/*
 * iaxxx-register-defs-srb.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_SRB_H__
#define __IAXXX_REGISTER_DEFS_SRB_H__

/*** The base address for this set of registers ***/
#define IAXXX_SRB_REGS_ADDR (0x58000000)

/*** SRB_SYS_BLK_UPDATE (0x58000000) ***/
/*
 * Block update for Control Proc
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_ADDR (0x58000000)
#define IAXXX_SRB_SYS_BLK_UPDATE_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_1 (0x58000004) ***/
/*
 * Block update 1
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_ADDR (0x58000004)
#define IAXXX_SRB_SYS_BLK_UPDATE_1_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_1_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_1_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_1_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_2 (0x58000008) ***/
/*
 * Block update 2
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_ADDR (0x58000008)
#define IAXXX_SRB_SYS_BLK_UPDATE_2_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_2_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_2_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_2_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_RESERVED_0 (0x5800000c) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_0_ADDR (0x5800000c)
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_0_MASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_0_RMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_0_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_0_RESET_VAL 0x00000000

/*** SRB_SYS_BLK_UPDATE_HOST_1 (0x58000010) ***/
/*
 * Control Proc Block update from Host 1
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_ADDR (0x58000010)
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_HOST_1_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_1_HOST_1 (0x58000014) ***/
/*
 * Block update 1 from Host 1
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_ADDR (0x58000014)
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_1_HOST_1_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_2_HOST_1 (0x58000018) ***/
/*
 * Block update 2 from Host 1
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_ADDR (0x58000018)
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_MASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RMASK_VAL 0xc000ffff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_WMASK_VAL 0xc0000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RESET_VAL 0x00000000

/*
 * Error code that corresponds to the latest block update.
 * ARB error codes are application specific.
 * Error codes for the SRB.
 * 0x0 - No error (Error Code: SYSRC_SUCCESS)
 * 0x1 - General Error (Error Code: SYSRC_FAIL)
 * 0x2 - Bad parameter in function call (Error Code: SYSRC_ERR_PARM)
 * 0x3 - Out of Memory condition (Error Code: SYSRC_ERR_MEM)
 * 0x4 - Busy, unable to process call (Error Code: SYSRC_ERR_BUSY)
 * 0x5 - No Error. Completion is Asynchronous (Error Code: SYSRC_ERR_PEND)
 * 0x6 - Callee in wrong state (Error Code: SYSRC_ERR_STAT)
 * 0x7 - Some limit(s) exceeded (Error Code: SYSRC_ERR_LIMIT)
 * 0x8 - Boundary violation (Error Code: SYSRC_ERR_BOUNDARY)
 * 0x9 - Input/output error (Error Code: SYSRC_ERR_IO)
 * 0xA - Plugin Error (Error Code: SYSRC_ERR_PLUGIN)
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_ERR_CODE_POS 0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_ERR_CODE_SIZE 8

/*
 * Index of block that failed the latest block update.
 * Block update always aborts as soon as a block update fails.
 * 0xFF - No block update failure (success).
 * 0x00 - ARB 0 block update failure.
 * 0x01 - ARB 1 block update failure.
 * 0x02 - ARB 2 block update failure.
 * ...
 * 0x1F - ARB 31 block update failure.
 * 0x80 - SRB block update failure.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RES_MASK 0x0000ff00
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RES_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RES_POS 8
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_RES_SIZE 8

/*
 * Host sets to request an event notification,
 * when block update is complete.
 * Only available in application mode.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_COMPLETE_EN_MASK 0x40000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_COMPLETE_EN_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_COMPLETE_EN_POS 30
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_COMPLETE_EN_SIZE 1

/*
 * Host sets to request a block update.
 * Device clears when update is complete.
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_REQ_MASK 0x80000000
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_REQ_POS 31
#define IAXXX_SRB_SYS_BLK_UPDATE_2_HOST_1_REQ_SIZE 1

/*** SRB_SYS_BLK_UPDATE_RESERVED_1 (0x5800001c) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_1_ADDR (0x5800001c)
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_1_MASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_1_RMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_1_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_BLK_UPDATE_RESERVED_1_RESET_VAL 0x00000000

/*** SRB_NUM_HOST_SUPPORT (0x58000020) ***/
/*
 * Number of hosts supported.
 */
#define IAXXX_SRB_NUM_HOST_SUPPORT_ADDR (0x58000020)
#define IAXXX_SRB_NUM_HOST_SUPPORT_MASK_VAL 0x00000003
#define IAXXX_SRB_NUM_HOST_SUPPORT_RMASK_VAL 0x00000003
#define IAXXX_SRB_NUM_HOST_SUPPORT_WMASK_VAL 0x00000000
#define IAXXX_SRB_NUM_HOST_SUPPORT_RESET_VAL 0x00000000

/*
 * Number of hosts supported.
 * If more than one, the second host will
 * have limited functionalities.
 */
#define IAXXX_SRB_NUM_HOST_SUPPORT_NUM_HOSTS_MASK 0x00000003
#define IAXXX_SRB_NUM_HOST_SUPPORT_NUM_HOSTS_RESET_VAL 0x0
#define IAXXX_SRB_NUM_HOST_SUPPORT_NUM_HOSTS_POS 0
#define IAXXX_SRB_NUM_HOST_SUPPORT_NUM_HOSTS_SIZE 2

/*** SRB_SYS_STATUS (0x58000024) ***/
/*
 * Global system status.
 */
#define IAXXX_SRB_SYS_STATUS_ADDR (0x58000024)
#define IAXXX_SRB_SYS_STATUS_MASK_VAL 0x00000003
#define IAXXX_SRB_SYS_STATUS_RMASK_VAL 0x00000003
#define IAXXX_SRB_SYS_STATUS_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_STATUS_RESET_VAL 0x00000000

/*
 * An indication of the current system mode.
 * 0: System is in reset mode.
 * 1: System is currently in bootloader mode.
 * 2: System has entered application mode.
 */
#define IAXXX_SRB_SYS_STATUS_MODE_MASK 0x00000003
#define IAXXX_SRB_SYS_STATUS_MODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_STATUS_MODE_POS 0
#define IAXXX_SRB_SYS_STATUS_MODE_SIZE 2

/*** SRB_REGMAP_VERSION (0x58000028) ***/
/*
 * Contains Rome Register Map version.
 */
#define IAXXX_SRB_REGMAP_VERSION_ADDR (0x58000028)
#define IAXXX_SRB_REGMAP_VERSION_MASK_VAL 0x00ffffff
#define IAXXX_SRB_REGMAP_VERSION_RMASK_VAL 0x00ffffff
#define IAXXX_SRB_REGMAP_VERSION_WMASK_VAL 0x00000000
#define IAXXX_SRB_REGMAP_VERSION_RESET_VAL 0x00000000

/*
 * Rome Register Map Patch version.
 */
#define IAXXX_SRB_REGMAP_VERSION_PATCH_MASK 0x000000ff
#define IAXXX_SRB_REGMAP_VERSION_PATCH_RESET_VAL 0x0
#define IAXXX_SRB_REGMAP_VERSION_PATCH_POS 0
#define IAXXX_SRB_REGMAP_VERSION_PATCH_SIZE 8

/*
 * Rome Register Map Minor version.
 */
#define IAXXX_SRB_REGMAP_VERSION_MINOR_MASK 0x0000ff00
#define IAXXX_SRB_REGMAP_VERSION_MINOR_RESET_VAL 0x0
#define IAXXX_SRB_REGMAP_VERSION_MINOR_POS 8
#define IAXXX_SRB_REGMAP_VERSION_MINOR_SIZE 8

/*
 * Rome Register Map Major version.
 */
#define IAXXX_SRB_REGMAP_VERSION_MAJOR_MASK 0x00ff0000
#define IAXXX_SRB_REGMAP_VERSION_MAJOR_RESET_VAL 0x0
#define IAXXX_SRB_REGMAP_VERSION_MAJOR_POS 16
#define IAXXX_SRB_REGMAP_VERSION_MAJOR_SIZE 8

/*** SRB_SYS_FEATURE_SUPPORT (0x5800002c) ***/
/*
 * Features supported in the current applicaton.
 */
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_ADDR (0x5800002c)
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_MASK_VAL 0x00000001
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_RMASK_VAL 0x00000001
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_RESET_VAL 0x00000000

/*
 * Bulk Transfer Support.
 */
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_BULK_TRANSFER_MASK 0x00000001
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_BULK_TRANSFER_RESET_VAL 0x0
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_BULK_TRANSFER_POS 0
#define IAXXX_SRB_SYS_FEATURE_SUPPORT_BULK_TRANSFER_SIZE 1

/*** SRB_SYS_SPI_CONFIG (0x58000030) ***/
/*
 * Contains SPI sonfigurations.
 */
#define IAXXX_SRB_SYS_SPI_CONFIG_ADDR (0x58000030)
#define IAXXX_SRB_SYS_SPI_CONFIG_MASK_VAL 0x0000003f
#define IAXXX_SRB_SYS_SPI_CONFIG_RMASK_VAL 0x0000003f
#define IAXXX_SRB_SYS_SPI_CONFIG_WMASK_VAL 0x0000003f
#define IAXXX_SRB_SYS_SPI_CONFIG_RESET_VAL 0x00000033

/*
 * Determines the number of padding zeros in RegMap mode.
 */
#define IAXXX_SRB_SYS_SPI_CONFIG_PADDING_ZEROS_MASK 0x0000000f
#define IAXXX_SRB_SYS_SPI_CONFIG_PADDING_ZEROS_RESET_VAL 0x3
#define IAXXX_SRB_SYS_SPI_CONFIG_PADDING_ZEROS_POS 0
#define IAXXX_SRB_SYS_SPI_CONFIG_PADDING_ZEROS_SIZE 4

/*
 * SPI sample config.
 * 0x0: Hardware
 * 0x1: Normal Launch Mode
 * 0x3: Early Launch Mode (Default)
 */
#define IAXXX_SRB_SYS_SPI_CONFIG_SAMP_CFG_MASK 0x00000030
#define IAXXX_SRB_SYS_SPI_CONFIG_SAMP_CFG_RESET_VAL 0x3
#define IAXXX_SRB_SYS_SPI_CONFIG_SAMP_CFG_POS 4
#define IAXXX_SRB_SYS_SPI_CONFIG_SAMP_CFG_SIZE 2

/*** SRB_SYS_DEVICE_ID (0x58000034) ***/
/*
 * Contains the device's identification information.
 */
#define IAXXX_SRB_SYS_DEVICE_ID_ADDR (0x58000034)
#define IAXXX_SRB_SYS_DEVICE_ID_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_DEVICE_ID_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_DEVICE_ID_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_DEVICE_ID_RESET_VAL 0x00000000

/*
 * Device ID. Each Knowles IA solution contains,
 * registers identifying the product, revision, etc.
 * This register can be used to positively identify
 * the product during initialization.
 */
#define IAXXX_SRB_SYS_DEVICE_ID_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_DEVICE_ID_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_DEVICE_ID_REG_POS 0
#define IAXXX_SRB_SYS_DEVICE_ID_REG_SIZE 32

/*** SRB_SYS_ROM_VER_NUM (0x58000038) ***/
/*
 * Contains the version of the device's firmware in ROM in numeric format.
 */
#define IAXXX_SRB_SYS_ROM_VER_NUM_ADDR (0x58000038)
#define IAXXX_SRB_SYS_ROM_VER_NUM_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_NUM_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_NUM_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_ROM_VER_NUM_RESET_VAL 0x00000000

/*
 * For ROM-based devices - ROM version. Exact format is application specific.
 * For non-ROM devices - unused (set to default).
 */
#define IAXXX_SRB_SYS_ROM_VER_NUM_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_NUM_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_ROM_VER_NUM_REG_POS 0
#define IAXXX_SRB_SYS_ROM_VER_NUM_REG_SIZE 32

/*** SRB_SYS_ROM_VER_STR (0x5800003c) ***/
/*
 * Contains the version of device's firmware in ROM in string format.
 */
#define IAXXX_SRB_SYS_ROM_VER_STR_ADDR (0x5800003c)
#define IAXXX_SRB_SYS_ROM_VER_STR_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_STR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_STR_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_ROM_VER_STR_RESET_VAL 0x00000000

/*
 * Address of null-terminated string that represents the ROM version.
 */
#define IAXXX_SRB_SYS_ROM_VER_STR_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_ROM_VER_STR_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_ROM_VER_STR_REG_POS 0
#define IAXXX_SRB_SYS_ROM_VER_STR_REG_SIZE 32

/*** SRB_SYS_CFG_VER_NUM (0x58000040) ***/
/*
 * Contains the version of the system configuration in numeric format.
 */
#define IAXXX_SRB_SYS_CFG_VER_NUM_ADDR (0x58000040)
#define IAXXX_SRB_SYS_CFG_VER_NUM_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_NUM_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_NUM_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_CFG_VER_NUM_RESET_VAL 0x00000000

/*
 * System configuration version.
 * Exact format is application specific.
 */
#define IAXXX_SRB_SYS_CFG_VER_NUM_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_NUM_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_CFG_VER_NUM_REG_POS 0
#define IAXXX_SRB_SYS_CFG_VER_NUM_REG_SIZE 32

/*** SRB_SYS_CFG_VER_STR (0x58000044) ***/
/*
 * Contains the version of the system configuration in string format.
 */
#define IAXXX_SRB_SYS_CFG_VER_STR_ADDR (0x58000044)
#define IAXXX_SRB_SYS_CFG_VER_STR_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_STR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_STR_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_CFG_VER_STR_RESET_VAL 0x00000000

/*
 * Address of null-terminated string
 * that represents the system configuration version.
 */
#define IAXXX_SRB_SYS_CFG_VER_STR_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_CFG_VER_STR_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_CFG_VER_STR_REG_POS 0
#define IAXXX_SRB_SYS_CFG_VER_STR_REG_SIZE 32

/*** SRB_SYS_APP_VER_NUM (0x58000048) ***/
/*
 * Contains the version of the Rome application in numeric format.
 */
#define IAXXX_SRB_SYS_APP_VER_NUM_ADDR (0x58000048)
#define IAXXX_SRB_SYS_APP_VER_NUM_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_NUM_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_NUM_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_APP_VER_NUM_RESET_VAL 0x00000000

/*
 * For ROM-based devices - application version.
 * Exact format is application specific.
 * For non-ROM devices - firmware version.
 */
#define IAXXX_SRB_SYS_APP_VER_NUM_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_NUM_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_APP_VER_NUM_REG_POS 0
#define IAXXX_SRB_SYS_APP_VER_NUM_REG_SIZE 32

/*** SRB_SYS_APP_VER_STR (0x5800004c) ***/
/*
 * Contains the version of the Rome application in string format.
 */
#define IAXXX_SRB_SYS_APP_VER_STR_ADDR (0x5800004c)
#define IAXXX_SRB_SYS_APP_VER_STR_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_STR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_STR_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_APP_VER_STR_RESET_VAL 0x00000000

/*
 * Address of null-terminated string
 * that represents the application version.
 */
#define IAXXX_SRB_SYS_APP_VER_STR_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_APP_VER_STR_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_APP_VER_STR_REG_POS 0
#define IAXXX_SRB_SYS_APP_VER_STR_REG_SIZE 32

/*** SRB_SYS_PROC_CLOCK (0x58000050) ***/
/*
 * System processor clock frequency.
 */
#define IAXXX_SRB_SYS_PROC_CLOCK_ADDR (0x58000050)
#define IAXXX_SRB_SYS_PROC_CLOCK_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_PROC_CLOCK_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_PROC_CLOCK_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_PROC_CLOCK_RESET_VAL 0x00000000

/*
 * System processor clock frequency.
 */
#define IAXXX_SRB_SYS_PROC_CLOCK_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_PROC_CLOCK_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_PROC_CLOCK_REG_POS 0
#define IAXXX_SRB_SYS_PROC_CLOCK_REG_SIZE 32

/*** SRB_SYS_AUDIO_CLOCK (0x58000054) ***/
/*
 * System audio clock frequency.
 */
#define IAXXX_SRB_SYS_AUDIO_CLOCK_ADDR (0x58000054)
#define IAXXX_SRB_SYS_AUDIO_CLOCK_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_AUDIO_CLOCK_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYS_AUDIO_CLOCK_WMASK_VAL 0x00000000
#define IAXXX_SRB_SYS_AUDIO_CLOCK_RESET_VAL 0x00000000

/*
 * System audio clock frequency.
 */
#define IAXXX_SRB_SYS_AUDIO_CLOCK_REG_MASK 0xffffffff
#define IAXXX_SRB_SYS_AUDIO_CLOCK_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYS_AUDIO_CLOCK_REG_POS 0
#define IAXXX_SRB_SYS_AUDIO_CLOCK_REG_SIZE 32

/*** SRB_PROC_ACTIVE_STATUS (0x58000058) ***/
/*
 * This register reprents the power status of the processors (ON/OFF,
 * STALL/RUNNING)
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_ADDR (0x58000058)
#define IAXXX_SRB_PROC_ACTIVE_STATUS_MASK_VAL 0x003f003f
#define IAXXX_SRB_PROC_ACTIVE_STATUS_RMASK_VAL 0x003e003e
#define IAXXX_SRB_PROC_ACTIVE_STATUS_WMASK_VAL 0x00000000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_RESET_VAL 0x00000000

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_0_MASK 0x00000001
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_0_POS 0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_0_SIZE 1

/*
 * Status of Processor 1 (BOSS)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_1_MASK 0x00000002
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_1_POS 1
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_1_SIZE 1

/*
 * Status of Processor 2 (SSP)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_2_MASK 0x00000004
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_2_POS 2
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_2_SIZE 1

/*
 * Status of Processor 3 (CM4)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_3_MASK 0x00000008
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_3_POS 3
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_3_SIZE 1

/*
 * Status of Processor 4 (HMD)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_4_MASK 0x00000010
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_4_POS 4
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_4_SIZE 1

/*
 * Status of Processor 5 (DMX)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_5_MASK 0x00000020
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_5_POS 5
#define IAXXX_SRB_PROC_ACTIVE_STATUS_PWR_STATUS_PROC_5_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_0_MASK 0x00010000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_0_POS 16
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_0_SIZE 1

/*
 * Stall status of Processor 1 (BOSS)
 * 0 - Not stalled
 * 1 - Stalled
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_1_MASK 0x00020000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_1_POS 17
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_1_SIZE 1

/*
 * Stall status of Processor 2 (SSP)
 * 0 - Not stalled
 * 1 - Stalled
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_2_MASK 0x00040000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_2_POS 18
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_2_SIZE 1

/*
 * Stall status of Processor 3 (CM4)
 * 0 - Not stalled
 * 1 - Stalled
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_3_MASK 0x00080000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_3_POS 19
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_3_SIZE 1

/*
 * Stall status of Processor 4 (HMD)
 * 0 - Not stalled
 * 1 - Stalled
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_4_MASK 0x00100000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_4_POS 20
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_4_SIZE 1

/*
 * Stall status of Processor 5 (DMX)
 * 0 - Not stalled
 * 1 - Stalled
 */
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_5_MASK 0x00200000
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_5_POS 21
#define IAXXX_SRB_PROC_ACTIVE_STATUS_STALL_STATUS_PROC_5_SIZE 1

/*** SRB_SYS_POWER_CTRL (0x5800005c) ***/
/*
 * System Power control Register
 */
#define IAXXX_SRB_SYS_POWER_CTRL_ADDR (0x5800005c)
#define IAXXX_SRB_SYS_POWER_CTRL_MASK_VAL 0x0003ffff
#define IAXXX_SRB_SYS_POWER_CTRL_RMASK_VAL 0x0003ffff
#define IAXXX_SRB_SYS_POWER_CTRL_WMASK_VAL 0x0001ffff
#define IAXXX_SRB_SYS_POWER_CTRL_RESET_VAL 0x00000000

/*
 * Host sets this bit to request
 * firmware to switch to an optimal power
 * mode for the current use case. In a multi
 * host system, this request is honoured iff
 * all the other HOSTs are inactive(their
 * control interfaces are in powered down
 * mode).
 * 0 - No Power mode switch required
 * 1 - Switch to optimal power mode.
 * 2 - Switch to System Sleep Mode.
 *       All control interfaces would be
 *       powered down. Wake up by any
 *       PCTRL interrupt.
 * 4 - Switch to Normal power mode.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_SET_POWER_MODE_MASK 0x00000007
#define IAXXX_SRB_SYS_POWER_CTRL_SET_POWER_MODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_SET_POWER_MODE_POS 0
#define IAXXX_SRB_SYS_POWER_CTRL_SET_POWER_MODE_SIZE 3

/*
 * Host sets this bit to request firmware to
 * apply the APLL_SRC and APLL_OUT_FREQ settings
 * specified in SYS_CLK_CTRL PWR_MGMT ARB register.
 * 0 - No Change
 * 1 - Apply the APLL settings from SYS_CLK_CTRL.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_APLL_MASK 0x00000008
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_APLL_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_APLL_POS 3
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_APLL_SIZE 1

/*
 * Host sets this bit to request
 * firmware to disable all the control
 * interfaces.
 * 0 - No Change
 * 1 - Control interfaces of this HOST will be powered down.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_DISABLE_CTRL_INTERFACE_MASK 0x00000010
#define IAXXX_SRB_SYS_POWER_CTRL_DISABLE_CTRL_INTERFACE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_DISABLE_CTRL_INTERFACE_POS 4
#define IAXXX_SRB_SYS_POWER_CTRL_DISABLE_CTRL_INTERFACE_SIZE 1

/*
 * Host sets this bit to request firmware
 * to apply the MPLL_SRC setting specified
 * in SYS_CLK_CTRL PWR_MGMT ARB register.
 * 0 - No Change
 * 1 - Apply the APLL settings from SYS_CLK_CTRL.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_MPLL_MASK 0x00000020
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_MPLL_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_MPLL_POS 5
#define IAXXX_SRB_SYS_POWER_CTRL_CONFIG_MPLL_SIZE 1

/*
 * Host sets this bit to request
 * processor power state change
 */
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_PWR_REQ_MASK 0x00000040
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_PWR_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_PWR_REQ_POS 6
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_PWR_REQ_SIZE 1

/*
 * Host sets this bit to request
 * control processor hw sleep
 */
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_HWSLEEP_REQ_MASK 0x00000080
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_HWSLEEP_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_HWSLEEP_REQ_POS 7
#define IAXXX_SRB_SYS_POWER_CTRL_SET_PROC_HWSLEEP_REQ_SIZE 1

/*
 * Host sets this bit to request firmware
 * to trim the internal oscillator frequency.
 * 0 - No Change
 * 1 - Trim internal oscillator frequency.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_FREQ_MASK 0x00000100
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_FREQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_FREQ_POS 8
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_FREQ_SIZE 1

/*
 * Trim Oscillator period in seconds.
 * For every TRIM_OSC_PERIOD seconds Internal Oscillator is probed and
 * trimmed to target clock if deviation is more than +/- 1%.
 * User can disable Trim Oscillator functionality by setting TRIM_OSC_PERIOD
 * to 0.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_PERIOD_MASK 0x0001fe00
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_PERIOD_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_PERIOD_POS 9
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_PERIOD_SIZE 8

/*
 * Trim Oscillator functionality status
 * 0 - Stopped
 * 1 - Running
 */
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_STATUS_MASK 0x00020000
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_STATUS_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_STATUS_POS 17
#define IAXXX_SRB_SYS_POWER_CTRL_TRIM_OSC_STATUS_SIZE 1

/*** SRB_SYS_POWER_CTRL_1 (0x58000060) ***/
/*
 * System Power control Register for Second Host
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_ADDR (0x58000060)
#define IAXXX_SRB_SYS_POWER_CTRL_1_MASK_VAL 0x0003ffff
#define IAXXX_SRB_SYS_POWER_CTRL_1_RMASK_VAL 0x0003ffff
#define IAXXX_SRB_SYS_POWER_CTRL_1_WMASK_VAL 0x00000017
#define IAXXX_SRB_SYS_POWER_CTRL_1_RESET_VAL 0x00000000

/*
 * Host sets this bit to request
 * firmware to switch to an optimal power
 * mode for the current use case. In a multi
 * host system, this request is honoured iff
 * all the other HOSTs are inactive(their
 * control interfaces are in powered down
 * mode).
 * 0 - No Power mode switch required
 * 1 - Switch to optimal power mode.
 * 2 - Switch to System Sleep Mode.
 *       All control interfaces would be
 *       powered down. Wake up by any
 *       PCTRL interrupt.
 * 4 - Switch to Normal power mode.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_POWER_MODE_MASK 0x00000007
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_POWER_MODE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_POWER_MODE_POS 0
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_POWER_MODE_SIZE 3

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_APLL_MASK 0x00000008
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_APLL_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_APLL_POS 3
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_APLL_SIZE 1

/*
 * Host sets this bit to request
 * firmware to disable the control
 * interfaces of this Host.
 * 0 - No Change
 * 1 - Control interfaces of this HOST will be powered down.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_DISABLE_CTRL_INTERFACE_MASK 0x00000010
#define IAXXX_SRB_SYS_POWER_CTRL_1_DISABLE_CTRL_INTERFACE_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_DISABLE_CTRL_INTERFACE_POS 4
#define IAXXX_SRB_SYS_POWER_CTRL_1_DISABLE_CTRL_INTERFACE_SIZE 1

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_MPLL_MASK 0x00000020
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_MPLL_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_MPLL_POS 5
#define IAXXX_SRB_SYS_POWER_CTRL_1_CONFIG_MPLL_SIZE 1

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_PWR_REQ_MASK 0x00000040
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_PWR_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_PWR_REQ_POS 6
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_PWR_REQ_SIZE 1

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_HWSLEEP_REQ_MASK 0x00000080
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_HWSLEEP_REQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_HWSLEEP_REQ_POS 7
#define IAXXX_SRB_SYS_POWER_CTRL_1_SET_PROC_HWSLEEP_REQ_SIZE 1

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_FREQ_MASK 0x00000100
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_FREQ_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_FREQ_POS 8
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_FREQ_SIZE 1

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_PERIOD_MASK 0x0001fe00
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_PERIOD_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_PERIOD_POS 9
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_PERIOD_SIZE 8

/*
 * Currently not supported for the second host.
 */
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_STATUS_MASK 0x00020000
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_STATUS_RESET_VAL 0x0
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_STATUS_POS 17
#define IAXXX_SRB_SYS_POWER_CTRL_1_TRIM_OSC_STATUS_SIZE 1

/*** SRB_SYSTEM_ERROR (0x58000064) ***/
/*
 * Indicates system errors. If any of the bits in this register is set, it
 * indicates an error condition.
 */
#define IAXXX_SRB_SYSTEM_ERROR_ADDR (0x58000064)
#define IAXXX_SRB_SYSTEM_ERROR_MASK_VAL 0x00000001
#define IAXXX_SRB_SYSTEM_ERROR_RMASK_VAL 0x00000001
#define IAXXX_SRB_SYSTEM_ERROR_WMASK_VAL 0x00000001
#define IAXXX_SRB_SYSTEM_ERROR_RESET_VAL 0x00000000

/*
 * This bit is set if host tries to access an address which is not multiples
 * of 4 bytes.
 */
#define IAXXX_SRB_SYSTEM_ERROR_UNALIGNED_ACCESS_MASK 0x00000001
#define IAXXX_SRB_SYSTEM_ERROR_UNALIGNED_ACCESS_RESET_VAL 0x0
#define IAXXX_SRB_SYSTEM_ERROR_UNALIGNED_ACCESS_POS 0
#define IAXXX_SRB_SYSTEM_ERROR_UNALIGNED_ACCESS_SIZE 1

/*** SRB_PROCESSOR_CRASH_STATUS (0x58000068) ***/
/*
 * Processor Crash Status Register
 */
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_ADDR (0x58000068)
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_MASK_VAL 0x00000030
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_RMASK_VAL 0x00000030
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_WMASK_VAL 0x00000000
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_RESET_VAL 0x00000000

/*
 * Crash Status of the PROC-4 core
 * 0 - Active (No Crash)
 * 1 - Crashed
 */
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_4_CRASH_MASK 0x00000010
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_4_CRASH_RESET_VAL 0x0
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_4_CRASH_POS 4
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_4_CRASH_SIZE 1

/*
 * Crash Status of the PROC-5 core
 * 0 - Active (No Crash)
 * 1 - Crashed
 */
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_5_CRASH_MASK 0x00000020
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_5_CRASH_RESET_VAL 0x0
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_5_CRASH_POS 5
#define IAXXX_SRB_PROCESSOR_CRASH_STATUS_PROC_5_CRASH_SIZE 1

/*** SRB_BOOT_REQ (0x5800006c) ***/
/*
 * Request bootloader specific operations.
 */
#define IAXXX_SRB_BOOT_REQ_ADDR (0x5800006c)
#define IAXXX_SRB_BOOT_REQ_MASK_VAL 0x00000003
#define IAXXX_SRB_BOOT_REQ_RMASK_VAL 0x00000003
#define IAXXX_SRB_BOOT_REQ_WMASK_VAL 0x00000003
#define IAXXX_SRB_BOOT_REQ_RESET_VAL 0x00000000

/*
 * Host sets to request to start application code execution
 * from address provided in JUMP_ADDRESS register.
 * Requires block update to take effect.
 * Device clears when operation is complete.
 */
#define IAXXX_SRB_BOOT_REQ_JUMP_REQ_MASK 0x00000001
#define IAXXX_SRB_BOOT_REQ_JUMP_REQ_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_REQ_JUMP_REQ_POS 0
#define IAXXX_SRB_BOOT_REQ_JUMP_REQ_SIZE 1

/*
 * Host sets to request internal oscillator calibration.
 * Requires block update to take effect.
 * Device clears when operation is complete.
 */
#define IAXXX_SRB_BOOT_REQ_INT_OSC_CALIB_REQ_MASK 0x00000002
#define IAXXX_SRB_BOOT_REQ_INT_OSC_CALIB_REQ_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_REQ_INT_OSC_CALIB_REQ_POS 1
#define IAXXX_SRB_BOOT_REQ_INT_OSC_CALIB_REQ_SIZE 1

/*** SRB_BOOT_JUMP_ADDR (0x58000070) ***/
/*
 * Contains application start address.
 */
#define IAXXX_SRB_BOOT_JUMP_ADDR_ADDR (0x58000070)
#define IAXXX_SRB_BOOT_JUMP_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_JUMP_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_JUMP_ADDR_WMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_JUMP_ADDR_RESET_VAL 0x00000000

/*
 * Host writes the application start address to this register.
 */
#define IAXXX_SRB_BOOT_JUMP_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_BOOT_JUMP_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_JUMP_ADDR_REG_POS 0
#define IAXXX_SRB_BOOT_JUMP_ADDR_REG_SIZE 32

/*** SRB_BOOT_OTP_ADDR (0x58000074) ***/
/*
 * Start address of OTP/EFUSE block saved by SBL during boot.
 */
#define IAXXX_SRB_BOOT_OTP_ADDR_ADDR (0x58000074)
#define IAXXX_SRB_BOOT_OTP_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_OTP_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_OTP_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_OTP_ADDR_RESET_VAL 0x00000000

/*
 * Contains the start address of the buffer to
 * which OTP values were saved during SBL boot-up.
 */
#define IAXXX_SRB_BOOT_OTP_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_BOOT_OTP_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_OTP_ADDR_REG_POS 0
#define IAXXX_SRB_BOOT_OTP_ADDR_REG_SIZE 32

/*** SRB_BOOT_OTP_LENGTH (0x58000078) ***/
/*
 * Length of OTP/EFUSE block.
 */
#define IAXXX_SRB_BOOT_OTP_LENGTH_ADDR (0x58000078)
#define IAXXX_SRB_BOOT_OTP_LENGTH_MASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_OTP_LENGTH_RMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_OTP_LENGTH_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_OTP_LENGTH_RESET_VAL 0x00000000

/*
 * Contains the length of the OTP buffer.
 */
#define IAXXX_SRB_BOOT_OTP_LENGTH_REG_MASK 0xffffffff
#define IAXXX_SRB_BOOT_OTP_LENGTH_REG_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_OTP_LENGTH_REG_POS 0
#define IAXXX_SRB_BOOT_OTP_LENGTH_REG_SIZE 32

/*** SRB_BOOT_INT_OSC_CALIB_DELAY (0x5800007c) ***/
/*
 * Contains calibration measurement time per iteration.
 */
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_ADDR (0x5800007c)
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_MASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_RMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_WMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_RESET_VAL 0x00000000

/*
 * Contains the delay in (INT_OSC_CALIB_DELAY * 1000)
 * cycles per iteration for internal oscillator calibration.
 */
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_REG_MASK 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_REG_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_REG_POS 0
#define IAXXX_SRB_BOOT_INT_OSC_CALIB_DELAY_REG_SIZE 32

/*** SRB_BOOT_INT_OSC_TRIM_VALUE (0x58000080) ***/
/*
 * Contains internal oscillator trim value.
 */
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_ADDR (0x58000080)
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_MASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_WMASK_VAL 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_RESET_VAL 0x00000000

/*
 * Contains the trim value computed after
 * internal oscillator calibration.
 */
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_REG_MASK 0xffffffff
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_REG_RESET_VAL 0x0
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_REG_POS 0
#define IAXXX_SRB_BOOT_INT_OSC_TRIM_VALUE_REG_SIZE 32

/*** SRB_BOOT_RESERVED_1 (0x58000084) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_1_ADDR (0x58000084)
#define IAXXX_SRB_BOOT_RESERVED_1_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_1_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_1_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_1_RESET_VAL 0x00000000

/*** SRB_BOOT_RESERVED_2 (0x58000088) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_2_ADDR (0x58000088)
#define IAXXX_SRB_BOOT_RESERVED_2_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_2_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_2_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_2_RESET_VAL 0x00000000

/*** SRB_BOOT_RESERVED_3 (0x5800008c) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_3_ADDR (0x5800008c)
#define IAXXX_SRB_BOOT_RESERVED_3_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_3_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_3_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_3_RESET_VAL 0x00000000

/*** SRB_BOOT_RESERVED_4 (0x58000090) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_4_ADDR (0x58000090)
#define IAXXX_SRB_BOOT_RESERVED_4_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_4_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_4_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_4_RESET_VAL 0x00000000

/*** SRB_BOOT_RESERVED_5 (0x58000094) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_5_ADDR (0x58000094)
#define IAXXX_SRB_BOOT_RESERVED_5_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_5_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_5_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_5_RESET_VAL 0x00000000

/*** SRB_BOOT_RESERVED_6 (0x58000098) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_BOOT_RESERVED_6_ADDR (0x58000098)
#define IAXXX_SRB_BOOT_RESERVED_6_MASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_6_RMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_6_WMASK_VAL 0x00000000
#define IAXXX_SRB_BOOT_RESERVED_6_RESET_VAL 0x00000000

/*** SRB_CHKSUM (0x5800009c) ***/
/*
 * Request a checksum calculation.
 */
#define IAXXX_SRB_CHKSUM_ADDR (0x5800009c)
#define IAXXX_SRB_CHKSUM_MASK_VAL 0x00000001
#define IAXXX_SRB_CHKSUM_RMASK_VAL 0x00000001
#define IAXXX_SRB_CHKSUM_WMASK_VAL 0x00000001
#define IAXXX_SRB_CHKSUM_RESET_VAL 0x00000000

/*
 * Host sets to request checksum calculation.
 * Requires block update to take effect.
 * Device clears when operation is complete.
 */
#define IAXXX_SRB_CHKSUM_REQ_MASK 0x00000001
#define IAXXX_SRB_CHKSUM_REQ_RESET_VAL 0x0
#define IAXXX_SRB_CHKSUM_REQ_POS 0
#define IAXXX_SRB_CHKSUM_REQ_SIZE 1

/*** SRB_CHKSUM_BUFFER_ADDR (0x580000a0) ***/
/*
 * Checksum buffer base address.
 */
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_ADDR (0x580000a0)
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_WMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_RESET_VAL 0x00000000

/*
 * Contains the address of the buffer for which the checksum is to be
 * calculated.
 */
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_REG_POS 0
#define IAXXX_SRB_CHKSUM_BUFFER_ADDR_REG_SIZE 32

/*** SRB_CHKSUM_LENGTH (0x580000a4) ***/
/*
 * Checksum buffer length.
 */
#define IAXXX_SRB_CHKSUM_LENGTH_ADDR (0x580000a4)
#define IAXXX_SRB_CHKSUM_LENGTH_MASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_LENGTH_RMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_LENGTH_WMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_LENGTH_RESET_VAL 0x00000000

/*
 * The length, in bytes, of the buffer for which the checksum is to be
 * calculated.
 */
#define IAXXX_SRB_CHKSUM_LENGTH_REG_MASK 0xffffffff
#define IAXXX_SRB_CHKSUM_LENGTH_REG_RESET_VAL 0x0
#define IAXXX_SRB_CHKSUM_LENGTH_REG_POS 0
#define IAXXX_SRB_CHKSUM_LENGTH_REG_SIZE 32

/*** SRB_CHKSUM_VAL1 (0x580000a8) ***/
/*
 * Checksum value 1.
 */
#define IAXXX_SRB_CHKSUM_VAL1_ADDR (0x580000a8)
#define IAXXX_SRB_CHKSUM_VAL1_MASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL1_RMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL1_WMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL1_RESET_VAL 0x00000000

/*
 * Upon checksum calculation, the value will appear here.
 * Write 0 to reset the value before starting a new calculation.
 * Otherwise, calculation will resume with current value.
 */
#define IAXXX_SRB_CHKSUM_VAL1_REG_MASK 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL1_REG_RESET_VAL 0x0
#define IAXXX_SRB_CHKSUM_VAL1_REG_POS 0
#define IAXXX_SRB_CHKSUM_VAL1_REG_SIZE 32

/*** SRB_CHKSUM_VAL2 (0x580000ac) ***/
/*
 * Checksum value 2.
 */
#define IAXXX_SRB_CHKSUM_VAL2_ADDR (0x580000ac)
#define IAXXX_SRB_CHKSUM_VAL2_MASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL2_RMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL2_WMASK_VAL 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL2_RESET_VAL 0x00000000

/*
 * Upon checksum calculation, the value will appear here.
 * Write 0 to reset the value before starting a new calculation.
 * Otherwise, calculation will resume with current value.
 */
#define IAXXX_SRB_CHKSUM_VAL2_REG_MASK 0xffffffff
#define IAXXX_SRB_CHKSUM_VAL2_REG_RESET_VAL 0x0
#define IAXXX_SRB_CHKSUM_VAL2_REG_POS 0
#define IAXXX_SRB_CHKSUM_VAL2_REG_SIZE 32

/*** SRB_CHKSUM_RESERVED_1 (0x580000b0) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_CHKSUM_RESERVED_1_ADDR (0x580000b0)
#define IAXXX_SRB_CHKSUM_RESERVED_1_MASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_1_RMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_1_WMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_1_RESET_VAL 0x00000000

/*** SRB_CHKSUM_RESERVED_2 (0x580000b4) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_CHKSUM_RESERVED_2_ADDR (0x580000b4)
#define IAXXX_SRB_CHKSUM_RESERVED_2_MASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_2_RMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_2_WMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_2_RESET_VAL 0x00000000

/*** SRB_CHKSUM_RESERVED_3 (0x580000b8) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_CHKSUM_RESERVED_3_ADDR (0x580000b8)
#define IAXXX_SRB_CHKSUM_RESERVED_3_MASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_3_RMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_3_WMASK_VAL 0x00000000
#define IAXXX_SRB_CHKSUM_RESERVED_3_RESET_VAL 0x00000000

/*** SRB_FLASHUPD_REQUEST (0x580000bc) ***/
/*
 * Request flash update
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_ADDR (0x580000bc)
#define IAXXX_SRB_FLASHUPD_REQUEST_MASK_VAL 0x000001ff
#define IAXXX_SRB_FLASHUPD_REQUEST_RMASK_VAL 0x000001ff
#define IAXXX_SRB_FLASHUPD_REQUEST_WMASK_VAL 0x000001ff
#define IAXXX_SRB_FLASHUPD_REQUEST_RESET_VAL 0x00000000

/*
 * Host sets this bit after setting flash image size in FALSH_IMG_SIZE
 * Requires block update to take effect.
 * Device clears when flash buffer is allocated and FLASHUPD_IMG_ADDR is set.
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_REQ_MASK 0x00000001
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_REQ_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_REQ_POS 0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_REQ_SIZE 1

/*
 * Host sets this bit after transferring new flash image to update Boot
 * image.
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BOOT_IMG_UPD_MASK 0x00000010
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BOOT_IMG_UPD_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BOOT_IMG_UPD_POS 4
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BOOT_IMG_UPD_SIZE 1

/*
 * Host sets this bit to indicate flash program continue (next block)
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_CONT_NEXT_BLK_MASK 0x00000020
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_CONT_NEXT_BLK_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_CONT_NEXT_BLK_POS 5
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_CONT_NEXT_BLK_SIZE 1

/*
 * Host sets this bit to indicate user partition segment write
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_WRITE_MASK 0x00000040
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_WRITE_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_WRITE_POS 6
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_WRITE_SIZE 1

/*
 * Host sets this bit to indicate user partition segment read
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_READ_MASK 0x00000080
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_READ_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_READ_POS 7
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_USER_SEG_READ_SIZE 1

/*
 * Host sets this bit to indicate flash buffer free
 */
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_RELEASE_MASK 0x00000100
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_RELEASE_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_RELEASE_POS 8
#define IAXXX_SRB_FLASHUPD_REQUEST_FLASH_BUF_RELEASE_SIZE 1

/*** SRB_FLASHUPD_STATUS (0x580000c0) ***/
/*
 * Flash update status
 */
#define IAXXX_SRB_FLASHUPD_STATUS_ADDR (0x580000c0)
#define IAXXX_SRB_FLASHUPD_STATUS_MASK_VAL 0x000000ff
#define IAXXX_SRB_FLASHUPD_STATUS_RMASK_VAL 0x000000ff
#define IAXXX_SRB_FLASHUPD_STATUS_WMASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_STATUS_RESET_VAL 0x00000000

/*
 * Error code encountered during flash update process
 * 0x0 - No error.
 * 0x1 - Flash update buffer allocation failure
 * 0x2 - Flash program error
 * 0x3 - Flash checksum calculation error
 */
#define IAXXX_SRB_FLASHUPD_STATUS_ERR_CODE_MASK 0x000000ff
#define IAXXX_SRB_FLASHUPD_STATUS_ERR_CODE_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_STATUS_ERR_CODE_POS 0
#define IAXXX_SRB_FLASHUPD_STATUS_ERR_CODE_SIZE 8

/*** SRB_FLASHUPD_IMG_SIZE (0x580000c4) ***/
/*
 * Size of the new flash image, in bytes.
 */
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_ADDR (0x580000c4)
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_WMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_RESET_VAL 0x00000000

/*
 * Size of the new flash image, in bytes.
 * Must be a multiple of 4 bytes.
 */
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_REG_POS 0
#define IAXXX_SRB_FLASHUPD_IMG_SIZE_REG_SIZE 32

/*** SRB_FLASHUPD_IMG_ADDR (0x580000c8) ***/
/*
 * Address of the allocated memory where host can transfer new flash image.
 */
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_ADDR (0x580000c8)
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_WMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_RESET_VAL 0x00000000

/*
 * On memory allocation - Set by device
 * upon completion, with address of allocated memory.
 * where host can start transferring new flash image.
 */
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_REG_POS 0
#define IAXXX_SRB_FLASHUPD_IMG_ADDR_REG_SIZE 32

/*** SRB_FLASHUPD_BLK_SIZE (0x580000cc) ***/
/*
 * Size of flash update block, in bytes. Used to perform flash update in
 * blocks to save memory.
 */
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_ADDR (0x580000cc)
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_WMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_RESET_VAL 0x00000000

/*
 * Size of flash update block in bytes.
 */
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_REG_POS 0
#define IAXXX_SRB_FLASHUPD_BLK_SIZE_REG_SIZE 32

/*** SRB_FLASHUPD_SEG_NUM (0x580000d0) ***/
/*
 * Specify segment number in user partition to be updated.
 */
#define IAXXX_SRB_FLASHUPD_SEG_NUM_ADDR (0x580000d0)
#define IAXXX_SRB_FLASHUPD_SEG_NUM_MASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_SEG_NUM_RMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_SEG_NUM_WMASK_VAL 0xffffffff
#define IAXXX_SRB_FLASHUPD_SEG_NUM_RESET_VAL 0x00000000

/*
 * User partition segment number.
 */
#define IAXXX_SRB_FLASHUPD_SEG_NUM_REG_MASK 0xffffffff
#define IAXXX_SRB_FLASHUPD_SEG_NUM_REG_RESET_VAL 0x0
#define IAXXX_SRB_FLASHUPD_SEG_NUM_REG_POS 0
#define IAXXX_SRB_FLASHUPD_SEG_NUM_REG_SIZE 32

/*** SRB_FLASHUPD_RESERVED_1 (0x580000d4) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_FLASHUPD_RESERVED_1_ADDR (0x580000d4)
#define IAXXX_SRB_FLASHUPD_RESERVED_1_MASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_1_RMASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_1_WMASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_1_RESET_VAL 0x00000000

/*** SRB_FLASHUPD_RESERVED_2 (0x580000d8) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_FLASHUPD_RESERVED_2_ADDR (0x580000d8)
#define IAXXX_SRB_FLASHUPD_RESERVED_2_MASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_2_RMASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_2_WMASK_VAL 0x00000000
#define IAXXX_SRB_FLASHUPD_RESERVED_2_RESET_VAL 0x00000000

/*** SRB_PROC_PWR_CTRL (0x580000dc) ***/
/*
 * This register is used to set the power state of processor:
 */
#define IAXXX_SRB_PROC_PWR_CTRL_ADDR (0x580000dc)
#define IAXXX_SRB_PROC_PWR_CTRL_MASK_VAL 0x003f003f
#define IAXXX_SRB_PROC_PWR_CTRL_RMASK_VAL 0x00340034
#define IAXXX_SRB_PROC_PWR_CTRL_WMASK_VAL 0x00340034
#define IAXXX_SRB_PROC_PWR_CTRL_RESET_VAL 0x00000000

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_0_MASK 0x00000001
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_0_POS 0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_0_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_1_MASK 0x00000002
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_1_POS 1
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_1_SIZE 1

/*
 * Host sets bit to power ON processor and clears to power down processor
 * (SSP)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_2_MASK 0x00000004
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_2_POS 2
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_2_SIZE 1

/*
 * Reserved only hw sleep is allowed for CM4 see PROC_HWSLEEP_CTRL
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_3_MASK 0x00000008
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_3_POS 3
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_3_SIZE 1

/*
 * Host sets bit to power ON processor and clears to power down processor
 * (HMD)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_4_MASK 0x00000010
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_4_POS 4
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_4_SIZE 1

/*
 * Host sets bit to power ON processor and clears to power down processor
 * (DMX)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_5_MASK 0x00000020
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_5_POS 5
#define IAXXX_SRB_PROC_PWR_CTRL_PWR_ON_PROC_5_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_0_MASK 0x00010000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_0_POS 16
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_0_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_1_MASK 0x00020000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_1_POS 17
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_1_SIZE 1

/*
 * Host sets bit to put processor in stall mode and clears to bring processor
 * out of stall mode (SSP)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_2_MASK 0x00040000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_2_POS 18
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_2_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_3_MASK 0x00080000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_3_POS 19
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_3_SIZE 1

/*
 * Host sets bit to put processor in stall mode and clears to bring processor
 * out of stall mode (HMD)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_4_MASK 0x00100000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_4_POS 20
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_4_SIZE 1

/*
 * Host sets bit to put processor in stall mode and clears to bring processor
 * out of stall mode (DMX)
 */
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_5_MASK 0x00200000
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_5_POS 21
#define IAXXX_SRB_PROC_PWR_CTRL_STALL_PROC_5_SIZE 1

/*** SRB_PROC_HWSLEEP_CTRL (0x580000e0) ***/
/*
 * This register is used to trigger hardware sleep for control processor.
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_ADDR (0x580000e0)
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_MASK_VAL 0x0000003f
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_RMASK_VAL 0x00000008
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_WMASK_VAL 0x00000008
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_RESET_VAL 0x00000000

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_0_MASK 0x00000001
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_0_POS 0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_0_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_1_MASK 0x00000002
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_1_POS 1
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_1_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_2_MASK 0x00000004
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_2_POS 2
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_2_SIZE 1

/*
 * Host sets bit to trigger hardware sleep (CM4)
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_3_MASK 0x00000008
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_3_POS 3
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_3_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_4_MASK 0x00000010
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_4_POS 4
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_4_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_5_MASK 0x00000020
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_5_POS 5
#define IAXXX_SRB_PROC_HWSLEEP_CTRL_HWSLEEP_PROC_5_SIZE 1

/*** SRB_DED_MEM_PWR_CTRL (0x580000e4) ***/
/*
 * This register is used to set the power state of memory:
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_ADDR (0x580000e4)
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MASK_VAL 0x003f003f
#define IAXXX_SRB_DED_MEM_PWR_CTRL_RMASK_VAL 0x00340034
#define IAXXX_SRB_DED_MEM_PWR_CTRL_WMASK_VAL 0x00340034
#define IAXXX_SRB_DED_MEM_PWR_CTRL_RESET_VAL 0x00000000

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_0_MASK 0x00000001
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_0_POS 0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_0_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_1_MASK 0x00000002
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_1_POS 1
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_1_SIZE 1

/*
 * Host sets bit to power ON memory and clears to power down memory (SSP)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_2_MASK 0x00000004
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_2_POS 2
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_2_SIZE 1

/*
 * Reserved only hw sleep is allowed for CM4 see PROC_HWSLEEP_CTRL
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_3_MASK 0x00000008
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_3_POS 3
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_3_SIZE 1

/*
 * Host sets bit to power ON memory and clears to power down memory (HMD)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_4_MASK 0x00000010
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_4_POS 4
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_4_SIZE 1

/*
 * Host sets bit to power ON memory and clears to power down memory (DMX)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_5_MASK 0x00000020
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_5_POS 5
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_PWR_ON_PROC_5_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_0_MASK 0x00010000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_0_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_0_POS 16
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_0_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_1_MASK 0x00020000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_1_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_1_POS 17
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_1_SIZE 1

/*
 * Host sets bit to put memory in retention and clears to bring memory out of
 * retention (SSP)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_2_MASK 0x00040000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_2_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_2_POS 18
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_2_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_3_MASK 0x00080000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_3_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_3_POS 19
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_3_SIZE 1

/*
 * Host sets bit to put memory in retention and clears to bring memory out of
 * retention (HMD)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_4_MASK 0x00100000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_4_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_4_POS 20
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_4_SIZE 1

/*
 * Host sets bit to put memory in retention and clears to bring memory out of
 * retention (DMX)
 */
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_5_MASK 0x00200000
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_5_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_5_POS 21
#define IAXXX_SRB_DED_MEM_PWR_CTRL_MEM_RETN_PROC_5_SIZE 1

/*** SRB_DED_MEM_PWR_STATUS (0x580000e8) ***/
/*
 * This register reprents the power status of the processors (ON/OFF,
 * STALL/RUNNING)
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_ADDR (0x580000e8)
#define IAXXX_SRB_DED_MEM_PWR_STATUS_MASK_VAL 0x003f003f
#define IAXXX_SRB_DED_MEM_PWR_STATUS_RMASK_VAL 0x003e003e
#define IAXXX_SRB_DED_MEM_PWR_STATUS_WMASK_VAL 0x00000000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_RESET_VAL 0x00000000

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_PWR_MASK 0x00000001
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_PWR_POS 0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_PWR_SIZE 1

/*
 * Status of dedicated memory of processor 1 (BOSS)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_PWR_MASK 0x00000002
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_PWR_POS 1
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_PWR_SIZE 1

/*
 * Status of dedicated memory of processor 2 (SSP)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_PWR_MASK 0x00000004
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_PWR_POS 2
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_PWR_SIZE 1

/*
 * Status of dedicated memory of processor 3 (CM4)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_PWR_MASK 0x00000008
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_PWR_POS 3
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_PWR_SIZE 1

/*
 * Status of dedicated memory of processor 4 (HMD)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_PWR_MASK 0x00000010
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_PWR_POS 4
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_PWR_SIZE 1

/*
 * Status of dedicated memory of processor 5 (DMX)
 * 0 - Powered off
 * 1 - Powered on
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_PWR_MASK 0x00000020
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_PWR_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_PWR_POS 5
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_PWR_SIZE 1

/*
 * Reserved not supported
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_RETN_MASK 0x00010000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_RETN_POS 16
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_0_MEM_RETN_SIZE 1

/*
 * Retention status of dedicated memory of processor 1 (BOSS)
 * 0 - Memory not in retention mode
 * 1 - Memory in retention mode
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_RETN_MASK 0x00020000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_RETN_POS 17
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_1_MEM_RETN_SIZE 1

/*
 * Retention status of dedicated memory of processor 2 (SSP)
 * 0 - Memory not in retention mode
 * 1 - Memory in retention mode
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_RETN_MASK 0x00040000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_RETN_POS 18
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_2_MEM_RETN_SIZE 1

/*
 * Retention status of dedicated memory of processor 3 (CM4)
 * 0 - Memory not in retention mode
 * 1 - Memory in retention mode
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_RETN_MASK 0x00080000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_RETN_POS 19
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_3_MEM_RETN_SIZE 1

/*
 * Retention status of dedicated memory of processor 4 (HMD)
 * 0 - Memory not in retention mode
 * 1 - Memory in retention mode
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_RETN_MASK 0x00100000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_RETN_POS 20
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_4_MEM_RETN_SIZE 1

/*
 * Retention status of dedicated memory of processor 5 (DMX)
 * 0 - Memory not in retention mode
 * 1 - Memory in retention mode
 */
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_RETN_MASK 0x00200000
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_RETN_RESET_VAL 0x0
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_RETN_POS 21
#define IAXXX_SRB_DED_MEM_PWR_STATUS_PROC_5_MEM_RETN_SIZE 1

/*** SRB_SYSTEM_SLEEP_DURATION (0x580000ec) ***/
/*
 * Duration (in ms) during which System was in Sleep mode.
 */
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_ADDR (0x580000ec)
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_MASK_VAL 0xffffffff
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_RMASK_VAL 0xffffffff
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_WMASK_VAL 0xffffffff
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_RESET_VAL 0x00000000

/*
 * This duration will be set by HOST after wake up. HOST should set this
 * duration before any power mode change takes place.
 */
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_REG_MASK 0xffffffff
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_REG_RESET_VAL 0x0
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_REG_POS 0
#define IAXXX_SRB_SYSTEM_SLEEP_DURATION_REG_SIZE 32

/*** SRB_PORTB_DR (0x580000f0) ***/
/*
 * Virtual PORTB Data Register.
 */
#define IAXXX_SRB_PORTB_DR_ADDR (0x580000f0)
#define IAXXX_SRB_PORTB_DR_MASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DR_RMASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DR_WMASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DR_RESET_VAL 0x00000000

/*
 * Values written to this register are output on the COMMF_0 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_SRB_PORTB_DR_COMMF_0_MASK 0x00004000
#define IAXXX_SRB_PORTB_DR_COMMF_0_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DR_COMMF_0_POS 14
#define IAXXX_SRB_PORTB_DR_COMMF_0_SIZE 1

/*
 * Values written to this register are output on the COMMF_1 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_SRB_PORTB_DR_COMMF_1_MASK 0x00008000
#define IAXXX_SRB_PORTB_DR_COMMF_1_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DR_COMMF_1_POS 15
#define IAXXX_SRB_PORTB_DR_COMMF_1_SIZE 1

/*
 * Values written to this register are output on the COMMF_2 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_SRB_PORTB_DR_COMMF_2_MASK 0x00010000
#define IAXXX_SRB_PORTB_DR_COMMF_2_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DR_COMMF_2_POS 16
#define IAXXX_SRB_PORTB_DR_COMMF_2_SIZE 1

/*
 * Values written to this register are output on the COMMF_3 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_SRB_PORTB_DR_COMMF_3_MASK 0x00020000
#define IAXXX_SRB_PORTB_DR_COMMF_3_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DR_COMMF_3_POS 17
#define IAXXX_SRB_PORTB_DR_COMMF_3_SIZE 1

/*** SRB_PORTB_DDR (0x580000f4) ***/
/*
 * Reserved register space for future use
 */
#define IAXXX_SRB_PORTB_DDR_ADDR (0x580000f4)
#define IAXXX_SRB_PORTB_DDR_MASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DDR_RMASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DDR_WMASK_VAL 0x0003c000
#define IAXXX_SRB_PORTB_DDR_RESET_VAL 0x00000000

/*
 * Values written to this register independently control the direction of the
 * COMMF_0 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_SRB_PORTB_DDR_COMMF_0_MASK 0x00004000
#define IAXXX_SRB_PORTB_DDR_COMMF_0_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DDR_COMMF_0_POS 14
#define IAXXX_SRB_PORTB_DDR_COMMF_0_SIZE 1

/*
 * Values written to this register independently control the direction of the
 * COMMF_1 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_SRB_PORTB_DDR_COMMF_1_MASK 0x00008000
#define IAXXX_SRB_PORTB_DDR_COMMF_1_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DDR_COMMF_1_POS 15
#define IAXXX_SRB_PORTB_DDR_COMMF_1_SIZE 1

/*
 * Values written to this register independently control the direction of the
 * COMMF_2 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_SRB_PORTB_DDR_COMMF_2_MASK 0x00010000
#define IAXXX_SRB_PORTB_DDR_COMMF_2_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DDR_COMMF_2_POS 16
#define IAXXX_SRB_PORTB_DDR_COMMF_2_SIZE 1

/*
 * Values written to this register independently control the direction of the
 * COMMF_3 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_SRB_PORTB_DDR_COMMF_3_MASK 0x00020000
#define IAXXX_SRB_PORTB_DDR_COMMF_3_RESET_VAL 0x0
#define IAXXX_SRB_PORTB_DDR_COMMF_3_POS 17
#define IAXXX_SRB_PORTB_DDR_COMMF_3_SIZE 1

/*** SRB_HOST_DEFINED_1 (0x580000f8) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_1_ADDR (0x580000f8)
#define IAXXX_SRB_HOST_DEFINED_1_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_1_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_1_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_1_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_2 (0x580000fc) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_2_ADDR (0x580000fc)
#define IAXXX_SRB_HOST_DEFINED_2_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_2_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_2_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_2_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_3 (0x58000100) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_3_ADDR (0x58000100)
#define IAXXX_SRB_HOST_DEFINED_3_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_3_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_3_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_3_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_4 (0x58000104) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_4_ADDR (0x58000104)
#define IAXXX_SRB_HOST_DEFINED_4_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_4_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_4_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_4_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_5 (0x58000108) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_5_ADDR (0x58000108)
#define IAXXX_SRB_HOST_DEFINED_5_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_5_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_5_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_5_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_6 (0x5800010c) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_6_ADDR (0x5800010c)
#define IAXXX_SRB_HOST_DEFINED_6_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_6_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_6_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_6_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_7 (0x58000110) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_7_ADDR (0x58000110)
#define IAXXX_SRB_HOST_DEFINED_7_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_7_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_7_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_7_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_8 (0x58000114) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_8_ADDR (0x58000114)
#define IAXXX_SRB_HOST_DEFINED_8_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_8_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_8_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_8_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_9 (0x58000118) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_9_ADDR (0x58000118)
#define IAXXX_SRB_HOST_DEFINED_9_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_9_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_9_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_9_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_10 (0x5800011c) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_10_ADDR (0x5800011c)
#define IAXXX_SRB_HOST_DEFINED_10_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_10_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_10_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_10_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_11 (0x58000120) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_11_ADDR (0x58000120)
#define IAXXX_SRB_HOST_DEFINED_11_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_11_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_11_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_11_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_12 (0x58000124) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_12_ADDR (0x58000124)
#define IAXXX_SRB_HOST_DEFINED_12_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_12_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_12_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_12_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_13 (0x58000128) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_13_ADDR (0x58000128)
#define IAXXX_SRB_HOST_DEFINED_13_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_13_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_13_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_13_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_14 (0x5800012c) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_14_ADDR (0x5800012c)
#define IAXXX_SRB_HOST_DEFINED_14_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_14_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_14_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_14_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_15 (0x58000130) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_15_ADDR (0x58000130)
#define IAXXX_SRB_HOST_DEFINED_15_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_15_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_15_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_15_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_16 (0x58000134) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_16_ADDR (0x58000134)
#define IAXXX_SRB_HOST_DEFINED_16_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_16_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_16_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_16_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_17 (0x58000138) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_17_ADDR (0x58000138)
#define IAXXX_SRB_HOST_DEFINED_17_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_17_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_17_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_17_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_18 (0x5800013c) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_18_ADDR (0x5800013c)
#define IAXXX_SRB_HOST_DEFINED_18_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_18_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_18_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_18_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_19 (0x58000140) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_19_ADDR (0x58000140)
#define IAXXX_SRB_HOST_DEFINED_19_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_19_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_19_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_19_RESET_VAL 0x00000000

/*** SRB_HOST_DEFINED_20 (0x58000144) ***/
/*
 * Scratch registers used by host only.
 */
#define IAXXX_SRB_HOST_DEFINED_20_ADDR (0x58000144)
#define IAXXX_SRB_HOST_DEFINED_20_MASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_20_RMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_20_WMASK_VAL 0x00000000
#define IAXXX_SRB_HOST_DEFINED_20_RESET_VAL 0x00000000

/*** SRB_PWR_STATE (0x58000148) ***/
/*
 * Put Chip to Sleep/Active state
 */
#define IAXXX_SRB_PWR_STATE_ADDR (0x58000148)
#define IAXXX_SRB_PWR_STATE_MASK_VAL 0x00000001
#define IAXXX_SRB_PWR_STATE_RMASK_VAL 0x00000001
#define IAXXX_SRB_PWR_STATE_WMASK_VAL 0x00000001
#define IAXXX_SRB_PWR_STATE_RESET_VAL 0x00000000

/*
 * Host writes to this register in order to
 * put Chip to Sleep or Active state.
 * 0 for Sleep and 1 for Active.
 */
#define IAXXX_SRB_PWR_STATE_REG_MASK 0x00000001
#define IAXXX_SRB_PWR_STATE_REG_RESET_VAL 0x0
#define IAXXX_SRB_PWR_STATE_REG_POS 0
#define IAXXX_SRB_PWR_STATE_REG_SIZE 1

/*** SRB_PCM_PORT_PWR_EN (0x5800014c) ***/
/*
 * Turn ON/OFF clocks for pcm ports
 */
#define IAXXX_SRB_PCM_PORT_PWR_EN_ADDR (0x5800014c)
#define IAXXX_SRB_PCM_PORT_PWR_EN_MASK_VAL 0x0000003f
#define IAXXX_SRB_PCM_PORT_PWR_EN_RMASK_VAL 0x0000003f
#define IAXXX_SRB_PCM_PORT_PWR_EN_WMASK_VAL 0x0000003f
#define IAXXX_SRB_PCM_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable PCM ports 0-5
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_PCM_PORT_PWR_EN_REG_MASK 0x0000003f
#define IAXXX_SRB_PCM_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_PCM_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_PCM_PORT_PWR_EN_REG_SIZE 6

/*** SRB_SBUS_PORT_PWR_EN (0x58000150) ***/
/*
 * Turn ON/OFF clocks for slimbus ports
 */
#define IAXXX_SRB_SBUS_PORT_PWR_EN_ADDR (0x58000150)
#define IAXXX_SRB_SBUS_PORT_PWR_EN_MASK_VAL 0x00000001
#define IAXXX_SRB_SBUS_PORT_PWR_EN_RMASK_VAL 0x00000001
#define IAXXX_SRB_SBUS_PORT_PWR_EN_WMASK_VAL 0x00000001
#define IAXXX_SRB_SBUS_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable SLIMBUS port
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_SBUS_PORT_PWR_EN_REG_MASK 0x00000001
#define IAXXX_SRB_SBUS_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_SBUS_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_SBUS_PORT_PWR_EN_REG_SIZE 1

/*** SRB_PDMI_PORT_PWR_EN (0x58000154) ***/
/*
 * Turn ON/OFF clocks for pdmi ports
 */
#define IAXXX_SRB_PDMI_PORT_PWR_EN_ADDR (0x58000154)
#define IAXXX_SRB_PDMI_PORT_PWR_EN_MASK_VAL 0x000000ff
#define IAXXX_SRB_PDMI_PORT_PWR_EN_RMASK_VAL 0x000000ff
#define IAXXX_SRB_PDMI_PORT_PWR_EN_WMASK_VAL 0x000000ff
#define IAXXX_SRB_PDMI_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable PDM input ports 0-7
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_PDMI_PORT_PWR_EN_REG_MASK 0x000000ff
#define IAXXX_SRB_PDMI_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_PDMI_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_PDMI_PORT_PWR_EN_REG_SIZE 8

/*** SRB_PDMO_PORT_PWR_EN (0x58000158) ***/
/*
 * Turn ON/OFF clocks for pdmo ports
 */
#define IAXXX_SRB_PDMO_PORT_PWR_EN_ADDR (0x58000158)
#define IAXXX_SRB_PDMO_PORT_PWR_EN_MASK_VAL 0x00000003
#define IAXXX_SRB_PDMO_PORT_PWR_EN_RMASK_VAL 0x00000003
#define IAXXX_SRB_PDMO_PORT_PWR_EN_WMASK_VAL 0x00000003
#define IAXXX_SRB_PDMO_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable PDM output ports 0-1
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_PDMO_PORT_PWR_EN_REG_MASK 0x00000003
#define IAXXX_SRB_PDMO_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_PDMO_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_PDMO_PORT_PWR_EN_REG_SIZE 2

/*** SRB_ADC_PORT_PWR_EN (0x5800015c) ***/
/*
 * Turn ON/OFF clocks for adc ports
 */
#define IAXXX_SRB_ADC_PORT_PWR_EN_ADDR (0x5800015c)
#define IAXXX_SRB_ADC_PORT_PWR_EN_MASK_VAL 0x0000000f
#define IAXXX_SRB_ADC_PORT_PWR_EN_RMASK_VAL 0x0000000f
#define IAXXX_SRB_ADC_PORT_PWR_EN_WMASK_VAL 0x0000000f
#define IAXXX_SRB_ADC_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable ADC ports 0-3
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_ADC_PORT_PWR_EN_REG_MASK 0x0000000f
#define IAXXX_SRB_ADC_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_ADC_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_ADC_PORT_PWR_EN_REG_SIZE 4

/*** SRB_DAC_PORT_PWR_EN (0x58000160) ***/
/*
 * Turn ON/OFF clocks for dac ports
 */
#define IAXXX_SRB_DAC_PORT_PWR_EN_ADDR (0x58000160)
#define IAXXX_SRB_DAC_PORT_PWR_EN_MASK_VAL 0x00000003
#define IAXXX_SRB_DAC_PORT_PWR_EN_RMASK_VAL 0x00000003
#define IAXXX_SRB_DAC_PORT_PWR_EN_WMASK_VAL 0x00000003
#define IAXXX_SRB_DAC_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable DAC ports 0-1
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_DAC_PORT_PWR_EN_REG_MASK 0x00000003
#define IAXXX_SRB_DAC_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_DAC_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_DAC_PORT_PWR_EN_REG_SIZE 2

/*** SRB_I2S_PORT_PWR_EN (0x58000164) ***/
/*
 * Turn ON/OFF clocks for I2S master clock ports
 */
#define IAXXX_SRB_I2S_PORT_PWR_EN_ADDR (0x58000164)
#define IAXXX_SRB_I2S_PORT_PWR_EN_MASK_VAL 0x0000007f
#define IAXXX_SRB_I2S_PORT_PWR_EN_RMASK_VAL 0x0000007f
#define IAXXX_SRB_I2S_PORT_PWR_EN_WMASK_VAL 0x0000007f
#define IAXXX_SRB_I2S_PORT_PWR_EN_RESET_VAL 0x00000000

/*
 * Enable/Disable I2S master clock ports 0-6
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_SRB_I2S_PORT_PWR_EN_REG_MASK 0x0000007f
#define IAXXX_SRB_I2S_PORT_PWR_EN_REG_RESET_VAL 0x0
#define IAXXX_SRB_I2S_PORT_PWR_EN_REG_POS 0
#define IAXXX_SRB_I2S_PORT_PWR_EN_REG_SIZE 7

/*** SRB_ARB_0_BASE_ADDR (0x58000168) ***/
/*
 * Base Address of ARB 0.
 */
#define IAXXX_SRB_ARB_0_BASE_ADDR_ADDR (0x58000168)
#define IAXXX_SRB_ARB_0_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_0_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_0_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_0_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_0_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_0_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_0_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_0_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_0_SIZE (0x5800016c) ***/
/*
 * Size of ARB 0.
 */
#define IAXXX_SRB_ARB_0_SIZE_ADDR (0x5800016c)
#define IAXXX_SRB_ARB_0_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_0_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_0_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_0_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_0_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_0_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_0_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_0_SIZE_REG_SIZE 32

/*** SRB_ARB_1_BASE_ADDR (0x58000170) ***/
/*
 * Base Address of ARB 1.
 */
#define IAXXX_SRB_ARB_1_BASE_ADDR_ADDR (0x58000170)
#define IAXXX_SRB_ARB_1_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_1_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_1_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_1_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_1_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_1_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_1_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_1_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_1_SIZE (0x58000174) ***/
/*
 * Size of ARB 1.
 */
#define IAXXX_SRB_ARB_1_SIZE_ADDR (0x58000174)
#define IAXXX_SRB_ARB_1_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_1_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_1_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_1_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_1_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_1_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_1_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_1_SIZE_REG_SIZE 32

/*** SRB_ARB_2_BASE_ADDR (0x58000178) ***/
/*
 * Base Address of ARB 2.
 */
#define IAXXX_SRB_ARB_2_BASE_ADDR_ADDR (0x58000178)
#define IAXXX_SRB_ARB_2_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_2_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_2_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_2_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_2_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_2_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_2_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_2_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_2_SIZE (0x5800017c) ***/
/*
 * Size of ARB 2.
 */
#define IAXXX_SRB_ARB_2_SIZE_ADDR (0x5800017c)
#define IAXXX_SRB_ARB_2_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_2_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_2_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_2_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_2_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_2_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_2_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_2_SIZE_REG_SIZE 32

/*** SRB_ARB_3_BASE_ADDR (0x58000180) ***/
/*
 * Base Address of ARB 3.
 */
#define IAXXX_SRB_ARB_3_BASE_ADDR_ADDR (0x58000180)
#define IAXXX_SRB_ARB_3_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_3_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_3_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_3_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_3_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_3_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_3_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_3_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_3_SIZE (0x58000184) ***/
/*
 * Size of ARB 3.
 */
#define IAXXX_SRB_ARB_3_SIZE_ADDR (0x58000184)
#define IAXXX_SRB_ARB_3_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_3_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_3_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_3_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_3_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_3_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_3_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_3_SIZE_REG_SIZE 32

/*** SRB_ARB_4_BASE_ADDR (0x58000188) ***/
/*
 * Base Address of ARB 4.
 */
#define IAXXX_SRB_ARB_4_BASE_ADDR_ADDR (0x58000188)
#define IAXXX_SRB_ARB_4_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_4_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_4_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_4_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_4_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_4_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_4_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_4_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_4_SIZE (0x5800018c) ***/
/*
 * Size of ARB 4.
 */
#define IAXXX_SRB_ARB_4_SIZE_ADDR (0x5800018c)
#define IAXXX_SRB_ARB_4_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_4_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_4_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_4_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_4_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_4_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_4_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_4_SIZE_REG_SIZE 32

/*** SRB_ARB_5_BASE_ADDR (0x58000190) ***/
/*
 * Base Address of ARB 5.
 */
#define IAXXX_SRB_ARB_5_BASE_ADDR_ADDR (0x58000190)
#define IAXXX_SRB_ARB_5_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_5_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_5_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_5_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_5_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_5_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_5_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_5_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_5_SIZE (0x58000194) ***/
/*
 * Size of ARB 5.
 */
#define IAXXX_SRB_ARB_5_SIZE_ADDR (0x58000194)
#define IAXXX_SRB_ARB_5_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_5_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_5_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_5_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_5_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_5_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_5_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_5_SIZE_REG_SIZE 32

/*** SRB_ARB_6_BASE_ADDR (0x58000198) ***/
/*
 * Base Address of ARB 6.
 */
#define IAXXX_SRB_ARB_6_BASE_ADDR_ADDR (0x58000198)
#define IAXXX_SRB_ARB_6_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_6_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_6_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_6_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_6_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_6_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_6_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_6_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_6_SIZE (0x5800019c) ***/
/*
 * Size of ARB 6.
 */
#define IAXXX_SRB_ARB_6_SIZE_ADDR (0x5800019c)
#define IAXXX_SRB_ARB_6_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_6_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_6_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_6_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_6_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_6_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_6_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_6_SIZE_REG_SIZE 32

/*** SRB_ARB_7_BASE_ADDR (0x580001a0) ***/
/*
 * Base Address of ARB 7.
 */
#define IAXXX_SRB_ARB_7_BASE_ADDR_ADDR (0x580001a0)
#define IAXXX_SRB_ARB_7_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_7_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_7_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_7_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_7_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_7_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_7_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_7_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_7_SIZE (0x580001a4) ***/
/*
 * Size of ARB 7.
 */
#define IAXXX_SRB_ARB_7_SIZE_ADDR (0x580001a4)
#define IAXXX_SRB_ARB_7_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_7_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_7_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_7_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_7_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_7_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_7_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_7_SIZE_REG_SIZE 32

/*** SRB_ARB_8_BASE_ADDR (0x580001a8) ***/
/*
 * Base Address of ARB 8.
 */
#define IAXXX_SRB_ARB_8_BASE_ADDR_ADDR (0x580001a8)
#define IAXXX_SRB_ARB_8_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_8_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_8_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_8_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_8_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_8_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_8_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_8_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_8_SIZE (0x580001ac) ***/
/*
 * Size of ARB 8.
 */
#define IAXXX_SRB_ARB_8_SIZE_ADDR (0x580001ac)
#define IAXXX_SRB_ARB_8_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_8_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_8_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_8_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_8_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_8_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_8_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_8_SIZE_REG_SIZE 32

/*** SRB_ARB_9_BASE_ADDR (0x580001b0) ***/
/*
 * Base Address of ARB 9.
 */
#define IAXXX_SRB_ARB_9_BASE_ADDR_ADDR (0x580001b0)
#define IAXXX_SRB_ARB_9_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_9_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_9_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_9_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_9_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_9_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_9_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_9_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_9_SIZE (0x580001b4) ***/
/*
 * Size of ARB 9.
 */
#define IAXXX_SRB_ARB_9_SIZE_ADDR (0x580001b4)
#define IAXXX_SRB_ARB_9_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_9_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_9_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_9_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_9_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_9_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_9_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_9_SIZE_REG_SIZE 32

/*** SRB_ARB_10_BASE_ADDR (0x580001b8) ***/
/*
 * Base Address of ARB 10.
 */
#define IAXXX_SRB_ARB_10_BASE_ADDR_ADDR (0x580001b8)
#define IAXXX_SRB_ARB_10_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_10_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_10_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_10_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_10_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_10_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_10_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_10_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_10_SIZE (0x580001bc) ***/
/*
 * Size of ARB 10.
 */
#define IAXXX_SRB_ARB_10_SIZE_ADDR (0x580001bc)
#define IAXXX_SRB_ARB_10_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_10_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_10_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_10_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_10_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_10_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_10_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_10_SIZE_REG_SIZE 32

/*** SRB_ARB_11_BASE_ADDR (0x580001c0) ***/
/*
 * Base Address of ARB 11.
 */
#define IAXXX_SRB_ARB_11_BASE_ADDR_ADDR (0x580001c0)
#define IAXXX_SRB_ARB_11_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_11_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_11_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_11_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_11_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_11_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_11_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_11_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_11_SIZE (0x580001c4) ***/
/*
 * Size of ARB 11.
 */
#define IAXXX_SRB_ARB_11_SIZE_ADDR (0x580001c4)
#define IAXXX_SRB_ARB_11_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_11_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_11_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_11_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_11_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_11_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_11_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_11_SIZE_REG_SIZE 32

/*** SRB_ARB_12_BASE_ADDR (0x580001c8) ***/
/*
 * Base Address of ARB 12.
 */
#define IAXXX_SRB_ARB_12_BASE_ADDR_ADDR (0x580001c8)
#define IAXXX_SRB_ARB_12_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_12_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_12_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_12_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_12_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_12_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_12_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_12_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_12_SIZE (0x580001cc) ***/
/*
 * Size of ARB 12.
 */
#define IAXXX_SRB_ARB_12_SIZE_ADDR (0x580001cc)
#define IAXXX_SRB_ARB_12_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_12_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_12_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_12_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_12_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_12_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_12_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_12_SIZE_REG_SIZE 32

/*** SRB_ARB_13_BASE_ADDR (0x580001d0) ***/
/*
 * Base Address of ARB 13.
 */
#define IAXXX_SRB_ARB_13_BASE_ADDR_ADDR (0x580001d0)
#define IAXXX_SRB_ARB_13_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_13_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_13_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_13_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_13_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_13_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_13_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_13_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_13_SIZE (0x580001d4) ***/
/*
 * Size of ARB 13.
 */
#define IAXXX_SRB_ARB_13_SIZE_ADDR (0x580001d4)
#define IAXXX_SRB_ARB_13_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_13_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_13_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_13_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_13_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_13_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_13_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_13_SIZE_REG_SIZE 32

/*** SRB_ARB_14_BASE_ADDR (0x580001d8) ***/
/*
 * Base Address of ARB 14.
 */
#define IAXXX_SRB_ARB_14_BASE_ADDR_ADDR (0x580001d8)
#define IAXXX_SRB_ARB_14_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_14_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_14_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_14_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_14_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_14_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_14_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_14_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_14_SIZE (0x580001dc) ***/
/*
 * Size of ARB 14.
 */
#define IAXXX_SRB_ARB_14_SIZE_ADDR (0x580001dc)
#define IAXXX_SRB_ARB_14_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_14_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_14_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_14_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_14_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_14_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_14_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_14_SIZE_REG_SIZE 32

/*** SRB_ARB_15_BASE_ADDR (0x580001e0) ***/
/*
 * Base Address of ARB 15.
 */
#define IAXXX_SRB_ARB_15_BASE_ADDR_ADDR (0x580001e0)
#define IAXXX_SRB_ARB_15_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_15_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_15_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_15_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_15_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_15_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_15_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_15_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_15_SIZE (0x580001e4) ***/
/*
 * Size of ARB 15.
 */
#define IAXXX_SRB_ARB_15_SIZE_ADDR (0x580001e4)
#define IAXXX_SRB_ARB_15_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_15_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_15_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_15_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_15_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_15_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_15_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_15_SIZE_REG_SIZE 32

/*** SRB_ARB_16_BASE_ADDR (0x580001e8) ***/
/*
 * Base Address of ARB 16.
 */
#define IAXXX_SRB_ARB_16_BASE_ADDR_ADDR (0x580001e8)
#define IAXXX_SRB_ARB_16_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_16_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_16_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_16_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_16_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_16_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_16_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_16_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_16_SIZE (0x580001ec) ***/
/*
 * Size of ARB 16.
 */
#define IAXXX_SRB_ARB_16_SIZE_ADDR (0x580001ec)
#define IAXXX_SRB_ARB_16_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_16_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_16_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_16_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_16_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_16_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_16_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_16_SIZE_REG_SIZE 32

/*** SRB_ARB_17_BASE_ADDR (0x580001f0) ***/
/*
 * Base Address of ARB 17.
 */
#define IAXXX_SRB_ARB_17_BASE_ADDR_ADDR (0x580001f0)
#define IAXXX_SRB_ARB_17_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_17_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_17_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_17_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_17_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_17_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_17_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_17_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_17_SIZE (0x580001f4) ***/
/*
 * Size of ARB 17.
 */
#define IAXXX_SRB_ARB_17_SIZE_ADDR (0x580001f4)
#define IAXXX_SRB_ARB_17_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_17_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_17_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_17_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_17_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_17_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_17_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_17_SIZE_REG_SIZE 32

/*** SRB_ARB_18_BASE_ADDR (0x580001f8) ***/
/*
 * Base Address of ARB 18.
 */
#define IAXXX_SRB_ARB_18_BASE_ADDR_ADDR (0x580001f8)
#define IAXXX_SRB_ARB_18_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_18_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_18_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_18_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_18_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_18_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_18_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_18_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_18_SIZE (0x580001fc) ***/
/*
 * Size of ARB 18.
 */
#define IAXXX_SRB_ARB_18_SIZE_ADDR (0x580001fc)
#define IAXXX_SRB_ARB_18_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_18_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_18_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_18_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_18_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_18_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_18_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_18_SIZE_REG_SIZE 32

/*** SRB_ARB_19_BASE_ADDR (0x58000200) ***/
/*
 * Base Address of ARB 19.
 */
#define IAXXX_SRB_ARB_19_BASE_ADDR_ADDR (0x58000200)
#define IAXXX_SRB_ARB_19_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_19_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_19_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_19_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_19_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_19_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_19_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_19_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_19_SIZE (0x58000204) ***/
/*
 * Size of ARB 19.
 */
#define IAXXX_SRB_ARB_19_SIZE_ADDR (0x58000204)
#define IAXXX_SRB_ARB_19_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_19_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_19_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_19_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_19_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_19_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_19_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_19_SIZE_REG_SIZE 32

/*** SRB_ARB_20_BASE_ADDR (0x58000208) ***/
/*
 * Base Address of ARB 20.
 */
#define IAXXX_SRB_ARB_20_BASE_ADDR_ADDR (0x58000208)
#define IAXXX_SRB_ARB_20_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_20_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_20_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_20_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_20_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_20_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_20_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_20_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_20_SIZE (0x5800020c) ***/
/*
 * Size of ARB 20.
 */
#define IAXXX_SRB_ARB_20_SIZE_ADDR (0x5800020c)
#define IAXXX_SRB_ARB_20_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_20_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_20_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_20_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_20_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_20_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_20_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_20_SIZE_REG_SIZE 32

/*** SRB_ARB_21_BASE_ADDR (0x58000210) ***/
/*
 * Base Address of ARB 21.
 */
#define IAXXX_SRB_ARB_21_BASE_ADDR_ADDR (0x58000210)
#define IAXXX_SRB_ARB_21_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_21_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_21_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_21_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_21_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_21_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_21_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_21_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_21_SIZE (0x58000214) ***/
/*
 * Size of ARB 21.
 */
#define IAXXX_SRB_ARB_21_SIZE_ADDR (0x58000214)
#define IAXXX_SRB_ARB_21_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_21_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_21_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_21_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_21_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_21_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_21_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_21_SIZE_REG_SIZE 32

/*** SRB_ARB_22_BASE_ADDR (0x58000218) ***/
/*
 * Base Address of ARB 22.
 */
#define IAXXX_SRB_ARB_22_BASE_ADDR_ADDR (0x58000218)
#define IAXXX_SRB_ARB_22_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_22_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_22_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_22_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_22_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_22_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_22_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_22_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_22_SIZE (0x5800021c) ***/
/*
 * Size of ARB 22.
 */
#define IAXXX_SRB_ARB_22_SIZE_ADDR (0x5800021c)
#define IAXXX_SRB_ARB_22_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_22_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_22_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_22_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_22_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_22_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_22_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_22_SIZE_REG_SIZE 32

/*** SRB_ARB_23_BASE_ADDR (0x58000220) ***/
/*
 * Base Address of ARB 23.
 */
#define IAXXX_SRB_ARB_23_BASE_ADDR_ADDR (0x58000220)
#define IAXXX_SRB_ARB_23_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_23_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_23_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_23_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_23_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_23_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_23_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_23_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_23_SIZE (0x58000224) ***/
/*
 * Size of ARB 23.
 */
#define IAXXX_SRB_ARB_23_SIZE_ADDR (0x58000224)
#define IAXXX_SRB_ARB_23_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_23_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_23_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_23_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_23_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_23_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_23_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_23_SIZE_REG_SIZE 32

/*** SRB_ARB_24_BASE_ADDR (0x58000228) ***/
/*
 * Base Address of ARB 24.
 */
#define IAXXX_SRB_ARB_24_BASE_ADDR_ADDR (0x58000228)
#define IAXXX_SRB_ARB_24_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_24_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_24_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_24_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_24_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_24_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_24_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_24_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_24_SIZE (0x5800022c) ***/
/*
 * Size of ARB 24.
 */
#define IAXXX_SRB_ARB_24_SIZE_ADDR (0x5800022c)
#define IAXXX_SRB_ARB_24_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_24_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_24_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_24_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_24_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_24_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_24_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_24_SIZE_REG_SIZE 32

/*** SRB_ARB_25_BASE_ADDR (0x58000230) ***/
/*
 * Base Address of ARB 25.
 */
#define IAXXX_SRB_ARB_25_BASE_ADDR_ADDR (0x58000230)
#define IAXXX_SRB_ARB_25_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_25_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_25_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_25_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_25_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_25_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_25_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_25_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_25_SIZE (0x58000234) ***/
/*
 * Size of ARB 25
 */
#define IAXXX_SRB_ARB_25_SIZE_ADDR (0x58000234)
#define IAXXX_SRB_ARB_25_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_25_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_25_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_25_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_25_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_25_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_25_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_25_SIZE_REG_SIZE 32

/*** SRB_ARB_26_BASE_ADDR (0x58000238) ***/
/*
 * Base Address of ARB 26.
 */
#define IAXXX_SRB_ARB_26_BASE_ADDR_ADDR (0x58000238)
#define IAXXX_SRB_ARB_26_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_26_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_26_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_26_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_26_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_26_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_26_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_26_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_26_SIZE (0x5800023c) ***/
/*
 * Size of ARB 26.
 */
#define IAXXX_SRB_ARB_26_SIZE_ADDR (0x5800023c)
#define IAXXX_SRB_ARB_26_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_26_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_26_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_26_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_26_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_26_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_26_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_26_SIZE_REG_SIZE 32

/*** SRB_ARB_27_BASE_ADDR (0x58000240) ***/
/*
 * Base Address of ARB 27.
 */
#define IAXXX_SRB_ARB_27_BASE_ADDR_ADDR (0x58000240)
#define IAXXX_SRB_ARB_27_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_27_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_27_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_27_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_27_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_27_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_27_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_27_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_27_SIZE (0x58000244) ***/
/*
 * Size of ARB 27.
 */
#define IAXXX_SRB_ARB_27_SIZE_ADDR (0x58000244)
#define IAXXX_SRB_ARB_27_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_27_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_27_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_27_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_27_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_27_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_27_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_27_SIZE_REG_SIZE 32

/*** SRB_ARB_28_BASE_ADDR (0x58000248) ***/
/*
 * Base Address of ARB 28.
 */
#define IAXXX_SRB_ARB_28_BASE_ADDR_ADDR (0x58000248)
#define IAXXX_SRB_ARB_28_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_28_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_28_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_28_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_28_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_28_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_28_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_28_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_28_SIZE (0x5800024c) ***/
/*
 * Size of ARB 28.
 */
#define IAXXX_SRB_ARB_28_SIZE_ADDR (0x5800024c)
#define IAXXX_SRB_ARB_28_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_28_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_28_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_28_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_28_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_28_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_28_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_28_SIZE_REG_SIZE 32

/*** SRB_ARB_29_BASE_ADDR (0x58000250) ***/
/*
 */
#define IAXXX_SRB_ARB_29_BASE_ADDR_ADDR (0x58000250)
#define IAXXX_SRB_ARB_29_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_29_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_29_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_29_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_29_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_29_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_29_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_29_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_29_SIZE (0x58000254) ***/
/*
 * Size of ARB 29.
 */
#define IAXXX_SRB_ARB_29_SIZE_ADDR (0x58000254)
#define IAXXX_SRB_ARB_29_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_29_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_29_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_29_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_29_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_29_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_29_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_29_SIZE_REG_SIZE 32

/*** SRB_ARB_30_BASE_ADDR (0x58000258) ***/
/*
 * Base Address of ARB 31.
 */
#define IAXXX_SRB_ARB_30_BASE_ADDR_ADDR (0x58000258)
#define IAXXX_SRB_ARB_30_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_30_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_30_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_30_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_30_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_30_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_30_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_30_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_30_SIZE (0x5800025c) ***/
/*
 * Size of ARB 30.
 */
#define IAXXX_SRB_ARB_30_SIZE_ADDR (0x5800025c)
#define IAXXX_SRB_ARB_30_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_30_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_30_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_30_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_30_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_30_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_30_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_30_SIZE_REG_SIZE 32

/*** SRB_ARB_31_BASE_ADDR (0x58000260) ***/
/*
 * Base Address of ARB 31.
 */
#define IAXXX_SRB_ARB_31_BASE_ADDR_ADDR (0x58000260)
#define IAXXX_SRB_ARB_31_BASE_ADDR_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_31_BASE_ADDR_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_31_BASE_ADDR_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_31_BASE_ADDR_RESET_VAL 0x00000000

/*
 * Physical base address of this Application Register Block.
 * Used for virtual to physical address translation.
 * Base addresses of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_31_BASE_ADDR_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_31_BASE_ADDR_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_31_BASE_ADDR_REG_POS 0
#define IAXXX_SRB_ARB_31_BASE_ADDR_REG_SIZE 32

/*** SRB_ARB_31_SIZE (0x58000264) ***/
/*
 * Size of ARB 31.
 */
#define IAXXX_SRB_ARB_31_SIZE_ADDR (0x58000264)
#define IAXXX_SRB_ARB_31_SIZE_MASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_31_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_SRB_ARB_31_SIZE_WMASK_VAL 0x00000000
#define IAXXX_SRB_ARB_31_SIZE_RESET_VAL 0x00000000

/*
 * Size in bytes of this Application Register Block.
 * Sizes of unused blocks are set to 0x00000000.
 */
#define IAXXX_SRB_ARB_31_SIZE_REG_MASK 0xffffffff
#define IAXXX_SRB_ARB_31_SIZE_REG_RESET_VAL 0x0
#define IAXXX_SRB_ARB_31_SIZE_REG_POS 0
#define IAXXX_SRB_ARB_31_SIZE_REG_SIZE 32

/* Number of registers in the module */
#define IAXXX_SRB_REG_NUM 154

#endif /* __IAXXX_REGISTER_DEFS_SRB_H__ */
