
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d48  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084d48  00084d48  00014d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae0  20070000  00084d50  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001f4  20070ae0  00085830  00020ae0  2**2
                  ALLOC
  4 .stack        00002004  20070cd4  00085a24  00020ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b09  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001aa05  00000000  00000000  00020b62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003a50  00000000  00000000  0003b567  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006355  00000000  00000000  0003efb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d70  00000000  00000000  0004530c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d00  00000000  00000000  0004607c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000094b6  00000000  00000000  00046d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001149f  00000000  00000000  00050232  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006a811  00000000  00000000  000616d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002c20  00000000  00000000  000cbee4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 2c 07 20 75 14 08 00 71 14 08 00 71 14 08 00     .,. u...q...q...
   80010:	71 14 08 00 71 14 08 00 71 14 08 00 00 00 00 00     q...q...q.......
	...
   8002c:	7d 0c 08 00 71 14 08 00 00 00 00 00 b5 0c 08 00     }...q...........
   8003c:	f1 0c 08 00 71 14 08 00 71 14 08 00 71 14 08 00     ....q...q...q...
   8004c:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   8005c:	71 14 08 00 71 14 08 00 71 14 08 00 00 00 00 00     q...q...q.......
   8006c:	e5 12 08 00 f9 12 08 00 0d 13 08 00 21 13 08 00     ............!...
	...
   80084:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   80094:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   800a4:	00 00 00 00 71 14 08 00 71 14 08 00 71 14 08 00     ....q...q...q...
   800b4:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   800c4:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   800d4:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...
   800e4:	71 14 08 00 71 14 08 00 71 14 08 00 71 14 08 00     q...q...q...q...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae0 	.word	0x20070ae0
   80110:	00000000 	.word	0x00000000
   80114:	00084d50 	.word	0x00084d50

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084d50 	.word	0x00084d50
   80154:	20070ae4 	.word	0x20070ae4
   80158:	00084d50 	.word	0x00084d50
   8015c:	00000000 	.word	0x00000000

00080160 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
   80162:	b08c      	sub	sp, #48	; 0x30
   80164:	4607      	mov	r7, r0
   80166:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80168:	ac01      	add	r4, sp, #4
   8016a:	4d11      	ldr	r5, [pc, #68]	; (801b0 <pwm_clocks_generate+0x50>)
   8016c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8016e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80174:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8017c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8017e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80180:	f852 0b04 	ldr.w	r0, [r2], #4
   80184:	fbb6 f0f0 	udiv	r0, r6, r0
   80188:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8018c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   80190:	d907      	bls.n	801a2 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   80192:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80194:	2b0b      	cmp	r3, #11
   80196:	d1f3      	bne.n	80180 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80198:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8019c:	b00c      	add	sp, #48	; 0x30
   8019e:	bcf0      	pop	{r4, r5, r6, r7}
   801a0:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801a2:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801a4:	bf94      	ite	ls
   801a6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801aa:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ae:	e7f5      	b.n	8019c <pwm_clocks_generate+0x3c>
   801b0:	00084a24 	.word	0x00084a24

000801b4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801b4:	b570      	push	{r4, r5, r6, lr}
   801b6:	4606      	mov	r6, r0
   801b8:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801ba:	680c      	ldr	r4, [r1, #0]
   801bc:	b144      	cbz	r4, 801d0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801be:	6889      	ldr	r1, [r1, #8]
   801c0:	4620      	mov	r0, r4
   801c2:	4b0c      	ldr	r3, [pc, #48]	; (801f4 <pwm_init+0x40>)
   801c4:	4798      	blx	r3
   801c6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801cc:	4298      	cmp	r0, r3
   801ce:	d00c      	beq.n	801ea <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801d0:	6868      	ldr	r0, [r5, #4]
   801d2:	b140      	cbz	r0, 801e6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   801d4:	68a9      	ldr	r1, [r5, #8]
   801d6:	4b07      	ldr	r3, [pc, #28]	; (801f4 <pwm_init+0x40>)
   801d8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   801da:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801de:	4298      	cmp	r0, r3
   801e0:	d005      	beq.n	801ee <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   801e2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   801e6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   801e8:	2400      	movs	r4, #0
}
   801ea:	4620      	mov	r0, r4
   801ec:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   801ee:	4604      	mov	r4, r0
   801f0:	e7fb      	b.n	801ea <pwm_init+0x36>
   801f2:	bf00      	nop
   801f4:	00080161 	.word	0x00080161

000801f8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   801f8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   801fa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   801fc:	684b      	ldr	r3, [r1, #4]
   801fe:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80202:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80204:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80206:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80208:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   8020a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8020c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80210:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80212:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80216:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80218:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   8021c:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8021e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   80222:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80226:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8022a:	68cb      	ldr	r3, [r1, #12]
   8022c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80230:	690b      	ldr	r3, [r1, #16]
   80232:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80236:	7d8b      	ldrb	r3, [r1, #22]
   80238:	b13b      	cbz	r3, 8024a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8023a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8023c:	8b4b      	ldrh	r3, [r1, #26]
   8023e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80242:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80246:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8024a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8024c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   80250:	4093      	lsls	r3, r2
   80252:	43db      	mvns	r3, r3
   80254:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80256:	7fcc      	ldrb	r4, [r1, #31]
   80258:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8025c:	7f8c      	ldrb	r4, [r1, #30]
   8025e:	4094      	lsls	r4, r2
   80260:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80264:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80266:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80268:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8026a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8026c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   80270:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80274:	f891 4020 	ldrb.w	r4, [r1, #32]
   80278:	4094      	lsls	r4, r2
   8027a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8027e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80280:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80282:	2301      	movs	r3, #1
   80284:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   80286:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8028a:	b334      	cbz	r4, 802da <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   8028c:	6a04      	ldr	r4, [r0, #32]
   8028e:	431c      	orrs	r4, r3
   80290:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80292:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80296:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80298:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8029a:	bf0c      	ite	eq
   8029c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8029e:	439c      	bicne	r4, r3
   802a0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802a2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802a6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802a8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802aa:	bf0c      	ite	eq
   802ac:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802b0:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802b4:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802b6:	2a03      	cmp	r2, #3
   802b8:	d914      	bls.n	802e4 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802ba:	3a04      	subs	r2, #4
		ch_num *= 8;
   802bc:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802be:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802c0:	23ff      	movs	r3, #255	; 0xff
   802c2:	4093      	lsls	r3, r2
   802c4:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802c8:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   802cc:	fa03 f202 	lsl.w	r2, r3, r2
   802d0:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   802d2:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   802d4:	2000      	movs	r0, #0
   802d6:	bc70      	pop	{r4, r5, r6}
   802d8:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802da:	6a04      	ldr	r4, [r0, #32]
   802dc:	ea24 0403 	bic.w	r4, r4, r3
   802e0:	6204      	str	r4, [r0, #32]
   802e2:	e7d6      	b.n	80292 <pwm_channel_init+0x9a>
		ch_num *= 8;
   802e4:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   802e8:	24ff      	movs	r4, #255	; 0xff
   802ea:	40ac      	lsls	r4, r5
   802ec:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f0:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   802f4:	40aa      	lsls	r2, r5
   802f6:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802f8:	66c2      	str	r2, [r0, #108]	; 0x6c
   802fa:	e7eb      	b.n	802d4 <pwm_channel_init+0xdc>

000802fc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   802fc:	2301      	movs	r3, #1
   802fe:	fa03 f101 	lsl.w	r1, r3, r1
   80302:	6041      	str	r1, [r0, #4]
   80304:	4770      	bx	lr

00080306 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80306:	2301      	movs	r3, #1
   80308:	fa03 f101 	lsl.w	r1, r3, r1
   8030c:	6081      	str	r1, [r0, #8]
   8030e:	4770      	bx	lr

00080310 <rightEncoderAISR>:
	printf("%i\n",lTickTime);
	
} 
*/
//////////////////////////////ENCODER ISR//////////////////////////////////////////
void rightEncoderAISR(){ //ISR for the right encoder A
   80310:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder	
	if(getSetRDirection()>0){
   80312:	4b14      	ldr	r3, [pc, #80]	; (80364 <rightEncoderAISR+0x54>)
   80314:	4798      	blx	r3
   80316:	2800      	cmp	r0, #0
   80318:	dd12      	ble.n	80340 <rightEncoderAISR+0x30>
		rAPulses++; 
   8031a:	4a13      	ldr	r2, [pc, #76]	; (80368 <rightEncoderAISR+0x58>)
   8031c:	6813      	ldr	r3, [r2, #0]
   8031e:	3301      	adds	r3, #1
   80320:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}

	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference 
	rAPrevTick = rACurrentTick;
   80322:	4c12      	ldr	r4, [pc, #72]	; (8036c <rightEncoderAISR+0x5c>)
   80324:	4d12      	ldr	r5, [pc, #72]	; (80370 <rightEncoderAISR+0x60>)
   80326:	682b      	ldr	r3, [r5, #0]
   80328:	6023      	str	r3, [r4, #0]
	rACurrentTick = xTaskGetTickCountFromISR();
   8032a:	4b12      	ldr	r3, [pc, #72]	; (80374 <rightEncoderAISR+0x64>)
   8032c:	4798      	blx	r3
   8032e:	6028      	str	r0, [r5, #0]
	rAPulseTime = rACurrentTick-rAPrevTick*msPerTick;
   80330:	4b11      	ldr	r3, [pc, #68]	; (80378 <rightEncoderAISR+0x68>)
   80332:	781a      	ldrb	r2, [r3, #0]
   80334:	6823      	ldr	r3, [r4, #0]
   80336:	fb02 0013 	mls	r0, r2, r3, r0
   8033a:	4b10      	ldr	r3, [pc, #64]	; (8037c <rightEncoderAISR+0x6c>)
   8033c:	8018      	strh	r0, [r3, #0]
   8033e:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   80340:	4b08      	ldr	r3, [pc, #32]	; (80364 <rightEncoderAISR+0x54>)
   80342:	4798      	blx	r3
   80344:	2800      	cmp	r0, #0
   80346:	db07      	blt.n	80358 <rightEncoderAISR+0x48>
	}else if(getSetRDirection()==0){
   80348:	4b06      	ldr	r3, [pc, #24]	; (80364 <rightEncoderAISR+0x54>)
   8034a:	4798      	blx	r3
   8034c:	2800      	cmp	r0, #0
   8034e:	d1e8      	bne.n	80322 <rightEncoderAISR+0x12>
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80350:	480b      	ldr	r0, [pc, #44]	; (80380 <rightEncoderAISR+0x70>)
   80352:	4b0c      	ldr	r3, [pc, #48]	; (80384 <rightEncoderAISR+0x74>)
   80354:	4798      	blx	r3
   80356:	e7e4      	b.n	80322 <rightEncoderAISR+0x12>
		rAPulses--;
   80358:	4a03      	ldr	r2, [pc, #12]	; (80368 <rightEncoderAISR+0x58>)
   8035a:	6813      	ldr	r3, [r2, #0]
   8035c:	3b01      	subs	r3, #1
   8035e:	6013      	str	r3, [r2, #0]
   80360:	e7df      	b.n	80322 <rightEncoderAISR+0x12>
   80362:	bf00      	nop
   80364:	000808d1 	.word	0x000808d1
   80368:	20070c34 	.word	0x20070c34
   8036c:	20070c60 	.word	0x20070c60
   80370:	20070c50 	.word	0x20070c50
   80374:	00080d1d 	.word	0x00080d1d
   80378:	20070c58 	.word	0x20070c58
   8037c:	20070c4c 	.word	0x20070c4c
   80380:	00084b00 	.word	0x00084b00
   80384:	00081bf5 	.word	0x00081bf5

00080388 <rightEncoderBISR>:
	//printf("RightPulseTime A: %i ms\n",rAPulseTime);
	
}

void rightEncoderBISR(){ //ISR for the right encoder B
   80388:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder
	if(getSetRDirection()>0){
   8038a:	4b14      	ldr	r3, [pc, #80]	; (803dc <rightEncoderBISR+0x54>)
   8038c:	4798      	blx	r3
   8038e:	2800      	cmp	r0, #0
   80390:	dd12      	ble.n	803b8 <rightEncoderBISR+0x30>
		rBPulses++;
   80392:	4a13      	ldr	r2, [pc, #76]	; (803e0 <rightEncoderBISR+0x58>)
   80394:	6813      	ldr	r3, [r2, #0]
   80396:	3301      	adds	r3, #1
   80398:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	rBPrevTick = rBCurrentTick;
   8039a:	4c12      	ldr	r4, [pc, #72]	; (803e4 <rightEncoderBISR+0x5c>)
   8039c:	4d12      	ldr	r5, [pc, #72]	; (803e8 <rightEncoderBISR+0x60>)
   8039e:	682b      	ldr	r3, [r5, #0]
   803a0:	6023      	str	r3, [r4, #0]
	rBCurrentTick = xTaskGetTickCountFromISR();
   803a2:	4b12      	ldr	r3, [pc, #72]	; (803ec <rightEncoderBISR+0x64>)
   803a4:	4798      	blx	r3
   803a6:	6028      	str	r0, [r5, #0]
	rBPulseTime = rBCurrentTick-rBPrevTick*msPerTick;
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <rightEncoderBISR+0x68>)
   803aa:	781a      	ldrb	r2, [r3, #0]
   803ac:	6823      	ldr	r3, [r4, #0]
   803ae:	fb02 0013 	mls	r0, r2, r3, r0
   803b2:	4b10      	ldr	r3, [pc, #64]	; (803f4 <rightEncoderBISR+0x6c>)
   803b4:	8018      	strh	r0, [r3, #0]
   803b6:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   803b8:	4b08      	ldr	r3, [pc, #32]	; (803dc <rightEncoderBISR+0x54>)
   803ba:	4798      	blx	r3
   803bc:	2800      	cmp	r0, #0
   803be:	db07      	blt.n	803d0 <rightEncoderBISR+0x48>
	}else if(getSetRDirection()==0){
   803c0:	4b06      	ldr	r3, [pc, #24]	; (803dc <rightEncoderBISR+0x54>)
   803c2:	4798      	blx	r3
   803c4:	2800      	cmp	r0, #0
   803c6:	d1e8      	bne.n	8039a <rightEncoderBISR+0x12>
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   803c8:	480b      	ldr	r0, [pc, #44]	; (803f8 <rightEncoderBISR+0x70>)
   803ca:	4b0c      	ldr	r3, [pc, #48]	; (803fc <rightEncoderBISR+0x74>)
   803cc:	4798      	blx	r3
   803ce:	e7e4      	b.n	8039a <rightEncoderBISR+0x12>
		rBPulses--;
   803d0:	4a03      	ldr	r2, [pc, #12]	; (803e0 <rightEncoderBISR+0x58>)
   803d2:	6813      	ldr	r3, [r2, #0]
   803d4:	3b01      	subs	r3, #1
   803d6:	6013      	str	r3, [r2, #0]
   803d8:	e7df      	b.n	8039a <rightEncoderBISR+0x12>
   803da:	bf00      	nop
   803dc:	000808d1 	.word	0x000808d1
   803e0:	20070c40 	.word	0x20070c40
   803e4:	20070c48 	.word	0x20070c48
   803e8:	20070c68 	.word	0x20070c68
   803ec:	00080d1d 	.word	0x00080d1d
   803f0:	20070c58 	.word	0x20070c58
   803f4:	20070c3c 	.word	0x20070c3c
   803f8:	00084b00 	.word	0x00084b00
   803fc:	00081bf5 	.word	0x00081bf5

00080400 <leftEncoderAISR>:
	//printf("RightPulseTime B: %i ms\n",rBPulseTime);
	
}

void leftEncoderAISR(){ //ISR for the left encoder A
   80400:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   80402:	4b14      	ldr	r3, [pc, #80]	; (80454 <leftEncoderAISR+0x54>)
   80404:	4798      	blx	r3
   80406:	2800      	cmp	r0, #0
   80408:	dd13      	ble.n	80432 <leftEncoderAISR+0x32>
		lAPulses++;
   8040a:	4a13      	ldr	r2, [pc, #76]	; (80458 <leftEncoderAISR+0x58>)
   8040c:	6813      	ldr	r3, [r2, #0]
   8040e:	3301      	adds	r3, #1
   80410:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lAPrevTick = lACurrentTick;
   80412:	4c12      	ldr	r4, [pc, #72]	; (8045c <leftEncoderAISR+0x5c>)
   80414:	4d12      	ldr	r5, [pc, #72]	; (80460 <leftEncoderAISR+0x60>)
   80416:	682b      	ldr	r3, [r5, #0]
   80418:	6023      	str	r3, [r4, #0]
	lACurrentTick = xTaskGetTickCountFromISR();
   8041a:	4b12      	ldr	r3, [pc, #72]	; (80464 <leftEncoderAISR+0x64>)
   8041c:	4798      	blx	r3
   8041e:	6028      	str	r0, [r5, #0]
	lAPulseTime = (lACurrentTick-lAPrevTick)*msPerTick;
   80420:	6823      	ldr	r3, [r4, #0]
   80422:	1ac0      	subs	r0, r0, r3
   80424:	4b10      	ldr	r3, [pc, #64]	; (80468 <leftEncoderAISR+0x68>)
   80426:	781b      	ldrb	r3, [r3, #0]
   80428:	fb03 f000 	mul.w	r0, r3, r0
   8042c:	4b0f      	ldr	r3, [pc, #60]	; (8046c <leftEncoderAISR+0x6c>)
   8042e:	8018      	strh	r0, [r3, #0]
   80430:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   80432:	4b08      	ldr	r3, [pc, #32]	; (80454 <leftEncoderAISR+0x54>)
   80434:	4798      	blx	r3
   80436:	2800      	cmp	r0, #0
   80438:	db07      	blt.n	8044a <leftEncoderAISR+0x4a>
		}else if(getSetLDirection()==0){
   8043a:	4b06      	ldr	r3, [pc, #24]	; (80454 <leftEncoderAISR+0x54>)
   8043c:	4798      	blx	r3
   8043e:	2800      	cmp	r0, #0
   80440:	d1e7      	bne.n	80412 <leftEncoderAISR+0x12>
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80442:	480b      	ldr	r0, [pc, #44]	; (80470 <leftEncoderAISR+0x70>)
   80444:	4b0b      	ldr	r3, [pc, #44]	; (80474 <leftEncoderAISR+0x74>)
   80446:	4798      	blx	r3
   80448:	e7e3      	b.n	80412 <leftEncoderAISR+0x12>
		lAPulses--;
   8044a:	4a03      	ldr	r2, [pc, #12]	; (80458 <leftEncoderAISR+0x58>)
   8044c:	6813      	ldr	r3, [r2, #0]
   8044e:	3b01      	subs	r3, #1
   80450:	6013      	str	r3, [r2, #0]
   80452:	e7de      	b.n	80412 <leftEncoderAISR+0x12>
   80454:	000808c5 	.word	0x000808c5
   80458:	20070c54 	.word	0x20070c54
   8045c:	20070c44 	.word	0x20070c44
   80460:	20070c70 	.word	0x20070c70
   80464:	00080d1d 	.word	0x00080d1d
   80468:	20070c58 	.word	0x20070c58
   8046c:	20070c74 	.word	0x20070c74
   80470:	00084a80 	.word	0x00084a80
   80474:	00081bf5 	.word	0x00081bf5

00080478 <leftEncoderBISR>:
	//printf("LeftPulseTime A: %i ms\n",lAPulseTime);
	
}

void leftEncoderBISR(){ //ISR for the left encoder B
   80478:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   8047a:	4b14      	ldr	r3, [pc, #80]	; (804cc <leftEncoderBISR+0x54>)
   8047c:	4798      	blx	r3
   8047e:	2800      	cmp	r0, #0
   80480:	dd13      	ble.n	804aa <leftEncoderBISR+0x32>
		lBPulses++;
   80482:	4a13      	ldr	r2, [pc, #76]	; (804d0 <leftEncoderBISR+0x58>)
   80484:	6813      	ldr	r3, [r2, #0]
   80486:	3301      	adds	r3, #1
   80488:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lBPrevTick = lBCurrentTick;
   8048a:	4c12      	ldr	r4, [pc, #72]	; (804d4 <leftEncoderBISR+0x5c>)
   8048c:	4d12      	ldr	r5, [pc, #72]	; (804d8 <leftEncoderBISR+0x60>)
   8048e:	682b      	ldr	r3, [r5, #0]
   80490:	6023      	str	r3, [r4, #0]
	lBCurrentTick = xTaskGetTickCountFromISR();
   80492:	4b12      	ldr	r3, [pc, #72]	; (804dc <leftEncoderBISR+0x64>)
   80494:	4798      	blx	r3
   80496:	6028      	str	r0, [r5, #0]
	lBPulseTime = (lBCurrentTick-lBPrevTick)*msPerTick;
   80498:	6823      	ldr	r3, [r4, #0]
   8049a:	1ac0      	subs	r0, r0, r3
   8049c:	4b10      	ldr	r3, [pc, #64]	; (804e0 <leftEncoderBISR+0x68>)
   8049e:	781b      	ldrb	r3, [r3, #0]
   804a0:	fb03 f000 	mul.w	r0, r3, r0
   804a4:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <leftEncoderBISR+0x6c>)
   804a6:	8018      	strh	r0, [r3, #0]
   804a8:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   804aa:	4b08      	ldr	r3, [pc, #32]	; (804cc <leftEncoderBISR+0x54>)
   804ac:	4798      	blx	r3
   804ae:	2800      	cmp	r0, #0
   804b0:	db07      	blt.n	804c2 <leftEncoderBISR+0x4a>
	}else if(getSetLDirection()==0){
   804b2:	4b06      	ldr	r3, [pc, #24]	; (804cc <leftEncoderBISR+0x54>)
   804b4:	4798      	blx	r3
   804b6:	2800      	cmp	r0, #0
   804b8:	d1e7      	bne.n	8048a <leftEncoderBISR+0x12>
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   804ba:	480b      	ldr	r0, [pc, #44]	; (804e8 <leftEncoderBISR+0x70>)
   804bc:	4b0b      	ldr	r3, [pc, #44]	; (804ec <leftEncoderBISR+0x74>)
   804be:	4798      	blx	r3
   804c0:	e7e3      	b.n	8048a <leftEncoderBISR+0x12>
		lBPulses--;
   804c2:	4a03      	ldr	r2, [pc, #12]	; (804d0 <leftEncoderBISR+0x58>)
   804c4:	6813      	ldr	r3, [r2, #0]
   804c6:	3b01      	subs	r3, #1
   804c8:	6013      	str	r3, [r2, #0]
   804ca:	e7de      	b.n	8048a <leftEncoderBISR+0x12>
   804cc:	000808c5 	.word	0x000808c5
   804d0:	20070c64 	.word	0x20070c64
   804d4:	20070c38 	.word	0x20070c38
   804d8:	20070c5c 	.word	0x20070c5c
   804dc:	00080d1d 	.word	0x00080d1d
   804e0:	20070c58 	.word	0x20070c58
   804e4:	20070c6c 	.word	0x20070c6c
   804e8:	00084a80 	.word	0x00084a80
   804ec:	00081bf5 	.word	0x00081bf5

000804f0 <encoder_init>:
void encoder_init(){ //initialise the encoders
   804f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   804f4:	b082      	sub	sp, #8
	lAPrevTick=0; 
   804f6:	2400      	movs	r4, #0
   804f8:	4b39      	ldr	r3, [pc, #228]	; (805e0 <encoder_init+0xf0>)
   804fa:	601c      	str	r4, [r3, #0]
	rAPrevTick=0;
   804fc:	4b39      	ldr	r3, [pc, #228]	; (805e4 <encoder_init+0xf4>)
   804fe:	601c      	str	r4, [r3, #0]
	lACurrentTick=0;
   80500:	4b39      	ldr	r3, [pc, #228]	; (805e8 <encoder_init+0xf8>)
   80502:	601c      	str	r4, [r3, #0]
	rACurrentTick=0;
   80504:	4b39      	ldr	r3, [pc, #228]	; (805ec <encoder_init+0xfc>)
   80506:	601c      	str	r4, [r3, #0]
	lBPrevTick=0;
   80508:	4b39      	ldr	r3, [pc, #228]	; (805f0 <encoder_init+0x100>)
   8050a:	601c      	str	r4, [r3, #0]
	rBPrevTick=0;
   8050c:	4b39      	ldr	r3, [pc, #228]	; (805f4 <encoder_init+0x104>)
   8050e:	601c      	str	r4, [r3, #0]
	lBCurrentTick=0;
   80510:	4b39      	ldr	r3, [pc, #228]	; (805f8 <encoder_init+0x108>)
   80512:	601c      	str	r4, [r3, #0]
	rBCurrentTick=0;
   80514:	4b39      	ldr	r3, [pc, #228]	; (805fc <encoder_init+0x10c>)
   80516:	601c      	str	r4, [r3, #0]
	lAPulses=0;
   80518:	4b39      	ldr	r3, [pc, #228]	; (80600 <encoder_init+0x110>)
   8051a:	601c      	str	r4, [r3, #0]
	lAPulseTime=0;
   8051c:	4b39      	ldr	r3, [pc, #228]	; (80604 <encoder_init+0x114>)
   8051e:	801c      	strh	r4, [r3, #0]
	rAPulses=0;
   80520:	4b39      	ldr	r3, [pc, #228]	; (80608 <encoder_init+0x118>)
   80522:	601c      	str	r4, [r3, #0]
	rAPulseTime=0;
   80524:	4b39      	ldr	r3, [pc, #228]	; (8060c <encoder_init+0x11c>)
   80526:	801c      	strh	r4, [r3, #0]
	lBPulses=0;
   80528:	4b39      	ldr	r3, [pc, #228]	; (80610 <encoder_init+0x120>)
   8052a:	601c      	str	r4, [r3, #0]
	lBPulseTime=0;
   8052c:	4b39      	ldr	r3, [pc, #228]	; (80614 <encoder_init+0x124>)
   8052e:	801c      	strh	r4, [r3, #0]
	rBPulses=0;
   80530:	4b39      	ldr	r3, [pc, #228]	; (80618 <encoder_init+0x128>)
   80532:	601c      	str	r4, [r3, #0]
	rBPulseTime=0;
   80534:	4b39      	ldr	r3, [pc, #228]	; (8061c <encoder_init+0x12c>)
   80536:	801c      	strh	r4, [r3, #0]
	msPerTick=1; // Time for a tick is 1 ms on SAM3X8E CPU
   80538:	2201      	movs	r2, #1
   8053a:	4b39      	ldr	r3, [pc, #228]	; (80620 <encoder_init+0x130>)
   8053c:	701a      	strb	r2, [r3, #0]
	pmc_enable_periph_clk(ID_PIOC);
   8053e:	200d      	movs	r0, #13
   80540:	4b38      	ldr	r3, [pc, #224]	; (80624 <encoder_init+0x134>)
   80542:	4798      	blx	r3
pio_set_input(PIOC,pin7i,NULL);
   80544:	4d38      	ldr	r5, [pc, #224]	; (80628 <encoder_init+0x138>)
   80546:	4622      	mov	r2, r4
   80548:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8054c:	4628      	mov	r0, r5
   8054e:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 80648 <encoder_init+0x158>
   80552:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin7i,PIO_IT_RE_OR_HL,rightEncoderAISR);
   80554:	4b35      	ldr	r3, [pc, #212]	; (8062c <encoder_init+0x13c>)
   80556:	9300      	str	r3, [sp, #0]
   80558:	2320      	movs	r3, #32
   8055a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8055e:	210d      	movs	r1, #13
   80560:	4628      	mov	r0, r5
   80562:	4f33      	ldr	r7, [pc, #204]	; (80630 <encoder_init+0x140>)
   80564:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin7i); //digital pin 7
   80566:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8056a:	4628      	mov	r0, r5
   8056c:	4e31      	ldr	r6, [pc, #196]	; (80634 <encoder_init+0x144>)
   8056e:	47b0      	blx	r6
pio_set_input(PIOC,pin5i,NULL);
   80570:	4622      	mov	r2, r4
   80572:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   80576:	4628      	mov	r0, r5
   80578:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin5i,PIO_IT_RE_OR_HL, leftEncoderAISR);
   8057a:	4b2f      	ldr	r3, [pc, #188]	; (80638 <encoder_init+0x148>)
   8057c:	9300      	str	r3, [sp, #0]
   8057e:	2320      	movs	r3, #32
   80580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80584:	210d      	movs	r1, #13
   80586:	4628      	mov	r0, r5
   80588:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin5i); //digital pin 5 
   8058a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8058e:	4628      	mov	r0, r5
   80590:	47b0      	blx	r6
pio_set_input(PIOC,pin33,NULL);
   80592:	4622      	mov	r2, r4
   80594:	2102      	movs	r1, #2
   80596:	4628      	mov	r0, r5
   80598:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin33,PIO_IT_RE_OR_HL, rightEncoderBISR);
   8059a:	4b28      	ldr	r3, [pc, #160]	; (8063c <encoder_init+0x14c>)
   8059c:	9300      	str	r3, [sp, #0]
   8059e:	2320      	movs	r3, #32
   805a0:	2202      	movs	r2, #2
   805a2:	210d      	movs	r1, #13
   805a4:	4628      	mov	r0, r5
   805a6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin33); //digital pin 33 
   805a8:	2102      	movs	r1, #2
   805aa:	4628      	mov	r0, r5
   805ac:	47b0      	blx	r6
pio_set_input(PIOC,pin10i,NULL);
   805ae:	4622      	mov	r2, r4
   805b0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805b4:	4628      	mov	r0, r5
   805b6:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin10i,PIO_IT_RE_OR_HL,leftEncoderBISR);
   805b8:	4b21      	ldr	r3, [pc, #132]	; (80640 <encoder_init+0x150>)
   805ba:	9300      	str	r3, [sp, #0]
   805bc:	2320      	movs	r3, #32
   805be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   805c2:	210d      	movs	r1, #13
   805c4:	4628      	mov	r0, r5
   805c6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin10i); //digital pin 10 
   805c8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805cc:	4628      	mov	r0, r5
   805ce:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   805d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   805d4:	4b1b      	ldr	r3, [pc, #108]	; (80644 <encoder_init+0x154>)
   805d6:	601a      	str	r2, [r3, #0]
}
   805d8:	b002      	add	sp, #8
   805da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805de:	bf00      	nop
   805e0:	20070c44 	.word	0x20070c44
   805e4:	20070c60 	.word	0x20070c60
   805e8:	20070c70 	.word	0x20070c70
   805ec:	20070c50 	.word	0x20070c50
   805f0:	20070c38 	.word	0x20070c38
   805f4:	20070c48 	.word	0x20070c48
   805f8:	20070c5c 	.word	0x20070c5c
   805fc:	20070c68 	.word	0x20070c68
   80600:	20070c54 	.word	0x20070c54
   80604:	20070c74 	.word	0x20070c74
   80608:	20070c34 	.word	0x20070c34
   8060c:	20070c4c 	.word	0x20070c4c
   80610:	20070c64 	.word	0x20070c64
   80614:	20070c6c 	.word	0x20070c6c
   80618:	20070c40 	.word	0x20070c40
   8061c:	20070c3c 	.word	0x20070c3c
   80620:	20070c58 	.word	0x20070c58
   80624:	0008141d 	.word	0x0008141d
   80628:	400e1200 	.word	0x400e1200
   8062c:	00080311 	.word	0x00080311
   80630:	00081275 	.word	0x00081275
   80634:	000810ad 	.word	0x000810ad
   80638:	00080401 	.word	0x00080401
   8063c:	00080389 	.word	0x00080389
   80640:	00080479 	.word	0x00080479
   80644:	e000e100 	.word	0xe000e100
   80648:	00081027 	.word	0x00081027

0008064c <getLeftPulses>:
	rBPulses=0;
	lBPulses=0;
	printf("Reseting pulse counters:\n LeftPulses A: #%i\n LeftPulses B: #%i\n RightPulses A: #%i\n RightPulses B: #%i\n",lAPulses,lBPulses,rAPulses,rBPulses);
}
/////////////////////PULSE COUNTER//////////////////////////////////////////
int getLeftPulses(){ //returns the sum of pulses from left encoder A and B since last reset
   8064c:	b538      	push	{r3, r4, r5, lr}
	//printf("LeftPulses A: #%i\n",lAPulses);
	return lAPulses;
}
int getLeftBPulses(){ //returns the amount of pulses from left encoder B since last reset
	//printf("LeftPulses B: #%i\n",lBPulses);
	return lBPulses;
   8064e:	4d06      	ldr	r5, [pc, #24]	; (80668 <getLeftPulses+0x1c>)
	return lAPulses;
   80650:	4c06      	ldr	r4, [pc, #24]	; (8066c <getLeftPulses+0x20>)
	printf("LeftPulses : ##[%i]##\n",(getLeftAPulses()+getLeftBPulses()));
   80652:	6829      	ldr	r1, [r5, #0]
   80654:	6823      	ldr	r3, [r4, #0]
   80656:	4419      	add	r1, r3
   80658:	4805      	ldr	r0, [pc, #20]	; (80670 <getLeftPulses+0x24>)
   8065a:	4b06      	ldr	r3, [pc, #24]	; (80674 <getLeftPulses+0x28>)
   8065c:	4798      	blx	r3
	return (getLeftAPulses()+getLeftBPulses());
   8065e:	6828      	ldr	r0, [r5, #0]
   80660:	6823      	ldr	r3, [r4, #0]
}
   80662:	4418      	add	r0, r3
   80664:	bd38      	pop	{r3, r4, r5, pc}
   80666:	bf00      	nop
   80668:	20070c64 	.word	0x20070c64
   8066c:	20070c54 	.word	0x20070c54
   80670:	00084a50 	.word	0x00084a50
   80674:	00081bf5 	.word	0x00081bf5

00080678 <getRightPulses>:
}
int getRightPulses(){ //returns the sum of pulses from right encoder A and B since last reset
   80678:	b538      	push	{r3, r4, r5, lr}
	//printf("RightPulses A: #%i\n",rAPulses);
	return rAPulses;
}
int getRightBPulses(){ //returns the amount of pulses from right encoder B since last reset
	//printf("RightPulses B: #%i\n",rBPulses);
	return rBPulses;
   8067a:	4d06      	ldr	r5, [pc, #24]	; (80694 <getRightPulses+0x1c>)
	return rAPulses;
   8067c:	4c06      	ldr	r4, [pc, #24]	; (80698 <getRightPulses+0x20>)
	printf("RightPulses : ##[%i]##\n",(getRightAPulses()+getRightBPulses()));
   8067e:	6829      	ldr	r1, [r5, #0]
   80680:	6823      	ldr	r3, [r4, #0]
   80682:	4419      	add	r1, r3
   80684:	4805      	ldr	r0, [pc, #20]	; (8069c <getRightPulses+0x24>)
   80686:	4b06      	ldr	r3, [pc, #24]	; (806a0 <getRightPulses+0x28>)
   80688:	4798      	blx	r3
	return (getRightAPulses()+getRightBPulses());
   8068a:	6828      	ldr	r0, [r5, #0]
   8068c:	6823      	ldr	r3, [r4, #0]
}
   8068e:	4418      	add	r0, r3
   80690:	bd38      	pop	{r3, r4, r5, pc}
   80692:	bf00      	nop
   80694:	20070c40 	.word	0x20070c40
   80698:	20070c34 	.word	0x20070c34
   8069c:	00084a68 	.word	0x00084a68
   806a0:	00081bf5 	.word	0x00081bf5

000806a4 <waitForXPulsesRL>:
	printf("LeftPulseTime B: %i ms\n",lBPulseTime);
	return lBPulseTime;
}

/////////////////////////CONTROL BY PULSE COUNTER///////////////////////////////
int waitForXPulsesRL(int lPulses,int rPulses){//wait for a specified amount of pulses, returns 1 when first of two conditions of X pulses is met
   806a4:	b538      	push	{r3, r4, r5, lr}
   806a6:	460c      	mov	r4, r1
	if(lPulses < 0 && rPulses < 0) {
   806a8:	1e05      	subs	r5, r0, #0
   806aa:	db0c      	blt.n	806c6 <waitForXPulsesRL+0x22>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
			printf("RL True\n");
			return 1;
		}
	} else {
		if(getLeftPulses()>lPulses || getRightPulses()>rPulses) {
   806ac:	4b10      	ldr	r3, [pc, #64]	; (806f0 <waitForXPulsesRL+0x4c>)
   806ae:	4798      	blx	r3
   806b0:	4285      	cmp	r5, r0
   806b2:	db17      	blt.n	806e4 <waitForXPulsesRL+0x40>
   806b4:	4b0f      	ldr	r3, [pc, #60]	; (806f4 <waitForXPulsesRL+0x50>)
   806b6:	4798      	blx	r3
   806b8:	4284      	cmp	r4, r0
   806ba:	db13      	blt.n	806e4 <waitForXPulsesRL+0x40>
			printf("RL True\n");
			return 1;
		}
	}
	
	printf("RL False\n");	
   806bc:	480e      	ldr	r0, [pc, #56]	; (806f8 <waitForXPulsesRL+0x54>)
   806be:	4b0f      	ldr	r3, [pc, #60]	; (806fc <waitForXPulsesRL+0x58>)
   806c0:	4798      	blx	r3
	return 0;
   806c2:	2000      	movs	r0, #0
}
   806c4:	bd38      	pop	{r3, r4, r5, pc}
	if(lPulses < 0 && rPulses < 0) {
   806c6:	2900      	cmp	r1, #0
   806c8:	daf0      	bge.n	806ac <waitForXPulsesRL+0x8>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
   806ca:	4b09      	ldr	r3, [pc, #36]	; (806f0 <waitForXPulsesRL+0x4c>)
   806cc:	4798      	blx	r3
   806ce:	4285      	cmp	r5, r0
   806d0:	dc03      	bgt.n	806da <waitForXPulsesRL+0x36>
   806d2:	4b08      	ldr	r3, [pc, #32]	; (806f4 <waitForXPulsesRL+0x50>)
   806d4:	4798      	blx	r3
   806d6:	4284      	cmp	r4, r0
   806d8:	ddf0      	ble.n	806bc <waitForXPulsesRL+0x18>
			printf("RL True\n");
   806da:	4809      	ldr	r0, [pc, #36]	; (80700 <waitForXPulsesRL+0x5c>)
   806dc:	4b07      	ldr	r3, [pc, #28]	; (806fc <waitForXPulsesRL+0x58>)
   806de:	4798      	blx	r3
			return 1;
   806e0:	2001      	movs	r0, #1
   806e2:	bd38      	pop	{r3, r4, r5, pc}
			printf("RL True\n");
   806e4:	4806      	ldr	r0, [pc, #24]	; (80700 <waitForXPulsesRL+0x5c>)
   806e6:	4b05      	ldr	r3, [pc, #20]	; (806fc <waitForXPulsesRL+0x58>)
   806e8:	4798      	blx	r3
			return 1;
   806ea:	2001      	movs	r0, #1
   806ec:	bd38      	pop	{r3, r4, r5, pc}
   806ee:	bf00      	nop
   806f0:	0008064d 	.word	0x0008064d
   806f4:	00080679 	.word	0x00080679
   806f8:	00084b90 	.word	0x00084b90
   806fc:	00081bf5 	.word	0x00081bf5
   80700:	00084b84 	.word	0x00084b84

00080704 <testDriveR>:
		
	}
	//skickar så många pulser som behövs för att svänga correctionAngle många grader.
}

void testDriveR(uint8_t speed, int8_t direction) {
   80704:	b570      	push	{r4, r5, r6, lr}
   80706:	b084      	sub	sp, #16
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   80708:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   8070c:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin C3
	pio_configure_pin(PWM_35, PIO_TYPE_PIO_PERIPH_B);
   80710:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80714:	2043      	movs	r0, #67	; 0x43
   80716:	4b15      	ldr	r3, [pc, #84]	; (8076c <testDriveR+0x68>)
   80718:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   8071a:	2024      	movs	r0, #36	; 0x24
   8071c:	4b14      	ldr	r3, [pc, #80]	; (80770 <testDriveR+0x6c>)
   8071e:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
   80720:	4d14      	ldr	r5, [pc, #80]	; (80774 <testDriveR+0x70>)
   80722:	2100      	movs	r1, #0
   80724:	4628      	mov	r0, r5
   80726:	4b14      	ldr	r3, [pc, #80]	; (80778 <testDriveR+0x74>)
   80728:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   8072a:	4b14      	ldr	r3, [pc, #80]	; (8077c <testDriveR+0x78>)
   8072c:	9301      	str	r3, [sp, #4]
   8072e:	2600      	movs	r6, #0
   80730:	9602      	str	r6, [sp, #8]
   80732:	4b13      	ldr	r3, [pc, #76]	; (80780 <testDriveR+0x7c>)
   80734:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   80736:	a901      	add	r1, sp, #4
   80738:	4628      	mov	r0, r5
   8073a:	4b12      	ldr	r3, [pc, #72]	; (80784 <testDriveR+0x80>)
   8073c:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_0;
   8073e:	4912      	ldr	r1, [pc, #72]	; (80788 <testDriveR+0x84>)
   80740:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80742:	230b      	movs	r3, #11
   80744:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   80746:	2301      	movs	r3, #1
   80748:	728b      	strb	r3, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   8074a:	810e      	strh	r6, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   8074c:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80750:	331e      	adds	r3, #30
   80752:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   80754:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   80758:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   8075a:	4628      	mov	r0, r5
   8075c:	4b0b      	ldr	r3, [pc, #44]	; (8078c <testDriveR+0x88>)
   8075e:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_0);
   80760:	4631      	mov	r1, r6
   80762:	4628      	mov	r0, r5
   80764:	4b0a      	ldr	r3, [pc, #40]	; (80790 <testDriveR+0x8c>)
   80766:	4798      	blx	r3
}
   80768:	b004      	add	sp, #16
   8076a:	bd70      	pop	{r4, r5, r6, pc}
   8076c:	000810b9 	.word	0x000810b9
   80770:	0008141d 	.word	0x0008141d
   80774:	40094000 	.word	0x40094000
   80778:	00080307 	.word	0x00080307
   8077c:	000f4240 	.word	0x000f4240
   80780:	0501bd00 	.word	0x0501bd00
   80784:	000801b5 	.word	0x000801b5
   80788:	20070c78 	.word	0x20070c78
   8078c:	000801f9 	.word	0x000801f9
   80790:	000802fd 	.word	0x000802fd

00080794 <testDriveL>:

void testDriveL(uint8_t speed, int8_t direction) {
   80794:	b5f0      	push	{r4, r5, r6, r7, lr}
   80796:	b085      	sub	sp, #20
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   80798:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   8079c:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin A19
	pio_configure_pin(PWM_42, PIO_TYPE_PIO_PERIPH_B);
   807a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807a4:	2013      	movs	r0, #19
   807a6:	4b15      	ldr	r3, [pc, #84]	; (807fc <testDriveL+0x68>)
   807a8:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   807aa:	2024      	movs	r0, #36	; 0x24
   807ac:	4b14      	ldr	r3, [pc, #80]	; (80800 <testDriveL+0x6c>)
   807ae:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_1);
   807b0:	4d14      	ldr	r5, [pc, #80]	; (80804 <testDriveL+0x70>)
   807b2:	2101      	movs	r1, #1
   807b4:	4628      	mov	r0, r5
   807b6:	4b14      	ldr	r3, [pc, #80]	; (80808 <testDriveL+0x74>)
   807b8:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   807ba:	4b14      	ldr	r3, [pc, #80]	; (8080c <testDriveL+0x78>)
   807bc:	9301      	str	r3, [sp, #4]
   807be:	2700      	movs	r7, #0
   807c0:	9702      	str	r7, [sp, #8]
   807c2:	4b13      	ldr	r3, [pc, #76]	; (80810 <testDriveL+0x7c>)
   807c4:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   807c6:	a901      	add	r1, sp, #4
   807c8:	4628      	mov	r0, r5
   807ca:	4b12      	ldr	r3, [pc, #72]	; (80814 <testDriveL+0x80>)
   807cc:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_1;
   807ce:	4912      	ldr	r1, [pc, #72]	; (80818 <testDriveL+0x84>)
   807d0:	2601      	movs	r6, #1
   807d2:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   807d4:	230b      	movs	r3, #11
   807d6:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   807d8:	728e      	strb	r6, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   807da:	810f      	strh	r7, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   807dc:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   807e0:	331e      	adds	r3, #30
   807e2:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   807e4:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   807e8:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   807ea:	4628      	mov	r0, r5
   807ec:	4b0b      	ldr	r3, [pc, #44]	; (8081c <testDriveL+0x88>)
   807ee:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_1);
   807f0:	4631      	mov	r1, r6
   807f2:	4628      	mov	r0, r5
   807f4:	4b0a      	ldr	r3, [pc, #40]	; (80820 <testDriveL+0x8c>)
   807f6:	4798      	blx	r3
}
   807f8:	b005      	add	sp, #20
   807fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807fc:	000810b9 	.word	0x000810b9
   80800:	0008141d 	.word	0x0008141d
   80804:	40094000 	.word	0x40094000
   80808:	00080307 	.word	0x00080307
   8080c:	000f4240 	.word	0x000f4240
   80810:	0501bd00 	.word	0x0501bd00
   80814:	000801b5 	.word	0x000801b5
   80818:	20070c78 	.word	0x20070c78
   8081c:	000801f9 	.word	0x000801f9
   80820:	000802fd 	.word	0x000802fd

00080824 <drive>:
 void drive(uint8_t lSpeed, uint8_t rSpeed, int8_t lDirection, int8_t rDirection) { //speed 0-100 in %, direction -1,1, where -1 is backwards and 1 is forward.
   80824:	b538      	push	{r3, r4, r5, lr}
   80826:	4605      	mov	r5, r0
   80828:	4608      	mov	r0, r1
   8082a:	4614      	mov	r4, r2
	rSpeedLatest = rSpeed;
   8082c:	4a08      	ldr	r2, [pc, #32]	; (80850 <drive+0x2c>)
   8082e:	7011      	strb	r1, [r2, #0]
	lSpeedLatest = lSpeed;
   80830:	4a08      	ldr	r2, [pc, #32]	; (80854 <drive+0x30>)
   80832:	7015      	strb	r5, [r2, #0]
	rDirectionLatest = rDirection;
   80834:	4a08      	ldr	r2, [pc, #32]	; (80858 <drive+0x34>)
   80836:	7013      	strb	r3, [r2, #0]
	lDirectionLatest = lDirection;
   80838:	4a08      	ldr	r2, [pc, #32]	; (8085c <drive+0x38>)
   8083a:	7014      	strb	r4, [r2, #0]
	testDriveR(rSpeed, -1*rDirection); // sets pwm for the right motors 
   8083c:	425b      	negs	r3, r3
   8083e:	b259      	sxtb	r1, r3
   80840:	4b07      	ldr	r3, [pc, #28]	; (80860 <drive+0x3c>)
   80842:	4798      	blx	r3
	testDriveL(lSpeed, -1*lDirection); // sets pwm for the left motors
   80844:	4261      	negs	r1, r4
   80846:	b249      	sxtb	r1, r1
   80848:	4628      	mov	r0, r5
   8084a:	4b06      	ldr	r3, [pc, #24]	; (80864 <drive+0x40>)
   8084c:	4798      	blx	r3
   8084e:	bd38      	pop	{r3, r4, r5, pc}
   80850:	20070aff 	.word	0x20070aff
   80854:	20070afd 	.word	0x20070afd
   80858:	20070afe 	.word	0x20070afe
   8085c:	20070afc 	.word	0x20070afc
   80860:	00080705 	.word	0x00080705
   80864:	00080795 	.word	0x00080795

00080868 <driveCm>:
void driveCm(int cm) {
   80868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int p = cm / (50/(float)144);
   8086a:	4b10      	ldr	r3, [pc, #64]	; (808ac <driveCm+0x44>)
   8086c:	4798      	blx	r3
   8086e:	4910      	ldr	r1, [pc, #64]	; (808b0 <driveCm+0x48>)
   80870:	4b10      	ldr	r3, [pc, #64]	; (808b4 <driveCm+0x4c>)
   80872:	4798      	blx	r3
   80874:	4b10      	ldr	r3, [pc, #64]	; (808b8 <driveCm+0x50>)
   80876:	4798      	blx	r3
   80878:	4604      	mov	r4, r0
	while(!waitForXPulsesRL(p,p)) {
   8087a:	4d10      	ldr	r5, [pc, #64]	; (808bc <driveCm+0x54>)
			drive(10,10,-1,-1);
   8087c:	f04f 37ff 	mov.w	r7, #4294967295
   80880:	4e0f      	ldr	r6, [pc, #60]	; (808c0 <driveCm+0x58>)
	while(!waitForXPulsesRL(p,p)) {
   80882:	e007      	b.n	80894 <driveCm+0x2c>
		if(p > 0) {
   80884:	2c00      	cmp	r4, #0
			drive(10,10,1,1);
   80886:	bfcc      	ite	gt
   80888:	2301      	movgt	r3, #1
			drive(10,10,-1,-1);
   8088a:	463b      	movle	r3, r7
   8088c:	461a      	mov	r2, r3
   8088e:	210a      	movs	r1, #10
   80890:	4608      	mov	r0, r1
   80892:	47b0      	blx	r6
	while(!waitForXPulsesRL(p,p)) {
   80894:	4621      	mov	r1, r4
   80896:	4620      	mov	r0, r4
   80898:	47a8      	blx	r5
   8089a:	2800      	cmp	r0, #0
   8089c:	d0f2      	beq.n	80884 <driveCm+0x1c>
	drive(0,0,1,1);
   8089e:	2301      	movs	r3, #1
   808a0:	461a      	mov	r2, r3
   808a2:	2100      	movs	r1, #0
   808a4:	4608      	mov	r0, r1
   808a6:	4c06      	ldr	r4, [pc, #24]	; (808c0 <driveCm+0x58>)
   808a8:	47a0      	blx	r4
   808aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   808ac:	00081811 	.word	0x00081811
   808b0:	3eb1c71c 	.word	0x3eb1c71c
   808b4:	00081a21 	.word	0x00081a21
   808b8:	00081b59 	.word	0x00081b59
   808bc:	000806a5 	.word	0x000806a5
   808c0:	00080825 	.word	0x00080825

000808c4 <getSetLDirection>:
}
/*Returns the value of latest direction set for the left motor*/
int8_t getSetLDirection(){
	//printf("Set Direction for Left Motor is: %i\n",lDirectionLatest);
	return lDirectionLatest;
}
   808c4:	4b01      	ldr	r3, [pc, #4]	; (808cc <getSetLDirection+0x8>)
   808c6:	f993 0000 	ldrsb.w	r0, [r3]
   808ca:	4770      	bx	lr
   808cc:	20070afc 	.word	0x20070afc

000808d0 <getSetRDirection>:
/*Returns the value of latest direction set for the right motor*/
int8_t getSetRDirection(){
	//printf("Set Direction for Right Motor is: %i\n",rDirectionLatest);
	return rDirectionLatest;
   808d0:	4b01      	ldr	r3, [pc, #4]	; (808d8 <getSetRDirection+0x8>)
   808d2:	f993 0000 	ldrsb.w	r0, [r3]
   808d6:	4770      	bx	lr
   808d8:	20070afe 	.word	0x20070afe

000808dc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   808dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   808e0:	b980      	cbnz	r0, 80904 <_read+0x28>
   808e2:	460c      	mov	r4, r1
   808e4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   808e6:	2a00      	cmp	r2, #0
   808e8:	dd0f      	ble.n	8090a <_read+0x2e>
   808ea:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   808ec:	4e08      	ldr	r6, [pc, #32]	; (80910 <_read+0x34>)
   808ee:	4d09      	ldr	r5, [pc, #36]	; (80914 <_read+0x38>)
   808f0:	6830      	ldr	r0, [r6, #0]
   808f2:	4621      	mov	r1, r4
   808f4:	682b      	ldr	r3, [r5, #0]
   808f6:	4798      	blx	r3
		ptr++;
   808f8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   808fa:	42bc      	cmp	r4, r7
   808fc:	d1f8      	bne.n	808f0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   808fe:	4640      	mov	r0, r8
   80900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80904:	f04f 38ff 	mov.w	r8, #4294967295
   80908:	e7f9      	b.n	808fe <_read+0x22>
	for (; len > 0; --len) {
   8090a:	4680      	mov	r8, r0
   8090c:	e7f7      	b.n	808fe <_read+0x22>
   8090e:	bf00      	nop
   80910:	20070ca8 	.word	0x20070ca8
   80914:	20070ca0 	.word	0x20070ca0

00080918 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80918:	3801      	subs	r0, #1
   8091a:	2802      	cmp	r0, #2
   8091c:	d815      	bhi.n	8094a <_write+0x32>
{
   8091e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80922:	460e      	mov	r6, r1
   80924:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80926:	b19a      	cbz	r2, 80950 <_write+0x38>
   80928:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8092a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80964 <_write+0x4c>
   8092e:	4f0c      	ldr	r7, [pc, #48]	; (80960 <_write+0x48>)
   80930:	f8d8 0000 	ldr.w	r0, [r8]
   80934:	f815 1b01 	ldrb.w	r1, [r5], #1
   80938:	683b      	ldr	r3, [r7, #0]
   8093a:	4798      	blx	r3
   8093c:	2800      	cmp	r0, #0
   8093e:	db0a      	blt.n	80956 <_write+0x3e>
   80940:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80942:	3c01      	subs	r4, #1
   80944:	d1f4      	bne.n	80930 <_write+0x18>
   80946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   8094a:	f04f 30ff 	mov.w	r0, #4294967295
   8094e:	4770      	bx	lr
	for (; len != 0; --len) {
   80950:	4610      	mov	r0, r2
   80952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80956:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   8095a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8095e:	bf00      	nop
   80960:	20070ca4 	.word	0x20070ca4
   80964:	20070ca8 	.word	0x20070ca8

00080968 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80968:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8096a:	23ac      	movs	r3, #172	; 0xac
   8096c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8096e:	680b      	ldr	r3, [r1, #0]
   80970:	684a      	ldr	r2, [r1, #4]
   80972:	fbb3 f3f2 	udiv	r3, r3, r2
   80976:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80978:	1e5c      	subs	r4, r3, #1
   8097a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8097e:	4294      	cmp	r4, r2
   80980:	d80b      	bhi.n	8099a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80982:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80984:	688b      	ldr	r3, [r1, #8]
   80986:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80988:	f240 2302 	movw	r3, #514	; 0x202
   8098c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80990:	2350      	movs	r3, #80	; 0x50
   80992:	6003      	str	r3, [r0, #0]

	return 0;
   80994:	2000      	movs	r0, #0
}
   80996:	bc10      	pop	{r4}
   80998:	4770      	bx	lr
		return 1;
   8099a:	2001      	movs	r0, #1
   8099c:	e7fb      	b.n	80996 <uart_init+0x2e>

0008099e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8099e:	6943      	ldr	r3, [r0, #20]
   809a0:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   809a4:	bf1a      	itte	ne
   809a6:	61c1      	strne	r1, [r0, #28]
	return 0;
   809a8:	2000      	movne	r0, #0
		return 1;
   809aa:	2001      	moveq	r0, #1
}
   809ac:	4770      	bx	lr

000809ae <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   809ae:	6943      	ldr	r3, [r0, #20]
   809b0:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   809b4:	bf1d      	ittte	ne
   809b6:	6983      	ldrne	r3, [r0, #24]
   809b8:	700b      	strbne	r3, [r1, #0]
	return 0;
   809ba:	2000      	movne	r0, #0
		return 1;
   809bc:	2001      	moveq	r0, #1
}
   809be:	4770      	bx	lr

000809c0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809c0:	6943      	ldr	r3, [r0, #20]
   809c2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809c6:	bf1d      	ittte	ne
   809c8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   809cc:	61c1      	strne	r1, [r0, #28]
	return 0;
   809ce:	2000      	movne	r0, #0
		return 1;
   809d0:	2001      	moveq	r0, #1
}
   809d2:	4770      	bx	lr

000809d4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   809d4:	6943      	ldr	r3, [r0, #20]
   809d6:	f013 0f01 	tst.w	r3, #1
   809da:	d005      	beq.n	809e8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   809dc:	6983      	ldr	r3, [r0, #24]
   809de:	f3c3 0308 	ubfx	r3, r3, #0, #9
   809e2:	600b      	str	r3, [r1, #0]

	return 0;
   809e4:	2000      	movs	r0, #0
   809e6:	4770      	bx	lr
		return 1;
   809e8:	2001      	movs	r0, #1
}
   809ea:	4770      	bx	lr

000809ec <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   809ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   809ee:	b083      	sub	sp, #12
   809f0:	4604      	mov	r4, r0
   809f2:	460d      	mov	r5, r1
	uint32_t val = 0;
   809f4:	2300      	movs	r3, #0
   809f6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   809f8:	4b20      	ldr	r3, [pc, #128]	; (80a7c <usart_serial_getchar+0x90>)
   809fa:	4298      	cmp	r0, r3
   809fc:	d00d      	beq.n	80a1a <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   809fe:	4b20      	ldr	r3, [pc, #128]	; (80a80 <usart_serial_getchar+0x94>)
   80a00:	4298      	cmp	r0, r3
   80a02:	d012      	beq.n	80a2a <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80a04:	4b1f      	ldr	r3, [pc, #124]	; (80a84 <usart_serial_getchar+0x98>)
   80a06:	4298      	cmp	r0, r3
   80a08:	d019      	beq.n	80a3e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80a0a:	4b1f      	ldr	r3, [pc, #124]	; (80a88 <usart_serial_getchar+0x9c>)
   80a0c:	429c      	cmp	r4, r3
   80a0e:	d020      	beq.n	80a52 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80a10:	4b1e      	ldr	r3, [pc, #120]	; (80a8c <usart_serial_getchar+0xa0>)
   80a12:	429c      	cmp	r4, r3
   80a14:	d027      	beq.n	80a66 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80a16:	b003      	add	sp, #12
   80a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80a1a:	461f      	mov	r7, r3
   80a1c:	4e1c      	ldr	r6, [pc, #112]	; (80a90 <usart_serial_getchar+0xa4>)
   80a1e:	4629      	mov	r1, r5
   80a20:	4638      	mov	r0, r7
   80a22:	47b0      	blx	r6
   80a24:	2800      	cmp	r0, #0
   80a26:	d1fa      	bne.n	80a1e <usart_serial_getchar+0x32>
   80a28:	e7ef      	b.n	80a0a <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80a2a:	461f      	mov	r7, r3
   80a2c:	4e19      	ldr	r6, [pc, #100]	; (80a94 <usart_serial_getchar+0xa8>)
   80a2e:	a901      	add	r1, sp, #4
   80a30:	4638      	mov	r0, r7
   80a32:	47b0      	blx	r6
   80a34:	2800      	cmp	r0, #0
   80a36:	d1fa      	bne.n	80a2e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80a38:	9b01      	ldr	r3, [sp, #4]
   80a3a:	702b      	strb	r3, [r5, #0]
   80a3c:	e7e8      	b.n	80a10 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80a3e:	461e      	mov	r6, r3
   80a40:	4c14      	ldr	r4, [pc, #80]	; (80a94 <usart_serial_getchar+0xa8>)
   80a42:	a901      	add	r1, sp, #4
   80a44:	4630      	mov	r0, r6
   80a46:	47a0      	blx	r4
   80a48:	2800      	cmp	r0, #0
   80a4a:	d1fa      	bne.n	80a42 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80a4c:	9b01      	ldr	r3, [sp, #4]
   80a4e:	702b      	strb	r3, [r5, #0]
   80a50:	e7e1      	b.n	80a16 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80a52:	461e      	mov	r6, r3
   80a54:	4c0f      	ldr	r4, [pc, #60]	; (80a94 <usart_serial_getchar+0xa8>)
   80a56:	a901      	add	r1, sp, #4
   80a58:	4630      	mov	r0, r6
   80a5a:	47a0      	blx	r4
   80a5c:	2800      	cmp	r0, #0
   80a5e:	d1fa      	bne.n	80a56 <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80a60:	9b01      	ldr	r3, [sp, #4]
   80a62:	702b      	strb	r3, [r5, #0]
   80a64:	e7d7      	b.n	80a16 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80a66:	461e      	mov	r6, r3
   80a68:	4c0a      	ldr	r4, [pc, #40]	; (80a94 <usart_serial_getchar+0xa8>)
   80a6a:	a901      	add	r1, sp, #4
   80a6c:	4630      	mov	r0, r6
   80a6e:	47a0      	blx	r4
   80a70:	2800      	cmp	r0, #0
   80a72:	d1fa      	bne.n	80a6a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80a74:	9b01      	ldr	r3, [sp, #4]
   80a76:	702b      	strb	r3, [r5, #0]
}
   80a78:	e7cd      	b.n	80a16 <usart_serial_getchar+0x2a>
   80a7a:	bf00      	nop
   80a7c:	400e0800 	.word	0x400e0800
   80a80:	40098000 	.word	0x40098000
   80a84:	4009c000 	.word	0x4009c000
   80a88:	400a0000 	.word	0x400a0000
   80a8c:	400a4000 	.word	0x400a4000
   80a90:	000809af 	.word	0x000809af
   80a94:	000809d5 	.word	0x000809d5

00080a98 <usart_serial_putchar>:
{
   80a98:	b570      	push	{r4, r5, r6, lr}
   80a9a:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80a9c:	4b1e      	ldr	r3, [pc, #120]	; (80b18 <usart_serial_putchar+0x80>)
   80a9e:	4298      	cmp	r0, r3
   80aa0:	d00d      	beq.n	80abe <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80aa2:	4b1e      	ldr	r3, [pc, #120]	; (80b1c <usart_serial_putchar+0x84>)
   80aa4:	4298      	cmp	r0, r3
   80aa6:	d013      	beq.n	80ad0 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80aa8:	4b1d      	ldr	r3, [pc, #116]	; (80b20 <usart_serial_putchar+0x88>)
   80aaa:	4298      	cmp	r0, r3
   80aac:	d019      	beq.n	80ae2 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80aae:	4b1d      	ldr	r3, [pc, #116]	; (80b24 <usart_serial_putchar+0x8c>)
   80ab0:	4298      	cmp	r0, r3
   80ab2:	d01f      	beq.n	80af4 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80ab4:	4b1c      	ldr	r3, [pc, #112]	; (80b28 <usart_serial_putchar+0x90>)
   80ab6:	4298      	cmp	r0, r3
   80ab8:	d025      	beq.n	80b06 <usart_serial_putchar+0x6e>
	return 0;
   80aba:	2000      	movs	r0, #0
}
   80abc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80abe:	461e      	mov	r6, r3
   80ac0:	4d1a      	ldr	r5, [pc, #104]	; (80b2c <usart_serial_putchar+0x94>)
   80ac2:	4621      	mov	r1, r4
   80ac4:	4630      	mov	r0, r6
   80ac6:	47a8      	blx	r5
   80ac8:	2800      	cmp	r0, #0
   80aca:	d1fa      	bne.n	80ac2 <usart_serial_putchar+0x2a>
		return 1;
   80acc:	2001      	movs	r0, #1
   80ace:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80ad0:	461e      	mov	r6, r3
   80ad2:	4d17      	ldr	r5, [pc, #92]	; (80b30 <usart_serial_putchar+0x98>)
   80ad4:	4621      	mov	r1, r4
   80ad6:	4630      	mov	r0, r6
   80ad8:	47a8      	blx	r5
   80ada:	2800      	cmp	r0, #0
   80adc:	d1fa      	bne.n	80ad4 <usart_serial_putchar+0x3c>
		return 1;
   80ade:	2001      	movs	r0, #1
   80ae0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80ae2:	461e      	mov	r6, r3
   80ae4:	4d12      	ldr	r5, [pc, #72]	; (80b30 <usart_serial_putchar+0x98>)
   80ae6:	4621      	mov	r1, r4
   80ae8:	4630      	mov	r0, r6
   80aea:	47a8      	blx	r5
   80aec:	2800      	cmp	r0, #0
   80aee:	d1fa      	bne.n	80ae6 <usart_serial_putchar+0x4e>
		return 1;
   80af0:	2001      	movs	r0, #1
   80af2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80af4:	461e      	mov	r6, r3
   80af6:	4d0e      	ldr	r5, [pc, #56]	; (80b30 <usart_serial_putchar+0x98>)
   80af8:	4621      	mov	r1, r4
   80afa:	4630      	mov	r0, r6
   80afc:	47a8      	blx	r5
   80afe:	2800      	cmp	r0, #0
   80b00:	d1fa      	bne.n	80af8 <usart_serial_putchar+0x60>
		return 1;
   80b02:	2001      	movs	r0, #1
   80b04:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80b06:	461e      	mov	r6, r3
   80b08:	4d09      	ldr	r5, [pc, #36]	; (80b30 <usart_serial_putchar+0x98>)
   80b0a:	4621      	mov	r1, r4
   80b0c:	4630      	mov	r0, r6
   80b0e:	47a8      	blx	r5
   80b10:	2800      	cmp	r0, #0
   80b12:	d1fa      	bne.n	80b0a <usart_serial_putchar+0x72>
		return 1;
   80b14:	2001      	movs	r0, #1
   80b16:	bd70      	pop	{r4, r5, r6, pc}
   80b18:	400e0800 	.word	0x400e0800
   80b1c:	40098000 	.word	0x40098000
   80b20:	4009c000 	.word	0x4009c000
   80b24:	400a0000 	.word	0x400a0000
   80b28:	400a4000 	.word	0x400a4000
   80b2c:	0008099f 	.word	0x0008099f
   80b30:	000809c1 	.word	0x000809c1

00080b34 <misc_init>:
* Function: misc_init
* -------------------
* initializes system clock & board.
*/
int misc_init (void)
{
   80b34:	b510      	push	{r4, lr}
	sysclk_init();
   80b36:	4b17      	ldr	r3, [pc, #92]	; (80b94 <misc_init+0x60>)
   80b38:	4798      	blx	r3
	board_init();
   80b3a:	4b17      	ldr	r3, [pc, #92]	; (80b98 <misc_init+0x64>)
   80b3c:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80b3e:	200b      	movs	r0, #11
   80b40:	4c16      	ldr	r4, [pc, #88]	; (80b9c <misc_init+0x68>)
   80b42:	47a0      	blx	r4
   80b44:	200c      	movs	r0, #12
   80b46:	47a0      	blx	r4
   80b48:	200d      	movs	r0, #13
   80b4a:	47a0      	blx	r4
   80b4c:	200e      	movs	r0, #14
   80b4e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80b50:	4b13      	ldr	r3, [pc, #76]	; (80ba0 <misc_init+0x6c>)
   80b52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80b56:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b58:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b5c:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b66:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80b6a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b70:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80b74:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b7a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   80b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80b82:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b84:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b88:	2204      	movs	r2, #4
   80b8a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b8c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//ioport_set_pin_level(pin13, LOW); 
	//ioport_set_pin_level(pin12, LOW);
	/* ------------------------------------------------------------------------- */
	
	return 0;
}
   80b90:	2000      	movs	r0, #0
   80b92:	bd10      	pop	{r4, pc}
   80b94:	00080f05 	.word	0x00080f05
   80b98:	00080f69 	.word	0x00080f69
   80b9c:	0008141d 	.word	0x0008141d
   80ba0:	400e1000 	.word	0x400e1000

00080ba4 <console_init>:
* -------------------
* Enables feedback through the USB-cable back to terminal within Atmel Studio.
* Note that the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h
*/
int console_init(void)
{
   80ba4:	b530      	push	{r4, r5, lr}
   80ba6:	b085      	sub	sp, #20
   80ba8:	2008      	movs	r0, #8
   80baa:	4d15      	ldr	r5, [pc, #84]	; (80c00 <console_init+0x5c>)
   80bac:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80bae:	4c15      	ldr	r4, [pc, #84]	; (80c04 <console_init+0x60>)
   80bb0:	4b15      	ldr	r3, [pc, #84]	; (80c08 <console_init+0x64>)
   80bb2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80bb4:	4a15      	ldr	r2, [pc, #84]	; (80c0c <console_init+0x68>)
   80bb6:	4b16      	ldr	r3, [pc, #88]	; (80c10 <console_init+0x6c>)
   80bb8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80bba:	4a16      	ldr	r2, [pc, #88]	; (80c14 <console_init+0x70>)
   80bbc:	4b16      	ldr	r3, [pc, #88]	; (80c18 <console_init+0x74>)
   80bbe:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80bc0:	4b16      	ldr	r3, [pc, #88]	; (80c1c <console_init+0x78>)
   80bc2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80bc4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80bc8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80bca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80bce:	9303      	str	r3, [sp, #12]
   80bd0:	2008      	movs	r0, #8
   80bd2:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80bd4:	a901      	add	r1, sp, #4
   80bd6:	4620      	mov	r0, r4
   80bd8:	4b11      	ldr	r3, [pc, #68]	; (80c20 <console_init+0x7c>)
   80bda:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80bdc:	4d11      	ldr	r5, [pc, #68]	; (80c24 <console_init+0x80>)
   80bde:	682b      	ldr	r3, [r5, #0]
   80be0:	2100      	movs	r1, #0
   80be2:	6898      	ldr	r0, [r3, #8]
   80be4:	4c10      	ldr	r4, [pc, #64]	; (80c28 <console_init+0x84>)
   80be6:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80be8:	682b      	ldr	r3, [r5, #0]
   80bea:	2100      	movs	r1, #0
   80bec:	6858      	ldr	r0, [r3, #4]
   80bee:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80bf0:	480e      	ldr	r0, [pc, #56]	; (80c2c <console_init+0x88>)
   80bf2:	4c0f      	ldr	r4, [pc, #60]	; (80c30 <console_init+0x8c>)
   80bf4:	47a0      	blx	r4
	printf("=============\n");
   80bf6:	480f      	ldr	r0, [pc, #60]	; (80c34 <console_init+0x90>)
   80bf8:	47a0      	blx	r4
	return 0;
}
   80bfa:	2000      	movs	r0, #0
   80bfc:	b005      	add	sp, #20
   80bfe:	bd30      	pop	{r4, r5, pc}
   80c00:	0008141d 	.word	0x0008141d
   80c04:	400e0800 	.word	0x400e0800
   80c08:	20070ca8 	.word	0x20070ca8
   80c0c:	00080a99 	.word	0x00080a99
   80c10:	20070ca4 	.word	0x20070ca4
   80c14:	000809ed 	.word	0x000809ed
   80c18:	20070ca0 	.word	0x20070ca0
   80c1c:	0501bd00 	.word	0x0501bd00
   80c20:	00080969 	.word	0x00080969
   80c24:	20070134 	.word	0x20070134
   80c28:	00081da5 	.word	0x00081da5
   80c2c:	00084b9c 	.word	0x00084b9c
   80c30:	00081bf5 	.word	0x00081bf5
   80c34:	00084bac 	.word	0x00084bac

00080c38 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80c38:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80c3a:	685a      	ldr	r2, [r3, #4]
   80c3c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80c3e:	6842      	ldr	r2, [r0, #4]
   80c40:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80c42:	685a      	ldr	r2, [r3, #4]
   80c44:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80c46:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80c48:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80c4a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80c4c:	6803      	ldr	r3, [r0, #0]
   80c4e:	3301      	adds	r3, #1
   80c50:	6003      	str	r3, [r0, #0]
   80c52:	4770      	bx	lr

00080c54 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80c54:	6843      	ldr	r3, [r0, #4]
   80c56:	6882      	ldr	r2, [r0, #8]
   80c58:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80c5a:	6883      	ldr	r3, [r0, #8]
   80c5c:	6842      	ldr	r2, [r0, #4]
   80c5e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80c60:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80c62:	685a      	ldr	r2, [r3, #4]
   80c64:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80c66:	bf04      	itt	eq
   80c68:	6882      	ldreq	r2, [r0, #8]
   80c6a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80c6c:	2200      	movs	r2, #0
   80c6e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80c70:	681a      	ldr	r2, [r3, #0]
   80c72:	3a01      	subs	r2, #1
   80c74:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80c76:	6818      	ldr	r0, [r3, #0]
}
   80c78:	4770      	bx	lr
	...

00080c7c <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80c7c:	4b06      	ldr	r3, [pc, #24]	; (80c98 <pxCurrentTCBConst2>)
   80c7e:	6819      	ldr	r1, [r3, #0]
   80c80:	6808      	ldr	r0, [r1, #0]
   80c82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c86:	f380 8809 	msr	PSP, r0
   80c8a:	f04f 0000 	mov.w	r0, #0
   80c8e:	f380 8811 	msr	BASEPRI, r0
   80c92:	f04e 0e0d 	orr.w	lr, lr, #13
   80c96:	4770      	bx	lr

00080c98 <pxCurrentTCBConst2>:
   80c98:	20070b00 	.word	0x20070b00

00080c9c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80c9c:	f3ef 8011 	mrs	r0, BASEPRI
   80ca0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80ca4:	f381 8811 	msr	BASEPRI, r1
   80ca8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80caa:	2000      	movs	r0, #0

00080cac <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80cac:	f380 8811 	msr	BASEPRI, r0
   80cb0:	4770      	bx	lr
	...

00080cb4 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80cb4:	f3ef 8009 	mrs	r0, PSP
   80cb8:	4b0c      	ldr	r3, [pc, #48]	; (80cec <pxCurrentTCBConst>)
   80cba:	681a      	ldr	r2, [r3, #0]
   80cbc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80cc0:	6010      	str	r0, [r2, #0]
   80cc2:	e92d 4008 	stmdb	sp!, {r3, lr}
   80cc6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80cca:	f380 8811 	msr	BASEPRI, r0
   80cce:	f000 f8c9 	bl	80e64 <vTaskSwitchContext>
   80cd2:	f04f 0000 	mov.w	r0, #0
   80cd6:	f380 8811 	msr	BASEPRI, r0
   80cda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80cde:	6819      	ldr	r1, [r3, #0]
   80ce0:	6808      	ldr	r0, [r1, #0]
   80ce2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ce6:	f380 8809 	msr	PSP, r0
   80cea:	4770      	bx	lr

00080cec <pxCurrentTCBConst>:
   80cec:	20070b00 	.word	0x20070b00

00080cf0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80cf0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80cf6:	4b05      	ldr	r3, [pc, #20]	; (80d0c <SysTick_Handler+0x1c>)
   80cf8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80cfa:	4b05      	ldr	r3, [pc, #20]	; (80d10 <SysTick_Handler+0x20>)
   80cfc:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80cfe:	4b05      	ldr	r3, [pc, #20]	; (80d14 <SysTick_Handler+0x24>)
   80d00:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80d02:	2000      	movs	r0, #0
   80d04:	4b04      	ldr	r3, [pc, #16]	; (80d18 <SysTick_Handler+0x28>)
   80d06:	4798      	blx	r3
   80d08:	bd08      	pop	{r3, pc}
   80d0a:	bf00      	nop
   80d0c:	e000ed04 	.word	0xe000ed04
   80d10:	00080c9d 	.word	0x00080c9d
   80d14:	00080d3d 	.word	0x00080d3d
   80d18:	00080cad 	.word	0x00080cad

00080d1c <xTaskGetTickCountFromISR>:
	return xTicks;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
   80d1c:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80d1e:	4b04      	ldr	r3, [pc, #16]	; (80d30 <xTaskGetTickCountFromISR+0x14>)
   80d20:	4798      	blx	r3
	xReturn = xTickCount;
   80d22:	4b04      	ldr	r3, [pc, #16]	; (80d34 <xTaskGetTickCountFromISR+0x18>)
   80d24:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80d26:	4b04      	ldr	r3, [pc, #16]	; (80d38 <xTaskGetTickCountFromISR+0x1c>)
   80d28:	4798      	blx	r3

	return xReturn;
}
   80d2a:	4620      	mov	r0, r4
   80d2c:	bd10      	pop	{r4, pc}
   80d2e:	bf00      	nop
   80d30:	00080c9d 	.word	0x00080c9d
   80d34:	20070b84 	.word	0x20070b84
   80d38:	00080cad 	.word	0x00080cad

00080d3c <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80d3c:	4b3d      	ldr	r3, [pc, #244]	; (80e34 <vTaskIncrementTick+0xf8>)
   80d3e:	681b      	ldr	r3, [r3, #0]
   80d40:	2b00      	cmp	r3, #0
   80d42:	d16f      	bne.n	80e24 <vTaskIncrementTick+0xe8>
{
   80d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80d48:	4b3b      	ldr	r3, [pc, #236]	; (80e38 <vTaskIncrementTick+0xfc>)
   80d4a:	681a      	ldr	r2, [r3, #0]
   80d4c:	3201      	adds	r2, #1
   80d4e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80d50:	681b      	ldr	r3, [r3, #0]
   80d52:	b9ab      	cbnz	r3, 80d80 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80d54:	4b39      	ldr	r3, [pc, #228]	; (80e3c <vTaskIncrementTick+0x100>)
   80d56:	681b      	ldr	r3, [r3, #0]
   80d58:	681b      	ldr	r3, [r3, #0]
   80d5a:	2b00      	cmp	r3, #0
   80d5c:	d128      	bne.n	80db0 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80d5e:	4b37      	ldr	r3, [pc, #220]	; (80e3c <vTaskIncrementTick+0x100>)
   80d60:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80d62:	4a37      	ldr	r2, [pc, #220]	; (80e40 <vTaskIncrementTick+0x104>)
   80d64:	6810      	ldr	r0, [r2, #0]
   80d66:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80d68:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80d6a:	4936      	ldr	r1, [pc, #216]	; (80e44 <vTaskIncrementTick+0x108>)
   80d6c:	680a      	ldr	r2, [r1, #0]
   80d6e:	3201      	adds	r2, #1
   80d70:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80d72:	681b      	ldr	r3, [r3, #0]
   80d74:	681b      	ldr	r3, [r3, #0]
   80d76:	b9fb      	cbnz	r3, 80db8 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80d78:	f04f 32ff 	mov.w	r2, #4294967295
   80d7c:	4b32      	ldr	r3, [pc, #200]	; (80e48 <vTaskIncrementTick+0x10c>)
   80d7e:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80d80:	4b2d      	ldr	r3, [pc, #180]	; (80e38 <vTaskIncrementTick+0xfc>)
   80d82:	681a      	ldr	r2, [r3, #0]
   80d84:	4b30      	ldr	r3, [pc, #192]	; (80e48 <vTaskIncrementTick+0x10c>)
   80d86:	681b      	ldr	r3, [r3, #0]
   80d88:	429a      	cmp	r2, r3
   80d8a:	d350      	bcc.n	80e2e <vTaskIncrementTick+0xf2>
   80d8c:	4b2b      	ldr	r3, [pc, #172]	; (80e3c <vTaskIncrementTick+0x100>)
   80d8e:	681b      	ldr	r3, [r3, #0]
   80d90:	681b      	ldr	r3, [r3, #0]
   80d92:	b1cb      	cbz	r3, 80dc8 <vTaskIncrementTick+0x8c>
   80d94:	4b29      	ldr	r3, [pc, #164]	; (80e3c <vTaskIncrementTick+0x100>)
   80d96:	681b      	ldr	r3, [r3, #0]
   80d98:	68db      	ldr	r3, [r3, #12]
   80d9a:	68dc      	ldr	r4, [r3, #12]
   80d9c:	6863      	ldr	r3, [r4, #4]
   80d9e:	4a26      	ldr	r2, [pc, #152]	; (80e38 <vTaskIncrementTick+0xfc>)
   80da0:	6812      	ldr	r2, [r2, #0]
   80da2:	4293      	cmp	r3, r2
   80da4:	d816      	bhi.n	80dd4 <vTaskIncrementTick+0x98>
   80da6:	4e29      	ldr	r6, [pc, #164]	; (80e4c <vTaskIncrementTick+0x110>)
   80da8:	4f29      	ldr	r7, [pc, #164]	; (80e50 <vTaskIncrementTick+0x114>)
   80daa:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80e60 <vTaskIncrementTick+0x124>
   80dae:	e02f      	b.n	80e10 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80db0:	4b28      	ldr	r3, [pc, #160]	; (80e54 <vTaskIncrementTick+0x118>)
   80db2:	4798      	blx	r3
   80db4:	bf00      	nop
   80db6:	e7fd      	b.n	80db4 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80db8:	4b20      	ldr	r3, [pc, #128]	; (80e3c <vTaskIncrementTick+0x100>)
   80dba:	681b      	ldr	r3, [r3, #0]
   80dbc:	68db      	ldr	r3, [r3, #12]
   80dbe:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80dc0:	685a      	ldr	r2, [r3, #4]
   80dc2:	4b21      	ldr	r3, [pc, #132]	; (80e48 <vTaskIncrementTick+0x10c>)
   80dc4:	601a      	str	r2, [r3, #0]
   80dc6:	e7db      	b.n	80d80 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80dc8:	f04f 32ff 	mov.w	r2, #4294967295
   80dcc:	4b1e      	ldr	r3, [pc, #120]	; (80e48 <vTaskIncrementTick+0x10c>)
   80dce:	601a      	str	r2, [r3, #0]
   80dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dd4:	4a1c      	ldr	r2, [pc, #112]	; (80e48 <vTaskIncrementTick+0x10c>)
   80dd6:	6013      	str	r3, [r2, #0]
   80dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ddc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80dde:	683b      	ldr	r3, [r7, #0]
   80de0:	4298      	cmp	r0, r3
   80de2:	bf88      	it	hi
   80de4:	6038      	strhi	r0, [r7, #0]
   80de6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80dea:	4629      	mov	r1, r5
   80dec:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80df0:	4b19      	ldr	r3, [pc, #100]	; (80e58 <vTaskIncrementTick+0x11c>)
   80df2:	4798      	blx	r3
   80df4:	4b11      	ldr	r3, [pc, #68]	; (80e3c <vTaskIncrementTick+0x100>)
   80df6:	681b      	ldr	r3, [r3, #0]
   80df8:	681b      	ldr	r3, [r3, #0]
   80dfa:	2b00      	cmp	r3, #0
   80dfc:	d0e4      	beq.n	80dc8 <vTaskIncrementTick+0x8c>
   80dfe:	4b0f      	ldr	r3, [pc, #60]	; (80e3c <vTaskIncrementTick+0x100>)
   80e00:	681b      	ldr	r3, [r3, #0]
   80e02:	68db      	ldr	r3, [r3, #12]
   80e04:	68dc      	ldr	r4, [r3, #12]
   80e06:	6863      	ldr	r3, [r4, #4]
   80e08:	4a0b      	ldr	r2, [pc, #44]	; (80e38 <vTaskIncrementTick+0xfc>)
   80e0a:	6812      	ldr	r2, [r2, #0]
   80e0c:	4293      	cmp	r3, r2
   80e0e:	d8e1      	bhi.n	80dd4 <vTaskIncrementTick+0x98>
   80e10:	1d25      	adds	r5, r4, #4
   80e12:	4628      	mov	r0, r5
   80e14:	47b0      	blx	r6
   80e16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80e18:	2b00      	cmp	r3, #0
   80e1a:	d0df      	beq.n	80ddc <vTaskIncrementTick+0xa0>
   80e1c:	f104 0018 	add.w	r0, r4, #24
   80e20:	47b0      	blx	r6
   80e22:	e7db      	b.n	80ddc <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80e24:	4a0d      	ldr	r2, [pc, #52]	; (80e5c <vTaskIncrementTick+0x120>)
   80e26:	6813      	ldr	r3, [r2, #0]
   80e28:	3301      	adds	r3, #1
   80e2a:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80e2c:	4770      	bx	lr
   80e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e32:	bf00      	nop
   80e34:	20070b74 	.word	0x20070b74
   80e38:	20070b84 	.word	0x20070b84
   80e3c:	20070b04 	.word	0x20070b04
   80e40:	20070b08 	.word	0x20070b08
   80e44:	20070b80 	.word	0x20070b80
   80e48:	2007012c 	.word	0x2007012c
   80e4c:	00080c55 	.word	0x00080c55
   80e50:	20070b78 	.word	0x20070b78
   80e54:	00080c9d 	.word	0x00080c9d
   80e58:	00080c39 	.word	0x00080c39
   80e5c:	20070b70 	.word	0x20070b70
   80e60:	20070b0c 	.word	0x20070b0c

00080e64 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80e64:	4b21      	ldr	r3, [pc, #132]	; (80eec <vTaskSwitchContext+0x88>)
   80e66:	681b      	ldr	r3, [r3, #0]
   80e68:	b9eb      	cbnz	r3, 80ea6 <vTaskSwitchContext+0x42>
{
   80e6a:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80e6c:	4b20      	ldr	r3, [pc, #128]	; (80ef0 <vTaskSwitchContext+0x8c>)
   80e6e:	681b      	ldr	r3, [r3, #0]
   80e70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e74:	009b      	lsls	r3, r3, #2
   80e76:	4a1f      	ldr	r2, [pc, #124]	; (80ef4 <vTaskSwitchContext+0x90>)
   80e78:	58d3      	ldr	r3, [r2, r3]
   80e7a:	b9c3      	cbnz	r3, 80eae <vTaskSwitchContext+0x4a>
   80e7c:	4b1c      	ldr	r3, [pc, #112]	; (80ef0 <vTaskSwitchContext+0x8c>)
   80e7e:	681b      	ldr	r3, [r3, #0]
   80e80:	b16b      	cbz	r3, 80e9e <vTaskSwitchContext+0x3a>
   80e82:	4a1b      	ldr	r2, [pc, #108]	; (80ef0 <vTaskSwitchContext+0x8c>)
   80e84:	491b      	ldr	r1, [pc, #108]	; (80ef4 <vTaskSwitchContext+0x90>)
   80e86:	6813      	ldr	r3, [r2, #0]
   80e88:	3b01      	subs	r3, #1
   80e8a:	6013      	str	r3, [r2, #0]
   80e8c:	6813      	ldr	r3, [r2, #0]
   80e8e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80e96:	b953      	cbnz	r3, 80eae <vTaskSwitchContext+0x4a>
   80e98:	6813      	ldr	r3, [r2, #0]
   80e9a:	2b00      	cmp	r3, #0
   80e9c:	d1f3      	bne.n	80e86 <vTaskSwitchContext+0x22>
   80e9e:	4b16      	ldr	r3, [pc, #88]	; (80ef8 <vTaskSwitchContext+0x94>)
   80ea0:	4798      	blx	r3
   80ea2:	bf00      	nop
   80ea4:	e7fd      	b.n	80ea2 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80ea6:	2201      	movs	r2, #1
   80ea8:	4b14      	ldr	r3, [pc, #80]	; (80efc <vTaskSwitchContext+0x98>)
   80eaa:	601a      	str	r2, [r3, #0]
   80eac:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80eae:	4b10      	ldr	r3, [pc, #64]	; (80ef0 <vTaskSwitchContext+0x8c>)
   80eb0:	681b      	ldr	r3, [r3, #0]
   80eb2:	4a10      	ldr	r2, [pc, #64]	; (80ef4 <vTaskSwitchContext+0x90>)
   80eb4:	0099      	lsls	r1, r3, #2
   80eb6:	18c8      	adds	r0, r1, r3
   80eb8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80ebc:	6844      	ldr	r4, [r0, #4]
   80ebe:	6864      	ldr	r4, [r4, #4]
   80ec0:	6044      	str	r4, [r0, #4]
   80ec2:	4419      	add	r1, r3
   80ec4:	4602      	mov	r2, r0
   80ec6:	3208      	adds	r2, #8
   80ec8:	4294      	cmp	r4, r2
   80eca:	d009      	beq.n	80ee0 <vTaskSwitchContext+0x7c>
   80ecc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80ed0:	4a08      	ldr	r2, [pc, #32]	; (80ef4 <vTaskSwitchContext+0x90>)
   80ed2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ed6:	685b      	ldr	r3, [r3, #4]
   80ed8:	68da      	ldr	r2, [r3, #12]
   80eda:	4b09      	ldr	r3, [pc, #36]	; (80f00 <vTaskSwitchContext+0x9c>)
   80edc:	601a      	str	r2, [r3, #0]
   80ede:	bd10      	pop	{r4, pc}
   80ee0:	6860      	ldr	r0, [r4, #4]
   80ee2:	4a04      	ldr	r2, [pc, #16]	; (80ef4 <vTaskSwitchContext+0x90>)
   80ee4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80ee8:	6050      	str	r0, [r2, #4]
   80eea:	e7ef      	b.n	80ecc <vTaskSwitchContext+0x68>
   80eec:	20070b74 	.word	0x20070b74
   80ef0:	20070b78 	.word	0x20070b78
   80ef4:	20070b0c 	.word	0x20070b0c
   80ef8:	00080c9d 	.word	0x00080c9d
   80efc:	20070b7c 	.word	0x20070b7c
   80f00:	20070b00 	.word	0x20070b00

00080f04 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80f04:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80f06:	480e      	ldr	r0, [pc, #56]	; (80f40 <sysclk_init+0x3c>)
   80f08:	4b0e      	ldr	r3, [pc, #56]	; (80f44 <sysclk_init+0x40>)
   80f0a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80f0c:	213e      	movs	r1, #62	; 0x3e
   80f0e:	2000      	movs	r0, #0
   80f10:	4b0d      	ldr	r3, [pc, #52]	; (80f48 <sysclk_init+0x44>)
   80f12:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80f14:	4c0d      	ldr	r4, [pc, #52]	; (80f4c <sysclk_init+0x48>)
   80f16:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80f18:	2800      	cmp	r0, #0
   80f1a:	d0fc      	beq.n	80f16 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80f1c:	4b0c      	ldr	r3, [pc, #48]	; (80f50 <sysclk_init+0x4c>)
   80f1e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80f20:	4a0c      	ldr	r2, [pc, #48]	; (80f54 <sysclk_init+0x50>)
   80f22:	4b0d      	ldr	r3, [pc, #52]	; (80f58 <sysclk_init+0x54>)
   80f24:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80f26:	4c0d      	ldr	r4, [pc, #52]	; (80f5c <sysclk_init+0x58>)
   80f28:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80f2a:	2800      	cmp	r0, #0
   80f2c:	d0fc      	beq.n	80f28 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80f2e:	2010      	movs	r0, #16
   80f30:	4b0b      	ldr	r3, [pc, #44]	; (80f60 <sysclk_init+0x5c>)
   80f32:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80f34:	4b0b      	ldr	r3, [pc, #44]	; (80f64 <sysclk_init+0x60>)
   80f36:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80f38:	4801      	ldr	r0, [pc, #4]	; (80f40 <sysclk_init+0x3c>)
   80f3a:	4b02      	ldr	r3, [pc, #8]	; (80f44 <sysclk_init+0x40>)
   80f3c:	4798      	blx	r3
   80f3e:	bd10      	pop	{r4, pc}
   80f40:	0501bd00 	.word	0x0501bd00
   80f44:	200700a5 	.word	0x200700a5
   80f48:	00081399 	.word	0x00081399
   80f4c:	000813ed 	.word	0x000813ed
   80f50:	000813fd 	.word	0x000813fd
   80f54:	200d3f01 	.word	0x200d3f01
   80f58:	400e0600 	.word	0x400e0600
   80f5c:	0008140d 	.word	0x0008140d
   80f60:	00081335 	.word	0x00081335
   80f64:	0008150d 	.word	0x0008150d

00080f68 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80f68:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80f6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80f6e:	4b16      	ldr	r3, [pc, #88]	; (80fc8 <board_init+0x60>)
   80f70:	605a      	str	r2, [r3, #4]
   80f72:	200b      	movs	r0, #11
   80f74:	4c15      	ldr	r4, [pc, #84]	; (80fcc <board_init+0x64>)
   80f76:	47a0      	blx	r4
   80f78:	200c      	movs	r0, #12
   80f7a:	47a0      	blx	r4
   80f7c:	200d      	movs	r0, #13
   80f7e:	47a0      	blx	r4
   80f80:	200e      	movs	r0, #14
   80f82:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80f84:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f88:	203b      	movs	r0, #59	; 0x3b
   80f8a:	4c11      	ldr	r4, [pc, #68]	; (80fd0 <board_init+0x68>)
   80f8c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80f8e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f92:	2055      	movs	r0, #85	; 0x55
   80f94:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80f96:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f9a:	2056      	movs	r0, #86	; 0x56
   80f9c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80f9e:	490d      	ldr	r1, [pc, #52]	; (80fd4 <board_init+0x6c>)
   80fa0:	2068      	movs	r0, #104	; 0x68
   80fa2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80fa4:	490c      	ldr	r1, [pc, #48]	; (80fd8 <board_init+0x70>)
   80fa6:	205c      	movs	r0, #92	; 0x5c
   80fa8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80faa:	4a0c      	ldr	r2, [pc, #48]	; (80fdc <board_init+0x74>)
   80fac:	f44f 7140 	mov.w	r1, #768	; 0x300
   80fb0:	480b      	ldr	r0, [pc, #44]	; (80fe0 <board_init+0x78>)
   80fb2:	4b0c      	ldr	r3, [pc, #48]	; (80fe4 <board_init+0x7c>)
   80fb4:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80fb6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80fba:	202b      	movs	r0, #43	; 0x2b
   80fbc:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80fbe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80fc2:	202a      	movs	r0, #42	; 0x2a
   80fc4:	47a0      	blx	r4
   80fc6:	bd10      	pop	{r4, pc}
   80fc8:	400e1a50 	.word	0x400e1a50
   80fcc:	0008141d 	.word	0x0008141d
   80fd0:	000810b9 	.word	0x000810b9
   80fd4:	28000079 	.word	0x28000079
   80fd8:	28000001 	.word	0x28000001
   80fdc:	08000001 	.word	0x08000001
   80fe0:	400e0e00 	.word	0x400e0e00
   80fe4:	00081189 	.word	0x00081189

00080fe8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80fe8:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80fea:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80fee:	d016      	beq.n	8101e <pio_set_peripheral+0x36>
   80ff0:	d80b      	bhi.n	8100a <pio_set_peripheral+0x22>
   80ff2:	b149      	cbz	r1, 81008 <pio_set_peripheral+0x20>
   80ff4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80ff8:	d105      	bne.n	81006 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80ffa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80ffc:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80ffe:	400b      	ands	r3, r1
   81000:	ea23 0302 	bic.w	r3, r3, r2
   81004:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81006:	6042      	str	r2, [r0, #4]
   81008:	4770      	bx	lr
	switch (ul_type) {
   8100a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8100e:	d0fb      	beq.n	81008 <pio_set_peripheral+0x20>
   81010:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81014:	d0f8      	beq.n	81008 <pio_set_peripheral+0x20>
   81016:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8101a:	d1f4      	bne.n	81006 <pio_set_peripheral+0x1e>
   8101c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   8101e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81020:	4313      	orrs	r3, r2
   81022:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81024:	e7ef      	b.n	81006 <pio_set_peripheral+0x1e>

00081026 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81026:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81028:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8102c:	bf14      	ite	ne
   8102e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81030:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81032:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81036:	bf14      	ite	ne
   81038:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   8103a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   8103c:	f012 0f02 	tst.w	r2, #2
   81040:	d107      	bne.n	81052 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   81042:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81046:	bf18      	it	ne
   81048:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   8104c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8104e:	6001      	str	r1, [r0, #0]
   81050:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   81052:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81056:	e7f9      	b.n	8104c <pio_set_input+0x26>

00081058 <pio_set_output>:
{
   81058:	b410      	push	{r4}
   8105a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   8105c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8105e:	b944      	cbnz	r4, 81072 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81060:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   81062:	b143      	cbz	r3, 81076 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   81064:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   81066:	b942      	cbnz	r2, 8107a <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   81068:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   8106a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8106c:	6001      	str	r1, [r0, #0]
}
   8106e:	bc10      	pop	{r4}
   81070:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   81072:	6641      	str	r1, [r0, #100]	; 0x64
   81074:	e7f5      	b.n	81062 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   81076:	6541      	str	r1, [r0, #84]	; 0x54
   81078:	e7f5      	b.n	81066 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   8107a:	6301      	str	r1, [r0, #48]	; 0x30
   8107c:	e7f5      	b.n	8106a <pio_set_output+0x12>

0008107e <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   8107e:	f012 0f10 	tst.w	r2, #16
   81082:	d010      	beq.n	810a6 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   81084:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   81088:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   8108c:	bf14      	ite	ne
   8108e:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   81092:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   81096:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   8109a:	bf14      	ite	ne
   8109c:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   810a0:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   810a4:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   810a6:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   810aa:	4770      	bx	lr

000810ac <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   810ac:	6401      	str	r1, [r0, #64]	; 0x40
   810ae:	4770      	bx	lr

000810b0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   810b0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   810b2:	4770      	bx	lr

000810b4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   810b4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   810b6:	4770      	bx	lr

000810b8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   810b8:	b570      	push	{r4, r5, r6, lr}
   810ba:	b082      	sub	sp, #8
   810bc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   810be:	0943      	lsrs	r3, r0, #5
   810c0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   810c4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   810c8:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   810ca:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   810ce:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   810d2:	d031      	beq.n	81138 <pio_configure_pin+0x80>
   810d4:	d816      	bhi.n	81104 <pio_configure_pin+0x4c>
   810d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   810da:	d01b      	beq.n	81114 <pio_configure_pin+0x5c>
   810dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   810e0:	d116      	bne.n	81110 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   810e2:	f000 001f 	and.w	r0, r0, #31
   810e6:	2601      	movs	r6, #1
   810e8:	4086      	lsls	r6, r0
   810ea:	4632      	mov	r2, r6
   810ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   810f0:	4620      	mov	r0, r4
   810f2:	4b22      	ldr	r3, [pc, #136]	; (8117c <pio_configure_pin+0xc4>)
   810f4:	4798      	blx	r3
	if (ul_pull_up_enable) {
   810f6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   810fa:	bf14      	ite	ne
   810fc:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810fe:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81100:	2001      	movs	r0, #1
   81102:	e017      	b.n	81134 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   81104:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81108:	d021      	beq.n	8114e <pio_configure_pin+0x96>
   8110a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8110e:	d01e      	beq.n	8114e <pio_configure_pin+0x96>
		return 0;
   81110:	2000      	movs	r0, #0
   81112:	e00f      	b.n	81134 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81114:	f000 001f 	and.w	r0, r0, #31
   81118:	2601      	movs	r6, #1
   8111a:	4086      	lsls	r6, r0
   8111c:	4632      	mov	r2, r6
   8111e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81122:	4620      	mov	r0, r4
   81124:	4b15      	ldr	r3, [pc, #84]	; (8117c <pio_configure_pin+0xc4>)
   81126:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81128:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8112c:	bf14      	ite	ne
   8112e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81130:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81132:	2001      	movs	r0, #1
}
   81134:	b002      	add	sp, #8
   81136:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81138:	f000 011f 	and.w	r1, r0, #31
   8113c:	2601      	movs	r6, #1
   8113e:	462a      	mov	r2, r5
   81140:	fa06 f101 	lsl.w	r1, r6, r1
   81144:	4620      	mov	r0, r4
   81146:	4b0e      	ldr	r3, [pc, #56]	; (81180 <pio_configure_pin+0xc8>)
   81148:	4798      	blx	r3
	return 1;
   8114a:	4630      	mov	r0, r6
		break;
   8114c:	e7f2      	b.n	81134 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8114e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81152:	f000 011f 	and.w	r1, r0, #31
   81156:	2601      	movs	r6, #1
   81158:	ea05 0306 	and.w	r3, r5, r6
   8115c:	9300      	str	r3, [sp, #0]
   8115e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81162:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81166:	bf14      	ite	ne
   81168:	2200      	movne	r2, #0
   8116a:	2201      	moveq	r2, #1
   8116c:	fa06 f101 	lsl.w	r1, r6, r1
   81170:	4620      	mov	r0, r4
   81172:	4c04      	ldr	r4, [pc, #16]	; (81184 <pio_configure_pin+0xcc>)
   81174:	47a0      	blx	r4
	return 1;
   81176:	4630      	mov	r0, r6
		break;
   81178:	e7dc      	b.n	81134 <pio_configure_pin+0x7c>
   8117a:	bf00      	nop
   8117c:	00080fe9 	.word	0x00080fe9
   81180:	00081027 	.word	0x00081027
   81184:	00081059 	.word	0x00081059

00081188 <pio_configure_pin_group>:
{
   81188:	b570      	push	{r4, r5, r6, lr}
   8118a:	b082      	sub	sp, #8
   8118c:	4605      	mov	r5, r0
   8118e:	460e      	mov	r6, r1
   81190:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   81192:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   81196:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8119a:	d027      	beq.n	811ec <pio_configure_pin_group+0x64>
   8119c:	d811      	bhi.n	811c2 <pio_configure_pin_group+0x3a>
   8119e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   811a2:	d016      	beq.n	811d2 <pio_configure_pin_group+0x4a>
   811a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   811a8:	d111      	bne.n	811ce <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   811aa:	460a      	mov	r2, r1
   811ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   811b0:	4b19      	ldr	r3, [pc, #100]	; (81218 <pio_configure_pin_group+0x90>)
   811b2:	4798      	blx	r3
	if (ul_pull_up_enable) {
   811b4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   811b8:	bf14      	ite	ne
   811ba:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   811bc:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   811be:	2001      	movs	r0, #1
   811c0:	e012      	b.n	811e8 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   811c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   811c6:	d015      	beq.n	811f4 <pio_configure_pin_group+0x6c>
   811c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   811cc:	d012      	beq.n	811f4 <pio_configure_pin_group+0x6c>
		return 0;
   811ce:	2000      	movs	r0, #0
   811d0:	e00a      	b.n	811e8 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   811d2:	460a      	mov	r2, r1
   811d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811d8:	4b0f      	ldr	r3, [pc, #60]	; (81218 <pio_configure_pin_group+0x90>)
   811da:	4798      	blx	r3
	if (ul_pull_up_enable) {
   811dc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   811e0:	bf14      	ite	ne
   811e2:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   811e4:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   811e6:	2001      	movs	r0, #1
}
   811e8:	b002      	add	sp, #8
   811ea:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   811ec:	4b0b      	ldr	r3, [pc, #44]	; (8121c <pio_configure_pin_group+0x94>)
   811ee:	4798      	blx	r3
	return 1;
   811f0:	2001      	movs	r0, #1
		break;
   811f2:	e7f9      	b.n	811e8 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   811f4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   811f8:	f004 0301 	and.w	r3, r4, #1
   811fc:	9300      	str	r3, [sp, #0]
   811fe:	f3c4 0380 	ubfx	r3, r4, #2, #1
   81202:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81206:	bf14      	ite	ne
   81208:	2200      	movne	r2, #0
   8120a:	2201      	moveq	r2, #1
   8120c:	4631      	mov	r1, r6
   8120e:	4628      	mov	r0, r5
   81210:	4c03      	ldr	r4, [pc, #12]	; (81220 <pio_configure_pin_group+0x98>)
   81212:	47a0      	blx	r4
	return 1;
   81214:	2001      	movs	r0, #1
		break;
   81216:	e7e7      	b.n	811e8 <pio_configure_pin_group+0x60>
   81218:	00080fe9 	.word	0x00080fe9
   8121c:	00081027 	.word	0x00081027
   81220:	00081059 	.word	0x00081059

00081224 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81228:	4604      	mov	r4, r0
   8122a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8122c:	4b0e      	ldr	r3, [pc, #56]	; (81268 <pio_handler_process+0x44>)
   8122e:	4798      	blx	r3
   81230:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81232:	4620      	mov	r0, r4
   81234:	4b0d      	ldr	r3, [pc, #52]	; (8126c <pio_handler_process+0x48>)
   81236:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81238:	4005      	ands	r5, r0
   8123a:	d013      	beq.n	81264 <pio_handler_process+0x40>
   8123c:	4c0c      	ldr	r4, [pc, #48]	; (81270 <pio_handler_process+0x4c>)
   8123e:	f104 0660 	add.w	r6, r4, #96	; 0x60
   81242:	e003      	b.n	8124c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81244:	42b4      	cmp	r4, r6
   81246:	d00d      	beq.n	81264 <pio_handler_process+0x40>
   81248:	3410      	adds	r4, #16
		while (status != 0) {
   8124a:	b15d      	cbz	r5, 81264 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   8124c:	6820      	ldr	r0, [r4, #0]
   8124e:	4540      	cmp	r0, r8
   81250:	d1f8      	bne.n	81244 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81252:	6861      	ldr	r1, [r4, #4]
   81254:	4229      	tst	r1, r5
   81256:	d0f5      	beq.n	81244 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81258:	68e3      	ldr	r3, [r4, #12]
   8125a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   8125c:	6863      	ldr	r3, [r4, #4]
   8125e:	ea25 0503 	bic.w	r5, r5, r3
   81262:	e7ef      	b.n	81244 <pio_handler_process+0x20>
   81264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81268:	000810b1 	.word	0x000810b1
   8126c:	000810b5 	.word	0x000810b5
   81270:	20070b88 	.word	0x20070b88

00081274 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   81274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   81276:	4c18      	ldr	r4, [pc, #96]	; (812d8 <pio_handler_set+0x64>)
   81278:	6826      	ldr	r6, [r4, #0]
   8127a:	2e06      	cmp	r6, #6
   8127c:	d829      	bhi.n	812d2 <pio_handler_set+0x5e>
   8127e:	f04f 0c00 	mov.w	ip, #0
   81282:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81284:	4f15      	ldr	r7, [pc, #84]	; (812dc <pio_handler_set+0x68>)
   81286:	e004      	b.n	81292 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   81288:	3401      	adds	r4, #1
   8128a:	b2e4      	uxtb	r4, r4
   8128c:	46a4      	mov	ip, r4
   8128e:	42a6      	cmp	r6, r4
   81290:	d309      	bcc.n	812a6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   81292:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81294:	0125      	lsls	r5, r4, #4
   81296:	597d      	ldr	r5, [r7, r5]
   81298:	428d      	cmp	r5, r1
   8129a:	d1f5      	bne.n	81288 <pio_handler_set+0x14>
   8129c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   812a0:	686d      	ldr	r5, [r5, #4]
   812a2:	4295      	cmp	r5, r2
   812a4:	d1f0      	bne.n	81288 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   812a6:	4d0d      	ldr	r5, [pc, #52]	; (812dc <pio_handler_set+0x68>)
   812a8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   812ac:	eb05 040e 	add.w	r4, r5, lr
   812b0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   812b4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   812b6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   812b8:	9906      	ldr	r1, [sp, #24]
   812ba:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   812bc:	3601      	adds	r6, #1
   812be:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   812c0:	bf04      	itt	eq
   812c2:	4905      	ldreq	r1, [pc, #20]	; (812d8 <pio_handler_set+0x64>)
   812c4:	600e      	streq	r6, [r1, #0]
   812c6:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   812c8:	461a      	mov	r2, r3
   812ca:	4b05      	ldr	r3, [pc, #20]	; (812e0 <pio_handler_set+0x6c>)
   812cc:	4798      	blx	r3

	return 0;
   812ce:	2000      	movs	r0, #0
   812d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   812d2:	2001      	movs	r0, #1
}
   812d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   812d6:	bf00      	nop
   812d8:	20070bf8 	.word	0x20070bf8
   812dc:	20070b88 	.word	0x20070b88
   812e0:	0008107f 	.word	0x0008107f

000812e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   812e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   812e6:	210b      	movs	r1, #11
   812e8:	4801      	ldr	r0, [pc, #4]	; (812f0 <PIOA_Handler+0xc>)
   812ea:	4b02      	ldr	r3, [pc, #8]	; (812f4 <PIOA_Handler+0x10>)
   812ec:	4798      	blx	r3
   812ee:	bd08      	pop	{r3, pc}
   812f0:	400e0e00 	.word	0x400e0e00
   812f4:	00081225 	.word	0x00081225

000812f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   812f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   812fa:	210c      	movs	r1, #12
   812fc:	4801      	ldr	r0, [pc, #4]	; (81304 <PIOB_Handler+0xc>)
   812fe:	4b02      	ldr	r3, [pc, #8]	; (81308 <PIOB_Handler+0x10>)
   81300:	4798      	blx	r3
   81302:	bd08      	pop	{r3, pc}
   81304:	400e1000 	.word	0x400e1000
   81308:	00081225 	.word	0x00081225

0008130c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8130c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8130e:	210d      	movs	r1, #13
   81310:	4801      	ldr	r0, [pc, #4]	; (81318 <PIOC_Handler+0xc>)
   81312:	4b02      	ldr	r3, [pc, #8]	; (8131c <PIOC_Handler+0x10>)
   81314:	4798      	blx	r3
   81316:	bd08      	pop	{r3, pc}
   81318:	400e1200 	.word	0x400e1200
   8131c:	00081225 	.word	0x00081225

00081320 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81320:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81322:	210e      	movs	r1, #14
   81324:	4801      	ldr	r0, [pc, #4]	; (8132c <PIOD_Handler+0xc>)
   81326:	4b02      	ldr	r3, [pc, #8]	; (81330 <PIOD_Handler+0x10>)
   81328:	4798      	blx	r3
   8132a:	bd08      	pop	{r3, pc}
   8132c:	400e1400 	.word	0x400e1400
   81330:	00081225 	.word	0x00081225

00081334 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81334:	4a17      	ldr	r2, [pc, #92]	; (81394 <pmc_switch_mck_to_pllack+0x60>)
   81336:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8133c:	4318      	orrs	r0, r3
   8133e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81340:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81342:	f013 0f08 	tst.w	r3, #8
   81346:	d10a      	bne.n	8135e <pmc_switch_mck_to_pllack+0x2a>
   81348:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8134c:	4911      	ldr	r1, [pc, #68]	; (81394 <pmc_switch_mck_to_pllack+0x60>)
   8134e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81350:	f012 0f08 	tst.w	r2, #8
   81354:	d103      	bne.n	8135e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81356:	3b01      	subs	r3, #1
   81358:	d1f9      	bne.n	8134e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   8135a:	2001      	movs	r0, #1
   8135c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8135e:	4a0d      	ldr	r2, [pc, #52]	; (81394 <pmc_switch_mck_to_pllack+0x60>)
   81360:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81362:	f023 0303 	bic.w	r3, r3, #3
   81366:	f043 0302 	orr.w	r3, r3, #2
   8136a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8136c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8136e:	f013 0f08 	tst.w	r3, #8
   81372:	d10a      	bne.n	8138a <pmc_switch_mck_to_pllack+0x56>
   81374:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81378:	4906      	ldr	r1, [pc, #24]	; (81394 <pmc_switch_mck_to_pllack+0x60>)
   8137a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8137c:	f012 0f08 	tst.w	r2, #8
   81380:	d105      	bne.n	8138e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81382:	3b01      	subs	r3, #1
   81384:	d1f9      	bne.n	8137a <pmc_switch_mck_to_pllack+0x46>
			return 1;
   81386:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81388:	4770      	bx	lr
	return 0;
   8138a:	2000      	movs	r0, #0
   8138c:	4770      	bx	lr
   8138e:	2000      	movs	r0, #0
   81390:	4770      	bx	lr
   81392:	bf00      	nop
   81394:	400e0600 	.word	0x400e0600

00081398 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81398:	b9c8      	cbnz	r0, 813ce <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8139a:	4a11      	ldr	r2, [pc, #68]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   8139c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8139e:	0209      	lsls	r1, r1, #8
   813a0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   813a2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   813a6:	f023 0303 	bic.w	r3, r3, #3
   813aa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   813ae:	f043 0301 	orr.w	r3, r3, #1
   813b2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   813b4:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   813b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   813b8:	f013 0f01 	tst.w	r3, #1
   813bc:	d0fb      	beq.n	813b6 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   813be:	4a08      	ldr	r2, [pc, #32]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   813c0:	6a13      	ldr	r3, [r2, #32]
   813c2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   813c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   813ca:	6213      	str	r3, [r2, #32]
   813cc:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   813ce:	4904      	ldr	r1, [pc, #16]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   813d0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   813d2:	4a04      	ldr	r2, [pc, #16]	; (813e4 <pmc_switch_mainck_to_xtal+0x4c>)
   813d4:	401a      	ands	r2, r3
   813d6:	4b04      	ldr	r3, [pc, #16]	; (813e8 <pmc_switch_mainck_to_xtal+0x50>)
   813d8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   813da:	620b      	str	r3, [r1, #32]
   813dc:	4770      	bx	lr
   813de:	bf00      	nop
   813e0:	400e0600 	.word	0x400e0600
   813e4:	fec8fffc 	.word	0xfec8fffc
   813e8:	01370002 	.word	0x01370002

000813ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   813ec:	4b02      	ldr	r3, [pc, #8]	; (813f8 <pmc_osc_is_ready_mainck+0xc>)
   813ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   813f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   813f4:	4770      	bx	lr
   813f6:	bf00      	nop
   813f8:	400e0600 	.word	0x400e0600

000813fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   813fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81400:	4b01      	ldr	r3, [pc, #4]	; (81408 <pmc_disable_pllack+0xc>)
   81402:	629a      	str	r2, [r3, #40]	; 0x28
   81404:	4770      	bx	lr
   81406:	bf00      	nop
   81408:	400e0600 	.word	0x400e0600

0008140c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8140c:	4b02      	ldr	r3, [pc, #8]	; (81418 <pmc_is_locked_pllack+0xc>)
   8140e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81410:	f000 0002 	and.w	r0, r0, #2
   81414:	4770      	bx	lr
   81416:	bf00      	nop
   81418:	400e0600 	.word	0x400e0600

0008141c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8141c:	282c      	cmp	r0, #44	; 0x2c
   8141e:	d81e      	bhi.n	8145e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81420:	281f      	cmp	r0, #31
   81422:	d80c      	bhi.n	8143e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81424:	4b11      	ldr	r3, [pc, #68]	; (8146c <pmc_enable_periph_clk+0x50>)
   81426:	699a      	ldr	r2, [r3, #24]
   81428:	2301      	movs	r3, #1
   8142a:	4083      	lsls	r3, r0
   8142c:	4393      	bics	r3, r2
   8142e:	d018      	beq.n	81462 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81430:	2301      	movs	r3, #1
   81432:	fa03 f000 	lsl.w	r0, r3, r0
   81436:	4b0d      	ldr	r3, [pc, #52]	; (8146c <pmc_enable_periph_clk+0x50>)
   81438:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8143a:	2000      	movs	r0, #0
   8143c:	4770      	bx	lr
		ul_id -= 32;
   8143e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81440:	4b0a      	ldr	r3, [pc, #40]	; (8146c <pmc_enable_periph_clk+0x50>)
   81442:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81446:	2301      	movs	r3, #1
   81448:	4083      	lsls	r3, r0
   8144a:	4393      	bics	r3, r2
   8144c:	d00b      	beq.n	81466 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8144e:	2301      	movs	r3, #1
   81450:	fa03 f000 	lsl.w	r0, r3, r0
   81454:	4b05      	ldr	r3, [pc, #20]	; (8146c <pmc_enable_periph_clk+0x50>)
   81456:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   8145a:	2000      	movs	r0, #0
   8145c:	4770      	bx	lr
		return 1;
   8145e:	2001      	movs	r0, #1
   81460:	4770      	bx	lr
	return 0;
   81462:	2000      	movs	r0, #0
   81464:	4770      	bx	lr
   81466:	2000      	movs	r0, #0
}
   81468:	4770      	bx	lr
   8146a:	bf00      	nop
   8146c:	400e0600 	.word	0x400e0600

00081470 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81470:	e7fe      	b.n	81470 <Dummy_Handler>
	...

00081474 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81474:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81476:	4b1c      	ldr	r3, [pc, #112]	; (814e8 <Reset_Handler+0x74>)
   81478:	4a1c      	ldr	r2, [pc, #112]	; (814ec <Reset_Handler+0x78>)
   8147a:	429a      	cmp	r2, r3
   8147c:	d010      	beq.n	814a0 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   8147e:	4b1c      	ldr	r3, [pc, #112]	; (814f0 <Reset_Handler+0x7c>)
   81480:	4a19      	ldr	r2, [pc, #100]	; (814e8 <Reset_Handler+0x74>)
   81482:	429a      	cmp	r2, r3
   81484:	d20c      	bcs.n	814a0 <Reset_Handler+0x2c>
   81486:	3b01      	subs	r3, #1
   81488:	1a9b      	subs	r3, r3, r2
   8148a:	f023 0303 	bic.w	r3, r3, #3
   8148e:	3304      	adds	r3, #4
   81490:	4413      	add	r3, r2
   81492:	4916      	ldr	r1, [pc, #88]	; (814ec <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   81494:	f851 0b04 	ldr.w	r0, [r1], #4
   81498:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   8149c:	429a      	cmp	r2, r3
   8149e:	d1f9      	bne.n	81494 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   814a0:	4b14      	ldr	r3, [pc, #80]	; (814f4 <Reset_Handler+0x80>)
   814a2:	4a15      	ldr	r2, [pc, #84]	; (814f8 <Reset_Handler+0x84>)
   814a4:	429a      	cmp	r2, r3
   814a6:	d20a      	bcs.n	814be <Reset_Handler+0x4a>
   814a8:	3b01      	subs	r3, #1
   814aa:	1a9b      	subs	r3, r3, r2
   814ac:	f023 0303 	bic.w	r3, r3, #3
   814b0:	3304      	adds	r3, #4
   814b2:	4413      	add	r3, r2
		*pDest++ = 0;
   814b4:	2100      	movs	r1, #0
   814b6:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   814ba:	4293      	cmp	r3, r2
   814bc:	d1fb      	bne.n	814b6 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   814be:	4b0f      	ldr	r3, [pc, #60]	; (814fc <Reset_Handler+0x88>)
   814c0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   814c4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   814c8:	490d      	ldr	r1, [pc, #52]	; (81500 <Reset_Handler+0x8c>)
   814ca:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   814cc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   814d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   814d4:	d203      	bcs.n	814de <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   814d6:	688b      	ldr	r3, [r1, #8]
   814d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   814dc:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   814de:	4b09      	ldr	r3, [pc, #36]	; (81504 <Reset_Handler+0x90>)
   814e0:	4798      	blx	r3

	/* Branch to main function */
	main();
   814e2:	4b09      	ldr	r3, [pc, #36]	; (81508 <Reset_Handler+0x94>)
   814e4:	4798      	blx	r3
   814e6:	e7fe      	b.n	814e6 <Reset_Handler+0x72>
   814e8:	20070000 	.word	0x20070000
   814ec:	00084d50 	.word	0x00084d50
   814f0:	20070ae0 	.word	0x20070ae0
   814f4:	20070cd4 	.word	0x20070cd4
   814f8:	20070ae0 	.word	0x20070ae0
   814fc:	00080000 	.word	0x00080000
   81500:	e000ed00 	.word	0xe000ed00
   81504:	00081ba5 	.word	0x00081ba5
   81508:	00081675 	.word	0x00081675

0008150c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8150c:	4b3d      	ldr	r3, [pc, #244]	; (81604 <SystemCoreClockUpdate+0xf8>)
   8150e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81510:	f003 0303 	and.w	r3, r3, #3
   81514:	2b03      	cmp	r3, #3
   81516:	d80e      	bhi.n	81536 <SystemCoreClockUpdate+0x2a>
   81518:	e8df f003 	tbb	[pc, r3]
   8151c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81520:	4b39      	ldr	r3, [pc, #228]	; (81608 <SystemCoreClockUpdate+0xfc>)
   81522:	695b      	ldr	r3, [r3, #20]
   81524:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81528:	bf14      	ite	ne
   8152a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8152e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81532:	4b36      	ldr	r3, [pc, #216]	; (8160c <SystemCoreClockUpdate+0x100>)
   81534:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81536:	4b33      	ldr	r3, [pc, #204]	; (81604 <SystemCoreClockUpdate+0xf8>)
   81538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8153a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8153e:	2b70      	cmp	r3, #112	; 0x70
   81540:	d057      	beq.n	815f2 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81542:	4b30      	ldr	r3, [pc, #192]	; (81604 <SystemCoreClockUpdate+0xf8>)
   81544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81546:	4931      	ldr	r1, [pc, #196]	; (8160c <SystemCoreClockUpdate+0x100>)
   81548:	f3c2 1202 	ubfx	r2, r2, #4, #3
   8154c:	680b      	ldr	r3, [r1, #0]
   8154e:	40d3      	lsrs	r3, r2
   81550:	600b      	str	r3, [r1, #0]
   81552:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81554:	4b2b      	ldr	r3, [pc, #172]	; (81604 <SystemCoreClockUpdate+0xf8>)
   81556:	6a1b      	ldr	r3, [r3, #32]
   81558:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8155c:	d003      	beq.n	81566 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8155e:	4a2c      	ldr	r2, [pc, #176]	; (81610 <SystemCoreClockUpdate+0x104>)
   81560:	4b2a      	ldr	r3, [pc, #168]	; (8160c <SystemCoreClockUpdate+0x100>)
   81562:	601a      	str	r2, [r3, #0]
   81564:	e7e7      	b.n	81536 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81566:	4a2b      	ldr	r2, [pc, #172]	; (81614 <SystemCoreClockUpdate+0x108>)
   81568:	4b28      	ldr	r3, [pc, #160]	; (8160c <SystemCoreClockUpdate+0x100>)
   8156a:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8156c:	4b25      	ldr	r3, [pc, #148]	; (81604 <SystemCoreClockUpdate+0xf8>)
   8156e:	6a1b      	ldr	r3, [r3, #32]
   81570:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81574:	2b10      	cmp	r3, #16
   81576:	d005      	beq.n	81584 <SystemCoreClockUpdate+0x78>
   81578:	2b20      	cmp	r3, #32
   8157a:	d1dc      	bne.n	81536 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   8157c:	4a24      	ldr	r2, [pc, #144]	; (81610 <SystemCoreClockUpdate+0x104>)
   8157e:	4b23      	ldr	r3, [pc, #140]	; (8160c <SystemCoreClockUpdate+0x100>)
   81580:	601a      	str	r2, [r3, #0]
				break;
   81582:	e7d8      	b.n	81536 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   81584:	4a24      	ldr	r2, [pc, #144]	; (81618 <SystemCoreClockUpdate+0x10c>)
   81586:	4b21      	ldr	r3, [pc, #132]	; (8160c <SystemCoreClockUpdate+0x100>)
   81588:	601a      	str	r2, [r3, #0]
				break;
   8158a:	e7d4      	b.n	81536 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8158c:	4b1d      	ldr	r3, [pc, #116]	; (81604 <SystemCoreClockUpdate+0xf8>)
   8158e:	6a1b      	ldr	r3, [r3, #32]
   81590:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81594:	d00c      	beq.n	815b0 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81596:	4a1e      	ldr	r2, [pc, #120]	; (81610 <SystemCoreClockUpdate+0x104>)
   81598:	4b1c      	ldr	r3, [pc, #112]	; (8160c <SystemCoreClockUpdate+0x100>)
   8159a:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8159c:	4b19      	ldr	r3, [pc, #100]	; (81604 <SystemCoreClockUpdate+0xf8>)
   8159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   815a0:	f003 0303 	and.w	r3, r3, #3
   815a4:	2b02      	cmp	r3, #2
   815a6:	d016      	beq.n	815d6 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   815a8:	4a1c      	ldr	r2, [pc, #112]	; (8161c <SystemCoreClockUpdate+0x110>)
   815aa:	4b18      	ldr	r3, [pc, #96]	; (8160c <SystemCoreClockUpdate+0x100>)
   815ac:	601a      	str	r2, [r3, #0]
   815ae:	e7c2      	b.n	81536 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   815b0:	4a18      	ldr	r2, [pc, #96]	; (81614 <SystemCoreClockUpdate+0x108>)
   815b2:	4b16      	ldr	r3, [pc, #88]	; (8160c <SystemCoreClockUpdate+0x100>)
   815b4:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   815b6:	4b13      	ldr	r3, [pc, #76]	; (81604 <SystemCoreClockUpdate+0xf8>)
   815b8:	6a1b      	ldr	r3, [r3, #32]
   815ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815be:	2b10      	cmp	r3, #16
   815c0:	d005      	beq.n	815ce <SystemCoreClockUpdate+0xc2>
   815c2:	2b20      	cmp	r3, #32
   815c4:	d1ea      	bne.n	8159c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   815c6:	4a12      	ldr	r2, [pc, #72]	; (81610 <SystemCoreClockUpdate+0x104>)
   815c8:	4b10      	ldr	r3, [pc, #64]	; (8160c <SystemCoreClockUpdate+0x100>)
   815ca:	601a      	str	r2, [r3, #0]
				break;
   815cc:	e7e6      	b.n	8159c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   815ce:	4a12      	ldr	r2, [pc, #72]	; (81618 <SystemCoreClockUpdate+0x10c>)
   815d0:	4b0e      	ldr	r3, [pc, #56]	; (8160c <SystemCoreClockUpdate+0x100>)
   815d2:	601a      	str	r2, [r3, #0]
				break;
   815d4:	e7e2      	b.n	8159c <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   815d6:	4a0b      	ldr	r2, [pc, #44]	; (81604 <SystemCoreClockUpdate+0xf8>)
   815d8:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   815da:	6a92      	ldr	r2, [r2, #40]	; 0x28
   815dc:	480b      	ldr	r0, [pc, #44]	; (8160c <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   815de:	f3c1 410a 	ubfx	r1, r1, #16, #11
   815e2:	6803      	ldr	r3, [r0, #0]
   815e4:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   815e8:	b2d2      	uxtb	r2, r2
   815ea:	fbb3 f3f2 	udiv	r3, r3, r2
   815ee:	6003      	str	r3, [r0, #0]
   815f0:	e7a1      	b.n	81536 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   815f2:	4a06      	ldr	r2, [pc, #24]	; (8160c <SystemCoreClockUpdate+0x100>)
   815f4:	6813      	ldr	r3, [r2, #0]
   815f6:	490a      	ldr	r1, [pc, #40]	; (81620 <SystemCoreClockUpdate+0x114>)
   815f8:	fba1 1303 	umull	r1, r3, r1, r3
   815fc:	085b      	lsrs	r3, r3, #1
   815fe:	6013      	str	r3, [r2, #0]
   81600:	4770      	bx	lr
   81602:	bf00      	nop
   81604:	400e0600 	.word	0x400e0600
   81608:	400e1a10 	.word	0x400e1a10
   8160c:	20070130 	.word	0x20070130
   81610:	00b71b00 	.word	0x00b71b00
   81614:	003d0900 	.word	0x003d0900
   81618:	007a1200 	.word	0x007a1200
   8161c:	0e4e1c00 	.word	0x0e4e1c00
   81620:	aaaaaaab 	.word	0xaaaaaaab

00081624 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81624:	4b0a      	ldr	r3, [pc, #40]	; (81650 <_sbrk+0x2c>)
   81626:	681b      	ldr	r3, [r3, #0]
   81628:	b153      	cbz	r3, 81640 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   8162a:	4b09      	ldr	r3, [pc, #36]	; (81650 <_sbrk+0x2c>)
   8162c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8162e:	181a      	adds	r2, r3, r0
   81630:	4908      	ldr	r1, [pc, #32]	; (81654 <_sbrk+0x30>)
   81632:	4291      	cmp	r1, r2
   81634:	db08      	blt.n	81648 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   81636:	4610      	mov	r0, r2
   81638:	4a05      	ldr	r2, [pc, #20]	; (81650 <_sbrk+0x2c>)
   8163a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8163c:	4618      	mov	r0, r3
   8163e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81640:	4a05      	ldr	r2, [pc, #20]	; (81658 <_sbrk+0x34>)
   81642:	4b03      	ldr	r3, [pc, #12]	; (81650 <_sbrk+0x2c>)
   81644:	601a      	str	r2, [r3, #0]
   81646:	e7f0      	b.n	8162a <_sbrk+0x6>
		return (caddr_t) -1;	
   81648:	f04f 30ff 	mov.w	r0, #4294967295
}
   8164c:	4770      	bx	lr
   8164e:	bf00      	nop
   81650:	20070bfc 	.word	0x20070bfc
   81654:	20087ffc 	.word	0x20087ffc
   81658:	20072cd8 	.word	0x20072cd8

0008165c <_close>:
}

extern int _close(int file)
{
	return -1;
}
   8165c:	f04f 30ff 	mov.w	r0, #4294967295
   81660:	4770      	bx	lr

00081662 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81666:	604b      	str	r3, [r1, #4]

	return 0;
}
   81668:	2000      	movs	r0, #0
   8166a:	4770      	bx	lr

0008166c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8166c:	2001      	movs	r0, #1
   8166e:	4770      	bx	lr

00081670 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81670:	2000      	movs	r0, #0
   81672:	4770      	bx	lr

00081674 <main>:

Next version (1.4) will test if we can implement PWM to control the signal to the motorcontrollers. Clear?[] 

*/
int main (void)
{
   81674:	b508      	push	{r3, lr}

	misc_init(); //pin 2 out, pin5&7 in
   81676:	4b05      	ldr	r3, [pc, #20]	; (8168c <main+0x18>)
   81678:	4798      	blx	r3
	console_init();
   8167a:	4b05      	ldr	r3, [pc, #20]	; (81690 <main+0x1c>)
   8167c:	4798      	blx	r3
	//interrupt_init();	//	pin 7 and 8 as interrupt pins	
	encoder_init(); //also initialises pin 5 (left encoder) & 7 (right encoder) as interrupt pins
   8167e:	4b05      	ldr	r3, [pc, #20]	; (81694 <main+0x20>)
   81680:	4798      	blx	r3
	//delay_us(3000000);
	//controlCenter(50);
	//delay_init();
	
	//rotate(180);
	driveCm(3);
   81682:	2003      	movs	r0, #3
   81684:	4b04      	ldr	r3, [pc, #16]	; (81698 <main+0x24>)
   81686:	4798      	blx	r3
	
   81688:	2000      	movs	r0, #0
   8168a:	bd08      	pop	{r3, pc}
   8168c:	00080b35 	.word	0x00080b35
   81690:	00080ba5 	.word	0x00080ba5
   81694:	000804f1 	.word	0x000804f1
   81698:	00080869 	.word	0x00080869

0008169c <__aeabi_frsub>:
   8169c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   816a0:	e002      	b.n	816a8 <__addsf3>
   816a2:	bf00      	nop

000816a4 <__aeabi_fsub>:
   816a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000816a8 <__addsf3>:
   816a8:	0042      	lsls	r2, r0, #1
   816aa:	bf1f      	itttt	ne
   816ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   816b0:	ea92 0f03 	teqne	r2, r3
   816b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   816b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   816bc:	d06a      	beq.n	81794 <__addsf3+0xec>
   816be:	ea4f 6212 	mov.w	r2, r2, lsr #24
   816c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   816c6:	bfc1      	itttt	gt
   816c8:	18d2      	addgt	r2, r2, r3
   816ca:	4041      	eorgt	r1, r0
   816cc:	4048      	eorgt	r0, r1
   816ce:	4041      	eorgt	r1, r0
   816d0:	bfb8      	it	lt
   816d2:	425b      	neglt	r3, r3
   816d4:	2b19      	cmp	r3, #25
   816d6:	bf88      	it	hi
   816d8:	4770      	bxhi	lr
   816da:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   816de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   816e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   816e6:	bf18      	it	ne
   816e8:	4240      	negne	r0, r0
   816ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   816ee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   816f2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   816f6:	bf18      	it	ne
   816f8:	4249      	negne	r1, r1
   816fa:	ea92 0f03 	teq	r2, r3
   816fe:	d03f      	beq.n	81780 <__addsf3+0xd8>
   81700:	f1a2 0201 	sub.w	r2, r2, #1
   81704:	fa41 fc03 	asr.w	ip, r1, r3
   81708:	eb10 000c 	adds.w	r0, r0, ip
   8170c:	f1c3 0320 	rsb	r3, r3, #32
   81710:	fa01 f103 	lsl.w	r1, r1, r3
   81714:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81718:	d502      	bpl.n	81720 <__addsf3+0x78>
   8171a:	4249      	negs	r1, r1
   8171c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81720:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81724:	d313      	bcc.n	8174e <__addsf3+0xa6>
   81726:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8172a:	d306      	bcc.n	8173a <__addsf3+0x92>
   8172c:	0840      	lsrs	r0, r0, #1
   8172e:	ea4f 0131 	mov.w	r1, r1, rrx
   81732:	f102 0201 	add.w	r2, r2, #1
   81736:	2afe      	cmp	r2, #254	; 0xfe
   81738:	d251      	bcs.n	817de <__addsf3+0x136>
   8173a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   8173e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81742:	bf08      	it	eq
   81744:	f020 0001 	biceq.w	r0, r0, #1
   81748:	ea40 0003 	orr.w	r0, r0, r3
   8174c:	4770      	bx	lr
   8174e:	0049      	lsls	r1, r1, #1
   81750:	eb40 0000 	adc.w	r0, r0, r0
   81754:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81758:	f1a2 0201 	sub.w	r2, r2, #1
   8175c:	d1ed      	bne.n	8173a <__addsf3+0x92>
   8175e:	fab0 fc80 	clz	ip, r0
   81762:	f1ac 0c08 	sub.w	ip, ip, #8
   81766:	ebb2 020c 	subs.w	r2, r2, ip
   8176a:	fa00 f00c 	lsl.w	r0, r0, ip
   8176e:	bfaa      	itet	ge
   81770:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81774:	4252      	neglt	r2, r2
   81776:	4318      	orrge	r0, r3
   81778:	bfbc      	itt	lt
   8177a:	40d0      	lsrlt	r0, r2
   8177c:	4318      	orrlt	r0, r3
   8177e:	4770      	bx	lr
   81780:	f092 0f00 	teq	r2, #0
   81784:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81788:	bf06      	itte	eq
   8178a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   8178e:	3201      	addeq	r2, #1
   81790:	3b01      	subne	r3, #1
   81792:	e7b5      	b.n	81700 <__addsf3+0x58>
   81794:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81798:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8179c:	bf18      	it	ne
   8179e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   817a2:	d021      	beq.n	817e8 <__addsf3+0x140>
   817a4:	ea92 0f03 	teq	r2, r3
   817a8:	d004      	beq.n	817b4 <__addsf3+0x10c>
   817aa:	f092 0f00 	teq	r2, #0
   817ae:	bf08      	it	eq
   817b0:	4608      	moveq	r0, r1
   817b2:	4770      	bx	lr
   817b4:	ea90 0f01 	teq	r0, r1
   817b8:	bf1c      	itt	ne
   817ba:	2000      	movne	r0, #0
   817bc:	4770      	bxne	lr
   817be:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   817c2:	d104      	bne.n	817ce <__addsf3+0x126>
   817c4:	0040      	lsls	r0, r0, #1
   817c6:	bf28      	it	cs
   817c8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   817cc:	4770      	bx	lr
   817ce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   817d2:	bf3c      	itt	cc
   817d4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   817d8:	4770      	bxcc	lr
   817da:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   817de:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   817e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   817e6:	4770      	bx	lr
   817e8:	ea7f 6222 	mvns.w	r2, r2, asr #24
   817ec:	bf16      	itet	ne
   817ee:	4608      	movne	r0, r1
   817f0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   817f4:	4601      	movne	r1, r0
   817f6:	0242      	lsls	r2, r0, #9
   817f8:	bf06      	itte	eq
   817fa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   817fe:	ea90 0f01 	teqeq	r0, r1
   81802:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81806:	4770      	bx	lr

00081808 <__aeabi_ui2f>:
   81808:	f04f 0300 	mov.w	r3, #0
   8180c:	e004      	b.n	81818 <__aeabi_i2f+0x8>
   8180e:	bf00      	nop

00081810 <__aeabi_i2f>:
   81810:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81814:	bf48      	it	mi
   81816:	4240      	negmi	r0, r0
   81818:	ea5f 0c00 	movs.w	ip, r0
   8181c:	bf08      	it	eq
   8181e:	4770      	bxeq	lr
   81820:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81824:	4601      	mov	r1, r0
   81826:	f04f 0000 	mov.w	r0, #0
   8182a:	e01c      	b.n	81866 <__aeabi_l2f+0x2a>

0008182c <__aeabi_ul2f>:
   8182c:	ea50 0201 	orrs.w	r2, r0, r1
   81830:	bf08      	it	eq
   81832:	4770      	bxeq	lr
   81834:	f04f 0300 	mov.w	r3, #0
   81838:	e00a      	b.n	81850 <__aeabi_l2f+0x14>
   8183a:	bf00      	nop

0008183c <__aeabi_l2f>:
   8183c:	ea50 0201 	orrs.w	r2, r0, r1
   81840:	bf08      	it	eq
   81842:	4770      	bxeq	lr
   81844:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81848:	d502      	bpl.n	81850 <__aeabi_l2f+0x14>
   8184a:	4240      	negs	r0, r0
   8184c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81850:	ea5f 0c01 	movs.w	ip, r1
   81854:	bf02      	ittt	eq
   81856:	4684      	moveq	ip, r0
   81858:	4601      	moveq	r1, r0
   8185a:	2000      	moveq	r0, #0
   8185c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81860:	bf08      	it	eq
   81862:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81866:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8186a:	fabc f28c 	clz	r2, ip
   8186e:	3a08      	subs	r2, #8
   81870:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81874:	db10      	blt.n	81898 <__aeabi_l2f+0x5c>
   81876:	fa01 fc02 	lsl.w	ip, r1, r2
   8187a:	4463      	add	r3, ip
   8187c:	fa00 fc02 	lsl.w	ip, r0, r2
   81880:	f1c2 0220 	rsb	r2, r2, #32
   81884:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81888:	fa20 f202 	lsr.w	r2, r0, r2
   8188c:	eb43 0002 	adc.w	r0, r3, r2
   81890:	bf08      	it	eq
   81892:	f020 0001 	biceq.w	r0, r0, #1
   81896:	4770      	bx	lr
   81898:	f102 0220 	add.w	r2, r2, #32
   8189c:	fa01 fc02 	lsl.w	ip, r1, r2
   818a0:	f1c2 0220 	rsb	r2, r2, #32
   818a4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   818a8:	fa21 f202 	lsr.w	r2, r1, r2
   818ac:	eb43 0002 	adc.w	r0, r3, r2
   818b0:	bf08      	it	eq
   818b2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   818b6:	4770      	bx	lr

000818b8 <__aeabi_fmul>:
   818b8:	f04f 0cff 	mov.w	ip, #255	; 0xff
   818bc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   818c0:	bf1e      	ittt	ne
   818c2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   818c6:	ea92 0f0c 	teqne	r2, ip
   818ca:	ea93 0f0c 	teqne	r3, ip
   818ce:	d06f      	beq.n	819b0 <__aeabi_fmul+0xf8>
   818d0:	441a      	add	r2, r3
   818d2:	ea80 0c01 	eor.w	ip, r0, r1
   818d6:	0240      	lsls	r0, r0, #9
   818d8:	bf18      	it	ne
   818da:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   818de:	d01e      	beq.n	8191e <__aeabi_fmul+0x66>
   818e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   818e4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   818e8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   818ec:	fba0 3101 	umull	r3, r1, r0, r1
   818f0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   818f4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   818f8:	bf3e      	ittt	cc
   818fa:	0049      	lslcc	r1, r1, #1
   818fc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81900:	005b      	lslcc	r3, r3, #1
   81902:	ea40 0001 	orr.w	r0, r0, r1
   81906:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   8190a:	2afd      	cmp	r2, #253	; 0xfd
   8190c:	d81d      	bhi.n	8194a <__aeabi_fmul+0x92>
   8190e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81912:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81916:	bf08      	it	eq
   81918:	f020 0001 	biceq.w	r0, r0, #1
   8191c:	4770      	bx	lr
   8191e:	f090 0f00 	teq	r0, #0
   81922:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81926:	bf08      	it	eq
   81928:	0249      	lsleq	r1, r1, #9
   8192a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   8192e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81932:	3a7f      	subs	r2, #127	; 0x7f
   81934:	bfc2      	ittt	gt
   81936:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8193a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   8193e:	4770      	bxgt	lr
   81940:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81944:	f04f 0300 	mov.w	r3, #0
   81948:	3a01      	subs	r2, #1
   8194a:	dc5d      	bgt.n	81a08 <__aeabi_fmul+0x150>
   8194c:	f112 0f19 	cmn.w	r2, #25
   81950:	bfdc      	itt	le
   81952:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81956:	4770      	bxle	lr
   81958:	f1c2 0200 	rsb	r2, r2, #0
   8195c:	0041      	lsls	r1, r0, #1
   8195e:	fa21 f102 	lsr.w	r1, r1, r2
   81962:	f1c2 0220 	rsb	r2, r2, #32
   81966:	fa00 fc02 	lsl.w	ip, r0, r2
   8196a:	ea5f 0031 	movs.w	r0, r1, rrx
   8196e:	f140 0000 	adc.w	r0, r0, #0
   81972:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81976:	bf08      	it	eq
   81978:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8197c:	4770      	bx	lr
   8197e:	f092 0f00 	teq	r2, #0
   81982:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81986:	bf02      	ittt	eq
   81988:	0040      	lsleq	r0, r0, #1
   8198a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8198e:	3a01      	subeq	r2, #1
   81990:	d0f9      	beq.n	81986 <__aeabi_fmul+0xce>
   81992:	ea40 000c 	orr.w	r0, r0, ip
   81996:	f093 0f00 	teq	r3, #0
   8199a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8199e:	bf02      	ittt	eq
   819a0:	0049      	lsleq	r1, r1, #1
   819a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   819a6:	3b01      	subeq	r3, #1
   819a8:	d0f9      	beq.n	8199e <__aeabi_fmul+0xe6>
   819aa:	ea41 010c 	orr.w	r1, r1, ip
   819ae:	e78f      	b.n	818d0 <__aeabi_fmul+0x18>
   819b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   819b4:	ea92 0f0c 	teq	r2, ip
   819b8:	bf18      	it	ne
   819ba:	ea93 0f0c 	teqne	r3, ip
   819be:	d00a      	beq.n	819d6 <__aeabi_fmul+0x11e>
   819c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   819c4:	bf18      	it	ne
   819c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   819ca:	d1d8      	bne.n	8197e <__aeabi_fmul+0xc6>
   819cc:	ea80 0001 	eor.w	r0, r0, r1
   819d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   819d4:	4770      	bx	lr
   819d6:	f090 0f00 	teq	r0, #0
   819da:	bf17      	itett	ne
   819dc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   819e0:	4608      	moveq	r0, r1
   819e2:	f091 0f00 	teqne	r1, #0
   819e6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   819ea:	d014      	beq.n	81a16 <__aeabi_fmul+0x15e>
   819ec:	ea92 0f0c 	teq	r2, ip
   819f0:	d101      	bne.n	819f6 <__aeabi_fmul+0x13e>
   819f2:	0242      	lsls	r2, r0, #9
   819f4:	d10f      	bne.n	81a16 <__aeabi_fmul+0x15e>
   819f6:	ea93 0f0c 	teq	r3, ip
   819fa:	d103      	bne.n	81a04 <__aeabi_fmul+0x14c>
   819fc:	024b      	lsls	r3, r1, #9
   819fe:	bf18      	it	ne
   81a00:	4608      	movne	r0, r1
   81a02:	d108      	bne.n	81a16 <__aeabi_fmul+0x15e>
   81a04:	ea80 0001 	eor.w	r0, r0, r1
   81a08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81a0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81a10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a14:	4770      	bx	lr
   81a16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81a1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81a1e:	4770      	bx	lr

00081a20 <__aeabi_fdiv>:
   81a20:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81a24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81a28:	bf1e      	ittt	ne
   81a2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81a2e:	ea92 0f0c 	teqne	r2, ip
   81a32:	ea93 0f0c 	teqne	r3, ip
   81a36:	d069      	beq.n	81b0c <__aeabi_fdiv+0xec>
   81a38:	eba2 0203 	sub.w	r2, r2, r3
   81a3c:	ea80 0c01 	eor.w	ip, r0, r1
   81a40:	0249      	lsls	r1, r1, #9
   81a42:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81a46:	d037      	beq.n	81ab8 <__aeabi_fdiv+0x98>
   81a48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81a4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81a50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81a54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81a58:	428b      	cmp	r3, r1
   81a5a:	bf38      	it	cc
   81a5c:	005b      	lslcc	r3, r3, #1
   81a5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81a62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81a66:	428b      	cmp	r3, r1
   81a68:	bf24      	itt	cs
   81a6a:	1a5b      	subcs	r3, r3, r1
   81a6c:	ea40 000c 	orrcs.w	r0, r0, ip
   81a70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81a74:	bf24      	itt	cs
   81a76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81a7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81a7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81a82:	bf24      	itt	cs
   81a84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81a88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81a8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81a90:	bf24      	itt	cs
   81a92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81a96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81a9a:	011b      	lsls	r3, r3, #4
   81a9c:	bf18      	it	ne
   81a9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81aa2:	d1e0      	bne.n	81a66 <__aeabi_fdiv+0x46>
   81aa4:	2afd      	cmp	r2, #253	; 0xfd
   81aa6:	f63f af50 	bhi.w	8194a <__aeabi_fmul+0x92>
   81aaa:	428b      	cmp	r3, r1
   81aac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81ab0:	bf08      	it	eq
   81ab2:	f020 0001 	biceq.w	r0, r0, #1
   81ab6:	4770      	bx	lr
   81ab8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81abc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81ac0:	327f      	adds	r2, #127	; 0x7f
   81ac2:	bfc2      	ittt	gt
   81ac4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81ac8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81acc:	4770      	bxgt	lr
   81ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81ad2:	f04f 0300 	mov.w	r3, #0
   81ad6:	3a01      	subs	r2, #1
   81ad8:	e737      	b.n	8194a <__aeabi_fmul+0x92>
   81ada:	f092 0f00 	teq	r2, #0
   81ade:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81ae2:	bf02      	ittt	eq
   81ae4:	0040      	lsleq	r0, r0, #1
   81ae6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81aea:	3a01      	subeq	r2, #1
   81aec:	d0f9      	beq.n	81ae2 <__aeabi_fdiv+0xc2>
   81aee:	ea40 000c 	orr.w	r0, r0, ip
   81af2:	f093 0f00 	teq	r3, #0
   81af6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81afa:	bf02      	ittt	eq
   81afc:	0049      	lsleq	r1, r1, #1
   81afe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81b02:	3b01      	subeq	r3, #1
   81b04:	d0f9      	beq.n	81afa <__aeabi_fdiv+0xda>
   81b06:	ea41 010c 	orr.w	r1, r1, ip
   81b0a:	e795      	b.n	81a38 <__aeabi_fdiv+0x18>
   81b0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81b10:	ea92 0f0c 	teq	r2, ip
   81b14:	d108      	bne.n	81b28 <__aeabi_fdiv+0x108>
   81b16:	0242      	lsls	r2, r0, #9
   81b18:	f47f af7d 	bne.w	81a16 <__aeabi_fmul+0x15e>
   81b1c:	ea93 0f0c 	teq	r3, ip
   81b20:	f47f af70 	bne.w	81a04 <__aeabi_fmul+0x14c>
   81b24:	4608      	mov	r0, r1
   81b26:	e776      	b.n	81a16 <__aeabi_fmul+0x15e>
   81b28:	ea93 0f0c 	teq	r3, ip
   81b2c:	d104      	bne.n	81b38 <__aeabi_fdiv+0x118>
   81b2e:	024b      	lsls	r3, r1, #9
   81b30:	f43f af4c 	beq.w	819cc <__aeabi_fmul+0x114>
   81b34:	4608      	mov	r0, r1
   81b36:	e76e      	b.n	81a16 <__aeabi_fmul+0x15e>
   81b38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81b3c:	bf18      	it	ne
   81b3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81b42:	d1ca      	bne.n	81ada <__aeabi_fdiv+0xba>
   81b44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81b48:	f47f af5c 	bne.w	81a04 <__aeabi_fmul+0x14c>
   81b4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81b50:	f47f af3c 	bne.w	819cc <__aeabi_fmul+0x114>
   81b54:	e75f      	b.n	81a16 <__aeabi_fmul+0x15e>
   81b56:	bf00      	nop

00081b58 <__aeabi_f2iz>:
   81b58:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81b5c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81b60:	d30f      	bcc.n	81b82 <__aeabi_f2iz+0x2a>
   81b62:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81b66:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81b6a:	d90d      	bls.n	81b88 <__aeabi_f2iz+0x30>
   81b6c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81b70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81b74:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81b78:	fa23 f002 	lsr.w	r0, r3, r2
   81b7c:	bf18      	it	ne
   81b7e:	4240      	negne	r0, r0
   81b80:	4770      	bx	lr
   81b82:	f04f 0000 	mov.w	r0, #0
   81b86:	4770      	bx	lr
   81b88:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81b8c:	d101      	bne.n	81b92 <__aeabi_f2iz+0x3a>
   81b8e:	0242      	lsls	r2, r0, #9
   81b90:	d105      	bne.n	81b9e <__aeabi_f2iz+0x46>
   81b92:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81b96:	bf08      	it	eq
   81b98:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81b9c:	4770      	bx	lr
   81b9e:	f04f 0000 	mov.w	r0, #0
   81ba2:	4770      	bx	lr

00081ba4 <__libc_init_array>:
   81ba4:	b570      	push	{r4, r5, r6, lr}
   81ba6:	4e0f      	ldr	r6, [pc, #60]	; (81be4 <__libc_init_array+0x40>)
   81ba8:	4d0f      	ldr	r5, [pc, #60]	; (81be8 <__libc_init_array+0x44>)
   81baa:	1b76      	subs	r6, r6, r5
   81bac:	10b6      	asrs	r6, r6, #2
   81bae:	bf18      	it	ne
   81bb0:	2400      	movne	r4, #0
   81bb2:	d005      	beq.n	81bc0 <__libc_init_array+0x1c>
   81bb4:	3401      	adds	r4, #1
   81bb6:	f855 3b04 	ldr.w	r3, [r5], #4
   81bba:	4798      	blx	r3
   81bbc:	42a6      	cmp	r6, r4
   81bbe:	d1f9      	bne.n	81bb4 <__libc_init_array+0x10>
   81bc0:	4e0a      	ldr	r6, [pc, #40]	; (81bec <__libc_init_array+0x48>)
   81bc2:	4d0b      	ldr	r5, [pc, #44]	; (81bf0 <__libc_init_array+0x4c>)
   81bc4:	f003 f8ae 	bl	84d24 <_init>
   81bc8:	1b76      	subs	r6, r6, r5
   81bca:	10b6      	asrs	r6, r6, #2
   81bcc:	bf18      	it	ne
   81bce:	2400      	movne	r4, #0
   81bd0:	d006      	beq.n	81be0 <__libc_init_array+0x3c>
   81bd2:	3401      	adds	r4, #1
   81bd4:	f855 3b04 	ldr.w	r3, [r5], #4
   81bd8:	4798      	blx	r3
   81bda:	42a6      	cmp	r6, r4
   81bdc:	d1f9      	bne.n	81bd2 <__libc_init_array+0x2e>
   81bde:	bd70      	pop	{r4, r5, r6, pc}
   81be0:	bd70      	pop	{r4, r5, r6, pc}
   81be2:	bf00      	nop
   81be4:	00084d30 	.word	0x00084d30
   81be8:	00084d30 	.word	0x00084d30
   81bec:	00084d38 	.word	0x00084d38
   81bf0:	00084d30 	.word	0x00084d30

00081bf4 <iprintf>:
   81bf4:	b40f      	push	{r0, r1, r2, r3}
   81bf6:	b510      	push	{r4, lr}
   81bf8:	4b07      	ldr	r3, [pc, #28]	; (81c18 <iprintf+0x24>)
   81bfa:	b082      	sub	sp, #8
   81bfc:	ac04      	add	r4, sp, #16
   81bfe:	f854 2b04 	ldr.w	r2, [r4], #4
   81c02:	6818      	ldr	r0, [r3, #0]
   81c04:	4623      	mov	r3, r4
   81c06:	6881      	ldr	r1, [r0, #8]
   81c08:	9401      	str	r4, [sp, #4]
   81c0a:	f000 fa09 	bl	82020 <_vfiprintf_r>
   81c0e:	b002      	add	sp, #8
   81c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81c14:	b004      	add	sp, #16
   81c16:	4770      	bx	lr
   81c18:	20070134 	.word	0x20070134

00081c1c <memcpy>:
   81c1c:	4684      	mov	ip, r0
   81c1e:	ea41 0300 	orr.w	r3, r1, r0
   81c22:	f013 0303 	ands.w	r3, r3, #3
   81c26:	d149      	bne.n	81cbc <memcpy+0xa0>
   81c28:	3a40      	subs	r2, #64	; 0x40
   81c2a:	d323      	bcc.n	81c74 <memcpy+0x58>
   81c2c:	680b      	ldr	r3, [r1, #0]
   81c2e:	6003      	str	r3, [r0, #0]
   81c30:	684b      	ldr	r3, [r1, #4]
   81c32:	6043      	str	r3, [r0, #4]
   81c34:	688b      	ldr	r3, [r1, #8]
   81c36:	6083      	str	r3, [r0, #8]
   81c38:	68cb      	ldr	r3, [r1, #12]
   81c3a:	60c3      	str	r3, [r0, #12]
   81c3c:	690b      	ldr	r3, [r1, #16]
   81c3e:	6103      	str	r3, [r0, #16]
   81c40:	694b      	ldr	r3, [r1, #20]
   81c42:	6143      	str	r3, [r0, #20]
   81c44:	698b      	ldr	r3, [r1, #24]
   81c46:	6183      	str	r3, [r0, #24]
   81c48:	69cb      	ldr	r3, [r1, #28]
   81c4a:	61c3      	str	r3, [r0, #28]
   81c4c:	6a0b      	ldr	r3, [r1, #32]
   81c4e:	6203      	str	r3, [r0, #32]
   81c50:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81c52:	6243      	str	r3, [r0, #36]	; 0x24
   81c54:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81c56:	6283      	str	r3, [r0, #40]	; 0x28
   81c58:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81c5a:	62c3      	str	r3, [r0, #44]	; 0x2c
   81c5c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81c5e:	6303      	str	r3, [r0, #48]	; 0x30
   81c60:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81c62:	6343      	str	r3, [r0, #52]	; 0x34
   81c64:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81c66:	6383      	str	r3, [r0, #56]	; 0x38
   81c68:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81c6a:	63c3      	str	r3, [r0, #60]	; 0x3c
   81c6c:	3040      	adds	r0, #64	; 0x40
   81c6e:	3140      	adds	r1, #64	; 0x40
   81c70:	3a40      	subs	r2, #64	; 0x40
   81c72:	d2db      	bcs.n	81c2c <memcpy+0x10>
   81c74:	3230      	adds	r2, #48	; 0x30
   81c76:	d30b      	bcc.n	81c90 <memcpy+0x74>
   81c78:	680b      	ldr	r3, [r1, #0]
   81c7a:	6003      	str	r3, [r0, #0]
   81c7c:	684b      	ldr	r3, [r1, #4]
   81c7e:	6043      	str	r3, [r0, #4]
   81c80:	688b      	ldr	r3, [r1, #8]
   81c82:	6083      	str	r3, [r0, #8]
   81c84:	68cb      	ldr	r3, [r1, #12]
   81c86:	60c3      	str	r3, [r0, #12]
   81c88:	3010      	adds	r0, #16
   81c8a:	3110      	adds	r1, #16
   81c8c:	3a10      	subs	r2, #16
   81c8e:	d2f3      	bcs.n	81c78 <memcpy+0x5c>
   81c90:	320c      	adds	r2, #12
   81c92:	d305      	bcc.n	81ca0 <memcpy+0x84>
   81c94:	f851 3b04 	ldr.w	r3, [r1], #4
   81c98:	f840 3b04 	str.w	r3, [r0], #4
   81c9c:	3a04      	subs	r2, #4
   81c9e:	d2f9      	bcs.n	81c94 <memcpy+0x78>
   81ca0:	3204      	adds	r2, #4
   81ca2:	d008      	beq.n	81cb6 <memcpy+0x9a>
   81ca4:	07d2      	lsls	r2, r2, #31
   81ca6:	bf1c      	itt	ne
   81ca8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81cac:	f800 3b01 	strbne.w	r3, [r0], #1
   81cb0:	d301      	bcc.n	81cb6 <memcpy+0x9a>
   81cb2:	880b      	ldrh	r3, [r1, #0]
   81cb4:	8003      	strh	r3, [r0, #0]
   81cb6:	4660      	mov	r0, ip
   81cb8:	4770      	bx	lr
   81cba:	bf00      	nop
   81cbc:	2a08      	cmp	r2, #8
   81cbe:	d313      	bcc.n	81ce8 <memcpy+0xcc>
   81cc0:	078b      	lsls	r3, r1, #30
   81cc2:	d0b1      	beq.n	81c28 <memcpy+0xc>
   81cc4:	f010 0303 	ands.w	r3, r0, #3
   81cc8:	d0ae      	beq.n	81c28 <memcpy+0xc>
   81cca:	f1c3 0304 	rsb	r3, r3, #4
   81cce:	1ad2      	subs	r2, r2, r3
   81cd0:	07db      	lsls	r3, r3, #31
   81cd2:	bf1c      	itt	ne
   81cd4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81cd8:	f800 3b01 	strbne.w	r3, [r0], #1
   81cdc:	d3a4      	bcc.n	81c28 <memcpy+0xc>
   81cde:	f831 3b02 	ldrh.w	r3, [r1], #2
   81ce2:	f820 3b02 	strh.w	r3, [r0], #2
   81ce6:	e79f      	b.n	81c28 <memcpy+0xc>
   81ce8:	3a04      	subs	r2, #4
   81cea:	d3d9      	bcc.n	81ca0 <memcpy+0x84>
   81cec:	3a01      	subs	r2, #1
   81cee:	f811 3b01 	ldrb.w	r3, [r1], #1
   81cf2:	f800 3b01 	strb.w	r3, [r0], #1
   81cf6:	d2f9      	bcs.n	81cec <memcpy+0xd0>
   81cf8:	780b      	ldrb	r3, [r1, #0]
   81cfa:	7003      	strb	r3, [r0, #0]
   81cfc:	784b      	ldrb	r3, [r1, #1]
   81cfe:	7043      	strb	r3, [r0, #1]
   81d00:	788b      	ldrb	r3, [r1, #2]
   81d02:	7083      	strb	r3, [r0, #2]
   81d04:	4660      	mov	r0, ip
   81d06:	4770      	bx	lr

00081d08 <memset>:
   81d08:	b470      	push	{r4, r5, r6}
   81d0a:	0786      	lsls	r6, r0, #30
   81d0c:	d046      	beq.n	81d9c <memset+0x94>
   81d0e:	1e54      	subs	r4, r2, #1
   81d10:	2a00      	cmp	r2, #0
   81d12:	d041      	beq.n	81d98 <memset+0x90>
   81d14:	b2ca      	uxtb	r2, r1
   81d16:	4603      	mov	r3, r0
   81d18:	e002      	b.n	81d20 <memset+0x18>
   81d1a:	f114 34ff 	adds.w	r4, r4, #4294967295
   81d1e:	d33b      	bcc.n	81d98 <memset+0x90>
   81d20:	f803 2b01 	strb.w	r2, [r3], #1
   81d24:	079d      	lsls	r5, r3, #30
   81d26:	d1f8      	bne.n	81d1a <memset+0x12>
   81d28:	2c03      	cmp	r4, #3
   81d2a:	d92e      	bls.n	81d8a <memset+0x82>
   81d2c:	b2cd      	uxtb	r5, r1
   81d2e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81d32:	2c0f      	cmp	r4, #15
   81d34:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81d38:	d919      	bls.n	81d6e <memset+0x66>
   81d3a:	4626      	mov	r6, r4
   81d3c:	f103 0210 	add.w	r2, r3, #16
   81d40:	3e10      	subs	r6, #16
   81d42:	2e0f      	cmp	r6, #15
   81d44:	f842 5c10 	str.w	r5, [r2, #-16]
   81d48:	f842 5c0c 	str.w	r5, [r2, #-12]
   81d4c:	f842 5c08 	str.w	r5, [r2, #-8]
   81d50:	f842 5c04 	str.w	r5, [r2, #-4]
   81d54:	f102 0210 	add.w	r2, r2, #16
   81d58:	d8f2      	bhi.n	81d40 <memset+0x38>
   81d5a:	f1a4 0210 	sub.w	r2, r4, #16
   81d5e:	f022 020f 	bic.w	r2, r2, #15
   81d62:	f004 040f 	and.w	r4, r4, #15
   81d66:	3210      	adds	r2, #16
   81d68:	2c03      	cmp	r4, #3
   81d6a:	4413      	add	r3, r2
   81d6c:	d90d      	bls.n	81d8a <memset+0x82>
   81d6e:	461e      	mov	r6, r3
   81d70:	4622      	mov	r2, r4
   81d72:	3a04      	subs	r2, #4
   81d74:	2a03      	cmp	r2, #3
   81d76:	f846 5b04 	str.w	r5, [r6], #4
   81d7a:	d8fa      	bhi.n	81d72 <memset+0x6a>
   81d7c:	1f22      	subs	r2, r4, #4
   81d7e:	f022 0203 	bic.w	r2, r2, #3
   81d82:	3204      	adds	r2, #4
   81d84:	4413      	add	r3, r2
   81d86:	f004 0403 	and.w	r4, r4, #3
   81d8a:	b12c      	cbz	r4, 81d98 <memset+0x90>
   81d8c:	b2c9      	uxtb	r1, r1
   81d8e:	441c      	add	r4, r3
   81d90:	f803 1b01 	strb.w	r1, [r3], #1
   81d94:	429c      	cmp	r4, r3
   81d96:	d1fb      	bne.n	81d90 <memset+0x88>
   81d98:	bc70      	pop	{r4, r5, r6}
   81d9a:	4770      	bx	lr
   81d9c:	4614      	mov	r4, r2
   81d9e:	4603      	mov	r3, r0
   81da0:	e7c2      	b.n	81d28 <memset+0x20>
   81da2:	bf00      	nop

00081da4 <setbuf>:
   81da4:	2900      	cmp	r1, #0
   81da6:	bf0c      	ite	eq
   81da8:	2202      	moveq	r2, #2
   81daa:	2200      	movne	r2, #0
   81dac:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81db0:	f000 b800 	b.w	81db4 <setvbuf>

00081db4 <setvbuf>:
   81db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81db8:	4d61      	ldr	r5, [pc, #388]	; (81f40 <setvbuf+0x18c>)
   81dba:	b083      	sub	sp, #12
   81dbc:	682d      	ldr	r5, [r5, #0]
   81dbe:	4604      	mov	r4, r0
   81dc0:	460f      	mov	r7, r1
   81dc2:	4690      	mov	r8, r2
   81dc4:	461e      	mov	r6, r3
   81dc6:	b115      	cbz	r5, 81dce <setvbuf+0x1a>
   81dc8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81dca:	2b00      	cmp	r3, #0
   81dcc:	d064      	beq.n	81e98 <setvbuf+0xe4>
   81dce:	f1b8 0f02 	cmp.w	r8, #2
   81dd2:	d006      	beq.n	81de2 <setvbuf+0x2e>
   81dd4:	f1b8 0f01 	cmp.w	r8, #1
   81dd8:	f200 809f 	bhi.w	81f1a <setvbuf+0x166>
   81ddc:	2e00      	cmp	r6, #0
   81dde:	f2c0 809c 	blt.w	81f1a <setvbuf+0x166>
   81de2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81de4:	07d8      	lsls	r0, r3, #31
   81de6:	d534      	bpl.n	81e52 <setvbuf+0x9e>
   81de8:	4621      	mov	r1, r4
   81dea:	4628      	mov	r0, r5
   81dec:	f001 f8b0 	bl	82f50 <_fflush_r>
   81df0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81df2:	b141      	cbz	r1, 81e06 <setvbuf+0x52>
   81df4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81df8:	4299      	cmp	r1, r3
   81dfa:	d002      	beq.n	81e02 <setvbuf+0x4e>
   81dfc:	4628      	mov	r0, r5
   81dfe:	f001 fa25 	bl	8324c <_free_r>
   81e02:	2300      	movs	r3, #0
   81e04:	6323      	str	r3, [r4, #48]	; 0x30
   81e06:	2200      	movs	r2, #0
   81e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81e0c:	61a2      	str	r2, [r4, #24]
   81e0e:	6062      	str	r2, [r4, #4]
   81e10:	061a      	lsls	r2, r3, #24
   81e12:	d43a      	bmi.n	81e8a <setvbuf+0xd6>
   81e14:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81e18:	f023 0303 	bic.w	r3, r3, #3
   81e1c:	f1b8 0f02 	cmp.w	r8, #2
   81e20:	81a3      	strh	r3, [r4, #12]
   81e22:	d01d      	beq.n	81e60 <setvbuf+0xac>
   81e24:	ab01      	add	r3, sp, #4
   81e26:	466a      	mov	r2, sp
   81e28:	4621      	mov	r1, r4
   81e2a:	4628      	mov	r0, r5
   81e2c:	f001 fcac 	bl	83788 <__swhatbuf_r>
   81e30:	89a3      	ldrh	r3, [r4, #12]
   81e32:	4318      	orrs	r0, r3
   81e34:	81a0      	strh	r0, [r4, #12]
   81e36:	2e00      	cmp	r6, #0
   81e38:	d132      	bne.n	81ea0 <setvbuf+0xec>
   81e3a:	9e00      	ldr	r6, [sp, #0]
   81e3c:	4630      	mov	r0, r6
   81e3e:	f001 fd1b 	bl	83878 <malloc>
   81e42:	4607      	mov	r7, r0
   81e44:	2800      	cmp	r0, #0
   81e46:	d06b      	beq.n	81f20 <setvbuf+0x16c>
   81e48:	89a3      	ldrh	r3, [r4, #12]
   81e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81e4e:	81a3      	strh	r3, [r4, #12]
   81e50:	e028      	b.n	81ea4 <setvbuf+0xf0>
   81e52:	89a3      	ldrh	r3, [r4, #12]
   81e54:	0599      	lsls	r1, r3, #22
   81e56:	d4c7      	bmi.n	81de8 <setvbuf+0x34>
   81e58:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81e5a:	f001 fc91 	bl	83780 <__retarget_lock_acquire_recursive>
   81e5e:	e7c3      	b.n	81de8 <setvbuf+0x34>
   81e60:	2500      	movs	r5, #0
   81e62:	2600      	movs	r6, #0
   81e64:	2001      	movs	r0, #1
   81e66:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81e68:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81e6c:	f043 0302 	orr.w	r3, r3, #2
   81e70:	60a6      	str	r6, [r4, #8]
   81e72:	07ce      	lsls	r6, r1, #31
   81e74:	81a3      	strh	r3, [r4, #12]
   81e76:	6160      	str	r0, [r4, #20]
   81e78:	6022      	str	r2, [r4, #0]
   81e7a:	6122      	str	r2, [r4, #16]
   81e7c:	d401      	bmi.n	81e82 <setvbuf+0xce>
   81e7e:	0598      	lsls	r0, r3, #22
   81e80:	d53e      	bpl.n	81f00 <setvbuf+0x14c>
   81e82:	4628      	mov	r0, r5
   81e84:	b003      	add	sp, #12
   81e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81e8a:	6921      	ldr	r1, [r4, #16]
   81e8c:	4628      	mov	r0, r5
   81e8e:	f001 f9dd 	bl	8324c <_free_r>
   81e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81e96:	e7bd      	b.n	81e14 <setvbuf+0x60>
   81e98:	4628      	mov	r0, r5
   81e9a:	f001 f8b1 	bl	83000 <__sinit>
   81e9e:	e796      	b.n	81dce <setvbuf+0x1a>
   81ea0:	2f00      	cmp	r7, #0
   81ea2:	d0cb      	beq.n	81e3c <setvbuf+0x88>
   81ea4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81ea6:	2b00      	cmp	r3, #0
   81ea8:	d033      	beq.n	81f12 <setvbuf+0x15e>
   81eaa:	9b00      	ldr	r3, [sp, #0]
   81eac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81eb0:	429e      	cmp	r6, r3
   81eb2:	bf1c      	itt	ne
   81eb4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81eb8:	81a2      	strhne	r2, [r4, #12]
   81eba:	f1b8 0f01 	cmp.w	r8, #1
   81ebe:	bf04      	itt	eq
   81ec0:	f042 0201 	orreq.w	r2, r2, #1
   81ec4:	81a2      	strheq	r2, [r4, #12]
   81ec6:	b292      	uxth	r2, r2
   81ec8:	f012 0308 	ands.w	r3, r2, #8
   81ecc:	6027      	str	r7, [r4, #0]
   81ece:	6127      	str	r7, [r4, #16]
   81ed0:	6166      	str	r6, [r4, #20]
   81ed2:	d00e      	beq.n	81ef2 <setvbuf+0x13e>
   81ed4:	07d1      	lsls	r1, r2, #31
   81ed6:	d51a      	bpl.n	81f0e <setvbuf+0x15a>
   81ed8:	2300      	movs	r3, #0
   81eda:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81edc:	4276      	negs	r6, r6
   81ede:	f015 0501 	ands.w	r5, r5, #1
   81ee2:	61a6      	str	r6, [r4, #24]
   81ee4:	60a3      	str	r3, [r4, #8]
   81ee6:	d009      	beq.n	81efc <setvbuf+0x148>
   81ee8:	2500      	movs	r5, #0
   81eea:	4628      	mov	r0, r5
   81eec:	b003      	add	sp, #12
   81eee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81ef2:	60a3      	str	r3, [r4, #8]
   81ef4:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81ef6:	f015 0501 	ands.w	r5, r5, #1
   81efa:	d1f5      	bne.n	81ee8 <setvbuf+0x134>
   81efc:	0593      	lsls	r3, r2, #22
   81efe:	d4c0      	bmi.n	81e82 <setvbuf+0xce>
   81f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81f02:	f001 fc3f 	bl	83784 <__retarget_lock_release_recursive>
   81f06:	4628      	mov	r0, r5
   81f08:	b003      	add	sp, #12
   81f0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81f0e:	60a6      	str	r6, [r4, #8]
   81f10:	e7f0      	b.n	81ef4 <setvbuf+0x140>
   81f12:	4628      	mov	r0, r5
   81f14:	f001 f874 	bl	83000 <__sinit>
   81f18:	e7c7      	b.n	81eaa <setvbuf+0xf6>
   81f1a:	f04f 35ff 	mov.w	r5, #4294967295
   81f1e:	e7b0      	b.n	81e82 <setvbuf+0xce>
   81f20:	f8dd 9000 	ldr.w	r9, [sp]
   81f24:	45b1      	cmp	r9, r6
   81f26:	d004      	beq.n	81f32 <setvbuf+0x17e>
   81f28:	4648      	mov	r0, r9
   81f2a:	f001 fca5 	bl	83878 <malloc>
   81f2e:	4607      	mov	r7, r0
   81f30:	b920      	cbnz	r0, 81f3c <setvbuf+0x188>
   81f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81f36:	f04f 35ff 	mov.w	r5, #4294967295
   81f3a:	e792      	b.n	81e62 <setvbuf+0xae>
   81f3c:	464e      	mov	r6, r9
   81f3e:	e783      	b.n	81e48 <setvbuf+0x94>
   81f40:	20070134 	.word	0x20070134

00081f44 <strlen>:
   81f44:	f020 0103 	bic.w	r1, r0, #3
   81f48:	f010 0003 	ands.w	r0, r0, #3
   81f4c:	f1c0 0000 	rsb	r0, r0, #0
   81f50:	f851 3b04 	ldr.w	r3, [r1], #4
   81f54:	f100 0c04 	add.w	ip, r0, #4
   81f58:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81f5c:	f06f 0200 	mvn.w	r2, #0
   81f60:	bf1c      	itt	ne
   81f62:	fa22 f20c 	lsrne.w	r2, r2, ip
   81f66:	4313      	orrne	r3, r2
   81f68:	f04f 0c01 	mov.w	ip, #1
   81f6c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81f70:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81f74:	eba3 020c 	sub.w	r2, r3, ip
   81f78:	ea22 0203 	bic.w	r2, r2, r3
   81f7c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81f80:	bf04      	itt	eq
   81f82:	f851 3b04 	ldreq.w	r3, [r1], #4
   81f86:	3004      	addeq	r0, #4
   81f88:	d0f4      	beq.n	81f74 <strlen+0x30>
   81f8a:	f1c2 0100 	rsb	r1, r2, #0
   81f8e:	ea02 0201 	and.w	r2, r2, r1
   81f92:	fab2 f282 	clz	r2, r2
   81f96:	f1c2 021f 	rsb	r2, r2, #31
   81f9a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   81f9e:	4770      	bx	lr

00081fa0 <__sprint_r.part.0>:
   81fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fa4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81fa6:	4693      	mov	fp, r2
   81fa8:	049c      	lsls	r4, r3, #18
   81faa:	d52f      	bpl.n	8200c <__sprint_r.part.0+0x6c>
   81fac:	6893      	ldr	r3, [r2, #8]
   81fae:	6812      	ldr	r2, [r2, #0]
   81fb0:	b353      	cbz	r3, 82008 <__sprint_r.part.0+0x68>
   81fb2:	460e      	mov	r6, r1
   81fb4:	4607      	mov	r7, r0
   81fb6:	f102 0908 	add.w	r9, r2, #8
   81fba:	e919 0420 	ldmdb	r9, {r5, sl}
   81fbe:	ea5f 089a 	movs.w	r8, sl, lsr #2
   81fc2:	d017      	beq.n	81ff4 <__sprint_r.part.0+0x54>
   81fc4:	2400      	movs	r4, #0
   81fc6:	3d04      	subs	r5, #4
   81fc8:	e001      	b.n	81fce <__sprint_r.part.0+0x2e>
   81fca:	45a0      	cmp	r8, r4
   81fcc:	d010      	beq.n	81ff0 <__sprint_r.part.0+0x50>
   81fce:	4632      	mov	r2, r6
   81fd0:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81fd4:	4638      	mov	r0, r7
   81fd6:	f001 f8b5 	bl	83144 <_fputwc_r>
   81fda:	1c43      	adds	r3, r0, #1
   81fdc:	f104 0401 	add.w	r4, r4, #1
   81fe0:	d1f3      	bne.n	81fca <__sprint_r.part.0+0x2a>
   81fe2:	2300      	movs	r3, #0
   81fe4:	f8cb 3008 	str.w	r3, [fp, #8]
   81fe8:	f8cb 3004 	str.w	r3, [fp, #4]
   81fec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ff0:	f8db 3008 	ldr.w	r3, [fp, #8]
   81ff4:	f02a 0a03 	bic.w	sl, sl, #3
   81ff8:	eba3 030a 	sub.w	r3, r3, sl
   81ffc:	f8cb 3008 	str.w	r3, [fp, #8]
   82000:	f109 0908 	add.w	r9, r9, #8
   82004:	2b00      	cmp	r3, #0
   82006:	d1d8      	bne.n	81fba <__sprint_r.part.0+0x1a>
   82008:	2000      	movs	r0, #0
   8200a:	e7ea      	b.n	81fe2 <__sprint_r.part.0+0x42>
   8200c:	f001 fa04 	bl	83418 <__sfvwrite_r>
   82010:	2300      	movs	r3, #0
   82012:	f8cb 3008 	str.w	r3, [fp, #8]
   82016:	f8cb 3004 	str.w	r3, [fp, #4]
   8201a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8201e:	bf00      	nop

00082020 <_vfiprintf_r>:
   82020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82024:	b0ad      	sub	sp, #180	; 0xb4
   82026:	461d      	mov	r5, r3
   82028:	468b      	mov	fp, r1
   8202a:	4690      	mov	r8, r2
   8202c:	9307      	str	r3, [sp, #28]
   8202e:	9006      	str	r0, [sp, #24]
   82030:	b118      	cbz	r0, 8203a <_vfiprintf_r+0x1a>
   82032:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82034:	2b00      	cmp	r3, #0
   82036:	f000 80f3 	beq.w	82220 <_vfiprintf_r+0x200>
   8203a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8203e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82042:	07df      	lsls	r7, r3, #31
   82044:	b281      	uxth	r1, r0
   82046:	d402      	bmi.n	8204e <_vfiprintf_r+0x2e>
   82048:	058e      	lsls	r6, r1, #22
   8204a:	f140 80fc 	bpl.w	82246 <_vfiprintf_r+0x226>
   8204e:	048c      	lsls	r4, r1, #18
   82050:	d40a      	bmi.n	82068 <_vfiprintf_r+0x48>
   82052:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82056:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   8205a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8205e:	f8ab 100c 	strh.w	r1, [fp, #12]
   82062:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   82066:	b289      	uxth	r1, r1
   82068:	0708      	lsls	r0, r1, #28
   8206a:	f140 80b3 	bpl.w	821d4 <_vfiprintf_r+0x1b4>
   8206e:	f8db 3010 	ldr.w	r3, [fp, #16]
   82072:	2b00      	cmp	r3, #0
   82074:	f000 80ae 	beq.w	821d4 <_vfiprintf_r+0x1b4>
   82078:	f001 031a 	and.w	r3, r1, #26
   8207c:	2b0a      	cmp	r3, #10
   8207e:	f000 80b5 	beq.w	821ec <_vfiprintf_r+0x1cc>
   82082:	2300      	movs	r3, #0
   82084:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   82088:	46d1      	mov	r9, sl
   8208a:	930b      	str	r3, [sp, #44]	; 0x2c
   8208c:	9303      	str	r3, [sp, #12]
   8208e:	9311      	str	r3, [sp, #68]	; 0x44
   82090:	9310      	str	r3, [sp, #64]	; 0x40
   82092:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   82096:	f8cd b010 	str.w	fp, [sp, #16]
   8209a:	f898 3000 	ldrb.w	r3, [r8]
   8209e:	4644      	mov	r4, r8
   820a0:	b1fb      	cbz	r3, 820e2 <_vfiprintf_r+0xc2>
   820a2:	2b25      	cmp	r3, #37	; 0x25
   820a4:	d102      	bne.n	820ac <_vfiprintf_r+0x8c>
   820a6:	e01c      	b.n	820e2 <_vfiprintf_r+0xc2>
   820a8:	2b25      	cmp	r3, #37	; 0x25
   820aa:	d003      	beq.n	820b4 <_vfiprintf_r+0x94>
   820ac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   820b0:	2b00      	cmp	r3, #0
   820b2:	d1f9      	bne.n	820a8 <_vfiprintf_r+0x88>
   820b4:	eba4 0508 	sub.w	r5, r4, r8
   820b8:	b19d      	cbz	r5, 820e2 <_vfiprintf_r+0xc2>
   820ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
   820bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   820be:	3301      	adds	r3, #1
   820c0:	442a      	add	r2, r5
   820c2:	2b07      	cmp	r3, #7
   820c4:	f8c9 8000 	str.w	r8, [r9]
   820c8:	f8c9 5004 	str.w	r5, [r9, #4]
   820cc:	9211      	str	r2, [sp, #68]	; 0x44
   820ce:	9310      	str	r3, [sp, #64]	; 0x40
   820d0:	dd7a      	ble.n	821c8 <_vfiprintf_r+0x1a8>
   820d2:	2a00      	cmp	r2, #0
   820d4:	f040 84b5 	bne.w	82a42 <_vfiprintf_r+0xa22>
   820d8:	46d1      	mov	r9, sl
   820da:	9b03      	ldr	r3, [sp, #12]
   820dc:	9210      	str	r2, [sp, #64]	; 0x40
   820de:	442b      	add	r3, r5
   820e0:	9303      	str	r3, [sp, #12]
   820e2:	7823      	ldrb	r3, [r4, #0]
   820e4:	2b00      	cmp	r3, #0
   820e6:	f000 83e5 	beq.w	828b4 <_vfiprintf_r+0x894>
   820ea:	2000      	movs	r0, #0
   820ec:	f04f 0300 	mov.w	r3, #0
   820f0:	f104 0801 	add.w	r8, r4, #1
   820f4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   820f8:	7862      	ldrb	r2, [r4, #1]
   820fa:	4606      	mov	r6, r0
   820fc:	4605      	mov	r5, r0
   820fe:	4603      	mov	r3, r0
   82100:	f04f 34ff 	mov.w	r4, #4294967295
   82104:	f108 0801 	add.w	r8, r8, #1
   82108:	f1a2 0120 	sub.w	r1, r2, #32
   8210c:	2958      	cmp	r1, #88	; 0x58
   8210e:	f200 82d9 	bhi.w	826c4 <_vfiprintf_r+0x6a4>
   82112:	e8df f011 	tbh	[pc, r1, lsl #1]
   82116:	0228      	.short	0x0228
   82118:	02d702d7 	.word	0x02d702d7
   8211c:	02d70230 	.word	0x02d70230
   82120:	02d702d7 	.word	0x02d702d7
   82124:	02d702d7 	.word	0x02d702d7
   82128:	00a002d7 	.word	0x00a002d7
   8212c:	02d70288 	.word	0x02d70288
   82130:	02b800a8 	.word	0x02b800a8
   82134:	01a602d7 	.word	0x01a602d7
   82138:	01ab01ab 	.word	0x01ab01ab
   8213c:	01ab01ab 	.word	0x01ab01ab
   82140:	01ab01ab 	.word	0x01ab01ab
   82144:	01ab01ab 	.word	0x01ab01ab
   82148:	02d701ab 	.word	0x02d701ab
   8214c:	02d702d7 	.word	0x02d702d7
   82150:	02d702d7 	.word	0x02d702d7
   82154:	02d702d7 	.word	0x02d702d7
   82158:	02d702d7 	.word	0x02d702d7
   8215c:	01b902d7 	.word	0x01b902d7
   82160:	02d702d7 	.word	0x02d702d7
   82164:	02d702d7 	.word	0x02d702d7
   82168:	02d702d7 	.word	0x02d702d7
   8216c:	02d702d7 	.word	0x02d702d7
   82170:	02d702d7 	.word	0x02d702d7
   82174:	02d7019e 	.word	0x02d7019e
   82178:	02d702d7 	.word	0x02d702d7
   8217c:	02d702d7 	.word	0x02d702d7
   82180:	02d701a2 	.word	0x02d701a2
   82184:	025a02d7 	.word	0x025a02d7
   82188:	02d702d7 	.word	0x02d702d7
   8218c:	02d702d7 	.word	0x02d702d7
   82190:	02d702d7 	.word	0x02d702d7
   82194:	02d702d7 	.word	0x02d702d7
   82198:	02d702d7 	.word	0x02d702d7
   8219c:	02220261 	.word	0x02220261
   821a0:	02d702d7 	.word	0x02d702d7
   821a4:	027602d7 	.word	0x027602d7
   821a8:	02d70222 	.word	0x02d70222
   821ac:	027b02d7 	.word	0x027b02d7
   821b0:	01fc02d7 	.word	0x01fc02d7
   821b4:	02100189 	.word	0x02100189
   821b8:	02d702d2 	.word	0x02d702d2
   821bc:	02d70295 	.word	0x02d70295
   821c0:	02d700ad 	.word	0x02d700ad
   821c4:	023502d7 	.word	0x023502d7
   821c8:	f109 0908 	add.w	r9, r9, #8
   821cc:	9b03      	ldr	r3, [sp, #12]
   821ce:	442b      	add	r3, r5
   821d0:	9303      	str	r3, [sp, #12]
   821d2:	e786      	b.n	820e2 <_vfiprintf_r+0xc2>
   821d4:	4659      	mov	r1, fp
   821d6:	9806      	ldr	r0, [sp, #24]
   821d8:	f000 fdaa 	bl	82d30 <__swsetup_r>
   821dc:	bb18      	cbnz	r0, 82226 <_vfiprintf_r+0x206>
   821de:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   821e2:	f001 031a 	and.w	r3, r1, #26
   821e6:	2b0a      	cmp	r3, #10
   821e8:	f47f af4b 	bne.w	82082 <_vfiprintf_r+0x62>
   821ec:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   821f0:	2b00      	cmp	r3, #0
   821f2:	f6ff af46 	blt.w	82082 <_vfiprintf_r+0x62>
   821f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   821fa:	07db      	lsls	r3, r3, #31
   821fc:	d405      	bmi.n	8220a <_vfiprintf_r+0x1ea>
   821fe:	058f      	lsls	r7, r1, #22
   82200:	d403      	bmi.n	8220a <_vfiprintf_r+0x1ea>
   82202:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82206:	f001 fabd 	bl	83784 <__retarget_lock_release_recursive>
   8220a:	462b      	mov	r3, r5
   8220c:	4642      	mov	r2, r8
   8220e:	4659      	mov	r1, fp
   82210:	9806      	ldr	r0, [sp, #24]
   82212:	f000 fd49 	bl	82ca8 <__sbprintf>
   82216:	9003      	str	r0, [sp, #12]
   82218:	9803      	ldr	r0, [sp, #12]
   8221a:	b02d      	add	sp, #180	; 0xb4
   8221c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82220:	f000 feee 	bl	83000 <__sinit>
   82224:	e709      	b.n	8203a <_vfiprintf_r+0x1a>
   82226:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8222a:	07d9      	lsls	r1, r3, #31
   8222c:	d404      	bmi.n	82238 <_vfiprintf_r+0x218>
   8222e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82232:	059a      	lsls	r2, r3, #22
   82234:	f140 84ae 	bpl.w	82b94 <_vfiprintf_r+0xb74>
   82238:	f04f 33ff 	mov.w	r3, #4294967295
   8223c:	9303      	str	r3, [sp, #12]
   8223e:	9803      	ldr	r0, [sp, #12]
   82240:	b02d      	add	sp, #180	; 0xb4
   82242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82246:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8224a:	f001 fa99 	bl	83780 <__retarget_lock_acquire_recursive>
   8224e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82252:	b281      	uxth	r1, r0
   82254:	e6fb      	b.n	8204e <_vfiprintf_r+0x2e>
   82256:	9907      	ldr	r1, [sp, #28]
   82258:	460a      	mov	r2, r1
   8225a:	680d      	ldr	r5, [r1, #0]
   8225c:	3204      	adds	r2, #4
   8225e:	2d00      	cmp	r5, #0
   82260:	9207      	str	r2, [sp, #28]
   82262:	da02      	bge.n	8226a <_vfiprintf_r+0x24a>
   82264:	426d      	negs	r5, r5
   82266:	f043 0304 	orr.w	r3, r3, #4
   8226a:	f898 2000 	ldrb.w	r2, [r8]
   8226e:	e749      	b.n	82104 <_vfiprintf_r+0xe4>
   82270:	9508      	str	r5, [sp, #32]
   82272:	069e      	lsls	r6, r3, #26
   82274:	f100 845a 	bmi.w	82b2c <_vfiprintf_r+0xb0c>
   82278:	9907      	ldr	r1, [sp, #28]
   8227a:	06dd      	lsls	r5, r3, #27
   8227c:	460a      	mov	r2, r1
   8227e:	f100 83ef 	bmi.w	82a60 <_vfiprintf_r+0xa40>
   82282:	0658      	lsls	r0, r3, #25
   82284:	f140 83ec 	bpl.w	82a60 <_vfiprintf_r+0xa40>
   82288:	2700      	movs	r7, #0
   8228a:	2201      	movs	r2, #1
   8228c:	880e      	ldrh	r6, [r1, #0]
   8228e:	3104      	adds	r1, #4
   82290:	9107      	str	r1, [sp, #28]
   82292:	f04f 0100 	mov.w	r1, #0
   82296:	2500      	movs	r5, #0
   82298:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   8229c:	1c61      	adds	r1, r4, #1
   8229e:	f000 8117 	beq.w	824d0 <_vfiprintf_r+0x4b0>
   822a2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   822a6:	9102      	str	r1, [sp, #8]
   822a8:	ea56 0107 	orrs.w	r1, r6, r7
   822ac:	f040 8115 	bne.w	824da <_vfiprintf_r+0x4ba>
   822b0:	2c00      	cmp	r4, #0
   822b2:	f040 835b 	bne.w	8296c <_vfiprintf_r+0x94c>
   822b6:	2a00      	cmp	r2, #0
   822b8:	f040 83b6 	bne.w	82a28 <_vfiprintf_r+0xa08>
   822bc:	f013 0301 	ands.w	r3, r3, #1
   822c0:	9305      	str	r3, [sp, #20]
   822c2:	f000 8455 	beq.w	82b70 <_vfiprintf_r+0xb50>
   822c6:	2330      	movs	r3, #48	; 0x30
   822c8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   822cc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   822d0:	9b05      	ldr	r3, [sp, #20]
   822d2:	42a3      	cmp	r3, r4
   822d4:	bfb8      	it	lt
   822d6:	4623      	movlt	r3, r4
   822d8:	9301      	str	r3, [sp, #4]
   822da:	b10d      	cbz	r5, 822e0 <_vfiprintf_r+0x2c0>
   822dc:	3301      	adds	r3, #1
   822de:	9301      	str	r3, [sp, #4]
   822e0:	9b02      	ldr	r3, [sp, #8]
   822e2:	f013 0302 	ands.w	r3, r3, #2
   822e6:	9309      	str	r3, [sp, #36]	; 0x24
   822e8:	d002      	beq.n	822f0 <_vfiprintf_r+0x2d0>
   822ea:	9b01      	ldr	r3, [sp, #4]
   822ec:	3302      	adds	r3, #2
   822ee:	9301      	str	r3, [sp, #4]
   822f0:	9b02      	ldr	r3, [sp, #8]
   822f2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   822f6:	930a      	str	r3, [sp, #40]	; 0x28
   822f8:	f040 8215 	bne.w	82726 <_vfiprintf_r+0x706>
   822fc:	9b08      	ldr	r3, [sp, #32]
   822fe:	9a01      	ldr	r2, [sp, #4]
   82300:	1a9d      	subs	r5, r3, r2
   82302:	2d00      	cmp	r5, #0
   82304:	f340 820f 	ble.w	82726 <_vfiprintf_r+0x706>
   82308:	2d10      	cmp	r5, #16
   8230a:	f340 8484 	ble.w	82c16 <_vfiprintf_r+0xbf6>
   8230e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   82310:	46ce      	mov	lr, r9
   82312:	2710      	movs	r7, #16
   82314:	46a1      	mov	r9, r4
   82316:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82318:	4ec5      	ldr	r6, [pc, #788]	; (82630 <_vfiprintf_r+0x610>)
   8231a:	4619      	mov	r1, r3
   8231c:	9c06      	ldr	r4, [sp, #24]
   8231e:	e007      	b.n	82330 <_vfiprintf_r+0x310>
   82320:	f101 0c02 	add.w	ip, r1, #2
   82324:	4601      	mov	r1, r0
   82326:	f10e 0e08 	add.w	lr, lr, #8
   8232a:	3d10      	subs	r5, #16
   8232c:	2d10      	cmp	r5, #16
   8232e:	dd11      	ble.n	82354 <_vfiprintf_r+0x334>
   82330:	1c48      	adds	r0, r1, #1
   82332:	3210      	adds	r2, #16
   82334:	2807      	cmp	r0, #7
   82336:	9211      	str	r2, [sp, #68]	; 0x44
   82338:	e88e 00c0 	stmia.w	lr, {r6, r7}
   8233c:	9010      	str	r0, [sp, #64]	; 0x40
   8233e:	ddef      	ble.n	82320 <_vfiprintf_r+0x300>
   82340:	2a00      	cmp	r2, #0
   82342:	f040 81d9 	bne.w	826f8 <_vfiprintf_r+0x6d8>
   82346:	3d10      	subs	r5, #16
   82348:	2d10      	cmp	r5, #16
   8234a:	4611      	mov	r1, r2
   8234c:	f04f 0c01 	mov.w	ip, #1
   82350:	46d6      	mov	lr, sl
   82352:	dced      	bgt.n	82330 <_vfiprintf_r+0x310>
   82354:	464c      	mov	r4, r9
   82356:	4661      	mov	r1, ip
   82358:	46f1      	mov	r9, lr
   8235a:	442a      	add	r2, r5
   8235c:	2907      	cmp	r1, #7
   8235e:	9211      	str	r2, [sp, #68]	; 0x44
   82360:	f8c9 6000 	str.w	r6, [r9]
   82364:	f8c9 5004 	str.w	r5, [r9, #4]
   82368:	9110      	str	r1, [sp, #64]	; 0x40
   8236a:	f300 82eb 	bgt.w	82944 <_vfiprintf_r+0x924>
   8236e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82372:	f109 0908 	add.w	r9, r9, #8
   82376:	1c48      	adds	r0, r1, #1
   82378:	2d00      	cmp	r5, #0
   8237a:	f040 81dc 	bne.w	82736 <_vfiprintf_r+0x716>
   8237e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82380:	2b00      	cmp	r3, #0
   82382:	f000 81f6 	beq.w	82772 <_vfiprintf_r+0x752>
   82386:	2102      	movs	r1, #2
   82388:	ab0e      	add	r3, sp, #56	; 0x38
   8238a:	440a      	add	r2, r1
   8238c:	2807      	cmp	r0, #7
   8238e:	9211      	str	r2, [sp, #68]	; 0x44
   82390:	9010      	str	r0, [sp, #64]	; 0x40
   82392:	f8c9 1004 	str.w	r1, [r9, #4]
   82396:	f8c9 3000 	str.w	r3, [r9]
   8239a:	f340 81e6 	ble.w	8276a <_vfiprintf_r+0x74a>
   8239e:	2a00      	cmp	r2, #0
   823a0:	f040 8395 	bne.w	82ace <_vfiprintf_r+0xaae>
   823a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   823a6:	2001      	movs	r0, #1
   823a8:	2b80      	cmp	r3, #128	; 0x80
   823aa:	4611      	mov	r1, r2
   823ac:	46d1      	mov	r9, sl
   823ae:	f040 81e4 	bne.w	8277a <_vfiprintf_r+0x75a>
   823b2:	9b08      	ldr	r3, [sp, #32]
   823b4:	9d01      	ldr	r5, [sp, #4]
   823b6:	1b5e      	subs	r6, r3, r5
   823b8:	2e00      	cmp	r6, #0
   823ba:	f340 81de 	ble.w	8277a <_vfiprintf_r+0x75a>
   823be:	2e10      	cmp	r6, #16
   823c0:	f340 843c 	ble.w	82c3c <_vfiprintf_r+0xc1c>
   823c4:	46cc      	mov	ip, r9
   823c6:	2710      	movs	r7, #16
   823c8:	46a1      	mov	r9, r4
   823ca:	4d9a      	ldr	r5, [pc, #616]	; (82634 <_vfiprintf_r+0x614>)
   823cc:	9c06      	ldr	r4, [sp, #24]
   823ce:	e007      	b.n	823e0 <_vfiprintf_r+0x3c0>
   823d0:	f101 0e02 	add.w	lr, r1, #2
   823d4:	4601      	mov	r1, r0
   823d6:	f10c 0c08 	add.w	ip, ip, #8
   823da:	3e10      	subs	r6, #16
   823dc:	2e10      	cmp	r6, #16
   823de:	dd11      	ble.n	82404 <_vfiprintf_r+0x3e4>
   823e0:	1c48      	adds	r0, r1, #1
   823e2:	3210      	adds	r2, #16
   823e4:	2807      	cmp	r0, #7
   823e6:	9211      	str	r2, [sp, #68]	; 0x44
   823e8:	e88c 00a0 	stmia.w	ip, {r5, r7}
   823ec:	9010      	str	r0, [sp, #64]	; 0x40
   823ee:	ddef      	ble.n	823d0 <_vfiprintf_r+0x3b0>
   823f0:	2a00      	cmp	r2, #0
   823f2:	f040 829b 	bne.w	8292c <_vfiprintf_r+0x90c>
   823f6:	3e10      	subs	r6, #16
   823f8:	2e10      	cmp	r6, #16
   823fa:	f04f 0e01 	mov.w	lr, #1
   823fe:	4611      	mov	r1, r2
   82400:	46d4      	mov	ip, sl
   82402:	dced      	bgt.n	823e0 <_vfiprintf_r+0x3c0>
   82404:	464c      	mov	r4, r9
   82406:	46e1      	mov	r9, ip
   82408:	4432      	add	r2, r6
   8240a:	f1be 0f07 	cmp.w	lr, #7
   8240e:	9211      	str	r2, [sp, #68]	; 0x44
   82410:	e889 0060 	stmia.w	r9, {r5, r6}
   82414:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   82418:	f300 8366 	bgt.w	82ae8 <_vfiprintf_r+0xac8>
   8241c:	f109 0908 	add.w	r9, r9, #8
   82420:	f10e 0001 	add.w	r0, lr, #1
   82424:	4671      	mov	r1, lr
   82426:	e1a8      	b.n	8277a <_vfiprintf_r+0x75a>
   82428:	9508      	str	r5, [sp, #32]
   8242a:	f013 0220 	ands.w	r2, r3, #32
   8242e:	f040 8389 	bne.w	82b44 <_vfiprintf_r+0xb24>
   82432:	f013 0110 	ands.w	r1, r3, #16
   82436:	f040 8319 	bne.w	82a6c <_vfiprintf_r+0xa4c>
   8243a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   8243e:	f000 8315 	beq.w	82a6c <_vfiprintf_r+0xa4c>
   82442:	9807      	ldr	r0, [sp, #28]
   82444:	460a      	mov	r2, r1
   82446:	4601      	mov	r1, r0
   82448:	3104      	adds	r1, #4
   8244a:	8806      	ldrh	r6, [r0, #0]
   8244c:	2700      	movs	r7, #0
   8244e:	9107      	str	r1, [sp, #28]
   82450:	e71f      	b.n	82292 <_vfiprintf_r+0x272>
   82452:	9508      	str	r5, [sp, #32]
   82454:	f043 0310 	orr.w	r3, r3, #16
   82458:	e7e7      	b.n	8242a <_vfiprintf_r+0x40a>
   8245a:	9508      	str	r5, [sp, #32]
   8245c:	f043 0310 	orr.w	r3, r3, #16
   82460:	e707      	b.n	82272 <_vfiprintf_r+0x252>
   82462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82466:	f898 2000 	ldrb.w	r2, [r8]
   8246a:	e64b      	b.n	82104 <_vfiprintf_r+0xe4>
   8246c:	2500      	movs	r5, #0
   8246e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82472:	f818 2b01 	ldrb.w	r2, [r8], #1
   82476:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8247a:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   8247e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82482:	2909      	cmp	r1, #9
   82484:	d9f5      	bls.n	82472 <_vfiprintf_r+0x452>
   82486:	e63f      	b.n	82108 <_vfiprintf_r+0xe8>
   82488:	9508      	str	r5, [sp, #32]
   8248a:	2800      	cmp	r0, #0
   8248c:	f040 8402 	bne.w	82c94 <_vfiprintf_r+0xc74>
   82490:	f043 0310 	orr.w	r3, r3, #16
   82494:	069e      	lsls	r6, r3, #26
   82496:	f100 833d 	bmi.w	82b14 <_vfiprintf_r+0xaf4>
   8249a:	9907      	ldr	r1, [sp, #28]
   8249c:	06dd      	lsls	r5, r3, #27
   8249e:	460a      	mov	r2, r1
   824a0:	f100 82f0 	bmi.w	82a84 <_vfiprintf_r+0xa64>
   824a4:	0658      	lsls	r0, r3, #25
   824a6:	f140 82ed 	bpl.w	82a84 <_vfiprintf_r+0xa64>
   824aa:	f9b1 6000 	ldrsh.w	r6, [r1]
   824ae:	3204      	adds	r2, #4
   824b0:	17f7      	asrs	r7, r6, #31
   824b2:	4630      	mov	r0, r6
   824b4:	4639      	mov	r1, r7
   824b6:	9207      	str	r2, [sp, #28]
   824b8:	2800      	cmp	r0, #0
   824ba:	f171 0200 	sbcs.w	r2, r1, #0
   824be:	f2c0 835a 	blt.w	82b76 <_vfiprintf_r+0xb56>
   824c2:	1c61      	adds	r1, r4, #1
   824c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   824c8:	f04f 0201 	mov.w	r2, #1
   824cc:	f47f aee9 	bne.w	822a2 <_vfiprintf_r+0x282>
   824d0:	ea56 0107 	orrs.w	r1, r6, r7
   824d4:	f000 824b 	beq.w	8296e <_vfiprintf_r+0x94e>
   824d8:	9302      	str	r3, [sp, #8]
   824da:	2a01      	cmp	r2, #1
   824dc:	f000 828a 	beq.w	829f4 <_vfiprintf_r+0x9d4>
   824e0:	2a02      	cmp	r2, #2
   824e2:	f040 825a 	bne.w	8299a <_vfiprintf_r+0x97a>
   824e6:	46d3      	mov	fp, sl
   824e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   824ea:	0933      	lsrs	r3, r6, #4
   824ec:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   824f0:	0939      	lsrs	r1, r7, #4
   824f2:	f006 020f 	and.w	r2, r6, #15
   824f6:	460f      	mov	r7, r1
   824f8:	461e      	mov	r6, r3
   824fa:	5c83      	ldrb	r3, [r0, r2]
   824fc:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   82500:	ea56 0307 	orrs.w	r3, r6, r7
   82504:	d1f1      	bne.n	824ea <_vfiprintf_r+0x4ca>
   82506:	ebaa 030b 	sub.w	r3, sl, fp
   8250a:	9305      	str	r3, [sp, #20]
   8250c:	e6e0      	b.n	822d0 <_vfiprintf_r+0x2b0>
   8250e:	2800      	cmp	r0, #0
   82510:	f040 83bd 	bne.w	82c8e <_vfiprintf_r+0xc6e>
   82514:	0699      	lsls	r1, r3, #26
   82516:	f100 8359 	bmi.w	82bcc <_vfiprintf_r+0xbac>
   8251a:	06da      	lsls	r2, r3, #27
   8251c:	f100 80e5 	bmi.w	826ea <_vfiprintf_r+0x6ca>
   82520:	065b      	lsls	r3, r3, #25
   82522:	f140 80e2 	bpl.w	826ea <_vfiprintf_r+0x6ca>
   82526:	9a07      	ldr	r2, [sp, #28]
   82528:	6813      	ldr	r3, [r2, #0]
   8252a:	3204      	adds	r2, #4
   8252c:	9207      	str	r2, [sp, #28]
   8252e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   82532:	801a      	strh	r2, [r3, #0]
   82534:	e5b1      	b.n	8209a <_vfiprintf_r+0x7a>
   82536:	2278      	movs	r2, #120	; 0x78
   82538:	2130      	movs	r1, #48	; 0x30
   8253a:	9508      	str	r5, [sp, #32]
   8253c:	9d07      	ldr	r5, [sp, #28]
   8253e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   82542:	1d2a      	adds	r2, r5, #4
   82544:	9207      	str	r2, [sp, #28]
   82546:	4a3c      	ldr	r2, [pc, #240]	; (82638 <_vfiprintf_r+0x618>)
   82548:	682e      	ldr	r6, [r5, #0]
   8254a:	920b      	str	r2, [sp, #44]	; 0x2c
   8254c:	f043 0302 	orr.w	r3, r3, #2
   82550:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82554:	2700      	movs	r7, #0
   82556:	2202      	movs	r2, #2
   82558:	e69b      	b.n	82292 <_vfiprintf_r+0x272>
   8255a:	9508      	str	r5, [sp, #32]
   8255c:	2800      	cmp	r0, #0
   8255e:	d099      	beq.n	82494 <_vfiprintf_r+0x474>
   82560:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82564:	e796      	b.n	82494 <_vfiprintf_r+0x474>
   82566:	f898 2000 	ldrb.w	r2, [r8]
   8256a:	2e00      	cmp	r6, #0
   8256c:	f47f adca 	bne.w	82104 <_vfiprintf_r+0xe4>
   82570:	2001      	movs	r0, #1
   82572:	2620      	movs	r6, #32
   82574:	e5c6      	b.n	82104 <_vfiprintf_r+0xe4>
   82576:	f043 0301 	orr.w	r3, r3, #1
   8257a:	f898 2000 	ldrb.w	r2, [r8]
   8257e:	e5c1      	b.n	82104 <_vfiprintf_r+0xe4>
   82580:	9508      	str	r5, [sp, #32]
   82582:	2800      	cmp	r0, #0
   82584:	f040 8380 	bne.w	82c88 <_vfiprintf_r+0xc68>
   82588:	492b      	ldr	r1, [pc, #172]	; (82638 <_vfiprintf_r+0x618>)
   8258a:	910b      	str	r1, [sp, #44]	; 0x2c
   8258c:	069f      	lsls	r7, r3, #26
   8258e:	f100 82e5 	bmi.w	82b5c <_vfiprintf_r+0xb3c>
   82592:	9807      	ldr	r0, [sp, #28]
   82594:	06de      	lsls	r6, r3, #27
   82596:	4601      	mov	r1, r0
   82598:	f100 826f 	bmi.w	82a7a <_vfiprintf_r+0xa5a>
   8259c:	065d      	lsls	r5, r3, #25
   8259e:	f140 826c 	bpl.w	82a7a <_vfiprintf_r+0xa5a>
   825a2:	2700      	movs	r7, #0
   825a4:	3104      	adds	r1, #4
   825a6:	8806      	ldrh	r6, [r0, #0]
   825a8:	9107      	str	r1, [sp, #28]
   825aa:	07d8      	lsls	r0, r3, #31
   825ac:	f140 8220 	bpl.w	829f0 <_vfiprintf_r+0x9d0>
   825b0:	ea56 0107 	orrs.w	r1, r6, r7
   825b4:	f000 821c 	beq.w	829f0 <_vfiprintf_r+0x9d0>
   825b8:	2130      	movs	r1, #48	; 0x30
   825ba:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   825be:	f043 0302 	orr.w	r3, r3, #2
   825c2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   825c6:	2202      	movs	r2, #2
   825c8:	e663      	b.n	82292 <_vfiprintf_r+0x272>
   825ca:	9508      	str	r5, [sp, #32]
   825cc:	2800      	cmp	r0, #0
   825ce:	f040 8355 	bne.w	82c7c <_vfiprintf_r+0xc5c>
   825d2:	491a      	ldr	r1, [pc, #104]	; (8263c <_vfiprintf_r+0x61c>)
   825d4:	910b      	str	r1, [sp, #44]	; 0x2c
   825d6:	e7d9      	b.n	8258c <_vfiprintf_r+0x56c>
   825d8:	2201      	movs	r2, #1
   825da:	9807      	ldr	r0, [sp, #28]
   825dc:	4611      	mov	r1, r2
   825de:	9201      	str	r2, [sp, #4]
   825e0:	6802      	ldr	r2, [r0, #0]
   825e2:	f04f 0400 	mov.w	r4, #0
   825e6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   825ea:	4602      	mov	r2, r0
   825ec:	3204      	adds	r2, #4
   825ee:	9508      	str	r5, [sp, #32]
   825f0:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   825f4:	9105      	str	r1, [sp, #20]
   825f6:	9207      	str	r2, [sp, #28]
   825f8:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   825fc:	9302      	str	r3, [sp, #8]
   825fe:	2400      	movs	r4, #0
   82600:	e66e      	b.n	822e0 <_vfiprintf_r+0x2c0>
   82602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82606:	f898 2000 	ldrb.w	r2, [r8]
   8260a:	e57b      	b.n	82104 <_vfiprintf_r+0xe4>
   8260c:	f898 2000 	ldrb.w	r2, [r8]
   82610:	2a6c      	cmp	r2, #108	; 0x6c
   82612:	bf03      	ittte	eq
   82614:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82618:	f043 0320 	orreq.w	r3, r3, #32
   8261c:	f108 0801 	addeq.w	r8, r8, #1
   82620:	f043 0310 	orrne.w	r3, r3, #16
   82624:	e56e      	b.n	82104 <_vfiprintf_r+0xe4>
   82626:	f898 2000 	ldrb.w	r2, [r8]
   8262a:	2001      	movs	r0, #1
   8262c:	262b      	movs	r6, #43	; 0x2b
   8262e:	e569      	b.n	82104 <_vfiprintf_r+0xe4>
   82630:	00084bf0 	.word	0x00084bf0
   82634:	00084c00 	.word	0x00084c00
   82638:	00084bd4 	.word	0x00084bd4
   8263c:	00084bc0 	.word	0x00084bc0
   82640:	f04f 0200 	mov.w	r2, #0
   82644:	9907      	ldr	r1, [sp, #28]
   82646:	9508      	str	r5, [sp, #32]
   82648:	f8d1 b000 	ldr.w	fp, [r1]
   8264c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82650:	1d0d      	adds	r5, r1, #4
   82652:	f1bb 0f00 	cmp.w	fp, #0
   82656:	f000 82e4 	beq.w	82c22 <_vfiprintf_r+0xc02>
   8265a:	1c67      	adds	r7, r4, #1
   8265c:	f000 82c3 	beq.w	82be6 <_vfiprintf_r+0xbc6>
   82660:	4622      	mov	r2, r4
   82662:	2100      	movs	r1, #0
   82664:	4658      	mov	r0, fp
   82666:	9301      	str	r3, [sp, #4]
   82668:	f001 fbc6 	bl	83df8 <memchr>
   8266c:	9b01      	ldr	r3, [sp, #4]
   8266e:	2800      	cmp	r0, #0
   82670:	f000 82e8 	beq.w	82c44 <_vfiprintf_r+0xc24>
   82674:	eba0 020b 	sub.w	r2, r0, fp
   82678:	9507      	str	r5, [sp, #28]
   8267a:	9205      	str	r2, [sp, #20]
   8267c:	9302      	str	r3, [sp, #8]
   8267e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82682:	2400      	movs	r4, #0
   82684:	e624      	b.n	822d0 <_vfiprintf_r+0x2b0>
   82686:	f898 2000 	ldrb.w	r2, [r8]
   8268a:	f108 0701 	add.w	r7, r8, #1
   8268e:	2a2a      	cmp	r2, #42	; 0x2a
   82690:	f000 82e9 	beq.w	82c66 <_vfiprintf_r+0xc46>
   82694:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82698:	2909      	cmp	r1, #9
   8269a:	46b8      	mov	r8, r7
   8269c:	f04f 0400 	mov.w	r4, #0
   826a0:	f63f ad32 	bhi.w	82108 <_vfiprintf_r+0xe8>
   826a4:	f818 2b01 	ldrb.w	r2, [r8], #1
   826a8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   826ac:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   826b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   826b4:	2909      	cmp	r1, #9
   826b6:	d9f5      	bls.n	826a4 <_vfiprintf_r+0x684>
   826b8:	e526      	b.n	82108 <_vfiprintf_r+0xe8>
   826ba:	f043 0320 	orr.w	r3, r3, #32
   826be:	f898 2000 	ldrb.w	r2, [r8]
   826c2:	e51f      	b.n	82104 <_vfiprintf_r+0xe4>
   826c4:	9508      	str	r5, [sp, #32]
   826c6:	2800      	cmp	r0, #0
   826c8:	f040 82db 	bne.w	82c82 <_vfiprintf_r+0xc62>
   826cc:	2a00      	cmp	r2, #0
   826ce:	f000 80f1 	beq.w	828b4 <_vfiprintf_r+0x894>
   826d2:	2101      	movs	r1, #1
   826d4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   826d8:	f04f 0200 	mov.w	r2, #0
   826dc:	9101      	str	r1, [sp, #4]
   826de:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   826e2:	9105      	str	r1, [sp, #20]
   826e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   826e8:	e788      	b.n	825fc <_vfiprintf_r+0x5dc>
   826ea:	9a07      	ldr	r2, [sp, #28]
   826ec:	6813      	ldr	r3, [r2, #0]
   826ee:	3204      	adds	r2, #4
   826f0:	9207      	str	r2, [sp, #28]
   826f2:	9a03      	ldr	r2, [sp, #12]
   826f4:	601a      	str	r2, [r3, #0]
   826f6:	e4d0      	b.n	8209a <_vfiprintf_r+0x7a>
   826f8:	aa0f      	add	r2, sp, #60	; 0x3c
   826fa:	9904      	ldr	r1, [sp, #16]
   826fc:	4620      	mov	r0, r4
   826fe:	f7ff fc4f 	bl	81fa0 <__sprint_r.part.0>
   82702:	2800      	cmp	r0, #0
   82704:	f040 8143 	bne.w	8298e <_vfiprintf_r+0x96e>
   82708:	9910      	ldr	r1, [sp, #64]	; 0x40
   8270a:	46d6      	mov	lr, sl
   8270c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8270e:	f101 0c01 	add.w	ip, r1, #1
   82712:	e60a      	b.n	8232a <_vfiprintf_r+0x30a>
   82714:	aa0f      	add	r2, sp, #60	; 0x3c
   82716:	9904      	ldr	r1, [sp, #16]
   82718:	9806      	ldr	r0, [sp, #24]
   8271a:	f7ff fc41 	bl	81fa0 <__sprint_r.part.0>
   8271e:	2800      	cmp	r0, #0
   82720:	f040 8135 	bne.w	8298e <_vfiprintf_r+0x96e>
   82724:	46d1      	mov	r9, sl
   82726:	9910      	ldr	r1, [sp, #64]	; 0x40
   82728:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8272c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8272e:	1c48      	adds	r0, r1, #1
   82730:	2d00      	cmp	r5, #0
   82732:	f43f ae24 	beq.w	8237e <_vfiprintf_r+0x35e>
   82736:	2101      	movs	r1, #1
   82738:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8273c:	440a      	add	r2, r1
   8273e:	2807      	cmp	r0, #7
   82740:	9211      	str	r2, [sp, #68]	; 0x44
   82742:	9010      	str	r0, [sp, #64]	; 0x40
   82744:	f8c9 1004 	str.w	r1, [r9, #4]
   82748:	f8c9 5000 	str.w	r5, [r9]
   8274c:	f340 8109 	ble.w	82962 <_vfiprintf_r+0x942>
   82750:	2a00      	cmp	r2, #0
   82752:	f040 81af 	bne.w	82ab4 <_vfiprintf_r+0xa94>
   82756:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82758:	2b00      	cmp	r3, #0
   8275a:	f43f ae23 	beq.w	823a4 <_vfiprintf_r+0x384>
   8275e:	2202      	movs	r2, #2
   82760:	4608      	mov	r0, r1
   82762:	46d1      	mov	r9, sl
   82764:	ab0e      	add	r3, sp, #56	; 0x38
   82766:	921d      	str	r2, [sp, #116]	; 0x74
   82768:	931c      	str	r3, [sp, #112]	; 0x70
   8276a:	4601      	mov	r1, r0
   8276c:	f109 0908 	add.w	r9, r9, #8
   82770:	3001      	adds	r0, #1
   82772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82774:	2b80      	cmp	r3, #128	; 0x80
   82776:	f43f ae1c 	beq.w	823b2 <_vfiprintf_r+0x392>
   8277a:	9b05      	ldr	r3, [sp, #20]
   8277c:	1ae4      	subs	r4, r4, r3
   8277e:	2c00      	cmp	r4, #0
   82780:	dd2f      	ble.n	827e2 <_vfiprintf_r+0x7c2>
   82782:	2c10      	cmp	r4, #16
   82784:	f340 8220 	ble.w	82bc8 <_vfiprintf_r+0xba8>
   82788:	46ce      	mov	lr, r9
   8278a:	2610      	movs	r6, #16
   8278c:	4db2      	ldr	r5, [pc, #712]	; (82a58 <_vfiprintf_r+0xa38>)
   8278e:	9f06      	ldr	r7, [sp, #24]
   82790:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82794:	e006      	b.n	827a4 <_vfiprintf_r+0x784>
   82796:	1c88      	adds	r0, r1, #2
   82798:	4619      	mov	r1, r3
   8279a:	f10e 0e08 	add.w	lr, lr, #8
   8279e:	3c10      	subs	r4, #16
   827a0:	2c10      	cmp	r4, #16
   827a2:	dd10      	ble.n	827c6 <_vfiprintf_r+0x7a6>
   827a4:	1c4b      	adds	r3, r1, #1
   827a6:	3210      	adds	r2, #16
   827a8:	2b07      	cmp	r3, #7
   827aa:	9211      	str	r2, [sp, #68]	; 0x44
   827ac:	e88e 0060 	stmia.w	lr, {r5, r6}
   827b0:	9310      	str	r3, [sp, #64]	; 0x40
   827b2:	ddf0      	ble.n	82796 <_vfiprintf_r+0x776>
   827b4:	2a00      	cmp	r2, #0
   827b6:	d165      	bne.n	82884 <_vfiprintf_r+0x864>
   827b8:	3c10      	subs	r4, #16
   827ba:	2c10      	cmp	r4, #16
   827bc:	f04f 0001 	mov.w	r0, #1
   827c0:	4611      	mov	r1, r2
   827c2:	46d6      	mov	lr, sl
   827c4:	dcee      	bgt.n	827a4 <_vfiprintf_r+0x784>
   827c6:	46f1      	mov	r9, lr
   827c8:	4422      	add	r2, r4
   827ca:	2807      	cmp	r0, #7
   827cc:	9211      	str	r2, [sp, #68]	; 0x44
   827ce:	f8c9 5000 	str.w	r5, [r9]
   827d2:	f8c9 4004 	str.w	r4, [r9, #4]
   827d6:	9010      	str	r0, [sp, #64]	; 0x40
   827d8:	f300 8085 	bgt.w	828e6 <_vfiprintf_r+0x8c6>
   827dc:	f109 0908 	add.w	r9, r9, #8
   827e0:	3001      	adds	r0, #1
   827e2:	9905      	ldr	r1, [sp, #20]
   827e4:	2807      	cmp	r0, #7
   827e6:	440a      	add	r2, r1
   827e8:	9211      	str	r2, [sp, #68]	; 0x44
   827ea:	f8c9 b000 	str.w	fp, [r9]
   827ee:	f8c9 1004 	str.w	r1, [r9, #4]
   827f2:	9010      	str	r0, [sp, #64]	; 0x40
   827f4:	f340 8082 	ble.w	828fc <_vfiprintf_r+0x8dc>
   827f8:	2a00      	cmp	r2, #0
   827fa:	f040 8118 	bne.w	82a2e <_vfiprintf_r+0xa0e>
   827fe:	9b02      	ldr	r3, [sp, #8]
   82800:	9210      	str	r2, [sp, #64]	; 0x40
   82802:	0758      	lsls	r0, r3, #29
   82804:	d535      	bpl.n	82872 <_vfiprintf_r+0x852>
   82806:	9b08      	ldr	r3, [sp, #32]
   82808:	9901      	ldr	r1, [sp, #4]
   8280a:	1a5c      	subs	r4, r3, r1
   8280c:	2c00      	cmp	r4, #0
   8280e:	f340 80e7 	ble.w	829e0 <_vfiprintf_r+0x9c0>
   82812:	46d1      	mov	r9, sl
   82814:	2c10      	cmp	r4, #16
   82816:	f340 820d 	ble.w	82c34 <_vfiprintf_r+0xc14>
   8281a:	2510      	movs	r5, #16
   8281c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8281e:	4e8f      	ldr	r6, [pc, #572]	; (82a5c <_vfiprintf_r+0xa3c>)
   82820:	9f06      	ldr	r7, [sp, #24]
   82822:	f8dd b010 	ldr.w	fp, [sp, #16]
   82826:	e006      	b.n	82836 <_vfiprintf_r+0x816>
   82828:	1c88      	adds	r0, r1, #2
   8282a:	4619      	mov	r1, r3
   8282c:	f109 0908 	add.w	r9, r9, #8
   82830:	3c10      	subs	r4, #16
   82832:	2c10      	cmp	r4, #16
   82834:	dd11      	ble.n	8285a <_vfiprintf_r+0x83a>
   82836:	1c4b      	adds	r3, r1, #1
   82838:	3210      	adds	r2, #16
   8283a:	2b07      	cmp	r3, #7
   8283c:	9211      	str	r2, [sp, #68]	; 0x44
   8283e:	f8c9 6000 	str.w	r6, [r9]
   82842:	f8c9 5004 	str.w	r5, [r9, #4]
   82846:	9310      	str	r3, [sp, #64]	; 0x40
   82848:	ddee      	ble.n	82828 <_vfiprintf_r+0x808>
   8284a:	bb42      	cbnz	r2, 8289e <_vfiprintf_r+0x87e>
   8284c:	3c10      	subs	r4, #16
   8284e:	2c10      	cmp	r4, #16
   82850:	f04f 0001 	mov.w	r0, #1
   82854:	4611      	mov	r1, r2
   82856:	46d1      	mov	r9, sl
   82858:	dced      	bgt.n	82836 <_vfiprintf_r+0x816>
   8285a:	4422      	add	r2, r4
   8285c:	2807      	cmp	r0, #7
   8285e:	9211      	str	r2, [sp, #68]	; 0x44
   82860:	f8c9 6000 	str.w	r6, [r9]
   82864:	f8c9 4004 	str.w	r4, [r9, #4]
   82868:	9010      	str	r0, [sp, #64]	; 0x40
   8286a:	dd51      	ble.n	82910 <_vfiprintf_r+0x8f0>
   8286c:	2a00      	cmp	r2, #0
   8286e:	f040 819a 	bne.w	82ba6 <_vfiprintf_r+0xb86>
   82872:	9b03      	ldr	r3, [sp, #12]
   82874:	9a08      	ldr	r2, [sp, #32]
   82876:	9901      	ldr	r1, [sp, #4]
   82878:	428a      	cmp	r2, r1
   8287a:	bfac      	ite	ge
   8287c:	189b      	addge	r3, r3, r2
   8287e:	185b      	addlt	r3, r3, r1
   82880:	9303      	str	r3, [sp, #12]
   82882:	e04e      	b.n	82922 <_vfiprintf_r+0x902>
   82884:	aa0f      	add	r2, sp, #60	; 0x3c
   82886:	4649      	mov	r1, r9
   82888:	4638      	mov	r0, r7
   8288a:	f7ff fb89 	bl	81fa0 <__sprint_r.part.0>
   8288e:	2800      	cmp	r0, #0
   82890:	f040 813e 	bne.w	82b10 <_vfiprintf_r+0xaf0>
   82894:	9910      	ldr	r1, [sp, #64]	; 0x40
   82896:	46d6      	mov	lr, sl
   82898:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8289a:	1c48      	adds	r0, r1, #1
   8289c:	e77f      	b.n	8279e <_vfiprintf_r+0x77e>
   8289e:	aa0f      	add	r2, sp, #60	; 0x3c
   828a0:	4659      	mov	r1, fp
   828a2:	4638      	mov	r0, r7
   828a4:	f7ff fb7c 	bl	81fa0 <__sprint_r.part.0>
   828a8:	b960      	cbnz	r0, 828c4 <_vfiprintf_r+0x8a4>
   828aa:	9910      	ldr	r1, [sp, #64]	; 0x40
   828ac:	46d1      	mov	r9, sl
   828ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
   828b0:	1c48      	adds	r0, r1, #1
   828b2:	e7bd      	b.n	82830 <_vfiprintf_r+0x810>
   828b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   828b6:	f8dd b010 	ldr.w	fp, [sp, #16]
   828ba:	2b00      	cmp	r3, #0
   828bc:	f040 81ca 	bne.w	82c54 <_vfiprintf_r+0xc34>
   828c0:	2300      	movs	r3, #0
   828c2:	9310      	str	r3, [sp, #64]	; 0x40
   828c4:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   828c8:	f013 0f01 	tst.w	r3, #1
   828cc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   828d0:	d102      	bne.n	828d8 <_vfiprintf_r+0x8b8>
   828d2:	059a      	lsls	r2, r3, #22
   828d4:	f140 80dd 	bpl.w	82a92 <_vfiprintf_r+0xa72>
   828d8:	065b      	lsls	r3, r3, #25
   828da:	f53f acad 	bmi.w	82238 <_vfiprintf_r+0x218>
   828de:	9803      	ldr	r0, [sp, #12]
   828e0:	b02d      	add	sp, #180	; 0xb4
   828e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   828e6:	2a00      	cmp	r2, #0
   828e8:	f040 8105 	bne.w	82af6 <_vfiprintf_r+0xad6>
   828ec:	2301      	movs	r3, #1
   828ee:	46d1      	mov	r9, sl
   828f0:	9a05      	ldr	r2, [sp, #20]
   828f2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   828f6:	921d      	str	r2, [sp, #116]	; 0x74
   828f8:	9211      	str	r2, [sp, #68]	; 0x44
   828fa:	9310      	str	r3, [sp, #64]	; 0x40
   828fc:	f109 0908 	add.w	r9, r9, #8
   82900:	9b02      	ldr	r3, [sp, #8]
   82902:	0759      	lsls	r1, r3, #29
   82904:	d504      	bpl.n	82910 <_vfiprintf_r+0x8f0>
   82906:	9b08      	ldr	r3, [sp, #32]
   82908:	9901      	ldr	r1, [sp, #4]
   8290a:	1a5c      	subs	r4, r3, r1
   8290c:	2c00      	cmp	r4, #0
   8290e:	dc81      	bgt.n	82814 <_vfiprintf_r+0x7f4>
   82910:	9b03      	ldr	r3, [sp, #12]
   82912:	9908      	ldr	r1, [sp, #32]
   82914:	9801      	ldr	r0, [sp, #4]
   82916:	4281      	cmp	r1, r0
   82918:	bfac      	ite	ge
   8291a:	185b      	addge	r3, r3, r1
   8291c:	181b      	addlt	r3, r3, r0
   8291e:	9303      	str	r3, [sp, #12]
   82920:	bb72      	cbnz	r2, 82980 <_vfiprintf_r+0x960>
   82922:	2300      	movs	r3, #0
   82924:	46d1      	mov	r9, sl
   82926:	9310      	str	r3, [sp, #64]	; 0x40
   82928:	f7ff bbb7 	b.w	8209a <_vfiprintf_r+0x7a>
   8292c:	aa0f      	add	r2, sp, #60	; 0x3c
   8292e:	9904      	ldr	r1, [sp, #16]
   82930:	4620      	mov	r0, r4
   82932:	f7ff fb35 	bl	81fa0 <__sprint_r.part.0>
   82936:	bb50      	cbnz	r0, 8298e <_vfiprintf_r+0x96e>
   82938:	9910      	ldr	r1, [sp, #64]	; 0x40
   8293a:	46d4      	mov	ip, sl
   8293c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8293e:	f101 0e01 	add.w	lr, r1, #1
   82942:	e54a      	b.n	823da <_vfiprintf_r+0x3ba>
   82944:	2a00      	cmp	r2, #0
   82946:	f47f aee5 	bne.w	82714 <_vfiprintf_r+0x6f4>
   8294a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8294e:	2900      	cmp	r1, #0
   82950:	f000 811a 	beq.w	82b88 <_vfiprintf_r+0xb68>
   82954:	2201      	movs	r2, #1
   82956:	46d1      	mov	r9, sl
   82958:	4610      	mov	r0, r2
   8295a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   8295e:	921d      	str	r2, [sp, #116]	; 0x74
   82960:	911c      	str	r1, [sp, #112]	; 0x70
   82962:	4601      	mov	r1, r0
   82964:	f109 0908 	add.w	r9, r9, #8
   82968:	3001      	adds	r0, #1
   8296a:	e508      	b.n	8237e <_vfiprintf_r+0x35e>
   8296c:	9b02      	ldr	r3, [sp, #8]
   8296e:	2a01      	cmp	r2, #1
   82970:	f000 8097 	beq.w	82aa2 <_vfiprintf_r+0xa82>
   82974:	2a02      	cmp	r2, #2
   82976:	d10d      	bne.n	82994 <_vfiprintf_r+0x974>
   82978:	9302      	str	r3, [sp, #8]
   8297a:	2600      	movs	r6, #0
   8297c:	2700      	movs	r7, #0
   8297e:	e5b2      	b.n	824e6 <_vfiprintf_r+0x4c6>
   82980:	aa0f      	add	r2, sp, #60	; 0x3c
   82982:	9904      	ldr	r1, [sp, #16]
   82984:	9806      	ldr	r0, [sp, #24]
   82986:	f7ff fb0b 	bl	81fa0 <__sprint_r.part.0>
   8298a:	2800      	cmp	r0, #0
   8298c:	d0c9      	beq.n	82922 <_vfiprintf_r+0x902>
   8298e:	f8dd b010 	ldr.w	fp, [sp, #16]
   82992:	e797      	b.n	828c4 <_vfiprintf_r+0x8a4>
   82994:	2600      	movs	r6, #0
   82996:	2700      	movs	r7, #0
   82998:	9302      	str	r3, [sp, #8]
   8299a:	4651      	mov	r1, sl
   8299c:	e000      	b.n	829a0 <_vfiprintf_r+0x980>
   8299e:	4659      	mov	r1, fp
   829a0:	08f2      	lsrs	r2, r6, #3
   829a2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   829a6:	08f8      	lsrs	r0, r7, #3
   829a8:	f006 0307 	and.w	r3, r6, #7
   829ac:	4607      	mov	r7, r0
   829ae:	4616      	mov	r6, r2
   829b0:	3330      	adds	r3, #48	; 0x30
   829b2:	ea56 0207 	orrs.w	r2, r6, r7
   829b6:	f801 3c01 	strb.w	r3, [r1, #-1]
   829ba:	f101 3bff 	add.w	fp, r1, #4294967295
   829be:	d1ee      	bne.n	8299e <_vfiprintf_r+0x97e>
   829c0:	9a02      	ldr	r2, [sp, #8]
   829c2:	07d6      	lsls	r6, r2, #31
   829c4:	f57f ad9f 	bpl.w	82506 <_vfiprintf_r+0x4e6>
   829c8:	2b30      	cmp	r3, #48	; 0x30
   829ca:	f43f ad9c 	beq.w	82506 <_vfiprintf_r+0x4e6>
   829ce:	2330      	movs	r3, #48	; 0x30
   829d0:	3902      	subs	r1, #2
   829d2:	f80b 3c01 	strb.w	r3, [fp, #-1]
   829d6:	ebaa 0301 	sub.w	r3, sl, r1
   829da:	9305      	str	r3, [sp, #20]
   829dc:	468b      	mov	fp, r1
   829de:	e477      	b.n	822d0 <_vfiprintf_r+0x2b0>
   829e0:	9b03      	ldr	r3, [sp, #12]
   829e2:	9a08      	ldr	r2, [sp, #32]
   829e4:	428a      	cmp	r2, r1
   829e6:	bfac      	ite	ge
   829e8:	189b      	addge	r3, r3, r2
   829ea:	185b      	addlt	r3, r3, r1
   829ec:	9303      	str	r3, [sp, #12]
   829ee:	e798      	b.n	82922 <_vfiprintf_r+0x902>
   829f0:	2202      	movs	r2, #2
   829f2:	e44e      	b.n	82292 <_vfiprintf_r+0x272>
   829f4:	2f00      	cmp	r7, #0
   829f6:	bf08      	it	eq
   829f8:	2e0a      	cmpeq	r6, #10
   829fa:	d351      	bcc.n	82aa0 <_vfiprintf_r+0xa80>
   829fc:	46d3      	mov	fp, sl
   829fe:	4630      	mov	r0, r6
   82a00:	4639      	mov	r1, r7
   82a02:	220a      	movs	r2, #10
   82a04:	2300      	movs	r3, #0
   82a06:	f001 fe85 	bl	84714 <__aeabi_uldivmod>
   82a0a:	3230      	adds	r2, #48	; 0x30
   82a0c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82a10:	4630      	mov	r0, r6
   82a12:	4639      	mov	r1, r7
   82a14:	2300      	movs	r3, #0
   82a16:	220a      	movs	r2, #10
   82a18:	f001 fe7c 	bl	84714 <__aeabi_uldivmod>
   82a1c:	4606      	mov	r6, r0
   82a1e:	460f      	mov	r7, r1
   82a20:	ea56 0307 	orrs.w	r3, r6, r7
   82a24:	d1eb      	bne.n	829fe <_vfiprintf_r+0x9de>
   82a26:	e56e      	b.n	82506 <_vfiprintf_r+0x4e6>
   82a28:	9405      	str	r4, [sp, #20]
   82a2a:	46d3      	mov	fp, sl
   82a2c:	e450      	b.n	822d0 <_vfiprintf_r+0x2b0>
   82a2e:	aa0f      	add	r2, sp, #60	; 0x3c
   82a30:	9904      	ldr	r1, [sp, #16]
   82a32:	9806      	ldr	r0, [sp, #24]
   82a34:	f7ff fab4 	bl	81fa0 <__sprint_r.part.0>
   82a38:	2800      	cmp	r0, #0
   82a3a:	d1a8      	bne.n	8298e <_vfiprintf_r+0x96e>
   82a3c:	46d1      	mov	r9, sl
   82a3e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82a40:	e75e      	b.n	82900 <_vfiprintf_r+0x8e0>
   82a42:	aa0f      	add	r2, sp, #60	; 0x3c
   82a44:	9904      	ldr	r1, [sp, #16]
   82a46:	9806      	ldr	r0, [sp, #24]
   82a48:	f7ff faaa 	bl	81fa0 <__sprint_r.part.0>
   82a4c:	2800      	cmp	r0, #0
   82a4e:	d19e      	bne.n	8298e <_vfiprintf_r+0x96e>
   82a50:	46d1      	mov	r9, sl
   82a52:	f7ff bbbb 	b.w	821cc <_vfiprintf_r+0x1ac>
   82a56:	bf00      	nop
   82a58:	00084c00 	.word	0x00084c00
   82a5c:	00084bf0 	.word	0x00084bf0
   82a60:	3104      	adds	r1, #4
   82a62:	6816      	ldr	r6, [r2, #0]
   82a64:	2700      	movs	r7, #0
   82a66:	2201      	movs	r2, #1
   82a68:	9107      	str	r1, [sp, #28]
   82a6a:	e412      	b.n	82292 <_vfiprintf_r+0x272>
   82a6c:	9807      	ldr	r0, [sp, #28]
   82a6e:	2700      	movs	r7, #0
   82a70:	4601      	mov	r1, r0
   82a72:	3104      	adds	r1, #4
   82a74:	6806      	ldr	r6, [r0, #0]
   82a76:	9107      	str	r1, [sp, #28]
   82a78:	e40b      	b.n	82292 <_vfiprintf_r+0x272>
   82a7a:	680e      	ldr	r6, [r1, #0]
   82a7c:	3104      	adds	r1, #4
   82a7e:	9107      	str	r1, [sp, #28]
   82a80:	2700      	movs	r7, #0
   82a82:	e592      	b.n	825aa <_vfiprintf_r+0x58a>
   82a84:	6816      	ldr	r6, [r2, #0]
   82a86:	3204      	adds	r2, #4
   82a88:	17f7      	asrs	r7, r6, #31
   82a8a:	9207      	str	r2, [sp, #28]
   82a8c:	4630      	mov	r0, r6
   82a8e:	4639      	mov	r1, r7
   82a90:	e512      	b.n	824b8 <_vfiprintf_r+0x498>
   82a92:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82a96:	f000 fe75 	bl	83784 <__retarget_lock_release_recursive>
   82a9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82a9e:	e71b      	b.n	828d8 <_vfiprintf_r+0x8b8>
   82aa0:	9b02      	ldr	r3, [sp, #8]
   82aa2:	9302      	str	r3, [sp, #8]
   82aa4:	2301      	movs	r3, #1
   82aa6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   82aaa:	3630      	adds	r6, #48	; 0x30
   82aac:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   82ab0:	9305      	str	r3, [sp, #20]
   82ab2:	e40d      	b.n	822d0 <_vfiprintf_r+0x2b0>
   82ab4:	aa0f      	add	r2, sp, #60	; 0x3c
   82ab6:	9904      	ldr	r1, [sp, #16]
   82ab8:	9806      	ldr	r0, [sp, #24]
   82aba:	f7ff fa71 	bl	81fa0 <__sprint_r.part.0>
   82abe:	2800      	cmp	r0, #0
   82ac0:	f47f af65 	bne.w	8298e <_vfiprintf_r+0x96e>
   82ac4:	9910      	ldr	r1, [sp, #64]	; 0x40
   82ac6:	46d1      	mov	r9, sl
   82ac8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82aca:	1c48      	adds	r0, r1, #1
   82acc:	e457      	b.n	8237e <_vfiprintf_r+0x35e>
   82ace:	aa0f      	add	r2, sp, #60	; 0x3c
   82ad0:	9904      	ldr	r1, [sp, #16]
   82ad2:	9806      	ldr	r0, [sp, #24]
   82ad4:	f7ff fa64 	bl	81fa0 <__sprint_r.part.0>
   82ad8:	2800      	cmp	r0, #0
   82ada:	f47f af58 	bne.w	8298e <_vfiprintf_r+0x96e>
   82ade:	9910      	ldr	r1, [sp, #64]	; 0x40
   82ae0:	46d1      	mov	r9, sl
   82ae2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82ae4:	1c48      	adds	r0, r1, #1
   82ae6:	e644      	b.n	82772 <_vfiprintf_r+0x752>
   82ae8:	2a00      	cmp	r2, #0
   82aea:	f040 8087 	bne.w	82bfc <_vfiprintf_r+0xbdc>
   82aee:	2001      	movs	r0, #1
   82af0:	4611      	mov	r1, r2
   82af2:	46d1      	mov	r9, sl
   82af4:	e641      	b.n	8277a <_vfiprintf_r+0x75a>
   82af6:	aa0f      	add	r2, sp, #60	; 0x3c
   82af8:	9904      	ldr	r1, [sp, #16]
   82afa:	9806      	ldr	r0, [sp, #24]
   82afc:	f7ff fa50 	bl	81fa0 <__sprint_r.part.0>
   82b00:	2800      	cmp	r0, #0
   82b02:	f47f af44 	bne.w	8298e <_vfiprintf_r+0x96e>
   82b06:	9810      	ldr	r0, [sp, #64]	; 0x40
   82b08:	46d1      	mov	r9, sl
   82b0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82b0c:	3001      	adds	r0, #1
   82b0e:	e668      	b.n	827e2 <_vfiprintf_r+0x7c2>
   82b10:	46cb      	mov	fp, r9
   82b12:	e6d7      	b.n	828c4 <_vfiprintf_r+0x8a4>
   82b14:	9d07      	ldr	r5, [sp, #28]
   82b16:	3507      	adds	r5, #7
   82b18:	f025 0507 	bic.w	r5, r5, #7
   82b1c:	f105 0208 	add.w	r2, r5, #8
   82b20:	e9d5 0100 	ldrd	r0, r1, [r5]
   82b24:	9207      	str	r2, [sp, #28]
   82b26:	4606      	mov	r6, r0
   82b28:	460f      	mov	r7, r1
   82b2a:	e4c5      	b.n	824b8 <_vfiprintf_r+0x498>
   82b2c:	9d07      	ldr	r5, [sp, #28]
   82b2e:	3507      	adds	r5, #7
   82b30:	f025 0207 	bic.w	r2, r5, #7
   82b34:	f102 0108 	add.w	r1, r2, #8
   82b38:	e9d2 6700 	ldrd	r6, r7, [r2]
   82b3c:	9107      	str	r1, [sp, #28]
   82b3e:	2201      	movs	r2, #1
   82b40:	f7ff bba7 	b.w	82292 <_vfiprintf_r+0x272>
   82b44:	9d07      	ldr	r5, [sp, #28]
   82b46:	3507      	adds	r5, #7
   82b48:	f025 0207 	bic.w	r2, r5, #7
   82b4c:	f102 0108 	add.w	r1, r2, #8
   82b50:	e9d2 6700 	ldrd	r6, r7, [r2]
   82b54:	9107      	str	r1, [sp, #28]
   82b56:	2200      	movs	r2, #0
   82b58:	f7ff bb9b 	b.w	82292 <_vfiprintf_r+0x272>
   82b5c:	9d07      	ldr	r5, [sp, #28]
   82b5e:	3507      	adds	r5, #7
   82b60:	f025 0107 	bic.w	r1, r5, #7
   82b64:	f101 0008 	add.w	r0, r1, #8
   82b68:	9007      	str	r0, [sp, #28]
   82b6a:	e9d1 6700 	ldrd	r6, r7, [r1]
   82b6e:	e51c      	b.n	825aa <_vfiprintf_r+0x58a>
   82b70:	46d3      	mov	fp, sl
   82b72:	f7ff bbad 	b.w	822d0 <_vfiprintf_r+0x2b0>
   82b76:	252d      	movs	r5, #45	; 0x2d
   82b78:	4276      	negs	r6, r6
   82b7a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   82b7e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   82b82:	2201      	movs	r2, #1
   82b84:	f7ff bb8a 	b.w	8229c <_vfiprintf_r+0x27c>
   82b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82b8a:	b9b3      	cbnz	r3, 82bba <_vfiprintf_r+0xb9a>
   82b8c:	4611      	mov	r1, r2
   82b8e:	2001      	movs	r0, #1
   82b90:	46d1      	mov	r9, sl
   82b92:	e5f2      	b.n	8277a <_vfiprintf_r+0x75a>
   82b94:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82b98:	f000 fdf4 	bl	83784 <__retarget_lock_release_recursive>
   82b9c:	f04f 33ff 	mov.w	r3, #4294967295
   82ba0:	9303      	str	r3, [sp, #12]
   82ba2:	f7ff bb4c 	b.w	8223e <_vfiprintf_r+0x21e>
   82ba6:	aa0f      	add	r2, sp, #60	; 0x3c
   82ba8:	9904      	ldr	r1, [sp, #16]
   82baa:	9806      	ldr	r0, [sp, #24]
   82bac:	f7ff f9f8 	bl	81fa0 <__sprint_r.part.0>
   82bb0:	2800      	cmp	r0, #0
   82bb2:	f47f aeec 	bne.w	8298e <_vfiprintf_r+0x96e>
   82bb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82bb8:	e6aa      	b.n	82910 <_vfiprintf_r+0x8f0>
   82bba:	2202      	movs	r2, #2
   82bbc:	ab0e      	add	r3, sp, #56	; 0x38
   82bbe:	921d      	str	r2, [sp, #116]	; 0x74
   82bc0:	931c      	str	r3, [sp, #112]	; 0x70
   82bc2:	2001      	movs	r0, #1
   82bc4:	46d1      	mov	r9, sl
   82bc6:	e5d0      	b.n	8276a <_vfiprintf_r+0x74a>
   82bc8:	4d34      	ldr	r5, [pc, #208]	; (82c9c <_vfiprintf_r+0xc7c>)
   82bca:	e5fd      	b.n	827c8 <_vfiprintf_r+0x7a8>
   82bcc:	9a07      	ldr	r2, [sp, #28]
   82bce:	4613      	mov	r3, r2
   82bd0:	3304      	adds	r3, #4
   82bd2:	9307      	str	r3, [sp, #28]
   82bd4:	9b03      	ldr	r3, [sp, #12]
   82bd6:	6811      	ldr	r1, [r2, #0]
   82bd8:	17dd      	asrs	r5, r3, #31
   82bda:	461a      	mov	r2, r3
   82bdc:	462b      	mov	r3, r5
   82bde:	e9c1 2300 	strd	r2, r3, [r1]
   82be2:	f7ff ba5a 	b.w	8209a <_vfiprintf_r+0x7a>
   82be6:	4658      	mov	r0, fp
   82be8:	9507      	str	r5, [sp, #28]
   82bea:	9302      	str	r3, [sp, #8]
   82bec:	f7ff f9aa 	bl	81f44 <strlen>
   82bf0:	2400      	movs	r4, #0
   82bf2:	9005      	str	r0, [sp, #20]
   82bf4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82bf8:	f7ff bb6a 	b.w	822d0 <_vfiprintf_r+0x2b0>
   82bfc:	aa0f      	add	r2, sp, #60	; 0x3c
   82bfe:	9904      	ldr	r1, [sp, #16]
   82c00:	9806      	ldr	r0, [sp, #24]
   82c02:	f7ff f9cd 	bl	81fa0 <__sprint_r.part.0>
   82c06:	2800      	cmp	r0, #0
   82c08:	f47f aec1 	bne.w	8298e <_vfiprintf_r+0x96e>
   82c0c:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c0e:	46d1      	mov	r9, sl
   82c10:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c12:	1c48      	adds	r0, r1, #1
   82c14:	e5b1      	b.n	8277a <_vfiprintf_r+0x75a>
   82c16:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c18:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c1a:	3101      	adds	r1, #1
   82c1c:	4e20      	ldr	r6, [pc, #128]	; (82ca0 <_vfiprintf_r+0xc80>)
   82c1e:	f7ff bb9c 	b.w	8235a <_vfiprintf_r+0x33a>
   82c22:	2c06      	cmp	r4, #6
   82c24:	bf28      	it	cs
   82c26:	2406      	movcs	r4, #6
   82c28:	9507      	str	r5, [sp, #28]
   82c2a:	9405      	str	r4, [sp, #20]
   82c2c:	9401      	str	r4, [sp, #4]
   82c2e:	f8df b074 	ldr.w	fp, [pc, #116]	; 82ca4 <_vfiprintf_r+0xc84>
   82c32:	e4e3      	b.n	825fc <_vfiprintf_r+0x5dc>
   82c34:	9810      	ldr	r0, [sp, #64]	; 0x40
   82c36:	4e1a      	ldr	r6, [pc, #104]	; (82ca0 <_vfiprintf_r+0xc80>)
   82c38:	3001      	adds	r0, #1
   82c3a:	e60e      	b.n	8285a <_vfiprintf_r+0x83a>
   82c3c:	4686      	mov	lr, r0
   82c3e:	4d17      	ldr	r5, [pc, #92]	; (82c9c <_vfiprintf_r+0xc7c>)
   82c40:	f7ff bbe2 	b.w	82408 <_vfiprintf_r+0x3e8>
   82c44:	9405      	str	r4, [sp, #20]
   82c46:	9507      	str	r5, [sp, #28]
   82c48:	9302      	str	r3, [sp, #8]
   82c4a:	4604      	mov	r4, r0
   82c4c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82c50:	f7ff bb3e 	b.w	822d0 <_vfiprintf_r+0x2b0>
   82c54:	9806      	ldr	r0, [sp, #24]
   82c56:	aa0f      	add	r2, sp, #60	; 0x3c
   82c58:	4659      	mov	r1, fp
   82c5a:	f7ff f9a1 	bl	81fa0 <__sprint_r.part.0>
   82c5e:	2800      	cmp	r0, #0
   82c60:	f43f ae2e 	beq.w	828c0 <_vfiprintf_r+0x8a0>
   82c64:	e62e      	b.n	828c4 <_vfiprintf_r+0x8a4>
   82c66:	9907      	ldr	r1, [sp, #28]
   82c68:	f898 2001 	ldrb.w	r2, [r8, #1]
   82c6c:	680c      	ldr	r4, [r1, #0]
   82c6e:	3104      	adds	r1, #4
   82c70:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82c74:	46b8      	mov	r8, r7
   82c76:	9107      	str	r1, [sp, #28]
   82c78:	f7ff ba44 	b.w	82104 <_vfiprintf_r+0xe4>
   82c7c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82c80:	e4a7      	b.n	825d2 <_vfiprintf_r+0x5b2>
   82c82:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82c86:	e521      	b.n	826cc <_vfiprintf_r+0x6ac>
   82c88:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82c8c:	e47c      	b.n	82588 <_vfiprintf_r+0x568>
   82c8e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82c92:	e43f      	b.n	82514 <_vfiprintf_r+0x4f4>
   82c94:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82c98:	f7ff bbfa 	b.w	82490 <_vfiprintf_r+0x470>
   82c9c:	00084c00 	.word	0x00084c00
   82ca0:	00084bf0 	.word	0x00084bf0
   82ca4:	00084be8 	.word	0x00084be8

00082ca8 <__sbprintf>:
   82ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82cac:	460c      	mov	r4, r1
   82cae:	f04f 0e00 	mov.w	lr, #0
   82cb2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82cb6:	4606      	mov	r6, r0
   82cb8:	4617      	mov	r7, r2
   82cba:	4698      	mov	r8, r3
   82cbc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82cbe:	89e3      	ldrh	r3, [r4, #14]
   82cc0:	8989      	ldrh	r1, [r1, #12]
   82cc2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82cc6:	f021 0102 	bic.w	r1, r1, #2
   82cca:	9219      	str	r2, [sp, #100]	; 0x64
   82ccc:	f8ad 300e 	strh.w	r3, [sp, #14]
   82cd0:	69e2      	ldr	r2, [r4, #28]
   82cd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82cd4:	f8ad 100c 	strh.w	r1, [sp, #12]
   82cd8:	a816      	add	r0, sp, #88	; 0x58
   82cda:	a91a      	add	r1, sp, #104	; 0x68
   82cdc:	f8cd e018 	str.w	lr, [sp, #24]
   82ce0:	9207      	str	r2, [sp, #28]
   82ce2:	9309      	str	r3, [sp, #36]	; 0x24
   82ce4:	9100      	str	r1, [sp, #0]
   82ce6:	9104      	str	r1, [sp, #16]
   82ce8:	9502      	str	r5, [sp, #8]
   82cea:	9505      	str	r5, [sp, #20]
   82cec:	f000 fd44 	bl	83778 <__retarget_lock_init_recursive>
   82cf0:	4643      	mov	r3, r8
   82cf2:	463a      	mov	r2, r7
   82cf4:	4669      	mov	r1, sp
   82cf6:	4630      	mov	r0, r6
   82cf8:	f7ff f992 	bl	82020 <_vfiprintf_r>
   82cfc:	1e05      	subs	r5, r0, #0
   82cfe:	db07      	blt.n	82d10 <__sbprintf+0x68>
   82d00:	4630      	mov	r0, r6
   82d02:	4669      	mov	r1, sp
   82d04:	f000 f924 	bl	82f50 <_fflush_r>
   82d08:	2800      	cmp	r0, #0
   82d0a:	bf18      	it	ne
   82d0c:	f04f 35ff 	movne.w	r5, #4294967295
   82d10:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82d14:	065b      	lsls	r3, r3, #25
   82d16:	d503      	bpl.n	82d20 <__sbprintf+0x78>
   82d18:	89a3      	ldrh	r3, [r4, #12]
   82d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d1e:	81a3      	strh	r3, [r4, #12]
   82d20:	9816      	ldr	r0, [sp, #88]	; 0x58
   82d22:	f000 fd2b 	bl	8377c <__retarget_lock_close_recursive>
   82d26:	4628      	mov	r0, r5
   82d28:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082d30 <__swsetup_r>:
   82d30:	b538      	push	{r3, r4, r5, lr}
   82d32:	4b30      	ldr	r3, [pc, #192]	; (82df4 <__swsetup_r+0xc4>)
   82d34:	4605      	mov	r5, r0
   82d36:	6818      	ldr	r0, [r3, #0]
   82d38:	460c      	mov	r4, r1
   82d3a:	b110      	cbz	r0, 82d42 <__swsetup_r+0x12>
   82d3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82d3e:	2b00      	cmp	r3, #0
   82d40:	d038      	beq.n	82db4 <__swsetup_r+0x84>
   82d42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82d46:	b293      	uxth	r3, r2
   82d48:	0718      	lsls	r0, r3, #28
   82d4a:	d50c      	bpl.n	82d66 <__swsetup_r+0x36>
   82d4c:	6920      	ldr	r0, [r4, #16]
   82d4e:	b1a8      	cbz	r0, 82d7c <__swsetup_r+0x4c>
   82d50:	f013 0201 	ands.w	r2, r3, #1
   82d54:	d01e      	beq.n	82d94 <__swsetup_r+0x64>
   82d56:	2200      	movs	r2, #0
   82d58:	6963      	ldr	r3, [r4, #20]
   82d5a:	60a2      	str	r2, [r4, #8]
   82d5c:	425b      	negs	r3, r3
   82d5e:	61a3      	str	r3, [r4, #24]
   82d60:	b1f0      	cbz	r0, 82da0 <__swsetup_r+0x70>
   82d62:	2000      	movs	r0, #0
   82d64:	bd38      	pop	{r3, r4, r5, pc}
   82d66:	06d9      	lsls	r1, r3, #27
   82d68:	d53b      	bpl.n	82de2 <__swsetup_r+0xb2>
   82d6a:	0758      	lsls	r0, r3, #29
   82d6c:	d425      	bmi.n	82dba <__swsetup_r+0x8a>
   82d6e:	6920      	ldr	r0, [r4, #16]
   82d70:	f042 0308 	orr.w	r3, r2, #8
   82d74:	81a3      	strh	r3, [r4, #12]
   82d76:	b29b      	uxth	r3, r3
   82d78:	2800      	cmp	r0, #0
   82d7a:	d1e9      	bne.n	82d50 <__swsetup_r+0x20>
   82d7c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82d80:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82d84:	d0e4      	beq.n	82d50 <__swsetup_r+0x20>
   82d86:	4628      	mov	r0, r5
   82d88:	4621      	mov	r1, r4
   82d8a:	f000 fd2b 	bl	837e4 <__smakebuf_r>
   82d8e:	89a3      	ldrh	r3, [r4, #12]
   82d90:	6920      	ldr	r0, [r4, #16]
   82d92:	e7dd      	b.n	82d50 <__swsetup_r+0x20>
   82d94:	0799      	lsls	r1, r3, #30
   82d96:	bf58      	it	pl
   82d98:	6962      	ldrpl	r2, [r4, #20]
   82d9a:	60a2      	str	r2, [r4, #8]
   82d9c:	2800      	cmp	r0, #0
   82d9e:	d1e0      	bne.n	82d62 <__swsetup_r+0x32>
   82da0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82da4:	061a      	lsls	r2, r3, #24
   82da6:	d5dd      	bpl.n	82d64 <__swsetup_r+0x34>
   82da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82dac:	81a3      	strh	r3, [r4, #12]
   82dae:	f04f 30ff 	mov.w	r0, #4294967295
   82db2:	bd38      	pop	{r3, r4, r5, pc}
   82db4:	f000 f924 	bl	83000 <__sinit>
   82db8:	e7c3      	b.n	82d42 <__swsetup_r+0x12>
   82dba:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82dbc:	b151      	cbz	r1, 82dd4 <__swsetup_r+0xa4>
   82dbe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82dc2:	4299      	cmp	r1, r3
   82dc4:	d004      	beq.n	82dd0 <__swsetup_r+0xa0>
   82dc6:	4628      	mov	r0, r5
   82dc8:	f000 fa40 	bl	8324c <_free_r>
   82dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82dd0:	2300      	movs	r3, #0
   82dd2:	6323      	str	r3, [r4, #48]	; 0x30
   82dd4:	2300      	movs	r3, #0
   82dd6:	6920      	ldr	r0, [r4, #16]
   82dd8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   82ddc:	e884 0009 	stmia.w	r4, {r0, r3}
   82de0:	e7c6      	b.n	82d70 <__swsetup_r+0x40>
   82de2:	2309      	movs	r3, #9
   82de4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   82de8:	602b      	str	r3, [r5, #0]
   82dea:	f04f 30ff 	mov.w	r0, #4294967295
   82dee:	81a2      	strh	r2, [r4, #12]
   82df0:	bd38      	pop	{r3, r4, r5, pc}
   82df2:	bf00      	nop
   82df4:	20070134 	.word	0x20070134

00082df8 <register_fini>:
   82df8:	4b02      	ldr	r3, [pc, #8]	; (82e04 <register_fini+0xc>)
   82dfa:	b113      	cbz	r3, 82e02 <register_fini+0xa>
   82dfc:	4802      	ldr	r0, [pc, #8]	; (82e08 <register_fini+0x10>)
   82dfe:	f000 b805 	b.w	82e0c <atexit>
   82e02:	4770      	bx	lr
   82e04:	00000000 	.word	0x00000000
   82e08:	00083079 	.word	0x00083079

00082e0c <atexit>:
   82e0c:	2300      	movs	r3, #0
   82e0e:	4601      	mov	r1, r0
   82e10:	461a      	mov	r2, r3
   82e12:	4618      	mov	r0, r3
   82e14:	f001 bb56 	b.w	844c4 <__register_exitproc>

00082e18 <__sflush_r>:
   82e18:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82e20:	b29a      	uxth	r2, r3
   82e22:	460d      	mov	r5, r1
   82e24:	0711      	lsls	r1, r2, #28
   82e26:	4680      	mov	r8, r0
   82e28:	d43a      	bmi.n	82ea0 <__sflush_r+0x88>
   82e2a:	686a      	ldr	r2, [r5, #4]
   82e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82e30:	2a00      	cmp	r2, #0
   82e32:	81ab      	strh	r3, [r5, #12]
   82e34:	dd70      	ble.n	82f18 <__sflush_r+0x100>
   82e36:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82e38:	2c00      	cmp	r4, #0
   82e3a:	d04a      	beq.n	82ed2 <__sflush_r+0xba>
   82e3c:	2200      	movs	r2, #0
   82e3e:	b29b      	uxth	r3, r3
   82e40:	f8d8 6000 	ldr.w	r6, [r8]
   82e44:	f8c8 2000 	str.w	r2, [r8]
   82e48:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82e4c:	d068      	beq.n	82f20 <__sflush_r+0x108>
   82e4e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82e50:	075f      	lsls	r7, r3, #29
   82e52:	d505      	bpl.n	82e60 <__sflush_r+0x48>
   82e54:	6869      	ldr	r1, [r5, #4]
   82e56:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82e58:	1a52      	subs	r2, r2, r1
   82e5a:	b10b      	cbz	r3, 82e60 <__sflush_r+0x48>
   82e5c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82e5e:	1ad2      	subs	r2, r2, r3
   82e60:	2300      	movs	r3, #0
   82e62:	69e9      	ldr	r1, [r5, #28]
   82e64:	4640      	mov	r0, r8
   82e66:	47a0      	blx	r4
   82e68:	1c44      	adds	r4, r0, #1
   82e6a:	d03d      	beq.n	82ee8 <__sflush_r+0xd0>
   82e6c:	2100      	movs	r1, #0
   82e6e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82e72:	692a      	ldr	r2, [r5, #16]
   82e74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82e78:	81ab      	strh	r3, [r5, #12]
   82e7a:	04db      	lsls	r3, r3, #19
   82e7c:	6069      	str	r1, [r5, #4]
   82e7e:	602a      	str	r2, [r5, #0]
   82e80:	d448      	bmi.n	82f14 <__sflush_r+0xfc>
   82e82:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82e84:	f8c8 6000 	str.w	r6, [r8]
   82e88:	b319      	cbz	r1, 82ed2 <__sflush_r+0xba>
   82e8a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82e8e:	4299      	cmp	r1, r3
   82e90:	d002      	beq.n	82e98 <__sflush_r+0x80>
   82e92:	4640      	mov	r0, r8
   82e94:	f000 f9da 	bl	8324c <_free_r>
   82e98:	2000      	movs	r0, #0
   82e9a:	6328      	str	r0, [r5, #48]	; 0x30
   82e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ea0:	692e      	ldr	r6, [r5, #16]
   82ea2:	b1b6      	cbz	r6, 82ed2 <__sflush_r+0xba>
   82ea4:	0791      	lsls	r1, r2, #30
   82ea6:	bf18      	it	ne
   82ea8:	2300      	movne	r3, #0
   82eaa:	682c      	ldr	r4, [r5, #0]
   82eac:	bf08      	it	eq
   82eae:	696b      	ldreq	r3, [r5, #20]
   82eb0:	602e      	str	r6, [r5, #0]
   82eb2:	1ba4      	subs	r4, r4, r6
   82eb4:	60ab      	str	r3, [r5, #8]
   82eb6:	e00a      	b.n	82ece <__sflush_r+0xb6>
   82eb8:	4623      	mov	r3, r4
   82eba:	4632      	mov	r2, r6
   82ebc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82ebe:	69e9      	ldr	r1, [r5, #28]
   82ec0:	4640      	mov	r0, r8
   82ec2:	47b8      	blx	r7
   82ec4:	2800      	cmp	r0, #0
   82ec6:	eba4 0400 	sub.w	r4, r4, r0
   82eca:	4406      	add	r6, r0
   82ecc:	dd04      	ble.n	82ed8 <__sflush_r+0xc0>
   82ece:	2c00      	cmp	r4, #0
   82ed0:	dcf2      	bgt.n	82eb8 <__sflush_r+0xa0>
   82ed2:	2000      	movs	r0, #0
   82ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ed8:	89ab      	ldrh	r3, [r5, #12]
   82eda:	f04f 30ff 	mov.w	r0, #4294967295
   82ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ee2:	81ab      	strh	r3, [r5, #12]
   82ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ee8:	f8d8 4000 	ldr.w	r4, [r8]
   82eec:	2c1d      	cmp	r4, #29
   82eee:	d8f3      	bhi.n	82ed8 <__sflush_r+0xc0>
   82ef0:	4b16      	ldr	r3, [pc, #88]	; (82f4c <__sflush_r+0x134>)
   82ef2:	40e3      	lsrs	r3, r4
   82ef4:	43db      	mvns	r3, r3
   82ef6:	f013 0301 	ands.w	r3, r3, #1
   82efa:	d1ed      	bne.n	82ed8 <__sflush_r+0xc0>
   82efc:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   82f00:	6929      	ldr	r1, [r5, #16]
   82f02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82f06:	81aa      	strh	r2, [r5, #12]
   82f08:	04d2      	lsls	r2, r2, #19
   82f0a:	606b      	str	r3, [r5, #4]
   82f0c:	6029      	str	r1, [r5, #0]
   82f0e:	d5b8      	bpl.n	82e82 <__sflush_r+0x6a>
   82f10:	2c00      	cmp	r4, #0
   82f12:	d1b6      	bne.n	82e82 <__sflush_r+0x6a>
   82f14:	6528      	str	r0, [r5, #80]	; 0x50
   82f16:	e7b4      	b.n	82e82 <__sflush_r+0x6a>
   82f18:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82f1a:	2a00      	cmp	r2, #0
   82f1c:	dc8b      	bgt.n	82e36 <__sflush_r+0x1e>
   82f1e:	e7d8      	b.n	82ed2 <__sflush_r+0xba>
   82f20:	2301      	movs	r3, #1
   82f22:	69e9      	ldr	r1, [r5, #28]
   82f24:	4640      	mov	r0, r8
   82f26:	47a0      	blx	r4
   82f28:	1c43      	adds	r3, r0, #1
   82f2a:	4602      	mov	r2, r0
   82f2c:	d002      	beq.n	82f34 <__sflush_r+0x11c>
   82f2e:	89ab      	ldrh	r3, [r5, #12]
   82f30:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82f32:	e78d      	b.n	82e50 <__sflush_r+0x38>
   82f34:	f8d8 3000 	ldr.w	r3, [r8]
   82f38:	2b00      	cmp	r3, #0
   82f3a:	d0f8      	beq.n	82f2e <__sflush_r+0x116>
   82f3c:	2b1d      	cmp	r3, #29
   82f3e:	d001      	beq.n	82f44 <__sflush_r+0x12c>
   82f40:	2b16      	cmp	r3, #22
   82f42:	d1c9      	bne.n	82ed8 <__sflush_r+0xc0>
   82f44:	f8c8 6000 	str.w	r6, [r8]
   82f48:	e7c3      	b.n	82ed2 <__sflush_r+0xba>
   82f4a:	bf00      	nop
   82f4c:	20400001 	.word	0x20400001

00082f50 <_fflush_r>:
   82f50:	b538      	push	{r3, r4, r5, lr}
   82f52:	460d      	mov	r5, r1
   82f54:	4604      	mov	r4, r0
   82f56:	b108      	cbz	r0, 82f5c <_fflush_r+0xc>
   82f58:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82f5a:	b1bb      	cbz	r3, 82f8c <_fflush_r+0x3c>
   82f5c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82f60:	b188      	cbz	r0, 82f86 <_fflush_r+0x36>
   82f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82f64:	07db      	lsls	r3, r3, #31
   82f66:	d401      	bmi.n	82f6c <_fflush_r+0x1c>
   82f68:	0581      	lsls	r1, r0, #22
   82f6a:	d517      	bpl.n	82f9c <_fflush_r+0x4c>
   82f6c:	4620      	mov	r0, r4
   82f6e:	4629      	mov	r1, r5
   82f70:	f7ff ff52 	bl	82e18 <__sflush_r>
   82f74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82f76:	4604      	mov	r4, r0
   82f78:	07da      	lsls	r2, r3, #31
   82f7a:	d402      	bmi.n	82f82 <_fflush_r+0x32>
   82f7c:	89ab      	ldrh	r3, [r5, #12]
   82f7e:	059b      	lsls	r3, r3, #22
   82f80:	d507      	bpl.n	82f92 <_fflush_r+0x42>
   82f82:	4620      	mov	r0, r4
   82f84:	bd38      	pop	{r3, r4, r5, pc}
   82f86:	4604      	mov	r4, r0
   82f88:	4620      	mov	r0, r4
   82f8a:	bd38      	pop	{r3, r4, r5, pc}
   82f8c:	f000 f838 	bl	83000 <__sinit>
   82f90:	e7e4      	b.n	82f5c <_fflush_r+0xc>
   82f92:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82f94:	f000 fbf6 	bl	83784 <__retarget_lock_release_recursive>
   82f98:	4620      	mov	r0, r4
   82f9a:	bd38      	pop	{r3, r4, r5, pc}
   82f9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82f9e:	f000 fbef 	bl	83780 <__retarget_lock_acquire_recursive>
   82fa2:	e7e3      	b.n	82f6c <_fflush_r+0x1c>

00082fa4 <_cleanup_r>:
   82fa4:	4901      	ldr	r1, [pc, #4]	; (82fac <_cleanup_r+0x8>)
   82fa6:	f000 bbb1 	b.w	8370c <_fwalk_reent>
   82faa:	bf00      	nop
   82fac:	000845ad 	.word	0x000845ad

00082fb0 <std.isra.0>:
   82fb0:	2300      	movs	r3, #0
   82fb2:	b510      	push	{r4, lr}
   82fb4:	4604      	mov	r4, r0
   82fb6:	8181      	strh	r1, [r0, #12]
   82fb8:	81c2      	strh	r2, [r0, #14]
   82fba:	6003      	str	r3, [r0, #0]
   82fbc:	6043      	str	r3, [r0, #4]
   82fbe:	6083      	str	r3, [r0, #8]
   82fc0:	6643      	str	r3, [r0, #100]	; 0x64
   82fc2:	6103      	str	r3, [r0, #16]
   82fc4:	6143      	str	r3, [r0, #20]
   82fc6:	6183      	str	r3, [r0, #24]
   82fc8:	4619      	mov	r1, r3
   82fca:	2208      	movs	r2, #8
   82fcc:	305c      	adds	r0, #92	; 0x5c
   82fce:	f7fe fe9b 	bl	81d08 <memset>
   82fd2:	4807      	ldr	r0, [pc, #28]	; (82ff0 <std.isra.0+0x40>)
   82fd4:	4907      	ldr	r1, [pc, #28]	; (82ff4 <std.isra.0+0x44>)
   82fd6:	4a08      	ldr	r2, [pc, #32]	; (82ff8 <std.isra.0+0x48>)
   82fd8:	4b08      	ldr	r3, [pc, #32]	; (82ffc <std.isra.0+0x4c>)
   82fda:	6220      	str	r0, [r4, #32]
   82fdc:	61e4      	str	r4, [r4, #28]
   82fde:	6261      	str	r1, [r4, #36]	; 0x24
   82fe0:	62a2      	str	r2, [r4, #40]	; 0x28
   82fe2:	62e3      	str	r3, [r4, #44]	; 0x2c
   82fe4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82fec:	f000 bbc4 	b.w	83778 <__retarget_lock_init_recursive>
   82ff0:	000842f5 	.word	0x000842f5
   82ff4:	00084319 	.word	0x00084319
   82ff8:	00084355 	.word	0x00084355
   82ffc:	00084375 	.word	0x00084375

00083000 <__sinit>:
   83000:	b510      	push	{r4, lr}
   83002:	4604      	mov	r4, r0
   83004:	4814      	ldr	r0, [pc, #80]	; (83058 <__sinit+0x58>)
   83006:	f000 fbbb 	bl	83780 <__retarget_lock_acquire_recursive>
   8300a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8300c:	b9fa      	cbnz	r2, 8304e <__sinit+0x4e>
   8300e:	2003      	movs	r0, #3
   83010:	4912      	ldr	r1, [pc, #72]	; (8305c <__sinit+0x5c>)
   83012:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   83016:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8301a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   8301e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   83022:	63e1      	str	r1, [r4, #60]	; 0x3c
   83024:	6860      	ldr	r0, [r4, #4]
   83026:	2104      	movs	r1, #4
   83028:	f7ff ffc2 	bl	82fb0 <std.isra.0>
   8302c:	68a0      	ldr	r0, [r4, #8]
   8302e:	2201      	movs	r2, #1
   83030:	2109      	movs	r1, #9
   83032:	f7ff ffbd 	bl	82fb0 <std.isra.0>
   83036:	68e0      	ldr	r0, [r4, #12]
   83038:	2202      	movs	r2, #2
   8303a:	2112      	movs	r1, #18
   8303c:	f7ff ffb8 	bl	82fb0 <std.isra.0>
   83040:	2301      	movs	r3, #1
   83042:	4805      	ldr	r0, [pc, #20]	; (83058 <__sinit+0x58>)
   83044:	63a3      	str	r3, [r4, #56]	; 0x38
   83046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8304a:	f000 bb9b 	b.w	83784 <__retarget_lock_release_recursive>
   8304e:	4802      	ldr	r0, [pc, #8]	; (83058 <__sinit+0x58>)
   83050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83054:	f000 bb96 	b.w	83784 <__retarget_lock_release_recursive>
   83058:	20070cb8 	.word	0x20070cb8
   8305c:	00082fa5 	.word	0x00082fa5

00083060 <__sfp_lock_acquire>:
   83060:	4801      	ldr	r0, [pc, #4]	; (83068 <__sfp_lock_acquire+0x8>)
   83062:	f000 bb8d 	b.w	83780 <__retarget_lock_acquire_recursive>
   83066:	bf00      	nop
   83068:	20070ccc 	.word	0x20070ccc

0008306c <__sfp_lock_release>:
   8306c:	4801      	ldr	r0, [pc, #4]	; (83074 <__sfp_lock_release+0x8>)
   8306e:	f000 bb89 	b.w	83784 <__retarget_lock_release_recursive>
   83072:	bf00      	nop
   83074:	20070ccc 	.word	0x20070ccc

00083078 <__libc_fini_array>:
   83078:	b538      	push	{r3, r4, r5, lr}
   8307a:	4c0a      	ldr	r4, [pc, #40]	; (830a4 <__libc_fini_array+0x2c>)
   8307c:	4d0a      	ldr	r5, [pc, #40]	; (830a8 <__libc_fini_array+0x30>)
   8307e:	1b64      	subs	r4, r4, r5
   83080:	10a4      	asrs	r4, r4, #2
   83082:	d00a      	beq.n	8309a <__libc_fini_array+0x22>
   83084:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   83088:	3b01      	subs	r3, #1
   8308a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8308e:	3c01      	subs	r4, #1
   83090:	f855 3904 	ldr.w	r3, [r5], #-4
   83094:	4798      	blx	r3
   83096:	2c00      	cmp	r4, #0
   83098:	d1f9      	bne.n	8308e <__libc_fini_array+0x16>
   8309a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8309e:	f001 be4b 	b.w	84d38 <_fini>
   830a2:	bf00      	nop
   830a4:	00084d48 	.word	0x00084d48
   830a8:	00084d44 	.word	0x00084d44

000830ac <__fputwc>:
   830ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   830b0:	b083      	sub	sp, #12
   830b2:	4607      	mov	r7, r0
   830b4:	4688      	mov	r8, r1
   830b6:	4614      	mov	r4, r2
   830b8:	f000 fb50 	bl	8375c <__locale_mb_cur_max>
   830bc:	2801      	cmp	r0, #1
   830be:	d033      	beq.n	83128 <__fputwc+0x7c>
   830c0:	4642      	mov	r2, r8
   830c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   830c6:	a901      	add	r1, sp, #4
   830c8:	4638      	mov	r0, r7
   830ca:	f001 f9af 	bl	8442c <_wcrtomb_r>
   830ce:	1c42      	adds	r2, r0, #1
   830d0:	4606      	mov	r6, r0
   830d2:	d022      	beq.n	8311a <__fputwc+0x6e>
   830d4:	b390      	cbz	r0, 8313c <__fputwc+0x90>
   830d6:	f89d 1004 	ldrb.w	r1, [sp, #4]
   830da:	2500      	movs	r5, #0
   830dc:	f10d 0904 	add.w	r9, sp, #4
   830e0:	e008      	b.n	830f4 <__fputwc+0x48>
   830e2:	6823      	ldr	r3, [r4, #0]
   830e4:	1c5a      	adds	r2, r3, #1
   830e6:	6022      	str	r2, [r4, #0]
   830e8:	7019      	strb	r1, [r3, #0]
   830ea:	3501      	adds	r5, #1
   830ec:	42b5      	cmp	r5, r6
   830ee:	d225      	bcs.n	8313c <__fputwc+0x90>
   830f0:	f815 1009 	ldrb.w	r1, [r5, r9]
   830f4:	68a3      	ldr	r3, [r4, #8]
   830f6:	3b01      	subs	r3, #1
   830f8:	2b00      	cmp	r3, #0
   830fa:	60a3      	str	r3, [r4, #8]
   830fc:	daf1      	bge.n	830e2 <__fputwc+0x36>
   830fe:	69a2      	ldr	r2, [r4, #24]
   83100:	4293      	cmp	r3, r2
   83102:	db01      	blt.n	83108 <__fputwc+0x5c>
   83104:	290a      	cmp	r1, #10
   83106:	d1ec      	bne.n	830e2 <__fputwc+0x36>
   83108:	4622      	mov	r2, r4
   8310a:	4638      	mov	r0, r7
   8310c:	f001 f936 	bl	8437c <__swbuf_r>
   83110:	1c43      	adds	r3, r0, #1
   83112:	d1ea      	bne.n	830ea <__fputwc+0x3e>
   83114:	b003      	add	sp, #12
   83116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8311a:	89a3      	ldrh	r3, [r4, #12]
   8311c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83120:	81a3      	strh	r3, [r4, #12]
   83122:	b003      	add	sp, #12
   83124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83128:	f108 33ff 	add.w	r3, r8, #4294967295
   8312c:	2bfe      	cmp	r3, #254	; 0xfe
   8312e:	d8c7      	bhi.n	830c0 <__fputwc+0x14>
   83130:	fa5f f188 	uxtb.w	r1, r8
   83134:	4606      	mov	r6, r0
   83136:	f88d 1004 	strb.w	r1, [sp, #4]
   8313a:	e7ce      	b.n	830da <__fputwc+0x2e>
   8313c:	4640      	mov	r0, r8
   8313e:	b003      	add	sp, #12
   83140:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00083144 <_fputwc_r>:
   83144:	b530      	push	{r4, r5, lr}
   83146:	6e53      	ldr	r3, [r2, #100]	; 0x64
   83148:	4614      	mov	r4, r2
   8314a:	f013 0f01 	tst.w	r3, #1
   8314e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   83152:	b083      	sub	sp, #12
   83154:	4605      	mov	r5, r0
   83156:	b29a      	uxth	r2, r3
   83158:	d101      	bne.n	8315e <_fputwc_r+0x1a>
   8315a:	0590      	lsls	r0, r2, #22
   8315c:	d51c      	bpl.n	83198 <_fputwc_r+0x54>
   8315e:	0490      	lsls	r0, r2, #18
   83160:	d406      	bmi.n	83170 <_fputwc_r+0x2c>
   83162:	6e62      	ldr	r2, [r4, #100]	; 0x64
   83164:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83168:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8316c:	81a3      	strh	r3, [r4, #12]
   8316e:	6662      	str	r2, [r4, #100]	; 0x64
   83170:	4628      	mov	r0, r5
   83172:	4622      	mov	r2, r4
   83174:	f7ff ff9a 	bl	830ac <__fputwc>
   83178:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8317a:	4605      	mov	r5, r0
   8317c:	07da      	lsls	r2, r3, #31
   8317e:	d402      	bmi.n	83186 <_fputwc_r+0x42>
   83180:	89a3      	ldrh	r3, [r4, #12]
   83182:	059b      	lsls	r3, r3, #22
   83184:	d502      	bpl.n	8318c <_fputwc_r+0x48>
   83186:	4628      	mov	r0, r5
   83188:	b003      	add	sp, #12
   8318a:	bd30      	pop	{r4, r5, pc}
   8318c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8318e:	f000 faf9 	bl	83784 <__retarget_lock_release_recursive>
   83192:	4628      	mov	r0, r5
   83194:	b003      	add	sp, #12
   83196:	bd30      	pop	{r4, r5, pc}
   83198:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8319a:	9101      	str	r1, [sp, #4]
   8319c:	f000 faf0 	bl	83780 <__retarget_lock_acquire_recursive>
   831a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   831a4:	9901      	ldr	r1, [sp, #4]
   831a6:	b29a      	uxth	r2, r3
   831a8:	e7d9      	b.n	8315e <_fputwc_r+0x1a>
   831aa:	bf00      	nop

000831ac <_malloc_trim_r>:
   831ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   831ae:	460c      	mov	r4, r1
   831b0:	4f23      	ldr	r7, [pc, #140]	; (83240 <_malloc_trim_r+0x94>)
   831b2:	4606      	mov	r6, r0
   831b4:	f000 feca 	bl	83f4c <__malloc_lock>
   831b8:	68bb      	ldr	r3, [r7, #8]
   831ba:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   831be:	685d      	ldr	r5, [r3, #4]
   831c0:	310f      	adds	r1, #15
   831c2:	f025 0503 	bic.w	r5, r5, #3
   831c6:	4429      	add	r1, r5
   831c8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   831cc:	f021 010f 	bic.w	r1, r1, #15
   831d0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   831d4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   831d8:	db07      	blt.n	831ea <_malloc_trim_r+0x3e>
   831da:	2100      	movs	r1, #0
   831dc:	4630      	mov	r0, r6
   831de:	f001 f877 	bl	842d0 <_sbrk_r>
   831e2:	68bb      	ldr	r3, [r7, #8]
   831e4:	442b      	add	r3, r5
   831e6:	4298      	cmp	r0, r3
   831e8:	d004      	beq.n	831f4 <_malloc_trim_r+0x48>
   831ea:	4630      	mov	r0, r6
   831ec:	f000 feb4 	bl	83f58 <__malloc_unlock>
   831f0:	2000      	movs	r0, #0
   831f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831f4:	4261      	negs	r1, r4
   831f6:	4630      	mov	r0, r6
   831f8:	f001 f86a 	bl	842d0 <_sbrk_r>
   831fc:	3001      	adds	r0, #1
   831fe:	d00d      	beq.n	8321c <_malloc_trim_r+0x70>
   83200:	4b10      	ldr	r3, [pc, #64]	; (83244 <_malloc_trim_r+0x98>)
   83202:	68ba      	ldr	r2, [r7, #8]
   83204:	6819      	ldr	r1, [r3, #0]
   83206:	1b2d      	subs	r5, r5, r4
   83208:	f045 0501 	orr.w	r5, r5, #1
   8320c:	4630      	mov	r0, r6
   8320e:	1b09      	subs	r1, r1, r4
   83210:	6055      	str	r5, [r2, #4]
   83212:	6019      	str	r1, [r3, #0]
   83214:	f000 fea0 	bl	83f58 <__malloc_unlock>
   83218:	2001      	movs	r0, #1
   8321a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8321c:	2100      	movs	r1, #0
   8321e:	4630      	mov	r0, r6
   83220:	f001 f856 	bl	842d0 <_sbrk_r>
   83224:	68ba      	ldr	r2, [r7, #8]
   83226:	1a83      	subs	r3, r0, r2
   83228:	2b0f      	cmp	r3, #15
   8322a:	ddde      	ble.n	831ea <_malloc_trim_r+0x3e>
   8322c:	4c06      	ldr	r4, [pc, #24]	; (83248 <_malloc_trim_r+0x9c>)
   8322e:	4905      	ldr	r1, [pc, #20]	; (83244 <_malloc_trim_r+0x98>)
   83230:	6824      	ldr	r4, [r4, #0]
   83232:	f043 0301 	orr.w	r3, r3, #1
   83236:	1b00      	subs	r0, r0, r4
   83238:	6053      	str	r3, [r2, #4]
   8323a:	6008      	str	r0, [r1, #0]
   8323c:	e7d5      	b.n	831ea <_malloc_trim_r+0x3e>
   8323e:	bf00      	nop
   83240:	200706d0 	.word	0x200706d0
   83244:	20070c00 	.word	0x20070c00
   83248:	20070ad8 	.word	0x20070ad8

0008324c <_free_r>:
   8324c:	2900      	cmp	r1, #0
   8324e:	d044      	beq.n	832da <_free_r+0x8e>
   83250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83254:	460d      	mov	r5, r1
   83256:	4680      	mov	r8, r0
   83258:	f000 fe78 	bl	83f4c <__malloc_lock>
   8325c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83260:	4969      	ldr	r1, [pc, #420]	; (83408 <_free_r+0x1bc>)
   83262:	f1a5 0408 	sub.w	r4, r5, #8
   83266:	f027 0301 	bic.w	r3, r7, #1
   8326a:	18e2      	adds	r2, r4, r3
   8326c:	688e      	ldr	r6, [r1, #8]
   8326e:	6850      	ldr	r0, [r2, #4]
   83270:	42b2      	cmp	r2, r6
   83272:	f020 0003 	bic.w	r0, r0, #3
   83276:	d05e      	beq.n	83336 <_free_r+0xea>
   83278:	07fe      	lsls	r6, r7, #31
   8327a:	6050      	str	r0, [r2, #4]
   8327c:	d40b      	bmi.n	83296 <_free_r+0x4a>
   8327e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   83282:	f101 0e08 	add.w	lr, r1, #8
   83286:	1be4      	subs	r4, r4, r7
   83288:	68a5      	ldr	r5, [r4, #8]
   8328a:	443b      	add	r3, r7
   8328c:	4575      	cmp	r5, lr
   8328e:	d06d      	beq.n	8336c <_free_r+0x120>
   83290:	68e7      	ldr	r7, [r4, #12]
   83292:	60ef      	str	r7, [r5, #12]
   83294:	60bd      	str	r5, [r7, #8]
   83296:	1815      	adds	r5, r2, r0
   83298:	686d      	ldr	r5, [r5, #4]
   8329a:	07ed      	lsls	r5, r5, #31
   8329c:	d53e      	bpl.n	8331c <_free_r+0xd0>
   8329e:	f043 0201 	orr.w	r2, r3, #1
   832a2:	6062      	str	r2, [r4, #4]
   832a4:	50e3      	str	r3, [r4, r3]
   832a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   832aa:	d217      	bcs.n	832dc <_free_r+0x90>
   832ac:	2201      	movs	r2, #1
   832ae:	08db      	lsrs	r3, r3, #3
   832b0:	1098      	asrs	r0, r3, #2
   832b2:	684d      	ldr	r5, [r1, #4]
   832b4:	4413      	add	r3, r2
   832b6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   832ba:	4082      	lsls	r2, r0
   832bc:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   832c0:	432a      	orrs	r2, r5
   832c2:	3808      	subs	r0, #8
   832c4:	60e0      	str	r0, [r4, #12]
   832c6:	60a7      	str	r7, [r4, #8]
   832c8:	604a      	str	r2, [r1, #4]
   832ca:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   832ce:	60fc      	str	r4, [r7, #12]
   832d0:	4640      	mov	r0, r8
   832d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   832d6:	f000 be3f 	b.w	83f58 <__malloc_unlock>
   832da:	4770      	bx	lr
   832dc:	0a5a      	lsrs	r2, r3, #9
   832de:	2a04      	cmp	r2, #4
   832e0:	d852      	bhi.n	83388 <_free_r+0x13c>
   832e2:	099a      	lsrs	r2, r3, #6
   832e4:	f102 0739 	add.w	r7, r2, #57	; 0x39
   832e8:	00ff      	lsls	r7, r7, #3
   832ea:	f102 0538 	add.w	r5, r2, #56	; 0x38
   832ee:	19c8      	adds	r0, r1, r7
   832f0:	59ca      	ldr	r2, [r1, r7]
   832f2:	3808      	subs	r0, #8
   832f4:	4290      	cmp	r0, r2
   832f6:	d04f      	beq.n	83398 <_free_r+0x14c>
   832f8:	6851      	ldr	r1, [r2, #4]
   832fa:	f021 0103 	bic.w	r1, r1, #3
   832fe:	428b      	cmp	r3, r1
   83300:	d232      	bcs.n	83368 <_free_r+0x11c>
   83302:	6892      	ldr	r2, [r2, #8]
   83304:	4290      	cmp	r0, r2
   83306:	d1f7      	bne.n	832f8 <_free_r+0xac>
   83308:	68c3      	ldr	r3, [r0, #12]
   8330a:	60a0      	str	r0, [r4, #8]
   8330c:	60e3      	str	r3, [r4, #12]
   8330e:	609c      	str	r4, [r3, #8]
   83310:	60c4      	str	r4, [r0, #12]
   83312:	4640      	mov	r0, r8
   83314:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83318:	f000 be1e 	b.w	83f58 <__malloc_unlock>
   8331c:	6895      	ldr	r5, [r2, #8]
   8331e:	4f3b      	ldr	r7, [pc, #236]	; (8340c <_free_r+0x1c0>)
   83320:	4403      	add	r3, r0
   83322:	42bd      	cmp	r5, r7
   83324:	d040      	beq.n	833a8 <_free_r+0x15c>
   83326:	68d0      	ldr	r0, [r2, #12]
   83328:	f043 0201 	orr.w	r2, r3, #1
   8332c:	60e8      	str	r0, [r5, #12]
   8332e:	6085      	str	r5, [r0, #8]
   83330:	6062      	str	r2, [r4, #4]
   83332:	50e3      	str	r3, [r4, r3]
   83334:	e7b7      	b.n	832a6 <_free_r+0x5a>
   83336:	07ff      	lsls	r7, r7, #31
   83338:	4403      	add	r3, r0
   8333a:	d407      	bmi.n	8334c <_free_r+0x100>
   8333c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83340:	1b64      	subs	r4, r4, r5
   83342:	68e2      	ldr	r2, [r4, #12]
   83344:	68a0      	ldr	r0, [r4, #8]
   83346:	442b      	add	r3, r5
   83348:	60c2      	str	r2, [r0, #12]
   8334a:	6090      	str	r0, [r2, #8]
   8334c:	4a30      	ldr	r2, [pc, #192]	; (83410 <_free_r+0x1c4>)
   8334e:	f043 0001 	orr.w	r0, r3, #1
   83352:	6812      	ldr	r2, [r2, #0]
   83354:	6060      	str	r0, [r4, #4]
   83356:	4293      	cmp	r3, r2
   83358:	608c      	str	r4, [r1, #8]
   8335a:	d3b9      	bcc.n	832d0 <_free_r+0x84>
   8335c:	4b2d      	ldr	r3, [pc, #180]	; (83414 <_free_r+0x1c8>)
   8335e:	4640      	mov	r0, r8
   83360:	6819      	ldr	r1, [r3, #0]
   83362:	f7ff ff23 	bl	831ac <_malloc_trim_r>
   83366:	e7b3      	b.n	832d0 <_free_r+0x84>
   83368:	4610      	mov	r0, r2
   8336a:	e7cd      	b.n	83308 <_free_r+0xbc>
   8336c:	1811      	adds	r1, r2, r0
   8336e:	6849      	ldr	r1, [r1, #4]
   83370:	07c9      	lsls	r1, r1, #31
   83372:	d444      	bmi.n	833fe <_free_r+0x1b2>
   83374:	6891      	ldr	r1, [r2, #8]
   83376:	4403      	add	r3, r0
   83378:	68d2      	ldr	r2, [r2, #12]
   8337a:	f043 0001 	orr.w	r0, r3, #1
   8337e:	60ca      	str	r2, [r1, #12]
   83380:	6091      	str	r1, [r2, #8]
   83382:	6060      	str	r0, [r4, #4]
   83384:	50e3      	str	r3, [r4, r3]
   83386:	e7a3      	b.n	832d0 <_free_r+0x84>
   83388:	2a14      	cmp	r2, #20
   8338a:	d816      	bhi.n	833ba <_free_r+0x16e>
   8338c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83390:	00ff      	lsls	r7, r7, #3
   83392:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   83396:	e7aa      	b.n	832ee <_free_r+0xa2>
   83398:	2301      	movs	r3, #1
   8339a:	10aa      	asrs	r2, r5, #2
   8339c:	684d      	ldr	r5, [r1, #4]
   8339e:	4093      	lsls	r3, r2
   833a0:	432b      	orrs	r3, r5
   833a2:	604b      	str	r3, [r1, #4]
   833a4:	4603      	mov	r3, r0
   833a6:	e7b0      	b.n	8330a <_free_r+0xbe>
   833a8:	f043 0201 	orr.w	r2, r3, #1
   833ac:	614c      	str	r4, [r1, #20]
   833ae:	610c      	str	r4, [r1, #16]
   833b0:	60e5      	str	r5, [r4, #12]
   833b2:	60a5      	str	r5, [r4, #8]
   833b4:	6062      	str	r2, [r4, #4]
   833b6:	50e3      	str	r3, [r4, r3]
   833b8:	e78a      	b.n	832d0 <_free_r+0x84>
   833ba:	2a54      	cmp	r2, #84	; 0x54
   833bc:	d806      	bhi.n	833cc <_free_r+0x180>
   833be:	0b1a      	lsrs	r2, r3, #12
   833c0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   833c4:	00ff      	lsls	r7, r7, #3
   833c6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   833ca:	e790      	b.n	832ee <_free_r+0xa2>
   833cc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   833d0:	d806      	bhi.n	833e0 <_free_r+0x194>
   833d2:	0bda      	lsrs	r2, r3, #15
   833d4:	f102 0778 	add.w	r7, r2, #120	; 0x78
   833d8:	00ff      	lsls	r7, r7, #3
   833da:	f102 0577 	add.w	r5, r2, #119	; 0x77
   833de:	e786      	b.n	832ee <_free_r+0xa2>
   833e0:	f240 5054 	movw	r0, #1364	; 0x554
   833e4:	4282      	cmp	r2, r0
   833e6:	d806      	bhi.n	833f6 <_free_r+0x1aa>
   833e8:	0c9a      	lsrs	r2, r3, #18
   833ea:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   833ee:	00ff      	lsls	r7, r7, #3
   833f0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   833f4:	e77b      	b.n	832ee <_free_r+0xa2>
   833f6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   833fa:	257e      	movs	r5, #126	; 0x7e
   833fc:	e777      	b.n	832ee <_free_r+0xa2>
   833fe:	f043 0101 	orr.w	r1, r3, #1
   83402:	6061      	str	r1, [r4, #4]
   83404:	6013      	str	r3, [r2, #0]
   83406:	e763      	b.n	832d0 <_free_r+0x84>
   83408:	200706d0 	.word	0x200706d0
   8340c:	200706d8 	.word	0x200706d8
   83410:	20070adc 	.word	0x20070adc
   83414:	20070c30 	.word	0x20070c30

00083418 <__sfvwrite_r>:
   83418:	6893      	ldr	r3, [r2, #8]
   8341a:	2b00      	cmp	r3, #0
   8341c:	d071      	beq.n	83502 <__sfvwrite_r+0xea>
   8341e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83422:	898b      	ldrh	r3, [r1, #12]
   83424:	b083      	sub	sp, #12
   83426:	460c      	mov	r4, r1
   83428:	0719      	lsls	r1, r3, #28
   8342a:	9000      	str	r0, [sp, #0]
   8342c:	4616      	mov	r6, r2
   8342e:	d525      	bpl.n	8347c <__sfvwrite_r+0x64>
   83430:	6922      	ldr	r2, [r4, #16]
   83432:	b31a      	cbz	r2, 8347c <__sfvwrite_r+0x64>
   83434:	f013 0002 	ands.w	r0, r3, #2
   83438:	6835      	ldr	r5, [r6, #0]
   8343a:	d02b      	beq.n	83494 <__sfvwrite_r+0x7c>
   8343c:	f04f 0900 	mov.w	r9, #0
   83440:	46b0      	mov	r8, r6
   83442:	464f      	mov	r7, r9
   83444:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 83708 <__sfvwrite_r+0x2f0>
   83448:	2f00      	cmp	r7, #0
   8344a:	d055      	beq.n	834f8 <__sfvwrite_r+0xe0>
   8344c:	4557      	cmp	r7, sl
   8344e:	463b      	mov	r3, r7
   83450:	464a      	mov	r2, r9
   83452:	bf28      	it	cs
   83454:	4653      	movcs	r3, sl
   83456:	69e1      	ldr	r1, [r4, #28]
   83458:	9800      	ldr	r0, [sp, #0]
   8345a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8345c:	47b0      	blx	r6
   8345e:	2800      	cmp	r0, #0
   83460:	dd56      	ble.n	83510 <__sfvwrite_r+0xf8>
   83462:	f8d8 3008 	ldr.w	r3, [r8, #8]
   83466:	4481      	add	r9, r0
   83468:	1a1b      	subs	r3, r3, r0
   8346a:	1a3f      	subs	r7, r7, r0
   8346c:	f8c8 3008 	str.w	r3, [r8, #8]
   83470:	2b00      	cmp	r3, #0
   83472:	d1e9      	bne.n	83448 <__sfvwrite_r+0x30>
   83474:	2000      	movs	r0, #0
   83476:	b003      	add	sp, #12
   83478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8347c:	4621      	mov	r1, r4
   8347e:	9800      	ldr	r0, [sp, #0]
   83480:	f7ff fc56 	bl	82d30 <__swsetup_r>
   83484:	2800      	cmp	r0, #0
   83486:	f040 8135 	bne.w	836f4 <__sfvwrite_r+0x2dc>
   8348a:	89a3      	ldrh	r3, [r4, #12]
   8348c:	6835      	ldr	r5, [r6, #0]
   8348e:	f013 0002 	ands.w	r0, r3, #2
   83492:	d1d3      	bne.n	8343c <__sfvwrite_r+0x24>
   83494:	f013 0901 	ands.w	r9, r3, #1
   83498:	d144      	bne.n	83524 <__sfvwrite_r+0x10c>
   8349a:	464f      	mov	r7, r9
   8349c:	9601      	str	r6, [sp, #4]
   8349e:	b337      	cbz	r7, 834ee <__sfvwrite_r+0xd6>
   834a0:	059a      	lsls	r2, r3, #22
   834a2:	f8d4 8008 	ldr.w	r8, [r4, #8]
   834a6:	f140 8085 	bpl.w	835b4 <__sfvwrite_r+0x19c>
   834aa:	4547      	cmp	r7, r8
   834ac:	46c3      	mov	fp, r8
   834ae:	f0c0 80ad 	bcc.w	8360c <__sfvwrite_r+0x1f4>
   834b2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   834b6:	f040 80ae 	bne.w	83616 <__sfvwrite_r+0x1fe>
   834ba:	46ba      	mov	sl, r7
   834bc:	6820      	ldr	r0, [r4, #0]
   834be:	465a      	mov	r2, fp
   834c0:	4649      	mov	r1, r9
   834c2:	f000 fcdf 	bl	83e84 <memmove>
   834c6:	68a2      	ldr	r2, [r4, #8]
   834c8:	6823      	ldr	r3, [r4, #0]
   834ca:	eba2 0208 	sub.w	r2, r2, r8
   834ce:	445b      	add	r3, fp
   834d0:	60a2      	str	r2, [r4, #8]
   834d2:	6023      	str	r3, [r4, #0]
   834d4:	9a01      	ldr	r2, [sp, #4]
   834d6:	44d1      	add	r9, sl
   834d8:	6893      	ldr	r3, [r2, #8]
   834da:	eba7 070a 	sub.w	r7, r7, sl
   834de:	eba3 030a 	sub.w	r3, r3, sl
   834e2:	6093      	str	r3, [r2, #8]
   834e4:	2b00      	cmp	r3, #0
   834e6:	d0c5      	beq.n	83474 <__sfvwrite_r+0x5c>
   834e8:	89a3      	ldrh	r3, [r4, #12]
   834ea:	2f00      	cmp	r7, #0
   834ec:	d1d8      	bne.n	834a0 <__sfvwrite_r+0x88>
   834ee:	f8d5 9000 	ldr.w	r9, [r5]
   834f2:	686f      	ldr	r7, [r5, #4]
   834f4:	3508      	adds	r5, #8
   834f6:	e7d2      	b.n	8349e <__sfvwrite_r+0x86>
   834f8:	f8d5 9000 	ldr.w	r9, [r5]
   834fc:	686f      	ldr	r7, [r5, #4]
   834fe:	3508      	adds	r5, #8
   83500:	e7a2      	b.n	83448 <__sfvwrite_r+0x30>
   83502:	2000      	movs	r0, #0
   83504:	4770      	bx	lr
   83506:	4621      	mov	r1, r4
   83508:	9800      	ldr	r0, [sp, #0]
   8350a:	f7ff fd21 	bl	82f50 <_fflush_r>
   8350e:	b378      	cbz	r0, 83570 <__sfvwrite_r+0x158>
   83510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83514:	f04f 30ff 	mov.w	r0, #4294967295
   83518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8351c:	81a3      	strh	r3, [r4, #12]
   8351e:	b003      	add	sp, #12
   83520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83524:	4681      	mov	r9, r0
   83526:	4633      	mov	r3, r6
   83528:	464e      	mov	r6, r9
   8352a:	46a8      	mov	r8, r5
   8352c:	469a      	mov	sl, r3
   8352e:	464d      	mov	r5, r9
   83530:	b356      	cbz	r6, 83588 <__sfvwrite_r+0x170>
   83532:	2800      	cmp	r0, #0
   83534:	d032      	beq.n	8359c <__sfvwrite_r+0x184>
   83536:	45b1      	cmp	r9, r6
   83538:	46cb      	mov	fp, r9
   8353a:	bf28      	it	cs
   8353c:	46b3      	movcs	fp, r6
   8353e:	6820      	ldr	r0, [r4, #0]
   83540:	6923      	ldr	r3, [r4, #16]
   83542:	465f      	mov	r7, fp
   83544:	4298      	cmp	r0, r3
   83546:	6962      	ldr	r2, [r4, #20]
   83548:	d904      	bls.n	83554 <__sfvwrite_r+0x13c>
   8354a:	68a3      	ldr	r3, [r4, #8]
   8354c:	4413      	add	r3, r2
   8354e:	459b      	cmp	fp, r3
   83550:	f300 80a8 	bgt.w	836a4 <__sfvwrite_r+0x28c>
   83554:	4593      	cmp	fp, r2
   83556:	db4d      	blt.n	835f4 <__sfvwrite_r+0x1dc>
   83558:	4613      	mov	r3, r2
   8355a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8355c:	462a      	mov	r2, r5
   8355e:	69e1      	ldr	r1, [r4, #28]
   83560:	9800      	ldr	r0, [sp, #0]
   83562:	47b8      	blx	r7
   83564:	1e07      	subs	r7, r0, #0
   83566:	ddd3      	ble.n	83510 <__sfvwrite_r+0xf8>
   83568:	ebb9 0907 	subs.w	r9, r9, r7
   8356c:	d0cb      	beq.n	83506 <__sfvwrite_r+0xee>
   8356e:	2001      	movs	r0, #1
   83570:	f8da 3008 	ldr.w	r3, [sl, #8]
   83574:	443d      	add	r5, r7
   83576:	1bdb      	subs	r3, r3, r7
   83578:	1bf6      	subs	r6, r6, r7
   8357a:	f8ca 3008 	str.w	r3, [sl, #8]
   8357e:	2b00      	cmp	r3, #0
   83580:	f43f af78 	beq.w	83474 <__sfvwrite_r+0x5c>
   83584:	2e00      	cmp	r6, #0
   83586:	d1d4      	bne.n	83532 <__sfvwrite_r+0x11a>
   83588:	f108 0308 	add.w	r3, r8, #8
   8358c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83590:	4698      	mov	r8, r3
   83592:	f853 5c08 	ldr.w	r5, [r3, #-8]
   83596:	3308      	adds	r3, #8
   83598:	2e00      	cmp	r6, #0
   8359a:	d0f7      	beq.n	8358c <__sfvwrite_r+0x174>
   8359c:	4632      	mov	r2, r6
   8359e:	210a      	movs	r1, #10
   835a0:	4628      	mov	r0, r5
   835a2:	f000 fc29 	bl	83df8 <memchr>
   835a6:	2800      	cmp	r0, #0
   835a8:	f000 80a1 	beq.w	836ee <__sfvwrite_r+0x2d6>
   835ac:	3001      	adds	r0, #1
   835ae:	eba0 0905 	sub.w	r9, r0, r5
   835b2:	e7c0      	b.n	83536 <__sfvwrite_r+0x11e>
   835b4:	6820      	ldr	r0, [r4, #0]
   835b6:	6923      	ldr	r3, [r4, #16]
   835b8:	4298      	cmp	r0, r3
   835ba:	d802      	bhi.n	835c2 <__sfvwrite_r+0x1aa>
   835bc:	6963      	ldr	r3, [r4, #20]
   835be:	429f      	cmp	r7, r3
   835c0:	d25d      	bcs.n	8367e <__sfvwrite_r+0x266>
   835c2:	45b8      	cmp	r8, r7
   835c4:	bf28      	it	cs
   835c6:	46b8      	movcs	r8, r7
   835c8:	4649      	mov	r1, r9
   835ca:	4642      	mov	r2, r8
   835cc:	f000 fc5a 	bl	83e84 <memmove>
   835d0:	68a3      	ldr	r3, [r4, #8]
   835d2:	6822      	ldr	r2, [r4, #0]
   835d4:	eba3 0308 	sub.w	r3, r3, r8
   835d8:	4442      	add	r2, r8
   835da:	60a3      	str	r3, [r4, #8]
   835dc:	6022      	str	r2, [r4, #0]
   835de:	b10b      	cbz	r3, 835e4 <__sfvwrite_r+0x1cc>
   835e0:	46c2      	mov	sl, r8
   835e2:	e777      	b.n	834d4 <__sfvwrite_r+0xbc>
   835e4:	4621      	mov	r1, r4
   835e6:	9800      	ldr	r0, [sp, #0]
   835e8:	f7ff fcb2 	bl	82f50 <_fflush_r>
   835ec:	2800      	cmp	r0, #0
   835ee:	d18f      	bne.n	83510 <__sfvwrite_r+0xf8>
   835f0:	46c2      	mov	sl, r8
   835f2:	e76f      	b.n	834d4 <__sfvwrite_r+0xbc>
   835f4:	465a      	mov	r2, fp
   835f6:	4629      	mov	r1, r5
   835f8:	f000 fc44 	bl	83e84 <memmove>
   835fc:	68a2      	ldr	r2, [r4, #8]
   835fe:	6823      	ldr	r3, [r4, #0]
   83600:	eba2 020b 	sub.w	r2, r2, fp
   83604:	445b      	add	r3, fp
   83606:	60a2      	str	r2, [r4, #8]
   83608:	6023      	str	r3, [r4, #0]
   8360a:	e7ad      	b.n	83568 <__sfvwrite_r+0x150>
   8360c:	46b8      	mov	r8, r7
   8360e:	46ba      	mov	sl, r7
   83610:	46bb      	mov	fp, r7
   83612:	6820      	ldr	r0, [r4, #0]
   83614:	e753      	b.n	834be <__sfvwrite_r+0xa6>
   83616:	6962      	ldr	r2, [r4, #20]
   83618:	6820      	ldr	r0, [r4, #0]
   8361a:	6921      	ldr	r1, [r4, #16]
   8361c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83620:	eba0 0a01 	sub.w	sl, r0, r1
   83624:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83628:	f10a 0001 	add.w	r0, sl, #1
   8362c:	ea4f 0868 	mov.w	r8, r8, asr #1
   83630:	4438      	add	r0, r7
   83632:	4540      	cmp	r0, r8
   83634:	4642      	mov	r2, r8
   83636:	bf84      	itt	hi
   83638:	4680      	movhi	r8, r0
   8363a:	4642      	movhi	r2, r8
   8363c:	055b      	lsls	r3, r3, #21
   8363e:	d544      	bpl.n	836ca <__sfvwrite_r+0x2b2>
   83640:	4611      	mov	r1, r2
   83642:	9800      	ldr	r0, [sp, #0]
   83644:	f000 f920 	bl	83888 <_malloc_r>
   83648:	4683      	mov	fp, r0
   8364a:	2800      	cmp	r0, #0
   8364c:	d055      	beq.n	836fa <__sfvwrite_r+0x2e2>
   8364e:	4652      	mov	r2, sl
   83650:	6921      	ldr	r1, [r4, #16]
   83652:	f7fe fae3 	bl	81c1c <memcpy>
   83656:	89a3      	ldrh	r3, [r4, #12]
   83658:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8365c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83660:	81a3      	strh	r3, [r4, #12]
   83662:	eb0b 000a 	add.w	r0, fp, sl
   83666:	eba8 030a 	sub.w	r3, r8, sl
   8366a:	f8c4 b010 	str.w	fp, [r4, #16]
   8366e:	f8c4 8014 	str.w	r8, [r4, #20]
   83672:	6020      	str	r0, [r4, #0]
   83674:	60a3      	str	r3, [r4, #8]
   83676:	46b8      	mov	r8, r7
   83678:	46ba      	mov	sl, r7
   8367a:	46bb      	mov	fp, r7
   8367c:	e71f      	b.n	834be <__sfvwrite_r+0xa6>
   8367e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83682:	42ba      	cmp	r2, r7
   83684:	bf28      	it	cs
   83686:	463a      	movcs	r2, r7
   83688:	fb92 f2f3 	sdiv	r2, r2, r3
   8368c:	69e1      	ldr	r1, [r4, #28]
   8368e:	fb03 f302 	mul.w	r3, r3, r2
   83692:	9800      	ldr	r0, [sp, #0]
   83694:	464a      	mov	r2, r9
   83696:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83698:	47b0      	blx	r6
   8369a:	f1b0 0a00 	subs.w	sl, r0, #0
   8369e:	f73f af19 	bgt.w	834d4 <__sfvwrite_r+0xbc>
   836a2:	e735      	b.n	83510 <__sfvwrite_r+0xf8>
   836a4:	461a      	mov	r2, r3
   836a6:	4629      	mov	r1, r5
   836a8:	9301      	str	r3, [sp, #4]
   836aa:	f000 fbeb 	bl	83e84 <memmove>
   836ae:	6822      	ldr	r2, [r4, #0]
   836b0:	9b01      	ldr	r3, [sp, #4]
   836b2:	4621      	mov	r1, r4
   836b4:	441a      	add	r2, r3
   836b6:	6022      	str	r2, [r4, #0]
   836b8:	9800      	ldr	r0, [sp, #0]
   836ba:	f7ff fc49 	bl	82f50 <_fflush_r>
   836be:	9b01      	ldr	r3, [sp, #4]
   836c0:	2800      	cmp	r0, #0
   836c2:	f47f af25 	bne.w	83510 <__sfvwrite_r+0xf8>
   836c6:	461f      	mov	r7, r3
   836c8:	e74e      	b.n	83568 <__sfvwrite_r+0x150>
   836ca:	9800      	ldr	r0, [sp, #0]
   836cc:	f000 fc4a 	bl	83f64 <_realloc_r>
   836d0:	4683      	mov	fp, r0
   836d2:	2800      	cmp	r0, #0
   836d4:	d1c5      	bne.n	83662 <__sfvwrite_r+0x24a>
   836d6:	9d00      	ldr	r5, [sp, #0]
   836d8:	6921      	ldr	r1, [r4, #16]
   836da:	4628      	mov	r0, r5
   836dc:	f7ff fdb6 	bl	8324c <_free_r>
   836e0:	220c      	movs	r2, #12
   836e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   836e6:	602a      	str	r2, [r5, #0]
   836e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   836ec:	e712      	b.n	83514 <__sfvwrite_r+0xfc>
   836ee:	f106 0901 	add.w	r9, r6, #1
   836f2:	e720      	b.n	83536 <__sfvwrite_r+0x11e>
   836f4:	f04f 30ff 	mov.w	r0, #4294967295
   836f8:	e6bd      	b.n	83476 <__sfvwrite_r+0x5e>
   836fa:	220c      	movs	r2, #12
   836fc:	9900      	ldr	r1, [sp, #0]
   836fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83702:	600a      	str	r2, [r1, #0]
   83704:	e706      	b.n	83514 <__sfvwrite_r+0xfc>
   83706:	bf00      	nop
   83708:	7ffffc00 	.word	0x7ffffc00

0008370c <_fwalk_reent>:
   8370c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83710:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83714:	d01e      	beq.n	83754 <_fwalk_reent+0x48>
   83716:	4688      	mov	r8, r1
   83718:	4607      	mov	r7, r0
   8371a:	f04f 0900 	mov.w	r9, #0
   8371e:	6875      	ldr	r5, [r6, #4]
   83720:	68b4      	ldr	r4, [r6, #8]
   83722:	3d01      	subs	r5, #1
   83724:	d410      	bmi.n	83748 <_fwalk_reent+0x3c>
   83726:	89a3      	ldrh	r3, [r4, #12]
   83728:	3d01      	subs	r5, #1
   8372a:	2b01      	cmp	r3, #1
   8372c:	d908      	bls.n	83740 <_fwalk_reent+0x34>
   8372e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83732:	3301      	adds	r3, #1
   83734:	d004      	beq.n	83740 <_fwalk_reent+0x34>
   83736:	4621      	mov	r1, r4
   83738:	4638      	mov	r0, r7
   8373a:	47c0      	blx	r8
   8373c:	ea49 0900 	orr.w	r9, r9, r0
   83740:	1c6b      	adds	r3, r5, #1
   83742:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83746:	d1ee      	bne.n	83726 <_fwalk_reent+0x1a>
   83748:	6836      	ldr	r6, [r6, #0]
   8374a:	2e00      	cmp	r6, #0
   8374c:	d1e7      	bne.n	8371e <_fwalk_reent+0x12>
   8374e:	4648      	mov	r0, r9
   83750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83754:	46b1      	mov	r9, r6
   83756:	4648      	mov	r0, r9
   83758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008375c <__locale_mb_cur_max>:
   8375c:	4b04      	ldr	r3, [pc, #16]	; (83770 <__locale_mb_cur_max+0x14>)
   8375e:	4a05      	ldr	r2, [pc, #20]	; (83774 <__locale_mb_cur_max+0x18>)
   83760:	681b      	ldr	r3, [r3, #0]
   83762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83764:	2b00      	cmp	r3, #0
   83766:	bf08      	it	eq
   83768:	4613      	moveq	r3, r2
   8376a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8376e:	4770      	bx	lr
   83770:	20070134 	.word	0x20070134
   83774:	20070564 	.word	0x20070564

00083778 <__retarget_lock_init_recursive>:
   83778:	4770      	bx	lr
   8377a:	bf00      	nop

0008377c <__retarget_lock_close_recursive>:
   8377c:	4770      	bx	lr
   8377e:	bf00      	nop

00083780 <__retarget_lock_acquire_recursive>:
   83780:	4770      	bx	lr
   83782:	bf00      	nop

00083784 <__retarget_lock_release_recursive>:
   83784:	4770      	bx	lr
   83786:	bf00      	nop

00083788 <__swhatbuf_r>:
   83788:	b570      	push	{r4, r5, r6, lr}
   8378a:	460c      	mov	r4, r1
   8378c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83790:	b090      	sub	sp, #64	; 0x40
   83792:	2900      	cmp	r1, #0
   83794:	4615      	mov	r5, r2
   83796:	461e      	mov	r6, r3
   83798:	db14      	blt.n	837c4 <__swhatbuf_r+0x3c>
   8379a:	aa01      	add	r2, sp, #4
   8379c:	f000 ff68 	bl	84670 <_fstat_r>
   837a0:	2800      	cmp	r0, #0
   837a2:	db0f      	blt.n	837c4 <__swhatbuf_r+0x3c>
   837a4:	9a02      	ldr	r2, [sp, #8]
   837a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   837aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   837ae:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   837b2:	fab2 f282 	clz	r2, r2
   837b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   837ba:	0952      	lsrs	r2, r2, #5
   837bc:	6032      	str	r2, [r6, #0]
   837be:	602b      	str	r3, [r5, #0]
   837c0:	b010      	add	sp, #64	; 0x40
   837c2:	bd70      	pop	{r4, r5, r6, pc}
   837c4:	2300      	movs	r3, #0
   837c6:	89a2      	ldrh	r2, [r4, #12]
   837c8:	6033      	str	r3, [r6, #0]
   837ca:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   837ce:	d004      	beq.n	837da <__swhatbuf_r+0x52>
   837d0:	2240      	movs	r2, #64	; 0x40
   837d2:	4618      	mov	r0, r3
   837d4:	602a      	str	r2, [r5, #0]
   837d6:	b010      	add	sp, #64	; 0x40
   837d8:	bd70      	pop	{r4, r5, r6, pc}
   837da:	f44f 6380 	mov.w	r3, #1024	; 0x400
   837de:	602b      	str	r3, [r5, #0]
   837e0:	b010      	add	sp, #64	; 0x40
   837e2:	bd70      	pop	{r4, r5, r6, pc}

000837e4 <__smakebuf_r>:
   837e4:	898a      	ldrh	r2, [r1, #12]
   837e6:	460b      	mov	r3, r1
   837e8:	0792      	lsls	r2, r2, #30
   837ea:	d506      	bpl.n	837fa <__smakebuf_r+0x16>
   837ec:	2101      	movs	r1, #1
   837ee:	f103 0243 	add.w	r2, r3, #67	; 0x43
   837f2:	6159      	str	r1, [r3, #20]
   837f4:	601a      	str	r2, [r3, #0]
   837f6:	611a      	str	r2, [r3, #16]
   837f8:	4770      	bx	lr
   837fa:	b5f0      	push	{r4, r5, r6, r7, lr}
   837fc:	b083      	sub	sp, #12
   837fe:	ab01      	add	r3, sp, #4
   83800:	466a      	mov	r2, sp
   83802:	460c      	mov	r4, r1
   83804:	4606      	mov	r6, r0
   83806:	f7ff ffbf 	bl	83788 <__swhatbuf_r>
   8380a:	9900      	ldr	r1, [sp, #0]
   8380c:	4605      	mov	r5, r0
   8380e:	4630      	mov	r0, r6
   83810:	f000 f83a 	bl	83888 <_malloc_r>
   83814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83818:	b1d8      	cbz	r0, 83852 <__smakebuf_r+0x6e>
   8381a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8381e:	4f15      	ldr	r7, [pc, #84]	; (83874 <__smakebuf_r+0x90>)
   83820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83824:	63f7      	str	r7, [r6, #60]	; 0x3c
   83826:	81a3      	strh	r3, [r4, #12]
   83828:	6020      	str	r0, [r4, #0]
   8382a:	6120      	str	r0, [r4, #16]
   8382c:	6161      	str	r1, [r4, #20]
   8382e:	b91a      	cbnz	r2, 83838 <__smakebuf_r+0x54>
   83830:	432b      	orrs	r3, r5
   83832:	81a3      	strh	r3, [r4, #12]
   83834:	b003      	add	sp, #12
   83836:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83838:	4630      	mov	r0, r6
   8383a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8383e:	f000 ff2b 	bl	84698 <_isatty_r>
   83842:	b1a0      	cbz	r0, 8386e <__smakebuf_r+0x8a>
   83844:	89a3      	ldrh	r3, [r4, #12]
   83846:	f023 0303 	bic.w	r3, r3, #3
   8384a:	f043 0301 	orr.w	r3, r3, #1
   8384e:	b21b      	sxth	r3, r3
   83850:	e7ee      	b.n	83830 <__smakebuf_r+0x4c>
   83852:	059a      	lsls	r2, r3, #22
   83854:	d4ee      	bmi.n	83834 <__smakebuf_r+0x50>
   83856:	2101      	movs	r1, #1
   83858:	f023 0303 	bic.w	r3, r3, #3
   8385c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83860:	f043 0302 	orr.w	r3, r3, #2
   83864:	81a3      	strh	r3, [r4, #12]
   83866:	6161      	str	r1, [r4, #20]
   83868:	6022      	str	r2, [r4, #0]
   8386a:	6122      	str	r2, [r4, #16]
   8386c:	e7e2      	b.n	83834 <__smakebuf_r+0x50>
   8386e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83872:	e7dd      	b.n	83830 <__smakebuf_r+0x4c>
   83874:	00082fa5 	.word	0x00082fa5

00083878 <malloc>:
   83878:	4b02      	ldr	r3, [pc, #8]	; (83884 <malloc+0xc>)
   8387a:	4601      	mov	r1, r0
   8387c:	6818      	ldr	r0, [r3, #0]
   8387e:	f000 b803 	b.w	83888 <_malloc_r>
   83882:	bf00      	nop
   83884:	20070134 	.word	0x20070134

00083888 <_malloc_r>:
   83888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8388c:	f101 060b 	add.w	r6, r1, #11
   83890:	2e16      	cmp	r6, #22
   83892:	b083      	sub	sp, #12
   83894:	4605      	mov	r5, r0
   83896:	f240 809e 	bls.w	839d6 <_malloc_r+0x14e>
   8389a:	f036 0607 	bics.w	r6, r6, #7
   8389e:	f100 80bd 	bmi.w	83a1c <_malloc_r+0x194>
   838a2:	42b1      	cmp	r1, r6
   838a4:	f200 80ba 	bhi.w	83a1c <_malloc_r+0x194>
   838a8:	f000 fb50 	bl	83f4c <__malloc_lock>
   838ac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   838b0:	f0c0 8285 	bcc.w	83dbe <_malloc_r+0x536>
   838b4:	0a73      	lsrs	r3, r6, #9
   838b6:	f000 80b8 	beq.w	83a2a <_malloc_r+0x1a2>
   838ba:	2b04      	cmp	r3, #4
   838bc:	f200 816c 	bhi.w	83b98 <_malloc_r+0x310>
   838c0:	09b3      	lsrs	r3, r6, #6
   838c2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   838c6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   838ca:	00c1      	lsls	r1, r0, #3
   838cc:	4fb8      	ldr	r7, [pc, #736]	; (83bb0 <_malloc_r+0x328>)
   838ce:	4439      	add	r1, r7
   838d0:	684c      	ldr	r4, [r1, #4]
   838d2:	3908      	subs	r1, #8
   838d4:	42a1      	cmp	r1, r4
   838d6:	d106      	bne.n	838e6 <_malloc_r+0x5e>
   838d8:	e00c      	b.n	838f4 <_malloc_r+0x6c>
   838da:	2a00      	cmp	r2, #0
   838dc:	f280 80ab 	bge.w	83a36 <_malloc_r+0x1ae>
   838e0:	68e4      	ldr	r4, [r4, #12]
   838e2:	42a1      	cmp	r1, r4
   838e4:	d006      	beq.n	838f4 <_malloc_r+0x6c>
   838e6:	6863      	ldr	r3, [r4, #4]
   838e8:	f023 0303 	bic.w	r3, r3, #3
   838ec:	1b9a      	subs	r2, r3, r6
   838ee:	2a0f      	cmp	r2, #15
   838f0:	ddf3      	ble.n	838da <_malloc_r+0x52>
   838f2:	4670      	mov	r0, lr
   838f4:	693c      	ldr	r4, [r7, #16]
   838f6:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83bc4 <_malloc_r+0x33c>
   838fa:	4574      	cmp	r4, lr
   838fc:	f000 819e 	beq.w	83c3c <_malloc_r+0x3b4>
   83900:	6863      	ldr	r3, [r4, #4]
   83902:	f023 0303 	bic.w	r3, r3, #3
   83906:	1b9a      	subs	r2, r3, r6
   83908:	2a0f      	cmp	r2, #15
   8390a:	f300 8183 	bgt.w	83c14 <_malloc_r+0x38c>
   8390e:	2a00      	cmp	r2, #0
   83910:	f8c7 e014 	str.w	lr, [r7, #20]
   83914:	f8c7 e010 	str.w	lr, [r7, #16]
   83918:	f280 8091 	bge.w	83a3e <_malloc_r+0x1b6>
   8391c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83920:	f080 8154 	bcs.w	83bcc <_malloc_r+0x344>
   83924:	2201      	movs	r2, #1
   83926:	08db      	lsrs	r3, r3, #3
   83928:	6879      	ldr	r1, [r7, #4]
   8392a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8392e:	4413      	add	r3, r2
   83930:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83934:	fa02 f20c 	lsl.w	r2, r2, ip
   83938:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8393c:	430a      	orrs	r2, r1
   8393e:	f1ac 0108 	sub.w	r1, ip, #8
   83942:	60e1      	str	r1, [r4, #12]
   83944:	f8c4 8008 	str.w	r8, [r4, #8]
   83948:	607a      	str	r2, [r7, #4]
   8394a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8394e:	f8c8 400c 	str.w	r4, [r8, #12]
   83952:	2401      	movs	r4, #1
   83954:	1083      	asrs	r3, r0, #2
   83956:	409c      	lsls	r4, r3
   83958:	4294      	cmp	r4, r2
   8395a:	d87d      	bhi.n	83a58 <_malloc_r+0x1d0>
   8395c:	4214      	tst	r4, r2
   8395e:	d106      	bne.n	8396e <_malloc_r+0xe6>
   83960:	f020 0003 	bic.w	r0, r0, #3
   83964:	0064      	lsls	r4, r4, #1
   83966:	4214      	tst	r4, r2
   83968:	f100 0004 	add.w	r0, r0, #4
   8396c:	d0fa      	beq.n	83964 <_malloc_r+0xdc>
   8396e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83972:	46cc      	mov	ip, r9
   83974:	4680      	mov	r8, r0
   83976:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8397a:	459c      	cmp	ip, r3
   8397c:	d107      	bne.n	8398e <_malloc_r+0x106>
   8397e:	e15f      	b.n	83c40 <_malloc_r+0x3b8>
   83980:	2a00      	cmp	r2, #0
   83982:	f280 816d 	bge.w	83c60 <_malloc_r+0x3d8>
   83986:	68db      	ldr	r3, [r3, #12]
   83988:	459c      	cmp	ip, r3
   8398a:	f000 8159 	beq.w	83c40 <_malloc_r+0x3b8>
   8398e:	6859      	ldr	r1, [r3, #4]
   83990:	f021 0103 	bic.w	r1, r1, #3
   83994:	1b8a      	subs	r2, r1, r6
   83996:	2a0f      	cmp	r2, #15
   83998:	ddf2      	ble.n	83980 <_malloc_r+0xf8>
   8399a:	68dc      	ldr	r4, [r3, #12]
   8399c:	f8d3 c008 	ldr.w	ip, [r3, #8]
   839a0:	f046 0801 	orr.w	r8, r6, #1
   839a4:	4628      	mov	r0, r5
   839a6:	441e      	add	r6, r3
   839a8:	f042 0501 	orr.w	r5, r2, #1
   839ac:	f8c3 8004 	str.w	r8, [r3, #4]
   839b0:	f8cc 400c 	str.w	r4, [ip, #12]
   839b4:	f8c4 c008 	str.w	ip, [r4, #8]
   839b8:	617e      	str	r6, [r7, #20]
   839ba:	613e      	str	r6, [r7, #16]
   839bc:	f8c6 e00c 	str.w	lr, [r6, #12]
   839c0:	f8c6 e008 	str.w	lr, [r6, #8]
   839c4:	6075      	str	r5, [r6, #4]
   839c6:	505a      	str	r2, [r3, r1]
   839c8:	9300      	str	r3, [sp, #0]
   839ca:	f000 fac5 	bl	83f58 <__malloc_unlock>
   839ce:	9b00      	ldr	r3, [sp, #0]
   839d0:	f103 0408 	add.w	r4, r3, #8
   839d4:	e01e      	b.n	83a14 <_malloc_r+0x18c>
   839d6:	2910      	cmp	r1, #16
   839d8:	d820      	bhi.n	83a1c <_malloc_r+0x194>
   839da:	f000 fab7 	bl	83f4c <__malloc_lock>
   839de:	2610      	movs	r6, #16
   839e0:	2318      	movs	r3, #24
   839e2:	2002      	movs	r0, #2
   839e4:	4f72      	ldr	r7, [pc, #456]	; (83bb0 <_malloc_r+0x328>)
   839e6:	443b      	add	r3, r7
   839e8:	685c      	ldr	r4, [r3, #4]
   839ea:	f1a3 0208 	sub.w	r2, r3, #8
   839ee:	4294      	cmp	r4, r2
   839f0:	f000 812f 	beq.w	83c52 <_malloc_r+0x3ca>
   839f4:	6863      	ldr	r3, [r4, #4]
   839f6:	68e1      	ldr	r1, [r4, #12]
   839f8:	f023 0303 	bic.w	r3, r3, #3
   839fc:	4423      	add	r3, r4
   839fe:	685a      	ldr	r2, [r3, #4]
   83a00:	68a6      	ldr	r6, [r4, #8]
   83a02:	f042 0201 	orr.w	r2, r2, #1
   83a06:	60f1      	str	r1, [r6, #12]
   83a08:	4628      	mov	r0, r5
   83a0a:	608e      	str	r6, [r1, #8]
   83a0c:	605a      	str	r2, [r3, #4]
   83a0e:	f000 faa3 	bl	83f58 <__malloc_unlock>
   83a12:	3408      	adds	r4, #8
   83a14:	4620      	mov	r0, r4
   83a16:	b003      	add	sp, #12
   83a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a1c:	2400      	movs	r4, #0
   83a1e:	230c      	movs	r3, #12
   83a20:	4620      	mov	r0, r4
   83a22:	602b      	str	r3, [r5, #0]
   83a24:	b003      	add	sp, #12
   83a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a2a:	2040      	movs	r0, #64	; 0x40
   83a2c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83a30:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83a34:	e74a      	b.n	838cc <_malloc_r+0x44>
   83a36:	4423      	add	r3, r4
   83a38:	685a      	ldr	r2, [r3, #4]
   83a3a:	68e1      	ldr	r1, [r4, #12]
   83a3c:	e7e0      	b.n	83a00 <_malloc_r+0x178>
   83a3e:	4423      	add	r3, r4
   83a40:	685a      	ldr	r2, [r3, #4]
   83a42:	4628      	mov	r0, r5
   83a44:	f042 0201 	orr.w	r2, r2, #1
   83a48:	605a      	str	r2, [r3, #4]
   83a4a:	3408      	adds	r4, #8
   83a4c:	f000 fa84 	bl	83f58 <__malloc_unlock>
   83a50:	4620      	mov	r0, r4
   83a52:	b003      	add	sp, #12
   83a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a58:	68bc      	ldr	r4, [r7, #8]
   83a5a:	6863      	ldr	r3, [r4, #4]
   83a5c:	f023 0803 	bic.w	r8, r3, #3
   83a60:	45b0      	cmp	r8, r6
   83a62:	d304      	bcc.n	83a6e <_malloc_r+0x1e6>
   83a64:	eba8 0306 	sub.w	r3, r8, r6
   83a68:	2b0f      	cmp	r3, #15
   83a6a:	f300 8085 	bgt.w	83b78 <_malloc_r+0x2f0>
   83a6e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83bc8 <_malloc_r+0x340>
   83a72:	4b50      	ldr	r3, [pc, #320]	; (83bb4 <_malloc_r+0x32c>)
   83a74:	f8d9 2000 	ldr.w	r2, [r9]
   83a78:	681b      	ldr	r3, [r3, #0]
   83a7a:	3201      	adds	r2, #1
   83a7c:	4433      	add	r3, r6
   83a7e:	eb04 0a08 	add.w	sl, r4, r8
   83a82:	f000 8154 	beq.w	83d2e <_malloc_r+0x4a6>
   83a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83a8a:	330f      	adds	r3, #15
   83a8c:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83a90:	f02b 0b0f 	bic.w	fp, fp, #15
   83a94:	4659      	mov	r1, fp
   83a96:	4628      	mov	r0, r5
   83a98:	f000 fc1a 	bl	842d0 <_sbrk_r>
   83a9c:	1c41      	adds	r1, r0, #1
   83a9e:	4602      	mov	r2, r0
   83aa0:	f000 80fb 	beq.w	83c9a <_malloc_r+0x412>
   83aa4:	4582      	cmp	sl, r0
   83aa6:	f200 80f6 	bhi.w	83c96 <_malloc_r+0x40e>
   83aaa:	4b43      	ldr	r3, [pc, #268]	; (83bb8 <_malloc_r+0x330>)
   83aac:	6819      	ldr	r1, [r3, #0]
   83aae:	4459      	add	r1, fp
   83ab0:	6019      	str	r1, [r3, #0]
   83ab2:	f000 814c 	beq.w	83d4e <_malloc_r+0x4c6>
   83ab6:	f8d9 0000 	ldr.w	r0, [r9]
   83aba:	3001      	adds	r0, #1
   83abc:	bf1b      	ittet	ne
   83abe:	eba2 0a0a 	subne.w	sl, r2, sl
   83ac2:	4451      	addne	r1, sl
   83ac4:	f8c9 2000 	streq.w	r2, [r9]
   83ac8:	6019      	strne	r1, [r3, #0]
   83aca:	f012 0107 	ands.w	r1, r2, #7
   83ace:	f000 8114 	beq.w	83cfa <_malloc_r+0x472>
   83ad2:	f1c1 0008 	rsb	r0, r1, #8
   83ad6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83ada:	4402      	add	r2, r0
   83adc:	3108      	adds	r1, #8
   83ade:	eb02 090b 	add.w	r9, r2, fp
   83ae2:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83ae6:	eba1 0909 	sub.w	r9, r1, r9
   83aea:	4649      	mov	r1, r9
   83aec:	4628      	mov	r0, r5
   83aee:	9301      	str	r3, [sp, #4]
   83af0:	9200      	str	r2, [sp, #0]
   83af2:	f000 fbed 	bl	842d0 <_sbrk_r>
   83af6:	1c43      	adds	r3, r0, #1
   83af8:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83afc:	f000 8142 	beq.w	83d84 <_malloc_r+0x4fc>
   83b00:	1a80      	subs	r0, r0, r2
   83b02:	4448      	add	r0, r9
   83b04:	f040 0001 	orr.w	r0, r0, #1
   83b08:	6819      	ldr	r1, [r3, #0]
   83b0a:	42bc      	cmp	r4, r7
   83b0c:	4449      	add	r1, r9
   83b0e:	60ba      	str	r2, [r7, #8]
   83b10:	6019      	str	r1, [r3, #0]
   83b12:	6050      	str	r0, [r2, #4]
   83b14:	d017      	beq.n	83b46 <_malloc_r+0x2be>
   83b16:	f1b8 0f0f 	cmp.w	r8, #15
   83b1a:	f240 80fa 	bls.w	83d12 <_malloc_r+0x48a>
   83b1e:	f04f 0c05 	mov.w	ip, #5
   83b22:	6862      	ldr	r2, [r4, #4]
   83b24:	f1a8 000c 	sub.w	r0, r8, #12
   83b28:	f020 0007 	bic.w	r0, r0, #7
   83b2c:	f002 0201 	and.w	r2, r2, #1
   83b30:	eb04 0e00 	add.w	lr, r4, r0
   83b34:	4302      	orrs	r2, r0
   83b36:	280f      	cmp	r0, #15
   83b38:	6062      	str	r2, [r4, #4]
   83b3a:	f8ce c004 	str.w	ip, [lr, #4]
   83b3e:	f8ce c008 	str.w	ip, [lr, #8]
   83b42:	f200 8116 	bhi.w	83d72 <_malloc_r+0x4ea>
   83b46:	4b1d      	ldr	r3, [pc, #116]	; (83bbc <_malloc_r+0x334>)
   83b48:	68bc      	ldr	r4, [r7, #8]
   83b4a:	681a      	ldr	r2, [r3, #0]
   83b4c:	4291      	cmp	r1, r2
   83b4e:	bf88      	it	hi
   83b50:	6019      	strhi	r1, [r3, #0]
   83b52:	4b1b      	ldr	r3, [pc, #108]	; (83bc0 <_malloc_r+0x338>)
   83b54:	681a      	ldr	r2, [r3, #0]
   83b56:	4291      	cmp	r1, r2
   83b58:	6862      	ldr	r2, [r4, #4]
   83b5a:	bf88      	it	hi
   83b5c:	6019      	strhi	r1, [r3, #0]
   83b5e:	f022 0203 	bic.w	r2, r2, #3
   83b62:	4296      	cmp	r6, r2
   83b64:	eba2 0306 	sub.w	r3, r2, r6
   83b68:	d801      	bhi.n	83b6e <_malloc_r+0x2e6>
   83b6a:	2b0f      	cmp	r3, #15
   83b6c:	dc04      	bgt.n	83b78 <_malloc_r+0x2f0>
   83b6e:	4628      	mov	r0, r5
   83b70:	f000 f9f2 	bl	83f58 <__malloc_unlock>
   83b74:	2400      	movs	r4, #0
   83b76:	e74d      	b.n	83a14 <_malloc_r+0x18c>
   83b78:	f046 0201 	orr.w	r2, r6, #1
   83b7c:	f043 0301 	orr.w	r3, r3, #1
   83b80:	4426      	add	r6, r4
   83b82:	6062      	str	r2, [r4, #4]
   83b84:	4628      	mov	r0, r5
   83b86:	60be      	str	r6, [r7, #8]
   83b88:	3408      	adds	r4, #8
   83b8a:	6073      	str	r3, [r6, #4]
   83b8c:	f000 f9e4 	bl	83f58 <__malloc_unlock>
   83b90:	4620      	mov	r0, r4
   83b92:	b003      	add	sp, #12
   83b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b98:	2b14      	cmp	r3, #20
   83b9a:	d970      	bls.n	83c7e <_malloc_r+0x3f6>
   83b9c:	2b54      	cmp	r3, #84	; 0x54
   83b9e:	f200 80a2 	bhi.w	83ce6 <_malloc_r+0x45e>
   83ba2:	0b33      	lsrs	r3, r6, #12
   83ba4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83ba8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83bac:	00c1      	lsls	r1, r0, #3
   83bae:	e68d      	b.n	838cc <_malloc_r+0x44>
   83bb0:	200706d0 	.word	0x200706d0
   83bb4:	20070c30 	.word	0x20070c30
   83bb8:	20070c00 	.word	0x20070c00
   83bbc:	20070c28 	.word	0x20070c28
   83bc0:	20070c2c 	.word	0x20070c2c
   83bc4:	200706d8 	.word	0x200706d8
   83bc8:	20070ad8 	.word	0x20070ad8
   83bcc:	0a5a      	lsrs	r2, r3, #9
   83bce:	2a04      	cmp	r2, #4
   83bd0:	d95b      	bls.n	83c8a <_malloc_r+0x402>
   83bd2:	2a14      	cmp	r2, #20
   83bd4:	f200 80ae 	bhi.w	83d34 <_malloc_r+0x4ac>
   83bd8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83bdc:	00c9      	lsls	r1, r1, #3
   83bde:	325b      	adds	r2, #91	; 0x5b
   83be0:	eb07 0c01 	add.w	ip, r7, r1
   83be4:	5879      	ldr	r1, [r7, r1]
   83be6:	f1ac 0c08 	sub.w	ip, ip, #8
   83bea:	458c      	cmp	ip, r1
   83bec:	f000 8088 	beq.w	83d00 <_malloc_r+0x478>
   83bf0:	684a      	ldr	r2, [r1, #4]
   83bf2:	f022 0203 	bic.w	r2, r2, #3
   83bf6:	4293      	cmp	r3, r2
   83bf8:	d273      	bcs.n	83ce2 <_malloc_r+0x45a>
   83bfa:	6889      	ldr	r1, [r1, #8]
   83bfc:	458c      	cmp	ip, r1
   83bfe:	d1f7      	bne.n	83bf0 <_malloc_r+0x368>
   83c00:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83c04:	687a      	ldr	r2, [r7, #4]
   83c06:	60e3      	str	r3, [r4, #12]
   83c08:	f8c4 c008 	str.w	ip, [r4, #8]
   83c0c:	609c      	str	r4, [r3, #8]
   83c0e:	f8cc 400c 	str.w	r4, [ip, #12]
   83c12:	e69e      	b.n	83952 <_malloc_r+0xca>
   83c14:	f046 0c01 	orr.w	ip, r6, #1
   83c18:	f042 0101 	orr.w	r1, r2, #1
   83c1c:	4426      	add	r6, r4
   83c1e:	f8c4 c004 	str.w	ip, [r4, #4]
   83c22:	4628      	mov	r0, r5
   83c24:	617e      	str	r6, [r7, #20]
   83c26:	613e      	str	r6, [r7, #16]
   83c28:	f8c6 e00c 	str.w	lr, [r6, #12]
   83c2c:	f8c6 e008 	str.w	lr, [r6, #8]
   83c30:	6071      	str	r1, [r6, #4]
   83c32:	50e2      	str	r2, [r4, r3]
   83c34:	f000 f990 	bl	83f58 <__malloc_unlock>
   83c38:	3408      	adds	r4, #8
   83c3a:	e6eb      	b.n	83a14 <_malloc_r+0x18c>
   83c3c:	687a      	ldr	r2, [r7, #4]
   83c3e:	e688      	b.n	83952 <_malloc_r+0xca>
   83c40:	f108 0801 	add.w	r8, r8, #1
   83c44:	f018 0f03 	tst.w	r8, #3
   83c48:	f10c 0c08 	add.w	ip, ip, #8
   83c4c:	f47f ae93 	bne.w	83976 <_malloc_r+0xee>
   83c50:	e02d      	b.n	83cae <_malloc_r+0x426>
   83c52:	68dc      	ldr	r4, [r3, #12]
   83c54:	42a3      	cmp	r3, r4
   83c56:	bf08      	it	eq
   83c58:	3002      	addeq	r0, #2
   83c5a:	f43f ae4b 	beq.w	838f4 <_malloc_r+0x6c>
   83c5e:	e6c9      	b.n	839f4 <_malloc_r+0x16c>
   83c60:	461c      	mov	r4, r3
   83c62:	4419      	add	r1, r3
   83c64:	684a      	ldr	r2, [r1, #4]
   83c66:	68db      	ldr	r3, [r3, #12]
   83c68:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83c6c:	f042 0201 	orr.w	r2, r2, #1
   83c70:	604a      	str	r2, [r1, #4]
   83c72:	4628      	mov	r0, r5
   83c74:	60f3      	str	r3, [r6, #12]
   83c76:	609e      	str	r6, [r3, #8]
   83c78:	f000 f96e 	bl	83f58 <__malloc_unlock>
   83c7c:	e6ca      	b.n	83a14 <_malloc_r+0x18c>
   83c7e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83c82:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83c86:	00c1      	lsls	r1, r0, #3
   83c88:	e620      	b.n	838cc <_malloc_r+0x44>
   83c8a:	099a      	lsrs	r2, r3, #6
   83c8c:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83c90:	00c9      	lsls	r1, r1, #3
   83c92:	3238      	adds	r2, #56	; 0x38
   83c94:	e7a4      	b.n	83be0 <_malloc_r+0x358>
   83c96:	42bc      	cmp	r4, r7
   83c98:	d054      	beq.n	83d44 <_malloc_r+0x4bc>
   83c9a:	68bc      	ldr	r4, [r7, #8]
   83c9c:	6862      	ldr	r2, [r4, #4]
   83c9e:	f022 0203 	bic.w	r2, r2, #3
   83ca2:	e75e      	b.n	83b62 <_malloc_r+0x2da>
   83ca4:	f859 3908 	ldr.w	r3, [r9], #-8
   83ca8:	4599      	cmp	r9, r3
   83caa:	f040 8086 	bne.w	83dba <_malloc_r+0x532>
   83cae:	f010 0f03 	tst.w	r0, #3
   83cb2:	f100 30ff 	add.w	r0, r0, #4294967295
   83cb6:	d1f5      	bne.n	83ca4 <_malloc_r+0x41c>
   83cb8:	687b      	ldr	r3, [r7, #4]
   83cba:	ea23 0304 	bic.w	r3, r3, r4
   83cbe:	607b      	str	r3, [r7, #4]
   83cc0:	0064      	lsls	r4, r4, #1
   83cc2:	429c      	cmp	r4, r3
   83cc4:	f63f aec8 	bhi.w	83a58 <_malloc_r+0x1d0>
   83cc8:	2c00      	cmp	r4, #0
   83cca:	f43f aec5 	beq.w	83a58 <_malloc_r+0x1d0>
   83cce:	421c      	tst	r4, r3
   83cd0:	4640      	mov	r0, r8
   83cd2:	f47f ae4c 	bne.w	8396e <_malloc_r+0xe6>
   83cd6:	0064      	lsls	r4, r4, #1
   83cd8:	421c      	tst	r4, r3
   83cda:	f100 0004 	add.w	r0, r0, #4
   83cde:	d0fa      	beq.n	83cd6 <_malloc_r+0x44e>
   83ce0:	e645      	b.n	8396e <_malloc_r+0xe6>
   83ce2:	468c      	mov	ip, r1
   83ce4:	e78c      	b.n	83c00 <_malloc_r+0x378>
   83ce6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83cea:	d815      	bhi.n	83d18 <_malloc_r+0x490>
   83cec:	0bf3      	lsrs	r3, r6, #15
   83cee:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83cf2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83cf6:	00c1      	lsls	r1, r0, #3
   83cf8:	e5e8      	b.n	838cc <_malloc_r+0x44>
   83cfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83cfe:	e6ee      	b.n	83ade <_malloc_r+0x256>
   83d00:	2101      	movs	r1, #1
   83d02:	687b      	ldr	r3, [r7, #4]
   83d04:	1092      	asrs	r2, r2, #2
   83d06:	fa01 f202 	lsl.w	r2, r1, r2
   83d0a:	431a      	orrs	r2, r3
   83d0c:	607a      	str	r2, [r7, #4]
   83d0e:	4663      	mov	r3, ip
   83d10:	e779      	b.n	83c06 <_malloc_r+0x37e>
   83d12:	2301      	movs	r3, #1
   83d14:	6053      	str	r3, [r2, #4]
   83d16:	e72a      	b.n	83b6e <_malloc_r+0x2e6>
   83d18:	f240 5254 	movw	r2, #1364	; 0x554
   83d1c:	4293      	cmp	r3, r2
   83d1e:	d822      	bhi.n	83d66 <_malloc_r+0x4de>
   83d20:	0cb3      	lsrs	r3, r6, #18
   83d22:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83d26:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83d2a:	00c1      	lsls	r1, r0, #3
   83d2c:	e5ce      	b.n	838cc <_malloc_r+0x44>
   83d2e:	f103 0b10 	add.w	fp, r3, #16
   83d32:	e6af      	b.n	83a94 <_malloc_r+0x20c>
   83d34:	2a54      	cmp	r2, #84	; 0x54
   83d36:	d829      	bhi.n	83d8c <_malloc_r+0x504>
   83d38:	0b1a      	lsrs	r2, r3, #12
   83d3a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83d3e:	00c9      	lsls	r1, r1, #3
   83d40:	326e      	adds	r2, #110	; 0x6e
   83d42:	e74d      	b.n	83be0 <_malloc_r+0x358>
   83d44:	4b20      	ldr	r3, [pc, #128]	; (83dc8 <_malloc_r+0x540>)
   83d46:	6819      	ldr	r1, [r3, #0]
   83d48:	4459      	add	r1, fp
   83d4a:	6019      	str	r1, [r3, #0]
   83d4c:	e6b3      	b.n	83ab6 <_malloc_r+0x22e>
   83d4e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83d52:	2800      	cmp	r0, #0
   83d54:	f47f aeaf 	bne.w	83ab6 <_malloc_r+0x22e>
   83d58:	eb08 030b 	add.w	r3, r8, fp
   83d5c:	68ba      	ldr	r2, [r7, #8]
   83d5e:	f043 0301 	orr.w	r3, r3, #1
   83d62:	6053      	str	r3, [r2, #4]
   83d64:	e6ef      	b.n	83b46 <_malloc_r+0x2be>
   83d66:	207f      	movs	r0, #127	; 0x7f
   83d68:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83d6c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83d70:	e5ac      	b.n	838cc <_malloc_r+0x44>
   83d72:	f104 0108 	add.w	r1, r4, #8
   83d76:	4628      	mov	r0, r5
   83d78:	9300      	str	r3, [sp, #0]
   83d7a:	f7ff fa67 	bl	8324c <_free_r>
   83d7e:	9b00      	ldr	r3, [sp, #0]
   83d80:	6819      	ldr	r1, [r3, #0]
   83d82:	e6e0      	b.n	83b46 <_malloc_r+0x2be>
   83d84:	2001      	movs	r0, #1
   83d86:	f04f 0900 	mov.w	r9, #0
   83d8a:	e6bd      	b.n	83b08 <_malloc_r+0x280>
   83d8c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83d90:	d805      	bhi.n	83d9e <_malloc_r+0x516>
   83d92:	0bda      	lsrs	r2, r3, #15
   83d94:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83d98:	00c9      	lsls	r1, r1, #3
   83d9a:	3277      	adds	r2, #119	; 0x77
   83d9c:	e720      	b.n	83be0 <_malloc_r+0x358>
   83d9e:	f240 5154 	movw	r1, #1364	; 0x554
   83da2:	428a      	cmp	r2, r1
   83da4:	d805      	bhi.n	83db2 <_malloc_r+0x52a>
   83da6:	0c9a      	lsrs	r2, r3, #18
   83da8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83dac:	00c9      	lsls	r1, r1, #3
   83dae:	327c      	adds	r2, #124	; 0x7c
   83db0:	e716      	b.n	83be0 <_malloc_r+0x358>
   83db2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83db6:	227e      	movs	r2, #126	; 0x7e
   83db8:	e712      	b.n	83be0 <_malloc_r+0x358>
   83dba:	687b      	ldr	r3, [r7, #4]
   83dbc:	e780      	b.n	83cc0 <_malloc_r+0x438>
   83dbe:	08f0      	lsrs	r0, r6, #3
   83dc0:	f106 0308 	add.w	r3, r6, #8
   83dc4:	e60e      	b.n	839e4 <_malloc_r+0x15c>
   83dc6:	bf00      	nop
   83dc8:	20070c00 	.word	0x20070c00

00083dcc <__ascii_mbtowc>:
   83dcc:	b082      	sub	sp, #8
   83dce:	b149      	cbz	r1, 83de4 <__ascii_mbtowc+0x18>
   83dd0:	b15a      	cbz	r2, 83dea <__ascii_mbtowc+0x1e>
   83dd2:	b16b      	cbz	r3, 83df0 <__ascii_mbtowc+0x24>
   83dd4:	7813      	ldrb	r3, [r2, #0]
   83dd6:	600b      	str	r3, [r1, #0]
   83dd8:	7812      	ldrb	r2, [r2, #0]
   83dda:	1c10      	adds	r0, r2, #0
   83ddc:	bf18      	it	ne
   83dde:	2001      	movne	r0, #1
   83de0:	b002      	add	sp, #8
   83de2:	4770      	bx	lr
   83de4:	a901      	add	r1, sp, #4
   83de6:	2a00      	cmp	r2, #0
   83de8:	d1f3      	bne.n	83dd2 <__ascii_mbtowc+0x6>
   83dea:	4610      	mov	r0, r2
   83dec:	b002      	add	sp, #8
   83dee:	4770      	bx	lr
   83df0:	f06f 0001 	mvn.w	r0, #1
   83df4:	e7f4      	b.n	83de0 <__ascii_mbtowc+0x14>
   83df6:	bf00      	nop

00083df8 <memchr>:
   83df8:	0783      	lsls	r3, r0, #30
   83dfa:	b470      	push	{r4, r5, r6}
   83dfc:	b2cd      	uxtb	r5, r1
   83dfe:	d03d      	beq.n	83e7c <memchr+0x84>
   83e00:	1e54      	subs	r4, r2, #1
   83e02:	b30a      	cbz	r2, 83e48 <memchr+0x50>
   83e04:	7803      	ldrb	r3, [r0, #0]
   83e06:	42ab      	cmp	r3, r5
   83e08:	d01f      	beq.n	83e4a <memchr+0x52>
   83e0a:	1c43      	adds	r3, r0, #1
   83e0c:	e005      	b.n	83e1a <memchr+0x22>
   83e0e:	f114 34ff 	adds.w	r4, r4, #4294967295
   83e12:	d319      	bcc.n	83e48 <memchr+0x50>
   83e14:	7802      	ldrb	r2, [r0, #0]
   83e16:	42aa      	cmp	r2, r5
   83e18:	d017      	beq.n	83e4a <memchr+0x52>
   83e1a:	f013 0f03 	tst.w	r3, #3
   83e1e:	4618      	mov	r0, r3
   83e20:	f103 0301 	add.w	r3, r3, #1
   83e24:	d1f3      	bne.n	83e0e <memchr+0x16>
   83e26:	2c03      	cmp	r4, #3
   83e28:	d811      	bhi.n	83e4e <memchr+0x56>
   83e2a:	b34c      	cbz	r4, 83e80 <memchr+0x88>
   83e2c:	7803      	ldrb	r3, [r0, #0]
   83e2e:	42ab      	cmp	r3, r5
   83e30:	d00b      	beq.n	83e4a <memchr+0x52>
   83e32:	4404      	add	r4, r0
   83e34:	1c43      	adds	r3, r0, #1
   83e36:	e002      	b.n	83e3e <memchr+0x46>
   83e38:	7802      	ldrb	r2, [r0, #0]
   83e3a:	42aa      	cmp	r2, r5
   83e3c:	d005      	beq.n	83e4a <memchr+0x52>
   83e3e:	429c      	cmp	r4, r3
   83e40:	4618      	mov	r0, r3
   83e42:	f103 0301 	add.w	r3, r3, #1
   83e46:	d1f7      	bne.n	83e38 <memchr+0x40>
   83e48:	2000      	movs	r0, #0
   83e4a:	bc70      	pop	{r4, r5, r6}
   83e4c:	4770      	bx	lr
   83e4e:	0209      	lsls	r1, r1, #8
   83e50:	b289      	uxth	r1, r1
   83e52:	4329      	orrs	r1, r5
   83e54:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83e58:	6803      	ldr	r3, [r0, #0]
   83e5a:	4606      	mov	r6, r0
   83e5c:	404b      	eors	r3, r1
   83e5e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83e62:	ea22 0303 	bic.w	r3, r2, r3
   83e66:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83e6a:	f100 0004 	add.w	r0, r0, #4
   83e6e:	d103      	bne.n	83e78 <memchr+0x80>
   83e70:	3c04      	subs	r4, #4
   83e72:	2c03      	cmp	r4, #3
   83e74:	d8f0      	bhi.n	83e58 <memchr+0x60>
   83e76:	e7d8      	b.n	83e2a <memchr+0x32>
   83e78:	4630      	mov	r0, r6
   83e7a:	e7d7      	b.n	83e2c <memchr+0x34>
   83e7c:	4614      	mov	r4, r2
   83e7e:	e7d2      	b.n	83e26 <memchr+0x2e>
   83e80:	4620      	mov	r0, r4
   83e82:	e7e2      	b.n	83e4a <memchr+0x52>

00083e84 <memmove>:
   83e84:	4288      	cmp	r0, r1
   83e86:	b5f0      	push	{r4, r5, r6, r7, lr}
   83e88:	d90d      	bls.n	83ea6 <memmove+0x22>
   83e8a:	188b      	adds	r3, r1, r2
   83e8c:	4298      	cmp	r0, r3
   83e8e:	d20a      	bcs.n	83ea6 <memmove+0x22>
   83e90:	1884      	adds	r4, r0, r2
   83e92:	2a00      	cmp	r2, #0
   83e94:	d051      	beq.n	83f3a <memmove+0xb6>
   83e96:	4622      	mov	r2, r4
   83e98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83e9c:	4299      	cmp	r1, r3
   83e9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83ea2:	d1f9      	bne.n	83e98 <memmove+0x14>
   83ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83ea6:	2a0f      	cmp	r2, #15
   83ea8:	d948      	bls.n	83f3c <memmove+0xb8>
   83eaa:	ea41 0300 	orr.w	r3, r1, r0
   83eae:	079b      	lsls	r3, r3, #30
   83eb0:	d146      	bne.n	83f40 <memmove+0xbc>
   83eb2:	4615      	mov	r5, r2
   83eb4:	f100 0410 	add.w	r4, r0, #16
   83eb8:	f101 0310 	add.w	r3, r1, #16
   83ebc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   83ec0:	3d10      	subs	r5, #16
   83ec2:	f844 6c10 	str.w	r6, [r4, #-16]
   83ec6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   83eca:	2d0f      	cmp	r5, #15
   83ecc:	f844 6c0c 	str.w	r6, [r4, #-12]
   83ed0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   83ed4:	f104 0410 	add.w	r4, r4, #16
   83ed8:	f844 6c18 	str.w	r6, [r4, #-24]
   83edc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83ee0:	f103 0310 	add.w	r3, r3, #16
   83ee4:	f844 6c14 	str.w	r6, [r4, #-20]
   83ee8:	d8e8      	bhi.n	83ebc <memmove+0x38>
   83eea:	f1a2 0310 	sub.w	r3, r2, #16
   83eee:	f023 030f 	bic.w	r3, r3, #15
   83ef2:	f002 0e0f 	and.w	lr, r2, #15
   83ef6:	3310      	adds	r3, #16
   83ef8:	f1be 0f03 	cmp.w	lr, #3
   83efc:	4419      	add	r1, r3
   83efe:	4403      	add	r3, r0
   83f00:	d921      	bls.n	83f46 <memmove+0xc2>
   83f02:	460e      	mov	r6, r1
   83f04:	4674      	mov	r4, lr
   83f06:	1f1d      	subs	r5, r3, #4
   83f08:	f856 7b04 	ldr.w	r7, [r6], #4
   83f0c:	3c04      	subs	r4, #4
   83f0e:	2c03      	cmp	r4, #3
   83f10:	f845 7f04 	str.w	r7, [r5, #4]!
   83f14:	d8f8      	bhi.n	83f08 <memmove+0x84>
   83f16:	f1ae 0404 	sub.w	r4, lr, #4
   83f1a:	f024 0403 	bic.w	r4, r4, #3
   83f1e:	3404      	adds	r4, #4
   83f20:	4421      	add	r1, r4
   83f22:	4423      	add	r3, r4
   83f24:	f002 0203 	and.w	r2, r2, #3
   83f28:	b162      	cbz	r2, 83f44 <memmove+0xc0>
   83f2a:	3b01      	subs	r3, #1
   83f2c:	440a      	add	r2, r1
   83f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83f32:	428a      	cmp	r2, r1
   83f34:	f803 4f01 	strb.w	r4, [r3, #1]!
   83f38:	d1f9      	bne.n	83f2e <memmove+0xaa>
   83f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83f3c:	4603      	mov	r3, r0
   83f3e:	e7f3      	b.n	83f28 <memmove+0xa4>
   83f40:	4603      	mov	r3, r0
   83f42:	e7f2      	b.n	83f2a <memmove+0xa6>
   83f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83f46:	4672      	mov	r2, lr
   83f48:	e7ee      	b.n	83f28 <memmove+0xa4>
   83f4a:	bf00      	nop

00083f4c <__malloc_lock>:
   83f4c:	4801      	ldr	r0, [pc, #4]	; (83f54 <__malloc_lock+0x8>)
   83f4e:	f7ff bc17 	b.w	83780 <__retarget_lock_acquire_recursive>
   83f52:	bf00      	nop
   83f54:	20070cbc 	.word	0x20070cbc

00083f58 <__malloc_unlock>:
   83f58:	4801      	ldr	r0, [pc, #4]	; (83f60 <__malloc_unlock+0x8>)
   83f5a:	f7ff bc13 	b.w	83784 <__retarget_lock_release_recursive>
   83f5e:	bf00      	nop
   83f60:	20070cbc 	.word	0x20070cbc

00083f64 <_realloc_r>:
   83f64:	2900      	cmp	r1, #0
   83f66:	f000 8094 	beq.w	84092 <_realloc_r+0x12e>
   83f6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83f6e:	460c      	mov	r4, r1
   83f70:	4615      	mov	r5, r2
   83f72:	b083      	sub	sp, #12
   83f74:	4680      	mov	r8, r0
   83f76:	f105 060b 	add.w	r6, r5, #11
   83f7a:	f7ff ffe7 	bl	83f4c <__malloc_lock>
   83f7e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83f82:	2e16      	cmp	r6, #22
   83f84:	f02e 0703 	bic.w	r7, lr, #3
   83f88:	f1a4 0908 	sub.w	r9, r4, #8
   83f8c:	d83c      	bhi.n	84008 <_realloc_r+0xa4>
   83f8e:	2210      	movs	r2, #16
   83f90:	4616      	mov	r6, r2
   83f92:	42b5      	cmp	r5, r6
   83f94:	d83d      	bhi.n	84012 <_realloc_r+0xae>
   83f96:	4297      	cmp	r7, r2
   83f98:	da43      	bge.n	84022 <_realloc_r+0xbe>
   83f9a:	4bc6      	ldr	r3, [pc, #792]	; (842b4 <_realloc_r+0x350>)
   83f9c:	eb09 0007 	add.w	r0, r9, r7
   83fa0:	6899      	ldr	r1, [r3, #8]
   83fa2:	4288      	cmp	r0, r1
   83fa4:	f000 80c3 	beq.w	8412e <_realloc_r+0x1ca>
   83fa8:	6843      	ldr	r3, [r0, #4]
   83faa:	f023 0101 	bic.w	r1, r3, #1
   83fae:	4401      	add	r1, r0
   83fb0:	6849      	ldr	r1, [r1, #4]
   83fb2:	07c9      	lsls	r1, r1, #31
   83fb4:	d54d      	bpl.n	84052 <_realloc_r+0xee>
   83fb6:	f01e 0f01 	tst.w	lr, #1
   83fba:	f000 809b 	beq.w	840f4 <_realloc_r+0x190>
   83fbe:	4629      	mov	r1, r5
   83fc0:	4640      	mov	r0, r8
   83fc2:	f7ff fc61 	bl	83888 <_malloc_r>
   83fc6:	4605      	mov	r5, r0
   83fc8:	2800      	cmp	r0, #0
   83fca:	d03b      	beq.n	84044 <_realloc_r+0xe0>
   83fcc:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83fd0:	f1a0 0208 	sub.w	r2, r0, #8
   83fd4:	f023 0301 	bic.w	r3, r3, #1
   83fd8:	444b      	add	r3, r9
   83fda:	429a      	cmp	r2, r3
   83fdc:	f000 812b 	beq.w	84236 <_realloc_r+0x2d2>
   83fe0:	1f3a      	subs	r2, r7, #4
   83fe2:	2a24      	cmp	r2, #36	; 0x24
   83fe4:	f200 8118 	bhi.w	84218 <_realloc_r+0x2b4>
   83fe8:	2a13      	cmp	r2, #19
   83fea:	f200 80eb 	bhi.w	841c4 <_realloc_r+0x260>
   83fee:	4603      	mov	r3, r0
   83ff0:	4622      	mov	r2, r4
   83ff2:	6811      	ldr	r1, [r2, #0]
   83ff4:	6019      	str	r1, [r3, #0]
   83ff6:	6851      	ldr	r1, [r2, #4]
   83ff8:	6059      	str	r1, [r3, #4]
   83ffa:	6892      	ldr	r2, [r2, #8]
   83ffc:	609a      	str	r2, [r3, #8]
   83ffe:	4621      	mov	r1, r4
   84000:	4640      	mov	r0, r8
   84002:	f7ff f923 	bl	8324c <_free_r>
   84006:	e01d      	b.n	84044 <_realloc_r+0xe0>
   84008:	f026 0607 	bic.w	r6, r6, #7
   8400c:	2e00      	cmp	r6, #0
   8400e:	4632      	mov	r2, r6
   84010:	dabf      	bge.n	83f92 <_realloc_r+0x2e>
   84012:	2500      	movs	r5, #0
   84014:	230c      	movs	r3, #12
   84016:	4628      	mov	r0, r5
   84018:	f8c8 3000 	str.w	r3, [r8]
   8401c:	b003      	add	sp, #12
   8401e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84022:	4625      	mov	r5, r4
   84024:	1bbb      	subs	r3, r7, r6
   84026:	2b0f      	cmp	r3, #15
   84028:	f8d9 2004 	ldr.w	r2, [r9, #4]
   8402c:	d81d      	bhi.n	8406a <_realloc_r+0x106>
   8402e:	f002 0201 	and.w	r2, r2, #1
   84032:	433a      	orrs	r2, r7
   84034:	eb09 0107 	add.w	r1, r9, r7
   84038:	f8c9 2004 	str.w	r2, [r9, #4]
   8403c:	684b      	ldr	r3, [r1, #4]
   8403e:	f043 0301 	orr.w	r3, r3, #1
   84042:	604b      	str	r3, [r1, #4]
   84044:	4640      	mov	r0, r8
   84046:	f7ff ff87 	bl	83f58 <__malloc_unlock>
   8404a:	4628      	mov	r0, r5
   8404c:	b003      	add	sp, #12
   8404e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84052:	f023 0303 	bic.w	r3, r3, #3
   84056:	18f9      	adds	r1, r7, r3
   84058:	4291      	cmp	r1, r2
   8405a:	db1d      	blt.n	84098 <_realloc_r+0x134>
   8405c:	68c3      	ldr	r3, [r0, #12]
   8405e:	6882      	ldr	r2, [r0, #8]
   84060:	4625      	mov	r5, r4
   84062:	60d3      	str	r3, [r2, #12]
   84064:	460f      	mov	r7, r1
   84066:	609a      	str	r2, [r3, #8]
   84068:	e7dc      	b.n	84024 <_realloc_r+0xc0>
   8406a:	f002 0201 	and.w	r2, r2, #1
   8406e:	eb09 0106 	add.w	r1, r9, r6
   84072:	f043 0301 	orr.w	r3, r3, #1
   84076:	4332      	orrs	r2, r6
   84078:	f8c9 2004 	str.w	r2, [r9, #4]
   8407c:	444f      	add	r7, r9
   8407e:	604b      	str	r3, [r1, #4]
   84080:	687b      	ldr	r3, [r7, #4]
   84082:	3108      	adds	r1, #8
   84084:	f043 0301 	orr.w	r3, r3, #1
   84088:	607b      	str	r3, [r7, #4]
   8408a:	4640      	mov	r0, r8
   8408c:	f7ff f8de 	bl	8324c <_free_r>
   84090:	e7d8      	b.n	84044 <_realloc_r+0xe0>
   84092:	4611      	mov	r1, r2
   84094:	f7ff bbf8 	b.w	83888 <_malloc_r>
   84098:	f01e 0f01 	tst.w	lr, #1
   8409c:	d18f      	bne.n	83fbe <_realloc_r+0x5a>
   8409e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   840a2:	eba9 0a01 	sub.w	sl, r9, r1
   840a6:	f8da 1004 	ldr.w	r1, [sl, #4]
   840aa:	f021 0103 	bic.w	r1, r1, #3
   840ae:	440b      	add	r3, r1
   840b0:	443b      	add	r3, r7
   840b2:	4293      	cmp	r3, r2
   840b4:	db26      	blt.n	84104 <_realloc_r+0x1a0>
   840b6:	4655      	mov	r5, sl
   840b8:	68c1      	ldr	r1, [r0, #12]
   840ba:	6880      	ldr	r0, [r0, #8]
   840bc:	1f3a      	subs	r2, r7, #4
   840be:	60c1      	str	r1, [r0, #12]
   840c0:	6088      	str	r0, [r1, #8]
   840c2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   840c6:	f8da 100c 	ldr.w	r1, [sl, #12]
   840ca:	2a24      	cmp	r2, #36	; 0x24
   840cc:	60c1      	str	r1, [r0, #12]
   840ce:	6088      	str	r0, [r1, #8]
   840d0:	d826      	bhi.n	84120 <_realloc_r+0x1bc>
   840d2:	2a13      	cmp	r2, #19
   840d4:	f240 8081 	bls.w	841da <_realloc_r+0x276>
   840d8:	6821      	ldr	r1, [r4, #0]
   840da:	2a1b      	cmp	r2, #27
   840dc:	f8ca 1008 	str.w	r1, [sl, #8]
   840e0:	6861      	ldr	r1, [r4, #4]
   840e2:	f8ca 100c 	str.w	r1, [sl, #12]
   840e6:	f200 80ad 	bhi.w	84244 <_realloc_r+0x2e0>
   840ea:	f104 0008 	add.w	r0, r4, #8
   840ee:	f10a 0210 	add.w	r2, sl, #16
   840f2:	e074      	b.n	841de <_realloc_r+0x27a>
   840f4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   840f8:	eba9 0a03 	sub.w	sl, r9, r3
   840fc:	f8da 1004 	ldr.w	r1, [sl, #4]
   84100:	f021 0103 	bic.w	r1, r1, #3
   84104:	187b      	adds	r3, r7, r1
   84106:	4293      	cmp	r3, r2
   84108:	f6ff af59 	blt.w	83fbe <_realloc_r+0x5a>
   8410c:	4655      	mov	r5, sl
   8410e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84112:	f855 0f08 	ldr.w	r0, [r5, #8]!
   84116:	1f3a      	subs	r2, r7, #4
   84118:	2a24      	cmp	r2, #36	; 0x24
   8411a:	60c1      	str	r1, [r0, #12]
   8411c:	6088      	str	r0, [r1, #8]
   8411e:	d9d8      	bls.n	840d2 <_realloc_r+0x16e>
   84120:	4621      	mov	r1, r4
   84122:	4628      	mov	r0, r5
   84124:	461f      	mov	r7, r3
   84126:	46d1      	mov	r9, sl
   84128:	f7ff feac 	bl	83e84 <memmove>
   8412c:	e77a      	b.n	84024 <_realloc_r+0xc0>
   8412e:	6841      	ldr	r1, [r0, #4]
   84130:	f106 0010 	add.w	r0, r6, #16
   84134:	f021 0b03 	bic.w	fp, r1, #3
   84138:	44bb      	add	fp, r7
   8413a:	4583      	cmp	fp, r0
   8413c:	da58      	bge.n	841f0 <_realloc_r+0x28c>
   8413e:	f01e 0f01 	tst.w	lr, #1
   84142:	f47f af3c 	bne.w	83fbe <_realloc_r+0x5a>
   84146:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8414a:	eba9 0a01 	sub.w	sl, r9, r1
   8414e:	f8da 1004 	ldr.w	r1, [sl, #4]
   84152:	f021 0103 	bic.w	r1, r1, #3
   84156:	448b      	add	fp, r1
   84158:	4558      	cmp	r0, fp
   8415a:	dcd3      	bgt.n	84104 <_realloc_r+0x1a0>
   8415c:	4655      	mov	r5, sl
   8415e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84162:	f855 0f08 	ldr.w	r0, [r5, #8]!
   84166:	1f3a      	subs	r2, r7, #4
   84168:	2a24      	cmp	r2, #36	; 0x24
   8416a:	60c1      	str	r1, [r0, #12]
   8416c:	6088      	str	r0, [r1, #8]
   8416e:	f200 808d 	bhi.w	8428c <_realloc_r+0x328>
   84172:	2a13      	cmp	r2, #19
   84174:	f240 8087 	bls.w	84286 <_realloc_r+0x322>
   84178:	6821      	ldr	r1, [r4, #0]
   8417a:	2a1b      	cmp	r2, #27
   8417c:	f8ca 1008 	str.w	r1, [sl, #8]
   84180:	6861      	ldr	r1, [r4, #4]
   84182:	f8ca 100c 	str.w	r1, [sl, #12]
   84186:	f200 8088 	bhi.w	8429a <_realloc_r+0x336>
   8418a:	f104 0108 	add.w	r1, r4, #8
   8418e:	f10a 0210 	add.w	r2, sl, #16
   84192:	6808      	ldr	r0, [r1, #0]
   84194:	6010      	str	r0, [r2, #0]
   84196:	6848      	ldr	r0, [r1, #4]
   84198:	6050      	str	r0, [r2, #4]
   8419a:	6889      	ldr	r1, [r1, #8]
   8419c:	6091      	str	r1, [r2, #8]
   8419e:	ebab 0206 	sub.w	r2, fp, r6
   841a2:	eb0a 0106 	add.w	r1, sl, r6
   841a6:	f042 0201 	orr.w	r2, r2, #1
   841aa:	6099      	str	r1, [r3, #8]
   841ac:	604a      	str	r2, [r1, #4]
   841ae:	f8da 3004 	ldr.w	r3, [sl, #4]
   841b2:	4640      	mov	r0, r8
   841b4:	f003 0301 	and.w	r3, r3, #1
   841b8:	431e      	orrs	r6, r3
   841ba:	f8ca 6004 	str.w	r6, [sl, #4]
   841be:	f7ff fecb 	bl	83f58 <__malloc_unlock>
   841c2:	e742      	b.n	8404a <_realloc_r+0xe6>
   841c4:	6823      	ldr	r3, [r4, #0]
   841c6:	2a1b      	cmp	r2, #27
   841c8:	6003      	str	r3, [r0, #0]
   841ca:	6863      	ldr	r3, [r4, #4]
   841cc:	6043      	str	r3, [r0, #4]
   841ce:	d827      	bhi.n	84220 <_realloc_r+0x2bc>
   841d0:	f100 0308 	add.w	r3, r0, #8
   841d4:	f104 0208 	add.w	r2, r4, #8
   841d8:	e70b      	b.n	83ff2 <_realloc_r+0x8e>
   841da:	4620      	mov	r0, r4
   841dc:	462a      	mov	r2, r5
   841de:	6801      	ldr	r1, [r0, #0]
   841e0:	461f      	mov	r7, r3
   841e2:	6011      	str	r1, [r2, #0]
   841e4:	6841      	ldr	r1, [r0, #4]
   841e6:	46d1      	mov	r9, sl
   841e8:	6051      	str	r1, [r2, #4]
   841ea:	6883      	ldr	r3, [r0, #8]
   841ec:	6093      	str	r3, [r2, #8]
   841ee:	e719      	b.n	84024 <_realloc_r+0xc0>
   841f0:	ebab 0b06 	sub.w	fp, fp, r6
   841f4:	eb09 0106 	add.w	r1, r9, r6
   841f8:	f04b 0201 	orr.w	r2, fp, #1
   841fc:	6099      	str	r1, [r3, #8]
   841fe:	604a      	str	r2, [r1, #4]
   84200:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84204:	4640      	mov	r0, r8
   84206:	f003 0301 	and.w	r3, r3, #1
   8420a:	431e      	orrs	r6, r3
   8420c:	f844 6c04 	str.w	r6, [r4, #-4]
   84210:	f7ff fea2 	bl	83f58 <__malloc_unlock>
   84214:	4625      	mov	r5, r4
   84216:	e718      	b.n	8404a <_realloc_r+0xe6>
   84218:	4621      	mov	r1, r4
   8421a:	f7ff fe33 	bl	83e84 <memmove>
   8421e:	e6ee      	b.n	83ffe <_realloc_r+0x9a>
   84220:	68a3      	ldr	r3, [r4, #8]
   84222:	2a24      	cmp	r2, #36	; 0x24
   84224:	6083      	str	r3, [r0, #8]
   84226:	68e3      	ldr	r3, [r4, #12]
   84228:	60c3      	str	r3, [r0, #12]
   8422a:	d018      	beq.n	8425e <_realloc_r+0x2fa>
   8422c:	f100 0310 	add.w	r3, r0, #16
   84230:	f104 0210 	add.w	r2, r4, #16
   84234:	e6dd      	b.n	83ff2 <_realloc_r+0x8e>
   84236:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8423a:	4625      	mov	r5, r4
   8423c:	f023 0303 	bic.w	r3, r3, #3
   84240:	441f      	add	r7, r3
   84242:	e6ef      	b.n	84024 <_realloc_r+0xc0>
   84244:	68a1      	ldr	r1, [r4, #8]
   84246:	2a24      	cmp	r2, #36	; 0x24
   84248:	f8ca 1010 	str.w	r1, [sl, #16]
   8424c:	68e1      	ldr	r1, [r4, #12]
   8424e:	f8ca 1014 	str.w	r1, [sl, #20]
   84252:	d00d      	beq.n	84270 <_realloc_r+0x30c>
   84254:	f104 0010 	add.w	r0, r4, #16
   84258:	f10a 0218 	add.w	r2, sl, #24
   8425c:	e7bf      	b.n	841de <_realloc_r+0x27a>
   8425e:	6922      	ldr	r2, [r4, #16]
   84260:	f100 0318 	add.w	r3, r0, #24
   84264:	6102      	str	r2, [r0, #16]
   84266:	6961      	ldr	r1, [r4, #20]
   84268:	f104 0218 	add.w	r2, r4, #24
   8426c:	6141      	str	r1, [r0, #20]
   8426e:	e6c0      	b.n	83ff2 <_realloc_r+0x8e>
   84270:	6922      	ldr	r2, [r4, #16]
   84272:	f104 0018 	add.w	r0, r4, #24
   84276:	f8ca 2018 	str.w	r2, [sl, #24]
   8427a:	6961      	ldr	r1, [r4, #20]
   8427c:	f10a 0220 	add.w	r2, sl, #32
   84280:	f8ca 101c 	str.w	r1, [sl, #28]
   84284:	e7ab      	b.n	841de <_realloc_r+0x27a>
   84286:	4621      	mov	r1, r4
   84288:	462a      	mov	r2, r5
   8428a:	e782      	b.n	84192 <_realloc_r+0x22e>
   8428c:	4621      	mov	r1, r4
   8428e:	4628      	mov	r0, r5
   84290:	9301      	str	r3, [sp, #4]
   84292:	f7ff fdf7 	bl	83e84 <memmove>
   84296:	9b01      	ldr	r3, [sp, #4]
   84298:	e781      	b.n	8419e <_realloc_r+0x23a>
   8429a:	68a1      	ldr	r1, [r4, #8]
   8429c:	2a24      	cmp	r2, #36	; 0x24
   8429e:	f8ca 1010 	str.w	r1, [sl, #16]
   842a2:	68e1      	ldr	r1, [r4, #12]
   842a4:	f8ca 1014 	str.w	r1, [sl, #20]
   842a8:	d006      	beq.n	842b8 <_realloc_r+0x354>
   842aa:	f104 0110 	add.w	r1, r4, #16
   842ae:	f10a 0218 	add.w	r2, sl, #24
   842b2:	e76e      	b.n	84192 <_realloc_r+0x22e>
   842b4:	200706d0 	.word	0x200706d0
   842b8:	6922      	ldr	r2, [r4, #16]
   842ba:	f104 0118 	add.w	r1, r4, #24
   842be:	f8ca 2018 	str.w	r2, [sl, #24]
   842c2:	6960      	ldr	r0, [r4, #20]
   842c4:	f10a 0220 	add.w	r2, sl, #32
   842c8:	f8ca 001c 	str.w	r0, [sl, #28]
   842cc:	e761      	b.n	84192 <_realloc_r+0x22e>
   842ce:	bf00      	nop

000842d0 <_sbrk_r>:
   842d0:	b538      	push	{r3, r4, r5, lr}
   842d2:	2300      	movs	r3, #0
   842d4:	4c06      	ldr	r4, [pc, #24]	; (842f0 <_sbrk_r+0x20>)
   842d6:	4605      	mov	r5, r0
   842d8:	4608      	mov	r0, r1
   842da:	6023      	str	r3, [r4, #0]
   842dc:	f7fd f9a2 	bl	81624 <_sbrk>
   842e0:	1c43      	adds	r3, r0, #1
   842e2:	d000      	beq.n	842e6 <_sbrk_r+0x16>
   842e4:	bd38      	pop	{r3, r4, r5, pc}
   842e6:	6823      	ldr	r3, [r4, #0]
   842e8:	2b00      	cmp	r3, #0
   842ea:	d0fb      	beq.n	842e4 <_sbrk_r+0x14>
   842ec:	602b      	str	r3, [r5, #0]
   842ee:	bd38      	pop	{r3, r4, r5, pc}
   842f0:	20070cd0 	.word	0x20070cd0

000842f4 <__sread>:
   842f4:	b510      	push	{r4, lr}
   842f6:	460c      	mov	r4, r1
   842f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   842fc:	f000 f9f4 	bl	846e8 <_read_r>
   84300:	2800      	cmp	r0, #0
   84302:	db03      	blt.n	8430c <__sread+0x18>
   84304:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84306:	4403      	add	r3, r0
   84308:	6523      	str	r3, [r4, #80]	; 0x50
   8430a:	bd10      	pop	{r4, pc}
   8430c:	89a3      	ldrh	r3, [r4, #12]
   8430e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84312:	81a3      	strh	r3, [r4, #12]
   84314:	bd10      	pop	{r4, pc}
   84316:	bf00      	nop

00084318 <__swrite>:
   84318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8431c:	460c      	mov	r4, r1
   8431e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   84322:	461f      	mov	r7, r3
   84324:	05cb      	lsls	r3, r1, #23
   84326:	4616      	mov	r6, r2
   84328:	4605      	mov	r5, r0
   8432a:	d507      	bpl.n	8433c <__swrite+0x24>
   8432c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84330:	2302      	movs	r3, #2
   84332:	2200      	movs	r2, #0
   84334:	f000 f9c2 	bl	846bc <_lseek_r>
   84338:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8433c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84340:	81a1      	strh	r1, [r4, #12]
   84342:	463b      	mov	r3, r7
   84344:	4632      	mov	r2, r6
   84346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8434a:	4628      	mov	r0, r5
   8434c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84350:	f000 b8a2 	b.w	84498 <_write_r>

00084354 <__sseek>:
   84354:	b510      	push	{r4, lr}
   84356:	460c      	mov	r4, r1
   84358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8435c:	f000 f9ae 	bl	846bc <_lseek_r>
   84360:	89a3      	ldrh	r3, [r4, #12]
   84362:	1c42      	adds	r2, r0, #1
   84364:	bf0e      	itee	eq
   84366:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8436a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8436e:	6520      	strne	r0, [r4, #80]	; 0x50
   84370:	81a3      	strh	r3, [r4, #12]
   84372:	bd10      	pop	{r4, pc}

00084374 <__sclose>:
   84374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84378:	f000 b906 	b.w	84588 <_close_r>

0008437c <__swbuf_r>:
   8437c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8437e:	460d      	mov	r5, r1
   84380:	4614      	mov	r4, r2
   84382:	4606      	mov	r6, r0
   84384:	b110      	cbz	r0, 8438c <__swbuf_r+0x10>
   84386:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84388:	2b00      	cmp	r3, #0
   8438a:	d04b      	beq.n	84424 <__swbuf_r+0xa8>
   8438c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84390:	69a3      	ldr	r3, [r4, #24]
   84392:	b291      	uxth	r1, r2
   84394:	0708      	lsls	r0, r1, #28
   84396:	60a3      	str	r3, [r4, #8]
   84398:	d539      	bpl.n	8440e <__swbuf_r+0x92>
   8439a:	6923      	ldr	r3, [r4, #16]
   8439c:	2b00      	cmp	r3, #0
   8439e:	d036      	beq.n	8440e <__swbuf_r+0x92>
   843a0:	b2ed      	uxtb	r5, r5
   843a2:	0489      	lsls	r1, r1, #18
   843a4:	462f      	mov	r7, r5
   843a6:	d515      	bpl.n	843d4 <__swbuf_r+0x58>
   843a8:	6822      	ldr	r2, [r4, #0]
   843aa:	6961      	ldr	r1, [r4, #20]
   843ac:	1ad3      	subs	r3, r2, r3
   843ae:	428b      	cmp	r3, r1
   843b0:	da1c      	bge.n	843ec <__swbuf_r+0x70>
   843b2:	3301      	adds	r3, #1
   843b4:	68a1      	ldr	r1, [r4, #8]
   843b6:	1c50      	adds	r0, r2, #1
   843b8:	3901      	subs	r1, #1
   843ba:	60a1      	str	r1, [r4, #8]
   843bc:	6020      	str	r0, [r4, #0]
   843be:	7015      	strb	r5, [r2, #0]
   843c0:	6962      	ldr	r2, [r4, #20]
   843c2:	429a      	cmp	r2, r3
   843c4:	d01a      	beq.n	843fc <__swbuf_r+0x80>
   843c6:	89a3      	ldrh	r3, [r4, #12]
   843c8:	07db      	lsls	r3, r3, #31
   843ca:	d501      	bpl.n	843d0 <__swbuf_r+0x54>
   843cc:	2d0a      	cmp	r5, #10
   843ce:	d015      	beq.n	843fc <__swbuf_r+0x80>
   843d0:	4638      	mov	r0, r7
   843d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   843d4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   843d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   843da:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   843de:	81a2      	strh	r2, [r4, #12]
   843e0:	6822      	ldr	r2, [r4, #0]
   843e2:	6661      	str	r1, [r4, #100]	; 0x64
   843e4:	6961      	ldr	r1, [r4, #20]
   843e6:	1ad3      	subs	r3, r2, r3
   843e8:	428b      	cmp	r3, r1
   843ea:	dbe2      	blt.n	843b2 <__swbuf_r+0x36>
   843ec:	4621      	mov	r1, r4
   843ee:	4630      	mov	r0, r6
   843f0:	f7fe fdae 	bl	82f50 <_fflush_r>
   843f4:	b940      	cbnz	r0, 84408 <__swbuf_r+0x8c>
   843f6:	2301      	movs	r3, #1
   843f8:	6822      	ldr	r2, [r4, #0]
   843fa:	e7db      	b.n	843b4 <__swbuf_r+0x38>
   843fc:	4621      	mov	r1, r4
   843fe:	4630      	mov	r0, r6
   84400:	f7fe fda6 	bl	82f50 <_fflush_r>
   84404:	2800      	cmp	r0, #0
   84406:	d0e3      	beq.n	843d0 <__swbuf_r+0x54>
   84408:	f04f 37ff 	mov.w	r7, #4294967295
   8440c:	e7e0      	b.n	843d0 <__swbuf_r+0x54>
   8440e:	4621      	mov	r1, r4
   84410:	4630      	mov	r0, r6
   84412:	f7fe fc8d 	bl	82d30 <__swsetup_r>
   84416:	2800      	cmp	r0, #0
   84418:	d1f6      	bne.n	84408 <__swbuf_r+0x8c>
   8441a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8441e:	6923      	ldr	r3, [r4, #16]
   84420:	b291      	uxth	r1, r2
   84422:	e7bd      	b.n	843a0 <__swbuf_r+0x24>
   84424:	f7fe fdec 	bl	83000 <__sinit>
   84428:	e7b0      	b.n	8438c <__swbuf_r+0x10>
   8442a:	bf00      	nop

0008442c <_wcrtomb_r>:
   8442c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8442e:	4606      	mov	r6, r0
   84430:	b085      	sub	sp, #20
   84432:	461f      	mov	r7, r3
   84434:	b189      	cbz	r1, 8445a <_wcrtomb_r+0x2e>
   84436:	4c10      	ldr	r4, [pc, #64]	; (84478 <_wcrtomb_r+0x4c>)
   84438:	4d10      	ldr	r5, [pc, #64]	; (8447c <_wcrtomb_r+0x50>)
   8443a:	6824      	ldr	r4, [r4, #0]
   8443c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   8443e:	2c00      	cmp	r4, #0
   84440:	bf08      	it	eq
   84442:	462c      	moveq	r4, r5
   84444:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   84448:	47a0      	blx	r4
   8444a:	1c43      	adds	r3, r0, #1
   8444c:	d103      	bne.n	84456 <_wcrtomb_r+0x2a>
   8444e:	2200      	movs	r2, #0
   84450:	238a      	movs	r3, #138	; 0x8a
   84452:	603a      	str	r2, [r7, #0]
   84454:	6033      	str	r3, [r6, #0]
   84456:	b005      	add	sp, #20
   84458:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8445a:	460c      	mov	r4, r1
   8445c:	4a06      	ldr	r2, [pc, #24]	; (84478 <_wcrtomb_r+0x4c>)
   8445e:	4d07      	ldr	r5, [pc, #28]	; (8447c <_wcrtomb_r+0x50>)
   84460:	6811      	ldr	r1, [r2, #0]
   84462:	4622      	mov	r2, r4
   84464:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   84466:	a901      	add	r1, sp, #4
   84468:	2c00      	cmp	r4, #0
   8446a:	bf08      	it	eq
   8446c:	462c      	moveq	r4, r5
   8446e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   84472:	47a0      	blx	r4
   84474:	e7e9      	b.n	8444a <_wcrtomb_r+0x1e>
   84476:	bf00      	nop
   84478:	20070134 	.word	0x20070134
   8447c:	20070564 	.word	0x20070564

00084480 <__ascii_wctomb>:
   84480:	b119      	cbz	r1, 8448a <__ascii_wctomb+0xa>
   84482:	2aff      	cmp	r2, #255	; 0xff
   84484:	d803      	bhi.n	8448e <__ascii_wctomb+0xe>
   84486:	700a      	strb	r2, [r1, #0]
   84488:	2101      	movs	r1, #1
   8448a:	4608      	mov	r0, r1
   8448c:	4770      	bx	lr
   8448e:	238a      	movs	r3, #138	; 0x8a
   84490:	f04f 31ff 	mov.w	r1, #4294967295
   84494:	6003      	str	r3, [r0, #0]
   84496:	e7f8      	b.n	8448a <__ascii_wctomb+0xa>

00084498 <_write_r>:
   84498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8449a:	460e      	mov	r6, r1
   8449c:	2500      	movs	r5, #0
   8449e:	4c08      	ldr	r4, [pc, #32]	; (844c0 <_write_r+0x28>)
   844a0:	4611      	mov	r1, r2
   844a2:	4607      	mov	r7, r0
   844a4:	461a      	mov	r2, r3
   844a6:	4630      	mov	r0, r6
   844a8:	6025      	str	r5, [r4, #0]
   844aa:	f7fc fa35 	bl	80918 <_write>
   844ae:	1c43      	adds	r3, r0, #1
   844b0:	d000      	beq.n	844b4 <_write_r+0x1c>
   844b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   844b4:	6823      	ldr	r3, [r4, #0]
   844b6:	2b00      	cmp	r3, #0
   844b8:	d0fb      	beq.n	844b2 <_write_r+0x1a>
   844ba:	603b      	str	r3, [r7, #0]
   844bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   844be:	bf00      	nop
   844c0:	20070cd0 	.word	0x20070cd0

000844c4 <__register_exitproc>:
   844c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   844c8:	4d2c      	ldr	r5, [pc, #176]	; (8457c <__register_exitproc+0xb8>)
   844ca:	4606      	mov	r6, r0
   844cc:	6828      	ldr	r0, [r5, #0]
   844ce:	4698      	mov	r8, r3
   844d0:	460f      	mov	r7, r1
   844d2:	4691      	mov	r9, r2
   844d4:	f7ff f954 	bl	83780 <__retarget_lock_acquire_recursive>
   844d8:	4b29      	ldr	r3, [pc, #164]	; (84580 <__register_exitproc+0xbc>)
   844da:	681c      	ldr	r4, [r3, #0]
   844dc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   844e0:	2b00      	cmp	r3, #0
   844e2:	d03e      	beq.n	84562 <__register_exitproc+0x9e>
   844e4:	685a      	ldr	r2, [r3, #4]
   844e6:	2a1f      	cmp	r2, #31
   844e8:	dc1c      	bgt.n	84524 <__register_exitproc+0x60>
   844ea:	f102 0e01 	add.w	lr, r2, #1
   844ee:	b176      	cbz	r6, 8450e <__register_exitproc+0x4a>
   844f0:	2101      	movs	r1, #1
   844f2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   844f6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   844fa:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   844fe:	4091      	lsls	r1, r2
   84500:	4308      	orrs	r0, r1
   84502:	2e02      	cmp	r6, #2
   84504:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84508:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8450c:	d023      	beq.n	84556 <__register_exitproc+0x92>
   8450e:	3202      	adds	r2, #2
   84510:	f8c3 e004 	str.w	lr, [r3, #4]
   84514:	6828      	ldr	r0, [r5, #0]
   84516:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8451a:	f7ff f933 	bl	83784 <__retarget_lock_release_recursive>
   8451e:	2000      	movs	r0, #0
   84520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84524:	4b17      	ldr	r3, [pc, #92]	; (84584 <__register_exitproc+0xc0>)
   84526:	b30b      	cbz	r3, 8456c <__register_exitproc+0xa8>
   84528:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8452c:	f7ff f9a4 	bl	83878 <malloc>
   84530:	4603      	mov	r3, r0
   84532:	b1d8      	cbz	r0, 8456c <__register_exitproc+0xa8>
   84534:	2000      	movs	r0, #0
   84536:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8453a:	f04f 0e01 	mov.w	lr, #1
   8453e:	6058      	str	r0, [r3, #4]
   84540:	6019      	str	r1, [r3, #0]
   84542:	4602      	mov	r2, r0
   84544:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84548:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8454c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   84550:	2e00      	cmp	r6, #0
   84552:	d0dc      	beq.n	8450e <__register_exitproc+0x4a>
   84554:	e7cc      	b.n	844f0 <__register_exitproc+0x2c>
   84556:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8455a:	4301      	orrs	r1, r0
   8455c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   84560:	e7d5      	b.n	8450e <__register_exitproc+0x4a>
   84562:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   84566:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8456a:	e7bb      	b.n	844e4 <__register_exitproc+0x20>
   8456c:	6828      	ldr	r0, [r5, #0]
   8456e:	f7ff f909 	bl	83784 <__retarget_lock_release_recursive>
   84572:	f04f 30ff 	mov.w	r0, #4294967295
   84576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8457a:	bf00      	nop
   8457c:	20070560 	.word	0x20070560
   84580:	00084bbc 	.word	0x00084bbc
   84584:	00083879 	.word	0x00083879

00084588 <_close_r>:
   84588:	b538      	push	{r3, r4, r5, lr}
   8458a:	2300      	movs	r3, #0
   8458c:	4c06      	ldr	r4, [pc, #24]	; (845a8 <_close_r+0x20>)
   8458e:	4605      	mov	r5, r0
   84590:	4608      	mov	r0, r1
   84592:	6023      	str	r3, [r4, #0]
   84594:	f7fd f862 	bl	8165c <_close>
   84598:	1c43      	adds	r3, r0, #1
   8459a:	d000      	beq.n	8459e <_close_r+0x16>
   8459c:	bd38      	pop	{r3, r4, r5, pc}
   8459e:	6823      	ldr	r3, [r4, #0]
   845a0:	2b00      	cmp	r3, #0
   845a2:	d0fb      	beq.n	8459c <_close_r+0x14>
   845a4:	602b      	str	r3, [r5, #0]
   845a6:	bd38      	pop	{r3, r4, r5, pc}
   845a8:	20070cd0 	.word	0x20070cd0

000845ac <_fclose_r>:
   845ac:	b570      	push	{r4, r5, r6, lr}
   845ae:	b159      	cbz	r1, 845c8 <_fclose_r+0x1c>
   845b0:	4605      	mov	r5, r0
   845b2:	460c      	mov	r4, r1
   845b4:	b110      	cbz	r0, 845bc <_fclose_r+0x10>
   845b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   845b8:	2b00      	cmp	r3, #0
   845ba:	d03c      	beq.n	84636 <_fclose_r+0x8a>
   845bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   845be:	07d8      	lsls	r0, r3, #31
   845c0:	d505      	bpl.n	845ce <_fclose_r+0x22>
   845c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   845c6:	b92b      	cbnz	r3, 845d4 <_fclose_r+0x28>
   845c8:	2600      	movs	r6, #0
   845ca:	4630      	mov	r0, r6
   845cc:	bd70      	pop	{r4, r5, r6, pc}
   845ce:	89a3      	ldrh	r3, [r4, #12]
   845d0:	0599      	lsls	r1, r3, #22
   845d2:	d53c      	bpl.n	8464e <_fclose_r+0xa2>
   845d4:	4621      	mov	r1, r4
   845d6:	4628      	mov	r0, r5
   845d8:	f7fe fc1e 	bl	82e18 <__sflush_r>
   845dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   845de:	4606      	mov	r6, r0
   845e0:	b133      	cbz	r3, 845f0 <_fclose_r+0x44>
   845e2:	69e1      	ldr	r1, [r4, #28]
   845e4:	4628      	mov	r0, r5
   845e6:	4798      	blx	r3
   845e8:	2800      	cmp	r0, #0
   845ea:	bfb8      	it	lt
   845ec:	f04f 36ff 	movlt.w	r6, #4294967295
   845f0:	89a3      	ldrh	r3, [r4, #12]
   845f2:	061a      	lsls	r2, r3, #24
   845f4:	d422      	bmi.n	8463c <_fclose_r+0x90>
   845f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   845f8:	b141      	cbz	r1, 8460c <_fclose_r+0x60>
   845fa:	f104 0340 	add.w	r3, r4, #64	; 0x40
   845fe:	4299      	cmp	r1, r3
   84600:	d002      	beq.n	84608 <_fclose_r+0x5c>
   84602:	4628      	mov	r0, r5
   84604:	f7fe fe22 	bl	8324c <_free_r>
   84608:	2300      	movs	r3, #0
   8460a:	6323      	str	r3, [r4, #48]	; 0x30
   8460c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8460e:	b121      	cbz	r1, 8461a <_fclose_r+0x6e>
   84610:	4628      	mov	r0, r5
   84612:	f7fe fe1b 	bl	8324c <_free_r>
   84616:	2300      	movs	r3, #0
   84618:	6463      	str	r3, [r4, #68]	; 0x44
   8461a:	f7fe fd21 	bl	83060 <__sfp_lock_acquire>
   8461e:	2200      	movs	r2, #0
   84620:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84622:	81a2      	strh	r2, [r4, #12]
   84624:	07db      	lsls	r3, r3, #31
   84626:	d50e      	bpl.n	84646 <_fclose_r+0x9a>
   84628:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8462a:	f7ff f8a7 	bl	8377c <__retarget_lock_close_recursive>
   8462e:	f7fe fd1d 	bl	8306c <__sfp_lock_release>
   84632:	4630      	mov	r0, r6
   84634:	bd70      	pop	{r4, r5, r6, pc}
   84636:	f7fe fce3 	bl	83000 <__sinit>
   8463a:	e7bf      	b.n	845bc <_fclose_r+0x10>
   8463c:	6921      	ldr	r1, [r4, #16]
   8463e:	4628      	mov	r0, r5
   84640:	f7fe fe04 	bl	8324c <_free_r>
   84644:	e7d7      	b.n	845f6 <_fclose_r+0x4a>
   84646:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84648:	f7ff f89c 	bl	83784 <__retarget_lock_release_recursive>
   8464c:	e7ec      	b.n	84628 <_fclose_r+0x7c>
   8464e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84650:	f7ff f896 	bl	83780 <__retarget_lock_acquire_recursive>
   84654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84658:	2b00      	cmp	r3, #0
   8465a:	d1bb      	bne.n	845d4 <_fclose_r+0x28>
   8465c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8465e:	f016 0601 	ands.w	r6, r6, #1
   84662:	d1b1      	bne.n	845c8 <_fclose_r+0x1c>
   84664:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84666:	f7ff f88d 	bl	83784 <__retarget_lock_release_recursive>
   8466a:	4630      	mov	r0, r6
   8466c:	bd70      	pop	{r4, r5, r6, pc}
   8466e:	bf00      	nop

00084670 <_fstat_r>:
   84670:	b570      	push	{r4, r5, r6, lr}
   84672:	460d      	mov	r5, r1
   84674:	2300      	movs	r3, #0
   84676:	4c07      	ldr	r4, [pc, #28]	; (84694 <_fstat_r+0x24>)
   84678:	4606      	mov	r6, r0
   8467a:	4611      	mov	r1, r2
   8467c:	4628      	mov	r0, r5
   8467e:	6023      	str	r3, [r4, #0]
   84680:	f7fc ffef 	bl	81662 <_fstat>
   84684:	1c43      	adds	r3, r0, #1
   84686:	d000      	beq.n	8468a <_fstat_r+0x1a>
   84688:	bd70      	pop	{r4, r5, r6, pc}
   8468a:	6823      	ldr	r3, [r4, #0]
   8468c:	2b00      	cmp	r3, #0
   8468e:	d0fb      	beq.n	84688 <_fstat_r+0x18>
   84690:	6033      	str	r3, [r6, #0]
   84692:	bd70      	pop	{r4, r5, r6, pc}
   84694:	20070cd0 	.word	0x20070cd0

00084698 <_isatty_r>:
   84698:	b538      	push	{r3, r4, r5, lr}
   8469a:	2300      	movs	r3, #0
   8469c:	4c06      	ldr	r4, [pc, #24]	; (846b8 <_isatty_r+0x20>)
   8469e:	4605      	mov	r5, r0
   846a0:	4608      	mov	r0, r1
   846a2:	6023      	str	r3, [r4, #0]
   846a4:	f7fc ffe2 	bl	8166c <_isatty>
   846a8:	1c43      	adds	r3, r0, #1
   846aa:	d000      	beq.n	846ae <_isatty_r+0x16>
   846ac:	bd38      	pop	{r3, r4, r5, pc}
   846ae:	6823      	ldr	r3, [r4, #0]
   846b0:	2b00      	cmp	r3, #0
   846b2:	d0fb      	beq.n	846ac <_isatty_r+0x14>
   846b4:	602b      	str	r3, [r5, #0]
   846b6:	bd38      	pop	{r3, r4, r5, pc}
   846b8:	20070cd0 	.word	0x20070cd0

000846bc <_lseek_r>:
   846bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   846be:	460e      	mov	r6, r1
   846c0:	2500      	movs	r5, #0
   846c2:	4c08      	ldr	r4, [pc, #32]	; (846e4 <_lseek_r+0x28>)
   846c4:	4611      	mov	r1, r2
   846c6:	4607      	mov	r7, r0
   846c8:	461a      	mov	r2, r3
   846ca:	4630      	mov	r0, r6
   846cc:	6025      	str	r5, [r4, #0]
   846ce:	f7fc ffcf 	bl	81670 <_lseek>
   846d2:	1c43      	adds	r3, r0, #1
   846d4:	d000      	beq.n	846d8 <_lseek_r+0x1c>
   846d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   846d8:	6823      	ldr	r3, [r4, #0]
   846da:	2b00      	cmp	r3, #0
   846dc:	d0fb      	beq.n	846d6 <_lseek_r+0x1a>
   846de:	603b      	str	r3, [r7, #0]
   846e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   846e2:	bf00      	nop
   846e4:	20070cd0 	.word	0x20070cd0

000846e8 <_read_r>:
   846e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   846ea:	460e      	mov	r6, r1
   846ec:	2500      	movs	r5, #0
   846ee:	4c08      	ldr	r4, [pc, #32]	; (84710 <_read_r+0x28>)
   846f0:	4611      	mov	r1, r2
   846f2:	4607      	mov	r7, r0
   846f4:	461a      	mov	r2, r3
   846f6:	4630      	mov	r0, r6
   846f8:	6025      	str	r5, [r4, #0]
   846fa:	f7fc f8ef 	bl	808dc <_read>
   846fe:	1c43      	adds	r3, r0, #1
   84700:	d000      	beq.n	84704 <_read_r+0x1c>
   84702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84704:	6823      	ldr	r3, [r4, #0]
   84706:	2b00      	cmp	r3, #0
   84708:	d0fb      	beq.n	84702 <_read_r+0x1a>
   8470a:	603b      	str	r3, [r7, #0]
   8470c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8470e:	bf00      	nop
   84710:	20070cd0 	.word	0x20070cd0

00084714 <__aeabi_uldivmod>:
   84714:	b953      	cbnz	r3, 8472c <__aeabi_uldivmod+0x18>
   84716:	b94a      	cbnz	r2, 8472c <__aeabi_uldivmod+0x18>
   84718:	2900      	cmp	r1, #0
   8471a:	bf08      	it	eq
   8471c:	2800      	cmpeq	r0, #0
   8471e:	bf1c      	itt	ne
   84720:	f04f 31ff 	movne.w	r1, #4294967295
   84724:	f04f 30ff 	movne.w	r0, #4294967295
   84728:	f000 b97a 	b.w	84a20 <__aeabi_idiv0>
   8472c:	f1ad 0c08 	sub.w	ip, sp, #8
   84730:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84734:	f000 f806 	bl	84744 <__udivmoddi4>
   84738:	f8dd e004 	ldr.w	lr, [sp, #4]
   8473c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84740:	b004      	add	sp, #16
   84742:	4770      	bx	lr

00084744 <__udivmoddi4>:
   84744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84748:	468c      	mov	ip, r1
   8474a:	460e      	mov	r6, r1
   8474c:	4604      	mov	r4, r0
   8474e:	9d08      	ldr	r5, [sp, #32]
   84750:	2b00      	cmp	r3, #0
   84752:	d150      	bne.n	847f6 <__udivmoddi4+0xb2>
   84754:	428a      	cmp	r2, r1
   84756:	4617      	mov	r7, r2
   84758:	d96c      	bls.n	84834 <__udivmoddi4+0xf0>
   8475a:	fab2 fe82 	clz	lr, r2
   8475e:	f1be 0f00 	cmp.w	lr, #0
   84762:	d00b      	beq.n	8477c <__udivmoddi4+0x38>
   84764:	f1ce 0c20 	rsb	ip, lr, #32
   84768:	fa01 f60e 	lsl.w	r6, r1, lr
   8476c:	fa20 fc0c 	lsr.w	ip, r0, ip
   84770:	fa02 f70e 	lsl.w	r7, r2, lr
   84774:	ea4c 0c06 	orr.w	ip, ip, r6
   84778:	fa00 f40e 	lsl.w	r4, r0, lr
   8477c:	0c3a      	lsrs	r2, r7, #16
   8477e:	fbbc f9f2 	udiv	r9, ip, r2
   84782:	b2bb      	uxth	r3, r7
   84784:	fb02 cc19 	mls	ip, r2, r9, ip
   84788:	fb09 fa03 	mul.w	sl, r9, r3
   8478c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84790:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84794:	45b2      	cmp	sl, r6
   84796:	d90a      	bls.n	847ae <__udivmoddi4+0x6a>
   84798:	19f6      	adds	r6, r6, r7
   8479a:	f109 31ff 	add.w	r1, r9, #4294967295
   8479e:	f080 8125 	bcs.w	849ec <__udivmoddi4+0x2a8>
   847a2:	45b2      	cmp	sl, r6
   847a4:	f240 8122 	bls.w	849ec <__udivmoddi4+0x2a8>
   847a8:	f1a9 0902 	sub.w	r9, r9, #2
   847ac:	443e      	add	r6, r7
   847ae:	eba6 060a 	sub.w	r6, r6, sl
   847b2:	fbb6 f0f2 	udiv	r0, r6, r2
   847b6:	fb02 6610 	mls	r6, r2, r0, r6
   847ba:	fb00 f303 	mul.w	r3, r0, r3
   847be:	b2a4      	uxth	r4, r4
   847c0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   847c4:	42a3      	cmp	r3, r4
   847c6:	d909      	bls.n	847dc <__udivmoddi4+0x98>
   847c8:	19e4      	adds	r4, r4, r7
   847ca:	f100 32ff 	add.w	r2, r0, #4294967295
   847ce:	f080 810b 	bcs.w	849e8 <__udivmoddi4+0x2a4>
   847d2:	42a3      	cmp	r3, r4
   847d4:	f240 8108 	bls.w	849e8 <__udivmoddi4+0x2a4>
   847d8:	3802      	subs	r0, #2
   847da:	443c      	add	r4, r7
   847dc:	2100      	movs	r1, #0
   847de:	1ae4      	subs	r4, r4, r3
   847e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   847e4:	2d00      	cmp	r5, #0
   847e6:	d062      	beq.n	848ae <__udivmoddi4+0x16a>
   847e8:	2300      	movs	r3, #0
   847ea:	fa24 f40e 	lsr.w	r4, r4, lr
   847ee:	602c      	str	r4, [r5, #0]
   847f0:	606b      	str	r3, [r5, #4]
   847f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   847f6:	428b      	cmp	r3, r1
   847f8:	d907      	bls.n	8480a <__udivmoddi4+0xc6>
   847fa:	2d00      	cmp	r5, #0
   847fc:	d055      	beq.n	848aa <__udivmoddi4+0x166>
   847fe:	2100      	movs	r1, #0
   84800:	e885 0041 	stmia.w	r5, {r0, r6}
   84804:	4608      	mov	r0, r1
   84806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8480a:	fab3 f183 	clz	r1, r3
   8480e:	2900      	cmp	r1, #0
   84810:	f040 808f 	bne.w	84932 <__udivmoddi4+0x1ee>
   84814:	42b3      	cmp	r3, r6
   84816:	d302      	bcc.n	8481e <__udivmoddi4+0xda>
   84818:	4282      	cmp	r2, r0
   8481a:	f200 80fc 	bhi.w	84a16 <__udivmoddi4+0x2d2>
   8481e:	1a84      	subs	r4, r0, r2
   84820:	eb66 0603 	sbc.w	r6, r6, r3
   84824:	2001      	movs	r0, #1
   84826:	46b4      	mov	ip, r6
   84828:	2d00      	cmp	r5, #0
   8482a:	d040      	beq.n	848ae <__udivmoddi4+0x16a>
   8482c:	e885 1010 	stmia.w	r5, {r4, ip}
   84830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84834:	b912      	cbnz	r2, 8483c <__udivmoddi4+0xf8>
   84836:	2701      	movs	r7, #1
   84838:	fbb7 f7f2 	udiv	r7, r7, r2
   8483c:	fab7 fe87 	clz	lr, r7
   84840:	f1be 0f00 	cmp.w	lr, #0
   84844:	d135      	bne.n	848b2 <__udivmoddi4+0x16e>
   84846:	2101      	movs	r1, #1
   84848:	1bf6      	subs	r6, r6, r7
   8484a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8484e:	fa1f f887 	uxth.w	r8, r7
   84852:	fbb6 f2fc 	udiv	r2, r6, ip
   84856:	fb0c 6612 	mls	r6, ip, r2, r6
   8485a:	fb08 f002 	mul.w	r0, r8, r2
   8485e:	0c23      	lsrs	r3, r4, #16
   84860:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84864:	42b0      	cmp	r0, r6
   84866:	d907      	bls.n	84878 <__udivmoddi4+0x134>
   84868:	19f6      	adds	r6, r6, r7
   8486a:	f102 33ff 	add.w	r3, r2, #4294967295
   8486e:	d202      	bcs.n	84876 <__udivmoddi4+0x132>
   84870:	42b0      	cmp	r0, r6
   84872:	f200 80d2 	bhi.w	84a1a <__udivmoddi4+0x2d6>
   84876:	461a      	mov	r2, r3
   84878:	1a36      	subs	r6, r6, r0
   8487a:	fbb6 f0fc 	udiv	r0, r6, ip
   8487e:	fb0c 6610 	mls	r6, ip, r0, r6
   84882:	fb08 f800 	mul.w	r8, r8, r0
   84886:	b2a3      	uxth	r3, r4
   84888:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   8488c:	45a0      	cmp	r8, r4
   8488e:	d907      	bls.n	848a0 <__udivmoddi4+0x15c>
   84890:	19e4      	adds	r4, r4, r7
   84892:	f100 33ff 	add.w	r3, r0, #4294967295
   84896:	d202      	bcs.n	8489e <__udivmoddi4+0x15a>
   84898:	45a0      	cmp	r8, r4
   8489a:	f200 80b9 	bhi.w	84a10 <__udivmoddi4+0x2cc>
   8489e:	4618      	mov	r0, r3
   848a0:	eba4 0408 	sub.w	r4, r4, r8
   848a4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   848a8:	e79c      	b.n	847e4 <__udivmoddi4+0xa0>
   848aa:	4629      	mov	r1, r5
   848ac:	4628      	mov	r0, r5
   848ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   848b2:	fa07 f70e 	lsl.w	r7, r7, lr
   848b6:	f1ce 0320 	rsb	r3, lr, #32
   848ba:	fa26 f203 	lsr.w	r2, r6, r3
   848be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   848c2:	fbb2 f1fc 	udiv	r1, r2, ip
   848c6:	fa1f f887 	uxth.w	r8, r7
   848ca:	fb0c 2211 	mls	r2, ip, r1, r2
   848ce:	fa06 f60e 	lsl.w	r6, r6, lr
   848d2:	fa20 f303 	lsr.w	r3, r0, r3
   848d6:	fb01 f908 	mul.w	r9, r1, r8
   848da:	4333      	orrs	r3, r6
   848dc:	0c1e      	lsrs	r6, r3, #16
   848de:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   848e2:	45b1      	cmp	r9, r6
   848e4:	fa00 f40e 	lsl.w	r4, r0, lr
   848e8:	d909      	bls.n	848fe <__udivmoddi4+0x1ba>
   848ea:	19f6      	adds	r6, r6, r7
   848ec:	f101 32ff 	add.w	r2, r1, #4294967295
   848f0:	f080 808c 	bcs.w	84a0c <__udivmoddi4+0x2c8>
   848f4:	45b1      	cmp	r9, r6
   848f6:	f240 8089 	bls.w	84a0c <__udivmoddi4+0x2c8>
   848fa:	3902      	subs	r1, #2
   848fc:	443e      	add	r6, r7
   848fe:	eba6 0609 	sub.w	r6, r6, r9
   84902:	fbb6 f0fc 	udiv	r0, r6, ip
   84906:	fb0c 6210 	mls	r2, ip, r0, r6
   8490a:	fb00 f908 	mul.w	r9, r0, r8
   8490e:	b29e      	uxth	r6, r3
   84910:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84914:	45b1      	cmp	r9, r6
   84916:	d907      	bls.n	84928 <__udivmoddi4+0x1e4>
   84918:	19f6      	adds	r6, r6, r7
   8491a:	f100 33ff 	add.w	r3, r0, #4294967295
   8491e:	d271      	bcs.n	84a04 <__udivmoddi4+0x2c0>
   84920:	45b1      	cmp	r9, r6
   84922:	d96f      	bls.n	84a04 <__udivmoddi4+0x2c0>
   84924:	3802      	subs	r0, #2
   84926:	443e      	add	r6, r7
   84928:	eba6 0609 	sub.w	r6, r6, r9
   8492c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84930:	e78f      	b.n	84852 <__udivmoddi4+0x10e>
   84932:	f1c1 0720 	rsb	r7, r1, #32
   84936:	fa22 f807 	lsr.w	r8, r2, r7
   8493a:	408b      	lsls	r3, r1
   8493c:	ea48 0303 	orr.w	r3, r8, r3
   84940:	fa26 f407 	lsr.w	r4, r6, r7
   84944:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84948:	fbb4 f9fe 	udiv	r9, r4, lr
   8494c:	fa1f fc83 	uxth.w	ip, r3
   84950:	fb0e 4419 	mls	r4, lr, r9, r4
   84954:	408e      	lsls	r6, r1
   84956:	fa20 f807 	lsr.w	r8, r0, r7
   8495a:	fb09 fa0c 	mul.w	sl, r9, ip
   8495e:	ea48 0806 	orr.w	r8, r8, r6
   84962:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84966:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8496a:	45a2      	cmp	sl, r4
   8496c:	fa02 f201 	lsl.w	r2, r2, r1
   84970:	fa00 f601 	lsl.w	r6, r0, r1
   84974:	d908      	bls.n	84988 <__udivmoddi4+0x244>
   84976:	18e4      	adds	r4, r4, r3
   84978:	f109 30ff 	add.w	r0, r9, #4294967295
   8497c:	d244      	bcs.n	84a08 <__udivmoddi4+0x2c4>
   8497e:	45a2      	cmp	sl, r4
   84980:	d942      	bls.n	84a08 <__udivmoddi4+0x2c4>
   84982:	f1a9 0902 	sub.w	r9, r9, #2
   84986:	441c      	add	r4, r3
   84988:	eba4 040a 	sub.w	r4, r4, sl
   8498c:	fbb4 f0fe 	udiv	r0, r4, lr
   84990:	fb0e 4410 	mls	r4, lr, r0, r4
   84994:	fb00 fc0c 	mul.w	ip, r0, ip
   84998:	fa1f f888 	uxth.w	r8, r8
   8499c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   849a0:	45a4      	cmp	ip, r4
   849a2:	d907      	bls.n	849b4 <__udivmoddi4+0x270>
   849a4:	18e4      	adds	r4, r4, r3
   849a6:	f100 3eff 	add.w	lr, r0, #4294967295
   849aa:	d229      	bcs.n	84a00 <__udivmoddi4+0x2bc>
   849ac:	45a4      	cmp	ip, r4
   849ae:	d927      	bls.n	84a00 <__udivmoddi4+0x2bc>
   849b0:	3802      	subs	r0, #2
   849b2:	441c      	add	r4, r3
   849b4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   849b8:	fba0 8902 	umull	r8, r9, r0, r2
   849bc:	eba4 0c0c 	sub.w	ip, r4, ip
   849c0:	45cc      	cmp	ip, r9
   849c2:	46c2      	mov	sl, r8
   849c4:	46ce      	mov	lr, r9
   849c6:	d315      	bcc.n	849f4 <__udivmoddi4+0x2b0>
   849c8:	d012      	beq.n	849f0 <__udivmoddi4+0x2ac>
   849ca:	b155      	cbz	r5, 849e2 <__udivmoddi4+0x29e>
   849cc:	ebb6 030a 	subs.w	r3, r6, sl
   849d0:	eb6c 060e 	sbc.w	r6, ip, lr
   849d4:	fa06 f707 	lsl.w	r7, r6, r7
   849d8:	40cb      	lsrs	r3, r1
   849da:	431f      	orrs	r7, r3
   849dc:	40ce      	lsrs	r6, r1
   849de:	602f      	str	r7, [r5, #0]
   849e0:	606e      	str	r6, [r5, #4]
   849e2:	2100      	movs	r1, #0
   849e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   849e8:	4610      	mov	r0, r2
   849ea:	e6f7      	b.n	847dc <__udivmoddi4+0x98>
   849ec:	4689      	mov	r9, r1
   849ee:	e6de      	b.n	847ae <__udivmoddi4+0x6a>
   849f0:	4546      	cmp	r6, r8
   849f2:	d2ea      	bcs.n	849ca <__udivmoddi4+0x286>
   849f4:	ebb8 0a02 	subs.w	sl, r8, r2
   849f8:	eb69 0e03 	sbc.w	lr, r9, r3
   849fc:	3801      	subs	r0, #1
   849fe:	e7e4      	b.n	849ca <__udivmoddi4+0x286>
   84a00:	4670      	mov	r0, lr
   84a02:	e7d7      	b.n	849b4 <__udivmoddi4+0x270>
   84a04:	4618      	mov	r0, r3
   84a06:	e78f      	b.n	84928 <__udivmoddi4+0x1e4>
   84a08:	4681      	mov	r9, r0
   84a0a:	e7bd      	b.n	84988 <__udivmoddi4+0x244>
   84a0c:	4611      	mov	r1, r2
   84a0e:	e776      	b.n	848fe <__udivmoddi4+0x1ba>
   84a10:	3802      	subs	r0, #2
   84a12:	443c      	add	r4, r7
   84a14:	e744      	b.n	848a0 <__udivmoddi4+0x15c>
   84a16:	4608      	mov	r0, r1
   84a18:	e706      	b.n	84828 <__udivmoddi4+0xe4>
   84a1a:	3a02      	subs	r2, #2
   84a1c:	443e      	add	r6, r7
   84a1e:	e72b      	b.n	84878 <__udivmoddi4+0x134>

00084a20 <__aeabi_idiv0>:
   84a20:	4770      	bx	lr
   84a22:	bf00      	nop
   84a24:	00000001 	.word	0x00000001
   84a28:	00000002 	.word	0x00000002
   84a2c:	00000004 	.word	0x00000004
   84a30:	00000008 	.word	0x00000008
   84a34:	00000010 	.word	0x00000010
   84a38:	00000020 	.word	0x00000020
   84a3c:	00000040 	.word	0x00000040
   84a40:	00000080 	.word	0x00000080
   84a44:	00000100 	.word	0x00000100
   84a48:	00000200 	.word	0x00000200
   84a4c:	00000400 	.word	0x00000400
   84a50:	7466654c 	.word	0x7466654c
   84a54:	736c7550 	.word	0x736c7550
   84a58:	3a207365 	.word	0x3a207365
   84a5c:	5b232320 	.word	0x5b232320
   84a60:	235d6925 	.word	0x235d6925
   84a64:	00000a23 	.word	0x00000a23
   84a68:	68676952 	.word	0x68676952
   84a6c:	6c755074 	.word	0x6c755074
   84a70:	20736573 	.word	0x20736573
   84a74:	2323203a 	.word	0x2323203a
   84a78:	5d69255b 	.word	0x5d69255b
   84a7c:	000a2323 	.word	0x000a2323
   84a80:	4f525245 	.word	0x4f525245
   84a84:	6e203a52 	.word	0x6e203a52
   84a88:	6964206f 	.word	0x6964206f
   84a8c:	74636572 	.word	0x74636572
   84a90:	206e6f69 	.word	0x206e6f69
   84a94:	6c756f63 	.word	0x6c756f63
   84a98:	65622064 	.word	0x65622064
   84a9c:	74656620 	.word	0x74656620
   84aa0:	64656863 	.word	0x64656863
   84aa4:	6f726620 	.word	0x6f726620
   84aa8:	6874206d 	.word	0x6874206d
   84aac:	656c2065 	.word	0x656c2065
   84ab0:	6d207466 	.word	0x6d207466
   84ab4:	726f746f 	.word	0x726f746f
   84ab8:	74756220 	.word	0x74756220
   84abc:	6c757020 	.word	0x6c757020
   84ac0:	77206573 	.word	0x77206573
   84ac4:	73207361 	.word	0x73207361
   84ac8:	6c6c6974 	.word	0x6c6c6974
   84acc:	69727420 	.word	0x69727420
   84ad0:	72656767 	.word	0x72656767
   84ad4:	202e6465 	.word	0x202e6465
   84ad8:	6f636e45 	.word	0x6f636e45
   84adc:	20726564 	.word	0x20726564
   84ae0:	736c7570 	.word	0x736c7570
   84ae4:	61642065 	.word	0x61642065
   84ae8:	77206174 	.word	0x77206174
   84aec:	206c6c69 	.word	0x206c6c69
   84af0:	75206562 	.word	0x75206562
   84af4:	6c65726e 	.word	0x6c65726e
   84af8:	6c626169 	.word	0x6c626169
   84afc:	000a2e65 	.word	0x000a2e65
   84b00:	4f525245 	.word	0x4f525245
   84b04:	6e203a52 	.word	0x6e203a52
   84b08:	6964206f 	.word	0x6964206f
   84b0c:	74636572 	.word	0x74636572
   84b10:	206e6f69 	.word	0x206e6f69
   84b14:	6c756f63 	.word	0x6c756f63
   84b18:	65622064 	.word	0x65622064
   84b1c:	74656620 	.word	0x74656620
   84b20:	64656863 	.word	0x64656863
   84b24:	6f726620 	.word	0x6f726620
   84b28:	6874206d 	.word	0x6874206d
   84b2c:	69722065 	.word	0x69722065
   84b30:	20746867 	.word	0x20746867
   84b34:	6f746f6d 	.word	0x6f746f6d
   84b38:	75622072 	.word	0x75622072
   84b3c:	75702074 	.word	0x75702074
   84b40:	2065736c 	.word	0x2065736c
   84b44:	20736177 	.word	0x20736177
   84b48:	6c697473 	.word	0x6c697473
   84b4c:	7274206c 	.word	0x7274206c
   84b50:	65676769 	.word	0x65676769
   84b54:	2e646572 	.word	0x2e646572
   84b58:	636e4520 	.word	0x636e4520
   84b5c:	7265646f 	.word	0x7265646f
   84b60:	6c757020 	.word	0x6c757020
   84b64:	64206573 	.word	0x64206573
   84b68:	20617461 	.word	0x20617461
   84b6c:	6c6c6977 	.word	0x6c6c6977
   84b70:	20656220 	.word	0x20656220
   84b74:	65726e75 	.word	0x65726e75
   84b78:	6261696c 	.word	0x6261696c
   84b7c:	0a2e656c 	.word	0x0a2e656c
   84b80:	00000000 	.word	0x00000000
   84b84:	54204c52 	.word	0x54204c52
   84b88:	0a657572 	.word	0x0a657572
   84b8c:	00000000 	.word	0x00000000
   84b90:	46204c52 	.word	0x46204c52
   84b94:	65736c61 	.word	0x65736c61
   84b98:	0000000a 	.word	0x0000000a
   84b9c:	736e6f43 	.word	0x736e6f43
   84ba0:	20656c6f 	.word	0x20656c6f
   84ba4:	64616572 	.word	0x64616572
   84ba8:	00000a79 	.word	0x00000a79
   84bac:	3d3d3d3d 	.word	0x3d3d3d3d
   84bb0:	3d3d3d3d 	.word	0x3d3d3d3d
   84bb4:	3d3d3d3d 	.word	0x3d3d3d3d
   84bb8:	00000a3d 	.word	0x00000a3d

00084bbc <_global_impure_ptr>:
   84bbc:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   84bcc:	46454443 00000000 33323130 37363534     CDEF....01234567
   84bdc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84bec:	0000296c                                l)..

00084bf0 <blanks.7217>:
   84bf0:	20202020 20202020 20202020 20202020                     

00084c00 <zeroes.7218>:
   84c00:	30303030 30303030 30303030 30303030     0000000000000000
   84c10:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00084c20 <_ctype_>:
   84c20:	20202000 20202020 28282020 20282828     .         ((((( 
   84c30:	20202020 20202020 20202020 20202020                     
   84c40:	10108820 10101010 10101010 10101010      ...............
   84c50:	04040410 04040404 10040404 10101010     ................
   84c60:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84c70:	01010101 01010101 01010101 10101010     ................
   84c80:	42421010 42424242 02020202 02020202     ..BBBBBB........
   84c90:	02020202 02020202 02020202 10101010     ................
   84ca0:	00000020 00000000 00000000 00000000      ...............
	...

00084d24 <_init>:
   84d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d26:	bf00      	nop
   84d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84d2a:	bc08      	pop	{r3}
   84d2c:	469e      	mov	lr, r3
   84d2e:	4770      	bx	lr

00084d30 <__init_array_start>:
   84d30:	00082df9 	.word	0x00082df9

00084d34 <__frame_dummy_init_array_entry>:
   84d34:	00080119                                ....

00084d38 <_fini>:
   84d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d3a:	bf00      	nop
   84d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84d3e:	bc08      	pop	{r3}
   84d40:	469e      	mov	lr, r3
   84d42:	4770      	bx	lr

00084d44 <__fini_array_start>:
   84d44:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <_impure_ptr>:
20070134:	20070138                                8.. 

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__atexit_recursive_mutex>:
20070560:	20070cac                                ... 

20070564 <__global_locale>:
20070564:	00000043 00000000 00000000 00000000     C...............
	...
20070584:	00000043 00000000 00000000 00000000     C...............
	...
200705a4:	00000043 00000000 00000000 00000000     C...............
	...
200705c4:	00000043 00000000 00000000 00000000     C...............
	...
200705e4:	00000043 00000000 00000000 00000000     C...............
	...
20070604:	00000043 00000000 00000000 00000000     C...............
	...
20070624:	00000043 00000000 00000000 00000000     C...............
	...
20070644:	00084481 00083dcd 00000000 00084c20     .D...=...... L..
20070654:	00084c1c 00084b80 00084b80 00084b80     .L...K...K...K..
20070664:	00084b80 00084b80 00084b80 00084b80     .K...K...K...K..
20070674:	00084b80 00084b80 ffffffff ffffffff     .K...K..........
20070684:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706ac:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706d0 <__malloc_av_>:
	...
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 

20070ad8 <__malloc_sbrk_base>:
20070ad8:	ffffffff                                ....

20070adc <__malloc_trim_threshold>:
20070adc:	00020000                                ....
