make -C openlane user_project_wrapper
make[1]: Entering directory '/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane'
# user_project_wrapper
mkdir -p ./user_project_wrapper/runs/23_09_02_12_43 
rm -rf ./user_project_wrapper/runs/user_project_wrapper
ln -s $(realpath ./user_project_wrapper/runs/23_09_02_12_43) ./user_project_wrapper/runs/user_project_wrapper
docker run -it -v $(realpath /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/..):$(realpath /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/..) -v /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/dependencies/pdks:/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/dependencies/pdks -v /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/caravel:/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/caravel -v /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/dependencies/openlane_src:/openlane -v /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/mgmt_core_wrapper:/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/mgmt_core_wrapper -e PDK_ROOT=/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/dependencies/pdks -e PDK=sky130A -e MISMATCHES_OK=1 -e CARAVEL_ROOT=/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/caravel -e OPENLANE_RUN_TAG=23_09_02_12_43 -e MCW_ROOT=/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/mgmt_core_wrapper -u 1000:1000 \
	efabless/openlane:2022.11.19 sh -c "flow.tcl -design $(realpath ./user_project_wrapper) -save_path $(realpath ..) -save -tag 23_09_02_12_43 -overwrite -ignore_mismatches"
OpenLane cb59d1f84deb5cedbb5b0a3e3f3b4129a967c988
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[33m[WARNING]: OpenLane may not function properly: The version of open_pdks used in building the PDK does not match the version OpenLane was tested on (installed: 0059588eebfc704681dc2368bd1d33d96281d10f, tested: 3af133706e554a740cfe60f21e773d9eaa41838c)
This may introduce some issues. You may want to re-install the PDK by invoking `make pdk`.[39m
[36m[INFO]: Using configuration in '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/config.json'...[39m
[36m[INFO]: PDK Root: /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/dependencies/pdks[39m
[36m[INFO]: Process Design Kit: sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Run Directory: /home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43[39m
[36m[INFO]: Preparing LEF files for the nom corner...[39m
[36m[INFO]: Preparing LEF files for the min corner...[39m
[36m[INFO]: Preparing LEF files for the max corner...[39m
[STEP 1]
[36m[INFO]: Running Synthesis (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/synthesis/1-synthesis.log)...[39m
[STEP 2]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/synthesis/2-sta.log)...[39m
[36m[INFO]: Creating a netlist with power/ground pins.[39m
[STEP 3]
[36m[INFO]: Running Initial Floorplanning (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/floorplan/3-initial_fp.log)...[39m
[36m[INFO]: Floorplanned with width 2908.58 and height 3497.92.[39m
[STEP 4]
[36m[INFO]: Running IO Placement...[39m
[36m[INFO]: Applying DEF template...[39m
[STEP 5]
[36m[INFO]: Performing Manual Macro Placement (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/placement/5-macro_placement.log)...[39m
[36m[INFO]: Power planning with power {vccd1 vccd2 vdda1 vdda2} and ground {vssd1 vssd2 vssa1 vssa2}...[39m
[STEP 6]
[36m[INFO]: Generating PDN (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/floorplan/6-pdn.log)...[39m
[STEP 7]
[36m[INFO]: Performing Random Global Placement (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/placement/7-global.log)...[39m
[36m[INFO]: Skipping Placement Resizer Design Optimizations.[39m
[STEP 8]
[36m[INFO]: Running Detailed Placement (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/placement/8-detailed.log)...[39m
[36m[INFO]: Skipping Placement Resizer Timing Optimizations.[39m
[STEP 9]
[36m[INFO]: Running Global Routing Resizer Timing Optimizations (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/9-resizer.log)...[39m
[STEP 10]
[36m[INFO]: Running Detailed Placement (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/10-diode_legalization.log)...[39m
[STEP 11]
[36m[INFO]: Running Global Routing (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/11-global.log)...[39m
[STEP 12]
[36m[INFO]: Writing Verilog (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/11-global_write_netlist.log)...[39m
[STEP 13]
[36m[INFO]: Running Detailed Routing (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/13-detailed.log)...[39m
[36m[INFO]: No DRC violations after detailed routing.[39m
[STEP 14]
[36m[INFO]: Checking Wire Lengths (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/routing/14-wire_lengths.log)...[39m
[STEP 15]
[36m[INFO]: Running SPEF Extraction at the min process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/15-parasitics_extraction.min.log)...[39m
[STEP 16]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/16-rcx_mcsta.min.log)...[39m
[STEP 17]
[36m[INFO]: Running SPEF Extraction at the max process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/17-parasitics_extraction.max.log)...[39m
[STEP 18]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/18-rcx_mcsta.max.log)...[39m
[STEP 19]
[36m[INFO]: Running SPEF Extraction at the nom process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/19-parasitics_extraction.nom.log)...[39m
[STEP 20]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/20-rcx_mcsta.nom.log)...[39m
[STEP 21]
[36m[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/21-rcx_sta.log)...[39m
[STEP 22]
[36m[INFO]: Creating IR Drop Report (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/22-irdrop.log)...[39m
[STEP 23]
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDSII with Magic (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/23-gdsii.log)...[39m
[36m[INFO]: Generating MAGLEF views...[39m
[STEP 24]
[36m[INFO]: Streaming out GDSII with KLayout (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/24-gdsii-klayout.log)...[39m
[STEP 25]
[36m[INFO]: Running XOR on the layouts using KLayout (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/25-xor.log)...[39m
[STEP 26]
[36m[INFO]: Running Magic Spice Export from LEF (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/26-spice.log)...[39m
[STEP 27]
[36m[INFO]: Writing Powered Verilog (logs: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/27-write_powered_def.log, ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/27-write_powered_verilog.log)...[39m
[STEP 28]
[36m[INFO]: Writing Verilog (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/27-write_powered_verilog.log)...[39m
[STEP 29]
[36m[INFO]: Running LVS (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/29-lvs.lef.log)...[39m
[STEP 30]
[36m[INFO]: Running Magic DRC (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/30-drc.log)...[39m
[36m[INFO]: Converting Magic DRC database to various tool-readable formats...[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[STEP 31]
[36m[INFO]: Running OpenROAD Antenna Rule Checker (log: ../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/logs/signoff/31-antenna.log)...[39m
[36m[INFO]: Saving current set of views in '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/results/final'...[39m
[36m[INFO]: Saving current set of views in '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project'...[39m
[36m[INFO]: Saving runtime environment...[39m
[36m[INFO]: Generating final set of reports...[39m
[36m[INFO]: Created manufacturability report at '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/manufacturability.rpt'.[39m
[36m[INFO]: Created metrics report at '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/metrics.csv'.[39m
[33m[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/signoff/21-rcx_sta.slew.rpt'.[39m
[33m[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/signoff/21-rcx_sta.slew.rpt'.[39m
[36m[INFO]: There are no hold violations in the design at the typical corner.[39m
[36m[INFO]: There are no setup violations in the design at the typical corner.[39m
[32m[SUCCESS]: Flow complete.[39m
[36m[INFO]: Note that the following warnings have been generated:[39m
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/signoff/21-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane/user_project_wrapper/runs/23_09_02_12_43/reports/signoff/21-rcx_sta.slew.rpt'.

make[1]: Leaving directory '/home/tonyho/workspace/debug/d3_caravel_user_project/caravel_user_project/openlane'
