[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Assignment02.ALUOp",
    "definition":{
      "OR":3,
      "ADD":0,
      "SUB":1,
      "SRL":6,
      "XOR":4,
      "SRA":7,
      "SLL":5,
      "SLTU":9,
      "PASSB":10,
      "AND":2,
      "SLT":8
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ALU.ALU.io_operation",
    "enumTypeName":"Assignment02.ALUOp"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated-src"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_result",
    "sources":[
      "~ALU|ALU>io_operation",
      "~ALU|ALU>io_operandA",
      "~ALU|ALU>io_operandB"
    ]
  }
]