Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Apr 25 11:11:26 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_control_sets -verbose -file pid_vco_wrapper_control_sets_placed.rpt
| Design       : pid_vco_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |   185 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             539 |          157 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |             250 |           85 |
| Yes          | No                    | No                     |             397 |           81 |
| Yes          | No                    | Yes                    |             316 |          100 |
| Yes          | Yes                   | No                     |             292 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                     Enable Signal                                                                    |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                      | ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0                                                                           |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                 |                1 |              2 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                 |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                 |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                 |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                 |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  processing_system7_0/inst/FCLK_CLK0    | proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                   | proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                 |                5 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                 |                5 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                 |                4 |             13 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_2_n_0                                                                                          | red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0                                                                     |                2 |             13 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/pid_out_s[12]_i_1_n_0                                                                                    | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                3 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/E[0]                                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/E[0]                                                                                                                 | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dac1_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                6 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dac1_offset/U0/add_constHandComm/E[0]                                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                 |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                 |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/E[0]                                                                                                                   | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                   | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                6 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_kp/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_setpoint/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                               | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | dds_offset/U0/add_constLogic/data_en_o                                                                                                               |                                                                                                                                 |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | dac1_offset/U0/add_constLogic/data_en_o                                                                                                              |                                                                                                                                 |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | dds_nco/U0/nco_inst1/wave_en_o                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | twoInMult_dds_ampl/U0/data_en_o                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_setpoint/U0/add_constHandComm/E[0]                                                                                                               | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_range/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                6 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_kp/U0/add_constHandComm/E[0]                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_ki/U0/add_constHandComm/E[0]                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_ki/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_kd/U0/add_constHandComm/E[0]                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | pid_kd/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                8 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_range/U0/add_constHandComm/E[0]                                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                 |                3 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                   |                6 |             18 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                   |               10 |             27 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_en_o                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                8 |             28 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o |                                                                                                                                                      |                                                                                                                                 |               11 |             29 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_f0/U0/add_constHandComm/E[0]                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_off_s_reg[0][0]                                                                                                           | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                6 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/E[0]                                                                                                                          | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |               11 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_step_s_reg[0][0]                                                                                                          | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                8 |             32 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                      | dds_nco/U0/nco_inst1/counter_s[0]_i_1_n_0                                                                                       |                8 |             32 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | twoInMult_dds_range/U0/data_en_o                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_f0/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |               20 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                 |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                 |                9 |             35 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | ltc2145_0/U0/ltc2145_capture_inst/data_b_en_o                                                                                                        | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |               12 |             42 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                 |                8 |             43 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                 |                7 |             43 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                 |                8 |             43 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                 |                8 |             43 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                 |                6 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                 |                7 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             57 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                         |               44 |            123 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                      |                                                                                                                                 |               77 |            181 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                      |                                                                                                                                 |               76 |            374 |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     8 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 12     |                     2 |
| 13     |                     3 |
| 14     |                    24 |
| 16+    |                    25 |
+--------+-----------------------+


