INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
