{
  "jobPostingInfo": {
    "id": "ddf5bd0d8fa21001ad1c389c53b70000",
    "title": "Senior FPGA Engineer - Project Discovery",
    "jobDescription": "<h1><b>Job Details</b></h1><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">New ideas are all around us, but only a few will change the world. That’s our focus at JPL. We ask the biggest questions, then search the universe for answers—literally. We build upon ideas that have guided generations, then share our discoveries to inspire generations to come. Your mission—your opportunity—is to seek out the answers that bring us one step closer. If you’re driven to discover, create, and inspire something that lasts a lifetime and beyond, you’re ready for JPL.</p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">Located in Pasadena, California, JPL has a campus-like environment situated on 177 acres in the foothills of the San Gabriel Mountains and offers a work environment unlike any other: we inspire passion, foster innovation, build collaboration, and reward excellence.</p><p style=\"text-align:inherit\"></p><p style=\"text-align:inherit\"></p><p>Formed in 1936, the NASA Jet Propulsion Laboratory is a federally funded research and development center managed for NASA by the California Institute of Technology (Caltech.) JPL joined NASA as an FFRDC when the agency was founded in 1958.<br /> <br />JPL helped open the Space Age by developing America’s first Earth-orbiting science satellite, creating the first successful interplanetary spacecraft, and sending robotic missions to the solar system.<br /> <br />Today JPL continues its world-leading innovation, implementing programs in planetary exploration, Earth science, space-based astronomy and technology development while applying its capabilities to technical and scientific problems of national significance.<br /> <br />Above all, we are explorers. At JPL we promote collaboration, innovation, integrity, and excellence in distinct academic areas. We turn ideas for science investigation into the reality of groundbreaking space missions, partnering with our strategic business teams to guide JPL into the future.</p><p></p><p><b>Project Discovery Reentry Program Description</b></p><p></p><p>JPL understands that we all have different life and career journeys, and we invite you to make us your next step. The Project Discovery reentry program marks the next milestone of inclusivity at JPL as a commitment to equitable career development and advancement opportunities. If you have taken a career break and are ready to return to work – this program is for you!</p><p></p><p>JPL and Project Discovery are part of the STEM Reentry Task Force, the groundbreaking career reentry initiative co-led by the Society of Women Engineers and iRelaunch.</p><p></p><p>The JPL Project Discovery Re-Entry program is looking for talented professionals who are looking to restart their careers after an absence from the workforce for one or more years. This paid one-year returnship role will enable you to work on projects that match your expertise, interests and abilities and could lead to full-time employment. During the returnship program you will have the opportunity to update your skills in a contemporary work environment. You will have access to the latest tools and technologies available and work alongside multidisciplinary teams to hone your expertise and deliver on client-critical solutions. You’ll be able to experience the breadth of JPL resources while developing new skills and building new relationships.</p><p></p><p><b>Note: As a temporary position, this assignment may last up to 12-months.  However, please note that you are not under any employment contract and your temporary employment status can be terminated at any time, with or without notice. </b></p><p></p><p></p><p><b>Responsibilities:</b></p><p></p><p>We are looking for an experienced <b>FPGA Engineer IV/ Senior FPGA Engineer</b> to join our Instrument Embedded Systems Group in the Instrument Electronics and Software Section. This group bridges the gap between instrument hardware and software and provides world-class expertise in spaceflight FPGA design.</p><p></p><p>As an<b> FPGA Engineer IV </b><b><b>/Sen</b>ior FPGA Designer,</b> you will lead the planning and execution of highly sophisticated and unique electronics systems with Laboratory wide impact.</p><p></p><p><b>Specific responsibilities will include:</b></p><ul><li><p>Design FPGAs for spaceflight applications such as instrument command and data handling, instrument subsystem control, onboard data reduction, and working with microprocessors and single-board computers.</p></li><li><p><b>Guide teams of FPGA, hardware, and software engineers through all phases of instrument computational system development, including initial requirements capture, design definition, implementation, testing, formal V&amp;V, delivery, and maintenance.</b></p></li><li><p><b>Lead small teams</b> to develop and test FPGAs in a mixed hardware/software environment and deliver the product to the next level of integration.</p></li><li><p>Follow the JPL FPGA development process and associated assurance process for planning, development, verification, and delivery of spaceflight FPGA products.</p></li></ul><p></p><p><b>Qualifications:</b></p><ul><li><p>Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field with a minimum of 9 years of related experience; or a Master’s degree in similar subject areas with a minimum of 7 years of related experience; or a PhD in similar subject areas with a minimum of 5 years of related experience</p></li><li><p>Broad ranging experience and extensive knowledge in the following areas: digital systems, embedded systems, FPGA development, implementation of data processing and control architectures in a mixed hardware/software environment</p></li><li><p><b>Extensive experience designing and/or verifying FPGAs for high reliability applications (spaceflight applications strongly preferred but other applications considered)</b></p></li><li><p><b>Extensive experience with SystemVerilog, Verilog, VHDL.</b></p></li><li><p><b>Experience with SystemVerilog (all new designs will require SystemVerilog)</b></p></li></ul><p></p><p><b>Preferred Skills:</b></p><ul><li><p><b>Experience with Xilinx Kintex UltraScale FPGAs</b></p></li><li><p>Experience with Microsemi RTG4, RTProASIC3, and/or RTAX FPGAs</p></li><li><p>Experience with UVM, regression testing, and automated testing for FPGA verification</p></li><li><p>Thorough understanding of spaceflight instrument development and testing from component level to system level</p></li><li><p>Broad knowledge of industry practices and standards across a range of applications related to systems engineering, hardware engineering, and software engineering.</p></li></ul><p></p><p></p><p style=\"text-align:inherit\"></p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">JPL has a catalog of benefits and perks that span from the traditional to the unique. This includes a variety of health, dental, vision, wellbeing, and retirement plans, paid time off, learning, rideshare, childcare, flexible schedule, parental leave and many more. Our focus is on work-life balance, and living healthy, fulfilling lives as we Dare Mighty Things Together. For benefits eligible positions, benefits are effective the first day of the month coincident with or immediately following the employee’s start date.</p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">For further benefits information click <a target=\"_blank\" href=\"https://www.jpl.jobs/benefits-perks\">Benefits and Perks</a></p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\"><span>The hiring range displayed below is specifically for those who will work in or reside in the location listed. In extending an offer, Jet Propulsion Laboratory considers factors including, but not limited to, the candidate’s job related skills, experience, knowledge, and relevant education/training. Hiring range for this job may be adjusted based on primary work location outside of Pasadena, California. This adjusted range will be provided to candidates by the Recruiter when applicable.</span></p><p style=\"text-align:inherit\"></p><p><span>The typical full time equivalent annual hiring range for this job in Pasadena, California.</span></p><p></p>$143,936 - $180,960<p style=\"text-align:inherit\"></p><p style=\"text-align:left\">JPL is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to sex, race, color, religion, national origin, citizenship, ancestry, age, marital status, physical or mental disability, medical condition, genetic information, pregnancy or perceived pregnancy, gender, gender identity, gender expression, sexual orientation, protected military or veteran status or any other characteristic or condition protected by Federal, state or local law.</p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">In addition, JPL is a VEVRAA Federal Contractor.</p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\"><a href=\"https://www.dol.gov/agencies/ofccp/posters\" target=\"_blank\">EEO is the Law.</a></p><p style=\"text-align:left\"><a href=\"https://www.dol.gov/sites/dolgov/files/ofccp/regs/compliance/posters/pdf/OFCCP_EEO_Supplement_Final_JRF_QA_508c.pdf\" target=\"_blank\">EEO is the Law Supplement</a></p><p style=\"text-align:left\"><a href=\"https://www.dol.gov/sites/dolgov/files/ofccp/pdf/pay-transp_English_unformattedESQA508c.pdf\" target=\"_blank\">Pay Transparency Nondiscrimination Provision</a></p><p style=\"text-align:inherit\"></p><p style=\"text-align:left\">The Jet Propulsion Laboratory is a federal facility. Due to rules imposed by NASA, JPL will not accept applications from citizens of designated countries or those born in a designated country unless they are Legal Permanent Residents of the U.S or have other protected status under 8 U.S.C. 1324b(a)(3). The Designated Countries List is available <a href=\"https://www.nasa.gov/sites/default/files/atoms/files/designated_country_list_8-16-2019_tagged_0.pdf\" target=\"_blank\">here.</a></p><p style=\"text-align:inherit\"></p>",
    "location": "JPL Campus",
    "postedOn": "Posted 30+ Days Ago",
    "startDate": "2023-02-07",
    "timeType": "Full time",
    "jobReqId": "R3662",
    "jobPostingId": "Senior-FPGA-Engineer---Project-Discovery_R3662",
    "country": {
      "descriptor": "United States of America",
      "id": "bc33aa3152ec42d4995f4791a106ed09"
    },
    "canApply": true,
    "posted": true,
    "includeResumeParsing": true,
    "jobRequisitionLocation": {
      "descriptor": "JPL Campus",
      "country": {
        "descriptor": "United States of America"
      }
    },
    "externalUrl": "https://citjpl.wd5.myworkdayjobs.com/Jobs/job/JPL-Campus/Senior-FPGA-Engineer---Project-Discovery_R3662"
  },
  "hiringOrganization": {
    "name": "California Institute Of Technology Jet Propulsion Laboratory",
    "url": "https://www.jpl.nasa.gov/"
  },
  "similarJobs": [
    {
      "title": "Principal FPGA Engineer - IV",
      "externalPath": "/job/JPL-Campus/Principal-FPGA-Engineer---IV_R2728",
      "timeType": "Full time",
      "locationsText": "JPL Campus",
      "postedOn": "Posted 30+ Days Ago",
      "startDate": "2022-12-22"
    },
    {
      "title": "FPGA Verification Engineer IV",
      "externalPath": "/job/JPL-Campus/FPGA-Verification-Engineer-IV_R3137",
      "timeType": "Full time",
      "locationsText": "JPL Campus",
      "postedOn": "Posted 30+ Days Ago",
      "startDate": "2022-12-22"
    }
  ],
  "userAuthenticated": true
}
