irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Nov 25, 2024 at 22:41:21 CST
irun
	/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv
	+incdir+/home/WangYanTing/there-is-no-bug-in-this-repo/./src+/home/WangYanTing/there-is-no-bug-in-this-repo/./src/AXI+/home/WangYanTing/there-is-no-bug-in-this-repo/./include+/home/WangYanTing/there-is-no-bug-in-this-repo/./sim
	+define+prog0+FSDB
	+define+CYCLE=5.0
	+define+CYCLE2=50.0
	+define+MAX=30000000
	+access+r
	+nc64bit
	+prog_path=/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/prog0
	+rdcycle=1
	+notimingcheck

   User defined plus("+") options:
	+prog_path=/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/prog0
	+rdcycle=1

Recompiling... reason: file '../src/top.sv' is newer than expected.
	expected: Mon Nov 25 22:27:45 2024
	actual:   Mon Nov 25 22:34:09 2024
file: /home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv
`define CYCLE 5.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv,3|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define CYCLE2 50.0 // Cycle time for WDT
                                         |
ncvlog: *W,MACNDF (/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv,4|41): The text macro 'CYCLE2' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 6000000 // Max cycle number
                                       |
ncvlog: *W,MACNDF (/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv,5|39): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.CSR:sv
		errors: 0, warnings: 0
	module worklib.SRAM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.WriteResp:sv
		errors: 0, warnings: 0
    integer [3:0]               i;
                |
ncvlog: *W,INTRNG (/home/WangYanTing/there-is-no-bug-in-this-repo/./src/DMA.sv,84|16): Range specification on integer declaration ignored.
(`include file: /home/WangYanTing/there-is-no-bug-in-this-repo/./src/DMA.sv line 84, `include file: /home/WangYanTing/there-is-no-bug-in-this-repo/./src/DMA_wrapper.sv line 8, `include file: /home/WangYanTing/there-is-no-bug-in-this-repo/./src/top.sv line 5, file: /home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv line 13)
	module worklib.top:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv,108|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/WangYanTing/there-is-no-bug-in-this-repo/./sim/top_tb.sv,125|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/WangYanTing/there-is-no-bug-in-this-repo/./src/AXI given but not used.
ncvlog: *W,SPDUSD: Include directory /home/WangYanTing/there-is-no-bug-in-this-repo/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 5
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
IFID_reg IFID_pipe(
                 |
ncelab: *W,CUVWSI (../src/CPU.sv,180|17): 1 input port was not connected:
ncelab: (../src/IFID_reg.sv,11): CSR_reset

    DMA DMA_inst(
               |
ncelab: *W,CUVWSP (../src/DMA_wrapper.sv,137|15): 1 output port was not connected:
ncelab: (../src/DMA.sv,17): DMA_interrupt

	Top level design units:
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    $readmemh({prog_path, "/rom0.hex"}, i_ROM.Memory_byte0);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,112|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom1.hex"}, i_ROM.Memory_byte1);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,113|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom2.hex"}, i_ROM.Memory_byte2);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,114|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom3.hex"}, i_ROM.Memory_byte3);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,115|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram0.hex"}, i_DRAM.Memory_byte0);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,116|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram1.hex"}, i_DRAM.Memory_byte1);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,117|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram2.hex"}, i_DRAM.Memory_byte2);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,118|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram3.hex"}, i_DRAM.Memory_byte3);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,119|59): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: ..................
                case (reg_AWAddr[15:0])
                               |
ncelab: *W,BNDWRN (../src/DMA_slave.sv,208|31): Bit-select or part-select index out of declared bounds.
.
                case (reg_AWAddr[15:0])
                               |
ncelab: *W,BNDWRN (../src/WDT_wrapper.sv,215|31): Bit-select or part-select index out of declared bounds.
. Done
	Generating native compiled code:
		worklib.ALU:sv <0x555cb559>
			streams:   1, words:  9225
		worklib.ALUCtrl:sv <0x59e7ebb5>
			streams:   1, words:  3799
		worklib.ALU_f:sv <0x15ea7027>
			streams:   2, words: 15258
		worklib.AXI:sv <0x0f771930>
			streams: 148, words: 53844
		worklib.Adder:sv <0x4d15b90f>
			streams:   1, words:   221
		worklib.Arbiter:sv <0x47c5d86c>
			streams:   6, words:  7152
		worklib.BranchCtrl:sv <0x4db70e89>
			streams:   1, words:   853
		worklib.CPU:sv <0x31f4607e>
			streams:  11, words:  2290
		worklib.CPU_wrapper:sv <0x037c00c5>
			streams:  59, words: 18246
		worklib.CSR:sv <0x754edda6>
			streams:  56, words: 39501
		worklib.ControlUnit:sv <0x3b255d90>
			streams:   1, words: 22308
		worklib.DMA:sv <0x6f3fbfd3>
			streams:  36, words: 29428
		worklib.DMA_slave:sv <0x122f8526>
			streams:  33, words: 12605
		worklib.DMA_wrapper:sv <0x7b4703f0>
			streams:  37, words: 12924
		worklib.DRAM:sv <0x0d6d81d1>
			streams:  46, words: 35731
		worklib.DRAM_wrapper:sv <0x76fc8f17>
			streams:  26, words: 20378
		worklib.Decoder:sv <0x24321c6c>
			streams:   1, words:  5594
		worklib.EXEMEM_reg:sv <0x792e4ac5>
			streams:  16, words: 10694
		worklib.ForwardingUnit:sv <0x08ab30d9>
			streams:   4, words:  2511
		worklib.HazardDetectUnit:sv <0x19b1acf9>
			streams:   2, words:  2204
		worklib.IDEXE_reg:sv <0x27f06c68>
			streams:   5, words: 13414
		worklib.IFID_reg:sv <0x2717a8f1>
			streams:   4, words:  2072
		worklib.ImmGen:sv <0x3b890e29>
			streams:   1, words:  2484
		worklib.MEMWB_reg:sv <0x73ee4e0a>
			streams:   6, words:  4140
		worklib.Master:sv <0x0f26a7af>
			streams:  14, words: 13963
		worklib.Mux2to1:sv <0x2c6ae757>
			streams:   1, words:   234
		worklib.Mux2to1:sv <0x7ff0bcd3>
			streams:   1, words:   234
		worklib.Mux3to1:sv <0x0f033f1b>
			streams:   1, words:   322
		worklib.Mux3to1:sv <0x3aee8948>
			streams:   1, words:   322
		worklib.Program_counter:sv <0x3947269d>
			streams:   2, words:   813
		worklib.ROM:v <0x058e1b63>
			streams:   3, words:  1511
		worklib.ROM_wrapper:sv <0x74b6c8ae>
			streams:  34, words: 13998
		worklib.ReadAddr:sv <0x644fb050>
			streams:  24, words: 10747
		worklib.ReadData:sv <0x56667e89>
			streams:  14, words: 22289
		worklib.Regfile:sv <0x1ca0ed26>
			streams:   5, words:  9893
		worklib.Regfile_f:sv <0x52296e64>
			streams:   5, words:  9857
		worklib.SRAM_wrapper:sv <0x7636f662>
			streams:  20, words: 15239
		worklib.TS1N16ADFPCLLLVTA512X45M4SWSHOD:sv <0x0bf41595>
			streams: 122, words: 122457
		worklib.TS1N16ADFPCLLLVTA512X45M4SWSHOD:sv <0x5a2fc1af>
			streams: 122, words: 122457
		worklib.WDT:sv <0x79bc2da9>
			streams:  19, words:  6245
		worklib.WDT_wrapper:sv <0x25315c6b>
			streams:  33, words: 12701
		worklib.WriteAddr:sv <0x663fca7a>
			streams:  24, words: 11256
		worklib.WriteData:sv <0x2e8da985>
			streams:  19, words: 18720
		worklib.WriteResp:sv <0x1fd23711>
			streams:  10, words: 18552
		worklib.top:sv <0x616b1200>
			streams: 501, words: 111348
		worklib.top_tb:sv <0x1a38b8db>
			streams:  29, words: 37602
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 59      43
		Primitives:             242       2
		Timing outputs:          66      65
		Registers:             1490    1269
		Scalar wires:           808       -
		Expanded wires:         292      14
		Vectored wires:        1022       -
		Named events:             5       5
		Always blocks:          345     233
		Initial blocks:           9       8
		Cont. assignments:      170     249
		Pseudo assignments:     816     814
		Timing checks:          752       -
		Assertions:               5       5
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Simulation interrupted at 7727857501 PS + 0
ncsim> quit
TOOL:	irun(64)	15.20-s084: Exiting on Nov 25, 2024 at 22:42:57 CST  (total: 00:01:36)
