package cgra.fabric
import chisel3._
import chisel3.util._
class VectorPort_Hw extends Module{
  val io = IO(new Bundle{

  })
}
