Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VGA_Controller_behav xil_defaultlib.VGA_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-9334] readline() is called past the end of file 'read_file' [C:/Users/Madalin/OneDrive/SSC/VGA-Project/VGA-Project.srcs/sources_1/new/Img_Memory.vhd:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Frequency_Divider [frequency_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.Counters [\Counters(horizontal=800,vertica...]
Compiling architecture behavioral of entity xil_defaultlib.Comparators [\Comparators(h_min_addressable=1...]
Compiling architecture behavioral of entity xil_defaultlib.Img_Memory [img_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller
Built simulation snapshot VGA_Controller_behav
