set_property SRC_FILE_INFO {cfile:{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_serial/Skinny_128_128_serial.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc} rfile:../../../../../Skinny_128_128_serial.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports clk]
