{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79963,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000370873,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000519291,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000169496,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000519291,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 15.0144,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 54,
	"finish__design__instance__area__class:timing_repair_buffer": 384.118,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 43.792,
	"finish__design__instance__count__class:sequential_cell": 7,
	"finish__design__instance__area__class:sequential_cell": 182.675,
	"finish__design__instance__count__class:multi_input_combinational_cell": 104,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1104.81,
	"finish__design__instance__count": 183,
	"finish__design__instance__area": 1775.45,
	"finish__timing__setup__tns": -1.44994,
	"finish__timing__setup__ws": -0.300315,
	"finish__clock__skew__setup": 0.00249531,
	"finish__clock__skew__hold": 0.00249531,
	"finish__timing__drv__max_slew_limit": 0.706843,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.861862,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 6,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00120811,
	"finish__power__switching__total": 0.00106613,
	"finish__power__leakage__total": 8.0376e-10,
	"finish__power__total": 0.00227424,
	"finish__design__io": 21,
	"finish__design__die__area": 4735.5,
	"finish__design__core__area": 4143.97,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 1838.01,
	"finish__design__instance__count__stdcell": 233,
	"finish__design__instance__area__stdcell": 1838.01,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.443539,
	"finish__design__instance__utilization__stdcell": 0.443539,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3312,
	"finish__design__sites:unithd": 3312,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}