<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696577568672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696577568697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 00:32:48 2023 " "Processing started: Fri Oct 06 00:32:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696577568697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577568697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577568697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696577569684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696577569684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "photoSensor.sv(53) " "Verilog HDL information at photoSensor.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696577582224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "photosensor.sv 2 2 " "Found 2 design units, including 2 entities, in source file photosensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 photoSensor " "Found entity 1: photoSensor" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582232 ""} { "Info" "ISGN_ENTITY_NAME" "2 PhotoSensor_tb " "Found entity 2: PhotoSensor_tb" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577582232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enter_exit_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file enter_exit_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enter_exit_handler " "Found entity 1: enter_exit_handler" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/enter_exit_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582240 ""} { "Info" "ISGN_ENTITY_NAME" "2 enter_exit_handler_tb " "Found entity 2: enter_exit_handler_tb" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/enter_exit_handler.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577582240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577582248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577582248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696577582256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577582256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "photoSensor " "Elaborating entity \"photoSensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696577582336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enter_exit_handler enter_exit_handler:dut " "Elaborating entity \"enter_exit_handler\" for hierarchy \"enter_exit_handler:dut\"" {  } { { "photoSensor.sv" "dut" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696577582376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696577583515 "|photoSensor|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696577583515 "|photoSensor|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "photoSensor.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696577583515 "|photoSensor|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696577583515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696577583677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577584277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696577584526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696577584526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696577584615 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696577584615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696577584615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696577584615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696577584639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 00:33:04 2023 " "Processing ended: Fri Oct 06 00:33:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696577584639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696577584639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696577584639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696577584639 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696574450867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696574450869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 23:40:50 2023 " "Processing started: Thu Oct 05 23:40:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696574450869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696574450869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696574450869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696574451490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696574451490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462335 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_tb " "Found entity 2: counter_tb" {  } { { "counter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/counter.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696574462335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardetection.sv 2 2 " "Found 2 design units, including 2 entities, in source file cardetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carDetection " "Found entity 1: carDetection" {  } { { "carDetection.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carDetection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462335 ""} { "Info" "ISGN_ENTITY_NAME" "2 carDetection_tb " "Found entity 2: carDetection_tb" {  } { { "carDetection.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carDetection.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696574462335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file carcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carCounter " "Found entity 1: carCounter" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462350 ""} { "Info" "ISGN_ENTITY_NAME" "2 carCounter_tb " "Found entity 2: carCounter_tb" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696574462350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parkinglotoccupancy.sv 2 2 " "Found 2 design units, including 2 entities, in source file parkinglotoccupancy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parkingLotOccupancy " "Found entity 1: parkingLotOccupancy" {  } { { "parkingLotOccupancy.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/parkingLotOccupancy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462350 ""} { "Info" "ISGN_ENTITY_NAME" "2 parkingLotOccupancy_tb " "Found entity 2: parkingLotOccupancy_tb" {  } { { "parkingLotOccupancy.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/parkingLotOccupancy.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574462350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696574462350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parkingLotOccupancy " "Elaborating entity \"parkingLotOccupancy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696574462397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carDetection carDetection:outerInner " "Elaborating entity \"carDetection\" for hierarchy \"carDetection:outerInner\"" {  } { { "parkingLotOccupancy.sv" "outerInner" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/parkingLotOccupancy.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574462413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carCounter carCounter:zeroSixteen " "Elaborating entity \"carCounter\" for hierarchy \"carCounter:zeroSixteen\"" {  } { { "parkingLotOccupancy.sv" "zeroSixteen" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/parkingLotOccupancy.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574462413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(132) " "Verilog HDL assignment warning at carCounter.sv(132): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(133) " "Verilog HDL assignment warning at carCounter.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(134) " "Verilog HDL assignment warning at carCounter.sv(134): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(135) " "Verilog HDL assignment warning at carCounter.sv(135): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(136) " "Verilog HDL assignment warning at carCounter.sv(136): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(137) " "Verilog HDL assignment warning at carCounter.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(138) " "Verilog HDL assignment warning at carCounter.sv(138): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(139) " "Verilog HDL assignment warning at carCounter.sv(139): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(140) " "Verilog HDL assignment warning at carCounter.sv(140): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(141) " "Verilog HDL assignment warning at carCounter.sv(141): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(142) " "Verilog HDL assignment warning at carCounter.sv(142): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(143) " "Verilog HDL assignment warning at carCounter.sv(143): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(144) " "Verilog HDL assignment warning at carCounter.sv(144): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(145) " "Verilog HDL assignment warning at carCounter.sv(145): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(146) " "Verilog HDL assignment warning at carCounter.sv(146): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(147) " "Verilog HDL assignment warning at carCounter.sv(147): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 carCounter.sv(148) " "Verilog HDL assignment warning at carCounter.sv(148): truncated value with size 32 to match size of target (5)" {  } { { "carCounter.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/carCounter.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696574462413 "|parkingLotOccupancy|carCounter:zeroSixteen"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696574462507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 23:41:02 2023 " "Processing ended: Thu Oct 05 23:41:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696574462507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696574462507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696574462507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696574462507 ""}
>>>>>>> af10525df4666732e1a9f035e57ffbcdb4fa08dc
