# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ricsv_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/ricsv_processor.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/ricsv_processor.v 
# -- Compiling module riscv_processor
# 
# Top level modules:
# 	riscv_processor
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/register_file.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/alu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/alu_control.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/datapath.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/control_unit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/parameter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/parameter.v 
# End time: 20:24:43 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/instruction_memory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:43 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 20:24:44 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/data_memory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:44 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 20:24:44 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/never/OneDrive/Desktop/riscv_processor {C:/Users/never/OneDrive/Desktop/riscv_processor/test_bench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:24:44 on Mar 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/never/OneDrive/Desktop/riscv_processor" C:/Users/never/OneDrive/Desktop/riscv_processor/test_bench.v 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 20:24:44 on Mar 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 20:24:44 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.test_bench(fast)
# Loading work.riscv_processor(fast)
# Loading work.datapath(fast)
# Loading work.instruction_memory(fast)
# Loading work.register_file(fast)
# Loading work.alu_control(fast)
# Loading work.alu(fast)
# Loading work.data_memory(fast)
# Loading work.control_unit(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/never/OneDrive/Desktop/riscv_processor/test_bench.v(9)
#    Time: 10 ns  Iteration: 0  Instance: /test_bench
# 1
# Break in Module test_bench at C:/Users/never/OneDrive/Desktop/riscv_processor/test_bench.v line 9
add wave -position insertpoint sim:/test_bench/uut/DU/*
add wave -position insertpoint sim:/test_bench/uut/control/*
run -all
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
# End time: 20:54:24 on Mar 03,2024, Elapsed time: 0:29:40
# Errors: 0, Warnings: 1
