
*** Running vivado
    with args -log Ultra96.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ultra96.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Ultra96.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top Ultra96 -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2578.414 ; gain = 3.965 ; free physical = 787 ; free virtual = 5368
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Ultra96' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/new/Ultra96.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UART_TEST_wrapper' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/hdl/UART_TEST_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_TEST' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:13]
INFO: [Synth 8-6157] synthesizing module 'UART_TEST_zynq_ultra_ps_e_0_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/synth_1/.Xil/Vivado-32476-bluewater03/realtime/UART_TEST_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_TEST_zynq_ultra_ps_e_0_0' (1#1) [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/synth_1/.Xil/Vivado-32476-bluewater03/realtime/UART_TEST_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awid' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awaddr' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awlen' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awsize' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awburst' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awlock' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awcache' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awprot' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awvalid' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_wdata' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_wstrb' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_wlast' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_wvalid' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_bready' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arid' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_araddr' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arlen' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arsize' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arburst' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arlock' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arcache' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arprot' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arvalid' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_rready' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_awqos' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'maxigp2_arqos' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'UART_TEST_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'UART_TEST_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 13 given [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:20]
INFO: [Synth 8-6155] done synthesizing module 'UART_TEST' (2#1) [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/synth/UART_TEST.v:13]
INFO: [Synth 8-6155] done synthesizing module 'UART_TEST_wrapper' (3#1) [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/hdl/UART_TEST_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ultra96' (4#1) [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/new/Ultra96.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.352 ; gain = 41.902 ; free physical = 840 ; free virtual = 5422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.195 ; gain = 56.746 ; free physical = 834 ; free virtual = 5416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.195 ; gain = 56.746 ; free physical = 834 ; free virtual = 5416
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.195 ; gain = 0.000 ; free physical = 828 ; free virtual = 5410
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:119]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:134]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:137]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'PS_DDR_CAA0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:257]
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Ultra96_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ultra96_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ultra96_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.914 ; gain = 0.000 ; free physical = 751 ; free virtual = 5333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.914 ; gain = 0.000 ; free physical = 751 ; free virtual = 5333
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2733.914 ; gain = 159.465 ; free physical = 812 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2733.914 ; gain = 159.465 ; free physical = 811 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UART_TEST_wrapper/UART_TEST_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2733.914 ; gain = 159.465 ; free physical = 811 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2733.914 ; gain = 159.465 ; free physical = 805 ; free virtual = 5388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2733.914 ; gain = 159.465 ; free physical = 791 ; free virtual = 5376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3258.289 ; gain = 683.840 ; free physical = 156 ; free virtual = 4742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3278.320 ; gain = 703.871 ; free physical = 175 ; free virtual = 4739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3279.328 ; gain = 704.879 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |UART_TEST_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |UART_TEST_zynq_ultra_ps_e_0 |     1|
|2     |LUT1                        |     1|
|3     |LUT2                        |     2|
|4     |LUT3                        |     2|
|5     |LUT4                        |     3|
|6     |LUT5                        |     1|
|7     |LUT6                        |     2|
|8     |FDRE                        |    10|
|9     |OBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.266 ; gain = 710.816 ; free physical = 177 ; free virtual = 4740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3285.266 ; gain = 608.098 ; free physical = 218 ; free virtual = 4781
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3285.273 ; gain = 710.816 ; free physical = 218 ; free virtual = 4781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.203 ; gain = 0.000 ; free physical = 288 ; free virtual = 4852
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3338.156 ; gain = 0.000 ; free physical = 233 ; free virtual = 4796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 3338.156 ; gain = 1156.109 ; free physical = 371 ; free virtual = 4934
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/synth_1/Ultra96.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ultra96_utilization_synth.rpt -pb Ultra96_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 19:51:38 2021...
