main.elf:     file format elf32-littlearm

Disassembly of section .mytext:
	
00000000 <reset_handler-0x8>:
   0:	20000100 	andcs	r0, r0, r0, lsl #2
   4:	00000009 	andeq	r0, r0, r9

00000008 <reset_handler>:
   8:	b580      	push    {r7, lr}
   a:	b084      	sub	sp, #16
   c:	af00      	add	r7, sp, #0
   e:	2301      	movs	r3, #1
  10:	60fb      	str	r3, [r7, #12]
  12:	2302      	movs	r3, #2
  14:	60bb      	str	r3, [r7, #8]
  16:	2305      	movs	r3, #5
  18:	607b      	str	r3, [r7, #4]
  1a:	2304      	movs	r3, #4
  1c:	603b      	str	r3, [r7, #0]
  1e:	68f8      	ldr	r0, [r7, #12]
  20:	68b9      	ldr	r1, [r7, #8]
  22:	f000 f809 	bl	38 <plus>
  26:	6878      	ldr	r0, [r7, #4]
  28:	6839      	ldr	r1, [r7, #0]
  2a:	f000 f813 	bl	54 <minus>
  2e:	bf00      	nop
  30:	3710      	adds	r7, #16
  32:	46bd      	mov	sp, r7
  34:	bd80      	pop	{r7, pc}
  36:	bf00      	nop

00000038 <plus>:
  38:	b480      	push	{r7}
  3a:	b083      	sub	sp, #12
  3c:	af00      	add	r7, sp, #0
  3e:	6078      	str	r0, [r7, #4]
  40:	6039      	str	r1, [r7, #0]
  42:	687a      	ldr	r2, [r7, #4]
  44:	683b      	ldr	r3, [r7, #0]
  46:	4413      	add	r3, r2
  48:	4618      	mov	r0, r3
  4a:	370c      	adds	r7, #12
  4c:	46bd      	mov	sp, r7
  4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  52:	4770      	bx	lr

00000054 <minus>:
  54:	b480      	push	{r7}
  56:	b083      	sub	sp, #12
  58:	af00      	add	r7, sp, #0
  5a:	6078      	str	r0, [r7, #4]
  5c:	6039      	str	r1, [r7, #0]
  5e:	687a      	ldr	r2, [r7, #4]
  60:	683b      	ldr	r3, [r7, #0]
  62:	1ad3      	subs	r3, r2, r3
  64:	4618      	mov	r0, r3
  66:	370c      	adds	r7, #12
  68:	46bd      	mov	sp, r7
  6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  6e:	4770      	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <minus+0x10d0cd0>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
   c:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  10:	33326e76 	teqcc	r2, #1888	; 0x760
  14:	37373131 			; <UNDEFINED> instruction: 0x37373131
  18:	2029312d 	eorcs	r3, r9, sp, lsr #2
  1c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  20:	30322033 	eorscc	r2, r2, r3, lsr r0
  24:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  28:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  2c:	72657270 	rsbvc	r7, r5, #112, 4
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <minus+0x45fe8>
  2c:	22061e01 	andcs	r1, r6, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.

