

================================================================
== Vivado HLS Report for 'gcd'
================================================================
* Date:           Thu Mar  1 11:17:58 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GCD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GCDWHILE      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + MODULOWHILE  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    222|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     337|    868|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     213|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     550|   1263|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |gcd_fcmp_32ns_32ncud_U2  |gcd_fcmp_32ns_32ncud  |        0|      0|   66|  239|
    |gcd_fcmp_32ns_32ncud_U3  |gcd_fcmp_32ns_32ncud  |        0|      0|   66|  239|
    |gcd_fsub_32ns_32nbkb_U1  |gcd_fsub_32ns_32nbkb  |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  337|  868|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |or_cond_fu_192_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_198_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_12_fu_218_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_17_fu_274_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_21_fu_315_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_23_fu_320_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_4_fu_184_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_9_fu_188_p2         |    and   |      0|  0|   2|           1|           1|
    |notlhs3_fu_256_p2       |   icmp   |      0|  0|   4|           8|           2|
    |notlhs4_fu_297_p2       |   icmp   |      0|  0|   4|           8|           2|
    |notlhs8_fu_166_p2       |   icmp   |      0|  0|   4|           8|           2|
    |notlhs_fu_130_p2        |   icmp   |      0|  0|   4|           8|           2|
    |notrhs3_fu_262_p2       |   icmp   |      0|  0|  13|          23|           1|
    |notrhs4_fu_303_p2       |   icmp   |      0|  0|  13|          23|           1|
    |notrhs9_fu_172_p2       |   icmp   |      0|  0|  13|          23|           1|
    |notrhs_fu_136_p2        |   icmp   |      0|  0|  13|          23|           1|
    |tmp_15_fu_268_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_309_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_142_p2         |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_178_p2         |    or    |      0|  0|   2|           1|           1|
    |m_assign_1_fu_211_p3    |  select  |      0|  0|  32|           1|          32|
    |n_assign_1_fu_231_p3    |  select  |      0|  0|  32|           1|          32|
    |m_assign_neg_fu_202_p2  |    xor   |      0|  0|  33|          32|          33|
    |n_assign_neg_fu_222_p2  |    xor   |      0|  0|  33|          32|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 222|         202|         154|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         13|    1|         13|
    |grp_fu_103_opcode  |  15|          3|    5|         15|
    |grp_fu_97_opcode   |  21|          4|    5|         20|
    |grp_fu_97_p0       |  21|          4|   32|        128|
    |grp_fu_97_p1       |  15|          3|   32|         96|
    |m_assign_3_reg_46  |   9|          2|   32|         64|
    |p_0_reg_79         |   9|          2|   32|         64|
    |r_reg_67           |   9|          2|   32|         64|
    |result_reg_56      |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 173|         35|  203|        528|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  12|   0|   12|          0|
    |m_assign_3_reg_46  |  32|   0|   32|          0|
    |m_to_int_reg_337   |  32|   0|   32|          0|
    |n_to_int_reg_353   |  32|   0|   32|          0|
    |p_0_reg_79         |  32|   0|   32|          0|
    |r_reg_67           |  32|   0|   32|          0|
    |result_reg_56      |  32|   0|   32|          0|
    |tmp_11_reg_377     |   1|   0|    1|          0|
    |tmp_15_reg_397     |   1|   0|    1|          0|
    |tmp_16_reg_392     |   1|   0|    1|          0|
    |tmp_22_reg_405     |   1|   0|    1|          0|
    |tmp_2_reg_342      |   1|   0|    1|          0|
    |tmp_3_reg_348      |   1|   0|    1|          0|
    |tmp_7_reg_358      |   1|   0|    1|          0|
    |tmp_8_reg_364      |   1|   0|    1|          0|
    |tmp_s_reg_372      |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 213|   0|  213|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      gcd     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      gcd     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      gcd     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      gcd     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      gcd     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      gcd     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      gcd     | return value |
|m          |  in |   32|   ap_none  |       m      |    scalar    |
|n          |  in |   32|   ap_none  |       n      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

