0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.srcs/sim_1/new/gray_code_convertor_test.v,1646311929,verilog,,,,gray_code_convertor_test,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.srcs/sources_1/new/gray_code_convertor.v,1646311957,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.srcs/sim_1/new/gray_code_convertor_test.v,,gray_code_convertor,,,,,,,,
