--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5
TheBigLeonski.ncd TheBigLeonski.pcf

Design file:              TheBigLeonski.ncd
Physical constraint file: TheBigLeonski.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_RegCLK does not clock data to S_WE_N
WARNING:Timing:3225 - Timing constraint COMP "S_WE_N" OFFSET = OUT 16 ns AFTER 
   COMP "USB_RegCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(0)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(0)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(1)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(1)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(10)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(10)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(11)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(11)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(12)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(12)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(13)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(13)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(14)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(14)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(15)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(15)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(2)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(2)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(3)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(3)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(4)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(4)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(5)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(5)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(6)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(6)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(7)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(7)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(8)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(8)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(9)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(9)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3224 - The clock USB_RegCLK associated with TIMEGRP "S_A_GRP" 
   OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK"; does not clock any registered 
   output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns 
   AFTER COMP "USB_RegCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLKFB
--------------------------------------------------------------------------------
Slack: 34.757ns (max period limit - period)
  Period: 20.800ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/RegCLKFB
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 35.557ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.218ns.
--------------------------------------------------------------------------------
Slack:                  13.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.214ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.268 - 0.272)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X34Y1.G4       net (fanout=7)        1.029   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamRead_mux000013
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y1.G4       net (fanout=1)        0.324   N810
    SLICE_X31Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y1.F4       net (fanout=5)        0.046   N5
    SLICE_X31Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X21Y1.G4       net (fanout=7)        0.972   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X21Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X21Y1.F4       net (fanout=2)        0.025   N4
    SLICE_X21Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CE       net (fanout=2)        1.223   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (3.595ns logic, 3.619ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  13.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/DataOutRegFull (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.268 - 0.272)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/DataOutRegFull to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/DataOutRegFull
                                                       Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X34Y1.G3       net (fanout=5)        0.969   Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamRead_mux000013
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y1.G4       net (fanout=1)        0.324   N810
    SLICE_X31Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y1.F4       net (fanout=5)        0.046   N5
    SLICE_X31Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X21Y1.G4       net (fanout=7)        0.972   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X21Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X21Y1.F4       net (fanout=2)        0.025   N4
    SLICE_X21Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CE       net (fanout=2)        1.223   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (3.595ns logic, 3.559ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  13.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.216 - 0.272)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X34Y1.G4       net (fanout=7)        1.029   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamRead_mux000013
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y1.G4       net (fanout=1)        0.324   N810
    SLICE_X31Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y1.F4       net (fanout=5)        0.046   N5
    SLICE_X31Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X21Y1.G4       net (fanout=7)        0.972   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X21Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X22Y1.F2       net (fanout=2)        0.458   N4
    SLICE_X22Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X22Y0.CE       net (fanout=1)        0.618   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X22Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (3.645ns logic, 3.447ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  13.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.098ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.268 - 0.272)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X34Y1.G1       net (fanout=6)        0.913   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamRead_mux000013
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y1.G4       net (fanout=1)        0.324   N810
    SLICE_X31Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y1.F4       net (fanout=5)        0.046   N5
    SLICE_X31Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X21Y1.G4       net (fanout=7)        0.972   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X21Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X21Y1.F4       net (fanout=2)        0.025   N4
    SLICE_X21Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CE       net (fanout=2)        1.223   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (3.595ns logic, 3.503ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  13.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.091ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.268 - 0.272)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X34Y1.G4       net (fanout=7)        1.029   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamRead_mux000013
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y1.G4       net (fanout=1)        0.324   N810
    SLICE_X31Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X22Y1.G1       net (fanout=5)        0.858   N5
    SLICE_X22Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001_SW0
    SLICE_X21Y1.F1       net (fanout=2)        0.491   N812
    SLICE_X21Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CE       net (fanout=2)        1.223   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (3.166ns logic, 3.925ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X22Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X22Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X22Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/WriteCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/WriteCycle/CK
  Location pin: SLICE_X32Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/WriteCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/WriteCycle/CK
  Location pin: SLICE_X32Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1637 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.875ns.
--------------------------------------------------------------------------------
Slack:                  11.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_25 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_25 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y12.YQ      Tcko                  0.626   counter(24)
                                                       counter_25
    SLICE_X45Y5.F1       net (fanout=2)        1.504   counter(25)
    SLICE_X45Y5.COUT     Topcyf                0.894   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_lut(6)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       5.048   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (2.323ns logic, 6.552ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_23 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_23 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y11.YQ      Tcko                  0.626   counter(22)
                                                       counter_23
    SLICE_X45Y4.G2       net (fanout=2)        1.375   counter(23)
    SLICE_X45Y4.COUT     Topcyg                0.904   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(5)
                                                       counter_and0000_wg_cy(5)
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X45Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       5.048   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (2.444ns logic, 6.423ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_28 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_28 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y14.XQ      Tcko                  0.626   counter(28)
                                                       counter_28
    SLICE_X45Y5.G1       net (fanout=2)        1.306   counter(28)
    SLICE_X45Y5.COUT     Topcyg                0.904   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_lut(7)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       5.048   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.687ns (2.333ns logic, 6.354ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y0.XQ       Tcko                  0.626   counter(0)
                                                       counter_0
    SLICE_X45Y5.G2       net (fanout=2)        1.254   counter(0)
    SLICE_X45Y5.COUT     Topcyg                0.904   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_lut(7)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       5.048   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.635ns (2.333ns logic, 6.302ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  11.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_18 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_18 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y9.XQ       Tcko                  0.626   counter(18)
                                                       counter_18
    SLICE_X45Y4.F1       net (fanout=2)        1.112   counter(18)
    SLICE_X45Y4.COUT     Topcyf                0.894   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(4)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X45Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X45Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       5.048   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (2.434ns logic, 6.160ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.007ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y1.CLK2X
  Clock network: LeonTheProfessional/clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: Interfaces/INST_SRAM/SramClkOut
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP
        "Interfaces_INST_SRAM_SramClkOut"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.316ns (759.878MHz) (Tcp)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5227633 paths analyzed, 10437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.633ns.
--------------------------------------------------------------------------------
Slack:                  14.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      25.616ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.390 - 0.407)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y50.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.G1      net (fanout=17)       5.750   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur_err_mux000017
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211_SW0
    SLICE_X30Y47.F4      net (fanout=1)        0.313   N1780
    SLICE_X30Y47.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211
    SLICE_X26Y47.G2      net (fanout=2)        0.532   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
    SLICE_X26Y47.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.BX      net (fanout=1)        0.535   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.X       Tbxx                  0.540   N1930
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000184_SW0
    SLICE_X27Y43.G2      net (fanout=3)        0.436   N1930
    SLICE_X27Y43.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N367
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001136_2
    SLICE_X30Y42.G4      net (fanout=3)        0.692   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux00011361
    SLICE_X30Y42.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1258
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux00011
    SLICE_X32Y45.G2      net (fanout=12)       0.526   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux0001
    SLICE_X32Y45.Y       Tilo                  0.529   N1751
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(8)9
    SLICE_X7Y31.F1       net (fanout=28)       3.612   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N838
    SLICE_X7Y31.X        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur.tbufcnt_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.G1      net (fanout=1)        3.665   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)81
    SLICE_X57Y53.F4      net (fanout=2)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)
    SLICE_X57Y53.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/taddr_6_mux000131
    RAMB16_X1Y9.ADDRA7   net (fanout=6)        3.510   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
    RAMB16_X1Y9.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.616ns (6.031ns logic, 19.585ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      25.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.259 - 0.407)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y50.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.G1      net (fanout=17)       5.750   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur_err_mux000017
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211_SW0
    SLICE_X30Y47.F4      net (fanout=1)        0.313   N1780
    SLICE_X30Y47.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211
    SLICE_X26Y47.G2      net (fanout=2)        0.532   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
    SLICE_X26Y47.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.BX      net (fanout=1)        0.535   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.X       Tbxx                  0.540   N1930
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000184_SW0
    SLICE_X27Y43.G2      net (fanout=3)        0.436   N1930
    SLICE_X27Y43.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N367
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001136_2
    SLICE_X30Y42.G4      net (fanout=3)        0.692   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux00011361
    SLICE_X30Y42.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1258
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux00011
    SLICE_X32Y45.G2      net (fanout=12)       0.526   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux0001
    SLICE_X32Y45.Y       Tilo                  0.529   N1751
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(8)9
    SLICE_X7Y31.F1       net (fanout=28)       3.612   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N838
    SLICE_X7Y31.X        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur.tbufcnt_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.G1      net (fanout=1)        3.665   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)81
    SLICE_X57Y53.F4      net (fanout=2)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)
    SLICE_X57Y53.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/taddr_6_mux000131
    RAMB16_X1Y8.ADDRA7   net (fanout=6)        3.364   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
    RAMB16_X1Y8.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.470ns (6.031ns logic, 19.439ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      25.597ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.721 - 0.738)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y50.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.G1      net (fanout=17)       5.750   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur_err_mux000017
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211_SW0
    SLICE_X30Y47.F4      net (fanout=1)        0.313   N1780
    SLICE_X30Y47.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211
    SLICE_X26Y47.G2      net (fanout=2)        0.532   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
    SLICE_X26Y47.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.BX      net (fanout=1)        0.535   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.X       Tbxx                  0.540   N1930
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000184_SW0
    SLICE_X27Y43.G2      net (fanout=3)        0.436   N1930
    SLICE_X27Y43.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N367
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001136_2
    SLICE_X30Y42.G4      net (fanout=3)        0.692   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux00011361
    SLICE_X30Y42.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1258
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux00011
    SLICE_X32Y45.G2      net (fanout=12)       0.526   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux0001
    SLICE_X32Y45.Y       Tilo                  0.529   N1751
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(8)9
    SLICE_X7Y31.F1       net (fanout=28)       3.612   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N838
    SLICE_X7Y31.X        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur.tbufcnt_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.G1      net (fanout=1)        3.665   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)81
    SLICE_X57Y53.F4      net (fanout=2)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)
    SLICE_X57Y53.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/taddr_6_mux000131
    RAMB16_X1Y5.ADDRA7   net (fanout=6)        3.491   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
    RAMB16_X1Y5.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.597ns (6.031ns logic, 19.566ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_18 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      25.146ns (Levels of Logic = 11)
  Clock Path Skew:      -0.196ns (0.487 - 0.683)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_18 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y20.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_18
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_18
    SLICE_X70Y21.G1      net (fanout=5)        4.432   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_18
    SLICE_X70Y21.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/shiftin_2_mux000329
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(18)_SW0
    SLICE_X55Y25.BY      net (fanout=8)        3.060   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(18)
    SLICE_X55Y25.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X55Y26.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X55Y26.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X55Y27.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X55Y27.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(22)
    SLICE_X48Y35.F1      net (fanout=3)        1.628   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
    SLICE_X48Y35.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X54Y36.F2      net (fanout=1)        0.756   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X54Y36.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X55Y37.G4      net (fanout=1)        0.024   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X55Y37.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X55Y37.F4      net (fanout=9)        0.018   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X55Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X79Y31.G1      net (fanout=8)        2.427   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X79Y31.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000010
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux000081
    SLICE_X70Y30.F1      net (fanout=16)       2.494   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N931
    SLICE_X70Y30.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000050
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000050
    SLICE_X70Y31.F1      net (fanout=1)        0.211   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000050
    SLICE_X70Y31.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y0.ADDRA11  net (fanout=6)        3.408   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y0.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.146ns (6.688ns logic, 18.458ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      25.120ns (Levels of Logic = 10)
  Clock Path Skew:      -0.114ns (0.293 - 0.407)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y50.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.G1      net (fanout=17)       5.750   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.mexc
    SLICE_X32Y44.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur_err_mux000017
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211_SW0
    SLICE_X30Y47.F4      net (fanout=1)        0.313   N1780
    SLICE_X30Y47.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001211
    SLICE_X26Y47.G2      net (fanout=2)        0.532   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1030
    SLICE_X26Y47.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.BX      net (fanout=1)        0.535   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000133
    SLICE_X26Y44.X       Tbxx                  0.540   N1930
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux000184_SW0
    SLICE_X27Y43.G2      net (fanout=3)        0.436   N1930
    SLICE_X27Y43.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N367
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux0001136_2
    SLICE_X30Y42.G4      net (fanout=3)        0.692   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dmode_mux00011361
    SLICE_X30Y42.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N1258
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux00011
    SLICE_X32Y45.G2      net (fanout=12)       0.526   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/xc_exception_mux0001
    SLICE_X32Y45.Y       Tilo                  0.529   N1751
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(8)9
    SLICE_X7Y31.F1       net (fanout=28)       3.612   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N838
    SLICE_X7Y31.X        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur.tbufcnt_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.G1      net (fanout=1)        3.665   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)9
    SLICE_X57Y53.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)81
    SLICE_X57Y53.F4      net (fanout=2)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/npc_mux0006(4)
    SLICE_X57Y53.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/taddr_6_mux000131
    RAMB16_X1Y7.ADDRA7   net (fanout=6)        3.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_icramin_address(4)
    RAMB16_X1Y7.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.120ns (6.031ns logic, 19.089ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.194ns.
--------------------------------------------------------------------------------
Slack:                  11.806ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.314   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (3.464ns logic, 0.934ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  11.890ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.314   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (3.464ns logic, 0.845ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack:                  14.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_0 (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.152ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M6.OTCLK1            net (fanout=36)       0.791   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.152ns (-2.273ns logic, 2.121ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_0 to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.PAD               Tiockp                2.104   USB_StreamData(0)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_0
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.099ns.
--------------------------------------------------------------------------------
Slack:                  10.901ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.219   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (3.464ns logic, 1.839ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  10.985ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.219   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (3.464ns logic, 1.750ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack:                  14.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_1 (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.152ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N6.OTCLK1            net (fanout=36)       0.791   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.152ns (-2.273ns logic, 2.121ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_1 to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.PAD               Tiockp                2.104   USB_StreamData(1)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_1
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.617ns.
--------------------------------------------------------------------------------
Slack:                  9.383ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.737   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (3.464ns logic, 3.357ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  9.467ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.737   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (3.464ns logic, 3.268ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_10 (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_10 to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.PAD              Tiockp                2.104   USB_StreamData(10)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_10
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.896ns.
--------------------------------------------------------------------------------
Slack:                  9.104ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      7.100ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       3.016   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (3.464ns logic, 3.636ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.188ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      7.011ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       3.016   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      7.011ns (3.464ns logic, 3.547ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_11 (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_11 to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R13.PAD              Tiockp                2.104   USB_StreamData(11)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_11
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.329ns.
--------------------------------------------------------------------------------
Slack:                  10.671ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       1.449   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (3.464ns logic, 2.069ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  10.755ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       1.449   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (3.464ns logic, 1.980ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_12 (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.162ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T10.OTCLK1           net (fanout=36)       0.781   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.162ns (-2.273ns logic, 2.111ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_12 to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.PAD              Tiockp                2.104   USB_StreamData(12)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_12
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.617ns.
--------------------------------------------------------------------------------
Slack:                  9.383ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.737   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (3.464ns logic, 3.357ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  9.467ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.737   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (3.464ns logic, 3.268ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_13 (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_13 to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.PAD              Tiockp                2.104   USB_StreamData(13)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_13
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.516ns.
--------------------------------------------------------------------------------
Slack:                  9.484ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.636   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (3.464ns logic, 3.256ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  9.568ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.636   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (3.464ns logic, 3.167ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  14.113ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_14 (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.217ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N12.OTCLK1           net (fanout=36)       0.726   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.217ns (-2.273ns logic, 2.056ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_14 to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.PAD              Tiockp                2.104   USB_StreamData(14)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_14
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.440ns.
--------------------------------------------------------------------------------
Slack:                  10.560ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.560   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (3.464ns logic, 2.180ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  10.644ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.560   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (3.464ns logic, 2.091ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  14.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_15 (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.212ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T14.OTCLK1           net (fanout=36)       0.731   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-2.273ns logic, 2.061ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_15 to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.PAD              Tiockp                2.104   USB_StreamData(15)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_15
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.516ns.
--------------------------------------------------------------------------------
Slack:                  11.484ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.636   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (3.464ns logic, 1.256ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  11.568ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.636   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (3.464ns logic, 1.167ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack:                  14.051ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_2 (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.155ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R7.OTCLK1            net (fanout=36)       0.788   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.155ns (-2.273ns logic, 2.118ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_2 to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.PAD               Tiockp                2.104   USB_StreamData(2)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_2
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.637ns.
--------------------------------------------------------------------------------
Slack:                  10.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       1.757   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (3.464ns logic, 2.377ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  10.447ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       1.757   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (3.464ns logic, 2.288ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  14.051ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_3 (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.155ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T7.OTCLK1            net (fanout=36)       0.788   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.155ns (-2.273ns logic, 2.118ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_3 to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.PAD               Tiockp                2.104   USB_StreamData(3)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_3
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.329ns.
--------------------------------------------------------------------------------
Slack:                  10.671ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.449   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (3.464ns logic, 2.069ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  10.755ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.449   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (3.464ns logic, 1.980ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_4 (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_4 to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.PAD              Tiockp                2.104   USB_StreamData(4)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_4
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.589ns.
--------------------------------------------------------------------------------
Slack:                  9.411ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.793ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       2.709   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (3.464ns logic, 3.329ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  9.495ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.704ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       2.709   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      6.704ns (3.464ns logic, 3.240ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_5 (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_5 to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.PAD              Tiockp                2.104   USB_StreamData(5)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_5
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.944ns.
--------------------------------------------------------------------------------
Slack:                  10.056ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       2.064   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (3.464ns logic, 2.684ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack:                  10.140ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       2.064   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (3.464ns logic, 2.595ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_6 (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_6 to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.PAD              Tiockp                2.104   USB_StreamData(6)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_6
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.890ns.
--------------------------------------------------------------------------------
Slack:                  9.110ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      7.094ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       3.010   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (3.464ns logic, 3.630ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.194ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       3.010   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (3.464ns logic, 3.541ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_7 (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_7 to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.PAD              Tiockp                2.104   USB_StreamData(7)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_7
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.573ns.
--------------------------------------------------------------------------------
Slack:                  9.427ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       2.693   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (3.464ns logic, 3.313ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  9.511ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       2.693   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (3.464ns logic, 3.224ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_8 (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_8 to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.PAD              Tiockp                2.104   USB_StreamData(8)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_8
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.067ns.
--------------------------------------------------------------------------------
Slack:                  9.933ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.G1       net (fanout=7)        0.620   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       2.187   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (3.464ns logic, 2.807ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  10.017ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.G2       net (fanout=2)        0.531   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X32Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       2.187   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (3.464ns logic, 2.718ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_9 (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_9 to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.PAD              Tiockp                2.104   USB_StreamData(9)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_9
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(0)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.846ns.
--------------------------------------------------------------------------------
Slack:                  2.154ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 2)
  Clock Path Delay:     -1.019ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X32Y0.F3       net (fanout=2)        0.911   USB_StreamFlags_n_0_IBUF
    SLICE_X32Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not00011
    SLICE_X33Y1.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
    SLICE_X33Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.725ns logic, 2.102ns route)
                                                       (45.1% logic, 54.9% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y1.CLK      net (fanout=36)       0.628   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.019ns (-2.712ns logic, 1.693ns route)

--------------------------------------------------------------------------------
Slack:                  3.868ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 2)
  Clock Path Delay:     -1.019ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X33Y1.G1       net (fanout=2)        0.891   USB_StreamFlags_n_0_IBUF
    SLICE_X33Y1.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (1.222ns logic, 0.891ns route)
                                                       (57.8% logic, 42.2% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y1.CLK      net (fanout=36)       0.628   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.019ns (-2.712ns logic, 1.693ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(1)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.814ns.
--------------------------------------------------------------------------------
Slack:                  2.186ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 2)
  Clock Path Delay:     -1.028ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X29Y1.F2       net (fanout=2)        1.211   USB_StreamFlags_n_1_IBUF
    SLICE_X29Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not00011
    SLICE_X29Y1.CE       net (fanout=1)        0.900   Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not0001
    SLICE_X29Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.675ns logic, 2.111ns route)
                                                       (44.2% logic, 55.8% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X29Y1.CLK      net (fanout=36)       0.619   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.028ns (-2.712ns logic, 1.684ns route)

--------------------------------------------------------------------------------
Slack:                  3.585ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 2)
  Clock Path Delay:     -1.028ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X29Y1.G2       net (fanout=2)        1.165   USB_StreamFlags_n_1_IBUF
    SLICE_X29Y1.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.222ns logic, 1.165ns route)
                                                       (51.2% logic, 48.8% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X29Y1.CLK      net (fanout=36)       0.619   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.028ns (-2.712ns logic, 1.684ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.540ns.
--------------------------------------------------------------------------------
Slack:                  3.460ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y0.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X36Y0.G4       net (fanout=4)        0.737   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X36Y0.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.295   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (3.712ns logic, 1.032ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack:                  3.542ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y1.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X36Y0.G3       net (fanout=3)        0.650   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X36Y0.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.295   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (3.712ns logic, 0.945ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.510ns.
--------------------------------------------------------------------------------
Slack:                  2.490ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 3)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y0.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X33Y0.G1       net (fanout=4)        0.660   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X33Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n_SW0
    SLICE_X32Y0.G2       net (fanout=2)        0.240   N589
    SLICE_X32Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.623   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (4.191ns logic, 1.523ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  2.793ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 2)
  Clock Path Delay:     -0.215ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X28Y0.CLK      net (fanout=36)       0.728   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.215ns (-2.273ns logic, 2.058ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    SLICE_X32Y0.G4       net (fanout=8)        1.087   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
    SLICE_X32Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.623   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (3.712ns logic, 1.710ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack:                  2.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 2)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X32Y0.G1       net (fanout=7)        0.962   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X32Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.623   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (3.712ns logic, 1.585ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  3.506ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y1.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X32Y0.G3       net (fanout=3)        0.358   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X32Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.623   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (3.712ns logic, 0.981ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.352ns.
--------------------------------------------------------------------------------
Slack:                  4.648ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamSLWR_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 1)
  Clock Path Delay:     -0.204ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y1.CLK      net (fanout=36)       0.739   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.204ns (-2.273ns logic, 2.069ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamSLWR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.O1                net (fanout=7)        0.373   Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.PAD               Tioop                 2.557   USB_StreamSLWR_n
                                                       USB_StreamSLWR_n_OBUF
                                                       USB_StreamSLWR_n
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (3.183ns logic, 0.373ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      7.218ns|            0|            0|            0|          642|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      7.218ns|          N/A|            0|            0|          642|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     12.816ns|            0|            0|            0|      5229270|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|      8.875ns|     12.816ns|            0|            0|         1637|      5227633|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
|  TS_LeonTheProfessional_clkgen|     40.000ns|     25.633ns|          N/A|            0|            0|      5227633|            0|
|  0_xc3s_v_clk0B               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n(0)|    4.846(R)|   -1.497(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n(1)|    4.814(R)|   -1.727(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData(0) |    4.194(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(1) |    5.099(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(2) |    4.516(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(3) |    5.637(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(4) |    5.329(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(5) |    6.589(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(6) |    5.944(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(7) |    6.890(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(8) |    6.573(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(9) |    6.067(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(10)|    6.617(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(11)|    6.896(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(12)|    5.329(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(13)|    6.617(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(14)|    6.516(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(15)|    5.440(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    4.540(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    5.510(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    3.352(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   25.633|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    7.218|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(0)                              |        4.194|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(1)                              |        5.099|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(10)                             |        6.617|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(11)                             |        6.896|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(12)                             |        5.329|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(13)                             |        6.617|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(14)                             |        6.516|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(15)                             |        5.440|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(2)                              |        4.516|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(3)                              |        5.637|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(4)                              |        5.329|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(5)                              |        6.589|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(6)                              |        5.944|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(7)                              |        6.890|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(8)                              |        6.573|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(9)                              |        6.067|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        4.540|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        5.510|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        3.352|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5229971 paths, 0 nets, and 38989 connections

Design statistics:
   Minimum period:  25.633ns{1}   (Maximum frequency:  39.012MHz)
   Minimum input required time before clock:   4.846ns
   Minimum output required time after clock:   6.896ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  7 21:47:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



