---
layout: default
title: "Power Integrity | é›»æºå“è³ªè§£æ"
---

---

# ğŸ”‹ Power Integrity / é›»æºå“è³ªè§£æ
*Ensuring stable and low-noise power delivery*

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| Link | Badge |
|---|---|
| ğŸŒ View Site | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Analysis-Validation/Power-Integrity/) |
| ğŸ“‚ View Repo | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Analysis-Validation/Power-Integrity.md) |

---

## ğŸ“– æ¦‚è¦ / Overview
Power Integrity (PI) ã¯ã€é›»å­ã‚·ã‚¹ãƒ†ãƒ ã«ãŠã‘ã‚‹ **é›»æºã®å®‰å®šæ€§ã¨ãƒã‚¤ã‚ºæŠ‘åˆ¶**ã‚’è§£æã™ã‚‹æ‰‹æ³•ã§ã™ã€‚  
*Power integrity (PI) analysis evaluates the stability and noise suppression of power delivery in electronic systems.*  

PIä¸è‰¯ã¯ **ã‚¸ãƒƒã‚¿å¢—å¤§ãƒ»å‹•ä½œä¸è‰¯ãƒ»èª¤å‹•ä½œ**ã«ã¤ãªãŒã‚‹ãŸã‚ã€**PDNï¼ˆPower Delivery Networkï¼‰è¨­è¨ˆ**ãŒé‡è¦ã§ã™ã€‚  

---

## ğŸ“ ä¸»ãªèª²é¡Œ / Key Issues
- **é›»æºãƒªãƒƒãƒ—ãƒ« / Power Ripple**  
  *Voltage fluctuation due to load transients*  
- **åŒæ™‚ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ãƒã‚¤ã‚º (SSN) / Simultaneous Switching Noise (SSN)**  
  *Noise caused by simultaneous switching of multiple drivers*  
- **ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ãƒã‚¦ãƒ³ã‚¹ / Ground Bounce**  
  *Inductive effect raising local ground potential*  
- **PDNã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / PDN Impedance**  
  *Must be kept below target impedance across frequency band*  
- **ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ä¸è¶³ / Insufficient Decoupling**  
  *Leads to supply dips and increased jitter*  

---

## ğŸ§® ä»£è¡¨çš„ãªè§£ææ‰‹æ³• / Common Analysis Methods
- **ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è§£æ / PDN Impedance Analysis**  
  *Evaluates PDN impedance vs frequency, compared to target*  
- **IRãƒ‰ãƒ­ãƒƒãƒ—è§£æ / IR Drop Analysis**  
  *Analyzes voltage drop due to DC resistance in power grid*  
- **ACè§£æ / AC Simulation**  
  *Validates transient and frequency-domain response*  
- **ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«PIã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / System-Level PI Simulation**  
  *Models interaction between VRM, PCB, and IC package*  

---

## ğŸ§± è¨­è¨ˆæŒ‡é‡ / Design Guidelines
- **ã‚¿ãƒ¼ã‚²ãƒƒãƒˆã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / Target Impedance**  
  *Z_target = Î”V / Î”I* ã‚’åŸºæº–ã«è¨­è¨ˆ  
  *Design PDN to keep impedance below target across operation range*  
- **ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°æˆ¦ç•¥ / Decoupling Strategy**  
  è¤‡æ•°å®¹é‡ï¼ˆ0.1ÂµF + 1ÂµF + 10ÂµFï¼‰ã‚’ä¸¦åˆ—é…ç½®ã—åºƒå¸¯åŸŸåŒ–  
  *Use parallel capacitors with different values for broadband decoupling*  
- **Viaæœ€é©åŒ– / Via Optimization**  
  å¤šViaã§ä½ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹åŒ–  
  *Use multiple vias to minimize inductance*  
- **é›»æº/ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ãƒ—ãƒ¬ãƒ¼ãƒ³é…ç½® / Power & Ground Planes**  
  ãƒ—ãƒ¬ãƒ¼ãƒ³é–“è·é›¢ã‚’ç¸®å°ã—åˆ†å¸ƒå®¹é‡ã‚’å¢—åŠ   
  *Minimize plane spacing to enhance distributed capacitance*  
- **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ¤œè¨¼ / Simulation Validation**  
  IBIS/Spiceã‚„PDNãƒ„ãƒ¼ãƒ«ã§äº‹å‰è§£æ  
  *Validate PDN with IBIS/Spice and PI simulation tools*  

---

## ğŸ“‘ èª¬æ˜ / Description
PIè§£æã¯ã€**å¤§è¦æ¨¡SoC/FPGA/CPU**ãªã©æ¶ˆè²»é›»æµãŒæ€¥å¤‰ã™ã‚‹ãƒ‡ãƒã‚¤ã‚¹ã«ä¸å¯æ¬ ã§ã™ã€‚è¨­è¨ˆæ®µéšã‹ã‚‰é©åˆ‡ãªãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ãƒ»ãƒ—ãƒ¬ãƒ¼ãƒ³è¨­è¨ˆã‚’è¡Œã†ã“ã¨ã§ã€**é›»åœ§å®‰å®šæ€§ãƒ»ä¿¡é ¼æ€§ãƒ»æ­©ç•™ã¾ã‚Š**ã‚’ç¢ºä¿ã§ãã¾ã™ã€‚  
*PI analysis is essential for high-current devices such as SoCs, FPGAs, and CPUs. Proper decoupling and plane design ensure voltage stability, reliability, and yield.*  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License

| é …ç›® / Item | å†…å®¹ / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![MIT License](https://img.shields.io/badge/license-MIT-blue.svg?style=for-the-badge)](LICENSE) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”± / Redistribution and modification allowed |

---

## â¬†ï¸ Back to Analysis & Validation

| Link | Badge |
|---|---|
| ğŸŒ Back to Site | [![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Analysis-Validation/) |
| ğŸ“‚ Back to Repo | [![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/Analysis-Validation) |
