Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 10:25:09 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file EQ_27_band_wrapper_timing_summary_routed.rpt -rpx EQ_27_band_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : EQ_27_band_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.908    -6100.990                    709                 4910        0.073        0.000                      0                 4910        4.020        0.000                       0                  1727  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                   ------------         ----------      --------------
VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {0.000 160.000}      320.000         3.125           
clk_fpga_0                                              {0.000 5.000}        10.000          100.000         
  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]        {0.000 160.000}      320.000         3.125           
clk_fpga_1                                              {0.000 50.000}       100.000         10.000          
clk_fpga_2                                              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                            -10.378      -10.378                      1                 2890        0.081        0.000                      0                 2890        4.020        0.000                       0                  1296  
  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      157.761        0.000                      0                  180        0.174        0.000                      0                  180      159.500        0.000                       0                   104  
clk_fpga_2                                             80.679        0.000                      0                 1433        0.157        0.000                      0                 1433       49.500        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                              To Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                              --------                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]          VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      277.970        0.000                      0                    1        2.114        0.000                      0                    1  
EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]          clk_fpga_0                                                    2.476        0.000                      0                   39        1.586        0.000                      0                   39  
clk_fpga_2                                              clk_fpga_0                                                    1.686        0.000                      0                   36        0.260        0.000                      0                   36  
VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]              157.341        0.000                      0                   16       48.347        0.000                      0                   16  
clk_fpga_0                                              EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]               -0.244       -0.600                      4                   39        1.513        0.000                      0                   39  
clk_fpga_0                                              clk_fpga_2                                                  -10.908    -6090.012                    704                 1058        0.073        0.000                      0                 1058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                      From Clock                                      To Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                      ----------                                      --------                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                               EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      156.372        0.000                      0                   33      160.404        0.000                      0                   33  
**async_default**                               clk_fpga_0                                      EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]        3.550        0.000                      0                   32        1.632        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.378ns,  Total Violation      -10.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.378ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRCLK
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 3.995ns (43.848%)  route 5.116ns (56.152%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     3.568 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/Q
                         net (fo=13, routed)          5.116     8.684    LRCLK_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.539    12.224 r  LRCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.224    LRCLK
    Y6                                                                r  LRCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -8.000     1.846    
  -------------------------------------------------------------------
                         required time                          1.846    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                -10.378    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.706ns (21.886%)  route 6.089ns (78.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.204     7.728    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           2.974    10.826    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X92Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.595    12.774    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X92Y79         FDRE (Setup_fdre_C_CE)      -0.169    12.580    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.706ns (22.413%)  route 5.906ns (77.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.294     7.818    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           2.700    10.642    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X92Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.595    12.774    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X92Y70         FDRE (Setup_fdre_C_CE)      -0.169    12.580    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.706ns (22.413%)  route 5.906ns (77.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.294     7.818    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           2.700    10.642    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X92Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.595    12.774    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X92Y70         FDRE (Setup_fdre_C_CE)      -0.169    12.580    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.706ns (23.245%)  route 5.633ns (76.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.204     7.728    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           2.518    10.370    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X92Y74         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.589    12.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y74         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.129    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X92Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.574    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 1.706ns (23.437%)  route 5.573ns (76.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.269     7.793    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.917 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           2.393    10.310    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X91Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.594    12.773    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.129    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X91Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.543    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 1.706ns (23.437%)  route 5.573ns (76.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.269     7.793    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.917 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           2.393    10.310    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X91Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.594    12.773    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.129    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X91Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.543    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.706ns (23.410%)  route 5.582ns (76.590%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.294     7.818    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.942 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           2.376    10.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X92Y72         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.592    12.771    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y72         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.129    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X92Y72         FDRE (Setup_fdre_C_CE)      -0.169    12.577    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.706ns (23.735%)  route 5.482ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.204     7.728    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           2.366    10.219    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X93Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.595    12.774    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X93Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.544    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.706ns (23.735%)  route 5.482ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.737     3.031    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.468     5.833    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     5.957 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.443     6.401    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=36, routed)          1.204     7.728    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           2.366    10.219    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X93Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.595    12.774    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y70         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X93Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.544    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.220%)  route 0.297ns (56.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.574     0.910    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y98         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 f  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.297     1.335    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[41]
    SLICE_X27Y104        LUT6 (Prop_lut6_I1_O)        0.098     1.433 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.433    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X27Y104        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.929     1.295    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y104        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y104        FDRE (Hold_fdre_C_D)         0.092     1.352    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.573%)  route 0.255ns (64.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.639     0.975    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y102        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.255     1.371    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.825     1.191    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.659     0.995    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.157     1.293    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y101        SRL16E                                       r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.931     1.297    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.672%)  route 0.383ns (67.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.557     0.893    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X37Y98         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=7, routed)           0.383     1.417    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[0]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.462 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000     1.462    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.911     1.277    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y101        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     1.363    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.575     0.911    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y91         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.119     1.158    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.843     1.209    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.053    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.102    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.836     1.202    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.906    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.076     0.982    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.102    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.836     1.202    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.906    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.075     0.981    EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.575     0.911    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.116     1.168    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y92         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.843     1.209    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.575     0.911    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.162    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y92         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.843     1.209    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.033    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.555     0.891    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.207     1.238    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X32Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.824     1.190    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y97    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y103   EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y103   EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y103   EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y103   EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      157.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      159.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.761ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        2.056ns  (logic 0.785ns (38.185%)  route 1.271ns (61.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    7.611ns = ( 167.611 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818   163.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419   163.531 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160   165.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.964 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.647   167.611    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y84         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.484   168.095 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[14]/Q
                         net (fo=2, routed)           1.271   169.366    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[14]
    SLICE_X48Y86         LUT5 (Prop_lut5_I1_O)        0.301   169.667 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000   169.667    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/C
                         clock pessimism              0.832   327.553    
                         clock uncertainty           -0.154   327.399    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.029   327.428    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        327.428    
                         arrival time                        -169.667    
  -------------------------------------------------------------------
                         slack                                157.761    

Slack (MET) :             157.823ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.642ns (32.119%)  route 1.357ns (67.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.357     9.488    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.612 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.612    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[16]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.032   167.435    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        167.435    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                157.823    

Slack (MET) :             157.825ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.642ns (32.119%)  route 1.357ns (67.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.357     9.488    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     9.612 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.612    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[14]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.034   167.437    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        167.437    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                157.825    

Slack (MET) :             157.826ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.135%)  route 1.356ns (67.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.356     9.487    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.611 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.611    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[18]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.034   167.437    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        167.437    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                157.826    

Slack (MET) :             157.895ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.922ns  (logic 0.785ns (40.846%)  route 1.137ns (59.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    7.613ns = ( 167.613 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818   163.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419   163.531 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160   165.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.964 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649   167.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.484   168.097 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/Q
                         net (fo=2, routed)           1.137   169.234    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[7]
    SLICE_X48Y86         LUT5 (Prop_lut5_I1_O)        0.301   169.535 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   169.535    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C
                         clock pessimism              0.832   327.553    
                         clock uncertainty           -0.154   327.399    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.031   327.430    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        327.430    
                         arrival time                        -169.535    
  -------------------------------------------------------------------
                         slack                                157.895    

Slack (MET) :             157.923ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.897ns  (logic 0.782ns (41.214%)  route 1.115ns (58.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    7.611ns = ( 167.611 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818   163.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419   163.531 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160   165.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.964 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.647   167.611    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y84         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.484   168.095 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[1]/Q
                         net (fo=2, routed)           1.115   169.211    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[1]
    SLICE_X48Y86         LUT5 (Prop_lut5_I1_O)        0.298   169.509 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   169.509    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                         clock pessimism              0.832   327.553    
                         clock uncertainty           -0.154   327.399    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.032   327.431    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        327.431    
                         arrival time                        -169.509    
  -------------------------------------------------------------------
                         slack                                157.923    

Slack (MET) :             157.976ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.642ns (34.739%)  route 1.206ns (65.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.206     9.338    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.462 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.462    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[23]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)        0.034   167.437    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        167.437    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                157.976    

Slack (MET) :             158.005ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.642ns (35.280%)  route 1.178ns (64.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.178     9.309    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.433 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.433    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[15]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.035   167.438    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        167.438    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                158.005    

Slack (MET) :             158.032ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.642ns (35.833%)  route 1.150ns (64.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     8.131 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/Q
                         net (fo=19, routed)          1.150     9.281    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.405    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[22]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.832   167.557    
                         clock uncertainty           -0.154   167.403    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)        0.034   167.437    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        167.437    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                158.032    

Slack (MET) :             158.063ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.751ns  (logic 0.779ns (44.477%)  route 0.972ns (55.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    7.613ns = ( 167.613 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818   163.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419   163.531 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160   165.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.964 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649   167.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.484   168.097 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/Q
                         net (fo=2, routed)           0.972   169.070    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[6]
    SLICE_X49Y86         LUT5 (Prop_lut5_I1_O)        0.295   169.365 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   169.365    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.832   327.553    
                         clock uncertainty           -0.154   327.399    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)        0.029   327.428    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        327.428    
                         arrival time                        -169.365    
  -------------------------------------------------------------------
                         slack                                158.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.780%)  route 0.137ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/Q
                         net (fo=3, routed)           0.137     2.882    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821     3.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
                         clock pessimism             -0.707     2.638    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.071     2.709    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.929%)  route 0.141ns (50.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/Q
                         net (fo=3, routed)           0.141     2.887    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821     3.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                         clock pessimism             -0.707     2.638    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.075     2.713    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.249%)  route 0.145ns (50.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553     2.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     2.745 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/Q
                         net (fo=3, routed)           0.145     2.890    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C
                         clock pessimism             -0.707     2.639    
    SLICE_X47Y87         FDCE (Hold_fdce_C_D)         0.066     2.705    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.123%)  route 0.135ns (48.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553     2.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     2.745 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/Q
                         net (fo=3, routed)           0.135     2.879    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/C
                         clock pessimism             -0.726     2.620    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.072     2.692    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (52.994%)  route 0.145ns (47.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     2.769 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/Q
                         net (fo=3, routed)           0.145     2.914    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[26]
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/C
                         clock pessimism             -0.707     2.639    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.075     2.714    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.840%)  route 0.141ns (46.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     2.769 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/Q
                         net (fo=3, routed)           0.141     2.909    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[27]
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/C
                         clock pessimism             -0.707     2.639    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.070     2.709    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.842%)  route 0.128ns (40.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 163.348 - 160.000 ) 
    Source Clock Delay      (SCD):    2.608ns = ( 162.608 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   160.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   161.076 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   161.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   162.051 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.557   162.608    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X47Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.146   162.754 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/Q
                         net (fo=1, routed)           0.128   162.882    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[17]
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.045   162.927 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   162.927    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[18]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.825   163.348    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.624    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.099   162.723    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                       -162.723    
                         arrival time                         162.927    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.212%)  route 0.133ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     2.769 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/Q
                         net (fo=3, routed)           0.133     2.902    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C
                         clock pessimism             -0.725     2.621    
    SLICE_X47Y87         FDCE (Hold_fdce_C_D)         0.072     2.693    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.286%)  route 0.125ns (42.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 162.605 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   160.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   161.076 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   161.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   162.051 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   162.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.167   162.772 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/Q
                         net (fo=2, routed)           0.125   162.896    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[4]
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.740   162.605    
    SLICE_X46Y85         FDCE (Hold_fdce_C_D)         0.080   162.685    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                       -162.685    
                         arrival time                         162.896    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.725%)  route 0.174ns (55.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/Q
                         net (fo=3, routed)           0.174     2.920    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821     3.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C
                         clock pessimism             -0.707     2.638    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.070     2.708    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
Waveform(ns):       { 0.000 160.000 }
Period(ns):         320.000
Sources:            { EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         320.000     317.845    BUFGCTRL_X0Y0  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y88   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y88   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y88   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X48Y87   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       80.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.679ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.754ns  (logic 9.951ns (56.048%)  route 7.803ns (43.952%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.453 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.453    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.776 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.000    20.776    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[17]
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.776    
  -------------------------------------------------------------------
                         slack                                 80.679    

Slack (MET) :             80.783ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 9.847ns (55.789%)  route 7.803ns (44.211%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.453 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.453    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.672 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__3/O[0]
                         net (fo=1, routed)           0.000    20.672    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[16]
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.672    
  -------------------------------------------------------------------
                         slack                                 80.783    

Slack (MET) :             80.796ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.637ns  (logic 9.834ns (55.756%)  route 7.803ns (44.244%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.659 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[1]
                         net (fo=1, routed)           0.000    20.659    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[13]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.659    
  -------------------------------------------------------------------
                         slack                                 80.796    

Slack (MET) :             80.804ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.629ns  (logic 9.826ns (55.736%)  route 7.803ns (44.264%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.651 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[3]
                         net (fo=1, routed)           0.000    20.651    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[15]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.651    
  -------------------------------------------------------------------
                         slack                                 80.804    

Slack (MET) :             80.880ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.553ns  (logic 9.750ns (55.545%)  route 7.803ns (44.455%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.575 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[2]
                         net (fo=1, routed)           0.000    20.575    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[14]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.575    
  -------------------------------------------------------------------
                         slack                                 80.880    

Slack (MET) :             80.900ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 9.730ns (55.494%)  route 7.803ns (44.506%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.680 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.680    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.903 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804    17.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325    18.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442    19.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328    19.803 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.803    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.336 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.336    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.555 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    20.555    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[12]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/C
                         clock pessimism              0.129   102.847    
                         clock uncertainty           -1.500   101.346    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.455    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                         -20.555    
  -------------------------------------------------------------------
                         slack                                 80.900    

Slack (MET) :             80.950ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 9.724ns (55.372%)  route 7.837ns (44.628%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.724     3.018    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.224 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.226    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.744 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/P[8]
                         net (fo=2, routed)           1.513    10.257    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_n_97
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    10.381 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.381    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__1_i_3__1_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.931 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.045 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.045    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.159    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.381 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__4/O[0]
                         net (fo=2, routed)           0.988    12.369    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz120_in[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I2_O)        0.328    12.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838    14.535    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331    14.866 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.242 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.242    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.461 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116    17.577    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321    17.898 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380    19.278    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328    19.606 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.606    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.139 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.139    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.256 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.256    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.579 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.000    20.579    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[17]
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.479   102.658    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
                         clock pessimism              0.262   102.920    
                         clock uncertainty           -1.500   101.420    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109   101.529    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]
  -------------------------------------------------------------------
                         required time                        101.529    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                 80.950    

Slack (MET) :             80.978ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.454ns  (logic 9.478ns (54.302%)  route 7.976ns (45.698%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 102.717 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.695 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/O[2]
                         net (fo=10, routed)          1.992    17.687    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[6]
    SLICE_X62Y89         LUT3 (Prop_lut3_I2_O)        0.331    18.018 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_1/O
                         net (fo=2, routed)           1.428    19.446    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_1_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.331    19.777 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.777    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_5_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.153    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.476 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    20.476    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[9]
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.538   102.717    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/C
                         clock pessimism              0.129   102.846    
                         clock uncertainty           -1.500   101.345    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.109   101.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]
  -------------------------------------------------------------------
                         required time                        101.454    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                 80.978    

Slack (MET) :             80.986ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.446ns  (logic 9.470ns (54.281%)  route 7.976ns (45.719%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 102.717 - 100.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.728     3.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y28          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.228 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.230    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.748 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6/P[3]
                         net (fo=2, routed)           1.109     9.857    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__6_n_102
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.981 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.981    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__0_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.627 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.627    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__1_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.741 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.750    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__2_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           1.413    12.496    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz120_in[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.296    12.792 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024    14.816    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332    15.148 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.695 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/O[2]
                         net (fo=10, routed)          1.992    17.687    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[6]
    SLICE_X62Y89         LUT3 (Prop_lut3_I2_O)        0.331    18.018 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_1/O
                         net (fo=2, routed)           1.428    19.446    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_1_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.331    19.777 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.777    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_i_5_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.153    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.468 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    20.468    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[11]
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.538   102.717    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/C
                         clock pessimism              0.129   102.846    
                         clock uncertainty           -1.500   101.345    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.109   101.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]
  -------------------------------------------------------------------
                         required time                        101.454    
                         arrival time                         -20.468    
  -------------------------------------------------------------------
                         slack                                 80.986    

Slack (MET) :             81.054ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        17.457ns  (logic 9.620ns (55.106%)  route 7.837ns (44.894%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.724     3.018    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.224 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.226    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.744 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/P[8]
                         net (fo=2, routed)           1.513    10.257    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_n_97
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    10.381 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.381    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__1_i_3__1_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.931 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.045 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.045    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.159    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.381 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_inferred__0/i__carry__4/O[0]
                         net (fo=2, routed)           0.988    12.369    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz120_in[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I2_O)        0.328    12.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838    14.535    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331    14.866 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.242 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.242    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.461 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116    17.577    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321    17.898 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380    19.278    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328    19.606 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    19.606    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.139 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.139    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.256 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.256    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.475 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__3/O[0]
                         net (fo=1, routed)           0.000    20.475    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[16]
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.479   102.658    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
                         clock pessimism              0.262   102.920    
                         clock uncertainty           -1.500   101.420    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109   101.529    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]
  -------------------------------------------------------------------
                         required time                        101.529    
                         arrival time                         -20.475    
  -------------------------------------------------------------------
                         slack                                 81.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__6_i_16/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.545     0.881    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y75         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__6_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  EQ_27_band_i/eq_core_0/Rz13__6_i_16/Q
                         net (fo=1, routed)           0.189     1.210    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_i_1[1]
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.903     1.269    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/CLK
                         clock pessimism             -0.281     0.987    
    DSP48_X2Y31          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.053    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__4_i_9/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__4_i_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  EQ_27_band_i/eq_core_0/Rz13__4_i_9/Q
                         net (fo=1, routed)           0.189     1.222    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4_i_1[10]
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.915     1.281    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/CLK
                         clock pessimism             -0.281     0.999    
    DSP48_X2Y37          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.066     1.065    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__6_i_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.546     0.882    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y76         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__6_i_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  EQ_27_band_i/eq_core_0/Rz13__6_i_11/Q
                         net (fo=1, routed)           0.189     1.211    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_i_1[6]
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.903     1.269    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/CLK
                         clock pessimism             -0.281     0.987    
    DSP48_X2Y31          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.066     1.053    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__6_i_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.548     0.884    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y77         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__6_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  EQ_27_band_i/eq_core_0/Rz13__6_i_7/Q
                         net (fo=1, routed)           0.190     1.214    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_i_1[10]
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.903     1.269    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/CLK
                         clock pessimism             -0.281     0.987    
    DSP48_X2Y31          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.066     1.053    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__6_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.548     0.884    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y78         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__6_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  EQ_27_band_i/eq_core_0/Rz13__6_i_3/Q
                         net (fo=1, routed)           0.190     1.214    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_i_1[14]
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.903     1.269    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/CLK
                         clock pessimism             -0.281     0.987    
    DSP48_X2Y31          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                      0.066     1.053    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__5_i_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.546     0.882    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y76         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__5_i_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  EQ_27_band_i/eq_core_0/Rz13__5_i_11/Q
                         net (fo=1, routed)           0.190     1.212    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5_i_1[6]
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.900     1.266    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
                         clock pessimism             -0.281     0.984    
    DSP48_X2Y30          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.066     1.050    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__4_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X37Y94         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__4_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  EQ_27_band_i/eq_core_0/Rz13__4_i_3/Q
                         net (fo=1, routed)           0.214     1.246    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4_i_1[16]
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.915     1.281    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/CLK
                         clock pessimism             -0.264     1.016    
    DSP48_X2Y37          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                      0.066     1.082    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__5_i_15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.366%)  route 0.190ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.545     0.881    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X34Y75         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__5_i_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  EQ_27_band_i/eq_core_0/Rz13__5_i_15/Q
                         net (fo=1, routed)           0.190     1.234    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5_i_1[2]
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.900     1.266    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y30          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5/CLK
                         clock pessimism             -0.281     0.984    
    DSP48_X2Y30          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     1.050    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__5
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__6_i_14/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.927%)  route 0.241ns (63.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.545     0.881    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y75         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__6_i_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  EQ_27_band_i/eq_core_0/Rz13__6_i_14/Q
                         net (fo=1, routed)           0.241     1.262    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6_i_1[3]
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.903     1.269    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y31          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6/CLK
                         clock pessimism             -0.281     0.987    
    DSP48_X2Y31          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     1.053    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/Rz13__4_i_19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.568%)  route 0.245ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X35Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__4_i_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  EQ_27_band_i/eq_core_0/Rz13__4_i_19/Q
                         net (fo=1, routed)           0.245     1.278    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4_i_1[0]
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.915     1.281    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    DSP48_X2Y37          DSP48E1                                      r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4/CLK
                         clock pessimism             -0.281     0.999    
    DSP48_X2Y37          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.065    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__4
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y90    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y77    EQ_27_band_i/eq_core_0/Rz13__5_i_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y77    EQ_27_band_i/eq_core_0/Rz13__6_i_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y85    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      277.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             277.970ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            SDATA_O
                            (output port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Max at Slow Process Corner
  Requirement:            320.000ns  (VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@480.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        26.264ns  (logic 4.012ns (15.277%)  route 22.251ns (84.723%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -7.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 480.000 - 480.000 ) 
    Source Clock Delay      (SCD):    7.614ns = ( 167.614 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818   163.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419   163.531 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160   165.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.964 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.650   167.614    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.459   168.073 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/Q
                         net (fo=1, routed)          22.251   190.325    SDATA_O_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         3.553   193.878 r  SDATA_O_OBUF_inst/O
                         net (fo=0)                   0.000   193.878    SDATA_O
    Y8                                                                r  SDATA_O (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    480.000   480.000 f  
                         ideal clock network latency
                                                      0.000   480.000    
                         clock pessimism              0.000   480.000    
                         clock uncertainty           -0.152   479.848    
                         output delay                -8.000   471.848    
  -------------------------------------------------------------------
                         required time                        471.848    
                         arrival time                        -193.878    
  -------------------------------------------------------------------
                         slack                                277.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            SDATA_O
                            (output port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        11.660ns  (logic 1.400ns (12.005%)  route 10.261ns (87.995%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -12.000ns
  Clock Path Skew:        -2.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 160.000 - 160.000 ) 
    Source Clock Delay      (SCD):    2.606ns = ( 162.606 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   160.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   161.076 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   161.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   162.051 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.555   162.606    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.146   162.752 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/Q
                         net (fo=1, routed)          10.261   173.012    SDATA_O_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.254   174.266 r  SDATA_O_OBUF_inst/O
                         net (fo=0)                   0.000   174.266    SDATA_O
    Y8                                                                r  SDATA_O (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
                         ideal clock network latency
                                                      0.000   160.000    
                         clock pessimism              0.000   160.000    
                         clock uncertainty            0.152   160.152    
                         output delay                12.000   172.152    
  -------------------------------------------------------------------
                         required time                       -172.152    
                         arrival time                         174.266    
  -------------------------------------------------------------------
                         slack                                  2.114    





---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.580ns (22.708%)  route 1.974ns (77.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     8.068 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/Q
                         net (fo=1, routed)           1.090     9.158    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[20]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[20]_INST_0/O
                         net (fo=2, routed)           0.884    10.167    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[4]
    SLICE_X54Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.534    12.713    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X54Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[20]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.031    12.643    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[20]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.718ns (28.839%)  route 1.772ns (71.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.419     8.031 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/Q
                         net (fo=1, routed)           0.858     8.889    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[22]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.299     9.188 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[22]_INST_0/O
                         net (fo=2, routed)           0.914    10.102    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[6]
    SLICE_X54Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.533    12.712    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X54Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[22]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)       -0.028    12.645    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[22]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.580ns (25.175%)  route 1.724ns (74.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     8.068 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/Q
                         net (fo=1, routed)           1.090     9.158    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[20]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[20]_INST_0/O
                         net (fo=2, routed)           0.634     9.916    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[4]
    SLICE_X49Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X49Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)       -0.067    12.548    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.716ns (31.361%)  route 1.567ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.419     8.032 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[30]/Q
                         net (fo=1, routed)           0.575     8.607    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[30]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.297     8.904 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[30]_INST_0/O
                         net (fo=2, routed)           0.993     9.897    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[14]
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[30]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)       -0.043    12.572    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.718ns (32.272%)  route 1.507ns (67.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.419     8.031 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/Q
                         net (fo=1, routed)           0.858     8.889    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[22]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.299     9.188 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[22]_INST_0/O
                         net (fo=2, routed)           0.649     9.837    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[6]
    SLICE_X47Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.058    12.557    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.266%)  route 1.547ns (72.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     8.068 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/Q
                         net (fo=1, routed)           0.510     8.578    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[16]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.702 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[16]_INST_0/O
                         net (fo=2, routed)           1.038     9.740    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[0]
    SLICE_X55Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.533    12.712    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X55Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[16]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.067    12.606    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[16]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.718ns (35.327%)  route 1.314ns (64.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.419     8.032 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/Q
                         net (fo=1, routed)           0.436     8.469    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[26]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.768 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[26]_INST_0/O
                         net (fo=2, routed)           0.878     9.646    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[10]
    SLICE_X49Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X49Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[26]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)       -0.093    12.522    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[26]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.580ns (28.168%)  route 1.479ns (71.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     8.068 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/Q
                         net (fo=1, routed)           0.505     8.573    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[21]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.697 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[21]_INST_0/O
                         net (fo=2, routed)           0.974     9.672    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[5]
    SLICE_X45Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.476    12.655    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.067    12.549    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.715ns (35.245%)  route 1.314ns (64.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.419     8.032 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/Q
                         net (fo=1, routed)           0.581     8.614    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[27]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.296     8.910 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[27]_INST_0/O
                         net (fo=2, routed)           0.732     9.642    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[11]
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)       -0.092    12.523    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.718ns (35.345%)  route 1.313ns (64.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.419     8.032 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/Q
                         net (fo=1, routed)           0.641     8.674    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[31]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.299     8.973 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[31]_INST_0/O
                         net (fo=2, routed)           0.672     9.645    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[15]
    SLICE_X49Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X49Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)       -0.043    12.572    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  2.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.124ns (6.823%)  route 1.693ns (93.177%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.797     2.848    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.893    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[5]
    SLICE_X1Y25          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092     1.307    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.124ns (6.601%)  route 1.754ns (93.399%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.858     2.909    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.045     2.954 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.954    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[4]
    SLICE_X1Y25          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.107     1.322    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.190%)  route 0.208ns (52.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     2.746 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/Q
                         net (fo=1, routed)           0.086     2.831    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[17]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.045     2.876 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[17]_INST_0/O
                         net (fo=2, routed)           0.122     2.999    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[1]
    SLICE_X49Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X49Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C
                         clock pessimism             -0.030     1.158    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.070     1.228    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.173ns (8.454%)  route 1.873ns (91.546%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.775     2.826    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.871 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2/O
                         net (fo=5, routed)           0.202     3.073    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.049     3.122 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[9]_i_1/O
                         net (fo=1, routed)           0.000     3.122    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[9]
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.880     1.246    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[9]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.131     1.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.169ns (8.275%)  route 1.873ns (91.725%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.775     2.826    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.871 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2/O
                         net (fo=5, routed)           0.202     3.073    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.045     3.118 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[8]_i_1/O
                         net (fo=1, routed)           0.000     3.118    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[8]
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.880     1.246    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[8]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.121     1.337    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.169ns (8.311%)  route 1.864ns (91.689%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.775     2.826    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.871 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2/O
                         net (fo=5, routed)           0.193     3.064    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.045     3.109 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_1/O
                         net (fo=1, routed)           0.000     3.109    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[10]
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.091     1.306    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.172ns (8.174%)  route 1.932ns (91.826%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.775     2.826    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.871 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2/O
                         net (fo=5, routed)           0.261     3.132    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2_n_0
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.048     3.180 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     3.180    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[7]
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.880     1.246    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[7]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.131     1.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.840ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.169ns (8.043%)  route 1.932ns (91.957%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.775     2.826    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.871 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2/O
                         net (fo=5, routed)           0.261     3.132    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[10]_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.177 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     3.177    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[6]
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.880     1.246    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X0Y23          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[6]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.121     1.337    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.806%)  route 0.293ns (61.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.555     2.606    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y88         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/Q
                         net (fo=1, routed)           0.162     2.908    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[19]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.953 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[19]_INST_0/O
                         net (fo=2, routed)           0.132     3.085    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[3]
    SLICE_X47Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/C
                         clock pessimism             -0.030     1.158    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.070     1.228    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.076%)  route 0.330ns (63.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896     1.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.555     2.606    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y88         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/Q
                         net (fo=1, routed)           0.155     2.901    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[29]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.946 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           0.175     3.121    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[13]
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.823     1.189    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.071     1.230    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  1.891    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.642ns (10.057%)  route 5.742ns (89.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.713     3.007    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/Q
                         net (fo=1, routed)           1.701     5.226    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[30]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.350 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[30]_INST_0/O
                         net (fo=2, routed)           4.041     9.391    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[30]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.473    12.652    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/C
                         clock pessimism              0.000    12.652    
                         clock uncertainty           -1.508    11.144    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)       -0.067    11.077    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         11.077    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 0.642ns (10.213%)  route 5.644ns (89.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.713     3.007    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/Q
                         net (fo=1, routed)           1.701     5.226    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[30]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.350 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[30]_INST_0/O
                         net (fo=2, routed)           3.944     9.293    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[30]
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.474    12.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -1.508    11.145    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)       -0.061    11.084    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.670ns (11.159%)  route 5.334ns (88.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.713     3.007    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/Q
                         net (fo=1, routed)           1.713     5.238    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[29]
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.152     5.390 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           3.621     9.011    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[29]
    SLICE_X43Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.474    12.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X43Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[29]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -1.508    11.145    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)       -0.283    10.862    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.642ns (10.452%)  route 5.500ns (89.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.711     3.005    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/Q
                         net (fo=1, routed)           1.692     5.215    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[16]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.339 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[16]_INST_0/O
                         net (fo=2, routed)           3.808     9.147    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[16]
    SLICE_X46Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.476    12.655    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -1.508    11.147    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)       -0.031    11.116    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.642ns (10.472%)  route 5.489ns (89.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.711     3.005    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/Q
                         net (fo=1, routed)           1.692     5.215    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[16]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.339 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[16]_INST_0/O
                         net (fo=2, routed)           3.796     9.136    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[16]
    SLICE_X46Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.476    12.655    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[16]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -1.508    11.147    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)       -0.028    11.119    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[16]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.670ns (11.455%)  route 5.179ns (88.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.713     3.007    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/Q
                         net (fo=1, routed)           1.713     5.238    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[29]
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.152     5.390 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           3.466     8.856    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[29]
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.474    12.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -1.508    11.145    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)       -0.283    10.862    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.638ns (11.025%)  route 5.149ns (88.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.712     3.006    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/Q
                         net (fo=1, routed)           1.425     4.949    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[23]
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.120     5.069 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[23]_INST_0/O
                         net (fo=2, routed)           3.724     8.793    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[23]
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.476    12.655    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[23]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -1.508    11.147    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)       -0.261    10.886    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[23]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.642ns (10.778%)  route 5.315ns (89.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.711     3.005    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/Q
                         net (fo=1, routed)           1.668     5.191    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[15]
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.315 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[15]_INST_0/O
                         net (fo=2, routed)           3.646     8.962    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[15]
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.476    12.655    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -1.508    11.147    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)       -0.081    11.066    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.638ns (11.070%)  route 5.125ns (88.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.712     3.006    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/Q
                         net (fo=1, routed)           1.425     4.949    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[23]
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.120     5.069 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[23]_INST_0/O
                         net (fo=2, routed)           3.700     8.769    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[23]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.474    12.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -1.508    11.145    
    SLICE_X45Y87         FDRE (Setup_fdre_C_D)       -0.270    10.875    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.668ns (11.619%)  route 5.081ns (88.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.712     3.006    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/Q
                         net (fo=1, routed)           1.362     4.886    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[25]
    SLICE_X45Y89         LUT3 (Prop_lut3_I0_O)        0.150     5.036 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[25]_INST_0/O
                         net (fo=2, routed)           3.720     8.755    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[25]
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.475    12.654    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/C
                         clock pessimism              0.000    12.654    
                         clock uncertainty           -1.508    11.146    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)       -0.264    10.882    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.209ns (9.808%)  route 1.922ns (90.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/Q
                         net (fo=1, routed)           0.375     1.432    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[30]
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[30]_INST_0/O
                         net (fo=2, routed)           1.547     3.024    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[30]
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.820     1.186    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.508     2.694    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.070     2.764    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.210ns (10.285%)  route 1.832ns (89.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/Q
                         net (fo=1, routed)           0.381     1.436    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[22]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.046     1.482 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[22]_INST_0/O
                         net (fo=2, routed)           1.451     2.934    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[22]
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.508     2.696    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)        -0.027     2.669    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.208ns (10.014%)  route 1.869ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/Q
                         net (fo=1, routed)           0.407     1.464    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[31]
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.044     1.508 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[31]_INST_0/O
                         net (fo=2, routed)           1.462     2.970    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[31]
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.820     1.186    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[31]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.508     2.694    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.010     2.704    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.210ns (10.247%)  route 1.839ns (89.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/Q
                         net (fo=1, routed)           0.381     1.436    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[22]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.046     1.482 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[22]_INST_0/O
                         net (fo=2, routed)           1.459     2.941    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[22]
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[22]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.508     2.696    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)        -0.027     2.669    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.208ns (10.017%)  route 1.868ns (89.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/Q
                         net (fo=1, routed)           0.407     1.464    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[31]
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.044     1.508 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[31]_INST_0/O
                         net (fo=2, routed)           1.461     2.969    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[31]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.819     1.185    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.508     2.693    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.004     2.697    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.207ns (9.934%)  route 1.877ns (90.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[24]/Q
                         net (fo=1, routed)           0.473     1.528    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[24]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     1.571 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[24]_INST_0/O
                         net (fo=2, routed)           1.404     2.975    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[24]
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[24]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.508     2.696    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.007     2.703    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.207ns (9.929%)  route 1.878ns (90.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y89         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[23]/Q
                         net (fo=1, routed)           0.472     1.528    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[23]
    SLICE_X43Y89         LUT3 (Prop_lut3_I2_O)        0.043     1.571 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[23]_INST_0/O
                         net (fo=2, routed)           1.405     2.976    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[23]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.820     1.186    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.508     2.694    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.005     2.699    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.209ns (9.715%)  route 1.942ns (90.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.557     0.893    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/Q
                         net (fo=1, routed)           0.375     1.432    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[30]
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[30]_INST_0/O
                         net (fo=2, routed)           1.567     3.044    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[30]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.819     1.185    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.508     2.693    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.070     2.763    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.209ns (9.795%)  route 1.925ns (90.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.556     0.892    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[20]/Q
                         net (fo=1, routed)           0.416     1.471    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[20]
    SLICE_X43Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.516 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[20]_INST_0/O
                         net (fo=2, routed)           1.509     3.025    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[20]
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.822     1.188    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[20]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.508     2.696    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.047     2.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.209ns (9.756%)  route 1.933ns (90.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.555     0.891    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y87         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[15]/Q
                         net (fo=1, routed)           0.377     1.432    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[15]
    SLICE_X43Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/m_axis_tdata[15]_INST_0/O
                         net (fo=2, routed)           1.556     3.033    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_tdata[15]
    SLICE_X46Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.823     1.189    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[15]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.508     2.697    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.052     2.749    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      157.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       48.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.341ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.513ns (16.432%)  route 2.611ns (83.567%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 322.604 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.611   165.068    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.124 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   165.124    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                         clock pessimism              0.000   322.604    
                         clock uncertainty           -0.152   322.452    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.466    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        322.466    
                         arrival time                        -165.124    
  -------------------------------------------------------------------
                         slack                                157.341    

Slack (MET) :             157.368ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.513ns (16.464%)  route 2.605ns (83.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 322.605 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.605   165.062    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X46Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.118 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000   165.118    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/C
                         clock pessimism              0.000   322.605    
                         clock uncertainty           -0.152   322.453    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.034   322.487    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        322.487    
                         arrival time                        -165.118    
  -------------------------------------------------------------------
                         slack                                157.368    

Slack (MET) :             157.380ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.513ns (16.520%)  route 2.594ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 322.605 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.594   165.052    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X46Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.108 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000   165.108    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[26]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/C
                         clock pessimism              0.000   322.605    
                         clock uncertainty           -0.152   322.453    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.035   322.488    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        322.488    
                         arrival time                        -165.108    
  -------------------------------------------------------------------
                         slack                                157.380    

Slack (MET) :             157.415ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.513ns (16.832%)  route 2.537ns (83.167%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 322.604 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.537   164.994    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.050 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   165.050    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C
                         clock pessimism              0.000   322.604    
                         clock uncertainty           -0.152   322.452    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.466    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        322.466    
                         arrival time                        -165.050    
  -------------------------------------------------------------------
                         slack                                157.415    

Slack (MET) :             157.419ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.513ns (16.851%)  route 2.533ns (83.148%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 322.605 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.533   164.991    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.056   165.047 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   165.047    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[18]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/C
                         clock pessimism              0.000   322.605    
                         clock uncertainty           -0.152   322.453    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.013   322.466    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        322.466    
                         arrival time                        -165.047    
  -------------------------------------------------------------------
                         slack                                157.419    

Slack (MET) :             157.420ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.513ns (16.864%)  route 2.531ns (83.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 322.604 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.531   164.988    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.044 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000   165.044    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/C
                         clock pessimism              0.000   322.604    
                         clock uncertainty           -0.152   322.452    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.013   322.465    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        322.465    
                         arrival time                        -165.044    
  -------------------------------------------------------------------
                         slack                                157.420    

Slack (MET) :             157.420ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.513ns (16.858%)  route 2.532ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 322.604 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.532   164.989    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.045 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000   165.045    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C
                         clock pessimism              0.000   322.604    
                         clock uncertainty           -0.152   322.452    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.466    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        322.466    
                         arrival time                        -165.045    
  -------------------------------------------------------------------
                         slack                                157.420    

Slack (MET) :             157.421ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.513ns (16.857%)  route 2.532ns (83.143%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 322.605 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.532   164.990    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.056   165.046 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   165.046    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
                         clock pessimism              0.000   322.605    
                         clock uncertainty           -0.152   322.453    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.014   322.467    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        322.467    
                         arrival time                        -165.046    
  -------------------------------------------------------------------
                         slack                                157.421    

Slack (MET) :             157.435ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.513ns (16.946%)  route 2.516ns (83.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 322.604 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.516   164.974    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.030 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   165.030    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.000   322.604    
                         clock uncertainty           -0.152   322.452    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)        0.013   322.465    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        322.465    
                         arrival time                        -165.030    
  -------------------------------------------------------------------
                         slack                                157.435    

Slack (MET) :             157.441ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.513ns (16.969%)  route 2.512ns (83.031%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 322.605 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.512   164.970    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.056   165.026 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000   165.026    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C
                         clock pessimism              0.000   322.605    
                         clock uncertainty           -0.152   322.453    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.014   322.467    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        322.467    
                         arrival time                        -165.026    
  -------------------------------------------------------------------
                         slack                                157.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.347ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.531ns (28.444%)  route 3.851ns (71.556%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.851    56.282    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.100    56.382 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    56.382    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
                         clock pessimism              0.000     7.613    
                         clock uncertainty            0.152     7.766    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.270     8.036    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.036    
                         arrival time                          56.382    
  -------------------------------------------------------------------
                         slack                                 48.347    

Slack (MET) :             48.508ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.531ns (27.317%)  route 4.073ns (72.683%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.073    56.504    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X46Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.604 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    56.604    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
                         clock pessimism              0.000     7.613    
                         clock uncertainty            0.152     7.766    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.331     8.097    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.097    
                         arrival time                          56.604    
  -------------------------------------------------------------------
                         slack                                 48.508    

Slack (MET) :             48.511ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.531ns (27.302%)  route 4.076ns (72.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.076    56.507    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X46Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.607 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    56.607    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[27]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/C
                         clock pessimism              0.000     7.613    
                         clock uncertainty            0.152     7.766    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.331     8.097    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -8.097    
                         arrival time                          56.607    
  -------------------------------------------------------------------
                         slack                                 48.511    

Slack (MET) :             48.529ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.531ns (27.524%)  route 4.031ns (72.476%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.031    56.462    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y84         LUT5 (Prop_lut5_I0_O)        0.100    56.562 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    56.562    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.647     7.611    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y84         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/C
                         clock pessimism              0.000     7.611    
                         clock uncertainty            0.152     7.764    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.270     8.034    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -8.034    
                         arrival time                          56.562    
  -------------------------------------------------------------------
                         slack                                 48.529    

Slack (MET) :             48.529ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.531ns (27.529%)  route 4.030ns (72.471%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.030    56.461    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y84         LUT5 (Prop_lut5_I0_O)        0.100    56.561 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    56.561    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[21]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.647     7.611    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y84         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/C
                         clock pessimism              0.000     7.611    
                         clock uncertainty            0.152     7.764    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.269     8.033    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -8.033    
                         arrival time                          56.561    
  -------------------------------------------------------------------
                         slack                                 48.529    

Slack (MET) :             48.610ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.531ns (27.121%)  route 4.114ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.114    56.545    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y86         LUT3 (Prop_lut3_I0_O)        0.100    56.645 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    56.645    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1_n_0
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/C
                         clock pessimism              0.000     7.613    
                         clock uncertainty            0.152     7.766    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.269     8.035    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.035    
                         arrival time                          56.645    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.619ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.531ns (27.086%)  route 4.121ns (72.914%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.121    56.552    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.652 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    56.652    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.000     7.612    
                         clock uncertainty            0.152     7.765    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.269     8.034    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.034    
                         arrival time                          56.652    
  -------------------------------------------------------------------
                         slack                                 48.619    

Slack (MET) :             48.633ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.531ns (27.015%)  route 4.136ns (72.985%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.136    56.567    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.667 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    56.667    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/C
                         clock pessimism              0.000     7.612    
                         clock uncertainty            0.152     7.765    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.269     8.034    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -8.034    
                         arrival time                          56.667    
  -------------------------------------------------------------------
                         slack                                 48.633    

Slack (MET) :             48.634ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.531ns (27.006%)  route 4.138ns (72.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.138    56.569    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.669 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    56.669    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.612    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C
                         clock pessimism              0.000     7.612    
                         clock uncertainty            0.152     7.765    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.270     8.035    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.035    
                         arrival time                          56.669    
  -------------------------------------------------------------------
                         slack                                 48.634    

Slack (MET) :             48.646ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.531ns (26.943%)  route 4.151ns (73.057%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.151    56.582    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.100    56.682 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    56.682    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C
                         clock pessimism              0.000     7.613    
                         clock uncertainty            0.152     7.766    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.271     8.037    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -8.037    
                         arrival time                          56.682    
  -------------------------------------------------------------------
                         slack                                 48.646    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            4  Failing Endpoints,  Worst Slack       -0.244ns,  Total Violation       -0.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        14.070ns  (logic 0.718ns (5.103%)  route 13.352ns (94.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 152.942 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.648   152.942    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.419   153.361 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[27]/Q
                         net (fo=1, routed)          13.352   166.713    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][27]
    SLICE_X42Y88         LUT5 (Prop_lut5_I2_O)        0.299   167.012 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000   167.012    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[27]
    SLICE_X42Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.082   166.768    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        166.768    
                         arrival time                        -167.012    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.932ns  (logic 0.580ns (4.163%)  route 13.352ns (95.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 152.943 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.649   152.943    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456   153.399 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[15]/Q
                         net (fo=1, routed)          13.352   166.751    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][15]
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124   166.875 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   166.875    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[15]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.035   166.721    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        166.721    
                         arrival time                        -166.875    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.895ns  (logic 0.580ns (4.174%)  route 13.315ns (95.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 152.943 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.649   152.943    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456   153.399 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/Q
                         net (fo=1, routed)          13.315   166.714    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][18]
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124   166.838 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   166.838    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[18]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y90         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.034   166.720    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        166.720    
                         arrival time                        -166.838    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.861ns  (logic 0.580ns (4.184%)  route 13.281ns (95.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 152.942 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.648   152.942    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456   153.398 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[19]/Q
                         net (fo=1, routed)          13.281   166.679    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][19]
    SLICE_X43Y88         LUT5 (Prop_lut5_I2_O)        0.124   166.803 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000   166.803    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[19]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)        0.032   166.718    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        166.718    
                         arrival time                        -166.803    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.698ns  (logic 0.580ns (4.234%)  route 13.118ns (95.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.725ns = ( 166.725 - 160.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 152.941 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647   152.941    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456   153.397 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[28]/Q
                         net (fo=1, routed)          13.118   166.515    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][28]
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124   166.639 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000   166.639    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[28]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.725    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.840    
                         clock uncertainty           -0.154   166.685    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.032   166.717    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        166.717    
                         arrival time                        -166.639    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.636ns  (logic 0.716ns (5.251%)  route 12.920ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 152.942 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.648   152.942    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.419   153.361 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[26]/Q
                         net (fo=1, routed)          12.920   166.281    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][26]
    SLICE_X43Y88         LUT5 (Prop_lut5_I2_O)        0.297   166.578 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000   166.578    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[26]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)        0.035   166.721    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        166.721    
                         arrival time                        -166.578    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.528ns  (logic 0.580ns (4.287%)  route 12.948ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.725ns = ( 166.725 - 160.000 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 152.940 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.646   152.940    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456   153.396 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/Q
                         net (fo=1, routed)          12.948   166.344    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][31]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124   166.468 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000   166.468    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[31]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.725    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.840    
                         clock uncertainty           -0.154   166.685    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.035   166.720    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        166.720    
                         arrival time                        -166.468    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.476ns  (logic 0.580ns (4.304%)  route 12.896ns (95.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.725ns = ( 166.725 - 160.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 152.941 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647   152.941    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456   153.397 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/Q
                         net (fo=1, routed)          12.896   166.293    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][29]
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.124   166.417 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000   166.417    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[29]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.725    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.840    
                         clock uncertainty           -0.154   166.685    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.034   166.719    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        166.719    
                         arrival time                        -166.417    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.443ns  (logic 0.580ns (4.315%)  route 12.863ns (95.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 152.941 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647   152.941    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456   153.397 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[23]/Q
                         net (fo=1, routed)          12.863   166.260    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][23]
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.124   166.384 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000   166.384    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[23]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y89         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)        0.034   166.720    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        166.720    
                         arrival time                        -166.384    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        13.383ns  (logic 0.580ns (4.334%)  route 12.803ns (95.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.726ns = ( 166.726 - 160.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 152.942 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.648   152.942    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456   153.398 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[20]/Q
                         net (fo=1, routed)          12.803   166.201    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][20]
    SLICE_X43Y88         LUT5 (Prop_lut5_I2_O)        0.124   166.325 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   166.325    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[20]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.479   166.726    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.841    
                         clock uncertainty           -0.154   166.686    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)        0.034   166.720    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        166.720    
                         arrival time                        -166.325    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.141ns (3.579%)  route 3.799ns (96.421%))
  Logic Levels:           0  
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.089 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/Q
                         net (fo=13, routed)          3.799     4.887    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/lrclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821     3.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                         clock pessimism             -0.030     3.314    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.060     3.374    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.186ns (4.179%)  route 4.265ns (95.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612     0.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.089 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/Q
                         net (fo=13, routed)          4.265     5.354    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[1]
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045     5.399 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_i_1/O
                         net (fo=1, routed)           0.000     5.399    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821     3.344    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                         clock pessimism             -0.030     3.314    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.120     3.434    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           5.399    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.147ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.571ns  (logic 0.186ns (4.069%)  route 4.385ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 163.347 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.217   165.478    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X42Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.317    
    SLICE_X42Y88         FDRE (Hold_fdre_C_R)         0.013   163.330    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                       -163.330    
                         arrival time                         165.478    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.557ns  (logic 0.186ns (4.081%)  route 4.371ns (95.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 163.345 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.204   165.464    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822   163.345    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.315    
    SLICE_X43Y87         FDRE (Hold_fdre_C_R)        -0.011   163.304    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                       -163.304    
                         arrival time                         165.464    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.557ns  (logic 0.186ns (4.081%)  route 4.371ns (95.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 163.345 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.204   165.464    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822   163.345    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.315    
    SLICE_X43Y87         FDRE (Hold_fdre_C_R)        -0.011   163.304    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                       -163.304    
                         arrival time                         165.464    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.557ns  (logic 0.186ns (4.081%)  route 4.371ns (95.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 163.345 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.204   165.464    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822   163.345    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.315    
    SLICE_X43Y87         FDRE (Hold_fdre_C_R)        -0.011   163.304    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                       -163.304    
                         arrival time                         165.464    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.557ns  (logic 0.186ns (4.081%)  route 4.371ns (95.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 163.345 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.204   165.464    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822   163.345    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.315    
    SLICE_X43Y87         FDRE (Hold_fdre_C_R)        -0.011   163.304    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                       -163.304    
                         arrival time                         165.464    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.571ns  (logic 0.186ns (4.069%)  route 4.385ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 163.347 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.217   165.478    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.317    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.011   163.306    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                       -163.306    
                         arrival time                         165.478    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.571ns  (logic 0.186ns (4.069%)  route 4.385ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 163.347 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.217   165.478    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.317    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.011   163.306    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                       -163.306    
                         arrival time                         165.478    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        4.571ns  (logic 0.186ns (4.069%)  route 4.385ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 163.347 - 160.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 160.907 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571   160.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141   161.048 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.168   165.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045   165.260 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          0.217   165.478    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.347    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X43Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.317    
    SLICE_X43Y88         FDRE (Hold_fdre_C_R)        -0.011   163.306    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                       -163.306    
                         arrival time                         165.478    
  -------------------------------------------------------------------
                         slack                                  2.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          704  Failing Endpoints,  Worst Slack      -10.908ns,  Total Violation    -6090.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.908ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.965ns  (logic 10.053ns (53.009%)  route 8.912ns (46.991%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.844 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   111.844    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   112.167 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.000   112.167    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[17]
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.479   102.658    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/C
                         clock pessimism              0.000   102.658    
                         clock uncertainty           -1.508   101.150    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109   101.259    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]
  -------------------------------------------------------------------
                         required time                        101.259    
                         arrival time                        -112.167    
  -------------------------------------------------------------------
                         slack                                -10.908    

Slack (VIOLATED) :        -10.818ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.935ns  (logic 10.216ns (53.953%)  route 8.719ns (46.047%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.345    95.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    98.854 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    98.856    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.374 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[0]
                         net (fo=2, routed)           1.200   101.575    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2_n_105
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.124   101.699 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.699    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.249 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.249    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.363    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.477    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.591    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.925 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__3/O[1]
                         net (fo=2, routed)           0.901   103.825    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz12[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.328   104.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024   106.178    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332   106.510 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   106.510    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.042 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   107.042    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   107.265 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804   109.069    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325   109.394 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442   110.836    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328   111.164 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.164    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.697    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.814 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   111.814    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   112.137 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.000   112.137    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[17]
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/C
                         clock pessimism              0.000   102.718    
                         clock uncertainty           -1.508   101.210    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.109   101.319    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                        -112.137    
  -------------------------------------------------------------------
                         slack                                -10.818    

Slack (VIOLATED) :        -10.804ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.861ns  (logic 9.949ns (52.750%)  route 8.912ns (47.250%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.844 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   111.844    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   112.063 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__3/O[0]
                         net (fo=1, routed)           0.000   112.063    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[16]
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.479   102.658    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/C
                         clock pessimism              0.000   102.658    
                         clock uncertainty           -1.508   101.150    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109   101.259    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]
  -------------------------------------------------------------------
                         required time                        101.259    
                         arrival time                        -112.063    
  -------------------------------------------------------------------
                         slack                                -10.804    

Slack (VIOLATED) :        -10.792ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.848ns  (logic 9.936ns (52.717%)  route 8.912ns (47.283%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   112.050 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/O[1]
                         net (fo=1, routed)           0.000   112.050    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[13]
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.478   102.657    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]/C
                         clock pessimism              0.000   102.657    
                         clock uncertainty           -1.508   101.149    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.109   101.258    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                        -112.050    
  -------------------------------------------------------------------
                         slack                                -10.792    

Slack (VIOLATED) :        -10.784ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.840ns  (logic 9.928ns (52.697%)  route 8.912ns (47.303%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   112.042 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/O[3]
                         net (fo=1, routed)           0.000   112.042    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[15]
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.478   102.657    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]/C
                         clock pessimism              0.000   102.657    
                         clock uncertainty           -1.508   101.149    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.109   101.258    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                        -112.042    
  -------------------------------------------------------------------
                         slack                                -10.784    

Slack (VIOLATED) :        -10.714ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.831ns  (logic 10.112ns (53.698%)  route 8.719ns (46.302%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.345    95.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    98.854 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    98.856    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.374 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[0]
                         net (fo=2, routed)           1.200   101.575    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2_n_105
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.124   101.699 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.699    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.249 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.249    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.363    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.477    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.591    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.925 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__3/O[1]
                         net (fo=2, routed)           0.901   103.825    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz12[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.328   104.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024   106.178    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332   106.510 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   106.510    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.042 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   107.042    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   107.265 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804   109.069    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325   109.394 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442   110.836    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328   111.164 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.164    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.697    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.814 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   111.814    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   112.033 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__3/O[0]
                         net (fo=1, routed)           0.000   112.033    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[16]
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/C
                         clock pessimism              0.000   102.718    
                         clock uncertainty           -1.508   101.210    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.109   101.319    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                        -112.033    
  -------------------------------------------------------------------
                         slack                                -10.714    

Slack (VIOLATED) :        -10.708ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.764ns  (logic 9.852ns (52.505%)  route 8.912ns (47.495%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   111.966 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/O[2]
                         net (fo=1, routed)           0.000   111.966    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[14]
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.478   102.657    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]/C
                         clock pessimism              0.000   102.657    
                         clock uncertainty           -1.508   101.149    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.109   101.258    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                        -111.966    
  -------------------------------------------------------------------
                         slack                                -10.708    

Slack (VIOLATED) :        -10.701ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.818ns  (logic 10.099ns (53.666%)  route 8.719ns (46.334%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.345    95.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    98.854 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    98.856    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.374 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[0]
                         net (fo=2, routed)           1.200   101.575    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2_n_105
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.124   101.699 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.699    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.249 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.249    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.363    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.477    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.591    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.925 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__3/O[1]
                         net (fo=2, routed)           0.901   103.825    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz12[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.328   104.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024   106.178    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332   106.510 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   106.510    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.042 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   107.042    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   107.265 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804   109.069    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325   109.394 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442   110.836    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328   111.164 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.164    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.697    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   112.020 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[1]
                         net (fo=1, routed)           0.000   112.020    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[13]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/C
                         clock pessimism              0.000   102.718    
                         clock uncertainty           -1.508   101.210    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.319    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                        -112.020    
  -------------------------------------------------------------------
                         slack                                -10.701    

Slack (VIOLATED) :        -10.693ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.810ns  (logic 10.091ns (53.647%)  route 8.719ns (46.353%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 102.718 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.345    95.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    98.854 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    98.856    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.374 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/P[0]
                         net (fo=2, routed)           1.200   101.575    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2_n_105
    SLICE_X80Y88         LUT2 (Prop_lut2_I0_O)        0.124   101.699 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.699    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_i_3_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.249 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.249    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.363    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__0_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.477    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__1_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.591    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.925 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13_carry__3/O[1]
                         net (fo=2, routed)           0.901   103.825    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz12[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.328   104.153 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4/O
                         net (fo=2, routed)           2.024   106.178    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_4_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.332   106.510 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   106.510    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_i_8_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.042 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   107.042    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   107.265 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/O[0]
                         net (fo=10, routed)          1.804   109.069    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[8]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.325   109.394 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.442   110.836    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.328   111.164 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.164    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_7_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.697 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.697    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   112.012 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/O[3]
                         net (fo=1, routed)           0.000   112.012    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1[15]
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.539   102.718    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X62Y91         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/C
                         clock pessimism              0.000   102.718    
                         clock uncertainty           -1.508   101.210    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   101.319    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                        -112.012    
  -------------------------------------------------------------------
                         slack                                -10.693    

Slack (VIOLATED) :        -10.688ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        18.744ns  (logic 9.832ns (52.455%)  route 8.912ns (47.545%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 93.202 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.908    93.202    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.456    93.658 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=5, routed)           1.664    95.322    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    99.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/PCOUT[47]
                         net (fo=1, routed)           0.002    99.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   100.693 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/P[0]
                         net (fo=2, routed)           0.946   101.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124   101.762 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3/O
                         net (fo=1, routed)           0.000   101.762    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_i_3_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry/CO[3]
                         net (fo=1, routed)           0.000   102.312    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.426 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.426    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__0_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.540 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.540    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.654 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.654    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.768 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.768    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   102.990 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13_carry__4/O[0]
                         net (fo=2, routed)           0.966   103.957    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz12[6]
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.328   104.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1/O
                         net (fo=2, routed)           1.838   106.123    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.331   106.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   106.454    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_i_5_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   106.830 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   106.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.049 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/O[0]
                         net (fo=10, routed)          2.116   109.165    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0_0[8]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.321   109.486 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3/O
                         net (fo=2, routed)           1.380   110.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_3_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.328   111.194 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000   111.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.727 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   111.727    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.946 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1__0_carry__2/O[0]
                         net (fo=1, routed)           0.000   111.946    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out1[12]
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   101.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         1.478   102.657    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/iir_clk
    SLICE_X34Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]/C
                         clock pessimism              0.000   102.657    
                         clock uncertainty           -1.508   101.149    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.109   101.258    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                        -111.946    
  -------------------------------------------------------------------
                         slack                                -10.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__5_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.388ns (19.300%)  route 1.622ns (80.700%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.900 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/O[0]
                         net (fo=10, routed)          0.000     2.900    EQ_27_band_i/eq_core_0/inst_n_60
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__5_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.823     1.189    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__5_i_1/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.508     2.697    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.130     2.827    EQ_27_band_i/eq_core_0/Rz13__5_i_1
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.401ns (19.819%)  route 1.622ns (80.181%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.913 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/O[2]
                         net (fo=8, routed)           0.000     2.913    EQ_27_band_i/eq_core_0/inst_n_58
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.823     1.189    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_18/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.508     2.697    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.130     2.827    EQ_27_band_i/eq_core_0/Rz13__3_i_18
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_19/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.424ns (20.720%)  route 1.622ns (79.280%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.936 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/O[1]
                         net (fo=9, routed)           0.000     2.936    EQ_27_band_i/eq_core_0/inst_n_59
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.823     1.189    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_19/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.508     2.697    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.130     2.827    EQ_27_band_i/eq_core_0/Rz13__3_i_19
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_17/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.426ns (20.797%)  route 1.622ns (79.203%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.938 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/O[3]
                         net (fo=8, routed)           0.000     2.938    EQ_27_band_i/eq_core_0/inst_n_57
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.823     1.189    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_17/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.508     2.697    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.130     2.827    EQ_27_band_i/eq_core_0/Rz13__3_i_17
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_16/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.428ns (20.874%)  route 1.622ns (79.126%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.887 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.887    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.940 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__4/O[0]
                         net (fo=8, routed)           0.000     2.940    EQ_27_band_i/eq_core_0/inst_n_56
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.824     1.190    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_16/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            1.508     2.698    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.130     2.828    EQ_27_band_i/eq_core_0/Rz13__3_i_16
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_14/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.441ns (21.373%)  route 1.622ns (78.627%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.887 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.887    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.953 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__4/O[2]
                         net (fo=8, routed)           0.000     2.953    EQ_27_band_i/eq_core_0/inst_n_54
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.824     1.190    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_14/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            1.508     2.698    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.130     2.828    EQ_27_band_i/eq_core_0/Rz13__3_i_14
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Lz13__5_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.512ns (24.977%)  route 1.538ns (75.023%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.574     0.910    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X55Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/Q
                         net (fo=2, routed)           1.538     2.588    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Q[1]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.045     2.633 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.633    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_i_6_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.788 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.827 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.827    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.866 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.905 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.905    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.959 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__3/O[0]
                         net (fo=10, routed)          0.000     2.959    EQ_27_band_i/eq_core_0/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[16]
    SLICE_X64Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Lz13__5_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.847     1.213    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X64Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Lz13__5_i_1/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            1.508     2.721    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.102     2.823    EQ_27_band_i/eq_core_0/Lz13__5_i_1
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Lz13__3_i_18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.523ns (25.378%)  route 1.538ns (74.622%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.574     0.910    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X55Y88         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/Q
                         net (fo=2, routed)           1.538     2.588    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Q[1]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.045     2.633 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.633    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_i_6_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.788 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.827 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.827    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.866 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.866    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.905 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.905    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.970 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz10__1_carry__3/O[2]
                         net (fo=8, routed)           0.000     2.970    EQ_27_band_i/eq_core_0/eq_core_v1_0_S00_AXI_inst/p_0_in1_in[18]
    SLICE_X64Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Lz13__3_i_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.847     1.213    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X64Y92         FDRE                                         r  EQ_27_band_i/eq_core_0/Lz13__3_i_18/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            1.508     2.721    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.102     2.823    EQ_27_band_i/eq_core_0/Lz13__3_i_18
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_15/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.464ns (22.240%)  route 1.622ns (77.760%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.887 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.887    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.976 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__4/O[1]
                         net (fo=8, routed)           0.000     2.976    EQ_27_band_i/eq_core_0/inst_n_55
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.824     1.190    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_15/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            1.508     2.698    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.130     2.828    EQ_27_band_i/eq_core_0/Rz13__3_i_15
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/Rz13__3_i_13/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.466ns (22.314%)  route 1.622ns (77.686%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X48Y90         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=2, routed)           1.622     2.653    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_reg[31][11]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.698 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.698    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.807 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.807    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.847 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.847    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.887 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.887    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.978 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz10__1_carry__4/O[3]
                         net (fo=8, routed)           0.000     2.978    EQ_27_band_i/eq_core_0/inst_n_53
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=358, routed)         0.824     1.190    EQ_27_band_i/eq_core_0/iir_clk
    SLICE_X36Y93         FDRE                                         r  EQ_27_band_i/eq_core_0/Rz13__3_i_13/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            1.508     2.698    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.130     2.828    EQ_27_band_i/eq_core_0/Rz13__3_i_13
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      156.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack      160.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.372ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.773ns (26.647%)  route 2.128ns (73.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          1.298    10.514    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X52Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X52Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                156.372    

Slack (MET) :             156.372ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.773ns (26.647%)  route 2.128ns (73.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          1.298    10.514    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X52Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X52Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                156.372    

Slack (MET) :             156.372ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.773ns (26.647%)  route 2.128ns (73.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          1.298    10.514    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X52Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X52Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                156.372    

Slack (MET) :             156.685ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X51Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X51Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.685    

Slack (MET) :             156.685ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X51Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X51Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.685    

Slack (MET) :             156.685ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X51Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X51Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.685    

Slack (MET) :             156.685ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[32]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X51Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[32]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X51Y85         FDCE (Recov_fdce_C_CLR)     -0.402   166.886    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[32]
  -------------------------------------------------------------------
                         required time                        166.886    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.685    

Slack (MET) :             156.773ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X50Y85         FDCE (Recov_fdce_C_CLR)     -0.314   166.974    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                        166.974    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.773    

Slack (MET) :             156.773ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X50Y85         FDCE (Recov_fdce_C_CLR)     -0.314   166.974    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                        166.974    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.773    

Slack (MET) :             156.773ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[27]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.773ns (29.878%)  route 1.814ns (70.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 166.711 - 160.000 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.419     3.531 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           2.160     5.691    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.964 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.613    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X42Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     8.091 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.830     8.921    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.295     9.216 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.985    10.201    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   162.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   163.159 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   165.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   165.247 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   166.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.731   167.442    
                         clock uncertainty           -0.154   167.288    
    SLICE_X50Y85         FDCE (Recov_fdce_C_CLR)     -0.314   166.974    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[27]
  -------------------------------------------------------------------
                         required time                        166.974    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                156.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[3]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[8]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.404ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[9]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.473%)  route 0.283ns (55.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 163.344 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.168   323.115    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X46Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.344    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.725   162.620    
                         clock uncertainty            0.154   162.774    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                       -162.711    
                         arrival time                         323.115    
  -------------------------------------------------------------------
                         slack                                160.404    

Slack (MET) :             160.409ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.759ns  (logic 0.227ns (29.915%)  route 0.532ns (70.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 163.340 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.417   323.363    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817   163.340    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.477   162.863    
                         clock uncertainty            0.154   163.017    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.954    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                       -162.954    
                         arrival time                         323.363    
  -------------------------------------------------------------------
                         slack                                160.409    

Slack (MET) :             160.409ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.759ns  (logic 0.227ns (29.915%)  route 0.532ns (70.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 163.340 - 160.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 322.605 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.612   320.948    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128   321.076 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.896   321.972    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   322.051 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.605    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   322.733 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.115   322.848    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.099   322.947 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.417   323.363    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879   161.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160   161.405 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022   162.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.523 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817   163.340    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.477   162.863    
                         clock uncertainty            0.154   163.017    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.063   162.954    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                       -162.954    
                         arrival time                         323.363    
  -------------------------------------------------------------------
                         slack                                160.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.744ns  (logic 0.580ns (5.952%)  route 9.164ns (94.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 326.724 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.939   322.729    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y88         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.477   326.724    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y88         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
                         clock pessimism              0.115   326.839    
                         clock uncertainty           -0.154   326.684    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405   326.279    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]
  -------------------------------------------------------------------
                         required time                        326.279    
                         arrival time                        -322.729    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.744ns  (logic 0.580ns (5.952%)  route 9.164ns (94.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 326.724 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.939   322.729    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y88         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.477   326.724    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y88         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
                         clock pessimism              0.115   326.839    
                         clock uncertainty           -0.154   326.684    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405   326.279    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]
  -------------------------------------------------------------------
                         required time                        326.279    
                         arrival time                        -322.729    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.870   322.660    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.660    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.670ns  (logic 0.580ns (5.998%)  route 9.090ns (94.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.865   322.655    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.655    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        9.670ns  (logic 0.580ns (5.998%)  route 9.090ns (94.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.722ns = ( 326.722 - 320.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 312.985 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.691   312.985    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456   313.441 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          8.225   321.666    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.124   321.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.865   322.655    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.642   322.822    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.337   323.159 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.858   325.017    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   325.247 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.722    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C
                         clock pessimism              0.115   326.837    
                         clock uncertainty           -0.154   326.682    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.277    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]
  -------------------------------------------------------------------
                         required time                        326.277    
                         arrival time                        -322.655    
  -------------------------------------------------------------------
                         slack                                  3.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.186ns (4.681%)  route 3.787ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.199     4.880    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X46Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067     3.248    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.186ns (4.681%)  route 3.787ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.199     4.880    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X47Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.186ns (4.681%)  route 3.787ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.199     4.880    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X47Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.186ns (4.681%)  route 3.787ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.199     4.880    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X47Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.186ns (4.681%)  route 3.787ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.199     4.880    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X47Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X47Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.186ns (4.660%)  route 3.806ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.218     4.898    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.186ns (4.660%)  route 3.806ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.218     4.898    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.186ns (4.660%)  route 3.806ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.218     4.898    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.186ns (4.660%)  route 3.806ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.218     4.898    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.186ns (4.660%)  route 3.806ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.571     0.907    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y83         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.588     4.636    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.045     4.681 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          0.218     4.898    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.879     1.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.160     1.405 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.022     2.427    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.523 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822     3.345    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/C
                         clock pessimism             -0.030     3.315    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     3.223    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  1.675    





