<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Mon Apr  1 07:01:01 2024] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/2_Full_adder_cascade/two_full_adders_cascaded/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Mon Apr  1 07:01:01 2024] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/2_Full_adder_cascade/two_full_adders_cascaded/solution1/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Mon Apr  1 07:01:01 2024] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;" projectName="two_full_adders_cascaded" solutionName="solution1" date="2024-04-01T07:01:13.303-0400" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-04-01 07:01:01 -0400&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="two_full_adders_cascaded" solutionName="solution1" date="2024-04-01T07:01:03.008-0400" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;C:\Users\kwokt\Desktop\Clone_HLS-Models\HLS-Models\Simple-Designs\Combinational\2_Full_adder_cascade\two_full_adders_cascaded\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/2_Full_adder_cascade/two_full_adders_cascaded/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/2_Full_adder_cascade/two_full_adders_cascaded/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/2_Full_adder_cascade/two_full_adders_cascaded/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.578 ; gain = 217.926&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="two_full_adders_cascaded" solutionName="solution1" date="2024-04-01T07:00:58.993-0400" type="Warning"/>
        <logs message="WARNING: [BD 5-236] No ports matched 'get_bd_ports -filter TYPE==clk'&#xD;&#xD;&#xA;# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]&#xD;&#xD;&#xA;# if { [llength $bd_clk_ports] &amp;&amp; $target_clk_freq_hz ne &quot;&quot; } { &#xD;&#xD;&#xA;#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports &#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports] {&#xD;&#xD;&#xA;#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {&#xD;&#xD;&#xA;#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set s_axi_addr_width_min 32&#xD;" projectName="two_full_adders_cascaded" solutionName="solution1" date="2024-04-01T07:00:50.959-0400" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xD;&#xA;&#xD;&#xD;&#xA;C:\Users\kwokt\Desktop\Clone_HLS-Models\HLS-Models\Simple-Designs\Combinational\2_Full_adder_cascade\two_full_adders_cascaded\solution1\impl\verilog>C:/Xilinx/Vivado/2023.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? &#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2023.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source run_vivadosyn.tcl&#xD;&#xD;&#xA;# source ./settings.tcl&#xD;&#xD;&#xA;## set top_module two_full_adders_cascaded&#xD;&#xD;&#xA;## set language verilog&#xD;&#xD;&#xA;## set family virtexuplus&#xD;&#xD;&#xA;## set device xcvu11p&#xD;&#xD;&#xA;## set package -flga2577&#xD;&#xD;&#xA;## set speed -1-e&#xD;&#xD;&#xA;## set clock &quot;&quot;&#xD;&#xD;&#xA;## set fsm_ext &quot;off&quot;&#xD;&#xD;&#xA;## set add_io_buffers false ;&#xD;&#xD;&#xA;# source -notrace ./extraction.tcl&#xD;&#xD;&#xA;# set vivado_proj_name project&#xD;&#xD;&#xA;# set vivado_proj_dir .&#xD;&#xD;&#xA;# set target_device &quot;${device}${package}${speed}&quot;&#xD;&#xD;&#xA;# set target_clk_period_ns &quot;10.000&quot;&#xD;&#xD;&#xA;# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]&#xD;&#xD;&#xA;# set ip_vlnv xilinx.com:hls:two_full_adders_cascaded:1.0&#xD;&#xD;&#xA;# set ip_repo_path ../ip&#xD;&#xD;&#xA;# set bd_design_name bd_0&#xD;&#xD;&#xA;# set bd_inst_name hls_inst&#xD;&#xD;&#xA;# set bd_props {}&#xD;&#xD;&#xA;# set has_synth true&#xD;&#xD;&#xA;# set synth_design_args {-directive sdx_optimization_effort_high}&#xD;&#xD;&#xA;# set synth_dcp &quot;&quot;&#xD;&#xD;&#xA;# set synth_props {}&#xD;&#xD;&#xA;# set has_impl false&#xD;&#xD;&#xA;# set impl_props {}&#xD;&#xD;&#xA;# set report_options [dict create]&#xD;&#xD;&#xA;# dict set report_options report_level 2&#xD;&#xD;&#xA;# dict set report_options report_max_paths 10&#xD;&#xD;&#xA;# dict set report_options stdout_hls_reports 1&#xD;&#xD;&#xA;# dict set report_options stdout_vivado_reports 0&#xD;&#xD;&#xA;# dict set report_options hls_project two_full_adders_cascaded&#xD;&#xD;&#xA;# dict set report_options hls_solution solution1&#xD;&#xD;&#xA;# dict set report_options has_synth $has_synth&#xD;&#xD;&#xA;# dict set report_options has_impl $has_impl&#xD;&#xD;&#xA;# dict set report_options vivado_reportbasename $top_module&#xD;&#xD;&#xA;# dict set report_options vivado_reportdir ./report&#xD;&#xD;&#xA;# dict set report_options hls_impl_dir ..&#xD;&#xD;&#xA;# dict set report_options hls_reportdir ../report/$language&#xD;&#xD;&#xA;# dict set report_options target_clk_period $target_clk_period_ns&#xD;&#xD;&#xA;# dict set report_options target_device $target_device&#xD;&#xD;&#xA;# dict set report_options language $language&#xD;&#xD;&#xA;# dict set report_options clock_name $clock&#xD;&#xD;&#xA;# dict set report_options error_if_impl_timing_fails false&#xD;&#xD;&#xA;# dict set report_options bindmodules {}&#xD;&#xD;&#xA;# dict set report_options max_module_depth 4&#xD;&#xD;&#xA;# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force&#xD;" projectName="two_full_adders_cascaded" solutionName="solution1" date="2024-04-01T07:00:42.936-0400" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
