# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../asmcvd_xp.srcs/sources_1/new/adder.sv" \
"../../../../asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv" \
"../../../../asmcvd_xp.srcs/sources_1/new/multiplier.sv" \
"../../../../asmcvd_xp.srcs/sources_1/new/pipeline_reg.sv" \
"../../../../asmcvd_xp.srcs/sim_1/new/asmcvd_xp_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
