// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2003\sampleModel2003_2_sub\Mysubsystem_21.v
// Created: 2024-07-02 22:21:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel2003_2_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [3:0] In2;  // ufix4_E4
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk111_out1;  // uint8
  wire [7:0] cfblk207_out1;  // uint8
  wire [15:0] cfblk124_out1;  // uint16


  assign cfblk111_out1 = In1 - In3;



  assign cfblk207_out1 = {In2, 4'b0000};



  DotProduct u_cfblk124_inst (.in1(cfblk111_out1),  // uint8
                              .in2(cfblk207_out1),  // uint8
                              .out1(cfblk124_out1)  // uint16
                              );

  assign Out1 = cfblk124_out1;

endmodule  // Mysubsystem_21

