// Seed: 2254604283
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    output tri id_4,
    input tri0 id_5,
    input uwire id_6
    , id_19,
    input tri0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    output wire id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15,
    input tri0 id_16,
    output supply0 id_17
);
  always force id_19 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_3 = 32'd23
) (
    input  tri  _id_0,
    input  tri0 id_1,
    output wand id_2
    , id_6,
    output tri  _id_3,
    input  tri1 id_4
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_1,
      id_4,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign id_3 = id_1;
  logic id_7;
  ;
  assign id_7[-1'b0] = id_7[-1+:~id_0] - -1;
  logic [(  id_0  ) : id_3  ==  -1] id_8;
endmodule
