#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000279af76c450 .scope module, "Master_controller_TB" "Master_controller_TB" 2 5;
 .timescale -9 -10;
v00000279af662260_0 .net "BRG_clr", 0 0, L_00000279af6c7250;  1 drivers
v00000279af662b20_0 .var "BaudRate", 0 0;
v00000279af662300_0 .var "MSTR", 0 0;
v00000279af662580_0 .net "M_BaudRate", 0 0, L_00000279af66ca30;  1 drivers
v00000279af662bc0_0 .net "Reg_write_en", 0 0, v00000279af6bc820_0;  1 drivers
v00000279af662c60_0 .net "SPDR_rd_en", 0 0, v00000279af6bc8c0_0;  1 drivers
v00000279af661f40_0 .net "SPDR_wr_en", 0 0, v00000279af662080_0;  1 drivers
v00000279af6621c0_0 .var "SPE", 0 0;
v00000279af661fe0_0 .net "SPIF", 0 0, v00000279af662da0_0;  1 drivers
v00000279af6c6330_0 .var "SS", 0 0;
v00000279af6c5390_0 .net "Shifter_en", 0 0, v00000279af662a80_0;  1 drivers
v00000279af6c5430_0 .var *"_ivl_0", 0 0; Local signal
v00000279af6c68d0_0 .net "idle", 0 0, v00000279af662620_0;  1 drivers
v00000279af6c54d0_0 .var "rst", 0 0;
S_00000279af66c410 .scope module, "inst1" "Master_controller" 2 9, 3 3 0, S_00000279af76c450;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "SS";
    .port_info 3 /INPUT 1 "SPE";
    .port_info 4 /INPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "Reg_write_en";
    .port_info 6 /OUTPUT 1 "Shifter_en";
    .port_info 7 /OUTPUT 1 "idle";
    .port_info 8 /OUTPUT 1 "M_BaudRate";
    .port_info 9 /OUTPUT 1 "SPIF";
    .port_info 10 /OUTPUT 1 "BRG_clr";
    .port_info 11 /OUTPUT 1 "SPDR_wr_en";
    .port_info 12 /OUTPUT 1 "SPDR_rd_en";
P_00000279af66c5a0 .param/l "Idle" 1 3 18, +C4<00000000000000000000000000000000>;
P_00000279af66c5d8 .param/l "Run" 1 3 18, +C4<00000000000000000000000000000001>;
P_00000279af66c610 .param/l "Update" 1 3 18, +C4<00000000000000000000000000000010>;
L_00000279af66cc60 .functor NOT 1, v00000279af662620_0, C4<0>, C4<0>, C4<0>;
L_00000279af66cb80 .functor NOT 1, v00000279af662b20_0, C4<0>, C4<0>, C4<0>;
L_00000279af66ca30 .functor AND 1, L_00000279af66cc60, L_00000279af66cb80, C4<1>, C4<1>;
L_00000279af66ccd0 .functor NOT 1, v00000279af662300_0, C4<0>, C4<0>, C4<0>;
L_00000279af66cd40 .functor OR 1, L_00000279af66ccd0, v00000279af6c6330_0, C4<0>, C4<0>;
L_00000279af6c7560 .functor NOT 1, v00000279af6621c0_0, C4<0>, C4<0>, C4<0>;
L_00000279af6c7250 .functor OR 1, L_00000279af66cd40, L_00000279af6c7560, C4<0>, C4<0>;
v00000279af66c650_0 .net "BRG_clr", 0 0, L_00000279af6c7250;  alias, 1 drivers
v00000279af633140_0 .net "BaudRate", 0 0, v00000279af662b20_0;  1 drivers
v00000279af66c6f0_0 .net "MSTR", 0 0, v00000279af662300_0;  1 drivers
v00000279af66c790_0 .net "M_BaudRate", 0 0, L_00000279af66ca30;  alias, 1 drivers
v00000279af6bc820_0 .var "Reg_write_en", 0 0;
v00000279af6bc8c0_0 .var "SPDR_rd_en", 0 0;
v00000279af662080_0 .var "SPDR_wr_en", 0 0;
v00000279af6628a0_0 .net "SPE", 0 0, v00000279af6621c0_0;  1 drivers
v00000279af662da0_0 .var "SPIF", 0 0;
v00000279af6629e0_0 .net "SS", 0 0, v00000279af6c6330_0;  1 drivers
v00000279af662a80_0 .var "Shifter_en", 0 0;
v00000279af662120_0 .net *"_ivl_0", 0 0, L_00000279af66cc60;  1 drivers
v00000279af662760_0 .net *"_ivl_10", 0 0, L_00000279af6c7560;  1 drivers
v00000279af6623a0_0 .net *"_ivl_2", 0 0, L_00000279af66cb80;  1 drivers
v00000279af662800_0 .net *"_ivl_6", 0 0, L_00000279af66ccd0;  1 drivers
v00000279af662440_0 .net *"_ivl_8", 0 0, L_00000279af66cd40;  1 drivers
v00000279af662d00_0 .var "counter", 2 0;
v00000279af662e40_0 .var "counter_enable", 0 0;
v00000279af6624e0_0 .var "current_state", 1 0;
v00000279af662620_0 .var "idle", 0 0;
v00000279af6626c0_0 .var "next_state", 1 0;
v00000279af662940_0 .net "rst", 0 0, v00000279af6c54d0_0;  1 drivers
E_00000279af659bb0 .event anyedge, v00000279af6624e0_0;
E_00000279af659af0/0 .event anyedge, v00000279af6624e0_0, v00000279af6629e0_0, v00000279af66c6f0_0, v00000279af6628a0_0;
E_00000279af659af0/1 .event anyedge, v00000279af662d00_0;
E_00000279af659af0 .event/or E_00000279af659af0/0, E_00000279af659af0/1;
E_00000279af6599b0/0 .event negedge, v00000279af662940_0;
E_00000279af6599b0/1 .event posedge, v00000279af633140_0;
E_00000279af6599b0 .event/or E_00000279af6599b0/0, E_00000279af6599b0/1;
    .scope S_00000279af66c410;
T_0 ;
    %wait E_00000279af6599b0;
    %load/vec4 v00000279af662940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000279af662d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000279af662e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000279af662d00_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000279af662d00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000279af66c410;
T_1 ;
    %wait E_00000279af6599b0;
    %load/vec4 v00000279af662940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000279af6624e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000279af6626c0_0;
    %assign/vec4 v00000279af6624e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000279af66c410;
T_2 ;
    %wait E_00000279af659af0;
    %load/vec4 v00000279af6624e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v00000279af6629e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000279af66c6f0_0;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000279af6628a0_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000279af6626c0_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000279af6626c0_0, 0, 2;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v00000279af662d00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000279af6626c0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000279af6626c0_0, 0, 2;
T_2.9 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000279af6626c0_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000279af66c410;
T_3 ;
    %wait E_00000279af659bb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af6bc8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af6bc820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662e40_0, 0, 1;
    %load/vec4 v00000279af6624e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af6bc8c0_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662e40_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af6bc820_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000279af76c450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662b20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000279af76c450;
T_5 ;
    %load/vec4 v00000279af662b20_0;
    %inv;
    %store/vec4 v00000279af6c5430_0, 0, 1;
    %pushi/vec4 20, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000279af6c5430_0;
    %store/vec4 v00000279af662b20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000279af76c450;
T_6 ;
    %vpi_call 2 28 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af6c54d0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af6c54d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af6c6330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af6621c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279af662300_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279af662300_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Master_controller_TB.v";
    "./Master_controller.v";
