INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/huchao/lab4/lab4_1/lab4_1_2/lab4_1_2.sim/sim_1/synth/timing/lab4_1_2_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fb_count
INFO: [VRFC 10-311] analyzing module lab4_1_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/huchao/lab4/lab4_1/lab4_1_2/lab4_1_2.srcs/sim_1/new/lab4_1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/huchao/lab4/lab4_1/lab4_1_2/lab4_1_2.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/huchao/lab4/lab4_1/lab4_1_2/lab4_1_2.sim/sim_1/synth/timing/glbl.v:6]
