-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gather_node_neighbors is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    node : IN STD_LOGIC_VECTOR (31 downto 0);
    node_in_degree : IN STD_LOGIC_VECTOR (31 downto 0);
    node_neighbors_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    node_neighbors_0_ce0 : OUT STD_LOGIC;
    node_neighbors_0_we0 : OUT STD_LOGIC;
    node_neighbors_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    node_neighbors_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    node_neighbors_1_ce0 : OUT STD_LOGIC;
    node_neighbors_1_we0 : OUT STD_LOGIC;
    node_neighbors_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    node_neighbors_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    node_neighbors_2_ce0 : OUT STD_LOGIC;
    node_neighbors_2_we0 : OUT STD_LOGIC;
    node_neighbors_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    node_neighbors_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    node_neighbors_3_ce0 : OUT STD_LOGIC;
    node_neighbors_3_we0 : OUT STD_LOGIC;
    node_neighbors_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_offsets_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_table_offsets_0_ce0 : OUT STD_LOGIC;
    neighbor_table_offsets_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_offsets_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_table_offsets_1_ce0 : OUT STD_LOGIC;
    neighbor_table_offsets_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_offsets_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_table_offsets_2_ce0 : OUT STD_LOGIC;
    neighbor_table_offsets_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_offsets_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_table_offsets_3_ce0 : OUT STD_LOGIC;
    neighbor_table_offsets_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    neighbor_table_0_ce0 : OUT STD_LOGIC;
    neighbor_table_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    neighbor_table_1_ce0 : OUT STD_LOGIC;
    neighbor_table_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    neighbor_table_2_ce0 : OUT STD_LOGIC;
    neighbor_table_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    neighbor_table_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    neighbor_table_3_ce0 : OUT STD_LOGIC;
    neighbor_table_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of gather_node_neighbors is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "gather_node_neighbors_gather_node_neighbors,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.569714,HLS_SYN_LAT=104,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=65,HLS_SYN_LUT=182,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_166_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_193 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln15_fu_183_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln15_reg_223 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln17_fu_188_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln17_reg_228 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_idle : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_ready : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_we0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_we0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_we0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_ce0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_we0 : STD_LOGIC;
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_cast_fu_158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_148_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_170_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gather_node_neighbors_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        node_in_degree : IN STD_LOGIC_VECTOR (31 downto 0);
        node_neighbors_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        node_neighbors_0_ce0 : OUT STD_LOGIC;
        node_neighbors_0_we0 : OUT STD_LOGIC;
        node_neighbors_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (9 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (1 downto 0);
        neighbor_table_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        neighbor_table_0_ce0 : OUT STD_LOGIC;
        neighbor_table_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_table_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        neighbor_table_1_ce0 : OUT STD_LOGIC;
        neighbor_table_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_table_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        neighbor_table_2_ce0 : OUT STD_LOGIC;
        neighbor_table_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_table_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        neighbor_table_3_ce0 : OUT STD_LOGIC;
        neighbor_table_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        node_neighbors_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        node_neighbors_1_ce0 : OUT STD_LOGIC;
        node_neighbors_1_we0 : OUT STD_LOGIC;
        node_neighbors_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        node_neighbors_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        node_neighbors_2_ce0 : OUT STD_LOGIC;
        node_neighbors_2_we0 : OUT STD_LOGIC;
        node_neighbors_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        node_neighbors_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        node_neighbors_3_ce0 : OUT STD_LOGIC;
        node_neighbors_3_we0 : OUT STD_LOGIC;
        node_neighbors_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gather_node_neighbors_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124 : component gather_node_neighbors_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start,
        ap_done => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done,
        ap_idle => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_idle,
        ap_ready => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_ready,
        node_in_degree => node_in_degree,
        node_neighbors_0_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_address0,
        node_neighbors_0_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_ce0,
        node_neighbors_0_we0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_we0,
        node_neighbors_0_d0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_d0,
        trunc_ln => trunc_ln15_reg_223,
        trunc_ln1 => trunc_ln17_reg_228,
        neighbor_table_0_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_address0,
        neighbor_table_0_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_ce0,
        neighbor_table_0_q0 => neighbor_table_0_q0,
        neighbor_table_1_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_address0,
        neighbor_table_1_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_ce0,
        neighbor_table_1_q0 => neighbor_table_1_q0,
        neighbor_table_2_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_address0,
        neighbor_table_2_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_ce0,
        neighbor_table_2_q0 => neighbor_table_2_q0,
        neighbor_table_3_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_address0,
        neighbor_table_3_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_ce0,
        neighbor_table_3_q0 => neighbor_table_3_q0,
        node_neighbors_1_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_address0,
        node_neighbors_1_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_ce0,
        node_neighbors_1_we0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_we0,
        node_neighbors_1_d0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_d0,
        node_neighbors_2_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_address0,
        node_neighbors_2_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_ce0,
        node_neighbors_2_we0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_we0,
        node_neighbors_2_d0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_d0,
        node_neighbors_3_address0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_address0,
        node_neighbors_3_ce0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_ce0,
        node_neighbors_3_we0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_we0,
        node_neighbors_3_d0 => grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_d0);

    mux_42_32_1_1_U14 : component gather_node_neighbors_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => neighbor_table_offsets_0_q0,
        din1 => neighbor_table_offsets_1_q0,
        din2 => neighbor_table_offsets_2_q0,
        din3 => neighbor_table_offsets_3_q0,
        din4 => empty_reg_193,
        dout => tmp_fu_170_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_193 <= empty_fu_166_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln15_reg_223 <= trunc_ln15_fu_183_p1;
                trunc_ln17_reg_228 <= trunc_ln17_fu_188_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done)
    begin
        if ((grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_166_p1 <= node(2 - 1 downto 0);
    grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_ap_start_reg;
    neighbor_table_0_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_address0;
    neighbor_table_0_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_0_ce0;
    neighbor_table_1_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_address0;
    neighbor_table_1_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_1_ce0;
    neighbor_table_2_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_address0;
    neighbor_table_2_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_2_ce0;
    neighbor_table_3_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_address0;
    neighbor_table_3_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_neighbor_table_3_ce0;
    neighbor_table_offsets_0_address0 <= p_cast_fu_158_p1(9 - 1 downto 0);

    neighbor_table_offsets_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            neighbor_table_offsets_0_ce0 <= ap_const_logic_1;
        else 
            neighbor_table_offsets_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    neighbor_table_offsets_1_address0 <= p_cast_fu_158_p1(9 - 1 downto 0);

    neighbor_table_offsets_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            neighbor_table_offsets_1_ce0 <= ap_const_logic_1;
        else 
            neighbor_table_offsets_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    neighbor_table_offsets_2_address0 <= p_cast_fu_158_p1(9 - 1 downto 0);

    neighbor_table_offsets_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            neighbor_table_offsets_2_ce0 <= ap_const_logic_1;
        else 
            neighbor_table_offsets_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    neighbor_table_offsets_3_address0 <= p_cast_fu_158_p1(9 - 1 downto 0);

    neighbor_table_offsets_3_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            neighbor_table_offsets_3_ce0 <= ap_const_logic_1;
        else 
            neighbor_table_offsets_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    node_neighbors_0_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_address0;
    node_neighbors_0_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_ce0;
    node_neighbors_0_d0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_d0;
    node_neighbors_0_we0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_0_we0;
    node_neighbors_1_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_address0;
    node_neighbors_1_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_ce0;
    node_neighbors_1_d0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_d0;
    node_neighbors_1_we0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_1_we0;
    node_neighbors_2_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_address0;
    node_neighbors_2_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_ce0;
    node_neighbors_2_d0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_d0;
    node_neighbors_2_we0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_2_we0;
    node_neighbors_3_address0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_address0;
    node_neighbors_3_ce0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_ce0;
    node_neighbors_3_d0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_d0;
    node_neighbors_3_we0 <= grp_gather_node_neighbors_Pipeline_VITIS_LOOP_15_1_fu_124_node_neighbors_3_we0;
    p_cast_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_148_p4),64));
    tmp_2_fu_148_p4 <= node(10 downto 2);
    trunc_ln15_fu_183_p1 <= tmp_fu_170_p6(10 - 1 downto 0);
    trunc_ln17_fu_188_p1 <= tmp_fu_170_p6(2 - 1 downto 0);
end behav;
