Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\.Xilinx\Lab4_char_carol_nihar_11.30\seven_seg_display.v" into library work
Parsing module <seven_seg_display>.
Analyzing Verilog file "C:\.Xilinx\Lab4_char_carol_nihar_11.30\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\.Xilinx\Lab4_char_carol_nihar_11.30\maze.v" into library work
Parsing module <NERP_demo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NERP_demo_top>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\Lab4_char_carol_nihar_11.30\clockdiv.v" Line 22: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <seven_seg_display>.

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v" Line 66: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v" Line 75: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v" Line 87: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v" Line 88: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\.Xilinx\Lab4_char_carol_nihar_11.30\maze.v".
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\.Xilinx\Lab4_char_carol_nihar_11.30\clockdiv.v".
    Found 17-bit register for signal <q>.
    Found 17-bit adder for signal <q[16]_GND_2_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <seven_seg_display>.
    Related source file is "C:\.Xilinx\Lab4_char_carol_nihar_11.30\seven_seg_display.v".
        N = 7'b1001000
        E = 7'b0000110
        R = 7'b1001100
        P = 7'b0001100
        left = 2'b00
        midleft = 2'b01
        midright = 2'b10
        right = 2'b11
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <seg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | segclk (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <seven_seg_display> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\.Xilinx\Lab4_char_carol_nihar_11.30\vga.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 10-bit adder for signal <hc[9]_GND_5_o_add_2_OUT> created at line 66.
    Found 10-bit adder for signal <vc[9]_GND_5_o_add_4_OUT> created at line 75.
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_2_o> created at line 65
    Found 10-bit comparator greater for signal <vc[9]_PWR_4_o_LessThan_4_o> created at line 74
    Found 10-bit comparator greater for signal <hc[9]_GND_5_o_LessThan_11_o> created at line 87
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_13_o> created at line 88
    Found 10-bit comparator lessequal for signal <n0013> created at line 101
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_16_o> created at line 101
    Found 10-bit comparator lessequal for signal <n0017> created at line 105
    Found 10-bit comparator greater for signal <n0019> created at line 105
    Found 10-bit comparator greater for signal <n0022> created at line 112
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_20_o> created at line 112
    Found 10-bit comparator lessequal for signal <n0026> created at line 119
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_23_o> created at line 119
    Found 10-bit comparator lessequal for signal <n0030> created at line 119
    Found 10-bit comparator greater for signal <hc[9]_GND_5_o_LessThan_26_o> created at line 129
    Found 10-bit comparator greater for signal <n0045> created at line 136
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_42_o> created at line 152
    Found 10-bit comparator greater for signal <GND_5_o_hc[9]_LessThan_43_o> created at line 160
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_44_o> created at line 160
    Found 10-bit comparator greater for signal <hc[9]_GND_5_o_LessThan_48_o> created at line 168
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_50_o> created at line 168
    Found 10-bit comparator lessequal for signal <n0064> created at line 176
    Found 10-bit comparator lessequal for signal <n0066> created at line 176
    Found 10-bit comparator greater for signal <GND_5_o_vc[9]_LessThan_53_o> created at line 176
    Found 10-bit comparator lessequal for signal <n0076> created at line 192
    Found 10-bit comparator lessequal for signal <n0082> created at line 200
    Found 10-bit comparator lessequal for signal <n0085> created at line 200
    Found 10-bit comparator lessequal for signal <n0087> created at line 200
    Found 10-bit comparator lessequal for signal <n0091> created at line 208
    Found 10-bit comparator lessequal for signal <n0093> created at line 208
    Found 10-bit comparator lessequal for signal <n0096> created at line 208
    Found 10-bit comparator lessequal for signal <n0098> created at line 208
    Found 10-bit comparator lessequal for signal <n0102> created at line 216
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_72_o> created at line 216
    Found 10-bit comparator lessequal for signal <n0107> created at line 224
    Found 10-bit comparator greater for signal <n0109> created at line 224
    Found 10-bit comparator greater for signal <n0114> created at line 232
    Found 10-bit comparator lessequal for signal <n0118> created at line 240
    Found 10-bit comparator lessequal for signal <n0120> created at line 240
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_86_o> created at line 240
    Found 10-bit comparator lessequal for signal <n0133> created at line 248
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  40 Comparator(s).
	inferred  61 Multiplexer(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 17-bit adder                                          : 1
# Registers                                            : 5
 10-bit register                                       : 2
 17-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 40
 10-bit comparator greater                             : 21
 10-bit comparator lessequal                           : 19
# Multiplexers                                         : 61
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 20
 3-bit 2-to-1 multiplexer                              : 39
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 17-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 40
 10-bit comparator greater                             : 21
 10-bit comparator lessequal                           : 19
# Multiplexers                                         : 59
 2-bit 2-to-1 multiplexer                              : 20
 3-bit 2-to-1 multiplexer                              : 39
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <seven_seg_display> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_0> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
INFO:Xst:2261 - The FF/Latch <an_3> in Unit <seven_seg_display> is equivalent to the following FF/Latch, which will be removed : <seg_2> 
INFO:Xst:2261 - The FF/Latch <an_2> in Unit <seven_seg_display> is equivalent to the following FF/Latch, which will be removed : <seg_3> 

Optimizing unit <NERP_demo_top> ...

Optimizing unit <seven_seg_display> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 1.
FlipFlop U3/hc_7 has been replicated 1 time(s)
FlipFlop U2/seg_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 205
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 16
#      LUT2                        : 8
#      LUT3                        : 10
#      LUT4                        : 11
#      LUT5                        : 34
#      LUT6                        : 47
#      MUXCY                       : 34
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 51
#      FDC                         : 31
#      FDCE                        : 10
#      FDP                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  18224     0%  
 Number of Slice LUTs:                  131  out of   9112     1%  
    Number used as Logic:               131  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:      87  out of    135    64%  
   Number with an unused LUT:             4  out of    135     2%  
   Number of fully used LUT-FF pairs:    44  out of    135    32%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
U1/q_16                            | NONE(U2/state_FSM_FFd4)| 13    |
U1/q_1                             | BUFG                   | 21    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.043ns (Maximum Frequency: 247.369MHz)
   Minimum input arrival time before clock: 3.206ns
   Maximum output required time after clock: 11.688ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.971ns (frequency: 507.395MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               1.971ns (Levels of Logic = 18)
  Source:            U1/q_0 (FF)
  Destination:       U1/q_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/q_0 to U1/q_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  U1/q_0 (U1/q_0)
     INV:I->O              1   0.206   0.000  U1/Mcount_q_lut<0>_INV_0 (U1/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U1/Mcount_q_cy<0> (U1/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<1> (U1/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<2> (U1/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<3> (U1/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<4> (U1/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<5> (U1/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<6> (U1/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<7> (U1/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<8> (U1/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<9> (U1/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<10> (U1/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<11> (U1/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<12> (U1/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<13> (U1/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_q_cy<14> (U1/Mcount_q_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mcount_q_cy<15> (U1/Mcount_q_cy<15>)
     XORCY:CI->O           1   0.180   0.000  U1/Mcount_q_xor<16> (Result<16>)
     FDC:D                     0.102          U1/q_16
    ----------------------------------------
    Total                      1.971ns (1.392ns logic, 0.579ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_16'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            U2/state_FSM_FFd4 (FF)
  Destination:       U2/an_3 (FF)
  Source Clock:      U1/q_16 rising
  Destination Clock: U1/q_16 rising

  Data Path: U2/state_FSM_FFd4 to U2/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.650  U2/state_FSM_FFd4 (U2/state_FSM_FFd3-In)
     INV:I->O              1   0.206   0.579  U2/_n0021<10>1_INV_0 (U2/_n0021<10>)
     FDP:D                     0.102          U2/an_3
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_1'
  Clock period: 4.043ns (frequency: 247.369MHz)
  Total number of paths / destination ports: 1292 / 31
-------------------------------------------------------------------------
Delay:               4.043ns (Levels of Logic = 4)
  Source:            U3/vc_4 (FF)
  Destination:       U3/vc_0 (FF)
  Source Clock:      U1/q_1 rising
  Destination Clock: U1/q_1 rising

  Data Path: U3/vc_4 to U3/vc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.210  U3/vc_4 (U3/vc_4)
     LUT4:I1->O           12   0.205   0.909  U3/vc[9]_GND_5_o_LessThan_13_o21 (U3/vc[9]_GND_5_o_LessThan_13_o2)
     LUT4:I3->O            1   0.205   0.000  U3/vc[9]_PWR_4_o_LessThan_4_o_inv_inv11 (U3/vc[9]_PWR_4_o_LessThan_4_o_inv_inv)
     XORCY:CI->O           1   0.180   0.580  U3/Mcount_vc_xor<0> (U3/Mcount_vc)
     LUT6:I5->O            1   0.205   0.000  U3/vc_0_dpot (U3/vc_0_dpot)
     FDCE:D                    0.102          U3/vc_0
    ----------------------------------------
    Total                      4.043ns (1.344ns logic, 2.699ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U1/q_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to U1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U1/q_0
    ----------------------------------------
    Total                      3.206ns (1.652ns logic, 1.554ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_16'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U2/state_FSM_FFd4 (FF)
  Destination Clock: U1/q_16 rising

  Data Path: clr to U2/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          U2/an_0
    ----------------------------------------
    Total                      3.206ns (1.652ns logic, 1.554ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/hc_9 (FF)
  Destination Clock: U1/q_1 rising

  Data Path: clr to U3/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.430          U3/vc_0
    ----------------------------------------
    Total                      3.206ns (1.652ns logic, 1.554ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_16'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U2/an_2 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      U1/q_16 rising

  Data Path: U2/an_2 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  U2/an_2 (U2/an_2)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_1'
  Total number of paths / destination ports: 4758 / 10
-------------------------------------------------------------------------
Offset:              11.688ns (Levels of Logic = 8)
  Source:            U3/vc_8 (FF)
  Destination:       green<2> (PAD)
  Source Clock:      U1/q_1 rising

  Data Path: U3/vc_8 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            24   0.447   1.401  U3/vc_8 (U3/vc_8)
     LUT3:I0->O            1   0.205   0.924  U3/GND_5_o_GND_5_o_AND_37_o31 (U3/GND_5_o_GND_5_o_AND_37_o31)
     LUT5:I0->O            2   0.203   0.961  U3/GND_5_o_GND_5_o_AND_37_o33 (U3/GND_5_o_GND_5_o_AND_37_o3)
     LUT5:I0->O            1   0.203   0.944  U3/GND_5_o_GND_5_o_AND_37_o_SW0 (N17)
     LUT6:I0->O            2   0.203   0.721  U3/GND_5_o_GND_5_o_AND_37_o (U3/GND_5_o_GND_5_o_AND_37_o)
     LUT6:I4->O            1   0.203   0.684  U3/Mmux_blue111_SW0 (N19)
     LUT6:I4->O            2   0.203   0.961  U3/Mmux_blue111 (U3/Mmux_blue111)
     LUT6:I1->O            3   0.203   0.650  U3/Mmux_green21 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.688ns (4.441ns logic, 7.247ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    4.043|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_16        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.971|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.03 secs
 
--> 

Total memory usage is 258556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

