   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @file     core_cm7.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @version  V5.1.6
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @date     04. June 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if   defined ( __ICCARM__ )
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__clang__)
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include <stdint.h>
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Unions are used for effective representation of core registers.
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 CMSIS definitions
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup Cortex_M7
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_version.h"
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CMSIS CM7 definitions */
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __NVIC_PRIO_BITS        4    
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef enum {
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   NonMaskableInt_IRQn         = -14,
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HardFault_IRQn              = -13,
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MemoryManagement_IRQn       = -12,
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   BusFault_IRQn               = -11,
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UsageFault_IRQn             = -10,
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SVCall_IRQn                 = -5,
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DebugMonitor_IRQn           = -4,
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PendSV_IRQn                 = -2,
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick_IRQn                = -1,
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /********* SR5E1 specific interrupt handler *************/
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   WWDG_IRQn                    = 0,
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_ALARM_IRQn               = 1,
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_WKPU_IRQn                = 3,
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FLASH_IRQn                   = 4,
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RCC_IRQn                     = 5,
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI0_IRQn                   = 6,
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI1_IRQn                   = 7,
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI2_IRQn                   = 8,
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI3_IRQn                   = 9,
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI4_IRQn                   = 10,
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM0_IRQn            = 11,
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM1_IRQn            = 12,
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM2_IRQn            = 13,
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM3_IRQn            = 14,
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM4_IRQn            = 15,
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM5_IRQn            = 16,
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM6_IRQn            = 17,
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM7_IRQn            = 18,
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM15_IRQn                   = 19,
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM16_IRQn                   = 20,
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_BRK_IRQn                = 24,
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_UP_IRQn                 = 25,
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_TRG_COM_IRQn            = 26,
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_CC_IRQn                 = 27,
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM2_IRQn                    = 28,
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM3_IRQn                    = 29,
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM4_IRQn                    = 30,
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_EV_IRQn                 = 31,
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_ER_IRQn                 = 32,
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_EV_IRQn                 = 33,
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_ER_IRQn                 = 34,
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI1_IRQn                    = 35,
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI2_IRQn                    = 36,
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART1_IRQn                   = 37,
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART2_IRQn                   = 38,
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART3_IRQn                   = 39,
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI9_5_IRQn                 = 40,
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI15_10_IRQn               = 41,
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_BRK_IRQn                = 43,
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_UP_IRQn                 = 44,
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_TRG_COM_IRQn            = 45,
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_CC_IRQn                 = 46,
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM5_IRQn                    = 47,
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM6_IRQn                    = 48,
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM7_IRQn                    = 49,
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM_TS_IRQn                  = 50,
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI3_IRQn                    = 51,
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI4_IRQn                    = 52,
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM0_IRQn            = 56,
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM1_IRQn            = 57,
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM2_IRQn            = 58,
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM3_IRQn            = 59,
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM4_IRQn            = 60,
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM5_IRQn            = 61,
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM6_IRQn            = 62,
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM7_IRQn            = 63,
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMAMUX1_OVR_IRQn             = 64,
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_MASTER_INT_IRQn       = 67,
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMA_INT_IRQn         = 68,
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMB_INT_IRQn         = 69,
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMC_INT_IRQn         = 70,
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMD_INT_IRQn         = 71,
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIME_INT_IRQn         = 72,
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIM_FLT_INT_IRQn      = 73,
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMF_INT_IRQn         = 74,
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FPU_IRQn                     = 81,
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT0_IRQn            = 84,
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT1_IRQn            = 85,
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_1_DMU_INT_IRQn          = 86,
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT0_IRQn            = 87,
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT1_IRQn            = 88,
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_2_DMU_INT_IRQn          = 89,
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT0_IRQn            = 90,
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT1_IRQn            = 91,
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_3_DMU_INT_IRQn          = 92,
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT0_IRQn            = 93,
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT1_IRQn            = 94,
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_4_DMU_INT_IRQn          = 95,
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORDIC_IRQn                  = 96,
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT1_IRQn               = 98,
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT2_IRQn               = 99,
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_MASTER_INT_IRQn       = 104,
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMA_INT_IRQn         = 105,
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMB_INT_IRQn         = 106,
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMC_INT_IRQn         = 107,
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMD_INT_IRQn         = 108,
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIME_INT_IRQn         = 109,
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIM_FLT_INT_IRQn      = 110,
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMF_INT_IRQn         = 111,
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   B_DAC1_IRQn                  = 120,
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC1_IRQn                    = 121,
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC2_IRQn                    = 122,
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC3_IRQn                    = 123,
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC4_IRQn                    = 124,
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_1_2_IRQn                = 129,
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_3_4_IRQn                = 130,
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_5_6_IRQn                = 131,
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_7_8_IRQn                = 132,
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC1_IRQn                    = 137,
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC2_IRQn                    = 138,
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC3_IRQn                    = 139,
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC4_IRQn                    = 140,
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC5_IRQn                    = 141,
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC1_IRQn                 = 145,
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC2_IRQn                 = 146,
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE2_SEV_IRQn               = 150,
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE1_SEV_IRQn               = 151,
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FCCU_INT_IRQn                = 154,
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   STCU_INT_IRQn                = 156, /* reserved? */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PMC_DIG_IRQn                 = 160,
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST0_15_IRQn             = 164,
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST16_31_IRQn            = 165,
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   JDC_IRQn                     = 168
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IRQn_Type;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __FPU_PRESENT 1
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined ( __CC_ARM )
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TARGET_FPU_VFP
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARM_FP
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __GNUC__ )
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __ICCARM__ )
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARMVFP__
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TI_ARM__ )
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TASKING__ )
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __FPU_VFP__
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __CSMC__ )
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CMSIS_GENERIC
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* check device defines and use defaults */
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __CM7_REV
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __CM7_REV               0x0000U
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __FPU_PRESENT
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_PRESENT             0U
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __MPU_PRESENT
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __MPU_PRESENT             0U
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __ICACHE_PRESENT
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __ICACHE_PRESENT          0U
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DCACHE_PRESENT
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DCACHE_PRESENT          0U
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DTCM_PRESENT
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DTCM_PRESENT            0U
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __VTOR_PRESENT
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __VTOR_PRESENT             1U
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li to specify the access to peripheral variables.
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* following defines should be used for structure members */
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group Cortex_M7 */
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 Register Abstraction
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Register contain:
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Register
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SCB Register
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Register
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Register
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core MPU Register
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core FPU Register
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Core Register type definitions.
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } APSR_Type;
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* APSR Register Definitions */
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IPSR_Type;
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IPSR Register Definitions */
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } xPSR_Type;
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* xPSR Register Definitions */
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CONTROL_Type;
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CONTROL Register Definitions */
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CORE */
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[24U];
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[24U];
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[24U];
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[24U];
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[56U];
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[644U];
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }  NVIC_Type;
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_NVIC */
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[93U];
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[15U];
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[1U];
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED6[1U];
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[5U];
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED8[1U];
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCB_Type;
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB CPUID Register Definitions */
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Control Register Definitions */
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configuration Control Register Definitions */
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Type Register Definitions */
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBP Control Register Definitions */
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* L1 Cache Control Register Definitions */
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \dep
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \dep
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB 
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB 
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBS Control Register Definitions */
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB 
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB 
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB 
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCB */
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCnSCB_Type;
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Interrupt Controller Type Register Definitions */
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Control Register Definitions */
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SysTick_Type;
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Control / Status Register Definitions */
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Reload Register Definitions */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Current Register Definitions */
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Calibration Register Definitions */
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SysTick */
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  union
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[864U];
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[15U];
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[15U];
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[32U];
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[43U];
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[6U];
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } ITM_Type;
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Control Register Definitions */
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Lock Status Register Definitions */
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[1U];
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[1U];
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[981U];
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } DWT_Type;
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Control Register Definitions */
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT CPI Count Register Definitions */
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Sleep Count Register Definitions */
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT LSU Count Register Definitions */
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Function Register Definitions */
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[2U];
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[55U];
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[131U];
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[759U];
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[1U];
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[39U];
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[8U];
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } TPI_Type;
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI TRIGGER Register Definitions */
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVID Register Definitions */
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } MPU_Type;
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Type Register Definitions */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Control Register Definitions */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Number Register Definitions */
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Base Address Register Definitions */
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_MPU */
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } FPU_Type;
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_FPU */
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CoreDebug_Type;
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted value.
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted bit field value.
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Memory mapping of Core Hardware */
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} */
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                Hardware Abstraction Layer
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Function Interface contains:
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Functions
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Functions
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Functions
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register Access Functions
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Priority Grouping
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            Only values from 0..7 are used.
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t reg_value;
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  (reg_value                                   |
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SCB->AIRCR =  reg_value;
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Priority Grouping
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Enable Interrupt
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  28              		.loc 1 2043 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35 0002 0346     		mov	r3, r0
  36 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  37              		.loc 1 2044 6
  38 0008 BDF90630 		ldrsh	r3, [sp, #6]
  39 000c 002B     		cmp	r3, #0
  40 000e 0CDB     		blt	.L3
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  41              		.loc 1 2046 5
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  42              		.loc 1 2047 81
  43 0010 BDF80630 		ldrh	r3, [sp, #6]
  44 0014 03F01F02 		and	r2, r3, #31
  45              		.loc 1 2047 9
  46 0018 0549     		ldr	r1, .L4
  47              		.loc 1 2047 18
  48 001a BDF90630 		ldrsh	r3, [sp, #6]
  49              		.loc 1 2047 34
  50 001e 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 2047 45
  52 0020 0120     		movs	r0, #1
  53 0022 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 2047 43
  55 0026 41F82320 		str	r2, [r1, r3, lsl #2]
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  56              		.loc 1 2048 5
  57              	.L3:
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
  58              		.loc 1 2050 1
  59 002a 00BF     		nop
  60 002c 02B0     		add	sp, sp, #8
  61              		.cfi_def_cfa_offset 0
  62              		@ sp needed
  63 002e 7047     		bx	lr
  64              	.L5:
  65              		.align	2
  66              	.L4:
  67 0030 00E100E0 		.word	-536813312
  68              		.cfi_endproc
  69              	.LFE108:
  71              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  72              		.align	1
  73              		.p2align 4,,15
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	__NVIC_DisableIRQ:
  79              	.LFB110:
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Enable status
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt is not enabled.
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt is enabled.
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Disable Interrupt
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  80              		.loc 1 2081 1
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 8
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85 0000 82B0     		sub	sp, sp, #8
  86              		.cfi_def_cfa_offset 8
  87 0002 0346     		mov	r3, r0
  88 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  89              		.loc 1 2082 6
  90 0008 BDF90630 		ldrsh	r3, [sp, #6]
  91 000c 002B     		cmp	r3, #0
  92 000e 13DB     		blt	.L8
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  93              		.loc 1 2084 81
  94 0010 BDF80630 		ldrh	r3, [sp, #6]
  95 0014 03F01F02 		and	r2, r3, #31
  96              		.loc 1 2084 9
  97 0018 0949     		ldr	r1, .L9
  98              		.loc 1 2084 18
  99 001a BDF90630 		ldrsh	r3, [sp, #6]
 100              		.loc 1 2084 34
 101 001e 5B09     		lsrs	r3, r3, #5
 102              		.loc 1 2084 45
 103 0020 0120     		movs	r0, #1
 104 0022 00FA02F2 		lsl	r2, r0, r2
 105              		.loc 1 2084 43
 106 0026 2033     		adds	r3, r3, #32
 107 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 108              	.LBB6:
 109              	.LBB7:
 110              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @version  V5.4.1
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @date     27. May 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __has_builtin
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ASM
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __INLINE
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __USED
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __WEAK
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            in the used linker script.
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t const* src;
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __copy_table_t;
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __zero_table_t;
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   _start();
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   Access to dedicated instructions
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   @{
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** */
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #else
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   No Operation
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Event
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Send Event
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            after the instruction has been completed.
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 111              		.loc 2 271 3
 112              		.syntax unified
 113              	@ 271 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 114 002c BFF34F8F 		dsb 0xF
 115              	@ 0 "" 2
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 116              		.loc 2 272 1
 117              		.thumb
 118              		.syntax unified
 119 0030 00BF     		nop
 120              	.LBE7:
 121              	.LBE6:
 122              	.LBB8:
 123              	.LBB9:
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 124              		.loc 2 260 3
 125              		.syntax unified
 126              	@ 260 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 127 0032 BFF36F8F 		isb 0xF
 128              	@ 0 "" 2
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 129              		.loc 2 261 1
 130              		.thumb
 131              		.syntax unified
 132 0036 00BF     		nop
 133              	.L8:
 134              	.LBE9:
 135              	.LBE8:
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __DSB();
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __ISB();
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 136              		.loc 1 2088 1
 137 0038 00BF     		nop
 138 003a 02B0     		add	sp, sp, #8
 139              		.cfi_def_cfa_offset 0
 140              		@ sp needed
 141 003c 7047     		bx	lr
 142              	.L10:
 143 003e 00BF     		.align	2
 144              	.L9:
 145 0040 00E100E0 		.word	-536813312
 146              		.cfi_endproc
 147              	.LFE110:
 149              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 150              		.align	1
 151              		.p2align 4,,15
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	__NVIC_SetPriority:
 157              	.LFB115:
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Pending Interrupt
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not pending.
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is pending.
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Pending Interrupt
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Clear Pending Interrupt
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Active Interrupt
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not active.
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is active.
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Interrupt Priority
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]  priority  Priority to set.
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 158              		.loc 1 2173 1
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163 0000 82B0     		sub	sp, sp, #8
 164              		.cfi_def_cfa_offset 8
 165 0002 0346     		mov	r3, r0
 166 0004 0091     		str	r1, [sp]
 167 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
 168              		.loc 1 2174 6
 169 000a BDF90630 		ldrsh	r3, [sp, #6]
 170 000e 002B     		cmp	r3, #0
 171 0010 0ADB     		blt	.L12
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 172              		.loc 1 2176 49
 173 0012 009B     		ldr	r3, [sp]
 174 0014 DAB2     		uxtb	r2, r3
 175              		.loc 1 2176 9
 176 0016 0C49     		ldr	r1, .L15
 177              		.loc 1 2176 15
 178 0018 BDF90630 		ldrsh	r3, [sp, #6]
 179              		.loc 1 2176 49
 180 001c 1201     		lsls	r2, r2, #4
 181 001e D2B2     		uxtb	r2, r2
 182              		.loc 1 2176 47
 183 0020 0B44     		add	r3, r3, r1
 184 0022 83F80023 		strb	r2, [r3, #768]
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 185              		.loc 1 2182 1
 186 0026 0BE0     		b	.L14
 187              	.L12:
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 188              		.loc 1 2180 49
 189 0028 009B     		ldr	r3, [sp]
 190 002a DAB2     		uxtb	r2, r3
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 191              		.loc 1 2180 8
 192 002c 0749     		ldr	r1, .L15+4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 193              		.loc 1 2180 33
 194 002e BDF80630 		ldrh	r3, [sp, #6]
 195 0032 03F00F03 		and	r3, r3, #15
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 196              		.loc 1 2180 41
 197 0036 043B     		subs	r3, r3, #4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 198              		.loc 1 2180 49
 199 0038 1201     		lsls	r2, r2, #4
 200 003a D2B2     		uxtb	r2, r2
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 201              		.loc 1 2180 47
 202 003c 0B44     		add	r3, r3, r1
 203 003e 1A76     		strb	r2, [r3, #24]
 204              	.L14:
 205              		.loc 1 2182 1
 206 0040 00BF     		nop
 207 0042 02B0     		add	sp, sp, #8
 208              		.cfi_def_cfa_offset 0
 209              		@ sp needed
 210 0044 7047     		bx	lr
 211              	.L16:
 212 0046 00BF     		.align	2
 213              	.L15:
 214 0048 00E100E0 		.word	-536813312
 215 004c 00ED00E0 		.word	-536810240
 216              		.cfi_endproc
 217              	.LFE115:
 219              		.section	.text.gpio_set_pin,"ax",%progbits
 220              		.align	1
 221              		.p2align 4,,15
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	gpio_set_pin:
 227              	.LFB165:
 228              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\gpio\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @file    gpio.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   GPIO driver header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @addtogroup DRIVERS
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @addtogroup SYSTEM
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @ingroup DRIVERS
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @addtogroup GPIO
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @ingroup SYSTEM
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @{
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #ifndef _GPIO_H_
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define _GPIO_H_
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #include <platform.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #include <typedefs.h>
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Module constants.                                                         */
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @name    GPIO Port identifiers
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @{
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_A                    0U   /**< GPIO Port A */
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_B                    1U   /**< GPIO Port B */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_C                    2U   /**< GPIO Port C */
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_D                    3U   /**< GPIO Port D */
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_E                    4U   /**< GPIO Port E */
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_F                    5U   /**< GPIO Port F */
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_G                    6U   /**< GPIO Port G */
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_H                    7U   /**< GPIO Port G */
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_I                    8U   /**< GPIO Port I */
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_J                    9U   /**< GPIO Port J */
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_K                    10U  /**< GPIO Port K */
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_L                    11U  /**< GPIO Port L */
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_M                    12U  /**< GPIO Port M */
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_N                    13U  /**< GPIO Port N */
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_Q                    14U  /**< GPIO Port Q */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_R                    15U  /**< GPIO Port R */
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_S                    16U  /**< GPIO Port S */
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_T                    17U  /**< GPIO Port T */
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_V                    18U  /**< GPIO Port V */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_W                    19U  /**< GPIO Port W */
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_X                    20U  /**< GPIO Port X */
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PORT_Y                    21U  /**< GPIO Port Y */
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /** @} */
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @name    GPIO Pin identifiers
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @{
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_0                     0U   /**< GPIO Pin 0  */
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_1                     1U   /**< GPIO Pin 1  */
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_2                     2U   /**< GPIO Pin 2  */
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_3                     3U   /**< GPIO Pin 3  */
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_4                     4U   /**< GPIO Pin 4  */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_5                     5U   /**< GPIO Pin 5  */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_6                     6U   /**< GPIO Pin 6  */
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_7                     7U   /**< GPIO Pin 7  */
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_8                     8U   /**< GPIO Pin 8  */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_9                     9U   /**< GPIO Pin 9  */
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_10                    10U  /**< GPIO Pin 10 */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_11                    11U  /**< GPIO Pin 11 */
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_12                    12U  /**< GPIO Pin 12 */
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_13                    13U  /**< GPIO Pin 13 */
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_14                    14U  /**< GPIO Pin 14 */
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_PIN_15                    15U  /**< GPIO Pin 15 */
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /** @} */
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @name    GPIO mode flags
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @{
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_POS            (0U)
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_MASK           (3UL << GPIO_MODE_MODER_POS)
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_INPUT          (0UL << GPIO_MODE_MODER_POS)
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_OUTPUT         (1UL << GPIO_MODE_MODER_POS)
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_ALTERNATE      (2UL << GPIO_MODE_MODER_POS)
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_MODER_ANALOG         (3UL << GPIO_MODE_MODER_POS)
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OTYPER_POS           (2U)
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OTYPER_MASK          (1UL << GPIO_MODE_OTYPER_POS)
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OTYPER_PUSHPULL      (0UL << GPIO_MODE_OTYPER_POS)
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OTYPER_OPENDRAIN     (1UL << GPIO_MODE_OTYPER_POS)
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_POS          (3U)
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_MASK         (3UL << GPIO_MODE_OSPEEDR_POS)
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_LOW          (0UL << GPIO_MODE_OSPEEDR_POS)
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_MEDIUM       (1UL << GPIO_MODE_OSPEEDR_POS)
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_HIGH         (2UL << GPIO_MODE_OSPEEDR_POS)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_OSPEEDR_VERYHIGH     (3UL << GPIO_MODE_OSPEEDR_POS)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_PUPDR_POS            (5U)
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_PUPDR_MASK           (3UL << GPIO_MODE_PUPDR_POS)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_PUPDR_FLOATING       (0UL << GPIO_MODE_PUPDR_POS)
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_PUPDR_PULLUP         (1UL << GPIO_MODE_PUPDR_POS)
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_PUPDR_PULLDOWN       (2UL << GPIO_MODE_PUPDR_POS)
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_AFR_POS              (7U)
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_AFR_MASK             (15UL << GPIO_MODE_AFR_POS)
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_AFR(n)               ((uint32_t)(n) << GPIO_MODE_AFR_POS)
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_IHYSTR_POS           (11U)
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_IHYSTR_MASK          (3UL << GPIO_MODE_IHYSTR_POS)
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_IHYSTR_CMOS          (0UL << GPIO_MODE_IHYSTR_POS)
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_IHYSTR_AUTO          (1UL << GPIO_MODE_IHYSTR_POS)
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_IHYSTR_TTL           (2UL << GPIO_MODE_IHYSTR_POS)
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_TRIGENR_POS          (13U)
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_TRIGENR_MASK         (1UL << GPIO_MODE_TRIGENR_POS)
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_TRIGENR_IN_DISABLED  (0UL << GPIO_MODE_TRIGENR_POS)
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_TRIGENR_IN_ENABLED   (1UL << GPIO_MODE_TRIGENR_POS)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFESELR_POS         (14U)
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFESELR_MASK        (1UL << GPIO_MODE_SAFESELR_POS)
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFESELR_DISABLED    (0UL << GPIO_MODE_SAFESELR_POS)
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFESELR_ENABLED     (1UL << GPIO_MODE_SAFESELR_POS)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFEVALR_POS         (15U)
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFEVALR_MASK        (1UL << GPIO_MODE_SAFEVALR_POS)
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFEVALR_LOW         (0UL << GPIO_MODE_SAFEVALR_POS)
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define GPIO_MODE_SAFEVALR_HIGH        (1UL << GPIO_MODE_SAFEVALR_POS)
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /** @} */
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Module pre-compile time settings.                                         */
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Derived constants and error checks.                                       */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Module data structures and types.                                         */
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   GPIO Port type.
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef uint8_t gpio_port_t;
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   GPIO Pin type.
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef uint8_t gpio_pin_t;
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   GPIO I/O type.
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef uint16_t gpio_io_t;
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_mode_t
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Mode type.
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_MODER_INPUT,        /**< GPIO Mode Input              */
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_MODER_OUTPUT,       /**< GPIO Mode Output             */
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_MODER_ALTERNATE,    /**< GPIO Mode Alternate Function */
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_MODER_ANALOG        /**< GPIO Mode Analog             */
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_mode_t;
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_otype_t
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Output Type type.
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OTYPER_PUSHPULL,    /**< GPIO Output Push-Pull  */
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OTYPER_OPENDRAIN,   /**< GPIO Output Open-Drain */
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_otype_t;
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_ospeed_t
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Output Speed type.
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OSPEEDR_LOW,        /**< GPIO Low Speed       */
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OSPEEDR_MEDIUM,     /**< GPIO Medium Speed    */
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OSPEEDR_HIGH,       /**< GPIO High Speed      */
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_OSPEEDR_VERYHIGH    /**< GPIO Very High Speed */
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_ospeed_t;
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_pupd_t
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Pull-up/Pull-down type.
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_PUPDR_FLOATING,     /**< GPIO No Pull-Up, No Pull-Down */
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_PUPDR_PULLUP,       /**< GPIO Pull-Up                  */
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_PUPDR_PULLDOWN      /**< GPIO Pull-Down                */
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_pupd_t;
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_od_t
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Output Data type.
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_ODR_LOW,            /**< GPIO Output Data Low  */
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_ODR_HIGH            /**< GPIO Output Data High */
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_od_t;
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   GPIO Alternate Function type.
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef uint8_t gpio_af_t;
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_ihyst_t
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Port Hysteresis type.
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_IHYSTR_CMOS,        /**< GPIO Port Input Buffer Disabled */
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_IHYSTR_TTL,         /**< GPIO Port Input Buffer Enabled  */
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_IHYSTR_AUTO,        /**< GPIO Port Input Buffer Enabled  */
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_ihyst_t;
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_trigen_t
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Port Input Buffer Enable type.
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TRIGENR_IN_DISABLED,     /**< GPIO Port Input Buffer Disabled */
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TRIGENR_IN_ENABLED       /**< GPIO Port Input Buffer Enabled  */
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_trigen_t;
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_safesel_t
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Safe IO Selection Enable type.
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_SAFESEL_DISABLED,   /**< GPIO Safe IO Selection Disabled */
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_SAFESEL_ENABLED     /**< GPIO Safe IO Selection Enabled  */
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_safesel_t;
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @enum gpio_safeval_t
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * GPIO Safe IO Selection value type.
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** typedef enum {
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_SAFEVAL_LOW,        /**< GPIO Safe IO Selection Low  */
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_SAFEVAL_HIGT        /**< GPIO Safe IO Selection High */
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** } gpio_safeval_t;
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Module macros.                                                            */
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Packs unique pin identifier.
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    The low nibble contains the pin number, the high nibble the port
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          number.
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] port      port number; it can be one of the following values:
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_A
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_B
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_C
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_D
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_E
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_F
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_G
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_H
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_I
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_J
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_K
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_L
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_M
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_N
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_Q
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_R
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_S
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_T
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_V
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_W
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_X
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_Y
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] pin       pin number; it can be one of the following values:
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_0
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_1
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_2
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_3
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_4
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_5
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_6
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_7
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_8
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_9
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_10
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_11
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_12
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_13
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_14
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_15
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              unique pin identifier
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define gpio_iopack(_port_, _pin_)                                             \
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     ((gpio_io_t)((((uint32_t)(_port_)) << 4U) | (((uint32_t)(_pin_)) & 0x0FU)))
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Unpacks unique pin identifier.
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Returns port number related to the unique pin identifier.
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in]           unique pin identifier
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              port number; it can be one of the following values:
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_A
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_B
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_C
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_D
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_E
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_F
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_G
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_H
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_I
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_J
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_K
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_L
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_M
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_N
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_Q
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_R
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_S
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_T
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_V
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_W
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_X
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PORT_Y
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define gpio_iounpack_port(_io_)                                               \
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     ((gpio_port_t)(((uint32_t)(_io_)) >> 4U))
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Unpacks unique pin identifier.
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Returns pin number related to the unique pin identifier.
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in]           unique pin identifier
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              pin number; it can be one of the following values:
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_0
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_1
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_2
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_3
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_4
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_5
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_6
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_7
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_8
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_9
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_10
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_11
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_12
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_13
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_14
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PIN_15
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #define gpio_iounpack_pin(_io_)                                                \
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     ((gpio_pin_t)(((uint32_t)(_io_)) & 0x0FU));
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* External declarations.                                                    */
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Export driver modules.*/
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #include <gpio_dev.h>
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #ifdef __cplusplus
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** extern "C" {
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #endif
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Initializes GPIO instances.
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** void gpio_init(void);
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #ifdef __cplusplus
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** #endif
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /* Module inline functions.                                                  */
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /*===========================================================================*/
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Mode Register pin value.
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Mode value of the pin related to the unique pin identifier.
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] mode      mode value; it can be one of the following values:
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_MODER_INPUT
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_MODER_OUTPUT
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_MODER_ALTERNATE
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_MODER_ANALOG
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_moder(gpio_io_t io,
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                         gpio_mode_t mode) {
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->MODER &= (uint32_t)(~(0x3U << (2 * pin)));
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->MODER |= (uint32_t)((mode & 0x3U) << (2 * pin));
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Output Type pin value.
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Output Type value of the pin related to the unique pin
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] otype     output type value; it can be one of the following
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OTYPER_PUSHPULL
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OTYPER_OPENDRAIN
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_otyper(gpio_io_t io,
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                          gpio_otype_t otype) {
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->OTYPER &= (uint32_t)((~(0x1U << pin)));
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->OTYPER |= (uint32_t)((otype & 0x1U) << pin);
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Output Speed pin value.
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Output Speed value of the pin related to the unique pin
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] ospeed    output speed value; it can be one of the following
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OSPEEDR_LOW
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OSPEEDR_MEDIUM
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OSPEEDR_HIGH
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_OSPEEDR_VERYHIGH
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_ospeedr(gpio_io_t io,
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                           gpio_ospeed_t ospeed) {
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->OSPEEDR &= (uint32_t)(~(0x3U << (2 * pin)));
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->OSPEEDR |= (uint32_t)((ospeed & 0x3U) << (2 * pin));
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Pull-up/Pull-down pin value.
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Pull-up/Pull-down value of the pin related to the unique pin
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] pupd      pull-up/pull-down value; it can be one of the following
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PUPDR_FLOATING
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PUPDR_PULLUP
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_PUPDR_PULLDOWN
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_pupdr(gpio_io_t io,
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                         gpio_pupd_t pupd) {
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->PUPDR &= (uint32_t)((~(0x3U << (2 * pin))));
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->PUPDR |= (uint32_t)((pupd & 0x3U) << (2 * pin));
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Output Data pin value.
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Output Data value of the pin related to the unique pin
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] od        output data value; it can be one of the following
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_ODR_LOW
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_ODR_HIGH
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_odr(gpio_io_t io,
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                       gpio_od_t od) {
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->ODR &= (uint32_t)((~(0x1U << pin)));
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->ODR |= (uint32_t)((od & 0x1U) << pin);
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Alternate Function pin value.
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Alternate Function value of the pin related to the unique pin
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] af        alternate function value
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_afr(gpio_io_t io,
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                       gpio_af_t af) {
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         if (pin < 8U) {
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->AFR[0] &= (uint32_t)(~(0xFU << (4 * pin)));
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->AFR[0] |= (uint32_t)((af & 0xFU) << (4 * pin));
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         } else {
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->AFR[1] &= (uint32_t)(~(0xFU << (4 * (pin - 8))));
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->AFR[1] |= (uint32_t)((af & 0xFU) << (4 * (pin - 8)));
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         }
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Hysteresis pin value.
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Hysteresis value of the pin related to the unique pin
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] ihyst     pin hysteresis value; it can be one of the following
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_IHYSTR_CMOS
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_IHYSTR_TTL
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_IHYSTR_AUTO
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_ihystr(gpio_io_t io,
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                          gpio_ihyst_t ihyst) {
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->IHYSTR &= (uint32_t)((~(0x3U << (2 * pin))));
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->IHYSTR |= (uint32_t)((ihyst & 0x3U) << (2 * pin));
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Port Input Buffer Enable pin value.
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Port Input Buffer Enable value of the pin related to the
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          unique pin identifier.
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] trigen    pin input buffer enable value; it can be one of the
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      following values:
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_TRIGENR_IN_DISABLED
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_TRIGENR_IN_ENABLED
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_trigenr(gpio_io_t io,
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                           gpio_trigen_t trigen) {
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->TRIGENR &= (uint32_t)(~(0x1U << pin));
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->TRIGENR |= (uint32_t)((trigen & 0x1U) << pin);
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Safe IO Selection pin value.
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Safe IO Selection value of the pin related to the unique pin
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] safesel   safe io selection value; it can be one of the following
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_SAFESEL_DISABLED
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_SAFESEL_ENABLED
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_safeselr(gpio_io_t io,
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                            gpio_safesel_t safesel) {
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->SAFESELR &= (uint32_t)(~(0x1U << pin));
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->SAFESELR |= (uint32_t)((safesel & 0x1U) << pin);
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Safe IO Output pin value.
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Sets Safe IO Output value of the pin related to the unique pin
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] safeval   safe io output value; it can be one of the following
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *                      values:
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_SAFEVAL_LOW
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *            @arg @ref GPIO_SAFEVAL_HIGT
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_safevalr(gpio_io_t io,
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                            gpio_safeval_t safeval) {
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->SAFEVALR &= (uint32_t)(~(0x1U << pin));
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->SAFEVALR |= (uint32_t)((safeval & 0x1U) << pin);
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Configures pin mode
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @note    Congigures properties of the pin related to the unique pin
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *          identifier.
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] mode      pin configuration
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin_mode(gpio_io_t io,
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                        uint32_t mode) {
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_moder   (io, (gpio_mode_t)((mode & GPIO_MODE_MODER_MASK) >> GPIO_MODE_MODER_POS));
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_otyper  (io, (gpio_otype_t)((mode & GPIO_MODE_OTYPER_MASK) >> GPIO_MODE_OTYPER_POS
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_ospeedr (io, (gpio_ospeed_t)((mode & GPIO_MODE_OSPEEDR_MASK) >> GPIO_MODE_OSPEEDR_
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_pupdr   (io, (gpio_pupd_t)((mode & GPIO_MODE_PUPDR_MASK) >> GPIO_MODE_PUPDR_POS));
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_afr     (io, (gpio_af_t)((mode & GPIO_MODE_AFR_MASK) >> GPIO_MODE_AFR_POS));
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_ihystr  (io, (gpio_ihyst_t)((mode & GPIO_MODE_IHYSTR_MASK) >> GPIO_MODE_IHYSTR_POS
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_trigenr (io, (gpio_trigen_t)((mode & GPIO_MODE_TRIGENR_MASK) >> GPIO_MODE_TRIGENR_
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_safeselr(io, (gpio_safesel_t)((mode & GPIO_MODE_SAFESELR_MASK) >> GPIO_MODE_SAFESE
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_set_pin_safevalr(io, (gpio_safeval_t)((mode & GPIO_MODE_SAFEVALR_MASK) >> GPIO_MODE_SAFEVA
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Reads Port input data.
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              port input data
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE uint32_t gpio_read_port(gpio_io_t io) {
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return p->IDR;
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     } else {
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return 0UL;
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Reads Port output data.
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              port output data
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE uint32_t gpio_read_port_latch(gpio_io_t io) {
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return p->ODR;
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     } else {
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return 0UL;
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Writes Port ouput data.
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] value     output data to write
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_write_port(gpio_io_t io,
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                      uint32_t value) {
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->ODR = value;
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Port value.
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] value     value to be set
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_port(gpio_io_t io,
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                    uint32_t value) {
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->BSRR = value;
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Resets Port value.
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] value     reset value
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_clear_port(gpio_io_t io,
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****                                      uint32_t value) {
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->BSRR = (value << 16U);
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Reads Pin input data.
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              pin input data
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE uint32_t gpio_read_pin(gpio_io_t io) {
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return (p->IDR & (1U << pin)) != 0U;
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     } else {
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return 0UL;
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Reads Pin output data.
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @return              pin output data
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE uint32_t gpio_read_pin_latch(gpio_io_t io) {
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return (p->ODR & (1U << pin)) != 0U;
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     } else {
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         return 0UL;
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Writes Pin ouput data.
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] bit       output data to write
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_write_pin(gpio_io_t io, uint32_t bit) {
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         if (bit != 0U) {
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->BSRR = (uint32_t)(1U << pin);
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         }
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         else {
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****             p->BSRR = (uint32_t)(0x10000U << pin);
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         }
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Sets Pin value.
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_set_pin(gpio_io_t io) {
 229              		.loc 3 863 49
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 16
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233 0000 00B5     		push	{lr}
 234              		.cfi_def_cfa_offset 4
 235              		.cfi_offset 14, -4
 236 0002 85B0     		sub	sp, sp, #20
 237              		.cfi_def_cfa_offset 24
 238 0004 0346     		mov	r3, r0
 239 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 240              		.loc 3 865 24
 241 000a BDF80630 		ldrh	r3, [sp, #6]
 242 000e 1B09     		lsrs	r3, r3, #4
 243 0010 9BB2     		uxth	r3, r3
 244              		.loc 3 865 17
 245 0012 8DF80F30 		strb	r3, [sp, #15]
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 246              		.loc 3 866 24
 247 0016 BDF80630 		ldrh	r3, [sp, #6]	@ movhi
 248 001a DBB2     		uxtb	r3, r3
 249              		.loc 3 866 16
 250 001c 03F00F03 		and	r3, r3, #15
 251 0020 8DF80E30 		strb	r3, [sp, #14]
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 252              		.loc 3 867 24
 253 0024 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 254 0028 1846     		mov	r0, r3
 255 002a FFF7FEFF 		bl	gpio_dev_get_port_reg_ptr
 256 002e 0290     		str	r0, [sp, #8]
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 257              		.loc 3 869 8
 258 0030 029B     		ldr	r3, [sp, #8]
 259 0032 002B     		cmp	r3, #0
 260 0034 05D0     		beq	.L19
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->BSRR = (uint32_t)(1U << pin);
 261              		.loc 3 870 19
 262 0036 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 263              		.loc 3 870 33
 264 003a 0122     		movs	r2, #1
 265 003c 9A40     		lsls	r2, r2, r3
 266              		.loc 3 870 17
 267 003e 029B     		ldr	r3, [sp, #8]
 268 0040 9A61     		str	r2, [r3, #24]
 269              	.L19:
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 270              		.loc 3 872 1
 271 0042 00BF     		nop
 272 0044 05B0     		add	sp, sp, #20
 273              		.cfi_def_cfa_offset 4
 274              		@ sp needed
 275 0046 5DF804FB 		ldr	pc, [sp], #4
 276              		.cfi_endproc
 277              	.LFE165:
 279 004a 00BF     		.section	.text.gpio_clear_pin,"ax",%progbits
 280              		.align	1
 281              		.p2align 4,,15
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	gpio_clear_pin:
 287              	.LFB166:
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** /**
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @brief   Resets Pin value.
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @param[in] io        unique pin identifier
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  *
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  * @api
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****  */
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** __STATIC_INLINE void gpio_clear_pin(gpio_io_t io) {
 288              		.loc 3 881 51
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 16
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292 0000 00B5     		push	{lr}
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 14, -4
 295 0002 85B0     		sub	sp, sp, #20
 296              		.cfi_def_cfa_offset 24
 297 0004 0346     		mov	r3, r0
 298 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_port_t port = gpio_iounpack_port(io);
 299              		.loc 3 883 24
 300 000a BDF80630 		ldrh	r3, [sp, #6]
 301 000e 1B09     		lsrs	r3, r3, #4
 302 0010 9BB2     		uxth	r3, r3
 303              		.loc 3 883 17
 304 0012 8DF80F30 		strb	r3, [sp, #15]
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     gpio_pin_t pin   = gpio_iounpack_pin(io);
 305              		.loc 3 884 24
 306 0016 BDF80630 		ldrh	r3, [sp, #6]	@ movhi
 307 001a DBB2     		uxtb	r3, r3
 308              		.loc 3 884 16
 309 001c 03F00F03 		and	r3, r3, #15
 310 0020 8DF80E30 		strb	r3, [sp, #14]
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     GPIO_TypeDef *p  = gpio_dev_get_port_reg_ptr(port);
 311              		.loc 3 885 24
 312 0024 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 313 0028 1846     		mov	r0, r3
 314 002a FFF7FEFF 		bl	gpio_dev_get_port_reg_ptr
 315 002e 0290     		str	r0, [sp, #8]
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** 
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     if (p != NULL) {
 316              		.loc 3 887 8
 317 0030 029B     		ldr	r3, [sp, #8]
 318 0032 002B     		cmp	r3, #0
 319 0034 06D0     		beq	.L22
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****         p->BSRR = (uint32_t)(0x10000U << pin);
 320              		.loc 3 888 19
 321 0036 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 322              		.loc 3 888 39
 323 003a 4FF48032 		mov	r2, #65536
 324 003e 9A40     		lsls	r2, r2, r3
 325              		.loc 3 888 17
 326 0040 029B     		ldr	r3, [sp, #8]
 327 0042 9A61     		str	r2, [r3, #24]
 328              	.L22:
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h ****     }
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\gpio\include\gpio.h **** }
 329              		.loc 3 890 1
 330 0044 00BF     		nop
 331 0046 05B0     		add	sp, sp, #20
 332              		.cfi_def_cfa_offset 4
 333              		@ sp needed
 334 0048 5DF804FB 		ldr	pc, [sp], #4
 335              		.cfi_endproc
 336              	.LFE166:
 338              		.section	.text.irq_enable,"ax",%progbits
 339              		.align	1
 340              		.p2align 4,,15
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	irq_enable:
 346              	.LFB421:
 347              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\irq\\include\\
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @file    irq.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ module header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup IRQ
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #ifndef _IRQ_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define _IRQ_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <platform.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <core_cm7.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @name    Interrupt priorities
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_0                      0U
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_1                      1U
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_2                      2U
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_3                      3U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_4                      4U
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_5                      5U
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_6                      6U
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_7                      7U
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_8                      8U
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_9                      9U
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_10                     10U
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_11                     11U
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_12                     12U
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_13                     13U
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_14                     14U
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_15                     15U
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /** @} */
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Minimum interrupt priority.
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MIN_PRIORITY                    IRQ_PRIORITY_15
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Maximum interrupt priority.
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MAX_PRIORITY                    IRQ_PRIORITY_0
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module pre-compile time settings.                                         */
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Derived constants and error checks.                                       */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module data structures and types.                                         */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module macros.                                                            */
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ prologue code.
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the start of all IRQ handlers.
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PROLOGUE()
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ epilogue code.
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the end of all IRQ handlers.
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_EPILOGUE()
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER(id) void id(void)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    IRQ handler is executed from ITCM.
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER_ITCM(id) void __attribute__((section(".itcm"))) id(void)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Checks if a IRQ priority is valid.
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] prio      IRQ priority
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval              The function result.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval false        invalid priority.
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval true         correct priority.
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= IRQ_PRIORITY_15)
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* External declarations.                                                    */
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module inline functions.                                                  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables all interrupts
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables all interrupts by clearing the I-bit in the CPSR register.
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable_all(void) {
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __disable_irq();
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables all interrupts
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables all interrupts by setting the I-bit in the CPSR register.
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable_all(void) {
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __enable_irq();
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables specific interrupt.
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables interrupt related to the interrupt identifier.
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable(IRQn_Type id) {
 348              		.loc 4 158 47
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 8
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352 0000 00B5     		push	{lr}
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 14, -4
 355 0002 83B0     		sub	sp, sp, #12
 356              		.cfi_def_cfa_offset 16
 357 0004 0346     		mov	r3, r0
 358 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_EnableIRQ(id);
 359              		.loc 4 160 5
 360 000a BDF90630 		ldrsh	r3, [sp, #6]
 361 000e 1846     		mov	r0, r3
 362 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 363              		.loc 4 161 1
 364 0014 00BF     		nop
 365 0016 03B0     		add	sp, sp, #12
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 0018 5DF804FB 		ldr	pc, [sp], #4
 369              		.cfi_endproc
 370              	.LFE421:
 372              		.section	.text.irq_disable,"ax",%progbits
 373              		.align	1
 374              		.p2align 4,,15
 375              		.syntax unified
 376              		.thumb
 377              		.thumb_func
 379              	irq_disable:
 380              	.LFB422:
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables specific interrupt.
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables interrupt related to the interrupt identifier.
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable(IRQn_Type id) {
 381              		.loc 4 171 48
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 8
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385 0000 00B5     		push	{lr}
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 14, -4
 388 0002 83B0     		sub	sp, sp, #12
 389              		.cfi_def_cfa_offset 16
 390 0004 0346     		mov	r3, r0
 391 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_DisableIRQ(id);
 392              		.loc 4 173 5
 393 000a BDF90630 		ldrsh	r3, [sp, #6]
 394 000e 1846     		mov	r0, r3
 395 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 396              		.loc 4 174 1
 397 0014 00BF     		nop
 398 0016 03B0     		add	sp, sp, #12
 399              		.cfi_def_cfa_offset 4
 400              		@ sp needed
 401 0018 5DF804FB 		ldr	pc, [sp], #4
 402              		.cfi_endproc
 403              	.LFE422:
 405              		.section	.text.irq_set_priority,"ax",%progbits
 406              		.align	1
 407              		.p2align 4,,15
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	irq_set_priority:
 413              	.LFB423:
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Sets the priority of a specific interrupt.
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Sets the priority of the interrupt related to the interrupt
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *          identifier.
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_set_priority(IRQn_Type id, uint32_t prio) {
 414              		.loc 4 185 68
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 8
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 00B5     		push	{lr}
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 14, -4
 421 0002 83B0     		sub	sp, sp, #12
 422              		.cfi_def_cfa_offset 16
 423 0004 0346     		mov	r3, r0
 424 0006 0091     		str	r1, [sp]
 425 0008 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_SetPriority(id, prio);
 426              		.loc 4 187 5
 427 000c BDF90630 		ldrsh	r3, [sp, #6]
 428 0010 0099     		ldr	r1, [sp]
 429 0012 1846     		mov	r0, r3
 430 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 431              		.loc 4 188 1
 432 0018 00BF     		nop
 433 001a 03B0     		add	sp, sp, #12
 434              		.cfi_def_cfa_offset 4
 435              		@ sp needed
 436 001c 5DF804FB 		ldr	pc, [sp], #4
 437              		.cfi_endproc
 438              	.LFE423:
 440              		.section	.text.dma_stream_set_peripheral,"ax",%progbits
 441              		.align	1
 442              		.p2align 4,,15
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 447              	dma_stream_set_peripheral:
 448              	.LFB427:
 449              		.file 5 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\dma\\in
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @file    dma.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   DMA driver header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DRIVERS
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup SYSTEM
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup DRIVERS
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DMA
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup SYSTEM
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifndef _DMA_H_
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define _DMA_H_
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <dmamux.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <clock.h>
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <irq.h>
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <platform.h>
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <typedefs.h>
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module constants.                                                         */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Number of streams among all DMA engines.
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_NUM_STREAMS                 16U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Mask of status bits passed by callback functions.
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STATUS_MASK                 0x3DUL
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module pre-compile time settings.                                         */
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Derived constants and error checks.                                       */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module data structures and types.                                         */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA callback.
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] p         parameter for the registered function
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] sts       status flags from the ISR register
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef void (*dma_callback_t)(void *p, uint32_t sts);
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA descriptor.
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef struct {
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  stream;     /**< @brief DMA stream identifier.  */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMAMUX_Channel_TypeDef    *muxch;     /**< @brief DMA mux channel.        */
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_TypeDef               *dma;       /**< @brief DMA registers.          */
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_Stream_TypeDef        *dmast;     /**< @brief DMA stream registers.   */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  ish;        /**< @brief ISR flags shift.        */
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     IRQn_Type                 vector;     /**< @brief IRQ vector.             */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** } dma_descriptor_t;
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module macros.                                                            */
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    Stream identifiers
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM0_ID                 0U
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM1_ID                 1U
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM2_ID                 2U
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM3_ID                 3U
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM4_ID                 4U
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM5_ID                 5U
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM6_ID                 6U
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM7_ID                 7U
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM0_ID                 8U
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM1_ID                 9U
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM2_ID                 10U
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM3_ID                 11U
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM4_ID                 12U
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM5_ID                 13U
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM6_ID                 14U
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM7_ID                 15U
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STREAM_ID_ANY               DMA_NUM_STREAMS
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM_ID_ANY              (DMA_NUM_STREAMS + 1U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM_ID_ANY              (DMA_NUM_STREAMS + 2U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a stream identifier is valid.
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        DMA stream id
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA stream.
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA stream.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_STREAM(id) ((uint32_t)(id) <= (DMA_NUM_STREAMS + 2U))
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a DMA priority is valid.
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] prio      DMA priority
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA priority.
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA priority.
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= 3U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA priority helper macros
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_LOW                0U
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MEDIUM             1U
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_HIGH               2U
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MAX                3U
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA SCR helper macros
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DMEIE                   DMA_SxCR_DMEIE
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TEIE                    DMA_SxCR_TEIE
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_HTIE                    DMA_SxCR_HTIE
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TCIE                    DMA_SxCR_TCIE
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TRBUFF                  DMA_SxCR_TRBUFF
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_P2M                 0U
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2P                 DMA_SxCR_DIR_0
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2M                 DMA_SxCR_DIR_1
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_CIRC                    DMA_SxCR_CIRC
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PINC                    DMA_SxCR_PINC
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MINC                    DMA_SxCR_MINC
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_BYTE              0U
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_HWORD             DMA_SxCR_PSIZE_0
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_WORD              DMA_SxCR_PSIZE_1
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_BYTE              0U
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_HWORD             DMA_SxCR_MSIZE_0
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_WORD              DMA_SxCR_MSIZE_1
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_SIZE_MASK               (DMA_SxCR_PSIZE_Msk |               \
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MSIZE_Msk)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PL_VALUE(n)             ((n) << 16U)
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_SINGLE           0U
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR4            DMA_SxCR_PBURST_0
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR8            DMA_SxCR_PBURST_1
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR16           (DMA_SxCR_PBURST_1 |                \
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_PBURST_0)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_SINGLE           0U
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR4            DMA_SxCR_MBURST_0
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR8            DMA_SxCR_MBURST_1
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR16           (DMA_SxCR_MBURST_1 |                \
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MBURST_0)
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA callback status flags
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_FEIF                    DMA_LISR_FEIF0
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_DMEIF                   DMA_LISR_DMEIF0
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TEIF                    DMA_LISR_TEIF0
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_HTIF                    DMA_LISR_HTIF0
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TCIF                    DMA_LISR_TCIF0
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA FCR helper macros
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_4                 0U
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_2                 DMA_SxFCR_FTH_0
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_3_4                 DMA_SxFCR_FTH_1
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_FULL                DMA_SxFCR_FTH
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_ENABLE       DMA_SxFCR_DMDIS
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_DISABLE      0U
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_0_25                 0U
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_25_50                DMA_SxFCR_FS_0
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_50_75                DMA_SxFCR_FS_1
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_75_100               (DMA_SxFCR_FS_1 |                   \
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_EMPTY                DMA_SxFCR_FS_2
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_FULL                 (DMA_SxFCR_FS_2 |                   \
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_ENABLE         DMA_SxFCR_FEIE
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_DISABLE        0U
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* External declarations.                                                    */
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** extern "C" {
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Allocates a DMA stream.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        the absolute stream identifier
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] irq_prio  IRQ priority to be assigned to the stream
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cb        stream callback function
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] arg       stream callback argument
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              Pointer to the allocated stream descriptor.
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval NULL         if the specified stream is not available.
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** const dma_descriptor_t *dma_stream_take(uint32_t id, uint32_t irq_prio,
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                         dma_callback_t cb, void *arg);
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Frees a DMA stream.
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** void dma_stream_free(const dma_descriptor_t *ddp);
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module inline functions.                                                  */
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream peripheral pointer register.
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_peripheral(const dma_descriptor_t *ddp,
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                const uint32_t addr) {
 450              		.loc 5 266 69
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 8
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455 0000 82B0     		sub	sp, sp, #8
 456              		.cfi_def_cfa_offset 8
 457 0002 0190     		str	r0, [sp, #4]
 458 0004 0091     		str	r1, [sp]
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxPAR = (uint32_t)addr;
 459              		.loc 5 268 8
 460 0006 019B     		ldr	r3, [sp, #4]
 461 0008 DB68     		ldr	r3, [r3, #12]
 462              		.loc 5 268 23
 463 000a 009A     		ldr	r2, [sp]
 464 000c 9A60     		str	r2, [r3, #8]
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 465              		.loc 5 269 1
 466 000e 00BF     		nop
 467 0010 02B0     		add	sp, sp, #8
 468              		.cfi_def_cfa_offset 0
 469              		@ sp needed
 470 0012 7047     		bx	lr
 471              		.cfi_endproc
 472              	.LFE427:
 474              		.section	.text.dma_stream_set_memory,"ax",%progbits
 475              		.align	1
 476              		.p2align 4,,15
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	dma_stream_set_memory:
 482              	.LFB428:
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream memory pointer register.
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_memory(const dma_descriptor_t *ddp,
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                            const uint32_t addr) {
 483              		.loc 5 280 65
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 8
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 488 0000 82B0     		sub	sp, sp, #8
 489              		.cfi_def_cfa_offset 8
 490 0002 0190     		str	r0, [sp, #4]
 491 0004 0091     		str	r1, [sp]
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxM0AR = (uint32_t)addr;
 492              		.loc 5 282 8
 493 0006 019B     		ldr	r3, [sp, #4]
 494 0008 DB68     		ldr	r3, [r3, #12]
 495              		.loc 5 282 24
 496 000a 009A     		ldr	r2, [sp]
 497 000c DA60     		str	r2, [r3, #12]
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 498              		.loc 5 283 1
 499 000e 00BF     		nop
 500 0010 02B0     		add	sp, sp, #8
 501              		.cfi_def_cfa_offset 0
 502              		@ sp needed
 503 0012 7047     		bx	lr
 504              		.cfi_endproc
 505              	.LFE428:
 507              		.section	.text.dma_stream_set_count,"ax",%progbits
 508              		.align	1
 509              		.p2align 4,,15
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 514              	dma_stream_set_count:
 515              	.LFB429:
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer counter register.
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cnt       number of transfers to be performed
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_count(const dma_descriptor_t *ddp,
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                           uint32_t cnt) {
 516              		.loc 5 294 57
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 8
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 521 0000 82B0     		sub	sp, sp, #8
 522              		.cfi_def_cfa_offset 8
 523 0002 0190     		str	r0, [sp, #4]
 524 0004 0091     		str	r1, [sp]
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxNDTR = cnt;
 525              		.loc 5 296 8
 526 0006 019B     		ldr	r3, [sp, #4]
 527 0008 DB68     		ldr	r3, [r3, #12]
 528              		.loc 5 296 24
 529 000a 009A     		ldr	r2, [sp]
 530 000c 5A60     		str	r2, [r3, #4]
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 531              		.loc 5 297 1
 532 000e 00BF     		nop
 533 0010 02B0     		add	sp, sp, #8
 534              		.cfi_def_cfa_offset 0
 535              		@ sp needed
 536 0012 7047     		bx	lr
 537              		.cfi_endproc
 538              	.LFE429:
 540              		.section	.text.dma_stream_set_transfer_mode,"ax",%progbits
 541              		.align	1
 542              		.p2align 4,,15
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 547              	dma_stream_set_transfer_mode:
 548              	.LFB431:
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the current stream transfer count register value.
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The current transfer count value.
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE uint32_t dma_stream_get_count(const dma_descriptor_t *ddp) {
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return ddp->dmast->SxNDTR;
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer mode.
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] mode      transfer mode flags to be programmed in @p CR register
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_transfer_mode(const dma_descriptor_t *ddp,
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                   uint32_t mode) {
 549              		.loc 5 321 66
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 8
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		@ link register save eliminated.
 554 0000 82B0     		sub	sp, sp, #8
 555              		.cfi_def_cfa_offset 8
 556 0002 0190     		str	r0, [sp, #4]
 557 0004 0091     		str	r1, [sp]
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR = mode;
 558              		.loc 5 323 8
 559 0006 019B     		ldr	r3, [sp, #4]
 560 0008 DB68     		ldr	r3, [r3, #12]
 561              		.loc 5 323 22
 562 000a 009A     		ldr	r2, [sp]
 563 000c 1A60     		str	r2, [r3]
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 564              		.loc 5 324 1
 565 000e 00BF     		nop
 566 0010 02B0     		add	sp, sp, #8
 567              		.cfi_def_cfa_offset 0
 568              		@ sp needed
 569 0012 7047     		bx	lr
 570              		.cfi_endproc
 571              	.LFE431:
 573              		.section	.text.dma_stream_clear_interrupts,"ax",%progbits
 574              		.align	1
 575              		.p2align 4,,15
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	dma_stream_clear_interrupts:
 581              	.LFB432:
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Clears a DMA stream interrupt.
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_clear_interrupts(const dma_descriptor_t *ddp) {
 582              		.loc 5 333 79
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 8
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		@ link register save eliminated.
 587 0000 82B0     		sub	sp, sp, #8
 588              		.cfi_def_cfa_offset 8
 589 0002 0190     		str	r0, [sp, #4]
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     if ((ddp->stream <= 3U) ||
 590              		.loc 5 335 13
 591 0004 019B     		ldr	r3, [sp, #4]
 592 0006 1B68     		ldr	r3, [r3]
 593              		.loc 5 335 8
 594 0008 032B     		cmp	r3, #3
 595 000a 07D9     		bls	.L31
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 596              		.loc 5 336 13 discriminator 1
 597 000c 019B     		ldr	r3, [sp, #4]
 598 000e 1B68     		ldr	r3, [r3]
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 599              		.loc 5 335 29 discriminator 1
 600 0010 072B     		cmp	r3, #7
 601 0012 0CD9     		bls	.L32
 602              		.loc 5 336 34
 603 0014 019B     		ldr	r3, [sp, #4]
 604 0016 1B68     		ldr	r3, [r3]
 605              		.loc 5 336 28
 606 0018 0B2B     		cmp	r3, #11
 607 001a 08D8     		bhi	.L32
 608              	.L31:
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->LIFCR = DMA_STATUS_MASK << ddp->ish;
 609              		.loc 5 337 49
 610 001c 019B     		ldr	r3, [sp, #4]
 611 001e 1A69     		ldr	r2, [r3, #16]
 612              		.loc 5 337 12
 613 0020 019B     		ldr	r3, [sp, #4]
 614 0022 9B68     		ldr	r3, [r3, #8]
 615              		.loc 5 337 43
 616 0024 3D21     		movs	r1, #61
 617 0026 01FA02F2 		lsl	r2, r1, r2
 618              		.loc 5 337 25
 619 002a 9A60     		str	r2, [r3, #8]
 620 002c 08E0     		b	.L33
 621              	.L32:
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     } else {
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->HIFCR = DMA_STATUS_MASK << ddp->ish;
 622              		.loc 5 339 49
 623 002e 019B     		ldr	r3, [sp, #4]
 624 0030 1A69     		ldr	r2, [r3, #16]
 625              		.loc 5 339 12
 626 0032 019B     		ldr	r3, [sp, #4]
 627 0034 9B68     		ldr	r3, [r3, #8]
 628              		.loc 5 339 43
 629 0036 3D21     		movs	r1, #61
 630 0038 01FA02F2 		lsl	r2, r1, r2
 631              		.loc 5 339 25
 632 003c DA60     		str	r2, [r3, #12]
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     }
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 633              		.loc 5 341 1
 634 003e 00BF     		nop
 635              	.L33:
 636 0040 00BF     		nop
 637 0042 02B0     		add	sp, sp, #8
 638              		.cfi_def_cfa_offset 0
 639              		@ sp needed
 640 0044 7047     		bx	lr
 641              		.cfi_endproc
 642              	.LFE432:
 644 0046 00BF     		.section	.text.dma_stream_enable,"ax",%progbits
 645              		.align	1
 646              		.p2align 4,,15
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	dma_stream_enable:
 652              	.LFB434:
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the DMA stream enable status.
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The enabled status.
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        The DMA stream is not enabled.
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         The DMA stream is enabled.
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE bool dma_stream_is_enabled(const dma_descriptor_t *ddp) {
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return (bool)((ddp->dmast->SxCR & DMA_SxCR_EN) != 0U);
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Enables a DMA stream.
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_enable(const dma_descriptor_t *ddp) {
 653              		.loc 5 365 69
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 8
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		@ link register save eliminated.
 658 0000 82B0     		sub	sp, sp, #8
 659              		.cfi_def_cfa_offset 8
 660 0002 0190     		str	r0, [sp, #4]
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR |= DMA_SxCR_EN;
 661              		.loc 5 367 8
 662 0004 019B     		ldr	r3, [sp, #4]
 663 0006 DB68     		ldr	r3, [r3, #12]
 664              		.loc 5 367 22
 665 0008 1A68     		ldr	r2, [r3]
 666              		.loc 5 367 8
 667 000a 019B     		ldr	r3, [sp, #4]
 668 000c DB68     		ldr	r3, [r3, #12]
 669              		.loc 5 367 22
 670 000e 42F00102 		orr	r2, r2, #1
 671 0012 1A60     		str	r2, [r3]
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 672              		.loc 5 368 1
 673 0014 00BF     		nop
 674 0016 02B0     		add	sp, sp, #8
 675              		.cfi_def_cfa_offset 0
 676              		@ sp needed
 677 0018 7047     		bx	lr
 678              		.cfi_endproc
 679              	.LFE434:
 681 001a 00BF     		.section	.text.dma_stream_disable,"ax",%progbits
 682              		.align	1
 683              		.p2align 4,,15
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 688              	dma_stream_disable:
 689              	.LFB435:
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Disables a DMA stream and clears pending interrupts.
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_disable(const dma_descriptor_t *ddp) {
 690              		.loc 5 377 70
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 8
 693              		@ frame_needed = 0, uses_anonymous_args = 0
 694 0000 00B5     		push	{lr}
 695              		.cfi_def_cfa_offset 4
 696              		.cfi_offset 14, -4
 697 0002 83B0     		sub	sp, sp, #12
 698              		.cfi_def_cfa_offset 16
 699 0004 0190     		str	r0, [sp, #4]
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR &= ~(DMA_SxCR_TCIE | DMA_SxCR_HTIE  |
 700              		.loc 5 379 8
 701 0006 019B     		ldr	r3, [sp, #4]
 702 0008 DB68     		ldr	r3, [r3, #12]
 703              		.loc 5 379 22
 704 000a 1A68     		ldr	r2, [r3]
 705              		.loc 5 379 8
 706 000c 019B     		ldr	r3, [sp, #4]
 707 000e DB68     		ldr	r3, [r3, #12]
 708              		.loc 5 379 22
 709 0010 22F01F02 		bic	r2, r2, #31
 710 0014 1A60     		str	r2, [r3]
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_TEIE | DMA_SxCR_DMEIE |
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_EN);
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     dma_stream_clear_interrupts(ddp);
 711              		.loc 5 382 5
 712 0016 0198     		ldr	r0, [sp, #4]
 713 0018 FFF7FEFF 		bl	dma_stream_clear_interrupts
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 714              		.loc 5 383 1
 715 001c 00BF     		nop
 716 001e 03B0     		add	sp, sp, #12
 717              		.cfi_def_cfa_offset 4
 718              		@ sp needed
 719 0020 5DF804FB 		ldr	pc, [sp], #4
 720              		.cfi_endproc
 721              	.LFE435:
 723              		.section	.text.dma_stream_set_trigger,"ax",%progbits
 724              		.align	1
 725              		.p2align 4,,15
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 730              	dma_stream_set_trigger:
 731              	.LFB438:
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Polled wait for transfer complete.
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @note    A stream in circular mode never completes.
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_wait_complete(const dma_descriptor_t *ddp) {
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     while (dma_stream_is_enabled(ddp)) {
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     }
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA fifo mode.
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] mode      fifo mode flags to be programmed in @p FCR register
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_fifo_mode(const dma_descriptor_t *ddp,
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                               uint32_t mode) {
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxFCR |= mode;
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Selects a trigger source for the DMA stream.
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] trigger   peripheral identifier for this trigger
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_trigger(const dma_descriptor_t *ddp,
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                             uint32_t trigger) {
 732              		.loc 5 422 63
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 8
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737 0000 82B0     		sub	sp, sp, #8
 738              		.cfi_def_cfa_offset 8
 739 0002 0190     		str	r0, [sp, #4]
 740 0004 0091     		str	r1, [sp]
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->muxch->CCR = trigger;
 741              		.loc 5 424 8
 742 0006 019B     		ldr	r3, [sp, #4]
 743 0008 5B68     		ldr	r3, [r3, #4]
 744              		.loc 5 424 21
 745 000a 009A     		ldr	r2, [sp]
 746 000c 1A60     		str	r2, [r3]
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 747              		.loc 5 425 1
 748 000e 00BF     		nop
 749 0010 02B0     		add	sp, sp, #8
 750              		.cfi_def_cfa_offset 0
 751              		@ sp needed
 752 0012 7047     		bx	lr
 753              		.cfi_endproc
 754              	.LFE438:
 756              		.section	.bss.blackhole,"aw",%nobits
 757              		.align	2
 760              	blackhole:
 761 0000 00000000 		.space	4
 762              		.section	.bss.tx_pattern,"aw",%nobits
 763              		.align	2
 766              	tx_pattern:
 767 0000 00000000 		.space	4
 768              		.section	.text.spi_reset_paramters,"ax",%progbits
 769              		.align	1
 770              		.p2align 4,,15
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	spi_reset_paramters:
 776              	.LFB439:
 777              		.file 6 "Modules/Drivers/Comms/SPI/src/spi.c"
   1:Modules/Drivers/Comms/SPI/src/spi.c **** /****************************************************************************
   2:Modules/Drivers/Comms/SPI/src/spi.c ****  *
   3:Modules/Drivers/Comms/SPI/src/spi.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Drivers/Comms/SPI/src/spi.c ****  *
   5:Modules/Drivers/Comms/SPI/src/spi.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Drivers/Comms/SPI/src/spi.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Drivers/Comms/SPI/src/spi.c ****  *
   8:Modules/Drivers/Comms/SPI/src/spi.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Drivers/Comms/SPI/src/spi.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  11:Modules/Drivers/Comms/SPI/src/spi.c ****  *****************************************************************************/
  12:Modules/Drivers/Comms/SPI/src/spi.c **** /**
  13:Modules/Drivers/Comms/SPI/src/spi.c ****  * @file    spi.c
  14:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief   SPI driver source file.
  15:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  16:Modules/Drivers/Comms/SPI/src/spi.c ****  * @addtogroup DRIVERS
  17:Modules/Drivers/Comms/SPI/src/spi.c ****  * @addtogroup COMMS
  18:Modules/Drivers/Comms/SPI/src/spi.c ****  * @ingroup DRIVERS
  19:Modules/Drivers/Comms/SPI/src/spi.c ****  * @addtogroup SPI
  20:Modules/Drivers/Comms/SPI/src/spi.c ****  * @ingroup COMMS
  21:Modules/Drivers/Comms/SPI/src/spi.c ****  * @{
  22:Modules/Drivers/Comms/SPI/src/spi.c ****  */
  23:Modules/Drivers/Comms/SPI/src/spi.c **** 
  24:Modules/Drivers/Comms/SPI/src/spi.c **** #include <spi.h>
  25:Modules/Drivers/Comms/SPI/src/spi.c **** #include <spi_private.h>
  26:Modules/Drivers/Comms/SPI/src/spi.c **** 
  27:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  28:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module local definitions.                                                 */
  29:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  30:Modules/Drivers/Comms/SPI/src/spi.c **** 
  31:Modules/Drivers/Comms/SPI/src/spi.c **** #define SPI_CR1_FIXED_BITS  (0U)
  32:Modules/Drivers/Comms/SPI/src/spi.c **** #define SPI_CR2_FIXED_BITS  (SPI_CR2_FRXTH | SPI_CR2_SSOE)
  33:Modules/Drivers/Comms/SPI/src/spi.c **** 
  34:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  35:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module exported variables.                                                */
  36:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  37:Modules/Drivers/Comms/SPI/src/spi.c **** 
  38:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  39:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module local types.                                                       */
  40:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  41:Modules/Drivers/Comms/SPI/src/spi.c **** 
  42:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  43:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module local variables.                                                   */
  44:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  45:Modules/Drivers/Comms/SPI/src/spi.c **** 
  46:Modules/Drivers/Comms/SPI/src/spi.c **** static volatile uint32_t blackhole;
  47:Modules/Drivers/Comms/SPI/src/spi.c **** static volatile uint32_t tx_pattern;
  48:Modules/Drivers/Comms/SPI/src/spi.c **** 
  49:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  50:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module local functions.                                                   */
  51:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
  52:Modules/Drivers/Comms/SPI/src/spi.c **** 
  53:Modules/Drivers/Comms/SPI/src/spi.c **** /**
  54:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief   Enters in transmit/receiving mode.
  55:Modules/Drivers/Comms/SPI/src/spi.c ****  * @note    Called when SPI driver enters transmit/receiving mode.
  56:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  57:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] \_sdp\_   pointer to a @p spi_driver_t structure
  58:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  59:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
  60:Modules/Drivers/Comms/SPI/src/spi.c ****  */
  61:Modules/Drivers/Comms/SPI/src/spi.c **** #define SPI_OP_IN_PROGRESS(_sdp_)                          \
  62:Modules/Drivers/Comms/SPI/src/spi.c ****     (_sdp_)->op_busy = SPI_OP_BUSY
  63:Modules/Drivers/Comms/SPI/src/spi.c **** 
  64:Modules/Drivers/Comms/SPI/src/spi.c **** /**
  65:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief  Exits from transmit/receiving mode.
  66:Modules/Drivers/Comms/SPI/src/spi.c ****  * @note   Called when SPI driver exits transmit/receiving mode.
  67:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  68:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] \_sdp\_   pointer to a @p spi_driver_t structure
  69:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  70:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
  71:Modules/Drivers/Comms/SPI/src/spi.c ****  */
  72:Modules/Drivers/Comms/SPI/src/spi.c **** #define SPI_OP_DONE(_sdp_)                                 \
  73:Modules/Drivers/Comms/SPI/src/spi.c ****     (_sdp_)->op_busy = SPI_OP_READY
  74:Modules/Drivers/Comms/SPI/src/spi.c **** 
  75:Modules/Drivers/Comms/SPI/src/spi.c **** /**
  76:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief  Waits for transmit/receiving end.
  77:Modules/Drivers/Comms/SPI/src/spi.c ****  * @note   Called to wait for end of transmit/receiving.
  78:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  79:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] \_sdp\_   pointer to a @p spi_driver_t structure
  80:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  81:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
  82:Modules/Drivers/Comms/SPI/src/spi.c ****  */
  83:Modules/Drivers/Comms/SPI/src/spi.c **** #define SPI_WAIT_FOR_OP_COMPLETION(_sdp_)                  \
  84:Modules/Drivers/Comms/SPI/src/spi.c ****     if (((_sdp_)->drv_mode == SPI_DRV_MODE_INT_SYNC) ||    \
  85:Modules/Drivers/Comms/SPI/src/spi.c ****         ((_sdp_)->drv_mode == SPI_DRV_MODE_DMA_SYNC)) {    \
  86:Modules/Drivers/Comms/SPI/src/spi.c ****         while ((_sdp_)->op_busy == SPI_OP_BUSY) {;}        \
  87:Modules/Drivers/Comms/SPI/src/spi.c ****     }
  88:Modules/Drivers/Comms/SPI/src/spi.c **** 
  89:Modules/Drivers/Comms/SPI/src/spi.c **** /**
  90:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief   Resets SPI parameters.
  91:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  92:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[out] sdp      pointer to an @p spi_driver_t structure
  93:Modules/Drivers/Comms/SPI/src/spi.c ****  *
  94:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
  95:Modules/Drivers/Comms/SPI/src/spi.c ****  */
  96:Modules/Drivers/Comms/SPI/src/spi.c **** static void spi_reset_paramters(spi_driver_t *sdp) {
 778              		.loc 6 96 52
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 16
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 783 0000 84B0     		sub	sp, sp, #16
 784              		.cfi_def_cfa_offset 16
 785 0002 0190     		str	r0, [sp, #4]
  97:Modules/Drivers/Comms/SPI/src/spi.c **** 
  98:Modules/Drivers/Comms/SPI/src/spi.c ****     uint8_t i;
  99:Modules/Drivers/Comms/SPI/src/spi.c **** 
 100:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Set all driver configuration parameters to default values.*/
 101:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->tx_buf            = NULL;
 786              		.loc 6 101 28
 787 0004 019B     		ldr	r3, [sp, #4]
 788 0006 0022     		movs	r2, #0
 789 0008 1A61     		str	r2, [r3, #16]
 102:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->rx_buf            = NULL;
 790              		.loc 6 102 28
 791 000a 019B     		ldr	r3, [sp, #4]
 792 000c 0022     		movs	r2, #0
 793 000e 5A61     		str	r2, [r3, #20]
 103:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->rx_n_frames       = 0U;
 794              		.loc 6 103 28
 795 0010 019B     		ldr	r3, [sp, #4]
 796 0012 0022     		movs	r2, #0
 797 0014 9A60     		str	r2, [r3, #8]
 104:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->tx_n_frames       = 0U;
 798              		.loc 6 104 28
 799 0016 019B     		ldr	r3, [sp, #4]
 800 0018 0022     		movs	r2, #0
 801 001a DA60     		str	r2, [r3, #12]
 105:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->op_busy           = SPI_OP_READY;
 802              		.loc 6 105 28
 803 001c 019B     		ldr	r3, [sp, #4]
 804 001e 0022     		movs	r2, #0
 805 0020 1A76     		strb	r2, [r3, #24]
 106:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->prio              = IRQ_MIN_PRIORITY;
 806              		.loc 6 106 28
 807 0022 019B     		ldr	r3, [sp, #4]
 808 0024 0F22     		movs	r2, #15
 809 0026 DA61     		str	r2, [r3, #28]
 107:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->drv_mode          = SPI_DRV_MODE_INT_SYNC;
 810              		.loc 6 107 28
 811 0028 019B     		ldr	r3, [sp, #4]
 812 002a 0022     		movs	r2, #0
 813 002c 83F82020 		strb	r2, [r3, #32]
 108:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_conf          = NULL;
 814              		.loc 6 108 28
 815 0030 019B     		ldr	r3, [sp, #4]
 816 0032 0022     		movs	r2, #0
 817 0034 5A62     		str	r2, [r3, #36]
 109:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_tx_descriptor = NULL;
 818              		.loc 6 109 28
 819 0036 019B     		ldr	r3, [sp, #4]
 820 0038 0022     		movs	r2, #0
 821 003a 9A62     		str	r2, [r3, #40]
 110:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_rx_descriptor = NULL;
 822              		.loc 6 110 28
 823 003c 019B     		ldr	r3, [sp, #4]
 824 003e 0022     		movs	r2, #0
 825 0040 DA62     		str	r2, [r3, #44]
 111:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_tx_mode       = 0U;
 826              		.loc 6 111 28
 827 0042 019B     		ldr	r3, [sp, #4]
 828 0044 0022     		movs	r2, #0
 829 0046 1A63     		str	r2, [r3, #48]
 112:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_rx_mode       = 0U;
 830              		.loc 6 112 28
 831 0048 019B     		ldr	r3, [sp, #4]
 832 004a 0022     		movs	r2, #0
 833 004c 5A63     		str	r2, [r3, #52]
 113:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->mode              = SPI_MODE_MASTER;
 834              		.loc 6 113 28
 835 004e 019B     		ldr	r3, [sp, #4]
 836 0050 0122     		movs	r2, #1
 837 0052 83F83820 		strb	r2, [r3, #56]
 114:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->baud              = SPI_BAUDRATE_DIV2;
 838              		.loc 6 114 28
 839 0056 019B     		ldr	r3, [sp, #4]
 840 0058 0022     		movs	r2, #0
 841 005a 83F83920 		strb	r2, [r3, #57]
 115:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->cpha              = SPI_CPHA_0;
 842              		.loc 6 115 28
 843 005e 019B     		ldr	r3, [sp, #4]
 844 0060 0022     		movs	r2, #0
 845 0062 83F83A20 		strb	r2, [r3, #58]
 116:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->cpol              = SPI_CPOL_0;
 846              		.loc 6 116 28
 847 0066 019B     		ldr	r3, [sp, #4]
 848 0068 0022     		movs	r2, #0
 849 006a 83F83B20 		strb	r2, [r3, #59]
 117:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->fformat           = SPI_FRAMEFORMAT_MSB;
 850              		.loc 6 117 28
 851 006e 019B     		ldr	r3, [sp, #4]
 852 0070 0022     		movs	r2, #0
 853 0072 83F83C20 		strb	r2, [r3, #60]
 118:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->fsize             = SPI_FRAMESIZE_8;
 854              		.loc 6 118 28
 855 0076 019B     		ldr	r3, [sp, #4]
 856 0078 0722     		movs	r2, #7
 857 007a 83F83D20 		strb	r2, [r3, #61]
 119:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nssp_mode         = SPI_NSS_PULSE_MODE_OFF;
 858              		.loc 6 119 28
 859 007e 019B     		ldr	r3, [sp, #4]
 860 0080 0022     		movs	r2, #0
 861 0082 83F83E20 		strb	r2, [r3, #62]
 120:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nss_mode          = SPI_NSS_MODE_HARDWARE;
 862              		.loc 6 120 28
 863 0086 019B     		ldr	r3, [sp, #4]
 864 0088 0022     		movs	r2, #0
 865 008a 83F83F20 		strb	r2, [r3, #63]
 121:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nss_gpio          = gpio_iopack(GPIO_PORT_A, GPIO_PIN_0);
 866              		.loc 6 121 28
 867 008e 019B     		ldr	r3, [sp, #4]
 868 0090 0022     		movs	r2, #0
 869 0092 A3F84020 		strh	r2, [r3, #64]	@ movhi
 122:Modules/Drivers/Comms/SPI/src/spi.c **** 
 123:Modules/Drivers/Comms/SPI/src/spi.c ****     for (i = 0U; i < (uint8_t)SPI_CB_OPS_MAX; i++) {
 870              		.loc 6 123 12
 871 0096 0023     		movs	r3, #0
 872 0098 8DF80F30 		strb	r3, [sp, #15]
 873              		.loc 6 123 5
 874 009c 0CE0     		b	.L38
 875              	.L39:
 124:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->cb[i] = NULL;
 876              		.loc 6 124 16 discriminator 3
 877 009e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 878              		.loc 6 124 20 discriminator 3
 879 00a2 019A     		ldr	r2, [sp, #4]
 880 00a4 1033     		adds	r3, r3, #16
 881 00a6 9B00     		lsls	r3, r3, #2
 882 00a8 1344     		add	r3, r3, r2
 883 00aa 0022     		movs	r2, #0
 884 00ac 5A60     		str	r2, [r3, #4]
 123:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->cb[i] = NULL;
 885              		.loc 6 123 48 discriminator 3
 886 00ae 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 887 00b2 0133     		adds	r3, r3, #1
 888 00b4 8DF80F30 		strb	r3, [sp, #15]
 889              	.L38:
 123:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->cb[i] = NULL;
 890              		.loc 6 123 5 discriminator 1
 891 00b8 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 892 00bc 012B     		cmp	r3, #1
 893 00be EED9     		bls	.L39
 125:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 126:Modules/Drivers/Comms/SPI/src/spi.c **** }
 894              		.loc 6 126 1
 895 00c0 00BF     		nop
 896 00c2 00BF     		nop
 897 00c4 04B0     		add	sp, sp, #16
 898              		.cfi_def_cfa_offset 0
 899              		@ sp needed
 900 00c6 7047     		bx	lr
 901              		.cfi_endproc
 902              	.LFE439:
 904              		.section	.text.spi_dma_callback,"ax",%progbits
 905              		.align	1
 906              		.p2align 4,,15
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 911              	spi_dma_callback:
 912              	.LFB440:
 127:Modules/Drivers/Comms/SPI/src/spi.c **** 
 128:Modules/Drivers/Comms/SPI/src/spi.c **** /**
 129:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief   DMA callback.
 130:Modules/Drivers/Comms/SPI/src/spi.c ****  *
 131:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] arg       argument associated to the callback
 132:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] sts       DMA callback cause status flags
 133:Modules/Drivers/Comms/SPI/src/spi.c ****  *
 134:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
 135:Modules/Drivers/Comms/SPI/src/spi.c ****  */
 136:Modules/Drivers/Comms/SPI/src/spi.c **** static void spi_dma_callback(void *arg, uint32_t sts) {
 913              		.loc 6 136 55
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 16
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917 0000 00B5     		push	{lr}
 918              		.cfi_def_cfa_offset 4
 919              		.cfi_offset 14, -4
 920 0002 85B0     		sub	sp, sp, #20
 921              		.cfi_def_cfa_offset 24
 922 0004 0190     		str	r0, [sp, #4]
 923 0006 0091     		str	r1, [sp]
 137:Modules/Drivers/Comms/SPI/src/spi.c **** 
 138:Modules/Drivers/Comms/SPI/src/spi.c ****     /*lint -e9087 */
 139:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_driver_t *sdp = (spi_driver_t *)arg;
 924              		.loc 6 139 19
 925 0008 019B     		ldr	r3, [sp, #4]
 926 000a 0393     		str	r3, [sp, #12]
 140:Modules/Drivers/Comms/SPI/src/spi.c ****     /*lint +e9087 */
 141:Modules/Drivers/Comms/SPI/src/spi.c **** 
 142:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Checking for errors.*/
 143:Modules/Drivers/Comms/SPI/src/spi.c ****     if ((sts & DMA_STS_TEIF) != 0U) {
 927              		.loc 6 143 14
 928 000c 009B     		ldr	r3, [sp]
 929 000e 03F00803 		and	r3, r3, #8
 930              		.loc 6 143 8
 931 0012 002B     		cmp	r3, #0
 932 0014 08D0     		beq	.L41
 144:Modules/Drivers/Comms/SPI/src/spi.c ****         /* DMA critical error.*/
 145:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->cb[SPI_CB_OPS_ERR] != NULL) {
 933              		.loc 6 145 20
 934 0016 039B     		ldr	r3, [sp, #12]
 935 0018 9B6C     		ldr	r3, [r3, #72]
 936              		.loc 6 145 12
 937 001a 002B     		cmp	r3, #0
 938 001c 11D0     		beq	.L42
 146:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->cb[SPI_CB_OPS_ERR](sdp);
 939              		.loc 6 146 20
 940 001e 039B     		ldr	r3, [sp, #12]
 941 0020 9B6C     		ldr	r3, [r3, #72]
 942              		.loc 6 146 13
 943 0022 0398     		ldr	r0, [sp, #12]
 944 0024 9847     		blx	r3
 945              	.LVL0:
 946 0026 0CE0     		b	.L42
 947              	.L41:
 147:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 148:Modules/Drivers/Comms/SPI/src/spi.c ****     } else {
 149:Modules/Drivers/Comms/SPI/src/spi.c ****         if ((sts & DMA_STS_TCIF) != 0U) {
 948              		.loc 6 149 18
 949 0028 009B     		ldr	r3, [sp]
 950 002a 03F02003 		and	r3, r3, #32
 951              		.loc 6 149 12
 952 002e 002B     		cmp	r3, #0
 953 0030 07D0     		beq	.L42
 150:Modules/Drivers/Comms/SPI/src/spi.c ****             /* If operation completed event callback is defined, it is invoked.*/
 151:Modules/Drivers/Comms/SPI/src/spi.c ****             if (sdp->cb[SPI_CB_OPS_DONE] != NULL) {
 954              		.loc 6 151 24
 955 0032 039B     		ldr	r3, [sp, #12]
 956 0034 5B6C     		ldr	r3, [r3, #68]
 957              		.loc 6 151 16
 958 0036 002B     		cmp	r3, #0
 959 0038 03D0     		beq	.L42
 152:Modules/Drivers/Comms/SPI/src/spi.c ****                 sdp->cb[SPI_CB_OPS_DONE](sdp);
 960              		.loc 6 152 24
 961 003a 039B     		ldr	r3, [sp, #12]
 962 003c 5B6C     		ldr	r3, [r3, #68]
 963              		.loc 6 152 17
 964 003e 0398     		ldr	r0, [sp, #12]
 965 0040 9847     		blx	r3
 966              	.LVL1:
 967              	.L42:
 153:Modules/Drivers/Comms/SPI/src/spi.c ****             }
 154:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 155:Modules/Drivers/Comms/SPI/src/spi.c ****             ; /* close "if" as required by MISRA */
 156:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 157:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 158:Modules/Drivers/Comms/SPI/src/spi.c **** 
 159:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Event flags must be cleared before to re-enable the stream. Since no
 160:Modules/Drivers/Comms/SPI/src/spi.c ****        interrupt is associated to TX stream, related event flags are cleared
 161:Modules/Drivers/Comms/SPI/src/spi.c ****        here, in the RX stream handler.*/
 162:Modules/Drivers/Comms/SPI/src/spi.c ****     dma_stream_clear_interrupts(sdp->dma_tx_descriptor);
 968              		.loc 6 162 5
 969 0042 039B     		ldr	r3, [sp, #12]
 970 0044 9B6A     		ldr	r3, [r3, #40]
 971 0046 1846     		mov	r0, r3
 972 0048 FFF7FEFF 		bl	dma_stream_clear_interrupts
 163:Modules/Drivers/Comms/SPI/src/spi.c **** 
 164:Modules/Drivers/Comms/SPI/src/spi.c ****     /* De-assert master chip select in multi-slave communication to stop the
 165:Modules/Drivers/Comms/SPI/src/spi.c ****        communication.*/
 166:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->mode == SPI_MODE_MASTER && sdp->nss_mode == SPI_NSS_MODE_SOFTWARE) {
 973              		.loc 6 166 12
 974 004c 039B     		ldr	r3, [sp, #12]
 975 004e 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 976              		.loc 6 166 8
 977 0052 012B     		cmp	r3, #1
 978 0054 0AD1     		bne	.L43
 979              		.loc 6 166 44 discriminator 1
 980 0056 039B     		ldr	r3, [sp, #12]
 981 0058 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 982              		.loc 6 166 38 discriminator 1
 983 005c 012B     		cmp	r3, #1
 984 005e 05D1     		bne	.L43
 167:Modules/Drivers/Comms/SPI/src/spi.c ****          gpio_set_pin(sdp->nss_gpio);
 985              		.loc 6 167 10
 986 0060 039B     		ldr	r3, [sp, #12]
 987 0062 B3F84030 		ldrh	r3, [r3, #64]
 988 0066 1846     		mov	r0, r3
 989 0068 FFF7FEFF 		bl	gpio_set_pin
 990              	.L43:
 168:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 169:Modules/Drivers/Comms/SPI/src/spi.c **** 
 170:Modules/Drivers/Comms/SPI/src/spi.c ****     SPI_OP_DONE(sdp);
 991              		.loc 6 170 5
 992 006c 039B     		ldr	r3, [sp, #12]
 993 006e 0022     		movs	r2, #0
 994 0070 1A76     		strb	r2, [r3, #24]
 171:Modules/Drivers/Comms/SPI/src/spi.c **** }
 995              		.loc 6 171 1
 996 0072 00BF     		nop
 997 0074 05B0     		add	sp, sp, #20
 998              		.cfi_def_cfa_offset 4
 999              		@ sp needed
 1000 0076 5DF804FB 		ldr	pc, [sp], #4
 1001              		.cfi_endproc
 1002              	.LFE440:
 1004 007a 00BF     		.section	.text.spi_lld_exchange,"ax",%progbits
 1005              		.align	1
 1006              		.p2align 4,,15
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1011              	spi_lld_exchange:
 1012              	.LFB441:
 172:Modules/Drivers/Comms/SPI/src/spi.c **** 
 173:Modules/Drivers/Comms/SPI/src/spi.c **** /**
 174:Modules/Drivers/Comms/SPI/src/spi.c ****  * @brief   Exchanges frames via SPI.
 175:Modules/Drivers/Comms/SPI/src/spi.c ****  *
 176:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] sdp           pointer to a @p spi_driver_t structure
 177:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] tx_buf        pointer to the tx buffer to be sent
 178:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[out] rx_buf       pointer to the rx buffer to be received
 179:Modules/Drivers/Comms/SPI/src/spi.c ****  * @param[in] n_frames      maximum number of frames to be exchanged
 180:Modules/Drivers/Comms/SPI/src/spi.c ****  * @return                  number of frames exchanged.
 181:Modules/Drivers/Comms/SPI/src/spi.c ****  *
 182:Modules/Drivers/Comms/SPI/src/spi.c ****  * @notapi
 183:Modules/Drivers/Comms/SPI/src/spi.c ****  */
 184:Modules/Drivers/Comms/SPI/src/spi.c **** static uint32_t spi_lld_exchange(spi_driver_t *sdp, const uint8_t *tx_buf,
 185:Modules/Drivers/Comms/SPI/src/spi.c ****                                  uint8_t *rx_buf, uint32_t n_frames) {
 1013              		.loc 6 185 70
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 16
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017 0000 00B5     		push	{lr}
 1018              		.cfi_def_cfa_offset 4
 1019              		.cfi_offset 14, -4
 1020 0002 85B0     		sub	sp, sp, #20
 1021              		.cfi_def_cfa_offset 24
 1022 0004 0390     		str	r0, [sp, #12]
 1023 0006 0291     		str	r1, [sp, #8]
 1024 0008 0192     		str	r2, [sp, #4]
 1025 000a 0093     		str	r3, [sp]
 186:Modules/Drivers/Comms/SPI/src/spi.c **** 
 187:Modules/Drivers/Comms/SPI/src/spi.c ****     SPI_OP_IN_PROGRESS(sdp);
 1026              		.loc 6 187 5
 1027 000c 039B     		ldr	r3, [sp, #12]
 1028 000e 0122     		movs	r2, #1
 1029 0010 1A76     		strb	r2, [r3, #24]
 188:Modules/Drivers/Comms/SPI/src/spi.c **** 
 189:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->tx_buf = tx_buf;
 1030              		.loc 6 189 17
 1031 0012 039B     		ldr	r3, [sp, #12]
 1032 0014 029A     		ldr	r2, [sp, #8]
 1033 0016 1A61     		str	r2, [r3, #16]
 190:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->rx_buf = rx_buf;
 1034              		.loc 6 190 17
 1035 0018 039B     		ldr	r3, [sp, #12]
 1036 001a 019A     		ldr	r2, [sp, #4]
 1037 001c 5A61     		str	r2, [r3, #20]
 191:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->tx_n_frames = n_frames;
 1038              		.loc 6 191 22
 1039 001e 039B     		ldr	r3, [sp, #12]
 1040 0020 009A     		ldr	r2, [sp]
 1041 0022 DA60     		str	r2, [r3, #12]
 192:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->rx_n_frames = n_frames;
 1042              		.loc 6 192 22
 1043 0024 039B     		ldr	r3, [sp, #12]
 1044 0026 009A     		ldr	r2, [sp]
 1045 0028 9A60     		str	r2, [r3, #8]
 193:Modules/Drivers/Comms/SPI/src/spi.c **** 
 194:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Interrupt mode exchange.*/ 
 195:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->drv_mode == SPI_DRV_MODE_INT_SYNC ||
 1046              		.loc 6 195 12
 1047 002a 039B     		ldr	r3, [sp, #12]
 1048 002c 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 1049              		.loc 6 195 8
 1050 0030 002B     		cmp	r3, #0
 1051 0032 04D0     		beq	.L45
 196:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 1052              		.loc 6 196 12 discriminator 1
 1053 0034 039B     		ldr	r3, [sp, #12]
 1054 0036 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 195:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 1055              		.loc 6 195 48 discriminator 1
 1056 003a 012B     		cmp	r3, #1
 1057 003c 18D1     		bne	.L46
 1058              	.L45:
 197:Modules/Drivers/Comms/SPI/src/spi.c **** 
 198:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Assert master chip select in multi-slave communication to start the
 199:Modules/Drivers/Comms/SPI/src/spi.c ****            communication.*/
 200:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->mode == SPI_MODE_MASTER && sdp->nss_mode == SPI_NSS_MODE_SOFTWARE) {
 1059              		.loc 6 200 16
 1060 003e 039B     		ldr	r3, [sp, #12]
 1061 0040 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 1062              		.loc 6 200 12
 1063 0044 012B     		cmp	r3, #1
 1064 0046 0AD1     		bne	.L47
 1065              		.loc 6 200 48 discriminator 1
 1066 0048 039B     		ldr	r3, [sp, #12]
 1067 004a 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 1068              		.loc 6 200 42 discriminator 1
 1069 004e 012B     		cmp	r3, #1
 1070 0050 05D1     		bne	.L47
 201:Modules/Drivers/Comms/SPI/src/spi.c ****             gpio_clear_pin(sdp->nss_gpio);
 1071              		.loc 6 201 13
 1072 0052 039B     		ldr	r3, [sp, #12]
 1073 0054 B3F84030 		ldrh	r3, [r3, #64]
 1074 0058 1846     		mov	r0, r3
 1075 005a FFF7FEFF 		bl	gpio_clear_pin
 1076              	.L47:
 202:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 203:Modules/Drivers/Comms/SPI/src/spi.c **** 
 204:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Enable RX/TX interrupts.*/
 205:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->spi->CR2 |= SPI_CR2_RXNEIE | SPI_CR2_TXEIE;
 1077              		.loc 6 205 12
 1078 005e 039B     		ldr	r3, [sp, #12]
 1079 0060 1B68     		ldr	r3, [r3]
 1080              		.loc 6 205 23
 1081 0062 5A68     		ldr	r2, [r3, #4]
 1082              		.loc 6 205 12
 1083 0064 039B     		ldr	r3, [sp, #12]
 1084 0066 1B68     		ldr	r3, [r3]
 1085              		.loc 6 205 23
 1086 0068 42F0C002 		orr	r2, r2, #192
 1087 006c 5A60     		str	r2, [r3, #4]
 1088 006e 94E0     		b	.L48
 1089              	.L46:
 206:Modules/Drivers/Comms/SPI/src/spi.c **** 
 207:Modules/Drivers/Comms/SPI/src/spi.c ****     /* DMA mode exchange.*/ 
 208:Modules/Drivers/Comms/SPI/src/spi.c ****     } else {
 209:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Configure DMA RX/TX number of data items.*/
 210:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_count(sdp->dma_tx_descriptor, sdp->tx_n_frames);
 1090              		.loc 6 210 9
 1091 0070 039B     		ldr	r3, [sp, #12]
 1092 0072 9A6A     		ldr	r2, [r3, #40]
 1093 0074 039B     		ldr	r3, [sp, #12]
 1094 0076 DB68     		ldr	r3, [r3, #12]
 1095 0078 1946     		mov	r1, r3
 1096 007a 1046     		mov	r0, r2
 1097 007c FFF7FEFF 		bl	dma_stream_set_count
 211:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_count(sdp->dma_rx_descriptor, sdp->rx_n_frames);
 1098              		.loc 6 211 9
 1099 0080 039B     		ldr	r3, [sp, #12]
 1100 0082 DA6A     		ldr	r2, [r3, #44]
 1101 0084 039B     		ldr	r3, [sp, #12]
 1102 0086 9B68     		ldr	r3, [r3, #8]
 1103 0088 1946     		mov	r1, r3
 1104 008a 1046     		mov	r0, r2
 1105 008c FFF7FEFF 		bl	dma_stream_set_count
 212:Modules/Drivers/Comms/SPI/src/spi.c **** 
 213:Modules/Drivers/Comms/SPI/src/spi.c ****         /* DMA modes depending on buffers organization.*/
 214:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->rx_buf != NULL) {
 1106              		.loc 6 214 16
 1107 0090 039B     		ldr	r3, [sp, #12]
 1108 0092 5B69     		ldr	r3, [r3, #20]
 1109              		.loc 6 214 12
 1110 0094 002B     		cmp	r3, #0
 1111 0096 16D0     		beq	.L49
 215:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_memory(sdp->dma_rx_descriptor, (uint32_t)(sdp->rx_buf));
 1112              		.loc 6 215 13
 1113 0098 039B     		ldr	r3, [sp, #12]
 1114 009a DA6A     		ldr	r2, [r3, #44]
 1115              		.loc 6 215 73
 1116 009c 039B     		ldr	r3, [sp, #12]
 1117 009e 5B69     		ldr	r3, [r3, #20]
 1118              		.loc 6 215 13
 1119 00a0 1946     		mov	r1, r3
 1120 00a2 1046     		mov	r0, r2
 1121 00a4 FFF7FEFF 		bl	dma_stream_set_memory
 216:Modules/Drivers/Comms/SPI/src/spi.c **** 
 217:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Enable DMA memory increment mode.*/
 218:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_rx_mode |= DMA_CCR_MINC;
 1122              		.loc 6 218 30
 1123 00a8 039B     		ldr	r3, [sp, #12]
 1124 00aa 5B6B     		ldr	r3, [r3, #52]
 1125 00ac 43F48062 		orr	r2, r3, #1024
 1126 00b0 039B     		ldr	r3, [sp, #12]
 1127 00b2 5A63     		str	r2, [r3, #52]
 219:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Setting up calculated RX DMA modes.*/
 220:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_transfer_mode(sdp->dma_rx_descriptor, sdp->dma_rx_mode);
 1128              		.loc 6 220 13
 1129 00b4 039B     		ldr	r3, [sp, #12]
 1130 00b6 DA6A     		ldr	r2, [r3, #44]
 1131 00b8 039B     		ldr	r3, [sp, #12]
 1132 00ba 5B6B     		ldr	r3, [r3, #52]
 1133 00bc 1946     		mov	r1, r3
 1134 00be 1046     		mov	r0, r2
 1135 00c0 FFF7FEFF 		bl	dma_stream_set_transfer_mode
 1136 00c4 19E0     		b	.L50
 1137              	.L49:
 221:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 222:Modules/Drivers/Comms/SPI/src/spi.c ****             blackhole = 0U; /* initialized as required by MISRA since it cannot be declared const.*
 1138              		.loc 6 222 23
 1139 00c6 3F4B     		ldr	r3, .L59
 1140 00c8 0022     		movs	r2, #0
 1141 00ca 1A60     		str	r2, [r3]
 223:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_memory(sdp->dma_rx_descriptor, (uint32_t)(&blackhole));
 1142              		.loc 6 223 13
 1143 00cc 039B     		ldr	r3, [sp, #12]
 1144 00ce DB6A     		ldr	r3, [r3, #44]
 1145 00d0 3C4A     		ldr	r2, .L59
 1146 00d2 1146     		mov	r1, r2
 1147 00d4 1846     		mov	r0, r3
 1148 00d6 FFF7FEFF 		bl	dma_stream_set_memory
 224:Modules/Drivers/Comms/SPI/src/spi.c **** 
 225:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Disable DMA memory increment mode.*/
 226:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_rx_mode &= ~DMA_CCR_MINC;
 1149              		.loc 6 226 30
 1150 00da 039B     		ldr	r3, [sp, #12]
 1151 00dc 5B6B     		ldr	r3, [r3, #52]
 1152 00de 23F48062 		bic	r2, r3, #1024
 1153 00e2 039B     		ldr	r3, [sp, #12]
 1154 00e4 5A63     		str	r2, [r3, #52]
 227:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Setting up calculated RX DMA modes.*/
 228:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_transfer_mode(sdp->dma_rx_descriptor, sdp->dma_rx_mode);
 1155              		.loc 6 228 13
 1156 00e6 039B     		ldr	r3, [sp, #12]
 1157 00e8 DA6A     		ldr	r2, [r3, #44]
 1158 00ea 039B     		ldr	r3, [sp, #12]
 1159 00ec 5B6B     		ldr	r3, [r3, #52]
 1160 00ee 1946     		mov	r1, r3
 1161 00f0 1046     		mov	r0, r2
 1162 00f2 FFF7FEFF 		bl	dma_stream_set_transfer_mode
 229:Modules/Drivers/Comms/SPI/src/spi.c ****             (void)(blackhole); /* declared void as required by MISRA since its value is not used.*/
 1163              		.loc 6 229 13
 1164 00f6 334B     		ldr	r3, .L59
 1165 00f8 1B68     		ldr	r3, [r3]
 1166              	.L50:
 230:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 231:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->tx_buf != NULL) {
 1167              		.loc 6 231 16
 1168 00fa 039B     		ldr	r3, [sp, #12]
 1169 00fc 1B69     		ldr	r3, [r3, #16]
 1170              		.loc 6 231 12
 1171 00fe 002B     		cmp	r3, #0
 1172 0100 16D0     		beq	.L51
 232:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_memory(sdp->dma_tx_descriptor, (uint32_t)(sdp->tx_buf));
 1173              		.loc 6 232 13
 1174 0102 039B     		ldr	r3, [sp, #12]
 1175 0104 9A6A     		ldr	r2, [r3, #40]
 1176              		.loc 6 232 73
 1177 0106 039B     		ldr	r3, [sp, #12]
 1178 0108 1B69     		ldr	r3, [r3, #16]
 1179              		.loc 6 232 13
 1180 010a 1946     		mov	r1, r3
 1181 010c 1046     		mov	r0, r2
 1182 010e FFF7FEFF 		bl	dma_stream_set_memory
 233:Modules/Drivers/Comms/SPI/src/spi.c **** 
 234:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Enable DMA memory increment mode.*/
 235:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_tx_mode |= DMA_CCR_MINC;
 1183              		.loc 6 235 30
 1184 0112 039B     		ldr	r3, [sp, #12]
 1185 0114 1B6B     		ldr	r3, [r3, #48]
 1186 0116 43F48062 		orr	r2, r3, #1024
 1187 011a 039B     		ldr	r3, [sp, #12]
 1188 011c 1A63     		str	r2, [r3, #48]
 236:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Setting up calculated TX DMA modes.*/
 237:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_transfer_mode(sdp->dma_tx_descriptor, sdp->dma_tx_mode);
 1189              		.loc 6 237 13
 1190 011e 039B     		ldr	r3, [sp, #12]
 1191 0120 9A6A     		ldr	r2, [r3, #40]
 1192 0122 039B     		ldr	r3, [sp, #12]
 1193 0124 1B6B     		ldr	r3, [r3, #48]
 1194 0126 1946     		mov	r1, r3
 1195 0128 1046     		mov	r0, r2
 1196 012a FFF7FEFF 		bl	dma_stream_set_transfer_mode
 1197 012e 1AE0     		b	.L52
 1198              	.L51:
 238:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 239:Modules/Drivers/Comms/SPI/src/spi.c ****             tx_pattern = 0xFFFFFFFFUL; /* initialized as required by MISRA since it cannot be decla
 1199              		.loc 6 239 24
 1200 0130 254B     		ldr	r3, .L59+4
 1201 0132 4FF0FF32 		mov	r2, #-1
 1202 0136 1A60     		str	r2, [r3]
 240:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_memory(sdp->dma_tx_descriptor, (uint32_t)(&(tx_pattern)));
 1203              		.loc 6 240 13
 1204 0138 039B     		ldr	r3, [sp, #12]
 1205 013a 9B6A     		ldr	r3, [r3, #40]
 1206 013c 224A     		ldr	r2, .L59+4
 1207 013e 1146     		mov	r1, r2
 1208 0140 1846     		mov	r0, r3
 1209 0142 FFF7FEFF 		bl	dma_stream_set_memory
 241:Modules/Drivers/Comms/SPI/src/spi.c ****             (void)(tx_pattern); /* declared void as required by MISRA since its value is not used.*
 1210              		.loc 6 241 13
 1211 0146 204B     		ldr	r3, .L59+4
 1212 0148 1B68     		ldr	r3, [r3]
 242:Modules/Drivers/Comms/SPI/src/spi.c **** 
 243:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Disable DMA memory increment mode.*/
 244:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_tx_mode &= ~DMA_CCR_MINC;
 1213              		.loc 6 244 30
 1214 014a 039B     		ldr	r3, [sp, #12]
 1215 014c 1B6B     		ldr	r3, [r3, #48]
 1216 014e 23F48062 		bic	r2, r3, #1024
 1217 0152 039B     		ldr	r3, [sp, #12]
 1218 0154 1A63     		str	r2, [r3, #48]
 245:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Setting up calculated TX DMA modes.*/
 246:Modules/Drivers/Comms/SPI/src/spi.c ****             dma_stream_set_transfer_mode(sdp->dma_tx_descriptor, sdp->dma_tx_mode);
 1219              		.loc 6 246 13
 1220 0156 039B     		ldr	r3, [sp, #12]
 1221 0158 9A6A     		ldr	r2, [r3, #40]
 1222 015a 039B     		ldr	r3, [sp, #12]
 1223 015c 1B6B     		ldr	r3, [r3, #48]
 1224 015e 1946     		mov	r1, r3
 1225 0160 1046     		mov	r0, r2
 1226 0162 FFF7FEFF 		bl	dma_stream_set_transfer_mode
 1227              	.L52:
 247:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 248:Modules/Drivers/Comms/SPI/src/spi.c **** 
 249:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Assert master chip select in multi-slave communication to start the
 250:Modules/Drivers/Comms/SPI/src/spi.c ****            communication.*/
 251:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->mode == SPI_MODE_MASTER && sdp->nss_mode == SPI_NSS_MODE_SOFTWARE) {
 1228              		.loc 6 251 16
 1229 0166 039B     		ldr	r3, [sp, #12]
 1230 0168 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 1231              		.loc 6 251 12
 1232 016c 012B     		cmp	r3, #1
 1233 016e 0AD1     		bne	.L53
 1234              		.loc 6 251 48 discriminator 1
 1235 0170 039B     		ldr	r3, [sp, #12]
 1236 0172 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 1237              		.loc 6 251 42 discriminator 1
 1238 0176 012B     		cmp	r3, #1
 1239 0178 05D1     		bne	.L53
 252:Modules/Drivers/Comms/SPI/src/spi.c ****             gpio_clear_pin(sdp->nss_gpio);
 1240              		.loc 6 252 13
 1241 017a 039B     		ldr	r3, [sp, #12]
 1242 017c B3F84030 		ldrh	r3, [r3, #64]
 1243 0180 1846     		mov	r0, r3
 1244 0182 FFF7FEFF 		bl	gpio_clear_pin
 1245              	.L53:
 253:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 254:Modules/Drivers/Comms/SPI/src/spi.c **** 
 255:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Starting DMAs.*/
 256:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_enable(sdp->dma_rx_descriptor);
 1246              		.loc 6 256 9
 1247 0186 039B     		ldr	r3, [sp, #12]
 1248 0188 DB6A     		ldr	r3, [r3, #44]
 1249 018a 1846     		mov	r0, r3
 1250 018c FFF7FEFF 		bl	dma_stream_enable
 257:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_enable(sdp->dma_tx_descriptor);
 1251              		.loc 6 257 9
 1252 0190 039B     		ldr	r3, [sp, #12]
 1253 0192 9B6A     		ldr	r3, [r3, #40]
 1254 0194 1846     		mov	r0, r3
 1255 0196 FFF7FEFF 		bl	dma_stream_enable
 1256              	.L48:
 258:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 259:Modules/Drivers/Comms/SPI/src/spi.c **** 
 260:Modules/Drivers/Comms/SPI/src/spi.c ****     SPI_WAIT_FOR_OP_COMPLETION(sdp);
 1257              		.loc 6 260 5
 1258 019a 039B     		ldr	r3, [sp, #12]
 1259 019c 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 1260 01a0 002B     		cmp	r3, #0
 1261 01a2 04D0     		beq	.L58
 1262              		.loc 6 260 5 is_stmt 0 discriminator 1
 1263 01a4 039B     		ldr	r3, [sp, #12]
 1264 01a6 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 1265 01aa 022B     		cmp	r3, #2
 1266 01ac 05D1     		bne	.L55
 1267              	.L58:
 1268              		.loc 6 260 5
 1269 01ae 00BF     		nop
 1270              	.L56:
 1271              		.loc 6 260 5 discriminator 2
 1272 01b0 039B     		ldr	r3, [sp, #12]
 1273 01b2 1B7E     		ldrb	r3, [r3, #24]
 1274 01b4 DBB2     		uxtb	r3, r3
 1275 01b6 012B     		cmp	r3, #1
 1276 01b8 FAD0     		beq	.L56
 1277              	.L55:
 261:Modules/Drivers/Comms/SPI/src/spi.c **** 
 262:Modules/Drivers/Comms/SPI/src/spi.c ****     return n_frames;
 1278              		.loc 6 262 12 is_stmt 1
 1279 01ba 009B     		ldr	r3, [sp]
 263:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1280              		.loc 6 263 1
 1281 01bc 1846     		mov	r0, r3
 1282 01be 05B0     		add	sp, sp, #20
 1283              		.cfi_def_cfa_offset 4
 1284              		@ sp needed
 1285 01c0 5DF804FB 		ldr	pc, [sp], #4
 1286              	.L60:
 1287              		.align	2
 1288              	.L59:
 1289 01c4 00000000 		.word	blackhole
 1290 01c8 00000000 		.word	tx_pattern
 1291              		.cfi_endproc
 1292              	.LFE441:
 1294              		.section	.text.spi_init,"ax",%progbits
 1295              		.align	1
 1296              		.p2align 4,,15
 1297              		.global	spi_init
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	spi_init:
 1303              	.LFB442:
 264:Modules/Drivers/Comms/SPI/src/spi.c **** 
 265:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
 266:Modules/Drivers/Comms/SPI/src/spi.c **** /* Module exported functions.                                                */
 267:Modules/Drivers/Comms/SPI/src/spi.c **** /*===========================================================================*/
 268:Modules/Drivers/Comms/SPI/src/spi.c **** 
 269:Modules/Drivers/Comms/SPI/src/spi.c **** void spi_init(spi_driver_t *sdp) {
 1304              		.loc 6 269 34
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 8
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308 0000 00B5     		push	{lr}
 1309              		.cfi_def_cfa_offset 4
 1310              		.cfi_offset 14, -4
 1311 0002 83B0     		sub	sp, sp, #12
 1312              		.cfi_def_cfa_offset 16
 1313 0004 0190     		str	r0, [sp, #4]
 270:Modules/Drivers/Comms/SPI/src/spi.c **** 
 271:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Set pointer to SPI register block.*/
 272:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->spi   = spi_dev_get_reg_ptr(sdp);
 1314              		.loc 6 272 18
 1315 0006 0198     		ldr	r0, [sp, #4]
 1316 0008 FFF7FEFF 		bl	spi_dev_get_reg_ptr
 1317 000c 0246     		mov	r2, r0
 1318              		.loc 6 272 16
 1319 000e 019B     		ldr	r3, [sp, #4]
 1320 0010 1A60     		str	r2, [r3]
 273:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Set SPI clock value based on clocktree configuration.*/
 274:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->clock = spi_dev_get_clock(sdp);
 1321              		.loc 6 274 18
 1322 0012 0198     		ldr	r0, [sp, #4]
 1323 0014 FFF7FEFF 		bl	spi_dev_get_clock
 1324 0018 0246     		mov	r2, r0
 1325              		.loc 6 274 16
 1326 001a 019B     		ldr	r3, [sp, #4]
 1327 001c 5A60     		str	r2, [r3, #4]
 275:Modules/Drivers/Comms/SPI/src/spi.c **** 
 276:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Reset SPI parameters.*/
 277:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_reset_paramters(sdp);
 1328              		.loc 6 277 5
 1329 001e 0198     		ldr	r0, [sp, #4]
 1330 0020 FFF7FEFF 		bl	spi_reset_paramters
 278:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1331              		.loc 6 278 1
 1332 0024 00BF     		nop
 1333 0026 03B0     		add	sp, sp, #12
 1334              		.cfi_def_cfa_offset 4
 1335              		@ sp needed
 1336 0028 5DF804FB 		ldr	pc, [sp], #4
 1337              		.cfi_endproc
 1338              	.LFE442:
 1340              		.section	.text.spi_set_prio,"ax",%progbits
 1341              		.align	1
 1342              		.p2align 4,,15
 1343              		.global	spi_set_prio
 1344              		.syntax unified
 1345              		.thumb
 1346              		.thumb_func
 1348              	spi_set_prio:
 1349              	.LFB443:
 279:Modules/Drivers/Comms/SPI/src/spi.c **** 
 280:Modules/Drivers/Comms/SPI/src/spi.c **** uint32_t spi_set_prio(spi_driver_t *sdp, uint32_t prio) {
 1350              		.loc 6 280 57
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 16
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 1355 0000 84B0     		sub	sp, sp, #16
 1356              		.cfi_def_cfa_offset 16
 1357 0002 0190     		str	r0, [sp, #4]
 1358 0004 0091     		str	r1, [sp]
 281:Modules/Drivers/Comms/SPI/src/spi.c **** 
 282:Modules/Drivers/Comms/SPI/src/spi.c ****     uint32_t prev_prio;
 283:Modules/Drivers/Comms/SPI/src/spi.c **** 
 284:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_prio = sdp->prio;
 1359              		.loc 6 284 15
 1360 0006 019B     		ldr	r3, [sp, #4]
 1361 0008 DB69     		ldr	r3, [r3, #28]
 1362 000a 0393     		str	r3, [sp, #12]
 285:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->prio = prio;
 1363              		.loc 6 285 15
 1364 000c 019B     		ldr	r3, [sp, #4]
 1365 000e 009A     		ldr	r2, [sp]
 1366 0010 DA61     		str	r2, [r3, #28]
 286:Modules/Drivers/Comms/SPI/src/spi.c **** 
 287:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_prio;
 1367              		.loc 6 287 12
 1368 0012 039B     		ldr	r3, [sp, #12]
 288:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1369              		.loc 6 288 1
 1370 0014 1846     		mov	r0, r3
 1371 0016 04B0     		add	sp, sp, #16
 1372              		.cfi_def_cfa_offset 0
 1373              		@ sp needed
 1374 0018 7047     		bx	lr
 1375              		.cfi_endproc
 1376              	.LFE443:
 1378 001a 00BF     		.section	.text.spi_set_drv_mode,"ax",%progbits
 1379              		.align	1
 1380              		.p2align 4,,15
 1381              		.global	spi_set_drv_mode
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1386              	spi_set_drv_mode:
 1387              	.LFB444:
 289:Modules/Drivers/Comms/SPI/src/spi.c **** 
 290:Modules/Drivers/Comms/SPI/src/spi.c **** spi_drv_mode_t spi_set_drv_mode(spi_driver_t *sdp, spi_drv_mode_t drv_mode) {
 1388              		.loc 6 290 77
 1389              		.cfi_startproc
 1390              		@ args = 0, pretend = 0, frame = 16
 1391              		@ frame_needed = 0, uses_anonymous_args = 0
 1392              		@ link register save eliminated.
 1393 0000 84B0     		sub	sp, sp, #16
 1394              		.cfi_def_cfa_offset 16
 1395 0002 0190     		str	r0, [sp, #4]
 1396 0004 0B46     		mov	r3, r1
 1397 0006 8DF80330 		strb	r3, [sp, #3]
 291:Modules/Drivers/Comms/SPI/src/spi.c **** 
 292:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_drv_mode_t prev_drv_mode;
 293:Modules/Drivers/Comms/SPI/src/spi.c **** 
 294:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_drv_mode = sdp->drv_mode;
 1398              		.loc 6 294 19
 1399 000a 019B     		ldr	r3, [sp, #4]
 1400 000c 93F82030 		ldrb	r3, [r3, #32]
 1401 0010 8DF80F30 		strb	r3, [sp, #15]
 295:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->drv_mode = drv_mode;
 1402              		.loc 6 295 19
 1403 0014 019B     		ldr	r3, [sp, #4]
 1404 0016 9DF80320 		ldrb	r2, [sp, #3]
 1405 001a 83F82020 		strb	r2, [r3, #32]
 296:Modules/Drivers/Comms/SPI/src/spi.c **** 
 297:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_drv_mode;
 1406              		.loc 6 297 12
 1407 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 298:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1408              		.loc 6 298 1
 1409 0022 1846     		mov	r0, r3
 1410 0024 04B0     		add	sp, sp, #16
 1411              		.cfi_def_cfa_offset 0
 1412              		@ sp needed
 1413 0026 7047     		bx	lr
 1414              		.cfi_endproc
 1415              	.LFE444:
 1417              		.section	.text.spi_set_dma_conf,"ax",%progbits
 1418              		.align	1
 1419              		.p2align 4,,15
 1420              		.global	spi_set_dma_conf
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1425              	spi_set_dma_conf:
 1426              	.LFB445:
 299:Modules/Drivers/Comms/SPI/src/spi.c **** 
 300:Modules/Drivers/Comms/SPI/src/spi.c **** spi_dma_conf_t *spi_set_dma_conf(spi_driver_t *sdp, spi_dma_conf_t *dma_conf) {
 1427              		.loc 6 300 79
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 16
 1430              		@ frame_needed = 0, uses_anonymous_args = 0
 1431              		@ link register save eliminated.
 1432 0000 84B0     		sub	sp, sp, #16
 1433              		.cfi_def_cfa_offset 16
 1434 0002 0190     		str	r0, [sp, #4]
 1435 0004 0091     		str	r1, [sp]
 301:Modules/Drivers/Comms/SPI/src/spi.c **** 
 302:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_dma_conf_t *prev_dma_conf;
 303:Modules/Drivers/Comms/SPI/src/spi.c **** 
 304:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_dma_conf = sdp->dma_conf;
 1436              		.loc 6 304 19
 1437 0006 019B     		ldr	r3, [sp, #4]
 1438 0008 5B6A     		ldr	r3, [r3, #36]
 1439 000a 0393     		str	r3, [sp, #12]
 305:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->dma_conf = dma_conf;
 1440              		.loc 6 305 19
 1441 000c 019B     		ldr	r3, [sp, #4]
 1442 000e 009A     		ldr	r2, [sp]
 1443 0010 5A62     		str	r2, [r3, #36]
 306:Modules/Drivers/Comms/SPI/src/spi.c **** 
 307:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_dma_conf;
 1444              		.loc 6 307 12
 1445 0012 039B     		ldr	r3, [sp, #12]
 308:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1446              		.loc 6 308 1
 1447 0014 1846     		mov	r0, r3
 1448 0016 04B0     		add	sp, sp, #16
 1449              		.cfi_def_cfa_offset 0
 1450              		@ sp needed
 1451 0018 7047     		bx	lr
 1452              		.cfi_endproc
 1453              	.LFE445:
 1455 001a 00BF     		.section	.text.spi_set_mode,"ax",%progbits
 1456              		.align	1
 1457              		.p2align 4,,15
 1458              		.global	spi_set_mode
 1459              		.syntax unified
 1460              		.thumb
 1461              		.thumb_func
 1463              	spi_set_mode:
 1464              	.LFB446:
 309:Modules/Drivers/Comms/SPI/src/spi.c **** 
 310:Modules/Drivers/Comms/SPI/src/spi.c **** spi_mode_t spi_set_mode(spi_driver_t *sdp, spi_mode_t mode) {
 1465              		.loc 6 310 61
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 16
 1468              		@ frame_needed = 0, uses_anonymous_args = 0
 1469              		@ link register save eliminated.
 1470 0000 84B0     		sub	sp, sp, #16
 1471              		.cfi_def_cfa_offset 16
 1472 0002 0190     		str	r0, [sp, #4]
 1473 0004 0B46     		mov	r3, r1
 1474 0006 8DF80330 		strb	r3, [sp, #3]
 311:Modules/Drivers/Comms/SPI/src/spi.c **** 
 312:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_mode_t prev_mode;
 313:Modules/Drivers/Comms/SPI/src/spi.c **** 
 314:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_mode = sdp->mode;
 1475              		.loc 6 314 15
 1476 000a 019B     		ldr	r3, [sp, #4]
 1477 000c 93F83830 		ldrb	r3, [r3, #56]
 1478 0010 8DF80F30 		strb	r3, [sp, #15]
 315:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->mode = mode;
 1479              		.loc 6 315 15
 1480 0014 019B     		ldr	r3, [sp, #4]
 1481 0016 9DF80320 		ldrb	r2, [sp, #3]
 1482 001a 83F83820 		strb	r2, [r3, #56]
 316:Modules/Drivers/Comms/SPI/src/spi.c **** 
 317:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_mode;
 1483              		.loc 6 317 12
 1484 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 318:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1485              		.loc 6 318 1
 1486 0022 1846     		mov	r0, r3
 1487 0024 04B0     		add	sp, sp, #16
 1488              		.cfi_def_cfa_offset 0
 1489              		@ sp needed
 1490 0026 7047     		bx	lr
 1491              		.cfi_endproc
 1492              	.LFE446:
 1494              		.section	.text.spi_set_baud,"ax",%progbits
 1495              		.align	1
 1496              		.p2align 4,,15
 1497              		.global	spi_set_baud
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1502              	spi_set_baud:
 1503              	.LFB447:
 319:Modules/Drivers/Comms/SPI/src/spi.c **** 
 320:Modules/Drivers/Comms/SPI/src/spi.c **** spi_baud_t spi_set_baud(spi_driver_t *sdp, spi_baud_t baud) {
 1504              		.loc 6 320 61
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 16
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
 1509 0000 84B0     		sub	sp, sp, #16
 1510              		.cfi_def_cfa_offset 16
 1511 0002 0190     		str	r0, [sp, #4]
 1512 0004 0B46     		mov	r3, r1
 1513 0006 8DF80330 		strb	r3, [sp, #3]
 321:Modules/Drivers/Comms/SPI/src/spi.c **** 
 322:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_baud_t prev_baud;
 323:Modules/Drivers/Comms/SPI/src/spi.c **** 
 324:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_baud = sdp->baud;
 1514              		.loc 6 324 15
 1515 000a 019B     		ldr	r3, [sp, #4]
 1516 000c 93F83930 		ldrb	r3, [r3, #57]
 1517 0010 8DF80F30 		strb	r3, [sp, #15]
 325:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->baud = baud;
 1518              		.loc 6 325 15
 1519 0014 019B     		ldr	r3, [sp, #4]
 1520 0016 9DF80320 		ldrb	r2, [sp, #3]
 1521 001a 83F83920 		strb	r2, [r3, #57]
 326:Modules/Drivers/Comms/SPI/src/spi.c **** 
 327:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_baud;
 1522              		.loc 6 327 12
 1523 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 328:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1524              		.loc 6 328 1
 1525 0022 1846     		mov	r0, r3
 1526 0024 04B0     		add	sp, sp, #16
 1527              		.cfi_def_cfa_offset 0
 1528              		@ sp needed
 1529 0026 7047     		bx	lr
 1530              		.cfi_endproc
 1531              	.LFE447:
 1533              		.section	.text.spi_set_cpha,"ax",%progbits
 1534              		.align	1
 1535              		.p2align 4,,15
 1536              		.global	spi_set_cpha
 1537              		.syntax unified
 1538              		.thumb
 1539              		.thumb_func
 1541              	spi_set_cpha:
 1542              	.LFB448:
 329:Modules/Drivers/Comms/SPI/src/spi.c **** 
 330:Modules/Drivers/Comms/SPI/src/spi.c **** spi_cpha_t spi_set_cpha(spi_driver_t *sdp, spi_cpha_t cpha) {
 1543              		.loc 6 330 61
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 16
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 1548 0000 84B0     		sub	sp, sp, #16
 1549              		.cfi_def_cfa_offset 16
 1550 0002 0190     		str	r0, [sp, #4]
 1551 0004 0B46     		mov	r3, r1
 1552 0006 8DF80330 		strb	r3, [sp, #3]
 331:Modules/Drivers/Comms/SPI/src/spi.c **** 
 332:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_cpha_t prev_cpha;
 333:Modules/Drivers/Comms/SPI/src/spi.c **** 
 334:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_cpha = sdp->cpha;
 1553              		.loc 6 334 15
 1554 000a 019B     		ldr	r3, [sp, #4]
 1555 000c 93F83A30 		ldrb	r3, [r3, #58]
 1556 0010 8DF80F30 		strb	r3, [sp, #15]
 335:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->cpha = cpha;
 1557              		.loc 6 335 15
 1558 0014 019B     		ldr	r3, [sp, #4]
 1559 0016 9DF80320 		ldrb	r2, [sp, #3]
 1560 001a 83F83A20 		strb	r2, [r3, #58]
 336:Modules/Drivers/Comms/SPI/src/spi.c **** 
 337:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_cpha;
 1561              		.loc 6 337 12
 1562 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 338:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1563              		.loc 6 338 1
 1564 0022 1846     		mov	r0, r3
 1565 0024 04B0     		add	sp, sp, #16
 1566              		.cfi_def_cfa_offset 0
 1567              		@ sp needed
 1568 0026 7047     		bx	lr
 1569              		.cfi_endproc
 1570              	.LFE448:
 1572              		.section	.text.spi_set_cpol,"ax",%progbits
 1573              		.align	1
 1574              		.p2align 4,,15
 1575              		.global	spi_set_cpol
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1580              	spi_set_cpol:
 1581              	.LFB449:
 339:Modules/Drivers/Comms/SPI/src/spi.c **** 
 340:Modules/Drivers/Comms/SPI/src/spi.c **** spi_cpol_t spi_set_cpol(spi_driver_t *sdp, spi_cpol_t cpol) {
 1582              		.loc 6 340 61
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 16
 1585              		@ frame_needed = 0, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 1587 0000 84B0     		sub	sp, sp, #16
 1588              		.cfi_def_cfa_offset 16
 1589 0002 0190     		str	r0, [sp, #4]
 1590 0004 0B46     		mov	r3, r1
 1591 0006 8DF80330 		strb	r3, [sp, #3]
 341:Modules/Drivers/Comms/SPI/src/spi.c **** 
 342:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_cpol_t prev_cpol;
 343:Modules/Drivers/Comms/SPI/src/spi.c **** 
 344:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_cpol = sdp->cpol;
 1592              		.loc 6 344 15
 1593 000a 019B     		ldr	r3, [sp, #4]
 1594 000c 93F83B30 		ldrb	r3, [r3, #59]
 1595 0010 8DF80F30 		strb	r3, [sp, #15]
 345:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->cpol = cpol;
 1596              		.loc 6 345 15
 1597 0014 019B     		ldr	r3, [sp, #4]
 1598 0016 9DF80320 		ldrb	r2, [sp, #3]
 1599 001a 83F83B20 		strb	r2, [r3, #59]
 346:Modules/Drivers/Comms/SPI/src/spi.c **** 
 347:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_cpol;
 1600              		.loc 6 347 12
 1601 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 348:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1602              		.loc 6 348 1
 1603 0022 1846     		mov	r0, r3
 1604 0024 04B0     		add	sp, sp, #16
 1605              		.cfi_def_cfa_offset 0
 1606              		@ sp needed
 1607 0026 7047     		bx	lr
 1608              		.cfi_endproc
 1609              	.LFE449:
 1611              		.section	.text.spi_set_fformat,"ax",%progbits
 1612              		.align	1
 1613              		.p2align 4,,15
 1614              		.global	spi_set_fformat
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1619              	spi_set_fformat:
 1620              	.LFB450:
 349:Modules/Drivers/Comms/SPI/src/spi.c **** 
 350:Modules/Drivers/Comms/SPI/src/spi.c **** spi_fformat_t spi_set_fformat(spi_driver_t *sdp, spi_fformat_t fformat) {
 1621              		.loc 6 350 73
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 16
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626 0000 84B0     		sub	sp, sp, #16
 1627              		.cfi_def_cfa_offset 16
 1628 0002 0190     		str	r0, [sp, #4]
 1629 0004 0B46     		mov	r3, r1
 1630 0006 8DF80330 		strb	r3, [sp, #3]
 351:Modules/Drivers/Comms/SPI/src/spi.c **** 
 352:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_fformat_t prev_fformat;
 353:Modules/Drivers/Comms/SPI/src/spi.c **** 
 354:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_fformat = sdp->fformat;
 1631              		.loc 6 354 18
 1632 000a 019B     		ldr	r3, [sp, #4]
 1633 000c 93F83C30 		ldrb	r3, [r3, #60]
 1634 0010 8DF80F30 		strb	r3, [sp, #15]
 355:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->fformat = fformat;
 1635              		.loc 6 355 18
 1636 0014 019B     		ldr	r3, [sp, #4]
 1637 0016 9DF80320 		ldrb	r2, [sp, #3]
 1638 001a 83F83C20 		strb	r2, [r3, #60]
 356:Modules/Drivers/Comms/SPI/src/spi.c **** 
 357:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_fformat;
 1639              		.loc 6 357 12
 1640 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 358:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1641              		.loc 6 358 1
 1642 0022 1846     		mov	r0, r3
 1643 0024 04B0     		add	sp, sp, #16
 1644              		.cfi_def_cfa_offset 0
 1645              		@ sp needed
 1646 0026 7047     		bx	lr
 1647              		.cfi_endproc
 1648              	.LFE450:
 1650              		.section	.text.spi_set_fsize,"ax",%progbits
 1651              		.align	1
 1652              		.p2align 4,,15
 1653              		.global	spi_set_fsize
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1658              	spi_set_fsize:
 1659              	.LFB451:
 359:Modules/Drivers/Comms/SPI/src/spi.c **** 
 360:Modules/Drivers/Comms/SPI/src/spi.c **** spi_fsize_t spi_set_fsize(spi_driver_t *sdp, spi_fsize_t fsize) {
 1660              		.loc 6 360 65
 1661              		.cfi_startproc
 1662              		@ args = 0, pretend = 0, frame = 16
 1663              		@ frame_needed = 0, uses_anonymous_args = 0
 1664              		@ link register save eliminated.
 1665 0000 84B0     		sub	sp, sp, #16
 1666              		.cfi_def_cfa_offset 16
 1667 0002 0190     		str	r0, [sp, #4]
 1668 0004 0B46     		mov	r3, r1
 1669 0006 8DF80330 		strb	r3, [sp, #3]
 361:Modules/Drivers/Comms/SPI/src/spi.c **** 
 362:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_fsize_t prev_fsize;
 363:Modules/Drivers/Comms/SPI/src/spi.c **** 
 364:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_fsize = sdp->fsize;
 1670              		.loc 6 364 16
 1671 000a 019B     		ldr	r3, [sp, #4]
 1672 000c 93F83D30 		ldrb	r3, [r3, #61]
 1673 0010 8DF80F30 		strb	r3, [sp, #15]
 365:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->fsize = fsize;
 1674              		.loc 6 365 16
 1675 0014 019B     		ldr	r3, [sp, #4]
 1676 0016 9DF80320 		ldrb	r2, [sp, #3]
 1677 001a 83F83D20 		strb	r2, [r3, #61]
 366:Modules/Drivers/Comms/SPI/src/spi.c **** 
 367:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_fsize;
 1678              		.loc 6 367 12
 1679 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 368:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1680              		.loc 6 368 1
 1681 0022 1846     		mov	r0, r3
 1682 0024 04B0     		add	sp, sp, #16
 1683              		.cfi_def_cfa_offset 0
 1684              		@ sp needed
 1685 0026 7047     		bx	lr
 1686              		.cfi_endproc
 1687              	.LFE451:
 1689              		.section	.text.spi_set_nssp_mode,"ax",%progbits
 1690              		.align	1
 1691              		.p2align 4,,15
 1692              		.global	spi_set_nssp_mode
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1697              	spi_set_nssp_mode:
 1698              	.LFB452:
 369:Modules/Drivers/Comms/SPI/src/spi.c **** 
 370:Modules/Drivers/Comms/SPI/src/spi.c **** spi_nssp_mode_t spi_set_nssp_mode(spi_driver_t *sdp, spi_nssp_mode_t nssp_mode) {
 1699              		.loc 6 370 81
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 16
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
 1704 0000 84B0     		sub	sp, sp, #16
 1705              		.cfi_def_cfa_offset 16
 1706 0002 0190     		str	r0, [sp, #4]
 1707 0004 0B46     		mov	r3, r1
 1708 0006 8DF80330 		strb	r3, [sp, #3]
 371:Modules/Drivers/Comms/SPI/src/spi.c **** 
 372:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_nssp_mode_t prev_nssp_mode;
 373:Modules/Drivers/Comms/SPI/src/spi.c **** 
 374:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_nssp_mode = sdp->nssp_mode;
 1709              		.loc 6 374 20
 1710 000a 019B     		ldr	r3, [sp, #4]
 1711 000c 93F83E30 		ldrb	r3, [r3, #62]
 1712 0010 8DF80F30 		strb	r3, [sp, #15]
 375:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nssp_mode = nssp_mode;
 1713              		.loc 6 375 20
 1714 0014 019B     		ldr	r3, [sp, #4]
 1715 0016 9DF80320 		ldrb	r2, [sp, #3]
 1716 001a 83F83E20 		strb	r2, [r3, #62]
 376:Modules/Drivers/Comms/SPI/src/spi.c **** 
 377:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_nssp_mode;
 1717              		.loc 6 377 12
 1718 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 378:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1719              		.loc 6 378 1
 1720 0022 1846     		mov	r0, r3
 1721 0024 04B0     		add	sp, sp, #16
 1722              		.cfi_def_cfa_offset 0
 1723              		@ sp needed
 1724 0026 7047     		bx	lr
 1725              		.cfi_endproc
 1726              	.LFE452:
 1728              		.section	.text.spi_set_nss_mode,"ax",%progbits
 1729              		.align	1
 1730              		.p2align 4,,15
 1731              		.global	spi_set_nss_mode
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1736              	spi_set_nss_mode:
 1737              	.LFB453:
 379:Modules/Drivers/Comms/SPI/src/spi.c **** 
 380:Modules/Drivers/Comms/SPI/src/spi.c **** spi_nss_mode_t spi_set_nss_mode(spi_driver_t *sdp, spi_nss_mode_t nss_mode) {
 1738              		.loc 6 380 77
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 16
 1741              		@ frame_needed = 0, uses_anonymous_args = 0
 1742              		@ link register save eliminated.
 1743 0000 84B0     		sub	sp, sp, #16
 1744              		.cfi_def_cfa_offset 16
 1745 0002 0190     		str	r0, [sp, #4]
 1746 0004 0B46     		mov	r3, r1
 1747 0006 8DF80330 		strb	r3, [sp, #3]
 381:Modules/Drivers/Comms/SPI/src/spi.c **** 
 382:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_nss_mode_t prev_nss_mode;
 383:Modules/Drivers/Comms/SPI/src/spi.c **** 
 384:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_nss_mode = sdp->nss_mode;
 1748              		.loc 6 384 19
 1749 000a 019B     		ldr	r3, [sp, #4]
 1750 000c 93F83F30 		ldrb	r3, [r3, #63]
 1751 0010 8DF80F30 		strb	r3, [sp, #15]
 385:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nss_mode = nss_mode;
 1752              		.loc 6 385 19
 1753 0014 019B     		ldr	r3, [sp, #4]
 1754 0016 9DF80320 		ldrb	r2, [sp, #3]
 1755 001a 83F83F20 		strb	r2, [r3, #63]
 386:Modules/Drivers/Comms/SPI/src/spi.c **** 
 387:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_nss_mode;
 1756              		.loc 6 387 12
 1757 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 388:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1758              		.loc 6 388 1
 1759 0022 1846     		mov	r0, r3
 1760 0024 04B0     		add	sp, sp, #16
 1761              		.cfi_def_cfa_offset 0
 1762              		@ sp needed
 1763 0026 7047     		bx	lr
 1764              		.cfi_endproc
 1765              	.LFE453:
 1767              		.section	.text.spi_set_nss_gpio,"ax",%progbits
 1768              		.align	1
 1769              		.p2align 4,,15
 1770              		.global	spi_set_nss_gpio
 1771              		.syntax unified
 1772              		.thumb
 1773              		.thumb_func
 1775              	spi_set_nss_gpio:
 1776              	.LFB454:
 389:Modules/Drivers/Comms/SPI/src/spi.c **** 
 390:Modules/Drivers/Comms/SPI/src/spi.c **** gpio_io_t spi_set_nss_gpio(spi_driver_t *sdp, gpio_io_t nss_gpio) {
 1777              		.loc 6 390 67
 1778              		.cfi_startproc
 1779              		@ args = 0, pretend = 0, frame = 16
 1780              		@ frame_needed = 0, uses_anonymous_args = 0
 1781 0000 00B5     		push	{lr}
 1782              		.cfi_def_cfa_offset 4
 1783              		.cfi_offset 14, -4
 1784 0002 85B0     		sub	sp, sp, #20
 1785              		.cfi_def_cfa_offset 24
 1786 0004 0190     		str	r0, [sp, #4]
 1787 0006 0B46     		mov	r3, r1
 1788 0008 ADF80230 		strh	r3, [sp, #2]	@ movhi
 391:Modules/Drivers/Comms/SPI/src/spi.c **** 
 392:Modules/Drivers/Comms/SPI/src/spi.c ****     gpio_io_t prev_nss_gpio;
 393:Modules/Drivers/Comms/SPI/src/spi.c **** 
 394:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_nss_gpio = sdp->nss_gpio;
 1789              		.loc 6 394 19
 1790 000c 019B     		ldr	r3, [sp, #4]
 1791 000e B3F84030 		ldrh	r3, [r3, #64]	@ movhi
 1792 0012 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 395:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->nss_gpio = nss_gpio;
 1793              		.loc 6 395 19
 1794 0016 019B     		ldr	r3, [sp, #4]
 1795 0018 BDF80220 		ldrh	r2, [sp, #2]	@ movhi
 1796 001c A3F84020 		strh	r2, [r3, #64]	@ movhi
 396:Modules/Drivers/Comms/SPI/src/spi.c **** 
 397:Modules/Drivers/Comms/SPI/src/spi.c ****     /* De-assert master chip select in multi-slave communication to guarantee
 398:Modules/Drivers/Comms/SPI/src/spi.c ****        the slave is deselected.*/
 399:Modules/Drivers/Comms/SPI/src/spi.c ****     gpio_set_pin(sdp->nss_gpio);
 1797              		.loc 6 399 5
 1798 0020 019B     		ldr	r3, [sp, #4]
 1799 0022 B3F84030 		ldrh	r3, [r3, #64]
 1800 0026 1846     		mov	r0, r3
 1801 0028 FFF7FEFF 		bl	gpio_set_pin
 400:Modules/Drivers/Comms/SPI/src/spi.c **** 
 401:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_nss_gpio;
 1802              		.loc 6 401 12
 1803 002c BDF80E30 		ldrh	r3, [sp, #14]
 402:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1804              		.loc 6 402 1
 1805 0030 1846     		mov	r0, r3
 1806 0032 05B0     		add	sp, sp, #20
 1807              		.cfi_def_cfa_offset 4
 1808              		@ sp needed
 1809 0034 5DF804FB 		ldr	pc, [sp], #4
 1810              		.cfi_endproc
 1811              	.LFE454:
 1813              		.section	.text.spi_set_cb,"ax",%progbits
 1814              		.align	1
 1815              		.p2align 4,,15
 1816              		.global	spi_set_cb
 1817              		.syntax unified
 1818              		.thumb
 1819              		.thumb_func
 1821              	spi_set_cb:
 1822              	.LFB455:
 403:Modules/Drivers/Comms/SPI/src/spi.c **** 
 404:Modules/Drivers/Comms/SPI/src/spi.c **** spi_cb_t spi_set_cb(spi_driver_t *sdp, spi_cb_ops_t cb_op, spi_cb_t cb) {
 1823              		.loc 6 404 73
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 24
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 1827              		@ link register save eliminated.
 1828 0000 86B0     		sub	sp, sp, #24
 1829              		.cfi_def_cfa_offset 24
 1830 0002 0390     		str	r0, [sp, #12]
 1831 0004 0B46     		mov	r3, r1
 1832 0006 0192     		str	r2, [sp, #4]
 1833 0008 8DF80B30 		strb	r3, [sp, #11]
 405:Modules/Drivers/Comms/SPI/src/spi.c **** 
 406:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_cb_t prev_cb;
 407:Modules/Drivers/Comms/SPI/src/spi.c **** 
 408:Modules/Drivers/Comms/SPI/src/spi.c ****     prev_cb = sdp->cb[cb_op];
 1834              		.loc 6 408 22
 1835 000c 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 1836              		.loc 6 408 13
 1837 0010 039A     		ldr	r2, [sp, #12]
 1838 0012 1033     		adds	r3, r3, #16
 1839 0014 9B00     		lsls	r3, r3, #2
 1840 0016 1344     		add	r3, r3, r2
 1841 0018 5B68     		ldr	r3, [r3, #4]
 1842 001a 0593     		str	r3, [sp, #20]
 409:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->cb[cb_op] = cb;
 1843              		.loc 6 409 12
 1844 001c 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 1845              		.loc 6 409 20
 1846 0020 039A     		ldr	r2, [sp, #12]
 1847 0022 1033     		adds	r3, r3, #16
 1848 0024 9B00     		lsls	r3, r3, #2
 1849 0026 1344     		add	r3, r3, r2
 1850 0028 019A     		ldr	r2, [sp, #4]
 1851 002a 5A60     		str	r2, [r3, #4]
 410:Modules/Drivers/Comms/SPI/src/spi.c **** 
 411:Modules/Drivers/Comms/SPI/src/spi.c ****     return prev_cb;
 1852              		.loc 6 411 12
 1853 002c 059B     		ldr	r3, [sp, #20]
 412:Modules/Drivers/Comms/SPI/src/spi.c **** }
 1854              		.loc 6 412 1
 1855 002e 1846     		mov	r0, r3
 1856 0030 06B0     		add	sp, sp, #24
 1857              		.cfi_def_cfa_offset 0
 1858              		@ sp needed
 1859 0032 7047     		bx	lr
 1860              		.cfi_endproc
 1861              	.LFE455:
 1863              		.section	.text.spi_start,"ax",%progbits
 1864              		.align	1
 1865              		.p2align 4,,15
 1866              		.global	spi_start
 1867              		.syntax unified
 1868              		.thumb
 1869              		.thumb_func
 1871              	spi_start:
 1872              	.LFB456:
 413:Modules/Drivers/Comms/SPI/src/spi.c **** 
 414:Modules/Drivers/Comms/SPI/src/spi.c **** void spi_start(spi_driver_t *sdp) {
 1873              		.loc 6 414 35
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 32
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877 0000 00B5     		push	{lr}
 1878              		.cfi_def_cfa_offset 4
 1879              		.cfi_offset 14, -4
 1880 0002 89B0     		sub	sp, sp, #36
 1881              		.cfi_def_cfa_offset 40
 1882 0004 0190     		str	r0, [sp, #4]
 415:Modules/Drivers/Comms/SPI/src/spi.c **** 
 416:Modules/Drivers/Comms/SPI/src/spi.c ****     uint32_t dma_tx_trigger, dma_rx_trigger;
 417:Modules/Drivers/Comms/SPI/src/spi.c **** 
 418:Modules/Drivers/Comms/SPI/src/spi.c ****     uint32_t cr1 = 0U;
 1883              		.loc 6 418 14
 1884 0006 0023     		movs	r3, #0
 1885 0008 0693     		str	r3, [sp, #24]
 419:Modules/Drivers/Comms/SPI/src/spi.c ****     uint32_t cr2 = 0U;
 1886              		.loc 6 419 14
 1887 000a 0023     		movs	r3, #0
 1888 000c 0793     		str	r3, [sp, #28]
 420:Modules/Drivers/Comms/SPI/src/spi.c **** 
 421:Modules/Drivers/Comms/SPI/src/spi.c ****     IRQn_Type vector;
 422:Modules/Drivers/Comms/SPI/src/spi.c **** 
 423:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Enable clock.*/
 424:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_dev_clock_enable(sdp);
 1889              		.loc 6 424 5
 1890 000e 0198     		ldr	r0, [sp, #4]
 1891 0010 FFF7FEFF 		bl	spi_dev_clock_enable
 425:Modules/Drivers/Comms/SPI/src/spi.c **** 
 426:Modules/Drivers/Comms/SPI/src/spi.c ****     /* If interrupt mode is selected, configure SPI interrupt...*/
 427:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->drv_mode == SPI_DRV_MODE_INT_SYNC ||
 1892              		.loc 6 427 12
 1893 0014 019B     		ldr	r3, [sp, #4]
 1894 0016 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 1895              		.loc 6 427 8
 1896 001a 002B     		cmp	r3, #0
 1897 001c 04D0     		beq	.L89
 428:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 1898              		.loc 6 428 12 discriminator 1
 1899 001e 019B     		ldr	r3, [sp, #4]
 1900 0020 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 427:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 1901              		.loc 6 427 48 discriminator 1
 1902 0024 012B     		cmp	r3, #1
 1903 0026 13D1     		bne	.L90
 1904              	.L89:
 429:Modules/Drivers/Comms/SPI/src/spi.c ****         vector = spi_dev_get_vector(sdp);
 1905              		.loc 6 429 18
 1906 0028 0198     		ldr	r0, [sp, #4]
 1907 002a FFF7FEFF 		bl	spi_dev_get_vector
 1908 002e 0346     		mov	r3, r0
 1909 0030 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 430:Modules/Drivers/Comms/SPI/src/spi.c ****         irq_set_priority(vector, sdp->prio);
 1910              		.loc 6 430 9
 1911 0034 019B     		ldr	r3, [sp, #4]
 1912 0036 DA69     		ldr	r2, [r3, #28]
 1913 0038 BDF90E30 		ldrsh	r3, [sp, #14]
 1914 003c 1146     		mov	r1, r2
 1915 003e 1846     		mov	r0, r3
 1916 0040 FFF7FEFF 		bl	irq_set_priority
 431:Modules/Drivers/Comms/SPI/src/spi.c ****         irq_enable(vector);
 1917              		.loc 6 431 9
 1918 0044 BDF90E30 		ldrsh	r3, [sp, #14]
 1919 0048 1846     		mov	r0, r3
 1920 004a FFF7FEFF 		bl	irq_enable
 1921 004e 6DE0     		b	.L91
 1922              	.L90:
 432:Modules/Drivers/Comms/SPI/src/spi.c ****     /* ...otherwise configure DMA.*/
 433:Modules/Drivers/Comms/SPI/src/spi.c ****     } else {
 434:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Allocates DMA streams for SPI transmission/reception.*/
 435:Modules/Drivers/Comms/SPI/src/spi.c ****         /*lint -e9087 */
 436:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->dma_rx_descriptor = dma_stream_take(sdp->dma_conf->dma_stream_rx_id,
 1923              		.loc 6 436 53
 1924 0050 019B     		ldr	r3, [sp, #4]
 1925 0052 5B6A     		ldr	r3, [r3, #36]
 1926              		.loc 6 436 34
 1927 0054 1868     		ldr	r0, [r3]
 437:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1928              		.loc 6 437 53
 1929 0056 019B     		ldr	r3, [sp, #4]
 1930 0058 5B6A     		ldr	r3, [r3, #36]
 436:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1931              		.loc 6 436 34
 1932 005a D968     		ldr	r1, [r3, #12]
 1933 005c 019B     		ldr	r3, [sp, #4]
 1934 005e 5F4A     		ldr	r2, .L97
 1935 0060 FFF7FEFF 		bl	dma_stream_take
 1936 0064 0246     		mov	r2, r0
 436:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1937              		.loc 6 436 32
 1938 0066 019B     		ldr	r3, [sp, #4]
 1939 0068 DA62     		str	r2, [r3, #44]
 438:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  spi_dma_callback,
 439:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  (void *)sdp);
 440:Modules/Drivers/Comms/SPI/src/spi.c ****         /*lint +e9087 */
 441:Modules/Drivers/Comms/SPI/src/spi.c **** 
 442:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->dma_tx_descriptor = dma_stream_take(sdp->dma_conf->dma_stream_tx_id,
 1940              		.loc 6 442 53
 1941 006a 019B     		ldr	r3, [sp, #4]
 1942 006c 5B6A     		ldr	r3, [r3, #36]
 1943              		.loc 6 442 34
 1944 006e 5868     		ldr	r0, [r3, #4]
 443:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1945              		.loc 6 443 53
 1946 0070 019B     		ldr	r3, [sp, #4]
 1947 0072 5B6A     		ldr	r3, [r3, #36]
 442:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1948              		.loc 6 442 34
 1949 0074 D968     		ldr	r1, [r3, #12]
 1950 0076 0023     		movs	r3, #0
 1951 0078 0022     		movs	r2, #0
 1952 007a FFF7FEFF 		bl	dma_stream_take
 1953 007e 0246     		mov	r2, r0
 442:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  sdp->dma_conf->dma_stream_irq_prio,
 1954              		.loc 6 442 32
 1955 0080 019B     		ldr	r3, [sp, #4]
 1956 0082 9A62     		str	r2, [r3, #40]
 444:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  NULL,
 445:Modules/Drivers/Comms/SPI/src/spi.c ****                                                  NULL);
 446:Modules/Drivers/Comms/SPI/src/spi.c **** 
 447:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Configure DMA stream peripheral addresses.*/
 448:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_peripheral(sdp->dma_rx_descriptor, (uint32_t)(&sdp->spi->DR));
 1957              		.loc 6 448 9
 1958 0084 019B     		ldr	r3, [sp, #4]
 1959 0086 DA6A     		ldr	r2, [r3, #44]
 1960              		.loc 6 448 74
 1961 0088 019B     		ldr	r3, [sp, #4]
 1962 008a 1B68     		ldr	r3, [r3]
 1963              		.loc 6 448 70
 1964 008c 0C33     		adds	r3, r3, #12
 1965              		.loc 6 448 9
 1966 008e 1946     		mov	r1, r3
 1967 0090 1046     		mov	r0, r2
 1968 0092 FFF7FEFF 		bl	dma_stream_set_peripheral
 449:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_peripheral(sdp->dma_tx_descriptor, (uint32_t)(&sdp->spi->DR));
 1969              		.loc 6 449 9
 1970 0096 019B     		ldr	r3, [sp, #4]
 1971 0098 9A6A     		ldr	r2, [r3, #40]
 1972              		.loc 6 449 74
 1973 009a 019B     		ldr	r3, [sp, #4]
 1974 009c 1B68     		ldr	r3, [r3]
 1975              		.loc 6 449 70
 1976 009e 0C33     		adds	r3, r3, #12
 1977              		.loc 6 449 9
 1978 00a0 1946     		mov	r1, r3
 1979 00a2 1046     		mov	r0, r2
 1980 00a4 FFF7FEFF 		bl	dma_stream_set_peripheral
 450:Modules/Drivers/Comms/SPI/src/spi.c **** 
 451:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Configure DMA TX/RX triggers.*/
 452:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_tx_trigger = spi_dev_get_dma_tx_trigger(sdp);
 1981              		.loc 6 452 26
 1982 00a8 0198     		ldr	r0, [sp, #4]
 1983 00aa FFF7FEFF 		bl	spi_dev_get_dma_tx_trigger
 1984 00ae 0590     		str	r0, [sp, #20]
 453:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_trigger(sdp->dma_tx_descriptor, dma_tx_trigger);
 1985              		.loc 6 453 9
 1986 00b0 019B     		ldr	r3, [sp, #4]
 1987 00b2 9B6A     		ldr	r3, [r3, #40]
 1988 00b4 0599     		ldr	r1, [sp, #20]
 1989 00b6 1846     		mov	r0, r3
 1990 00b8 FFF7FEFF 		bl	dma_stream_set_trigger
 454:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_rx_trigger = spi_dev_get_dma_rx_trigger(sdp);
 1991              		.loc 6 454 26
 1992 00bc 0198     		ldr	r0, [sp, #4]
 1993 00be FFF7FEFF 		bl	spi_dev_get_dma_rx_trigger
 1994 00c2 0490     		str	r0, [sp, #16]
 455:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_set_trigger(sdp->dma_rx_descriptor, dma_rx_trigger);
 1995              		.loc 6 455 9
 1996 00c4 019B     		ldr	r3, [sp, #4]
 1997 00c6 DB6A     		ldr	r3, [r3, #44]
 1998 00c8 0499     		ldr	r1, [sp, #16]
 1999 00ca 1846     		mov	r0, r3
 2000 00cc FFF7FEFF 		bl	dma_stream_set_trigger
 456:Modules/Drivers/Comms/SPI/src/spi.c **** 
 457:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Configure DMA priority level, data transfer direction and enable
 458:Modules/Drivers/Comms/SPI/src/spi.c ****            transfer complete and transfer error interrupts.*/
 459:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->dma_tx_mode = DMA_CCR_PL_VALUE(sdp->dma_conf->dma_stream_bus_prio) |
 2001              		.loc 6 459 28
 2002 00d0 019B     		ldr	r3, [sp, #4]
 2003 00d2 5B6A     		ldr	r3, [r3, #36]
 2004 00d4 9B68     		ldr	r3, [r3, #8]
 2005 00d6 1B04     		lsls	r3, r3, #16
 460:Modules/Drivers/Comms/SPI/src/spi.c ****                            DMA_CCR_DIR_M2P | DMA_CCR_TCIE | DMA_CCR_TEIE;
 2006              		.loc 6 460 59
 2007 00d8 43F05402 		orr	r2, r3, #84
 459:Modules/Drivers/Comms/SPI/src/spi.c ****                            DMA_CCR_DIR_M2P | DMA_CCR_TCIE | DMA_CCR_TEIE;
 2008              		.loc 6 459 26
 2009 00dc 019B     		ldr	r3, [sp, #4]
 2010 00de 1A63     		str	r2, [r3, #48]
 461:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->dma_rx_mode = DMA_CCR_PL_VALUE(sdp->dma_conf->dma_stream_bus_prio) |
 2011              		.loc 6 461 28
 2012 00e0 019B     		ldr	r3, [sp, #4]
 2013 00e2 5B6A     		ldr	r3, [r3, #36]
 2014 00e4 9B68     		ldr	r3, [r3, #8]
 2015 00e6 1B04     		lsls	r3, r3, #16
 462:Modules/Drivers/Comms/SPI/src/spi.c ****                            DMA_CCR_DIR_P2M | DMA_CCR_TCIE | DMA_CCR_TEIE;
 2016              		.loc 6 462 59
 2017 00e8 43F01402 		orr	r2, r3, #20
 461:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->dma_rx_mode = DMA_CCR_PL_VALUE(sdp->dma_conf->dma_stream_bus_prio) |
 2018              		.loc 6 461 26
 2019 00ec 019B     		ldr	r3, [sp, #4]
 2020 00ee 5A63     		str	r2, [r3, #52]
 463:Modules/Drivers/Comms/SPI/src/spi.c **** 
 464:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Configure DMA frame size depending on the selected SPI frame size.*/
 465:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->fsize <= SPI_FRAMESIZE_8) {
 2021              		.loc 6 465 16
 2022 00f0 019B     		ldr	r3, [sp, #4]
 2023 00f2 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2024              		.loc 6 465 12
 2025 00f6 072B     		cmp	r3, #7
 2026 00f8 08D8     		bhi	.L92
 466:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Frame width is 8 bits or smaller.*/
 467:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_rx_mode |= DMA_CCR_PSIZE_BYTE | DMA_CCR_MSIZE_BYTE;
 2027              		.loc 6 467 30
 2028 00fa 019B     		ldr	r3, [sp, #4]
 2029 00fc 5A6B     		ldr	r2, [r3, #52]
 2030 00fe 019B     		ldr	r3, [sp, #4]
 2031 0100 5A63     		str	r2, [r3, #52]
 468:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_tx_mode |= DMA_CCR_PSIZE_BYTE | DMA_CCR_MSIZE_BYTE;
 2032              		.loc 6 468 30
 2033 0102 019B     		ldr	r3, [sp, #4]
 2034 0104 1A6B     		ldr	r2, [r3, #48]
 2035 0106 019B     		ldr	r3, [sp, #4]
 2036 0108 1A63     		str	r2, [r3, #48]
 2037 010a 0BE0     		b	.L93
 2038              	.L92:
 469:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 470:Modules/Drivers/Comms/SPI/src/spi.c ****             /* Frame width is larger than 8 bits.*/
 471:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_rx_mode |= DMA_CCR_PSIZE_HWORD | DMA_CCR_MSIZE_HWORD;
 2039              		.loc 6 471 30
 2040 010c 019B     		ldr	r3, [sp, #4]
 2041 010e 5B6B     		ldr	r3, [r3, #52]
 2042 0110 43F42052 		orr	r2, r3, #10240
 2043 0114 019B     		ldr	r3, [sp, #4]
 2044 0116 5A63     		str	r2, [r3, #52]
 472:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->dma_tx_mode |= DMA_CCR_PSIZE_HWORD | DMA_CCR_MSIZE_HWORD;
 2045              		.loc 6 472 30
 2046 0118 019B     		ldr	r3, [sp, #4]
 2047 011a 1B6B     		ldr	r3, [r3, #48]
 2048 011c 43F42052 		orr	r2, r3, #10240
 2049 0120 019B     		ldr	r3, [sp, #4]
 2050 0122 1A63     		str	r2, [r3, #48]
 2051              	.L93:
 473:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 474:Modules/Drivers/Comms/SPI/src/spi.c **** 
 475:Modules/Drivers/Comms/SPI/src/spi.c ****         cr2 |= SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 2052              		.loc 6 475 13
 2053 0124 079B     		ldr	r3, [sp, #28]
 2054 0126 43F00303 		orr	r3, r3, #3
 2055 012a 0793     		str	r3, [sp, #28]
 2056              	.L91:
 476:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 477:Modules/Drivers/Comms/SPI/src/spi.c **** 
 478:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Configure SPI clock phase, clock polarity, master selection, baudrate
 479:Modules/Drivers/Comms/SPI/src/spi.c ****        and frame format.*/
 480:Modules/Drivers/Comms/SPI/src/spi.c ****     cr1 |= (((uint32_t)(sdp->fformat) << SPI_CR1_LSBFIRST_Pos) |
 2057              		.loc 6 480 28
 2058 012c 019B     		ldr	r3, [sp, #4]
 2059 012e 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 2060              		.loc 6 480 39
 2061 0132 DA01     		lsls	r2, r3, #7
 481:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->baud)    << SPI_CR1_BR_Pos)       |
 2062              		.loc 6 481 28
 2063 0134 019B     		ldr	r3, [sp, #4]
 2064 0136 93F83930 		ldrb	r3, [r3, #57]	@ zero_extendqisi2
 2065              		.loc 6 481 39
 2066 013a DB00     		lsls	r3, r3, #3
 480:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->baud)    << SPI_CR1_BR_Pos)       |
 2067              		.loc 6 480 64
 2068 013c 1A43     		orrs	r2, r2, r3
 482:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->mode)    << SPI_CR1_MSTR_Pos)     |
 2069              		.loc 6 482 28
 2070 013e 019B     		ldr	r3, [sp, #4]
 2071 0140 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 2072              		.loc 6 482 39
 2073 0144 9B00     		lsls	r3, r3, #2
 481:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->baud)    << SPI_CR1_BR_Pos)       |
 2074              		.loc 6 481 64
 2075 0146 1A43     		orrs	r2, r2, r3
 483:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->cpol)    << SPI_CR1_CPOL_Pos)     |
 2076              		.loc 6 483 28
 2077 0148 019B     		ldr	r3, [sp, #4]
 2078 014a 93F83B30 		ldrb	r3, [r3, #59]	@ zero_extendqisi2
 2079              		.loc 6 483 39
 2080 014e 5B00     		lsls	r3, r3, #1
 482:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->mode)    << SPI_CR1_MSTR_Pos)     |
 2081              		.loc 6 482 64
 2082 0150 1343     		orrs	r3, r3, r2
 484:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->cpha)    << SPI_CR1_CPHA_Pos));
 2083              		.loc 6 484 28
 2084 0152 019A     		ldr	r2, [sp, #4]
 2085 0154 92F83A20 		ldrb	r2, [r2, #58]	@ zero_extendqisi2
 483:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->cpol)    << SPI_CR1_CPOL_Pos)     |
 2086              		.loc 6 483 64
 2087 0158 1343     		orrs	r3, r3, r2
 480:Modules/Drivers/Comms/SPI/src/spi.c ****             ((uint32_t)(sdp->baud)    << SPI_CR1_BR_Pos)       |
 2088              		.loc 6 480 9
 2089 015a 069A     		ldr	r2, [sp, #24]
 2090 015c 1343     		orrs	r3, r3, r2
 2091 015e 0693     		str	r3, [sp, #24]
 485:Modules/Drivers/Comms/SPI/src/spi.c **** 
 486:Modules/Drivers/Comms/SPI/src/spi.c **** 
 487:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Configure SPI frame size.*/
 488:Modules/Drivers/Comms/SPI/src/spi.c ****     cr2 |= ((uint32_t)(sdp->fsize)) << SPI_CR2_DS_Pos;
 2092              		.loc 6 488 27
 2093 0160 019B     		ldr	r3, [sp, #4]
 2094 0162 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2095              		.loc 6 488 37
 2096 0166 1B02     		lsls	r3, r3, #8
 2097              		.loc 6 488 9
 2098 0168 079A     		ldr	r2, [sp, #28]
 2099 016a 1343     		orrs	r3, r3, r2
 2100 016c 0793     		str	r3, [sp, #28]
 489:Modules/Drivers/Comms/SPI/src/spi.c **** 
 490:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Configure SPI chip select pulse mode (the configuration is taken into
 491:Modules/Drivers/Comms/SPI/src/spi.c ****        account only for master mode and software slave management disabled).*/
 492:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->mode == SPI_MODE_MASTER            &&
 2101              		.loc 6 492 12
 2102 016e 019B     		ldr	r3, [sp, #4]
 2103 0170 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 2104              		.loc 6 492 8
 2105 0174 012B     		cmp	r3, #1
 2106 0176 0DD1     		bne	.L94
 493:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->nssp_mode == SPI_NSS_PULSE_MODE_ON &&
 2107              		.loc 6 493 12 discriminator 1
 2108 0178 019B     		ldr	r3, [sp, #4]
 2109 017a 93F83E30 		ldrb	r3, [r3, #62]	@ zero_extendqisi2
 492:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->nssp_mode == SPI_NSS_PULSE_MODE_ON &&
 2110              		.loc 6 492 49 discriminator 1
 2111 017e 012B     		cmp	r3, #1
 2112 0180 08D1     		bne	.L94
 494:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->nss_mode != SPI_NSS_MODE_SOFTWARE) {
 2113              		.loc 6 494 12
 2114 0182 019B     		ldr	r3, [sp, #4]
 2115 0184 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 493:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->nssp_mode == SPI_NSS_PULSE_MODE_ON &&
 2116              		.loc 6 493 49
 2117 0188 012B     		cmp	r3, #1
 2118 018a 03D0     		beq	.L94
 495:Modules/Drivers/Comms/SPI/src/spi.c ****         cr2 |= SPI_CR2_NSSP;
 2119              		.loc 6 495 13
 2120 018c 079B     		ldr	r3, [sp, #28]
 2121 018e 43F00803 		orr	r3, r3, #8
 2122 0192 0793     		str	r3, [sp, #28]
 2123              	.L94:
 496:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 497:Modules/Drivers/Comms/SPI/src/spi.c **** 
 498:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Setting up and starting SPI.*/
 499:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->spi->CR2 = cr2 | SPI_CR2_FIXED_BITS;
 2124              		.loc 6 499 8
 2125 0194 019B     		ldr	r3, [sp, #4]
 2126 0196 1A68     		ldr	r2, [r3]
 2127              		.loc 6 499 25
 2128 0198 0799     		ldr	r1, [sp, #28]
 2129 019a 41F20403 		movw	r3, #4100
 2130 019e 0B43     		orrs	r3, r3, r1
 2131              		.loc 6 499 19
 2132 01a0 5360     		str	r3, [r2, #4]
 500:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->spi->CR1 = cr1 | SPI_CR1_FIXED_BITS | SPI_CR1_SPE;
 2133              		.loc 6 500 8
 2134 01a2 019B     		ldr	r3, [sp, #4]
 2135 01a4 1B68     		ldr	r3, [r3]
 2136              		.loc 6 500 46
 2137 01a6 069A     		ldr	r2, [sp, #24]
 2138 01a8 42F04002 		orr	r2, r2, #64
 2139              		.loc 6 500 19
 2140 01ac 1A60     		str	r2, [r3]
 501:Modules/Drivers/Comms/SPI/src/spi.c **** 
 502:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Enable software slave management for multi-slave communication.*/
 503:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->mode == SPI_MODE_MASTER && sdp->nss_mode == SPI_NSS_MODE_SOFTWARE) {
 2141              		.loc 6 503 12
 2142 01ae 019B     		ldr	r3, [sp, #4]
 2143 01b0 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 2144              		.loc 6 503 8
 2145 01b4 012B     		cmp	r3, #1
 2146 01b6 0CD1     		bne	.L96
 2147              		.loc 6 503 44 discriminator 1
 2148 01b8 019B     		ldr	r3, [sp, #4]
 2149 01ba 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 2150              		.loc 6 503 38 discriminator 1
 2151 01be 012B     		cmp	r3, #1
 2152 01c0 07D1     		bne	.L96
 504:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->spi->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI;
 2153              		.loc 6 504 12
 2154 01c2 019B     		ldr	r3, [sp, #4]
 2155 01c4 1B68     		ldr	r3, [r3]
 2156              		.loc 6 504 23
 2157 01c6 1A68     		ldr	r2, [r3]
 2158              		.loc 6 504 12
 2159 01c8 019B     		ldr	r3, [sp, #4]
 2160 01ca 1B68     		ldr	r3, [r3]
 2161              		.loc 6 504 23
 2162 01cc 42F44072 		orr	r2, r2, #768
 2163 01d0 1A60     		str	r2, [r3]
 2164              	.L96:
 505:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 506:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2165              		.loc 6 506 1
 2166 01d2 00BF     		nop
 2167 01d4 09B0     		add	sp, sp, #36
 2168              		.cfi_def_cfa_offset 4
 2169              		@ sp needed
 2170 01d6 5DF804FB 		ldr	pc, [sp], #4
 2171              	.L98:
 2172 01da 00BF     		.align	2
 2173              	.L97:
 2174 01dc 00000000 		.word	spi_dma_callback
 2175              		.cfi_endproc
 2176              	.LFE456:
 2178              		.section	.text.spi_exchange,"ax",%progbits
 2179              		.align	1
 2180              		.p2align 4,,15
 2181              		.global	spi_exchange
 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2186              	spi_exchange:
 2187              	.LFB457:
 507:Modules/Drivers/Comms/SPI/src/spi.c **** 
 508:Modules/Drivers/Comms/SPI/src/spi.c **** uint32_t spi_exchange(spi_driver_t *sdp, const uint8_t *tx_buf,
 509:Modules/Drivers/Comms/SPI/src/spi.c ****                       uint8_t *rx_buf, uint32_t n_frames) {
 2188              		.loc 6 509 59
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 16
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 2192 0000 00B5     		push	{lr}
 2193              		.cfi_def_cfa_offset 4
 2194              		.cfi_offset 14, -4
 2195 0002 85B0     		sub	sp, sp, #20
 2196              		.cfi_def_cfa_offset 24
 2197 0004 0390     		str	r0, [sp, #12]
 2198 0006 0291     		str	r1, [sp, #8]
 2199 0008 0192     		str	r2, [sp, #4]
 2200 000a 0093     		str	r3, [sp]
 510:Modules/Drivers/Comms/SPI/src/spi.c **** 
 511:Modules/Drivers/Comms/SPI/src/spi.c ****     return spi_lld_exchange(sdp, tx_buf, rx_buf, n_frames);
 2201              		.loc 6 511 12
 2202 000c 009B     		ldr	r3, [sp]
 2203 000e 019A     		ldr	r2, [sp, #4]
 2204 0010 0299     		ldr	r1, [sp, #8]
 2205 0012 0398     		ldr	r0, [sp, #12]
 2206 0014 FFF7FEFF 		bl	spi_lld_exchange
 2207 0018 0346     		mov	r3, r0
 512:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2208              		.loc 6 512 1
 2209 001a 1846     		mov	r0, r3
 2210 001c 05B0     		add	sp, sp, #20
 2211              		.cfi_def_cfa_offset 4
 2212              		@ sp needed
 2213 001e 5DF804FB 		ldr	pc, [sp], #4
 2214              		.cfi_endproc
 2215              	.LFE457:
 2217 0022 00BF     		.section	.text.spi_send,"ax",%progbits
 2218              		.align	1
 2219              		.p2align 4,,15
 2220              		.global	spi_send
 2221              		.syntax unified
 2222              		.thumb
 2223              		.thumb_func
 2225              	spi_send:
 2226              	.LFB458:
 513:Modules/Drivers/Comms/SPI/src/spi.c **** 
 514:Modules/Drivers/Comms/SPI/src/spi.c **** uint32_t spi_send(spi_driver_t *sdp, const uint8_t *tx_buf, uint32_t n_frames) {
 2227              		.loc 6 514 80
 2228              		.cfi_startproc
 2229              		@ args = 0, pretend = 0, frame = 16
 2230              		@ frame_needed = 0, uses_anonymous_args = 0
 2231 0000 00B5     		push	{lr}
 2232              		.cfi_def_cfa_offset 4
 2233              		.cfi_offset 14, -4
 2234 0002 85B0     		sub	sp, sp, #20
 2235              		.cfi_def_cfa_offset 24
 2236 0004 0390     		str	r0, [sp, #12]
 2237 0006 0291     		str	r1, [sp, #8]
 2238 0008 0192     		str	r2, [sp, #4]
 515:Modules/Drivers/Comms/SPI/src/spi.c **** 
 516:Modules/Drivers/Comms/SPI/src/spi.c ****     return spi_lld_exchange(sdp, tx_buf, NULL, n_frames);
 2239              		.loc 6 516 12
 2240 000a 019B     		ldr	r3, [sp, #4]
 2241 000c 0022     		movs	r2, #0
 2242 000e 0299     		ldr	r1, [sp, #8]
 2243 0010 0398     		ldr	r0, [sp, #12]
 2244 0012 FFF7FEFF 		bl	spi_lld_exchange
 2245 0016 0346     		mov	r3, r0
 517:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2246              		.loc 6 517 1
 2247 0018 1846     		mov	r0, r3
 2248 001a 05B0     		add	sp, sp, #20
 2249              		.cfi_def_cfa_offset 4
 2250              		@ sp needed
 2251 001c 5DF804FB 		ldr	pc, [sp], #4
 2252              		.cfi_endproc
 2253              	.LFE458:
 2255              		.section	.text.spi_receive,"ax",%progbits
 2256              		.align	1
 2257              		.p2align 4,,15
 2258              		.global	spi_receive
 2259              		.syntax unified
 2260              		.thumb
 2261              		.thumb_func
 2263              	spi_receive:
 2264              	.LFB459:
 518:Modules/Drivers/Comms/SPI/src/spi.c **** 
 519:Modules/Drivers/Comms/SPI/src/spi.c **** uint32_t spi_receive(spi_driver_t *sdp, uint8_t *rx_buf, uint32_t n_frames) {
 2265              		.loc 6 519 77
 2266              		.cfi_startproc
 2267              		@ args = 0, pretend = 0, frame = 16
 2268              		@ frame_needed = 0, uses_anonymous_args = 0
 2269 0000 00B5     		push	{lr}
 2270              		.cfi_def_cfa_offset 4
 2271              		.cfi_offset 14, -4
 2272 0002 85B0     		sub	sp, sp, #20
 2273              		.cfi_def_cfa_offset 24
 2274 0004 0390     		str	r0, [sp, #12]
 2275 0006 0291     		str	r1, [sp, #8]
 2276 0008 0192     		str	r2, [sp, #4]
 520:Modules/Drivers/Comms/SPI/src/spi.c **** 
 521:Modules/Drivers/Comms/SPI/src/spi.c ****     return spi_lld_exchange(sdp, NULL, rx_buf, n_frames);
 2277              		.loc 6 521 12
 2278 000a 019B     		ldr	r3, [sp, #4]
 2279 000c 029A     		ldr	r2, [sp, #8]
 2280 000e 0021     		movs	r1, #0
 2281 0010 0398     		ldr	r0, [sp, #12]
 2282 0012 FFF7FEFF 		bl	spi_lld_exchange
 2283 0016 0346     		mov	r3, r0
 522:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2284              		.loc 6 522 1
 2285 0018 1846     		mov	r0, r3
 2286 001a 05B0     		add	sp, sp, #20
 2287              		.cfi_def_cfa_offset 4
 2288              		@ sp needed
 2289 001c 5DF804FB 		ldr	pc, [sp], #4
 2290              		.cfi_endproc
 2291              	.LFE459:
 2293              		.section	.text.spi_stop,"ax",%progbits
 2294              		.align	1
 2295              		.p2align 4,,15
 2296              		.global	spi_stop
 2297              		.syntax unified
 2298              		.thumb
 2299              		.thumb_func
 2301              	spi_stop:
 2302              	.LFB460:
 523:Modules/Drivers/Comms/SPI/src/spi.c **** 
 524:Modules/Drivers/Comms/SPI/src/spi.c **** void spi_stop(spi_driver_t *sdp) {
 2303              		.loc 6 524 34
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 16
 2306              		@ frame_needed = 0, uses_anonymous_args = 0
 2307 0000 00B5     		push	{lr}
 2308              		.cfi_def_cfa_offset 4
 2309              		.cfi_offset 14, -4
 2310 0002 85B0     		sub	sp, sp, #20
 2311              		.cfi_def_cfa_offset 24
 2312 0004 0190     		str	r0, [sp, #4]
 525:Modules/Drivers/Comms/SPI/src/spi.c **** 
 526:Modules/Drivers/Comms/SPI/src/spi.c ****     IRQn_Type vector;
 527:Modules/Drivers/Comms/SPI/src/spi.c **** 
 528:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->drv_mode == SPI_DRV_MODE_INT_SYNC ||
 2313              		.loc 6 528 12
 2314 0006 019B     		ldr	r3, [sp, #4]
 2315 0008 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 2316              		.loc 6 528 8
 2317 000c 002B     		cmp	r3, #0
 2318 000e 04D0     		beq	.L106
 529:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 2319              		.loc 6 529 12 discriminator 1
 2320 0010 019B     		ldr	r3, [sp, #4]
 2321 0012 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 528:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->drv_mode == SPI_DRV_MODE_INT_ASYNC) {
 2322              		.loc 6 528 48 discriminator 1
 2323 0016 012B     		cmp	r3, #1
 2324 0018 1BD1     		bne	.L107
 2325              	.L106:
 530:Modules/Drivers/Comms/SPI/src/spi.c **** 
 531:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Stopping SPI.*/
 532:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->spi->CR1 &= ~SPI_CR1_SPE;
 2326              		.loc 6 532 12
 2327 001a 019B     		ldr	r3, [sp, #4]
 2328 001c 1B68     		ldr	r3, [r3]
 2329              		.loc 6 532 23
 2330 001e 1A68     		ldr	r2, [r3]
 2331              		.loc 6 532 12
 2332 0020 019B     		ldr	r3, [sp, #4]
 2333 0022 1B68     		ldr	r3, [r3]
 2334              		.loc 6 532 23
 2335 0024 22F04002 		bic	r2, r2, #64
 2336 0028 1A60     		str	r2, [r3]
 533:Modules/Drivers/Comms/SPI/src/spi.c **** 
 534:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Waiting for the RX FIFO to be emptied by the RX interrutp.*/
 535:Modules/Drivers/Comms/SPI/src/spi.c ****         while ((sdp->spi->SR & SPI_SR_FRLVL) != 0U) {
 2337              		.loc 6 535 15
 2338 002a 00BF     		nop
 2339              	.L108:
 2340              		.loc 6 535 20 discriminator 1
 2341 002c 019B     		ldr	r3, [sp, #4]
 2342 002e 1B68     		ldr	r3, [r3]
 2343              		.loc 6 535 25 discriminator 1
 2344 0030 9B68     		ldr	r3, [r3, #8]
 2345              		.loc 6 535 30 discriminator 1
 2346 0032 03F4C063 		and	r3, r3, #1536
 2347              		.loc 6 535 15 discriminator 1
 2348 0036 002B     		cmp	r3, #0
 2349 0038 F8D1     		bne	.L108
 536:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 537:Modules/Drivers/Comms/SPI/src/spi.c **** 
 538:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Disable interrupt.*/
 539:Modules/Drivers/Comms/SPI/src/spi.c ****         vector = spi_dev_get_vector(sdp);
 2350              		.loc 6 539 18
 2351 003a 0198     		ldr	r0, [sp, #4]
 2352 003c FFF7FEFF 		bl	spi_dev_get_vector
 2353 0040 0346     		mov	r3, r0
 2354 0042 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 540:Modules/Drivers/Comms/SPI/src/spi.c ****         irq_disable(vector);
 2355              		.loc 6 540 9
 2356 0046 BDF90E30 		ldrsh	r3, [sp, #14]
 2357 004a 1846     		mov	r0, r3
 2358 004c FFF7FEFF 		bl	irq_disable
 2359 0050 2BE0     		b	.L109
 2360              	.L107:
 541:Modules/Drivers/Comms/SPI/src/spi.c ****     } else {
 542:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Freeing and stopping TX DMA first.*/
 543:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_free(sdp->dma_tx_descriptor);
 2361              		.loc 6 543 9
 2362 0052 019B     		ldr	r3, [sp, #4]
 2363 0054 9B6A     		ldr	r3, [r3, #40]
 2364 0056 1846     		mov	r0, r3
 2365 0058 FFF7FEFF 		bl	dma_stream_free
 544:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_disable(sdp->dma_tx_descriptor);
 2366              		.loc 6 544 9
 2367 005c 019B     		ldr	r3, [sp, #4]
 2368 005e 9B6A     		ldr	r3, [r3, #40]
 2369 0060 1846     		mov	r0, r3
 2370 0062 FFF7FEFF 		bl	dma_stream_disable
 545:Modules/Drivers/Comms/SPI/src/spi.c **** 
 546:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Waiting for current transmission to complete.*/
 547:Modules/Drivers/Comms/SPI/src/spi.c ****         while ((sdp->spi->SR & SPI_SR_BSY) != 0U) {
 2371              		.loc 6 547 15
 2372 0066 00BF     		nop
 2373              	.L110:
 2374              		.loc 6 547 20 discriminator 1
 2375 0068 019B     		ldr	r3, [sp, #4]
 2376 006a 1B68     		ldr	r3, [r3]
 2377              		.loc 6 547 25 discriminator 1
 2378 006c 9B68     		ldr	r3, [r3, #8]
 2379              		.loc 6 547 30 discriminator 1
 2380 006e 03F08003 		and	r3, r3, #128
 2381              		.loc 6 547 15 discriminator 1
 2382 0072 002B     		cmp	r3, #0
 2383 0074 F8D1     		bne	.L110
 548:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 549:Modules/Drivers/Comms/SPI/src/spi.c **** 
 550:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Stopping SPI.*/
 551:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->spi->CR1 &= ~SPI_CR1_SPE;
 2384              		.loc 6 551 12
 2385 0076 019B     		ldr	r3, [sp, #4]
 2386 0078 1B68     		ldr	r3, [r3]
 2387              		.loc 6 551 23
 2388 007a 1A68     		ldr	r2, [r3]
 2389              		.loc 6 551 12
 2390 007c 019B     		ldr	r3, [sp, #4]
 2391 007e 1B68     		ldr	r3, [r3]
 2392              		.loc 6 551 23
 2393 0080 22F04002 		bic	r2, r2, #64
 2394 0084 1A60     		str	r2, [r3]
 552:Modules/Drivers/Comms/SPI/src/spi.c **** 
 553:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Waiting for the RX FIFO to be emptied by the RX DMA.*/
 554:Modules/Drivers/Comms/SPI/src/spi.c ****         while ((sdp->spi->SR & SPI_SR_FRLVL) != 0U) {
 2395              		.loc 6 554 15
 2396 0086 00BF     		nop
 2397              	.L111:
 2398              		.loc 6 554 20 discriminator 1
 2399 0088 019B     		ldr	r3, [sp, #4]
 2400 008a 1B68     		ldr	r3, [r3]
 2401              		.loc 6 554 25 discriminator 1
 2402 008c 9B68     		ldr	r3, [r3, #8]
 2403              		.loc 6 554 30 discriminator 1
 2404 008e 03F4C063 		and	r3, r3, #1536
 2405              		.loc 6 554 15 discriminator 1
 2406 0092 002B     		cmp	r3, #0
 2407 0094 F8D1     		bne	.L111
 555:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 556:Modules/Drivers/Comms/SPI/src/spi.c **** 
 557:Modules/Drivers/Comms/SPI/src/spi.c ****         /* Finally freeing and stopping RX DMA.*/
 558:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_free(sdp->dma_rx_descriptor);
 2408              		.loc 6 558 9
 2409 0096 019B     		ldr	r3, [sp, #4]
 2410 0098 DB6A     		ldr	r3, [r3, #44]
 2411 009a 1846     		mov	r0, r3
 2412 009c FFF7FEFF 		bl	dma_stream_free
 559:Modules/Drivers/Comms/SPI/src/spi.c ****         dma_stream_disable(sdp->dma_rx_descriptor);
 2413              		.loc 6 559 9
 2414 00a0 019B     		ldr	r3, [sp, #4]
 2415 00a2 DB6A     		ldr	r3, [r3, #44]
 2416 00a4 1846     		mov	r0, r3
 2417 00a6 FFF7FEFF 		bl	dma_stream_disable
 2418              	.L109:
 560:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 561:Modules/Drivers/Comms/SPI/src/spi.c **** 
 562:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Disable clock.*/
 563:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_dev_clock_disable(sdp);
 2419              		.loc 6 563 5
 2420 00aa 0198     		ldr	r0, [sp, #4]
 2421 00ac FFF7FEFF 		bl	spi_dev_clock_disable
 564:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2422              		.loc 6 564 1
 2423 00b0 00BF     		nop
 2424 00b2 05B0     		add	sp, sp, #20
 2425              		.cfi_def_cfa_offset 4
 2426              		@ sp needed
 2427 00b4 5DF804FB 		ldr	pc, [sp], #4
 2428              		.cfi_endproc
 2429              	.LFE460:
 2431              		.section	.text.spi_deinit,"ax",%progbits
 2432              		.align	1
 2433              		.p2align 4,,15
 2434              		.global	spi_deinit
 2435              		.syntax unified
 2436              		.thumb
 2437              		.thumb_func
 2439              	spi_deinit:
 2440              	.LFB461:
 565:Modules/Drivers/Comms/SPI/src/spi.c **** 
 566:Modules/Drivers/Comms/SPI/src/spi.c **** void spi_deinit(spi_driver_t *sdp) {
 2441              		.loc 6 566 36
 2442              		.cfi_startproc
 2443              		@ args = 0, pretend = 0, frame = 8
 2444              		@ frame_needed = 0, uses_anonymous_args = 0
 2445 0000 00B5     		push	{lr}
 2446              		.cfi_def_cfa_offset 4
 2447              		.cfi_offset 14, -4
 2448 0002 83B0     		sub	sp, sp, #12
 2449              		.cfi_def_cfa_offset 16
 2450 0004 0190     		str	r0, [sp, #4]
 567:Modules/Drivers/Comms/SPI/src/spi.c **** 
 568:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Set pointer to SPI register block to NULL.*/
 569:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->spi   = NULL;
 2451              		.loc 6 569 16
 2452 0006 019B     		ldr	r3, [sp, #4]
 2453 0008 0022     		movs	r2, #0
 2454 000a 1A60     		str	r2, [r3]
 570:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Set SPI clock value to default value.*/
 571:Modules/Drivers/Comms/SPI/src/spi.c ****     sdp->clock = 0UL;
 2455              		.loc 6 571 16
 2456 000c 019B     		ldr	r3, [sp, #4]
 2457 000e 0022     		movs	r2, #0
 2458 0010 5A60     		str	r2, [r3, #4]
 572:Modules/Drivers/Comms/SPI/src/spi.c **** 
 573:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Reset SPI parameters.*/
 574:Modules/Drivers/Comms/SPI/src/spi.c ****     spi_reset_paramters(sdp);
 2459              		.loc 6 574 5
 2460 0012 0198     		ldr	r0, [sp, #4]
 2461 0014 FFF7FEFF 		bl	spi_reset_paramters
 575:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2462              		.loc 6 575 1
 2463 0018 00BF     		nop
 2464 001a 03B0     		add	sp, sp, #12
 2465              		.cfi_def_cfa_offset 4
 2466              		@ sp needed
 2467 001c 5DF804FB 		ldr	pc, [sp], #4
 2468              		.cfi_endproc
 2469              	.LFE461:
 2471              		.section	.text.__spi_serve_interrupt,"ax",%progbits
 2472              		.align	1
 2473              		.p2align 4,,15
 2474              		.global	__spi_serve_interrupt
 2475              		.syntax unified
 2476              		.thumb
 2477              		.thumb_func
 2479              	__spi_serve_interrupt:
 2480              	.LFB462:
 576:Modules/Drivers/Comms/SPI/src/spi.c **** 
 577:Modules/Drivers/Comms/SPI/src/spi.c **** void __spi_serve_interrupt(spi_driver_t *sdp) {
 2481              		.loc 6 577 47
 2482              		.cfi_startproc
 2483              		@ args = 0, pretend = 0, frame = 16
 2484              		@ frame_needed = 0, uses_anonymous_args = 0
 2485 0000 00B5     		push	{lr}
 2486              		.cfi_def_cfa_offset 4
 2487              		.cfi_offset 14, -4
 2488 0002 85B0     		sub	sp, sp, #20
 2489              		.cfi_def_cfa_offset 24
 2490 0004 0190     		str	r0, [sp, #4]
 578:Modules/Drivers/Comms/SPI/src/spi.c **** 
 579:Modules/Drivers/Comms/SPI/src/spi.c ****     uint32_t sr, cr2;
 580:Modules/Drivers/Comms/SPI/src/spi.c **** 
 581:Modules/Drivers/Comms/SPI/src/spi.c ****     sr  = sdp->spi->SR;
 2491              		.loc 6 581 14
 2492 0006 019B     		ldr	r3, [sp, #4]
 2493 0008 1B68     		ldr	r3, [r3]
 2494              		.loc 6 581 9
 2495 000a 9B68     		ldr	r3, [r3, #8]
 2496 000c 0393     		str	r3, [sp, #12]
 582:Modules/Drivers/Comms/SPI/src/spi.c ****     cr2 = sdp->spi->CR2;
 2497              		.loc 6 582 14
 2498 000e 019B     		ldr	r3, [sp, #4]
 2499 0010 1B68     		ldr	r3, [r3]
 2500              		.loc 6 582 9
 2501 0012 5B68     		ldr	r3, [r3, #4]
 2502 0014 0293     		str	r3, [sp, #8]
 583:Modules/Drivers/Comms/SPI/src/spi.c **** 
 584:Modules/Drivers/Comms/SPI/src/spi.c ****     tx_pattern = 0xFFFFFFFFUL;
 2503              		.loc 6 584 16
 2504 0016 6A4B     		ldr	r3, .L128
 2505 0018 4FF0FF32 		mov	r2, #-1
 2506 001c 1A60     		str	r2, [r3]
 585:Modules/Drivers/Comms/SPI/src/spi.c **** 
 586:Modules/Drivers/Comms/SPI/src/spi.c ****     /* TX buffer empty condition.*/
 587:Modules/Drivers/Comms/SPI/src/spi.c ****     if (((sr & SPI_SR_UDR) == 0U) &&
 2507              		.loc 6 587 14
 2508 001e 039B     		ldr	r3, [sp, #12]
 2509 0020 03F00803 		and	r3, r3, #8
 2510              		.loc 6 587 8
 2511 0024 002B     		cmp	r3, #0
 2512 0026 4DD1     		bne	.L114
 588:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_TXE) != 0U) &&
 2513              		.loc 6 588 14 discriminator 1
 2514 0028 039B     		ldr	r3, [sp, #12]
 2515 002a 03F00203 		and	r3, r3, #2
 587:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_TXE) != 0U) &&
 2516              		.loc 6 587 35 discriminator 1
 2517 002e 002B     		cmp	r3, #0
 2518 0030 48D0     		beq	.L114
 589:Modules/Drivers/Comms/SPI/src/spi.c ****         ((cr2 & SPI_CR2_TXEIE) != 0U)) {
 2519              		.loc 6 589 15
 2520 0032 029B     		ldr	r3, [sp, #8]
 2521 0034 03F08003 		and	r3, r3, #128
 588:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_TXE) != 0U) &&
 2522              		.loc 6 588 35
 2523 0038 002B     		cmp	r3, #0
 2524 003a 43D0     		beq	.L114
 590:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->tx_buf != NULL) {
 2525              		.loc 6 590 16
 2526 003c 019B     		ldr	r3, [sp, #4]
 2527 003e 1B69     		ldr	r3, [r3, #16]
 2528              		.loc 6 590 12
 2529 0040 002B     		cmp	r3, #0
 2530 0042 1BD0     		beq	.L115
 591:Modules/Drivers/Comms/SPI/src/spi.c ****             /*lint -e9087 -e9005 */
 592:Modules/Drivers/Comms/SPI/src/spi.c ****             if (sdp->fsize <= SPI_FRAMESIZE_8) {
 2531              		.loc 6 592 20
 2532 0044 019B     		ldr	r3, [sp, #4]
 2533 0046 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2534              		.loc 6 592 16
 2535 004a 072B     		cmp	r3, #7
 2536 004c 0AD8     		bhi	.L116
 593:Modules/Drivers/Comms/SPI/src/spi.c ****                 *((uint8_t *)&sdp->spi->DR) = *sdp->tx_buf++;
 2537              		.loc 6 593 51
 2538 004e 019B     		ldr	r3, [sp, #4]
 2539 0050 1B69     		ldr	r3, [r3, #16]
 2540              		.loc 6 593 59
 2541 0052 591C     		adds	r1, r3, #1
 2542 0054 019A     		ldr	r2, [sp, #4]
 2543 0056 1161     		str	r1, [r2, #16]
 2544              		.loc 6 593 34
 2545 0058 019A     		ldr	r2, [sp, #4]
 2546 005a 1268     		ldr	r2, [r2]
 2547              		.loc 6 593 30
 2548 005c 0C32     		adds	r2, r2, #12
 2549              		.loc 6 593 47
 2550 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2551              		.loc 6 593 45
 2552 0060 1370     		strb	r3, [r2]
 2553 0062 1EE0     		b	.L117
 2554              	.L116:
 594:Modules/Drivers/Comms/SPI/src/spi.c ****             } else {
 595:Modules/Drivers/Comms/SPI/src/spi.c ****                 sdp->spi->DR = *((uint16_t *)sdp->tx_buf);
 2555              		.loc 6 595 49
 2556 0064 019B     		ldr	r3, [sp, #4]
 2557 0066 1B69     		ldr	r3, [r3, #16]
 2558              		.loc 6 595 32
 2559 0068 1A88     		ldrh	r2, [r3]
 2560              		.loc 6 595 20
 2561 006a 019B     		ldr	r3, [sp, #4]
 2562 006c 1B68     		ldr	r3, [r3]
 2563              		.loc 6 595 30
 2564 006e DA60     		str	r2, [r3, #12]
 596:Modules/Drivers/Comms/SPI/src/spi.c ****                 sdp->tx_buf += sizeof(uint16_t);
 2565              		.loc 6 596 29
 2566 0070 019B     		ldr	r3, [sp, #4]
 2567 0072 1B69     		ldr	r3, [r3, #16]
 2568 0074 9A1C     		adds	r2, r3, #2
 2569 0076 019B     		ldr	r3, [sp, #4]
 2570 0078 1A61     		str	r2, [r3, #16]
 2571 007a 12E0     		b	.L117
 2572              	.L115:
 597:Modules/Drivers/Comms/SPI/src/spi.c ****             }
 598:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 599:Modules/Drivers/Comms/SPI/src/spi.c ****             if (sdp->fsize <= SPI_FRAMESIZE_8) {
 2573              		.loc 6 599 20
 2574 007c 019B     		ldr	r3, [sp, #4]
 2575 007e 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2576              		.loc 6 599 16
 2577 0082 072B     		cmp	r3, #7
 2578 0084 07D8     		bhi	.L118
 600:Modules/Drivers/Comms/SPI/src/spi.c ****                 *((uint8_t *)&sdp->spi->DR) = (uint8_t)(tx_pattern);
 2579              		.loc 6 600 47
 2580 0086 4E4B     		ldr	r3, .L128
 2581 0088 1A68     		ldr	r2, [r3]
 2582              		.loc 6 600 34
 2583 008a 019B     		ldr	r3, [sp, #4]
 2584 008c 1B68     		ldr	r3, [r3]
 2585              		.loc 6 600 30
 2586 008e 0C33     		adds	r3, r3, #12
 2587              		.loc 6 600 47
 2588 0090 D2B2     		uxtb	r2, r2
 2589              		.loc 6 600 45
 2590 0092 1A70     		strb	r2, [r3]
 2591 0094 05E0     		b	.L117
 2592              	.L118:
 601:Modules/Drivers/Comms/SPI/src/spi.c ****             } else {
 602:Modules/Drivers/Comms/SPI/src/spi.c ****                 sdp->spi->DR = (uint16_t)(tx_pattern);
 2593              		.loc 6 602 32
 2594 0096 4A4B     		ldr	r3, .L128
 2595 0098 1B68     		ldr	r3, [r3]
 2596 009a 9AB2     		uxth	r2, r3
 2597              		.loc 6 602 20
 2598 009c 019B     		ldr	r3, [sp, #4]
 2599 009e 1B68     		ldr	r3, [r3]
 2600              		.loc 6 602 30
 2601 00a0 DA60     		str	r2, [r3, #12]
 2602              	.L117:
 603:Modules/Drivers/Comms/SPI/src/spi.c ****             }
 604:Modules/Drivers/Comms/SPI/src/spi.c ****             /*lint +e9087 +e9005 */
 605:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 606:Modules/Drivers/Comms/SPI/src/spi.c **** 
 607:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->tx_n_frames--;
 2603              		.loc 6 607 12
 2604 00a2 019B     		ldr	r3, [sp, #4]
 2605 00a4 DB68     		ldr	r3, [r3, #12]
 2606              		.loc 6 607 25
 2607 00a6 5A1E     		subs	r2, r3, #1
 2608 00a8 019B     		ldr	r3, [sp, #4]
 2609 00aa DA60     		str	r2, [r3, #12]
 608:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->tx_n_frames == 0U) {
 2610              		.loc 6 608 16
 2611 00ac 019B     		ldr	r3, [sp, #4]
 2612 00ae DB68     		ldr	r3, [r3, #12]
 2613              		.loc 6 608 12
 2614 00b0 002B     		cmp	r3, #0
 2615 00b2 07D1     		bne	.L114
 609:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->spi->CR2 &= ~(SPI_CR2_TXEIE);
 2616              		.loc 6 609 16
 2617 00b4 019B     		ldr	r3, [sp, #4]
 2618 00b6 1B68     		ldr	r3, [r3]
 2619              		.loc 6 609 27
 2620 00b8 5A68     		ldr	r2, [r3, #4]
 2621              		.loc 6 609 16
 2622 00ba 019B     		ldr	r3, [sp, #4]
 2623 00bc 1B68     		ldr	r3, [r3]
 2624              		.loc 6 609 27
 2625 00be 22F08002 		bic	r2, r2, #128
 2626 00c2 5A60     		str	r2, [r3, #4]
 2627              	.L114:
 610:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 611:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 612:Modules/Drivers/Comms/SPI/src/spi.c **** 
 613:Modules/Drivers/Comms/SPI/src/spi.c ****     /* RX buffer not empty condition.*/
 614:Modules/Drivers/Comms/SPI/src/spi.c ****     if (((sr & SPI_SR_OVR) == 0U) &&
 2628              		.loc 6 614 14
 2629 00c4 039B     		ldr	r3, [sp, #12]
 2630 00c6 03F04003 		and	r3, r3, #64
 2631              		.loc 6 614 8
 2632 00ca 002B     		cmp	r3, #0
 2633 00cc 50D1     		bne	.L119
 615:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_RXNE) != 0U) &&
 2634              		.loc 6 615 14 discriminator 1
 2635 00ce 039B     		ldr	r3, [sp, #12]
 2636 00d0 03F00103 		and	r3, r3, #1
 614:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_RXNE) != 0U) &&
 2637              		.loc 6 614 35 discriminator 1
 2638 00d4 002B     		cmp	r3, #0
 2639 00d6 4BD0     		beq	.L119
 616:Modules/Drivers/Comms/SPI/src/spi.c ****         ((cr2 & SPI_CR2_RXNEIE) != 0U)) {
 2640              		.loc 6 616 15
 2641 00d8 029B     		ldr	r3, [sp, #8]
 2642 00da 03F04003 		and	r3, r3, #64
 615:Modules/Drivers/Comms/SPI/src/spi.c ****         ((sr & SPI_SR_RXNE) != 0U) &&
 2643              		.loc 6 615 36
 2644 00de 002B     		cmp	r3, #0
 2645 00e0 46D0     		beq	.L119
 617:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->rx_buf != NULL) {
 2646              		.loc 6 617 16
 2647 00e2 019B     		ldr	r3, [sp, #4]
 2648 00e4 5B69     		ldr	r3, [r3, #20]
 2649              		.loc 6 617 12
 2650 00e6 002B     		cmp	r3, #0
 2651 00e8 1DD0     		beq	.L120
 618:Modules/Drivers/Comms/SPI/src/spi.c ****             /*lint -e9087 -e9005 */
 619:Modules/Drivers/Comms/SPI/src/spi.c ****             if (sdp->fsize <= SPI_FRAMESIZE_8) {
 2652              		.loc 6 619 20
 2653 00ea 019B     		ldr	r3, [sp, #4]
 2654 00ec 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2655              		.loc 6 619 16
 2656 00f0 072B     		cmp	r3, #7
 2657 00f2 0BD8     		bhi	.L121
 620:Modules/Drivers/Comms/SPI/src/spi.c ****                 *sdp->rx_buf++ = (*((uint8_t *)&sdp->spi->DR));
 2658              		.loc 6 620 52
 2659 00f4 019B     		ldr	r3, [sp, #4]
 2660 00f6 1B68     		ldr	r3, [r3]
 2661              		.loc 6 620 48
 2662 00f8 03F10C02 		add	r2, r3, #12
 2663              		.loc 6 620 21
 2664 00fc 019B     		ldr	r3, [sp, #4]
 2665 00fe 5B69     		ldr	r3, [r3, #20]
 2666              		.loc 6 620 29
 2667 0100 581C     		adds	r0, r3, #1
 2668 0102 0199     		ldr	r1, [sp, #4]
 2669 0104 4861     		str	r0, [r1, #20]
 2670              		.loc 6 620 35
 2671 0106 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2672              		.loc 6 620 32
 2673 0108 1A70     		strb	r2, [r3]
 2674 010a 20E0     		b	.L122
 2675              	.L121:
 621:Modules/Drivers/Comms/SPI/src/spi.c ****             } else {
 622:Modules/Drivers/Comms/SPI/src/spi.c ****                 *((uint16_t *)sdp->rx_buf) = (uint16_t)(sdp->spi->DR);
 2676              		.loc 6 622 60
 2677 010c 019B     		ldr	r3, [sp, #4]
 2678 010e 1B68     		ldr	r3, [r3]
 2679              		.loc 6 622 65
 2680 0110 DA68     		ldr	r2, [r3, #12]
 2681              		.loc 6 622 34
 2682 0112 019B     		ldr	r3, [sp, #4]
 2683 0114 5B69     		ldr	r3, [r3, #20]
 2684              		.loc 6 622 46
 2685 0116 92B2     		uxth	r2, r2
 2686              		.loc 6 622 44
 2687 0118 1A80     		strh	r2, [r3]	@ movhi
 623:Modules/Drivers/Comms/SPI/src/spi.c ****                 sdp->rx_buf += sizeof(uint16_t);
 2688              		.loc 6 623 29
 2689 011a 019B     		ldr	r3, [sp, #4]
 2690 011c 5B69     		ldr	r3, [r3, #20]
 2691 011e 9A1C     		adds	r2, r3, #2
 2692 0120 019B     		ldr	r3, [sp, #4]
 2693 0122 5A61     		str	r2, [r3, #20]
 2694 0124 13E0     		b	.L122
 2695              	.L120:
 624:Modules/Drivers/Comms/SPI/src/spi.c ****             }
 625:Modules/Drivers/Comms/SPI/src/spi.c ****         } else {
 626:Modules/Drivers/Comms/SPI/src/spi.c ****             if (sdp->fsize <= SPI_FRAMESIZE_8) {
 2696              		.loc 6 626 20
 2697 0126 019B     		ldr	r3, [sp, #4]
 2698 0128 93F83D30 		ldrb	r3, [r3, #61]	@ zero_extendqisi2
 2699              		.loc 6 626 16
 2700 012c 072B     		cmp	r3, #7
 2701 012e 07D8     		bhi	.L123
 627:Modules/Drivers/Comms/SPI/src/spi.c ****                 blackhole = (*((uint8_t *)&sdp->spi->DR));
 2702              		.loc 6 627 47
 2703 0130 019B     		ldr	r3, [sp, #4]
 2704 0132 1B68     		ldr	r3, [r3]
 2705              		.loc 6 627 43
 2706 0134 0C33     		adds	r3, r3, #12
 2707              		.loc 6 627 30
 2708 0136 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2709 0138 1A46     		mov	r2, r3
 2710              		.loc 6 627 27
 2711 013a 224B     		ldr	r3, .L128+4
 2712 013c 1A60     		str	r2, [r3]
 2713 013e 06E0     		b	.L122
 2714              	.L123:
 628:Modules/Drivers/Comms/SPI/src/spi.c ****             } else {
 629:Modules/Drivers/Comms/SPI/src/spi.c ****                 blackhole = (uint16_t)(sdp->spi->DR);
 2715              		.loc 6 629 43
 2716 0140 019B     		ldr	r3, [sp, #4]
 2717 0142 1B68     		ldr	r3, [r3]
 2718              		.loc 6 629 48
 2719 0144 DB68     		ldr	r3, [r3, #12]
 2720              		.loc 6 629 29
 2721 0146 9BB2     		uxth	r3, r3
 2722 0148 1A46     		mov	r2, r3
 2723              		.loc 6 629 27
 2724 014a 1E4B     		ldr	r3, .L128+4
 2725 014c 1A60     		str	r2, [r3]
 2726              	.L122:
 630:Modules/Drivers/Comms/SPI/src/spi.c ****             }
 631:Modules/Drivers/Comms/SPI/src/spi.c ****             /*lint +e9087 +e9005 */
 632:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 633:Modules/Drivers/Comms/SPI/src/spi.c ****         sdp->rx_n_frames--;
 2727              		.loc 6 633 12
 2728 014e 019B     		ldr	r3, [sp, #4]
 2729 0150 9B68     		ldr	r3, [r3, #8]
 2730              		.loc 6 633 25
 2731 0152 5A1E     		subs	r2, r3, #1
 2732 0154 019B     		ldr	r3, [sp, #4]
 2733 0156 9A60     		str	r2, [r3, #8]
 634:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->rx_n_frames == 0U) {
 2734              		.loc 6 634 16
 2735 0158 019B     		ldr	r3, [sp, #4]
 2736 015a 9B68     		ldr	r3, [r3, #8]
 2737              		.loc 6 634 12
 2738 015c 002B     		cmp	r3, #0
 2739 015e 07D1     		bne	.L119
 635:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->spi->CR2 &= ~(SPI_CR2_RXNEIE);
 2740              		.loc 6 635 16
 2741 0160 019B     		ldr	r3, [sp, #4]
 2742 0162 1B68     		ldr	r3, [r3]
 2743              		.loc 6 635 27
 2744 0164 5A68     		ldr	r2, [r3, #4]
 2745              		.loc 6 635 16
 2746 0166 019B     		ldr	r3, [sp, #4]
 2747 0168 1B68     		ldr	r3, [r3]
 2748              		.loc 6 635 27
 2749 016a 22F04002 		bic	r2, r2, #64
 2750 016e 5A60     		str	r2, [r3, #4]
 2751              	.L119:
 636:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 637:Modules/Drivers/Comms/SPI/src/spi.c **** 
 638:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 639:Modules/Drivers/Comms/SPI/src/spi.c **** 
 640:Modules/Drivers/Comms/SPI/src/spi.c ****     /* Operation completed.*/
 641:Modules/Drivers/Comms/SPI/src/spi.c ****     if (sdp->tx_n_frames == 0U && sdp->rx_n_frames == 0U) {
 2752              		.loc 6 641 12
 2753 0170 019B     		ldr	r3, [sp, #4]
 2754 0172 DB68     		ldr	r3, [r3, #12]
 2755              		.loc 6 641 8
 2756 0174 002B     		cmp	r3, #0
 2757 0176 1ED1     		bne	.L127
 2758              		.loc 6 641 38 discriminator 1
 2759 0178 019B     		ldr	r3, [sp, #4]
 2760 017a 9B68     		ldr	r3, [r3, #8]
 2761              		.loc 6 641 32 discriminator 1
 2762 017c 002B     		cmp	r3, #0
 2763 017e 1AD1     		bne	.L127
 642:Modules/Drivers/Comms/SPI/src/spi.c **** 
 643:Modules/Drivers/Comms/SPI/src/spi.c ****         /* If operation completed event callback is defined, it is invoked.*/
 644:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->cb[SPI_CB_OPS_DONE] != NULL) {
 2764              		.loc 6 644 20
 2765 0180 019B     		ldr	r3, [sp, #4]
 2766 0182 5B6C     		ldr	r3, [r3, #68]
 2767              		.loc 6 644 12
 2768 0184 002B     		cmp	r3, #0
 2769 0186 03D0     		beq	.L125
 645:Modules/Drivers/Comms/SPI/src/spi.c ****             sdp->cb[SPI_CB_OPS_DONE](sdp);
 2770              		.loc 6 645 20
 2771 0188 019B     		ldr	r3, [sp, #4]
 2772 018a 5B6C     		ldr	r3, [r3, #68]
 2773              		.loc 6 645 13
 2774 018c 0198     		ldr	r0, [sp, #4]
 2775 018e 9847     		blx	r3
 2776              	.LVL2:
 2777              	.L125:
 646:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 647:Modules/Drivers/Comms/SPI/src/spi.c **** 
 648:Modules/Drivers/Comms/SPI/src/spi.c ****         /* De-assert master chip select in multi-slave communication to stop the
 649:Modules/Drivers/Comms/SPI/src/spi.c ****            communication.*/
 650:Modules/Drivers/Comms/SPI/src/spi.c ****         if (sdp->mode == SPI_MODE_MASTER && sdp->nss_mode == SPI_NSS_MODE_SOFTWARE) {
 2778              		.loc 6 650 16
 2779 0190 019B     		ldr	r3, [sp, #4]
 2780 0192 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 2781              		.loc 6 650 12
 2782 0196 012B     		cmp	r3, #1
 2783 0198 0AD1     		bne	.L126
 2784              		.loc 6 650 48 discriminator 1
 2785 019a 019B     		ldr	r3, [sp, #4]
 2786 019c 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 2787              		.loc 6 650 42 discriminator 1
 2788 01a0 012B     		cmp	r3, #1
 2789 01a2 05D1     		bne	.L126
 651:Modules/Drivers/Comms/SPI/src/spi.c ****              gpio_set_pin(sdp->nss_gpio);
 2790              		.loc 6 651 14
 2791 01a4 019B     		ldr	r3, [sp, #4]
 2792 01a6 B3F84030 		ldrh	r3, [r3, #64]
 2793 01aa 1846     		mov	r0, r3
 2794 01ac FFF7FEFF 		bl	gpio_set_pin
 2795              	.L126:
 652:Modules/Drivers/Comms/SPI/src/spi.c ****         }
 653:Modules/Drivers/Comms/SPI/src/spi.c **** 
 654:Modules/Drivers/Comms/SPI/src/spi.c ****         SPI_OP_DONE(sdp);
 2796              		.loc 6 654 9
 2797 01b0 019B     		ldr	r3, [sp, #4]
 2798 01b2 0022     		movs	r2, #0
 2799 01b4 1A76     		strb	r2, [r3, #24]
 2800              	.L127:
 655:Modules/Drivers/Comms/SPI/src/spi.c ****     }
 656:Modules/Drivers/Comms/SPI/src/spi.c **** 
 657:Modules/Drivers/Comms/SPI/src/spi.c ****     /* TODO: Add Error management.*/
 658:Modules/Drivers/Comms/SPI/src/spi.c **** }
 2801              		.loc 6 658 1
 2802 01b6 00BF     		nop
 2803 01b8 05B0     		add	sp, sp, #20
 2804              		.cfi_def_cfa_offset 4
 2805              		@ sp needed
 2806 01ba 5DF804FB 		ldr	pc, [sp], #4
 2807              	.L129:
 2808 01be 00BF     		.align	2
 2809              	.L128:
 2810 01c0 00000000 		.word	tx_pattern
 2811 01c4 00000000 		.word	blackhole
 2812              		.cfi_endproc
 2813              	.LFE462:
 2815              		.text
 2816              	.Letext0:
 2817              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 2818              		.file 8 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 2819              		.file 9 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 2820              		.file 10 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 2821              		.file 11 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 2822              		.file 12 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 2823              		.file 13 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\spi\\in
 2824              		.file 14 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\spi\\in
DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:19     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:25     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:67     .text.__NVIC_EnableIRQ:00000030 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:72     .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:78     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:145    .text.__NVIC_DisableIRQ:00000040 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:150    .text.__NVIC_SetPriority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:156    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:214    .text.__NVIC_SetPriority:00000048 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:220    .text.gpio_set_pin:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:226    .text.gpio_set_pin:00000000 gpio_set_pin
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:280    .text.gpio_clear_pin:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:286    .text.gpio_clear_pin:00000000 gpio_clear_pin
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:339    .text.irq_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:345    .text.irq_enable:00000000 irq_enable
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:373    .text.irq_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:379    .text.irq_disable:00000000 irq_disable
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:406    .text.irq_set_priority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:412    .text.irq_set_priority:00000000 irq_set_priority
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:441    .text.dma_stream_set_peripheral:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:447    .text.dma_stream_set_peripheral:00000000 dma_stream_set_peripheral
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:475    .text.dma_stream_set_memory:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:481    .text.dma_stream_set_memory:00000000 dma_stream_set_memory
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:508    .text.dma_stream_set_count:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:514    .text.dma_stream_set_count:00000000 dma_stream_set_count
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:541    .text.dma_stream_set_transfer_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:547    .text.dma_stream_set_transfer_mode:00000000 dma_stream_set_transfer_mode
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:574    .text.dma_stream_clear_interrupts:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:580    .text.dma_stream_clear_interrupts:00000000 dma_stream_clear_interrupts
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:645    .text.dma_stream_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:651    .text.dma_stream_enable:00000000 dma_stream_enable
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:682    .text.dma_stream_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:688    .text.dma_stream_disable:00000000 dma_stream_disable
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:724    .text.dma_stream_set_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:730    .text.dma_stream_set_trigger:00000000 dma_stream_set_trigger
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:757    .bss.blackhole:00000000 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:760    .bss.blackhole:00000000 blackhole
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:763    .bss.tx_pattern:00000000 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:766    .bss.tx_pattern:00000000 tx_pattern
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:769    .text.spi_reset_paramters:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:775    .text.spi_reset_paramters:00000000 spi_reset_paramters
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:905    .text.spi_dma_callback:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:911    .text.spi_dma_callback:00000000 spi_dma_callback
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1005   .text.spi_lld_exchange:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1011   .text.spi_lld_exchange:00000000 spi_lld_exchange
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1289   .text.spi_lld_exchange:000001c4 $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1295   .text.spi_init:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1302   .text.spi_init:00000000 spi_init
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1341   .text.spi_set_prio:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1348   .text.spi_set_prio:00000000 spi_set_prio
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1379   .text.spi_set_drv_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1386   .text.spi_set_drv_mode:00000000 spi_set_drv_mode
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1418   .text.spi_set_dma_conf:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1425   .text.spi_set_dma_conf:00000000 spi_set_dma_conf
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1456   .text.spi_set_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1463   .text.spi_set_mode:00000000 spi_set_mode
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1495   .text.spi_set_baud:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1502   .text.spi_set_baud:00000000 spi_set_baud
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1534   .text.spi_set_cpha:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1541   .text.spi_set_cpha:00000000 spi_set_cpha
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1573   .text.spi_set_cpol:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1580   .text.spi_set_cpol:00000000 spi_set_cpol
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1612   .text.spi_set_fformat:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1619   .text.spi_set_fformat:00000000 spi_set_fformat
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1651   .text.spi_set_fsize:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1658   .text.spi_set_fsize:00000000 spi_set_fsize
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1690   .text.spi_set_nssp_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1697   .text.spi_set_nssp_mode:00000000 spi_set_nssp_mode
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1729   .text.spi_set_nss_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1736   .text.spi_set_nss_mode:00000000 spi_set_nss_mode
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1768   .text.spi_set_nss_gpio:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1775   .text.spi_set_nss_gpio:00000000 spi_set_nss_gpio
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1814   .text.spi_set_cb:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1821   .text.spi_set_cb:00000000 spi_set_cb
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1864   .text.spi_start:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:1871   .text.spi_start:00000000 spi_start
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2174   .text.spi_start:000001dc $d
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2179   .text.spi_exchange:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2186   .text.spi_exchange:00000000 spi_exchange
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2218   .text.spi_send:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2225   .text.spi_send:00000000 spi_send
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2256   .text.spi_receive:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2263   .text.spi_receive:00000000 spi_receive
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2294   .text.spi_stop:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2301   .text.spi_stop:00000000 spi_stop
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2432   .text.spi_deinit:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2439   .text.spi_deinit:00000000 spi_deinit
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2472   .text.__spi_serve_interrupt:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2479   .text.__spi_serve_interrupt:00000000 __spi_serve_interrupt
C:\Users\AAA\AppData\Local\Temp\ccMZB7Mb.s:2810   .text.__spi_serve_interrupt:000001c0 $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.gpio.h.38.4f37c988f6412e2fcf390b4a4a9849b1
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1

UNDEFINED SYMBOLS
gpio_dev_get_port_reg_ptr
spi_dev_get_reg_ptr
spi_dev_get_clock
spi_dev_clock_enable
spi_dev_get_vector
dma_stream_take
spi_dev_get_dma_tx_trigger
spi_dev_get_dma_rx_trigger
dma_stream_free
spi_dev_clock_disable
