Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 460910d5f392430a91e6c3fd49a63801 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_EMISOR_RECEPTOR_behav xil_defaultlib.tb_EMISOR_RECEPTOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_in' [C:/Users/mruiz/Practica1_Redes/Practica1_Redes.srcs/sources_1/new/PS1Recep.vhd:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
