// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_array_ap_fixed_16u_config2_s_HH_
#define _conv_2d_cl_array_array_ap_fixed_16u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_255_9_1_1.h"
#include "myproject_axi_mux_94_8_1_1.h"
#include "myproject_axi_mux_164_16_1_1.h"
#include "myproject_axi_mux_83_16_1_1.h"
#include "conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx.h"
#include "conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V.h"
#include "fifo_w8_d78_A.h"

namespace ap_rtl {

struct conv_2d_cl_array_array_ap_fixed_16u_config2_s : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > data_V_data_V_dout;
    sc_in< sc_logic > data_V_data_V_empty_n;
    sc_out< sc_logic > data_V_data_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<16> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<16> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<16> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<16> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<16> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<16> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_signal< sc_logic > ap_var_for_const25;
    sc_signal< sc_lv<9> > ap_var_for_const0;
    sc_signal< sc_lv<9> > ap_var_for_const1;
    sc_signal< sc_lv<9> > ap_var_for_const2;
    sc_signal< sc_lv<9> > ap_var_for_const3;
    sc_signal< sc_lv<9> > ap_var_for_const4;
    sc_signal< sc_lv<9> > ap_var_for_const5;
    sc_signal< sc_lv<9> > ap_var_for_const6;
    sc_signal< sc_lv<9> > ap_var_for_const7;
    sc_signal< sc_lv<9> > ap_var_for_const8;
    sc_signal< sc_lv<9> > ap_var_for_const9;
    sc_signal< sc_lv<9> > ap_var_for_const10;
    sc_signal< sc_lv<9> > ap_var_for_const11;
    sc_signal< sc_lv<9> > ap_var_for_const12;
    sc_signal< sc_lv<9> > ap_var_for_const13;
    sc_signal< sc_lv<9> > ap_var_for_const14;
    sc_signal< sc_lv<9> > ap_var_for_const15;
    sc_signal< sc_lv<9> > ap_var_for_const16;
    sc_signal< sc_lv<9> > ap_var_for_const17;
    sc_signal< sc_lv<9> > ap_var_for_const18;
    sc_signal< sc_lv<9> > ap_var_for_const19;
    sc_signal< sc_lv<9> > ap_var_for_const20;
    sc_signal< sc_lv<9> > ap_var_for_const21;
    sc_signal< sc_lv<9> > ap_var_for_const22;
    sc_signal< sc_lv<9> > ap_var_for_const23;
    sc_signal< sc_lv<9> > ap_var_for_const24;


    // Module declarations
    conv_2d_cl_array_array_ap_fixed_16u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_array_ap_fixed_16u_config2_s);

    ~conv_2d_cl_array_array_ap_fixed_16u_config2_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx* outidx_U;
    conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V* w2_V_U;
    myproject_axi_mux_255_9_1_1<1,1,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,5,9>* myproject_axi_mux_255_9_1_1_U1;
    myproject_axi_mux_94_8_1_1<1,1,8,8,8,8,8,8,8,8,8,4,8>* myproject_axi_mux_94_8_1_1_U2;
    myproject_axi_mux_164_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>* myproject_axi_mux_164_16_1_1_U3;
    myproject_axi_mux_83_16_1_1<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_axi_mux_83_16_1_1_U4;
    fifo_w8_d78_A* data_window_0_V_V_fifo_U;
    fifo_w8_d78_A* data_window_1_V_V_fifo_U;
    fifo_w8_d78_A* data_window_2_V_V_fifo_U;
    fifo_w8_d78_A* data_window_3_V_V_fifo_U;
    fifo_w8_d78_A* data_window_4_V_V_fifo_U;
    fifo_w8_d78_A* data_window_5_V_V_fifo_U;
    fifo_w8_d78_A* data_window_6_V_V_fifo_U;
    fifo_w8_d78_A* data_window_7_V_V_fifo_U;
    fifo_w8_d78_A* data_window_8_V_V_fifo_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<7> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<3> > outidx_q0;
    sc_signal< sc_lv<7> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<8> > w2_V_q0;
    sc_signal< sc_logic > data_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > p_Result_s_reg_1868;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_blk_n;
    sc_signal< sc_lv<32> > in_index_0_i_i_i_i51_reg_548;
    sc_signal< sc_lv<7> > w_index50_reg_560;
    sc_signal< sc_lv<16> > tmp_data_8_V_733_reg_571;
    sc_signal< sc_lv<16> > tmp_data_9_V_731_reg_583;
    sc_signal< sc_lv<16> > tmp_data_10_V_529_reg_595;
    sc_signal< sc_lv<16> > tmp_data_11_V_527_reg_607;
    sc_signal< sc_lv<16> > tmp_data_12_V_525_reg_619;
    sc_signal< sc_lv<16> > tmp_data_13_V_523_reg_631;
    sc_signal< sc_lv<16> > tmp_data_14_V_521_reg_643;
    sc_signal< sc_lv<16> > tmp_data_15_V_519_reg_655;
    sc_signal< sc_lv<16> > tmp_data_0_V_749_reg_667;
    sc_signal< sc_lv<16> > tmp_data_1_V_747_reg_678;
    sc_signal< sc_lv<16> > tmp_data_2_V_745_reg_689;
    sc_signal< sc_lv<16> > tmp_data_3_V_743_reg_700;
    sc_signal< sc_lv<16> > tmp_data_4_V_741_reg_711;
    sc_signal< sc_lv<16> > tmp_data_5_V_739_reg_722;
    sc_signal< sc_lv<16> > tmp_data_6_V_737_reg_733;
    sc_signal< sc_lv<16> > tmp_data_7_V_735_reg_744;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_755;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_786;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_817;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_848;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_879;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_910;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_941;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_972;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_1003;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_1034;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_1065;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_1096;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_1127;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_1158;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_1189;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_1220;
    sc_signal< sc_lv<5> > select_ln53_fu_1251_p3;
    sc_signal< sc_lv<5> > select_ln53_reg_1785;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > select_ln52_fu_1259_p3;
    sc_signal< sc_lv<5> > select_ln52_reg_1791;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1277_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1798;
    sc_signal< sc_lv<5> > r_fu_1283_p2;
    sc_signal< sc_lv<5> > r_reg_1803;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1299_p2;
    sc_signal< sc_lv<1> > icmp_ln13_2_reg_1809;
    sc_signal< sc_lv<5> > r_2_fu_1305_p2;
    sc_signal< sc_lv<5> > r_2_reg_1814;
    sc_signal< sc_lv<5> > select_ln13_fu_1329_p3;
    sc_signal< sc_lv<5> > select_ln13_reg_1820;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > select_ln13_1_fu_1353_p3;
    sc_signal< sc_lv<5> > select_ln13_1_reg_1826;
    sc_signal< sc_lv<5> > add_ln321_fu_1369_p2;
    sc_signal< sc_lv<5> > add_ln321_reg_1831;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<10> > add_ln52_fu_1433_p2;
    sc_signal< sc_lv<10> > add_ln52_reg_1839;
    sc_signal< sc_logic > data_window_0_V_V_full_n;
    sc_signal< sc_logic > data_window_0_V_V_write;
    sc_signal< sc_lv<1> > trunc_ln14_fu_1429_p1;
    sc_signal< sc_logic > data_window_1_V_V_full_n;
    sc_signal< sc_logic > data_window_1_V_V_write;
    sc_signal< sc_lv<1> > tmp_179_fu_1439_p3;
    sc_signal< sc_logic > data_window_2_V_V_full_n;
    sc_signal< sc_logic > data_window_2_V_V_write;
    sc_signal< sc_lv<1> > tmp_180_fu_1447_p3;
    sc_signal< sc_logic > data_window_3_V_V_full_n;
    sc_signal< sc_logic > data_window_3_V_V_write;
    sc_signal< sc_lv<1> > tmp_181_fu_1455_p3;
    sc_signal< sc_logic > data_window_4_V_V_full_n;
    sc_signal< sc_logic > data_window_4_V_V_write;
    sc_signal< sc_lv<1> > tmp_182_fu_1463_p3;
    sc_signal< sc_logic > data_window_5_V_V_full_n;
    sc_signal< sc_logic > data_window_5_V_V_write;
    sc_signal< sc_lv<1> > tmp_183_fu_1471_p3;
    sc_signal< sc_logic > data_window_6_V_V_full_n;
    sc_signal< sc_logic > data_window_6_V_V_write;
    sc_signal< sc_lv<1> > tmp_184_fu_1479_p3;
    sc_signal< sc_logic > data_window_7_V_V_full_n;
    sc_signal< sc_logic > data_window_7_V_V_write;
    sc_signal< sc_lv<1> > tmp_185_fu_1487_p3;
    sc_signal< sc_logic > data_window_8_V_V_full_n;
    sc_signal< sc_logic > data_window_8_V_V_write;
    sc_signal< sc_lv<1> > tmp_186_fu_1495_p3;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<1> > p_Result_s_fu_1503_p3;
    sc_signal< sc_lv<8> > tmp_V_471_reg_1872;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > data_window_0_V_V_dout;
    sc_signal< sc_logic > data_window_0_V_V_empty_n;
    sc_signal< sc_logic > data_window_0_V_V_read;
    sc_signal< sc_lv<8> > data_window_1_V_V_dout;
    sc_signal< sc_logic > data_window_1_V_V_empty_n;
    sc_signal< sc_logic > data_window_1_V_V_read;
    sc_signal< sc_lv<8> > data_window_2_V_V_dout;
    sc_signal< sc_logic > data_window_2_V_V_empty_n;
    sc_signal< sc_logic > data_window_2_V_V_read;
    sc_signal< sc_lv<8> > data_window_3_V_V_dout;
    sc_signal< sc_logic > data_window_3_V_V_empty_n;
    sc_signal< sc_logic > data_window_3_V_V_read;
    sc_signal< sc_lv<8> > data_window_4_V_V_dout;
    sc_signal< sc_logic > data_window_4_V_V_empty_n;
    sc_signal< sc_logic > data_window_4_V_V_read;
    sc_signal< sc_lv<8> > data_window_5_V_V_dout;
    sc_signal< sc_logic > data_window_5_V_V_empty_n;
    sc_signal< sc_logic > data_window_5_V_V_read;
    sc_signal< sc_lv<8> > data_window_6_V_V_dout;
    sc_signal< sc_logic > data_window_6_V_V_empty_n;
    sc_signal< sc_logic > data_window_6_V_V_read;
    sc_signal< sc_lv<8> > data_window_7_V_V_dout;
    sc_signal< sc_logic > data_window_7_V_V_empty_n;
    sc_signal< sc_logic > data_window_7_V_V_read;
    sc_signal< sc_lv<8> > data_window_8_V_V_dout;
    sc_signal< sc_logic > data_window_8_V_V_empty_n;
    sc_signal< sc_logic > data_window_8_V_V_read;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<8> > tmp_V_472_reg_1877;
    sc_signal< sc_lv<8> > tmp_V_473_reg_1882;
    sc_signal< sc_lv<8> > tmp_V_474_reg_1887;
    sc_signal< sc_lv<8> > tmp_V_475_reg_1892;
    sc_signal< sc_lv<8> > tmp_V_476_reg_1897;
    sc_signal< sc_lv<8> > tmp_V_477_reg_1902;
    sc_signal< sc_lv<8> > tmp_V_478_reg_1907;
    sc_signal< sc_lv<8> > tmp_V_479_reg_1912;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > w_index_fu_1517_p2;
    sc_signal< sc_lv<7> > w_index_reg_1927;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > in_index_fu_1523_p2;
    sc_signal< sc_lv<32> > in_index_reg_1932;
    sc_signal< sc_lv<1> > icmp_ln168_fu_1529_p2;
    sc_signal< sc_lv<1> > icmp_ln168_reg_1937;
    sc_signal< sc_lv<1> > icmp_ln151_fu_1535_p2;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1942;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1942_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1942_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1942_pp0_iter3_reg;
    sc_signal< sc_lv<3> > out_index_reg_1946;
    sc_signal< sc_lv<3> > out_index_reg_1946_pp0_iter2_reg;
    sc_signal< sc_lv<3> > out_index_reg_1946_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_113_fu_1545_p11;
    sc_signal< sc_lv<8> > tmp_113_reg_1952;
    sc_signal< sc_lv<4> > trunc_ln160_1_fu_1560_p1;
    sc_signal< sc_lv<4> > trunc_ln160_1_reg_1957;
    sc_signal< sc_lv<4> > tmp_114_reg_1962;
    sc_signal< sc_lv<32> > select_ln168_fu_1574_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<12> > mul_ln1118_fu_1586_p2;
    sc_signal< sc_lv<12> > mul_ln1118_reg_1972;
    sc_signal< sc_lv<12> > mul_ln1118_reg_1972_pp0_iter3_reg;
    sc_signal< sc_lv<12> > mul_ln1118_109_fu_1595_p2;
    sc_signal< sc_lv<12> > mul_ln1118_109_reg_1977;
    sc_signal< sc_lv<4> > or_ln_fu_1612_p3;
    sc_signal< sc_lv<4> > or_ln_reg_1982;
    sc_signal< sc_lv<16> > acc_8_V_fu_1657_p2;
    sc_signal< sc_lv<16> > acc_8_V_reg_1986;
    sc_signal< sc_lv<5> > i_iw_fu_1709_p2;
    sc_signal< sc_logic > io_acc_block_signal_op226;
    sc_signal< bool > ap_block_state12;
    sc_signal< sc_lv<1> > icmp_ln53_fu_1714_p2;
    sc_signal< sc_lv<5> > i_ih_fu_1720_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > i_ih56_reg_492;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1725_p2;
    sc_signal< sc_lv<1> > icmp_ln5355_reg_503;
    sc_signal< sc_lv<5> > wp_idx54_reg_514;
    sc_signal< sc_lv<5> > h_idx_assign53_reg_525;
    sc_signal< sc_lv<10> > indvar_flatten52_reg_536;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_552_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_w_index50_phi_fu_564_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_8_V_733_phi_fu_575_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_8_V_phi_fu_1225_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_9_V_731_phi_fu_587_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_9_V_phi_fu_1194_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_10_V_529_phi_fu_599_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_10_V_phi_fu_1163_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_11_V_527_phi_fu_611_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_11_V_phi_fu_1132_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_12_V_525_phi_fu_623_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_12_V_phi_fu_1101_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_13_V_523_phi_fu_635_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_13_V_phi_fu_1070_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_14_V_521_phi_fu_647_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_14_V_phi_fu_1039_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_15_V_519_phi_fu_659_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_15_V_phi_fu_1008_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_0_V_phi_fu_977_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_1_V_phi_fu_946_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_2_V_phi_fu_915_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_3_V_phi_fu_884_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_4_V_phi_fu_853_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_5_V_phi_fu_822_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_6_V_phi_fu_791_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_7_V_phi_fu_760_p16;
    sc_signal< sc_lv<16> > acc_0_V_fu_1695_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_7_V_reg_755;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_6_V_reg_786;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_5_V_reg_817;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_4_V_reg_848;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_3_V_reg_879;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_2_V_reg_910;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_1_V_reg_941;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_0_V_reg_972;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_15_V_reg_1003;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_14_V_reg_1034;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_13_V_reg_1065;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_12_V_reg_1096;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_11_V_reg_1127;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_10_V_reg_1158;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_9_V_reg_1189;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_data_8_V_reg_1220;
    sc_signal< sc_lv<64> > zext_ln155_fu_1511_p1;
    sc_signal< sc_lv<4> > tmp_fu_1267_p4;
    sc_signal< sc_lv<4> > tmp_178_fu_1289_p4;
    sc_signal< sc_lv<1> > icmp_ln24_fu_1311_p2;
    sc_signal< sc_lv<5> > sub_ln23_fu_1316_p2;
    sc_signal< sc_lv<5> > select_ln23_fu_1321_p3;
    sc_signal< sc_lv<1> > icmp_ln24_1_fu_1335_p2;
    sc_signal< sc_lv<5> > sub_ln23_2_fu_1340_p2;
    sc_signal< sc_lv<5> > select_ln23_1_fu_1345_p3;
    sc_signal< sc_lv<5> > shl_ln23_fu_1359_p2;
    sc_signal< sc_lv<5> > add_ln321_1_fu_1364_p2;
    sc_signal< sc_lv<9> > p_Val2_s_fu_1374_p27;
    sc_signal< sc_lv<4> > tmp_113_fu_1545_p10;
    sc_signal< sc_lv<8> > mul_ln1118_fu_1586_p0;
    sc_signal< sc_lv<12> > sext_ln1116_fu_1580_p1;
    sc_signal< sc_lv<4> > mul_ln1118_fu_1586_p1;
    sc_signal< sc_lv<4> > mul_ln1118_109_fu_1595_p0;
    sc_signal< sc_lv<8> > mul_ln1118_109_fu_1595_p1;
    sc_signal< sc_lv<15> > shl_ln728_1_fu_1601_p3;
    sc_signal< sc_lv<4> > phi_ln1265_1_fu_1619_p17;
    sc_signal< sc_lv<16> > sext_ln728_1_fu_1608_p1;
    sc_signal< sc_lv<16> > phi_ln1265_1_fu_1619_p18;
    sc_signal< sc_lv<15> > shl_ln1_fu_1663_p3;
    sc_signal< sc_lv<16> > phi_ln_fu_1674_p10;
    sc_signal< sc_lv<16> > sext_ln728_fu_1670_p1;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<16> ap_const_lv16_FFB0;
    static const sc_lv<16> ap_const_lv16_40;
    static const sc_lv<16> ap_const_lv16_10;
    static const sc_lv<16> ap_const_lv16_80;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_FFF0;
    static const sc_lv<16> ap_const_lv16_FEC0;
    static const sc_lv<16> ap_const_lv16_FFA0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<9> ap_const_lv9_1B;
    static const sc_lv<9> ap_const_lv9_3F;
    static const sc_lv<9> ap_const_lv9_36;
    static const sc_lv<9> ap_const_lv9_24;
    static const sc_lv<9> ap_const_lv9_49;
    static const sc_lv<9> ap_const_lv9_DB;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<9> ap_const_lv9_1B6;
    static const sc_lv<9> ap_const_lv9_124;
    static const sc_lv<9> ap_const_lv9_48;
    static const sc_lv<9> ap_const_lv9_D8;
    static const sc_lv<9> ap_const_lv9_1F8;
    static const sc_lv<9> ap_const_lv9_1B0;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<9> ap_const_lv9_40;
    static const sc_lv<9> ap_const_lv9_C0;
    static const sc_lv<9> ap_const_lv9_1C0;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<10> ap_const_lv10_30F;
    // Thread declarations
    void thread_ap_var_for_const25();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_var_for_const20();
    void thread_ap_var_for_const21();
    void thread_ap_var_for_const22();
    void thread_ap_var_for_const23();
    void thread_ap_var_for_const24();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1695_p2();
    void thread_acc_8_V_fu_1657_p2();
    void thread_add_ln321_1_fu_1364_p2();
    void thread_add_ln321_fu_1369_p2();
    void thread_add_ln52_fu_1433_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12();
    void thread_ap_block_state5();
    void thread_ap_block_state6();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_552_p4();
    void thread_ap_phi_mux_tmp_data_0_V_phi_fu_977_p16();
    void thread_ap_phi_mux_tmp_data_10_V_529_phi_fu_599_p4();
    void thread_ap_phi_mux_tmp_data_10_V_phi_fu_1163_p16();
    void thread_ap_phi_mux_tmp_data_11_V_527_phi_fu_611_p4();
    void thread_ap_phi_mux_tmp_data_11_V_phi_fu_1132_p16();
    void thread_ap_phi_mux_tmp_data_12_V_525_phi_fu_623_p4();
    void thread_ap_phi_mux_tmp_data_12_V_phi_fu_1101_p16();
    void thread_ap_phi_mux_tmp_data_13_V_523_phi_fu_635_p4();
    void thread_ap_phi_mux_tmp_data_13_V_phi_fu_1070_p16();
    void thread_ap_phi_mux_tmp_data_14_V_521_phi_fu_647_p4();
    void thread_ap_phi_mux_tmp_data_14_V_phi_fu_1039_p16();
    void thread_ap_phi_mux_tmp_data_15_V_519_phi_fu_659_p4();
    void thread_ap_phi_mux_tmp_data_15_V_phi_fu_1008_p16();
    void thread_ap_phi_mux_tmp_data_1_V_phi_fu_946_p16();
    void thread_ap_phi_mux_tmp_data_2_V_phi_fu_915_p16();
    void thread_ap_phi_mux_tmp_data_3_V_phi_fu_884_p16();
    void thread_ap_phi_mux_tmp_data_4_V_phi_fu_853_p16();
    void thread_ap_phi_mux_tmp_data_5_V_phi_fu_822_p16();
    void thread_ap_phi_mux_tmp_data_6_V_phi_fu_791_p16();
    void thread_ap_phi_mux_tmp_data_7_V_phi_fu_760_p16();
    void thread_ap_phi_mux_tmp_data_8_V_733_phi_fu_575_p4();
    void thread_ap_phi_mux_tmp_data_8_V_phi_fu_1225_p16();
    void thread_ap_phi_mux_tmp_data_9_V_731_phi_fu_587_p4();
    void thread_ap_phi_mux_tmp_data_9_V_phi_fu_1194_p16();
    void thread_ap_phi_mux_w_index50_phi_fu_564_p4();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_0_V_reg_972();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_10_V_reg_1158();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_11_V_reg_1127();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_12_V_reg_1096();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_13_V_reg_1065();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_14_V_reg_1034();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_15_V_reg_1003();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_1_V_reg_941();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_2_V_reg_910();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_3_V_reg_879();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_4_V_reg_848();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_5_V_reg_817();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_6_V_reg_786();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_7_V_reg_755();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_8_V_reg_1220();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_9_V_reg_1189();
    void thread_ap_ready();
    void thread_data_V_data_V_blk_n();
    void thread_data_V_data_V_read();
    void thread_data_window_0_V_V_read();
    void thread_data_window_0_V_V_write();
    void thread_data_window_1_V_V_read();
    void thread_data_window_1_V_V_write();
    void thread_data_window_2_V_V_read();
    void thread_data_window_2_V_V_write();
    void thread_data_window_3_V_V_read();
    void thread_data_window_3_V_V_write();
    void thread_data_window_4_V_V_read();
    void thread_data_window_4_V_V_write();
    void thread_data_window_5_V_V_read();
    void thread_data_window_5_V_V_write();
    void thread_data_window_6_V_V_read();
    void thread_data_window_6_V_V_write();
    void thread_data_window_7_V_V_read();
    void thread_data_window_7_V_V_write();
    void thread_data_window_8_V_V_read();
    void thread_data_window_8_V_V_write();
    void thread_i_ih_fu_1720_p2();
    void thread_i_iw_fu_1709_p2();
    void thread_icmp_ln13_2_fu_1299_p2();
    void thread_icmp_ln13_fu_1277_p2();
    void thread_icmp_ln151_fu_1535_p2();
    void thread_icmp_ln168_fu_1529_p2();
    void thread_icmp_ln24_1_fu_1335_p2();
    void thread_icmp_ln24_fu_1311_p2();
    void thread_icmp_ln52_fu_1725_p2();
    void thread_icmp_ln53_fu_1714_p2();
    void thread_in_index_fu_1523_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op226();
    void thread_mul_ln1118_109_fu_1595_p0();
    void thread_mul_ln1118_109_fu_1595_p1();
    void thread_mul_ln1118_109_fu_1595_p2();
    void thread_mul_ln1118_fu_1586_p0();
    void thread_mul_ln1118_fu_1586_p1();
    void thread_mul_ln1118_fu_1586_p2();
    void thread_or_ln_fu_1612_p3();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_p_Result_s_fu_1503_p3();
    void thread_phi_ln1265_1_fu_1619_p17();
    void thread_r_2_fu_1305_p2();
    void thread_r_fu_1283_p2();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_blk_n();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_blk_n();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_blk_n();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_blk_n();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_blk_n();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_blk_n();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_select_ln13_1_fu_1353_p3();
    void thread_select_ln13_fu_1329_p3();
    void thread_select_ln168_fu_1574_p3();
    void thread_select_ln23_1_fu_1345_p3();
    void thread_select_ln23_fu_1321_p3();
    void thread_select_ln52_fu_1259_p3();
    void thread_select_ln53_fu_1251_p3();
    void thread_sext_ln1116_fu_1580_p1();
    void thread_sext_ln728_1_fu_1608_p1();
    void thread_sext_ln728_fu_1670_p1();
    void thread_shl_ln1_fu_1663_p3();
    void thread_shl_ln23_fu_1359_p2();
    void thread_shl_ln728_1_fu_1601_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln23_2_fu_1340_p2();
    void thread_sub_ln23_fu_1316_p2();
    void thread_tmp_113_fu_1545_p10();
    void thread_tmp_178_fu_1289_p4();
    void thread_tmp_179_fu_1439_p3();
    void thread_tmp_180_fu_1447_p3();
    void thread_tmp_181_fu_1455_p3();
    void thread_tmp_182_fu_1463_p3();
    void thread_tmp_183_fu_1471_p3();
    void thread_tmp_184_fu_1479_p3();
    void thread_tmp_185_fu_1487_p3();
    void thread_tmp_186_fu_1495_p3();
    void thread_tmp_fu_1267_p4();
    void thread_trunc_ln14_fu_1429_p1();
    void thread_trunc_ln160_1_fu_1560_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w_index_fu_1517_p2();
    void thread_zext_ln155_fu_1511_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
