 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 09:31:21 2019
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         4799      0         28        2375893.5000
                                                             2375893.5000
                                                                         2694           0.0000
1
