<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>
defines: 
time_elapsed: 1.860s
ram usage: 42920 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6x497m91/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:10</a>: No timescale set for &#34;port_3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:27</a>: No timescale set for &#34;port_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:10</a>: Compile module &#34;work@port_3&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:27</a>: Compile module &#34;work@port_test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:12</a>: Implicit port type (wire) for &#34;dummy_1&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v:27</a>: Top level module &#34;work@port_test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp6x497m91/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_port_3
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6x497m91/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6x497m91/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@port_test)
 |vpiName:work@port_test
 |uhdmallPackages:
 \_package: builtin, parent:work@port_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@port_3, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>, line:10, parent:work@port_test
   |vpiDefName:work@port_3
   |vpiFullName:work@port_3
   |vpiPort:
   \_port: (dummy_1), line:12
     |vpiName:dummy_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dummy_1), line:12
         |vpiName:dummy_1
         |vpiFullName:work@port_3.dummy_1
   |vpiPort:
   \_port: (in), line:14
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:14
         |vpiName:in
         |vpiFullName:work@port_3.in
   |vpiPort:
   \_port: (dummy_2), line:15
     |vpiName:dummy_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dummy_2), line:15
         |vpiName:dummy_2
         |vpiFullName:work@port_3.dummy_2
   |vpiPort:
   \_port: (out), line:16
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:16
         |vpiName:out
         |vpiFullName:work@port_3.out
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_ref_obj: (in), line:23
       |vpiName:in
       |vpiFullName:work@port_3.in
     |vpiLhs:
     \_ref_obj: (out), line:23
       |vpiName:out
       |vpiFullName:work@port_3.out
   |vpiNet:
   \_logic_net: (dummy_1), line:12
   |vpiNet:
   \_logic_net: (in), line:14
   |vpiNet:
   \_logic_net: (dummy_2), line:15
   |vpiNet:
   \_logic_net: (out), line:16
 |uhdmallModules:
 \_module: work@port_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>, line:27, parent:work@port_test
   |vpiDefName:work@port_test
   |vpiFullName:work@port_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:34
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (pass_3), line:34
         |vpiName:pass_3
         |vpiFullName:work@port_test.pass_3
       |vpiRhs:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:49
       |vpiFullName:work@port_test
       |vpiStmt:
       \_assignment: , line:50
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (data), line:50
           |vpiName:data
           |vpiFullName:work@port_test.data
         |vpiRhs:
         \_constant: , line:50
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:51
         |#1
       |vpiStmt:
       \_while_stmt: , line:53
         |vpiCondition:
         \_operation: , line:53
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (data), line:53
             |vpiName:data
             |vpiFullName:work@port_test.data
           |vpiOperand:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:54
           |vpiFullName:work@port_test
           |vpiStmt:
           \_sys_func_call: ($display), line:55
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:55
               |vpiConstType:6
               |vpiDecompile:&#34;%b&#34;
               |vpiSize:4
               |STRING:&#34;%b&#34;
             |vpiArgument:
             \_ref_obj: (data), line:55
               |vpiName:data
           |vpiStmt:
           \_if_stmt: , line:58
             |vpiCondition:
             \_operation: , line:58
               |vpiOpType:15
               |vpiOperand:
               \_ref_obj: (out_3), line:58
                 |vpiName:out_3
                 |vpiFullName:work@port_test.out_3
               |vpiOperand:
               \_ref_obj: (data), line:58
                 |vpiName:data
                 |vpiFullName:work@port_test.data
             |vpiStmt:
             \_begin: , line:59
               |vpiFullName:work@port_test
               |vpiStmt:
               \_sys_func_call: ($display), line:60
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:60
                   |vpiConstType:6
                   |vpiDecompile:&#34;data=%b, out_2=%b, FAILED&#34;
                   |vpiSize:27
                   |STRING:&#34;data=%b, out_2=%b, FAILED&#34;
                 |vpiArgument:
                 \_ref_obj: (data), line:60
                   |vpiName:data
                 |vpiArgument:
                 \_ref_obj: (out_3), line:60
                   |vpiName:out_3
               |vpiStmt:
               \_assignment: , line:61
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (pass_3), line:61
                   |vpiName:pass_3
                   |vpiFullName:work@port_test.pass_3
                 |vpiRhs:
                 \_constant: , line:61
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiStmt:
           \_assignment: , line:65
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (data), line:65
               |vpiName:data
               |vpiFullName:work@port_test.data
             |vpiRhs:
             \_operation: , line:65
               |vpiOpType:22
               |vpiOperand:
               \_ref_obj: (data), line:65
                 |vpiName:data
                 |vpiFullName:work@port_test.data
               |vpiOperand:
               \_constant: , line:65
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:66
             |#1
       |vpiStmt:
       \_if_stmt: , line:70
         |vpiCondition:
         \_ref_obj: (pass_3), line:70
           |vpiName:pass_3
           |vpiFullName:work@port_test.pass_3
         |vpiStmt:
         \_sys_func_call: ($display), line:71
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:71
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:74
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (data), line:29
     |vpiName:data
     |vpiFullName:work@port_test.data
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (out_3), line:32
     |vpiName:out_3
     |vpiFullName:work@port_test.out_3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (pass_3), line:33
     |vpiName:pass_3
     |vpiFullName:work@port_test.pass_3
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@port_test (work@port_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>, line:27
   |vpiDefName:work@port_test
   |vpiName:work@port_test
   |vpiModule:
   \_module: work@port_3 (dut_3), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>, line:35, parent:work@port_test
     |vpiDefName:work@port_3
     |vpiName:dut_3
     |vpiFullName:work@port_test.dut_3
     |vpiPort:
     \_port: (dummy_1), line:12, parent:dut_3
       |vpiName:dummy_1
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dummy_1), line:12, parent:dut_3
           |vpiName:dummy_1
           |vpiFullName:work@port_test.dut_3.dummy_1
     |vpiPort:
     \_port: (in), line:14, parent:dut_3
       |vpiName:in
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:14, parent:dut_3
           |vpiName:in
           |vpiFullName:work@port_test.dut_3.in
           |vpiRange:
           \_range: , line:19
             |vpiLeftRange:
             \_constant: , line:19
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:19
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (dummy_2), line:15, parent:dut_3
       |vpiName:dummy_2
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dummy_2), line:15, parent:dut_3
           |vpiName:dummy_2
           |vpiFullName:work@port_test.dut_3.dummy_2
     |vpiPort:
     \_port: (out), line:16, parent:dut_3
       |vpiName:out
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:16, parent:dut_3
           |vpiName:out
           |vpiFullName:work@port_test.dut_3.out
           |vpiRange:
           \_range: , line:20
             |vpiLeftRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (dummy_1), line:12, parent:dut_3
     |vpiNet:
     \_logic_net: (in), line:14, parent:dut_3
     |vpiNet:
     \_logic_net: (dummy_2), line:15, parent:dut_3
     |vpiNet:
     \_logic_net: (out), line:16, parent:dut_3
     |vpiInstance:
     \_module: work@port_test (work@port_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test2.v</a>, line:27
   |vpiNet:
   \_logic_net: (data), line:29, parent:work@port_test
     |vpiName:data
     |vpiFullName:work@port_test.data
     |vpiNetType:48
     |vpiRange:
     \_range: , line:29
       |vpiLeftRange:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (out_3), line:32, parent:work@port_test
     |vpiName:out_3
     |vpiFullName:work@port_test.out_3
     |vpiNetType:1
     |vpiRange:
     \_range: , line:32
       |vpiLeftRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (pass_3), line:33, parent:work@port_test
     |vpiName:pass_3
     |vpiFullName:work@port_test.pass_3
     |vpiNetType:48
Object: \work_port_test of type 3000
Object: \work_port_test of type 32
Object: \dut_3 of type 32
Object: \dummy_1 of type 44
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dummy_2 of type 44
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dummy_1 of type 36
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dummy_2 of type 36
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out_3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pass_3 of type 36
Object: \work_port_3 of type 32
Object: \dummy_1 of type 44
Object: \in of type 44
Object: \dummy_2 of type 44
Object: \out of type 44
Object:  of type 8
Object: \out of type 608
Object: \in of type 608
Object: \dummy_1 of type 36
Object: \in of type 36
Object: \dummy_2 of type 36
Object: \out of type 36
Object: \work_port_test of type 32
Object:  of type 24
Object:  of type 3
Object: \pass_3 of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \data of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>