LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY signedInverse IS
    PORT (
        Input : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
        Weight : IN STD_LOGIC;
        Output : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
    );
END ENTITY signedInverse;

ARCHITECTURE rtl OF signedInverse IS

    SIGNAL s_input : signed(6 DOWNTO 0);
    SIGNAL s_output : signed(6 DOWNTO 0);

BEGIN

    MUX : PROCESS (Weight)
    BEGIN

        CASE Weight IS
            WHEN '1' =>
                s_output <= s_input;
            WHEN OTHERS =>
                s_output <= NOT(s_input) + 1;
        END CASE;

    END PROCESS MUX;

    Output <= s_output;
    s_input <= Input;

END ARCHITECTURE rtl;