; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=zEC12 -verify-machineinstrs \
; RUN:   | FileCheck %s --check-prefix=NOVEC
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z16 -verify-machineinstrs \
; RUN:   | FileCheck %s  --check-prefix=VECTOR
;
; Test moves between i16 and half.

define half @f1(ptr %ptr) {
; CHECK-LABEL: f1:
; NOVEC-LABEL: f1:
; NOVEC:       # %bb.0:
; NOVEC-NEXT:    aghi %r15, -168
; NOVEC-NEXT:    .cfi_def_cfa_offset 328
; NOVEC-NEXT:    llh %r0, 0(%r2)
; NOVEC-NEXT:    oill %r0, 255
; NOVEC-NEXT:    sll %r0, 16
; NOVEC-NEXT:    risbhg %r0, %r0, 0, 159, 32
; NOVEC-NEXT:    ldgr %f0, %r0
; NOVEC-NEXT:    # kill: def $f0h killed $f0h killed $f0d
; NOVEC-NEXT:    aghi %r15, 168
; NOVEC-NEXT:    br %r14
;
; VECTOR-LABEL: f1:
; VECTOR:       # %bb.0:
; VECTOR-NEXT:    lh %r0, 0(%r2)
; VECTOR-NEXT:    oill %r0, 255
; VECTOR-NEXT:    vlvgh %v0, %r0, 0
; VECTOR-NEXT:    br %r14
  %L = load i16, ptr %ptr
  %O = or i16 %L, 255
  %res = bitcast i16 %O to half
  ret half %res
}

define void @f2(half %val, ptr %ptr) {
; CHECK-LABEL: f1:
; NOVEC-LABEL: f2:
; NOVEC:       # %bb.0:
; NOVEC-NEXT:    aghi %r15, -168
; NOVEC-NEXT:    .cfi_def_cfa_offset 328
; NOVEC-NEXT:    # kill: def $f0h killed $f0h def $f0d
; NOVEC-NEXT:    lgdr %r0, %f0
; NOVEC-NEXT:    risblg %r0, %r0, 0, 159, 32
; NOVEC-NEXT:    srl %r0, 16
; NOVEC-NEXT:    stc %r0, 0(%r2)
; NOVEC-NEXT:    aghi %r15, 168
; NOVEC-NEXT:    br %r14
;
; VECTOR-LABEL: f2:
; VECTOR:       # %bb.0:
; VECTOR-NEXT:    vlgvh %r0, %v0, 0
; VECTOR-NEXT:    stc %r0, 0(%r2)
; VECTOR-NEXT:    br %r14
  %res = bitcast half %val to i16
  %trunc = trunc i16 %res to i8
  store i8 %trunc, ptr %ptr
  ret void
}
