
#Circuit Summary:
#---------------
#number of inputs = 5
#number of outputs = 2
#number of gates = 6
#number of wires = 11
Read over
 All filed excest!!
T'00111'
0
# SAF sim
# vector[0] detects 12 faults (12)
T'10110'
1
# SAF sim
# vector[1] detects 3 faults (15)
T'00000'
2
# SAF sim
# vector[2] detects 2 faults (17)
T'01000'
3
# SAF sim
# vector[3] detects 6 faults (23)
T'10011'
4
# SAF sim
# vector[4] detects 5 faults (28)
T'10101'
5
# SAF sim
# vector[5] detects 1 faults (29)
T'01110'
6
# SAF sim
# vector[6] detects 1 faults (30)
T'01001'
7
# SAF sim
# vector[7] detects 0 faults (30)
T'10101'
8
# SAF sim
# vector[8] detects 0 faults (30)
# number of detected faults = 30
#STATS
# number of aborted faults = 0
# number of redundant faults = 0
# number of calling podem1 = 9
# total number of backtracks = 0

#FAULT COVERAGE RESULTS :
#number of test vectors = 9
#total number of gate faults = 34
#total number of detected faults = 30
#total gate fault coverage = 88.24%
#number of equivalent gate faults = 34
#number of equivalent detected faults = 30
#equivalent gate fault coverage = 88.24%

#STATS END
T'00111'
T'10110'
T'00000'
T'01000'
T'10011'
T'10101'
T'01110'
T'01001'
T'10101'
#atpg: cputime for test pattern generation ../sample_circuits/c17.ckt: 0.0s 0.0s
