#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 21 13:16:01 2025
# Process ID: 365339
# Current directory: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2217.566 ; gain = 747.137 ; free physical = 23323 ; free virtual = 112653
Command: link_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_dac'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0.dcp' for cell 'design_1_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_pl_sysref_0_0/design_1_pl_sysref_0_0.dcp' for cell 'design_1_i/pl_sysref_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_startup_0_0/design_1_startup_0_0.dcp' for cell 'design_1_i/startup_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0.dcp' for cell 'design_1_i/system_ila_3'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/design_1_system_ila_1_2.dcp' for cell 'design_1_i/system_ila_4'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0.dcp' for cell 'design_1_i/usp_rf_data_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/adc_hier_0/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0.dcp' for cell 'design_1_i/adc_hier_0/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.dcp' for cell 'design_1_i/adc_hier_0/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/adc_hier_0/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_0/design_1_ctrl_snapshot_128k_0_0.dcp' for cell 'design_1_i/adc_hier_0/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.dcp' for cell 'design_1_i/adc_hier_1/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_1/design_1_axis_clock_converter_0_1.dcp' for cell 'design_1_i/adc_hier_1/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1.dcp' for cell 'design_1_i/adc_hier_1/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1.dcp' for cell 'design_1_i/adc_hier_1/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_2/design_1_ctrl_snapshot_128k_0_2.dcp' for cell 'design_1_i/adc_hier_1/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.dcp' for cell 'design_1_i/adc_hier_2/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_2/design_1_axis_clock_converter_0_2.dcp' for cell 'design_1_i/adc_hier_2/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_2/design_1_axis_dwidth_converter_1_2.dcp' for cell 'design_1_i/adc_hier_2/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2.dcp' for cell 'design_1_i/adc_hier_2/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_3/design_1_ctrl_snapshot_128k_0_3.dcp' for cell 'design_1_i/adc_hier_2/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4.dcp' for cell 'design_1_i/adc_hier_3/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_3/design_1_axis_clock_converter_0_3.dcp' for cell 'design_1_i/adc_hier_3/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_3/design_1_axis_dwidth_converter_1_3.dcp' for cell 'design_1_i/adc_hier_3/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3.dcp' for cell 'design_1_i/adc_hier_3/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_4/design_1_ctrl_snapshot_128k_0_4.dcp' for cell 'design_1_i/adc_hier_3/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5.dcp' for cell 'design_1_i/adc_hier_4/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_4/design_1_axis_clock_converter_0_4.dcp' for cell 'design_1_i/adc_hier_4/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_4/design_1_axis_dwidth_converter_1_4.dcp' for cell 'design_1_i/adc_hier_4/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_1_4.dcp' for cell 'design_1_i/adc_hier_4/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_5/design_1_ctrl_snapshot_128k_0_5.dcp' for cell 'design_1_i/adc_hier_4/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6.dcp' for cell 'design_1_i/adc_hier_5/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_5/design_1_axis_clock_converter_0_5.dcp' for cell 'design_1_i/adc_hier_5/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_5/design_1_axis_dwidth_converter_1_5.dcp' for cell 'design_1_i/adc_hier_5/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_5/design_1_blk_mem_gen_1_5.dcp' for cell 'design_1_i/adc_hier_5/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_6/design_1_ctrl_snapshot_128k_0_6.dcp' for cell 'design_1_i/adc_hier_5/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7.dcp' for cell 'design_1_i/adc_hier_6/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_6/design_1_axis_clock_converter_0_6.dcp' for cell 'design_1_i/adc_hier_6/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_6/design_1_axis_dwidth_converter_1_6.dcp' for cell 'design_1_i/adc_hier_6/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_6/design_1_blk_mem_gen_1_6.dcp' for cell 'design_1_i/adc_hier_6/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_7/design_1_ctrl_snapshot_128k_0_7.dcp' for cell 'design_1_i/adc_hier_6/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_8.dcp' for cell 'design_1_i/adc_hier_7/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_7/design_1_axis_clock_converter_0_7.dcp' for cell 'design_1_i/adc_hier_7/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_7/design_1_axis_dwidth_converter_1_7.dcp' for cell 'design_1_i/adc_hier_7/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_7/design_1_blk_mem_gen_1_7.dcp' for cell 'design_1_i/adc_hier_7/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_ctrl_snapshot_128k_0_8/design_1_ctrl_snapshot_128k_0_8.dcp' for cell 'design_1_i/adc_hier_7/ctrl_snapshot_128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0.dcp' for cell 'design_1_i/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/dac_hier/axi_bram_ctrl_dac'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_8/design_1_axis_clock_converter_0_8.dcp' for cell 'design_1_i/dac_hier/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.dcp' for cell 'design_1_i/dac_hier/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0.dcp' for cell 'design_1_i/dac_hier/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/dac_hier/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_uram_play128k_0_0/design_1_uram_play128k_0_0.dcp' for cell 'design_1_i/dac_hier/uram_play128k_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp' for cell 'design_1_i/hier_rsts/reset_dac_clk'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/hier_rsts/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice'
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2709.406 ; gain = 11.000 ; free physical = 19901 ; free virtual = 111574
INFO: [Netlist 29-17] Analyzing 974 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_3/inst/ila_lib UUID: c5be0a0f-51c0-5110-97b8-023a094af77a 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_4/inst/ila_lib UUID: 3c252739-88bd-5fbb-89c0-ab8588a7537b 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
WARNING: [Chipscope 16-155] Port probe_out0[0] on debug core vio_0 is unconnected
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3576.676 ; gain = 573.234 ; free physical = 17649 ; free virtual = 110838
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/hier_rsts/rst_ps8_0_99M/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/hier_rsts/reset_dac_clk/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_dac/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_dac/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_dac/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_dac/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_3/inst/ila_lib/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_3/inst/ila_lib/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_3/inst/ila_lib/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_3/inst/ila_lib/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_4/inst/ila_lib/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_4/inst/ila_lib/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_4/inst/ila_lib/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_4/inst/ila_lib/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.026040 which will be rounded to 0.026 to ensure it is an integer multiple of 1 picosecond [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/constrs_1/new/pin_contraints.xdc]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/constrs_1/new/pin_contraints.xdc]
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, VCC, din_pipe_reg[4][0]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][11]_srl5, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], VCC, GND_1, GND, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2, dout_ff_reg[15], dout_ff_reg[15]_i_2, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2, dout_ff_reg[8], dout_ff_reg[9], round_term_i_1, round_term_i_10, round_term_i_11, round_term_i_12, round_term_i_13, round_term_i_2, round_term_i_3, round_term_i_4, round_term_i_5, round_term_i_6, round_term_i_7, round_term_i_8, round_term_i_9, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__21, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__21, dout_ff_reg[15], dout_ff_reg[15]_i_2__21, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__21, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__21, round_term_i_11__21, round_term_i_12__21, round_term_i_1__21, round_term_i_2__21, round_term_i_3__21, round_term_i_4__21, round_term_i_5__21, round_term_i_6__21, round_term_i_7__21, round_term_i_8__21, round_term_i_9__21, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__30, dout_ff[10]_i_1__30, dout_ff[11]_i_1__30, dout_ff[12]_i_1__30, dout_ff[13]_i_1__30, dout_ff[14]_i_1__30, dout_ff[15]_i_1__30, dout_ff[1]_i_1__30, dout_ff[2]_i_1__30, dout_ff[3]_i_1__30, dout_ff[4]_i_1__30, dout_ff[5]_i_1__30, dout_ff[6]_i_1__30, dout_ff[7]_i_1__30, dout_ff[7]_i_3__54, dout_ff[8]_i_1__30, dout_ff[9]_i_1__30, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__54, dout_ff_reg[15], dout_ff_reg[15]_i_2__54, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__54, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__54, round_term_i_11__54, round_term_i_12__54, round_term_i_1__54, round_term_i_2__54, round_term_i_3__54, round_term_i_4__54, round_term_i_5__54, round_term_i_6__54, round_term_i_7__54, round_term_i_8__54, round_term_i_9__54, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__22, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__22, dout_ff_reg[15], dout_ff_reg[15]_i_2__22, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__22, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__22, round_term_i_11__22, round_term_i_12__22, round_term_i_1__22, round_term_i_2__22, round_term_i_3__22, round_term_i_4__22, round_term_i_5__22, round_term_i_6__22, round_term_i_7__22, round_term_i_8__22, round_term_i_9__22, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__20, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__20, dout_ff_reg[15], dout_ff_reg[15]_i_2__20, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__20, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__20, round_term_i_11__20, round_term_i_12__20, round_term_i_1__20, round_term_i_2__20, round_term_i_3__20, round_term_i_4__20, round_term_i_5__20, round_term_i_6__20, round_term_i_7__20, round_term_i_8__20, round_term_i_9__20, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__19, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__19, dout_ff_reg[15], dout_ff_reg[15]_i_2__19, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__19, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__19, round_term_i_11__19, round_term_i_12__19, round_term_i_1__19, round_term_i_2__19, round_term_i_3__19, round_term_i_4__19, round_term_i_5__19, round_term_i_6__19, round_term_i_7__19, round_term_i_8__19, round_term_i_9__19, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], GND_1, VCC, GND, din_ff2_reg[0], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__18, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__18, dout_ff_reg[15], dout_ff_reg[15]_i_2__18, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__18, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__5, round_term_i_11__5, round_term_i_12__5, round_term_i_1__4, round_term_i_2__5, round_term_i_3__5, round_term_i_4__5, round_term_i_5__5, round_term_i_6__5, round_term_i_7__5, round_term_i_8__5, round_term_i_9__5, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc0' means that all children of 'i_gcb_adc00_subadc0, i_gcb_adc00_subadc1, i_gcb_adc00_subadc2, i_gcb_adc00_subadc3, i_gcb_adc00_subadc4, i_gcb_adc00_subadc5, i_gcb_adc00_subadc6, and i_gcb_adc00_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc00_subadc0, i_gcb_adc00_subadc1, i_gcb_adc00_subadc2, i_gcb_adc00_subadc3, i_gcb_adc00_subadc4, i_gcb_adc00_subadc5, i_gcb_adc00_subadc6, and i_gcb_adc00_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:87]
INFO: [Vivado 12-3520] Assignment of 'round_term_i_10__52, din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND, GND_1, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__29, dout_ff[10]_i_1__29, dout_ff[11]_i_1__29, dout_ff[12]_i_1__29, dout_ff[13]_i_1__29, dout_ff[14]_i_1__29, dout_ff[15]_i_1__29, dout_ff[1]_i_1__29, dout_ff[2]_i_1__29, dout_ff[3]_i_1__29, dout_ff[4]_i_1__29, dout_ff[5]_i_1__29, dout_ff[6]_i_1__29, dout_ff[7]_i_1__29, dout_ff[7]_i_3__53, dout_ff[8]_i_1__29, dout_ff[9]_i_1__29, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__53, dout_ff_reg[15], dout_ff_reg[15]_i_2__53, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__53, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__53, round_term_i_11__53, round_term_i_12__53, round_term_i_1__53, round_term_i_2__53, round_term_i_3__53, round_term_i_4__53, round_term_i_5__53, round_term_i_6__53, round_term_i_7__53, round_term_i_8__53, round_term_i_9__53, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__28, dout_ff[10]_i_1__28, dout_ff[11]_i_1__28, dout_ff[12]_i_1__28, dout_ff[13]_i_1__28, dout_ff[14]_i_1__28, dout_ff[15]_i_1__28, dout_ff[1]_i_1__28, dout_ff[2]_i_1__28, dout_ff[3]_i_1__28, dout_ff[4]_i_1__28, dout_ff[5]_i_1__28, dout_ff[6]_i_1__28, dout_ff[7]_i_1__28, dout_ff[7]_i_3__52, dout_ff[8]_i_1__28, dout_ff[9]_i_1__28, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__52, dout_ff_reg[15], dout_ff_reg[15]_i_2__52, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__52, dout_ff_reg[8], dout_ff_reg[9], round_term_i_11__52, round_term_i_12__52, round_term_i_1__52, round_term_i_2__52, round_term_i_3__52, round_term_i_4__52, round_term_i_5__52, round_term_i_6__52, round_term_i_7__52, round_term_i_8__52, round_term_i_9__52, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__27, dout_ff[10]_i_1__27, dout_ff[11]_i_1__27, dout_ff[12]_i_1__27, dout_ff[13]_i_1__27, dout_ff[14]_i_1__27, dout_ff[15]_i_1__27, dout_ff[1]_i_1__27, dout_ff[2]_i_1__27, dout_ff[3]_i_1__27, dout_ff[4]_i_1__27, dout_ff[5]_i_1__27, dout_ff[6]_i_1__27, dout_ff[7]_i_1__27, dout_ff[7]_i_3__51, dout_ff[8]_i_1__27, dout_ff[9]_i_1__27, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__51, dout_ff_reg[15], dout_ff_reg[15]_i_2__51, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__51, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__51, round_term_i_11__51, round_term_i_12__51, round_term_i_1__51, round_term_i_2__51, round_term_i_3__51, round_term_i_4__51, round_term_i_5__51, round_term_i_6__51, round_term_i_7__51, round_term_i_8__51, round_term_i_9__51, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__26, dout_ff[10]_i_1__26, dout_ff[11]_i_1__26, dout_ff[12]_i_1__26, dout_ff[13]_i_1__26, dout_ff[14]_i_1__26, dout_ff[15]_i_1__26, dout_ff[1]_i_1__26, dout_ff[2]_i_1__26, dout_ff[3]_i_1__26, dout_ff[4]_i_1__26, dout_ff[5]_i_1__26, dout_ff[6]_i_1__26, dout_ff[7]_i_1__26, dout_ff[7]_i_3__50, dout_ff[8]_i_1__26, dout_ff[9]_i_1__26, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__50, dout_ff_reg[15], dout_ff_reg[15]_i_2__50, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__50, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__50, round_term_i_11__50, round_term_i_12__50, round_term_i_1__50, round_term_i_2__50, round_term_i_3__50, round_term_i_4__50, round_term_i_5__50, round_term_i_6__50, round_term_i_7__50, round_term_i_8__50, round_term_i_9__50, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__25, dout_ff[10]_i_1__25, dout_ff[11]_i_1__25, dout_ff[12]_i_1__25, dout_ff[13]_i_1__25, dout_ff[14]_i_1__25, dout_ff[15]_i_1__25, dout_ff[1]_i_1__25, dout_ff[2]_i_1__25, dout_ff[3]_i_1__25, dout_ff[4]_i_1__25, dout_ff[5]_i_1__25, dout_ff[6]_i_1__25, dout_ff[7]_i_1__25, dout_ff[7]_i_3__49, dout_ff[8]_i_1__25, dout_ff[9]_i_1__25, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__49, dout_ff_reg[15], dout_ff_reg[15]_i_2__49, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__49, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__49, round_term_i_11__49, round_term_i_12__49, round_term_i_1__49, round_term_i_2__49, round_term_i_3__49, round_term_i_4__49, round_term_i_5__49, round_term_i_6__49, round_term_i_7__49, round_term_i_8__49, round_term_i_9__49, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__24, dout_ff[10]_i_1__24, dout_ff[11]_i_1__24, dout_ff[12]_i_1__24, dout_ff[13]_i_1__24, dout_ff[14]_i_1__24, dout_ff[15]_i_1__24, dout_ff[1]_i_1__24, dout_ff[2]_i_1__24, dout_ff[3]_i_1__24, dout_ff[4]_i_1__24, dout_ff[5]_i_1__24, dout_ff[6]_i_1__24, dout_ff[7]_i_1__24, dout_ff[7]_i_3__48, dout_ff[8]_i_1__24, dout_ff[9]_i_1__24, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__48, dout_ff_reg[15], dout_ff_reg[15]_i_2__48, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__48, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__48, round_term_i_11__48, round_term_i_12__48, round_term_i_1__48, round_term_i_2__48, round_term_i_3__48, round_term_i_4__48, round_term_i_5__48, round_term_i_6__48, round_term_i_7__48, round_term_i_8__48, round_term_i_9__48, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__23, dout_ff[10]_i_1__23, dout_ff[11]_i_1__23, dout_ff[12]_i_1__23, dout_ff[13]_i_1__23, dout_ff[14]_i_1__23, dout_ff[15]_i_1__23, dout_ff[1]_i_1__23, dout_ff[2]_i_1__23, dout_ff[3]_i_1__23, dout_ff[4]_i_1__23, dout_ff[5]_i_1__23, dout_ff[6]_i_1__23, dout_ff[7]_i_1__23, dout_ff[7]_i_3__47, dout_ff[8]_i_1__23, dout_ff[9]_i_1__23, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__47, dout_ff_reg[15], dout_ff_reg[15]_i_2__47, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__47, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__47, round_term_i_11__47, round_term_i_12__47, round_term_i_1__47, round_term_i_2__47, round_term_i_3__47, round_term_i_4__47, round_term_i_5__47, round_term_i_6__47, round_term_i_7__47, round_term_i_8__47, round_term_i_9__47, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc0' means that all children of 'i_gcb_adc02_subadc0, i_gcb_adc02_subadc1, i_gcb_adc02_subadc2, i_gcb_adc02_subadc3, i_gcb_adc02_subadc4, i_gcb_adc02_subadc5, i_gcb_adc02_subadc6, and i_gcb_adc02_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc02_subadc0, i_gcb_adc02_subadc1, i_gcb_adc02_subadc2, i_gcb_adc02_subadc3, i_gcb_adc02_subadc4, i_gcb_adc02_subadc5, i_gcb_adc02_subadc6, and i_gcb_adc02_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:88]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND, GND_1, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__17, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__17, dout_ff_reg[15], dout_ff_reg[15]_i_2__17, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__17, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__18, round_term_i_11__18, round_term_i_12__18, round_term_i_1__18, round_term_i_1__5, round_term_i_2__18, round_term_i_3__18, round_term_i_4__18, round_term_i_5__18, round_term_i_6__18, round_term_i_7__18, round_term_i_8__18, round_term_i_9__18, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__16, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__16, dout_ff_reg[15], dout_ff_reg[15]_i_2__16, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__16, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__17, round_term_i_11__17, round_term_i_12__17, round_term_i_1__17, round_term_i_2__17, round_term_i_3__17, round_term_i_4__17, round_term_i_5__17, round_term_i_6__17, round_term_i_7__17, round_term_i_8__17, round_term_i_9__17, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__15, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__15, dout_ff_reg[15], dout_ff_reg[15]_i_2__15, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__15, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__16, round_term_i_11__16, round_term_i_12__16, round_term_i_1__16, round_term_i_2__16, round_term_i_3__16, round_term_i_4__16, round_term_i_5__16, round_term_i_6__16, round_term_i_7__16, round_term_i_8__16, round_term_i_9__16, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__14, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__14, dout_ff_reg[15], dout_ff_reg[15]_i_2__14, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__14, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__15, round_term_i_11__15, round_term_i_12__15, round_term_i_1__15, round_term_i_2__15, round_term_i_3__15, round_term_i_4__15, round_term_i_5__15, round_term_i_6__15, round_term_i_7__15, round_term_i_8__15, round_term_i_9__15, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__13, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__13, dout_ff_reg[15], dout_ff_reg[15]_i_2__13, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__13, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__14, round_term_i_11__14, round_term_i_12__14, round_term_i_1__14, round_term_i_2__14, round_term_i_3__14, round_term_i_4__14, round_term_i_5__14, round_term_i_6__14, round_term_i_7__14, round_term_i_8__14, round_term_i_9__14, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__12, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__12, dout_ff_reg[15], dout_ff_reg[15]_i_2__12, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__12, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__13, round_term_i_11__13, round_term_i_12__13, round_term_i_1__13, round_term_i_2__13, round_term_i_3__13, round_term_i_4__13, round_term_i_5__13, round_term_i_6__13, round_term_i_7__13, round_term_i_8__13, round_term_i_9__13, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__11, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__11, dout_ff_reg[15], dout_ff_reg[15]_i_2__11, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__11, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__12, round_term_i_11__12, round_term_i_12__12, round_term_i_1__12, round_term_i_2__12, round_term_i_3__12, round_term_i_4__12, round_term_i_5__12, round_term_i_6__12, round_term_i_7__12, round_term_i_8__12, round_term_i_9__12, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc1' means that all children of 'i_gcb_adc10_subadc0, i_gcb_adc10_subadc1, i_gcb_adc10_subadc2, i_gcb_adc10_subadc3, i_gcb_adc10_subadc4, i_gcb_adc10_subadc5, i_gcb_adc10_subadc6, and i_gcb_adc10_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc10_subadc0, i_gcb_adc10_subadc1, i_gcb_adc10_subadc2, i_gcb_adc10_subadc3, i_gcb_adc10_subadc4, i_gcb_adc10_subadc5, i_gcb_adc10_subadc6, and i_gcb_adc10_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:92]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND, GND_1, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__10, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__10, dout_ff_reg[15], dout_ff_reg[15]_i_2__10, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__10, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__11, round_term_i_11__11, round_term_i_12__11, round_term_i_1__11, round_term_i_2__11, round_term_i_3__11, round_term_i_4__11, round_term_i_5__11, round_term_i_6__11, round_term_i_7__11, round_term_i_8__11, round_term_i_9__11, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__9, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__9, dout_ff_reg[15], dout_ff_reg[15]_i_2__9, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__9, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__10, round_term_i_11__10, round_term_i_12__10, round_term_i_1__10, round_term_i_2__10, round_term_i_3__10, round_term_i_4__10, round_term_i_5__10, round_term_i_6__10, round_term_i_7__10, round_term_i_8__10, round_term_i_9__10, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__8, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__8, dout_ff_reg[15], dout_ff_reg[15]_i_2__8, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__8, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__9, round_term_i_11__9, round_term_i_12__9, round_term_i_1__9, round_term_i_2__9, round_term_i_3__9, round_term_i_4__9, round_term_i_5__9, round_term_i_6__9, round_term_i_7__9, round_term_i_8__9, round_term_i_9__9, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__7, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__7, dout_ff_reg[15], dout_ff_reg[15]_i_2__7, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__7, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__8, round_term_i_11__8, round_term_i_12__8, round_term_i_1__8, round_term_i_2__8, round_term_i_3__8, round_term_i_4__8, round_term_i_5__8, round_term_i_6__8, round_term_i_7__8, round_term_i_8__8, round_term_i_9__8, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__6, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__6, dout_ff_reg[15], dout_ff_reg[15]_i_2__6, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__6, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__7, round_term_i_11__7, round_term_i_12__7, round_term_i_1__7, round_term_i_2__7, round_term_i_3__7, round_term_i_4__7, round_term_i_5__7, round_term_i_6__7, round_term_i_7__7, round_term_i_8__7, round_term_i_9__7, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__5, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__5, dout_ff_reg[15], dout_ff_reg[15]_i_2__5, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__5, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__6, round_term_i_11__6, round_term_i_12__6, round_term_i_1__6, round_term_i_2__6, round_term_i_3__6, round_term_i_4__6, round_term_i_5__6, round_term_i_6__6, round_term_i_7__6, round_term_i_8__6, round_term_i_9__6, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[12], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__4, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__4, dout_ff_reg[15], dout_ff_reg[15]_i_2__4, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__4, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__4, round_term_i_11__4, round_term_i_12__4, round_term_i_13__1, round_term_i_2__4, round_term_i_3__4, round_term_i_4__4, round_term_i_5__4, round_term_i_6__4, round_term_i_7__4, round_term_i_8__4, round_term_i_9__4, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc1' means that all children of 'i_gcb_adc12_subadc0, i_gcb_adc12_subadc1, i_gcb_adc12_subadc2, i_gcb_adc12_subadc3, i_gcb_adc12_subadc4, i_gcb_adc12_subadc5, i_gcb_adc12_subadc6, and i_gcb_adc12_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc12_subadc0, i_gcb_adc12_subadc1, i_gcb_adc12_subadc2, i_gcb_adc12_subadc3, i_gcb_adc12_subadc4, i_gcb_adc12_subadc5, i_gcb_adc12_subadc6, and i_gcb_adc12_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:93]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][11]_srl5, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND_1, GND, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__23, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__23, dout_ff_reg[15], dout_ff_reg[15]_i_2__23, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__23, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__23, round_term_i_11__23, round_term_i_12__23, round_term_i_1__0, round_term_i_1__23, round_term_i_2__23, round_term_i_3__23, round_term_i_4__23, round_term_i_5__23, round_term_i_6__23, round_term_i_7__23, round_term_i_8__23, round_term_i_9__23, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__0, dout_ff[10]_i_1__0, dout_ff[11]_i_1__0, dout_ff[12]_i_1__0, dout_ff[13]_i_1__0, dout_ff[14]_i_1__0, dout_ff[15]_i_1__0, dout_ff[1]_i_1__0, dout_ff[2]_i_1__0, dout_ff[3]_i_1__0, dout_ff[4]_i_1__0, dout_ff[5]_i_1__0, dout_ff[6]_i_1__0, dout_ff[7]_i_1__0, dout_ff[7]_i_3__24, dout_ff[8]_i_1__0, dout_ff[9]_i_1__0, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__24, dout_ff_reg[15], dout_ff_reg[15]_i_2__24, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__24, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__24, round_term_i_11__24, round_term_i_12__24, round_term_i_1__24, round_term_i_2__24, round_term_i_3__24, round_term_i_4__24, round_term_i_5__24, round_term_i_6__24, round_term_i_7__24, round_term_i_8__24, round_term_i_9__24, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__0, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__0, dout_ff_reg[15], dout_ff_reg[15]_i_2__0, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__0, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__0, round_term_i_11__0, round_term_i_12__0, round_term_i_13__0, round_term_i_2__0, round_term_i_3__0, round_term_i_4__0, round_term_i_5__0, round_term_i_6__0, round_term_i_7__0, round_term_i_8__0, round_term_i_9__0, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__1, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__1, dout_ff_reg[15], dout_ff_reg[15]_i_2__1, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__1, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__1, round_term_i_11__1, round_term_i_12__1, round_term_i_1__1, round_term_i_2__1, round_term_i_3__1, round_term_i_4__1, round_term_i_5__1, round_term_i_6__1, round_term_i_7__1, round_term_i_8__1, round_term_i_9__1, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__2, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__2, dout_ff_reg[15], dout_ff_reg[15]_i_2__2, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__2, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__2, round_term_i_11__2, round_term_i_12__2, round_term_i_1__2, round_term_i_2__2, round_term_i_3__2, round_term_i_4__2, round_term_i_5__2, round_term_i_6__2, round_term_i_7__2, round_term_i_8__2, round_term_i_9__2, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1, dout_ff[10]_i_1, dout_ff[11]_i_1, dout_ff[12]_i_1, dout_ff[13]_i_1, dout_ff[14]_i_1, dout_ff[15]_i_1, dout_ff[1]_i_1, dout_ff[2]_i_1, dout_ff[3]_i_1, dout_ff[4]_i_1, dout_ff[5]_i_1, dout_ff[6]_i_1, dout_ff[7]_i_1, dout_ff[7]_i_3__3, dout_ff[8]_i_1, dout_ff[9]_i_1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__3, dout_ff_reg[15], dout_ff_reg[15]_i_2__3, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__3, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__3, round_term_i_11__3, round_term_i_12__3, round_term_i_1__3, round_term_i_2__3, round_term_i_3__3, round_term_i_4__3, round_term_i_5__3, round_term_i_6__3, round_term_i_7__3, round_term_i_8__3, round_term_i_9__3, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__1, dout_ff[10]_i_1__1, dout_ff[11]_i_1__1, dout_ff[12]_i_1__1, dout_ff[13]_i_1__1, dout_ff[14]_i_1__1, dout_ff[15]_i_1__1, dout_ff[1]_i_1__1, dout_ff[2]_i_1__1, dout_ff[3]_i_1__1, dout_ff[4]_i_1__1, dout_ff[5]_i_1__1, dout_ff[6]_i_1__1, dout_ff[7]_i_1__1, dout_ff[7]_i_3__25, dout_ff[8]_i_1__1, dout_ff[9]_i_1__1, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__25, dout_ff_reg[15], dout_ff_reg[15]_i_2__25, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__25, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__25, round_term_i_11__25, round_term_i_12__25, round_term_i_1__25, round_term_i_2__25, round_term_i_3__25, round_term_i_4__25, round_term_i_5__25, round_term_i_6__25, round_term_i_7__25, round_term_i_8__25, round_term_i_9__25, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc2' means that all children of 'i_gcb_adc20_subadc0, i_gcb_adc20_subadc1, i_gcb_adc20_subadc2, i_gcb_adc20_subadc3, i_gcb_adc20_subadc4, i_gcb_adc20_subadc5, i_gcb_adc20_subadc6, and i_gcb_adc20_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc20_subadc0, i_gcb_adc20_subadc1, i_gcb_adc20_subadc2, i_gcb_adc20_subadc3, i_gcb_adc20_subadc4, i_gcb_adc20_subadc5, i_gcb_adc20_subadc6, and i_gcb_adc20_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:97]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND_1, GND, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__2, dout_ff[10]_i_1__2, dout_ff[11]_i_1__2, dout_ff[12]_i_1__2, dout_ff[13]_i_1__2, dout_ff[14]_i_1__2, dout_ff[15]_i_1__2, dout_ff[1]_i_1__2, dout_ff[2]_i_1__2, dout_ff[3]_i_1__2, dout_ff[4]_i_1__2, dout_ff[5]_i_1__2, dout_ff[6]_i_1__2, dout_ff[7]_i_1__2, dout_ff[7]_i_3__26, dout_ff[8]_i_1__2, dout_ff[9]_i_1__2, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__26, dout_ff_reg[15], dout_ff_reg[15]_i_2__26, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__26, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__26, round_term_i_11__26, round_term_i_12__26, round_term_i_1__26, round_term_i_2__26, round_term_i_3__26, round_term_i_4__26, round_term_i_5__26, round_term_i_6__26, round_term_i_7__26, round_term_i_8__26, round_term_i_9__26, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__3, dout_ff[10]_i_1__3, dout_ff[11]_i_1__3, dout_ff[12]_i_1__3, dout_ff[13]_i_1__3, dout_ff[14]_i_1__3, dout_ff[15]_i_1__3, dout_ff[1]_i_1__3, dout_ff[2]_i_1__3, dout_ff[3]_i_1__3, dout_ff[4]_i_1__3, dout_ff[5]_i_1__3, dout_ff[6]_i_1__3, dout_ff[7]_i_1__3, dout_ff[7]_i_3__27, dout_ff[8]_i_1__3, dout_ff[9]_i_1__3, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__27, dout_ff_reg[15], dout_ff_reg[15]_i_2__27, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__27, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__27, round_term_i_11__27, round_term_i_12__27, round_term_i_1__27, round_term_i_2__27, round_term_i_3__27, round_term_i_4__27, round_term_i_5__27, round_term_i_6__27, round_term_i_7__27, round_term_i_8__27, round_term_i_9__27, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__4, dout_ff[10]_i_1__4, dout_ff[11]_i_1__4, dout_ff[12]_i_1__4, dout_ff[13]_i_1__4, dout_ff[14]_i_1__4, dout_ff[15]_i_1__4, dout_ff[1]_i_1__4, dout_ff[2]_i_1__4, dout_ff[3]_i_1__4, dout_ff[4]_i_1__4, dout_ff[5]_i_1__4, dout_ff[6]_i_1__4, dout_ff[7]_i_1__4, dout_ff[7]_i_3__28, dout_ff[8]_i_1__4, dout_ff[9]_i_1__4, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__28, dout_ff_reg[15], dout_ff_reg[15]_i_2__28, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__28, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__28, round_term_i_11__28, round_term_i_12__28, round_term_i_1__28, round_term_i_2__28, round_term_i_3__28, round_term_i_4__28, round_term_i_5__28, round_term_i_6__28, round_term_i_7__28, round_term_i_8__28, round_term_i_9__28, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__5, dout_ff[10]_i_1__5, dout_ff[11]_i_1__5, dout_ff[12]_i_1__5, dout_ff[13]_i_1__5, dout_ff[14]_i_1__5, dout_ff[15]_i_1__5, dout_ff[1]_i_1__5, dout_ff[2]_i_1__5, dout_ff[3]_i_1__5, dout_ff[4]_i_1__5, dout_ff[5]_i_1__5, dout_ff[6]_i_1__5, dout_ff[7]_i_1__5, dout_ff[7]_i_3__29, dout_ff[8]_i_1__5, dout_ff[9]_i_1__5, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__29, dout_ff_reg[15], dout_ff_reg[15]_i_2__29, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__29, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__29, round_term_i_11__29, round_term_i_12__29, round_term_i_1__29, round_term_i_2__29, round_term_i_3__29, round_term_i_4__29, round_term_i_5__29, round_term_i_6__29, round_term_i_7__29, round_term_i_8__29, round_term_i_9__29, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__6, dout_ff[10]_i_1__6, dout_ff[11]_i_1__6, dout_ff[12]_i_1__6, dout_ff[13]_i_1__6, dout_ff[14]_i_1__6, dout_ff[15]_i_1__6, dout_ff[1]_i_1__6, dout_ff[2]_i_1__6, dout_ff[3]_i_1__6, dout_ff[4]_i_1__6, dout_ff[5]_i_1__6, dout_ff[6]_i_1__6, dout_ff[7]_i_1__6, dout_ff[7]_i_3__30, dout_ff[8]_i_1__6, dout_ff[9]_i_1__6, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__30, dout_ff_reg[15], dout_ff_reg[15]_i_2__30, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__30, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__30, round_term_i_11__30, round_term_i_12__30, round_term_i_1__30, round_term_i_2__30, round_term_i_3__30, round_term_i_4__30, round_term_i_5__30, round_term_i_6__30, round_term_i_7__30, round_term_i_8__30, round_term_i_9__30, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__7, dout_ff[10]_i_1__7, dout_ff[11]_i_1__7, dout_ff[12]_i_1__7, dout_ff[13]_i_1__7, dout_ff[14]_i_1__7, dout_ff[15]_i_1__7, dout_ff[1]_i_1__7, dout_ff[2]_i_1__7, dout_ff[3]_i_1__7, dout_ff[4]_i_1__7, dout_ff[5]_i_1__7, dout_ff[6]_i_1__7, dout_ff[7]_i_1__7, dout_ff[7]_i_3__31, dout_ff[8]_i_1__7, dout_ff[9]_i_1__7, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__31, dout_ff_reg[15], dout_ff_reg[15]_i_2__31, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__31, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__31, round_term_i_11__31, round_term_i_12__31, round_term_i_1__31, round_term_i_2__31, round_term_i_3__31, round_term_i_4__31, round_term_i_5__31, round_term_i_6__31, round_term_i_7__31, round_term_i_8__31, round_term_i_9__31, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__8, dout_ff[10]_i_1__8, dout_ff[11]_i_1__8, dout_ff[12]_i_1__8, dout_ff[13]_i_1__8, dout_ff[14]_i_1__8, dout_ff[15]_i_1__8, dout_ff[1]_i_1__8, dout_ff[2]_i_1__8, dout_ff[3]_i_1__8, dout_ff[4]_i_1__8, dout_ff[5]_i_1__8, dout_ff[6]_i_1__8, dout_ff[7]_i_1__8, dout_ff[7]_i_3__32, dout_ff[8]_i_1__8, dout_ff[9]_i_1__8, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__32, dout_ff_reg[15], dout_ff_reg[15]_i_2__32, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__32, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__32, round_term_i_11__32, round_term_i_12__32, round_term_i_1__32, round_term_i_2__32, round_term_i_3__32, round_term_i_4__32, round_term_i_5__32, round_term_i_6__32, round_term_i_7__32, round_term_i_8__32, round_term_i_9__32, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc2' means that all children of 'i_gcb_adc22_subadc0, i_gcb_adc22_subadc1, i_gcb_adc22_subadc2, i_gcb_adc22_subadc3, i_gcb_adc22_subadc4, i_gcb_adc22_subadc5, i_gcb_adc22_subadc6, and i_gcb_adc22_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc22_subadc0, i_gcb_adc22_subadc1, i_gcb_adc22_subadc2, i_gcb_adc22_subadc3, i_gcb_adc22_subadc4, i_gcb_adc22_subadc5, i_gcb_adc22_subadc6, and i_gcb_adc22_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:98]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND_1, GND, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__9, dout_ff[10]_i_1__9, dout_ff[11]_i_1__9, dout_ff[12]_i_1__9, dout_ff[13]_i_1__9, dout_ff[14]_i_1__9, dout_ff[15]_i_1__9, dout_ff[1]_i_1__9, dout_ff[2]_i_1__9, dout_ff[3]_i_1__9, dout_ff[4]_i_1__9, dout_ff[5]_i_1__9, dout_ff[6]_i_1__9, dout_ff[7]_i_1__9, dout_ff[7]_i_3__33, dout_ff[8]_i_1__9, dout_ff[9]_i_1__9, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__33, dout_ff_reg[15], dout_ff_reg[15]_i_2__33, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__33, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__33, round_term_i_11__33, round_term_i_12__33, round_term_i_13__2, round_term_i_2__33, round_term_i_3__33, round_term_i_4__33, round_term_i_5__33, round_term_i_6__33, round_term_i_7__33, round_term_i_8__33, round_term_i_9__33, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__10, dout_ff[10]_i_1__10, dout_ff[11]_i_1__10, dout_ff[12]_i_1__10, dout_ff[13]_i_1__10, dout_ff[14]_i_1__10, dout_ff[15]_i_1__10, dout_ff[1]_i_1__10, dout_ff[2]_i_1__10, dout_ff[3]_i_1__10, dout_ff[4]_i_1__10, dout_ff[5]_i_1__10, dout_ff[6]_i_1__10, dout_ff[7]_i_1__10, dout_ff[7]_i_3__34, dout_ff[8]_i_1__10, dout_ff[9]_i_1__10, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__34, dout_ff_reg[15], dout_ff_reg[15]_i_2__34, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__34, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__34, round_term_i_11__34, round_term_i_12__34, round_term_i_1__34, round_term_i_2__34, round_term_i_3__34, round_term_i_4__34, round_term_i_5__34, round_term_i_6__34, round_term_i_7__34, round_term_i_8__34, round_term_i_9__34, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__11, dout_ff[10]_i_1__11, dout_ff[11]_i_1__11, dout_ff[12]_i_1__11, dout_ff[13]_i_1__11, dout_ff[14]_i_1__11, dout_ff[15]_i_1__11, dout_ff[1]_i_1__11, dout_ff[2]_i_1__11, dout_ff[3]_i_1__11, dout_ff[4]_i_1__11, dout_ff[5]_i_1__11, dout_ff[6]_i_1__11, dout_ff[7]_i_1__11, dout_ff[7]_i_3__35, dout_ff[8]_i_1__11, dout_ff[9]_i_1__11, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__35, dout_ff_reg[15], dout_ff_reg[15]_i_2__35, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__35, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__35, round_term_i_11__35, round_term_i_12__35, round_term_i_1__35, round_term_i_2__35, round_term_i_3__35, round_term_i_4__35, round_term_i_5__35, round_term_i_6__35, round_term_i_7__35, round_term_i_8__35, round_term_i_9__35, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__12, dout_ff[10]_i_1__12, dout_ff[11]_i_1__12, dout_ff[12]_i_1__12, dout_ff[13]_i_1__12, dout_ff[14]_i_1__12, dout_ff[15]_i_1__12, dout_ff[1]_i_1__12, dout_ff[2]_i_1__12, dout_ff[3]_i_1__12, dout_ff[4]_i_1__12, dout_ff[5]_i_1__12, dout_ff[6]_i_1__12, dout_ff[7]_i_1__12, dout_ff[7]_i_3__36, dout_ff[8]_i_1__12, dout_ff[9]_i_1__12, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__36, dout_ff_reg[15], dout_ff_reg[15]_i_2__36, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__36, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__36, round_term_i_11__36, round_term_i_12__36, round_term_i_1__36, round_term_i_2__36, round_term_i_3__36, round_term_i_4__36, round_term_i_5__36, round_term_i_6__36, round_term_i_7__36, round_term_i_8__36, round_term_i_9__36, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__13, dout_ff[10]_i_1__13, dout_ff[11]_i_1__13, dout_ff[12]_i_1__13, dout_ff[13]_i_1__13, dout_ff[14]_i_1__13, dout_ff[15]_i_1__13, dout_ff[1]_i_1__13, dout_ff[2]_i_1__13, dout_ff[3]_i_1__13, dout_ff[4]_i_1__13, dout_ff[5]_i_1__13, dout_ff[6]_i_1__13, dout_ff[7]_i_1__13, dout_ff[7]_i_3__37, dout_ff[8]_i_1__13, dout_ff[9]_i_1__13, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__37, dout_ff_reg[15], dout_ff_reg[15]_i_2__37, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__37, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__37, round_term_i_11__37, round_term_i_12__37, round_term_i_1__37, round_term_i_2__37, round_term_i_3__37, round_term_i_4__37, round_term_i_5__37, round_term_i_6__37, round_term_i_7__37, round_term_i_8__37, round_term_i_9__37, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__14, dout_ff[10]_i_1__14, dout_ff[11]_i_1__14, dout_ff[12]_i_1__14, dout_ff[13]_i_1__14, dout_ff[14]_i_1__14, dout_ff[15]_i_1__14, dout_ff[1]_i_1__14, dout_ff[2]_i_1__14, dout_ff[3]_i_1__14, dout_ff[4]_i_1__14, dout_ff[5]_i_1__14, dout_ff[6]_i_1__14, dout_ff[7]_i_1__14, dout_ff[7]_i_3__38, dout_ff[8]_i_1__14, dout_ff[9]_i_1__14, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__38, dout_ff_reg[15], dout_ff_reg[15]_i_2__38, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__38, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__38, round_term_i_11__38, round_term_i_12__38, round_term_i_1__38, round_term_i_2__38, round_term_i_3__38, round_term_i_4__38, round_term_i_5__38, round_term_i_6__38, round_term_i_7__38, round_term_i_8__38, round_term_i_9__38, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__15, dout_ff[10]_i_1__15, dout_ff[11]_i_1__15, dout_ff[12]_i_1__15, dout_ff[13]_i_1__15, dout_ff[14]_i_1__15, dout_ff[15]_i_1__15, dout_ff[1]_i_1__15, dout_ff[2]_i_1__15, dout_ff[3]_i_1__15, dout_ff[4]_i_1__15, dout_ff[5]_i_1__15, dout_ff[6]_i_1__15, dout_ff[7]_i_1__15, dout_ff[7]_i_3__39, dout_ff[8]_i_1__15, dout_ff[9]_i_1__15, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__39, dout_ff_reg[15], dout_ff_reg[15]_i_2__39, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__39, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__39, round_term_i_11__39, round_term_i_12__39, round_term_i_1__39, round_term_i_2__39, round_term_i_3__39, round_term_i_4__39, round_term_i_5__39, round_term_i_6__39, round_term_i_7__39, round_term_i_8__39, round_term_i_9__39, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc3' means that all children of 'i_gcb_adc30_subadc0, i_gcb_adc30_subadc1, i_gcb_adc30_subadc2, i_gcb_adc30_subadc3, i_gcb_adc30_subadc4, i_gcb_adc30_subadc5, i_gcb_adc30_subadc6, and i_gcb_adc30_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc30_subadc0, i_gcb_adc30_subadc1, i_gcb_adc30_subadc2, i_gcb_adc30_subadc3, i_gcb_adc30_subadc4, i_gcb_adc30_subadc5, i_gcb_adc30_subadc6, and i_gcb_adc30_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:102]
INFO: [Vivado 12-3520] Assignment of 'din_pipe_reg[4][11]_srl5, din_pipe_reg[4][10]_srl5, din_pipe_reg[4][0]_srl5, VCC, GND, din_pipe_reg[4][1]_srl5, din_pipe_reg[4][12]_srl5, din_pipe_reg[4][13]_srl5, din_pipe_reg[4][14]_srl5, din_pipe_reg[4][15]_srl5, din_pipe_reg[4][2]_srl5, din_pipe_reg[4][3]_srl5, din_pipe_reg[4][4]_srl5, din_pipe_reg[4][5]_srl5, din_pipe_reg[4][6]_srl5, din_pipe_reg[4][7]_srl5, din_pipe_reg[4][8]_srl5, din_pipe_reg[4][9]_srl5, dout_i_reg[0], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[5], dout_i_reg[6], dout_i_reg[7], dout_i_reg[8], dout_i_reg[9], GND_1, GND, VCC, din_ff2_reg[0], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__16, dout_ff[10]_i_1__16, dout_ff[11]_i_1__16, dout_ff[12]_i_1__16, dout_ff[13]_i_1__16, dout_ff[14]_i_1__16, dout_ff[15]_i_1__16, dout_ff[1]_i_1__16, dout_ff[2]_i_1__16, dout_ff[3]_i_1__16, dout_ff[4]_i_1__16, dout_ff[5]_i_1__16, dout_ff[6]_i_1__16, dout_ff[7]_i_1__16, dout_ff[7]_i_3__40, dout_ff[8]_i_1__16, dout_ff[9]_i_1__16, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__40, dout_ff_reg[15], dout_ff_reg[15]_i_2__40, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__40, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__40, round_term_i_11__40, round_term_i_12__40, round_term_i_1__40, round_term_i_2__40, round_term_i_3__40, round_term_i_4__40, round_term_i_5__40, round_term_i_6__40, round_term_i_7__40, round_term_i_8__40, round_term_i_9__40, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__17, dout_ff[10]_i_1__17, dout_ff[11]_i_1__17, dout_ff[12]_i_1__17, dout_ff[13]_i_1__17, dout_ff[14]_i_1__17, dout_ff[15]_i_1__17, dout_ff[1]_i_1__17, dout_ff[2]_i_1__17, dout_ff[3]_i_1__17, dout_ff[4]_i_1__17, dout_ff[5]_i_1__17, dout_ff[6]_i_1__17, dout_ff[7]_i_1__17, dout_ff[7]_i_3__41, dout_ff[8]_i_1__17, dout_ff[9]_i_1__17, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__41, dout_ff_reg[15], dout_ff_reg[15]_i_2__41, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__41, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__41, round_term_i_11__41, round_term_i_12__41, round_term_i_1__41, round_term_i_2__41, round_term_i_3__41, round_term_i_4__41, round_term_i_5__41, round_term_i_6__41, round_term_i_7__41, round_term_i_8__41, round_term_i_9__41, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__18, dout_ff[10]_i_1__18, dout_ff[11]_i_1__18, dout_ff[12]_i_1__18, dout_ff[13]_i_1__18, dout_ff[14]_i_1__18, dout_ff[15]_i_1__18, dout_ff[1]_i_1__18, dout_ff[2]_i_1__18, dout_ff[3]_i_1__18, dout_ff[4]_i_1__18, dout_ff[5]_i_1__18, dout_ff[6]_i_1__18, dout_ff[7]_i_1__18, dout_ff[7]_i_3__42, dout_ff[8]_i_1__18, dout_ff[9]_i_1__18, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__42, dout_ff_reg[15], dout_ff_reg[15]_i_2__42, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__42, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__42, round_term_i_11__42, round_term_i_12__42, round_term_i_1__42, round_term_i_2__42, round_term_i_3__42, round_term_i_4__42, round_term_i_5__42, round_term_i_6__42, round_term_i_7__42, round_term_i_8__42, round_term_i_9__42, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__19, dout_ff[10]_i_1__19, dout_ff[11]_i_1__19, dout_ff[12]_i_1__19, dout_ff[13]_i_1__19, dout_ff[14]_i_1__19, dout_ff[15]_i_1__19, dout_ff[1]_i_1__19, dout_ff[2]_i_1__19, dout_ff[3]_i_1__19, dout_ff[4]_i_1__19, dout_ff[5]_i_1__19, dout_ff[6]_i_1__19, dout_ff[7]_i_1__19, dout_ff[7]_i_3__43, dout_ff[8]_i_1__19, dout_ff[9]_i_1__19, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__43, dout_ff_reg[15], dout_ff_reg[15]_i_2__43, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__43, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__43, round_term_i_11__43, round_term_i_12__43, round_term_i_1__43, round_term_i_2__43, round_term_i_3__43, round_term_i_4__43, round_term_i_5__43, round_term_i_6__43, round_term_i_7__43, round_term_i_8__43, round_term_i_9__43, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__20, dout_ff[10]_i_1__20, dout_ff[11]_i_1__20, dout_ff[12]_i_1__20, dout_ff[13]_i_1__20, dout_ff[14]_i_1__20, dout_ff[15]_i_1__20, dout_ff[1]_i_1__20, dout_ff[2]_i_1__20, dout_ff[3]_i_1__20, dout_ff[4]_i_1__20, dout_ff[5]_i_1__20, dout_ff[6]_i_1__20, dout_ff[7]_i_1__20, dout_ff[7]_i_3__44, dout_ff[8]_i_1__20, dout_ff[9]_i_1__20, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__44, dout_ff_reg[15], dout_ff_reg[15]_i_2__44, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__44, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__44, round_term_i_11__44, round_term_i_12__44, round_term_i_1__44, round_term_i_2__44, round_term_i_3__44, round_term_i_4__44, round_term_i_5__44, round_term_i_6__44, round_term_i_7__44, round_term_i_8__44, round_term_i_9__44, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[1], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__21, dout_ff[10]_i_1__21, dout_ff[11]_i_1__21, dout_ff[12]_i_1__21, dout_ff[13]_i_1__21, dout_ff[14]_i_1__21, dout_ff[15]_i_1__21, dout_ff[1]_i_1__21, dout_ff[2]_i_1__21, dout_ff[3]_i_1__21, dout_ff[4]_i_1__21, dout_ff[5]_i_1__21, dout_ff[6]_i_1__21, dout_ff[7]_i_1__21, dout_ff[7]_i_3__45, dout_ff[8]_i_1__21, dout_ff[9]_i_1__21, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__45, dout_ff_reg[15], dout_ff_reg[15]_i_2__45, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__45, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__45, round_term_i_11__45, round_term_i_12__45, round_term_i_1__33, round_term_i_1__45, round_term_i_2__45, round_term_i_3__45, round_term_i_4__45, round_term_i_5__45, round_term_i_6__45, round_term_i_7__45, round_term_i_8__45, round_term_i_9__45, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff2_reg[11], din_ff2_reg[10], din_ff2_reg[0], VCC, GND_1, GND, din_ff2_reg[1], din_ff2_reg[12], din_ff2_reg[15], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[7], din_ff2_reg[8], din_ff2_reg[9], din_ff_reg[0], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[5], din_ff_reg[6], din_ff_reg[7], din_ff_reg[8], din_ff_reg[9], dout_ff[0]_i_1__22, dout_ff[10]_i_1__22, dout_ff[11]_i_1__22, dout_ff[12]_i_1__22, dout_ff[13]_i_1__22, dout_ff[14]_i_1__22, dout_ff[15]_i_1__22, dout_ff[1]_i_1__22, dout_ff[2]_i_1__22, dout_ff[3]_i_1__22, dout_ff[4]_i_1__22, dout_ff[5]_i_1__22, dout_ff[6]_i_1__22, dout_ff[7]_i_1__22, dout_ff[7]_i_3__46, dout_ff[8]_i_1__22, dout_ff[9]_i_1__22, dout_ff_reg[0], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[14]_i_2__46, dout_ff_reg[15], dout_ff_reg[15]_i_2__46, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[7]_i_2__46, dout_ff_reg[8], dout_ff_reg[9], round_term_i_10__46, round_term_i_11__46, round_term_i_12__46, round_term_i_1__46, round_term_i_2__46, round_term_i_3__46, round_term_i_4__46, round_term_i_5__46, round_term_i_6__46, round_term_i_7__46, round_term_i_8__46, round_term_i_9__46, round_term_reg, v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc3' means that all children of 'i_gcb_adc32_subadc0, i_gcb_adc32_subadc1, i_gcb_adc32_subadc2, i_gcb_adc32_subadc3, i_gcb_adc32_subadc4, i_gcb_adc32_subadc5, i_gcb_adc32_subadc6, and i_gcb_adc32_subadc7' are in the pblock. Changing the pblock assignment to 'i_gcb_adc32_subadc0, i_gcb_adc32_subadc1, i_gcb_adc32_subadc2, i_gcb_adc32_subadc3, i_gcb_adc32_subadc4, i_gcb_adc32_subadc5, i_gcb_adc32_subadc6, and i_gcb_adc32_subadc7'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:103]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_clocks.xdc] for cell 'design_1_i/dac_hier/axis_register_slice_0/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_clocks.xdc] for cell 'design_1_i/dac_hier/axis_register_slice_0/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_51/design_1_s00_regslice_51_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_1/design_1_auto_rs_w_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_0/design_1_auto_rs_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_0/design_1_auto_rs_w_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52_clocks.xdc:10]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_52/design_1_s00_regslice_52_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_xpm_cdc_single_mt_mrk_rst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_xpm_cdc_single_mt_mrk_rst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc32_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc32_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc30_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc30_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc22_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc22_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc20_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc20_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc12_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc12_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc10_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc10_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc02_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc02_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc3_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc3_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc1_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc1_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_2/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_3/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_3/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_3/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/adc_hier_3/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 16414 ; free virtual = 110148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 340 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances

197 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 4254.980 ; gain = 2037.414 ; free physical = 16414 ; free virtual = 110159
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 16542 ; free virtual = 110549

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:11]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/.Xil/Vivado-365339-ibm-server.iith.ac.in/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 4244 ; free virtual = 110100
Phase 1 Generate And Synthesize Debug Cores | Checksum: 169f03652

Time (s): cpu = 00:01:08 ; elapsed = 00:02:35 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 4227 ; free virtual = 110101

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 74 inverter(s) to 7369 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 254696dca

Time (s): cpu = 00:01:14 ; elapsed = 00:02:38 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3975 ; free virtual = 110066
INFO: [Opt 31-389] Phase Retarget created 4298 cells and removed 4688 cells
INFO: [Opt 31-1021] In phase Retarget, 200 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 173777e46

Time (s): cpu = 00:01:14 ; elapsed = 00:02:39 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3873 ; free virtual = 110053
INFO: [Opt 31-389] Phase Constant propagation created 38 cells and removed 429 cells
INFO: [Opt 31-1021] In phase Constant propagation, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1dd1c52cb

Time (s): cpu = 00:01:18 ; elapsed = 00:02:42 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3539 ; free virtual = 110127
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5249 cells
INFO: [Opt 31-1021] In phase Sweep, 2806 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/startup_0/inst/CFGMCLK_RAW_BUFG_inst to drive 3533 load(s) on clock net design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 16ebfae74

Time (s): cpu = 00:01:18 ; elapsed = 00:02:43 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3385 ; free virtual = 110162
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16ebfae74

Time (s): cpu = 00:01:19 ; elapsed = 00:02:44 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3287 ; free virtual = 110107
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16ebfae74

Time (s): cpu = 00:01:19 ; elapsed = 00:02:44 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3297 ; free virtual = 110142
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            4298  |            4688  |                                            200  |
|  Constant propagation         |              38  |             429  |                                            111  |
|  Sweep                        |               0  |            5249  |                                           2806  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            139  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3181 ; free virtual = 110126
Ending Logic Optimization Task | Checksum: 1f0736c94

Time (s): cpu = 00:01:21 ; elapsed = 00:02:46 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3179 ; free virtual = 110126

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f0736c94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3165 ; free virtual = 110114

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3161 ; free virtual = 110114
Ending Netlist Obfuscation Task | Checksum: 1f0736c94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3109 ; free virtual = 110093
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 25 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 3104 ; free virtual = 110091
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 2953 ; free virtual = 110052
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 2822 ; free virtual = 109998
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 2428 ; free virtual = 109953
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 1960 ; free virtual = 109917
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 155531cfc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:02 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 1960 ; free virtual = 109917
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.980 ; gain = 0.000 ; free physical = 1958 ; free virtual = 109917

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc0 & design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc0
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BIAS
    BITSLICE_CONTROL
    BITSLICE_RX_TX
    BITSLICE_TX
    BUFCE_LEAF
    BUFCE_ROW
    BUFCE_ROW_FSR
    BUFGCE
    BUFGCE_DIV
    BUFGCE_HDIO
    BUFGCTRL
    BUFG_GT
    BUFG_GT_SYNC
    DSP48E2
    HARD_SYNC
    HDIOBDIFFINBUF
    HDIOLOGIC_M
    HDIOLOGIC_S
    HDIO_BIAS
    HPIOBDIFFINBUF
    HPIOBDIFFOUTBUF
    HPIO_VREF_SITE
    HPIO_ZMATCH_BLK_HCLK
    HSADC
    IOB
    MMCM
    PLL
    PLL_SELECT_SITE
    RAMB18
    RAMB36
    RIU_OR
    XIPHY_FEEDTHROUGH
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc0
CLOCKREGION_X4Y0:CLOCKREGION_X5Y0
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc0
CLOCKREGION_X4Y0:CLOCKREGION_X5Y0


PBlocks: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc1 & design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc1
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BIAS
    BITSLICE_CONTROL
    BITSLICE_RX_TX
    BITSLICE_TX
    BUFCE_LEAF
    BUFCE_ROW
    BUFCE_ROW_FSR
    BUFGCE
    BUFGCE_DIV
    BUFGCTRL
    BUFG_GT
    BUFG_GT_SYNC
    CONFIG_SITE
    DSP48E2
    HARD_SYNC
    HPIOBDIFFINBUF
    HPIOBDIFFOUTBUF
    HPIO_VREF_SITE
    HPIO_ZMATCH_BLK_HCLK
    HSADC
    IOB
    MMCM
    PLL
    PLL_SELECT_SITE
    RAMB18
    RAMB36
    RIU_OR
    XIPHY_FEEDTHROUGH
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc1
CLOCKREGION_X4Y1:CLOCKREGION_X5Y1
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc1
CLOCKREGION_X4Y1:CLOCKREGION_X5Y1


PBlocks: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc2 & design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc2
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BIAS
    BITSLICE_CONTROL
    BITSLICE_RX_TX
    BITSLICE_TX
    BUFCE_LEAF
    BUFCE_ROW
    BUFCE_ROW_FSR
    BUFGCE
    BUFGCE_DIV
    BUFGCTRL
    BUFG_GT
    BUFG_GT_SYNC
    CFGIO_SITE
    DSP48E2
    HARD_SYNC
    HPIOBDIFFINBUF
    HPIOBDIFFOUTBUF
    HPIO_VREF_SITE
    HPIO_ZMATCH_BLK_HCLK
    HSADC
    IOB
    MMCM
    MTBF3
    PLL
    PLL_SELECT_SITE
    PMV
    PMV2
    PMVIOB
    RAMB18
    RAMB36
    RIU_OR
    SYSMONE4
    XIPHY_FEEDTHROUGH
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc2
CLOCKREGION_X4Y2:CLOCKREGION_X5Y2
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc2
CLOCKREGION_X4Y2:CLOCKREGION_X5Y2


PBlocks: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc3 & design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc3
overlap for the following site types:
    SLICE
    ABUS_SWITCH
    BIAS
    BITSLICE_CONTROL
    BITSLICE_RX_TX
    BITSLICE_TX
    BUFCE_LEAF
    BUFCE_ROW
    BUFCE_ROW_FSR
    BUFGCE
    BUFGCE_DIV
    BUFGCE_HDIO
    BUFGCTRL
    BUFG_GT
    BUFG_GT_SYNC
    DSP48E2
    HARD_SYNC
    HDIOBDIFFINBUF
    HDIOLOGIC_M
    HDIOLOGIC_S
    HDIO_BIAS
    HPIOBDIFFINBUF
    HPIOBDIFFOUTBUF
    HPIO_VREF_SITE
    HPIO_ZMATCH_BLK_HCLK
    HSADC
    IOB
    MMCM
    PLL
    PLL_SELECT_SITE
    RAMB18
    RAMB36
    RIU_OR
    XIPHY_FEEDTHROUGH
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_bgcal_bypass_adc3
CLOCKREGION_X4Y3:CLOCKREGION_X5Y3
Site Ranges for PBlock: design_1_i_usp_rf_data_converter_0_inst_pblock_rf_conv_data_align_adc3
CLOCKREGION_X4Y3:CLOCKREGION_X5Y3


INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1a14998

Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 5178.672 ; gain = 923.691 ; free physical = 552 ; free virtual = 108944

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e571e9f

Time (s): cpu = 00:00:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5231.645 ; gain = 976.664 ; free physical = 765 ; free virtual = 108721

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e571e9f

Time (s): cpu = 00:00:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5231.645 ; gain = 976.664 ; free physical = 758 ; free virtual = 108717
Phase 1 Placer Initialization | Checksum: 10e571e9f

Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 5231.645 ; gain = 976.664 ; free physical = 697 ; free virtual = 108713

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 159171974

Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 5352.395 ; gain = 1097.414 ; free physical = 470 ; free virtual = 108571

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 938 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 346 nets or cells. Created 1 new cell, deleted 345 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]. Replicated 20 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5371.145 ; gain = 0.000 ; free physical = 476 ; free virtual = 108637
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive. 31 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 62 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5371.145 ; gain = 0.000 ; free physical = 458 ; free virtual = 108652
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5371.145 ; gain = 0.000 ; free physical = 757 ; free virtual = 108681

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            345  |                   346  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           20  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |           62  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           83  |            345  |                   349  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e16d5d8b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:22 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 584 ; free virtual = 108663
Phase 2.2 Global Placement Core | Checksum: 15f039f01

Time (s): cpu = 00:02:57 ; elapsed = 00:02:24 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 561 ; free virtual = 108595
Phase 2 Global Placement | Checksum: 15f039f01

Time (s): cpu = 00:02:57 ; elapsed = 00:02:24 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 563 ; free virtual = 108614

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 911c97c2

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 507 ; free virtual = 108622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b9772427

Time (s): cpu = 00:03:04 ; elapsed = 00:02:27 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 540 ; free virtual = 108610

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16bd55431

Time (s): cpu = 00:03:05 ; elapsed = 00:02:28 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 473 ; free virtual = 108611

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 16bd55431

Time (s): cpu = 00:03:06 ; elapsed = 00:02:28 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 451 ; free virtual = 108626

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17bafc226

Time (s): cpu = 00:03:10 ; elapsed = 00:02:30 . Memory (MB): peak = 5371.145 ; gain = 1116.164 ; free physical = 490 ; free virtual = 108567

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: eedf7006

Time (s): cpu = 00:03:15 ; elapsed = 00:02:35 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 538 ; free virtual = 108515

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 16170142f

Time (s): cpu = 00:03:16 ; elapsed = 00:02:35 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 500 ; free virtual = 108526

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: e0ca2b54

Time (s): cpu = 00:03:21 ; elapsed = 00:02:39 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 654 ; free virtual = 108567

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 17d86b8be

Time (s): cpu = 00:03:30 ; elapsed = 00:02:42 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 453 ; free virtual = 108460
Phase 3.6 Small Shape DP | Checksum: 17d86b8be

Time (s): cpu = 00:03:30 ; elapsed = 00:02:42 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 683 ; free virtual = 108498

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13f5b5526

Time (s): cpu = 00:03:32 ; elapsed = 00:02:44 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 586 ; free virtual = 108504

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10e974cfd

Time (s): cpu = 00:03:32 ; elapsed = 00:02:44 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 531 ; free virtual = 108487
Phase 3 Detail Placement | Checksum: 10e974cfd

Time (s): cpu = 00:03:33 ; elapsed = 00:02:45 . Memory (MB): peak = 5379.148 ; gain = 1124.168 ; free physical = 458 ; free virtual = 108484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e051cb53

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-712] Optimization is not feasible on net rst_ps8_0_99M_peripheral_aresetn due to MARK_DEBUG attribute.
INFO: [Place 46-32] Processed net design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 2.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e051cb53

Time (s): cpu = 00:04:00 ; elapsed = 00:02:52 . Memory (MB): peak = 5433.328 ; gain = 1178.348 ; free physical = 466 ; free virtual = 108518
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.111. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20d7804bf

Time (s): cpu = 00:05:14 ; elapsed = 00:04:03 . Memory (MB): peak = 5433.328 ; gain = 1178.348 ; free physical = 569 ; free virtual = 108525
Phase 4.1 Post Commit Optimization | Checksum: 20d7804bf

Time (s): cpu = 00:05:14 ; elapsed = 00:04:04 . Memory (MB): peak = 5433.328 ; gain = 1178.348 ; free physical = 643 ; free virtual = 108555

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20d7804bf

Time (s): cpu = 00:05:15 ; elapsed = 00:04:04 . Memory (MB): peak = 5433.328 ; gain = 1178.348 ; free physical = 605 ; free virtual = 108527
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5474.039 ; gain = 0.000 ; free physical = 437 ; free virtual = 108540

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29731970f

Time (s): cpu = 00:05:22 ; elapsed = 00:04:11 . Memory (MB): peak = 5474.039 ; gain = 1219.059 ; free physical = 569 ; free virtual = 108415

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5474.039 ; gain = 0.000 ; free physical = 549 ; free virtual = 108410
Phase 4.4 Final Placement Cleanup | Checksum: 2d9287127

Time (s): cpu = 00:05:22 ; elapsed = 00:04:11 . Memory (MB): peak = 5474.039 ; gain = 1219.059 ; free physical = 477 ; free virtual = 108424
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d9287127

Time (s): cpu = 00:05:22 ; elapsed = 00:04:12 . Memory (MB): peak = 5474.039 ; gain = 1219.059 ; free physical = 600 ; free virtual = 108474
Ending Placer Task | Checksum: 273bf4861

Time (s): cpu = 00:05:22 ; elapsed = 00:04:12 . Memory (MB): peak = 5474.039 ; gain = 1219.059 ; free physical = 512 ; free virtual = 108477
INFO: [Common 17-83] Releasing license: Implementation
275 Infos, 26 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:27 ; elapsed = 00:04:14 . Memory (MB): peak = 5474.039 ; gain = 1219.059 ; free physical = 593 ; free virtual = 108612
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5474.039 ; gain = 0.000 ; free physical = 593 ; free virtual = 108630
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 680 ; free virtual = 108584
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5506.055 ; gain = 32.016 ; free physical = 660 ; free virtual = 108621
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 615 ; free virtual = 108594
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 653 ; free virtual = 108592
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 667 ; free virtual = 108530

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 473 ; free virtual = 108417

Phase 2 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 2 SLR Crossing Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 528 ; free virtual = 108434
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 528 ; free virtual = 108434

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 4 Single Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 9 Single Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 108434

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 15 Single Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 518 ; free virtual = 108434

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 14f9f140a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 510 ; free virtual = 108434

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 273 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 273 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/SR[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.124 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 627 ; free virtual = 108503
Phase 28 Very High Fanout Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 565 ; free virtual = 108508

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 29 Single Cell Placement Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 570 ; free virtual = 108513

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 570 ; free virtual = 108513

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 569 ; free virtual = 108512

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.124 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.124 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 546 ; free virtual = 108511

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 498 ; free virtual = 108514
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5506.055 ; gain = 0.000 ; free physical = 497 ; free virtual = 108513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5530.066 ; gain = 0.000 ; free physical = 644 ; free virtual = 108518
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.124 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.013  |          0.000  |            7  |              0  |                     3  |           0  |           1  |  00:00:03  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.013  |          0.000  |            7  |              0  |                     3  |           0  |           3  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5530.066 ; gain = 0.000 ; free physical = 482 ; free virtual = 108484
Ending Physical Synthesis Task | Checksum: 10e8ab2a6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5530.066 ; gain = 24.012 ; free physical = 478 ; free virtual = 108485
INFO: [Common 17-83] Releasing license: Implementation
332 Infos, 26 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 5530.066 ; gain = 24.012 ; free physical = 540 ; free virtual = 108547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5530.066 ; gain = 0.000 ; free physical = 671 ; free virtual = 108544
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5530.066 ; gain = 0.000 ; free physical = 465 ; free virtual = 108532
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5530.066 ; gain = 0.000 ; free physical = 850 ; free virtual = 108530
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b9e98218 ConstDB: 0 ShapeSum: d4f990cf RouteDB: b598a2f6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16381d1e1

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 5879.293 ; gain = 341.223 ; free physical = 566 ; free virtual = 108275
Post Restoration Checksum: NetGraph: 6db96ba9 NumContArr: d63d48a3 Constraints: 896bcc43 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cd62808f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:20 . Memory (MB): peak = 5879.293 ; gain = 341.223 ; free physical = 747 ; free virtual = 108240

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cd62808f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:21 . Memory (MB): peak = 5879.293 ; gain = 341.223 ; free physical = 514 ; free virtual = 108098

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cd62808f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:21 . Memory (MB): peak = 5879.293 ; gain = 341.223 ; free physical = 496 ; free virtual = 108100

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 10674b385

Time (s): cpu = 00:01:33 ; elapsed = 00:01:25 . Memory (MB): peak = 6002.391 ; gain = 464.320 ; free physical = 835 ; free virtual = 108032

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1eb1158de

Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 6002.391 ; gain = 464.320 ; free physical = 773 ; free virtual = 108099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.138  | TNS=0.000  | WHS=-0.562 | THS=-2132.667|

Phase 2 Router Initialization | Checksum: 188acda21

Time (s): cpu = 00:02:10 ; elapsed = 00:01:36 . Memory (MB): peak = 6002.391 ; gain = 464.320 ; free physical = 783 ; free virtual = 108097

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00112615 %
  Global Horizontal Routing Utilization  = 0.000237793 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 77194
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 63560
  Number of Partially Routed Nets     = 13634
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2674d994a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:44 . Memory (MB): peak = 6002.391 ; gain = 464.320 ; free physical = 779 ; free virtual = 107992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18492
 Number of Nodes with overlaps = 1786
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.137  | TNS=0.000  | WHS=-0.037 | THS=-0.299 |

Phase 4.1 Global Iteration 0 | Checksum: 20d248ecf

Time (s): cpu = 00:04:43 ; elapsed = 00:02:43 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 770 ; free virtual = 107914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.137  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24b8abb5d

Time (s): cpu = 00:04:49 ; elapsed = 00:02:46 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 557 ; free virtual = 107908
Phase 4 Rip-up And Reroute | Checksum: 24b8abb5d

Time (s): cpu = 00:04:50 ; elapsed = 00:02:46 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 535 ; free virtual = 107907

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc4f80a3

Time (s): cpu = 00:05:00 ; elapsed = 00:02:50 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 839 ; free virtual = 108042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.137  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1cc4f80a3

Time (s): cpu = 00:05:00 ; elapsed = 00:02:50 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 766 ; free virtual = 108018

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cc4f80a3

Time (s): cpu = 00:05:01 ; elapsed = 00:02:50 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 706 ; free virtual = 108010
Phase 5 Delay and Skew Optimization | Checksum: 1cc4f80a3

Time (s): cpu = 00:05:01 ; elapsed = 00:02:50 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 655 ; free virtual = 107995

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25cbcdee5

Time (s): cpu = 00:05:09 ; elapsed = 00:02:53 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 573 ; free virtual = 107942
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.137  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28032adfd

Time (s): cpu = 00:05:09 ; elapsed = 00:02:53 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 534 ; free virtual = 107947
Phase 6 Post Hold Fix | Checksum: 28032adfd

Time (s): cpu = 00:05:09 ; elapsed = 00:02:53 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 508 ; free virtual = 107945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.29389 %
  Global Horizontal Routing Utilization  = 5.02733 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 218eb4ce5

Time (s): cpu = 00:05:10 ; elapsed = 00:02:54 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 710 ; free virtual = 107925

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 218eb4ce5

Time (s): cpu = 00:05:10 ; elapsed = 00:02:54 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 656 ; free virtual = 107931

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 218eb4ce5

Time (s): cpu = 00:05:13 ; elapsed = 00:02:57 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 666 ; free virtual = 107924

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 218eb4ce5

Time (s): cpu = 00:05:13 ; elapsed = 00:02:57 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 744 ; free virtual = 107929

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.141  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 23dae7ec1

Time (s): cpu = 00:05:35 ; elapsed = 00:03:01 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 560 ; free virtual = 107886
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:35 ; elapsed = 00:03:01 . Memory (MB): peak = 6115.391 ; gain = 577.320 ; free physical = 991 ; free virtual = 108365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
353 Infos, 26 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:42 ; elapsed = 00:03:06 . Memory (MB): peak = 6115.391 ; gain = 585.324 ; free physical = 991 ; free virtual = 108365
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6115.391 ; gain = 0.000 ; free physical = 976 ; free virtual = 108366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6115.391 ; gain = 0.000 ; free physical = 508 ; free virtual = 108355
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 6115.391 ; gain = 0.000 ; free physical = 750 ; free virtual = 108313
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 6203.434 ; gain = 0.000 ; free physical = 809 ; free virtual = 108327
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
366 Infos, 27 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6203.434 ; gain = 0.000 ; free physical = 775 ; free virtual = 108338
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive output design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive output design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 154 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc10_status[1]... and (the first 15 of 128 listed).
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 59 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
388 Infos, 86 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 6203.434 ; gain = 0.000 ; free physical = 737 ; free virtual = 108141
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 13:30:15 2025...
