<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_Clear_loop'" level="0">
<item name = "Date">Sun Nov 13 17:17:50 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">betweenness.prj</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.396 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3536, 3536, 11.775 us, 11.775 us, 3536, 3536, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Clear_loop">3534, 3534, 1, 1, 1, 3534, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 139, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln173_fu_234_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_enable_state1_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op32_store_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_store_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_store_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_store_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln173_fu_228_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln189_fu_251_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln195_fu_257_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_2">9, 2, 12, 24</column>
<column name="dist_array_address0">14, 3, 12, 36</column>
<column name="dist_array_d0">14, 3, 16, 48</column>
<column name="j_fu_60">9, 2, 12, 24</column>
<column name="q_array_address0">14, 3, 12, 36</column>
<column name="q_array_d0">14, 3, 16, 48</column>
<column name="sigma_array_address0">14, 3, 12, 36</column>
<column name="sigma_array_d0">14, 3, 32, 96</column>
<column name="travel_address0">14, 3, 12, 36</column>
<column name="travel_d0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_fu_60">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_Clear_loop, return value</column>
<column name="idxprom52">in, 12, ap_none, idxprom52, scalar</column>
<column name="i_2">in, 12, ap_none, i_2, scalar</column>
<column name="zext_ln169">in, 12, ap_none, zext_ln169, scalar</column>
<column name="dist_array_address0">out, 12, ap_memory, dist_array, array</column>
<column name="dist_array_ce0">out, 1, ap_memory, dist_array, array</column>
<column name="dist_array_we0">out, 1, ap_memory, dist_array, array</column>
<column name="dist_array_d0">out, 16, ap_memory, dist_array, array</column>
<column name="sigma_array_address0">out, 12, ap_memory, sigma_array, array</column>
<column name="sigma_array_ce0">out, 1, ap_memory, sigma_array, array</column>
<column name="sigma_array_we0">out, 1, ap_memory, sigma_array, array</column>
<column name="sigma_array_d0">out, 32, ap_memory, sigma_array, array</column>
<column name="travel_address0">out, 12, ap_memory, travel, array</column>
<column name="travel_ce0">out, 1, ap_memory, travel, array</column>
<column name="travel_we0">out, 1, ap_memory, travel, array</column>
<column name="travel_d0">out, 1, ap_memory, travel, array</column>
<column name="s_array_address0">out, 12, ap_memory, s_array, array</column>
<column name="s_array_ce0">out, 1, ap_memory, s_array, array</column>
<column name="s_array_we0">out, 1, ap_memory, s_array, array</column>
<column name="s_array_d0">out, 16, ap_memory, s_array, array</column>
<column name="p_index_array_address0">out, 12, ap_memory, p_index_array, array</column>
<column name="p_index_array_ce0">out, 1, ap_memory, p_index_array, array</column>
<column name="p_index_array_we0">out, 1, ap_memory, p_index_array, array</column>
<column name="p_index_array_d0">out, 8, ap_memory, p_index_array, array</column>
<column name="delta_array_address0">out, 12, ap_memory, delta_array, array</column>
<column name="delta_array_ce0">out, 1, ap_memory, delta_array, array</column>
<column name="delta_array_we0">out, 1, ap_memory, delta_array, array</column>
<column name="delta_array_d0">out, 32, ap_memory, delta_array, array</column>
<column name="q_array_address0">out, 12, ap_memory, q_array, array</column>
<column name="q_array_ce0">out, 1, ap_memory, q_array, array</column>
<column name="q_array_we0">out, 1, ap_memory, q_array, array</column>
<column name="q_array_d0">out, 16, ap_memory, q_array, array</column>
</table>
</item>
</section>
</profile>
