<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>xilfpga: xilfpga_pcap.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilfpga
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xilfpga__pcap_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xilfpga_pcap.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>The XILFPGA library provides the interface to the application to configure the programmable logic (PL) though the PS. </p>
<p>MODIFICATION HISTORY:</p>
<p>Ver Who Date Changes </p>
<hr/>
<p> 1.0 Nava 06/08/16 Initial release 1.1 Nava 11/16/16 Added PL power-up sequence. 2.0 Nava 01/10/17 Added Encrypted bitstream loading support. 2.0 Nava 02/16/17 Added Authenticated bitstream loading support. 2.1 Nava 05/06/17 Correct the check logic issues in <a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454" title="The API is used to load the bitstream file into the PL region.">XFpga_PL_BitStream_Load()</a> to avoid the unwanted blocking conditions. 3.0 Nava 05/12/17 Added PL configuration registers readback support. 4.0 Nava 02/08/18 Added Authenticated and Encypted Bitstream loading support. 4.0 Nava 03/02/18 Added the legacy bit file loading feature support from U-boot.and improve the error handling support by returning the proper ERROR value upon error conditions. 4.1 Nava 03/27/18 For Secure Bitstream loading to avoid the Security violations Need to Re-validate the User Crypto flags with the Image Crypto operation by using the internal memory.To Fix this added a new API XFpga_ReValidateCryptoFlags(). 4.1 Nava 04/16/18 Added partial bitstream loading support. 4.2 Nava 06/08/16 Refactor the xilfpga library to support different PL programming Interfaces. 4.2 adk 07/11/18 Added support for readback of PL configuration data. 4.2 Nava 07/22/18 Added XFpga_SelectEndianess() new API to Support programming the vivado generated .bit and .bin files 4.2 adk 08/03/18 Added example for partial reconfiguration. 4.2 Nava 08/16/18 Modified the PL data handling Logic to support different PL programming interfaces. 4.2 Nava 09/15/18 Fixed global function call-backs issue. 5.0 Div 01/21/19 Fixed misra-c required standard violations. 5.0 Nava 02/06/19 Remove redundant API's from the interface agnostic layer and make the existing API's generic to support both ZynqMP and versal platforms. 5.0 Nava 02/26/19 Fix for power-up PL issue with pmufw. 5.0 Nava 02/26/19 Update the data handling logic to avoid the code duplication 5.0 Nava 02/28/19 Handling all the 4 PS-PL resets irrespective of the design configuration. 5.0 Nava 03/21/19 Added Address alignment check. As CSUDMA expects word aligned address. In case user passes an unaligned address return error. 5.0 sne 03/27/19 Fixed misra-c violations. 5.0 Nava 04/23/19 Optimize the API's logic to avoid code duplication. 5.2 Nava 12/18/19 Fix for security violation in the readback path. 5.2 Nava 02/14/20 Added Bitstream loading support by using IPI services. 5.3 Nava 06/16/20 Modified the date format from dd/mm to mm/dd. </p>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_fpga___info.html">XFpga_Info</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to store the PL Image details.  <a href="struct_x_fpga___info.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3e2957df464046729f5cbf7bd1e2b846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>&#160;&#160;&#160;0XFFCA0000U</td></tr>
<tr class="memdesc:a3e2957df464046729f5cbf7bd1e2b846"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSU Base Address.  <a href="#a3e2957df464046729f5cbf7bd1e2b846"></a><br/></td></tr>
<tr class="separator:a3e2957df464046729f5cbf7bd1e2b846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a00f0d5fe644ae8b5128927b3002be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilfpga__pcap_8h.html#a61a00f0d5fe644ae8b5128927b3002be">CSU_CSU_SSS_CFG</a>&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00000008U)</td></tr>
<tr class="memdesc:a61a00f0d5fe644ae8b5128927b3002be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: CSU_CSU_SSS_CFG.  <a href="#a61a00f0d5fe644ae8b5128927b3002be"></a><br/></td></tr>
<tr class="separator:a61a00f0d5fe644ae8b5128927b3002be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11c6c868b2a15e89a87ba7504356177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilfpga__pcap_8h.html#aa11c6c868b2a15e89a87ba7504356177">CSU_PCAP_STATUS</a>&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00003010U)</td></tr>
<tr class="memdesc:aa11c6c868b2a15e89a87ba7504356177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: CSU_PCAP_STATUS.  <a href="#aa11c6c868b2a15e89a87ba7504356177"></a><br/></td></tr>
<tr class="separator:aa11c6c868b2a15e89a87ba7504356177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55c847c50eaeab28ab809e51c07595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilfpga__pcap_8h.html#ab55c847c50eaeab28ab809e51c07595a">CSU_PCAP_RDWR</a>&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00003004U)</td></tr>
<tr class="memdesc:ab55c847c50eaeab28ab809e51c07595a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: CSU_PCAP_RDWR.  <a href="#ab55c847c50eaeab28ab809e51c07595a"></a><br/></td></tr>
<tr class="separator:ab55c847c50eaeab28ab809e51c07595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a61a00f0d5fe644ae8b5128927b3002be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSU_SSS_CFG&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00000008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: CSU_CSU_SSS_CFG. </p>

</div>
</div>
<a class="anchor" id="ab55c847c50eaeab28ab809e51c07595a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_PCAP_RDWR&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00003004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: CSU_PCAP_RDWR. </p>

</div>
</div>
<a class="anchor" id="aa11c6c868b2a15e89a87ba7504356177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_PCAP_STATUS&#160;&#160;&#160;((<a class="el" href="xilfpga__pcap_8h.html#a3e2957df464046729f5cbf7bd1e2b846">XILFPGA_CSU_BASEADDR</a>) + 0X00003010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: CSU_PCAP_STATUS. </p>

</div>
</div>
<a class="anchor" id="a3e2957df464046729f5cbf7bd1e2b846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XILFPGA_CSU_BASEADDR&#160;&#160;&#160;0XFFCA0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSU Base Address. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
