
starycube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ff0  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  0800512c  0800512c  0001512c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800534c  0800534c  0001534c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005350  08005350  00015350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08005354  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000864  20000078  080053c8  00020078  2**3
                  ALLOC
  7 ._user_heap_stack 00006000  200008dc  080053c8  000208dc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   000239de  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004072  00000000  00000000  00043a7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000d90d  00000000  00000000  00047aed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d78  00000000  00000000  00055400  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000013e0  00000000  00000000  00056178  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008b8c  00000000  00000000  00057558  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005179  00000000  00000000  000600e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006525d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002b98  00000000  00000000  000652dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000078 	.word	0x20000078
 8000158:	00000000 	.word	0x00000000
 800015c:	08005114 	.word	0x08005114

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000007c 	.word	0x2000007c
 8000178:	08005114 	.word	0x08005114

0800017c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 800017c:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <HAL_InitTick+0x24>)
{
 800017e:	b510      	push	{r4, lr}
 8000180:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000182:	6818      	ldr	r0, [r3, #0]
 8000184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000188:	fbb0 f0f3 	udiv	r0, r0, r3
 800018c:	f000 fb6c 	bl	8000868 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000190:	2200      	movs	r2, #0
 8000192:	4621      	mov	r1, r4
 8000194:	f04f 30ff 	mov.w	r0, #4294967295
 8000198:	f000 fb26 	bl	80007e8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800019c:	2000      	movs	r0, #0
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c

080001a4 <HAL_Init>:
{
 80001a4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a6:	2003      	movs	r0, #3
 80001a8:	f000 fb0c 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ac:	2000      	movs	r0, #0
 80001ae:	f7ff ffe5 	bl	800017c <HAL_InitTick>
  HAL_MspInit();
 80001b2:	f004 f9bb 	bl	800452c <HAL_MspInit>
}
 80001b6:	2000      	movs	r0, #0
 80001b8:	bd08      	pop	{r3, pc}
	...

080001bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80001bc:	4a02      	ldr	r2, [pc, #8]	; (80001c8 <HAL_IncTick+0xc>)
 80001be:	6813      	ldr	r3, [r2, #0]
 80001c0:	3301      	adds	r3, #1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	200000dc 	.word	0x200000dc

080001cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001cc:	4b01      	ldr	r3, [pc, #4]	; (80001d4 <HAL_GetTick+0x8>)
 80001ce:	6818      	ldr	r0, [r3, #0]
}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	200000dc 	.word	0x200000dc

080001d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001d8:	b513      	push	{r0, r1, r4, lr}
 80001da:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80001dc:	f7ff fff6 	bl	80001cc <HAL_GetTick>
 80001e0:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80001e2:	f7ff fff3 	bl	80001cc <HAL_GetTick>
 80001e6:	9b01      	ldr	r3, [sp, #4]
 80001e8:	1b00      	subs	r0, r0, r4
 80001ea:	4298      	cmp	r0, r3
 80001ec:	d3f9      	bcc.n	80001e2 <HAL_Delay+0xa>
  {
  }
}
 80001ee:	b002      	add	sp, #8
 80001f0:	bd10      	pop	{r4, pc}
	...

080001f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80001f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80001f6:	4604      	mov	r4, r0
 80001f8:	b908      	cbnz	r0, 80001fe <HAL_ADC_Init+0xa>
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 80001fa:	2001      	movs	r0, #1
 80001fc:	e092      	b.n	8000324 <HAL_ADC_Init+0x130>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80001fe:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8000200:	b973      	cbnz	r3, 8000220 <HAL_ADC_Init+0x2c>
    ADC_CLEAR_ERRORCODE(hadc);
 8000202:	6503      	str	r3, [r0, #80]	; 0x50
    hadc->Lock = HAL_UNLOCKED;
 8000204:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000208:	4b54      	ldr	r3, [pc, #336]	; (800035c <HAL_ADC_Init+0x168>)
 800020a:	6a1a      	ldr	r2, [r3, #32]
 800020c:	f042 0201 	orr.w	r2, r2, #1
 8000210:	621a      	str	r2, [r3, #32]
 8000212:	6a1b      	ldr	r3, [r3, #32]
 8000214:	f003 0301 	and.w	r3, r3, #1
 8000218:	9301      	str	r3, [sp, #4]
 800021a:	9b01      	ldr	r3, [sp, #4]
    HAL_ADC_MspInit(hadc);
 800021c:	f004 f9d6 	bl	80045cc <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000220:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000222:	06db      	lsls	r3, r3, #27
 8000224:	d4e9      	bmi.n	80001fa <HAL_ADC_Init+0x6>
    ADC_STATE_CLR_SET(hadc->State,
 8000226:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    MODIFY_REG(ADC->CCR                 ,
 8000228:	4a4d      	ldr	r2, [pc, #308]	; (8000360 <HAL_ADC_Init+0x16c>)
    ADC_STATE_CLR_SET(hadc->State,
 800022a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800022e:	f023 0302 	bic.w	r3, r3, #2
 8000232:	f043 0302 	orr.w	r3, r3, #2
 8000236:	64e3      	str	r3, [r4, #76]	; 0x4c
    MODIFY_REG(ADC->CCR                 ,
 8000238:	6853      	ldr	r3, [r2, #4]
 800023a:	6861      	ldr	r1, [r4, #4]
 800023c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000240:	430b      	orrs	r3, r1
 8000242:	6053      	str	r3, [r2, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000244:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000248:	fa90 f0a0 	rbit	r0, r0
 800024c:	2302      	movs	r3, #2
                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 800024e:	fab0 f080 	clz	r0, r0
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)     );
 8000252:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000254:	fa93 f3a3 	rbit	r3, r3
 8000258:	fab3 f383 	clz	r3, r3
                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 800025c:	6965      	ldr	r5, [r4, #20]
 800025e:	68e2      	ldr	r2, [r4, #12]
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)     );
 8000260:	fa01 f303 	lsl.w	r3, r1, r3
                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8000264:	432a      	orrs	r2, r5
 8000266:	6a25      	ldr	r5, [r4, #32]
 8000268:	432a      	orrs	r2, r5
 800026a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800026c:	fa05 f000 	lsl.w	r0, r5, r0
 8000270:	4302      	orrs	r2, r0
                hadc->Init.ChannelsBank                              |
 8000272:	4313      	orrs	r3, r2
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000274:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000276:	6925      	ldr	r5, [r4, #16]
 8000278:	2a10      	cmp	r2, #16
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800027a:	bf1c      	itt	ne
 800027c:	6ba0      	ldrne	r0, [r4, #56]	; 0x38
 800027e:	4302      	orrne	r2, r0
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8000280:	6820      	ldr	r0, [r4, #0]
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8000282:	bf18      	it	ne
 8000284:	4313      	orrne	r3, r2
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8000286:	6802      	ldr	r2, [r0, #0]
 8000288:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 800028c:	d123      	bne.n	80002d6 <HAL_ADC_Init+0xe2>
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800028e:	69a6      	ldr	r6, [r4, #24]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000290:	69e7      	ldr	r7, [r4, #28]
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8000292:	4333      	orrs	r3, r6
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000294:	68a6      	ldr	r6, [r4, #8]
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8000296:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800029a:	ea46 0607 	orr.w	r6, r6, r7
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 800029e:	d043      	beq.n	8000328 <HAL_ADC_Init+0x134>
 80002a0:	2d01      	cmp	r5, #1
 80002a2:	bf08      	it	eq
 80002a4:	f44f 7280 	moveq.w	r2, #256	; 0x100
                  hadc->Init.LowPowerAutoPowerOff           |
 80002a8:	4332      	orrs	r2, r6
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80002ac:	2e01      	cmp	r6, #1
 80002ae:	d10d      	bne.n	80002cc <HAL_ADC_Init+0xd8>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80002b0:	2900      	cmp	r1, #0
 80002b2:	d13b      	bne.n	800032c <HAL_ADC_Init+0x138>
 80002b4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80002b8:	fa91 f1a1 	rbit	r1, r1
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002bc:	fab1 f681 	clz	r6, r1
 80002c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80002c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80002c6:	3901      	subs	r1, #1
 80002c8:	40b1      	lsls	r1, r6
 80002ca:	430a      	orrs	r2, r1
        MODIFY_REG(hadc->Instance->CR1,
 80002cc:	6846      	ldr	r6, [r0, #4]
 80002ce:	4925      	ldr	r1, [pc, #148]	; (8000364 <HAL_ADC_Init+0x170>)
 80002d0:	4031      	ands	r1, r6
 80002d2:	430a      	orrs	r2, r1
 80002d4:	6042      	str	r2, [r0, #4]
    MODIFY_REG(hadc->Instance->CR2    ,
 80002d6:	6881      	ldr	r1, [r0, #8]
 80002d8:	4a23      	ldr	r2, [pc, #140]	; (8000368 <HAL_ADC_Init+0x174>)
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80002da:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    MODIFY_REG(hadc->Instance->CR2    ,
 80002de:	ea02 0201 	and.w	r2, r2, r1
 80002e2:	ea42 0203 	orr.w	r2, r2, r3
 80002e6:	6082      	str	r2, [r0, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80002e8:	d001      	beq.n	80002ee <HAL_ADC_Init+0xfa>
 80002ea:	2d01      	cmp	r5, #1
 80002ec:	d127      	bne.n	800033e <HAL_ADC_Init+0x14a>
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80002ee:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80002f0:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80002f4:	fa92 f2a2 	rbit	r2, r2
 80002f8:	fab2 f182 	clz	r1, r2
 80002fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80002fe:	3a01      	subs	r2, #1
 8000300:	408a      	lsls	r2, r1
 8000302:	f025 71f8 	bic.w	r1, r5, #32505856	; 0x1f00000
 8000306:	430a      	orrs	r2, r1
      MODIFY_REG(hadc->Instance->SQR1,
 8000308:	6302      	str	r2, [r0, #48]	; 0x30
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800030a:	6881      	ldr	r1, [r0, #8]
 800030c:	4a17      	ldr	r2, [pc, #92]	; (800036c <HAL_ADC_Init+0x178>)
 800030e:	400a      	ands	r2, r1
 8000310:	4293      	cmp	r3, r2
 8000312:	d118      	bne.n	8000346 <HAL_ADC_Init+0x152>
      ADC_CLEAR_ERRORCODE(hadc);
 8000314:	2000      	movs	r0, #0
 8000316:	6520      	str	r0, [r4, #80]	; 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8000318:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800031a:	f023 0303 	bic.w	r3, r3, #3
 800031e:	f043 0301 	orr.w	r3, r3, #1
 8000322:	64e3      	str	r3, [r4, #76]	; 0x4c
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8000324:	b003      	add	sp, #12
 8000326:	bdf0      	pop	{r4, r5, r6, r7, pc}
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8000328:	462a      	mov	r2, r5
 800032a:	e7bd      	b.n	80002a8 <HAL_ADC_Init+0xb4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800032c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800032e:	f041 0120 	orr.w	r1, r1, #32
 8000332:	64e1      	str	r1, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000334:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8000336:	f041 0101 	orr.w	r1, r1, #1
 800033a:	6521      	str	r1, [r4, #80]	; 0x50
 800033c:	e7c6      	b.n	80002cc <HAL_ADC_Init+0xd8>
      MODIFY_REG(hadc->Instance->SQR1,
 800033e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8000340:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8000344:	e7e0      	b.n	8000308 <HAL_ADC_Init+0x114>
      ADC_STATE_CLR_SET(hadc->State,
 8000346:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000348:	f023 0312 	bic.w	r3, r3, #18
 800034c:	f043 0310 	orr.w	r3, r3, #16
 8000350:	64e3      	str	r3, [r4, #76]	; 0x4c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000352:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000354:	f043 0301 	orr.w	r3, r3, #1
 8000358:	6523      	str	r3, [r4, #80]	; 0x50
 800035a:	e74e      	b.n	80001fa <HAL_ADC_Init+0x6>
 800035c:	40023800 	.word	0x40023800
 8000360:	40012700 	.word	0x40012700
 8000364:	fcfc16ff 	.word	0xfcfc16ff
 8000368:	c0fff189 	.word	0xc0fff189
 800036c:	bf80fffe 	.word	0xbf80fffe

08000370 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000370:	6803      	ldr	r3, [r0, #0]
 8000372:	6d98      	ldr	r0, [r3, #88]	; 0x58
}
 8000374:	4770      	bx	lr
	...

08000378 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 8000378:	2300      	movs	r3, #0
{
 800037a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 800037c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800037e:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 8000382:	2b01      	cmp	r3, #1
 8000384:	f000 80a6 	beq.w	80004d4 <HAL_ADC_ConfigChannel+0x15c>
 8000388:	2301      	movs	r3, #1
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800038a:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800038c:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  if (sConfig->Rank < 7)
 8000390:	2d06      	cmp	r5, #6
 8000392:	6802      	ldr	r2, [r0, #0]
 8000394:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000398:	680c      	ldr	r4, [r1, #0]
 800039a:	d823      	bhi.n	80003e4 <HAL_ADC_ConfigChannel+0x6c>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 800039c:	442b      	add	r3, r5
 800039e:	251f      	movs	r5, #31
 80003a0:	6c16      	ldr	r6, [r2, #64]	; 0x40
 80003a2:	3b05      	subs	r3, #5
 80003a4:	409d      	lsls	r5, r3
 80003a6:	ea26 0505 	bic.w	r5, r6, r5
 80003aa:	fa04 f303 	lsl.w	r3, r4, r3
 80003ae:	432b      	orrs	r3, r5
 80003b0:	6413      	str	r3, [r2, #64]	; 0x40
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80003b2:	2c09      	cmp	r4, #9
 80003b4:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80003b8:	688e      	ldr	r6, [r1, #8]
 80003ba:	d849      	bhi.n	8000450 <HAL_ADC_ConfigChannel+0xd8>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80003bc:	2107      	movs	r1, #7
 80003be:	6955      	ldr	r5, [r2, #20]
 80003c0:	4423      	add	r3, r4
 80003c2:	4099      	lsls	r1, r3
 80003c4:	ea25 0501 	bic.w	r5, r5, r1
 80003c8:	fa06 f303 	lsl.w	r3, r6, r3
 80003cc:	432b      	orrs	r3, r5
 80003ce:	6153      	str	r3, [r2, #20]
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80003d0:	f1a4 0310 	sub.w	r3, r4, #16
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d965      	bls.n	80004a4 <HAL_ADC_ConfigChannel+0x12c>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80003d8:	2300      	movs	r3, #0
 80003da:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80003de:	4618      	mov	r0, r3
}
 80003e0:	b002      	add	sp, #8
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13)
 80003e4:	2d0c      	cmp	r5, #12
 80003e6:	d80b      	bhi.n	8000400 <HAL_ADC_ConfigChannel+0x88>
    MODIFY_REG(hadc->Instance->SQR4,
 80003e8:	442b      	add	r3, r5
 80003ea:	251f      	movs	r5, #31
 80003ec:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 80003ee:	3b23      	subs	r3, #35	; 0x23
 80003f0:	409d      	lsls	r5, r3
 80003f2:	ea26 0505 	bic.w	r5, r6, r5
 80003f6:	fa04 f303 	lsl.w	r3, r4, r3
 80003fa:	432b      	orrs	r3, r5
 80003fc:	63d3      	str	r3, [r2, #60]	; 0x3c
 80003fe:	e7d8      	b.n	80003b2 <HAL_ADC_ConfigChannel+0x3a>
  else if (sConfig->Rank < 19)
 8000400:	2d12      	cmp	r5, #18
 8000402:	d80b      	bhi.n	800041c <HAL_ADC_ConfigChannel+0xa4>
    MODIFY_REG(hadc->Instance->SQR3,
 8000404:	442b      	add	r3, r5
 8000406:	251f      	movs	r5, #31
 8000408:	6b96      	ldr	r6, [r2, #56]	; 0x38
 800040a:	3b41      	subs	r3, #65	; 0x41
 800040c:	409d      	lsls	r5, r3
 800040e:	ea26 0505 	bic.w	r5, r6, r5
 8000412:	fa04 f303 	lsl.w	r3, r4, r3
 8000416:	432b      	orrs	r3, r5
 8000418:	6393      	str	r3, [r2, #56]	; 0x38
 800041a:	e7ca      	b.n	80003b2 <HAL_ADC_ConfigChannel+0x3a>
  else if (sConfig->Rank < 25)
 800041c:	2d18      	cmp	r5, #24
 800041e:	d80b      	bhi.n	8000438 <HAL_ADC_ConfigChannel+0xc0>
    MODIFY_REG(hadc->Instance->SQR2,
 8000420:	442b      	add	r3, r5
 8000422:	251f      	movs	r5, #31
 8000424:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000426:	3b5f      	subs	r3, #95	; 0x5f
 8000428:	409d      	lsls	r5, r3
 800042a:	ea26 0505 	bic.w	r5, r6, r5
 800042e:	fa04 f303 	lsl.w	r3, r4, r3
 8000432:	432b      	orrs	r3, r5
 8000434:	6353      	str	r3, [r2, #52]	; 0x34
 8000436:	e7bc      	b.n	80003b2 <HAL_ADC_ConfigChannel+0x3a>
    MODIFY_REG(hadc->Instance->SQR1,
 8000438:	442b      	add	r3, r5
 800043a:	251f      	movs	r5, #31
 800043c:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800043e:	3b7d      	subs	r3, #125	; 0x7d
 8000440:	409d      	lsls	r5, r3
 8000442:	ea26 0505 	bic.w	r5, r6, r5
 8000446:	fa04 f303 	lsl.w	r3, r4, r3
 800044a:	432b      	orrs	r3, r5
 800044c:	6313      	str	r3, [r2, #48]	; 0x30
 800044e:	e7b0      	b.n	80003b2 <HAL_ADC_ConfigChannel+0x3a>
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8000450:	2c13      	cmp	r4, #19
 8000452:	d80c      	bhi.n	800046e <HAL_ADC_ConfigChannel+0xf6>
    MODIFY_REG(hadc->Instance->SMPR2,
 8000454:	4423      	add	r3, r4
 8000456:	f1a3 051e 	sub.w	r5, r3, #30
 800045a:	2307      	movs	r3, #7
 800045c:	6911      	ldr	r1, [r2, #16]
 800045e:	40ab      	lsls	r3, r5
 8000460:	ea21 0103 	bic.w	r1, r1, r3
 8000464:	fa06 f505 	lsl.w	r5, r6, r5
 8000468:	430d      	orrs	r5, r1
 800046a:	6115      	str	r5, [r2, #16]
 800046c:	e7b0      	b.n	80003d0 <HAL_ADC_ConfigChannel+0x58>
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 800046e:	2c1d      	cmp	r4, #29
 8000470:	d80c      	bhi.n	800048c <HAL_ADC_ConfigChannel+0x114>
    MODIFY_REG(hadc->Instance->SMPR1,
 8000472:	4423      	add	r3, r4
 8000474:	f1a3 013c 	sub.w	r1, r3, #60	; 0x3c
 8000478:	2307      	movs	r3, #7
 800047a:	68d5      	ldr	r5, [r2, #12]
 800047c:	408b      	lsls	r3, r1
 800047e:	ea25 0303 	bic.w	r3, r5, r3
 8000482:	fa06 f101 	lsl.w	r1, r6, r1
 8000486:	4319      	orrs	r1, r3
 8000488:	60d1      	str	r1, [r2, #12]
 800048a:	e7a1      	b.n	80003d0 <HAL_ADC_ConfigChannel+0x58>
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800048c:	2507      	movs	r5, #7
 800048e:	4423      	add	r3, r4
 8000490:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8000492:	3b5a      	subs	r3, #90	; 0x5a
 8000494:	409d      	lsls	r5, r3
 8000496:	ea21 0105 	bic.w	r1, r1, r5
 800049a:	fa06 f303 	lsl.w	r3, r6, r3
 800049e:	430b      	orrs	r3, r1
 80004a0:	65d3      	str	r3, [r2, #92]	; 0x5c
 80004a2:	e795      	b.n	80003d0 <HAL_ADC_ConfigChannel+0x58>
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80004a4:	4b0c      	ldr	r3, [pc, #48]	; (80004d8 <HAL_ADC_ConfigChannel+0x160>)
 80004a6:	685a      	ldr	r2, [r3, #4]
 80004a8:	0212      	lsls	r2, r2, #8
 80004aa:	d495      	bmi.n	80003d8 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80004ac:	685a      	ldr	r2, [r3, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80004ae:	2c10      	cmp	r4, #16
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80004b0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80004b4:	605a      	str	r2, [r3, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80004b6:	d18f      	bne.n	80003d8 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <HAL_ADC_ConfigChannel+0x164>)
 80004ba:	4a09      	ldr	r2, [pc, #36]	; (80004e0 <HAL_ADC_ConfigChannel+0x168>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	fbb3 f2f2 	udiv	r2, r3, r2
 80004c2:	230a      	movs	r3, #10
 80004c4:	4353      	muls	r3, r2
            wait_loop_index--;
 80004c6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d084      	beq.n	80003d8 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80004ce:	9b01      	ldr	r3, [sp, #4]
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7f8      	b.n	80004c6 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 80004d4:	2002      	movs	r0, #2
 80004d6:	e783      	b.n	80003e0 <HAL_ADC_ConfigChannel+0x68>
 80004d8:	40012700 	.word	0x40012700
 80004dc:	2000000c 	.word	0x2000000c
 80004e0:	000f4240 	.word	0x000f4240

080004e4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0;
  __IO uint32_t wait_loop_index = 0;
 80004e4:	2300      	movs	r3, #0
{
 80004e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 80004e8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80004ea:	6803      	ldr	r3, [r0, #0]
{
 80004ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	0652      	lsls	r2, r2, #25
 80004f2:	d502      	bpl.n	80004fa <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80004f4:	2000      	movs	r0, #0
}
 80004f6:	b002      	add	sp, #8
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80004fa:	689a      	ldr	r2, [r3, #8]
 80004fc:	f042 0201 	orr.w	r2, r2, #1
 8000500:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000502:	4b13      	ldr	r3, [pc, #76]	; (8000550 <ADC_Enable+0x6c>)
 8000504:	4a13      	ldr	r2, [pc, #76]	; (8000554 <ADC_Enable+0x70>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	fbb3 f3f2 	udiv	r3, r3, r2
 800050c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      wait_loop_index--;
 8000510:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8000512:	9b01      	ldr	r3, [sp, #4]
 8000514:	b9c3      	cbnz	r3, 8000548 <ADC_Enable+0x64>
    tickstart = HAL_GetTick();    
 8000516:	f7ff fe59 	bl	80001cc <HAL_GetTick>
 800051a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800051c:	6823      	ldr	r3, [r4, #0]
 800051e:	681d      	ldr	r5, [r3, #0]
 8000520:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8000524:	d1e6      	bne.n	80004f4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8000526:	f7ff fe51 	bl	80001cc <HAL_GetTick>
 800052a:	1b80      	subs	r0, r0, r6
 800052c:	2802      	cmp	r0, #2
 800052e:	d9f5      	bls.n	800051c <ADC_Enable+0x38>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000530:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
        __HAL_UNLOCK(hadc);
 8000532:	f884 5048 	strb.w	r5, [r4, #72]	; 0x48
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000536:	f043 0310 	orr.w	r3, r3, #16
 800053a:	64e3      	str	r3, [r4, #76]	; 0x4c
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800053c:	6d23      	ldr	r3, [r4, #80]	; 0x50
        __HAL_UNLOCK(hadc);
 800053e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6523      	str	r3, [r4, #80]	; 0x50
 8000546:	e7d6      	b.n	80004f6 <ADC_Enable+0x12>
      wait_loop_index--;
 8000548:	9b01      	ldr	r3, [sp, #4]
 800054a:	3b01      	subs	r3, #1
 800054c:	e7e0      	b.n	8000510 <ADC_Enable+0x2c>
 800054e:	bf00      	nop
 8000550:	2000000c 	.word	0x2000000c
 8000554:	000f4240 	.word	0x000f4240

08000558 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000558:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
{
 800055c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800055e:	2b01      	cmp	r3, #1
{
 8000560:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000562:	d02e      	beq.n	80005c2 <HAL_ADC_Start+0x6a>
 8000564:	2301      	movs	r3, #1
 8000566:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  tmp_hal_status = ADC_Enable(hadc);
 800056a:	f7ff ffbb 	bl	80004e4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800056e:	bb48      	cbnz	r0, 80005c4 <HAL_ADC_Start+0x6c>
    ADC_STATE_CLR_SET(hadc->State,
 8000570:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000572:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000576:	f023 0301 	bic.w	r3, r3, #1
 800057a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800057e:	64e3      	str	r3, [r4, #76]	; 0x4c
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000580:	6823      	ldr	r3, [r4, #0]
 8000582:	685a      	ldr	r2, [r3, #4]
 8000584:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000586:	bf41      	itttt	mi
 8000588:	6ce2      	ldrmi	r2, [r4, #76]	; 0x4c
 800058a:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800058e:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000592:	64e2      	strmi	r2, [r4, #76]	; 0x4c
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000594:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000596:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800059a:	bf1c      	itt	ne
 800059c:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 800059e:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80005a2:	6522      	str	r2, [r4, #80]	; 0x50
    __HAL_UNLOCK(hadc);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80005aa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80005ae:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80005b0:	689a      	ldr	r2, [r3, #8]
 80005b2:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80005b6:	d105      	bne.n	80005c4 <HAL_ADC_Start+0x6c>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80005b8:	689a      	ldr	r2, [r3, #8]
 80005ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80005c2:	2002      	movs	r0, #2
}
 80005c4:	bd10      	pop	{r4, pc}
	...

080005c8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{   
 80005c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80005cc:	4607      	mov	r7, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 80005ce:	2000      	movs	r0, #0
  {
    assert_param(IS_ADC_EXTTRIGINJEC_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005d0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
  __IO uint32_t wait_loop_index = 0;
 80005d4:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	f000 80ea 	beq.w	80007b0 <HAL_ADCEx_InjectedConfigChannel+0x1e8>
 80005dc:	2501      	movs	r5, #1
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80005de:	f8d7 c010 	ldr.w	ip, [r7, #16]
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80005e2:	69cc      	ldr	r4, [r1, #28]
 80005e4:	f8d1 e004 	ldr.w	lr, [r1, #4]
  __HAL_LOCK(hadc);
 80005e8:	f887 5048 	strb.w	r5, [r7, #72]	; 0x48
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	680e      	ldr	r6, [r1, #0]
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter ""InjectedNbrOfConversion".                                  */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80005f0:	f1bc 0f00 	cmp.w	ip, #0
 80005f4:	d163      	bne.n	80006be <HAL_ADCEx_InjectedConfigChannel+0xf6>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80005f6:	45ae      	cmp	lr, r5
 80005f8:	d15b      	bne.n	80006b2 <HAL_ADCEx_InjectedConfigChannel+0xea>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80005fa:	4660      	mov	r0, ip
    {
      /* Clear the old SQx bits for all injected ranks */
        MODIFY_REG(hadc->Instance->JSQR                              ,
 80005fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80005fe:	0d92      	lsrs	r2, r2, #22
 8000600:	0592      	lsls	r2, r2, #22
 8000602:	ea42 32c6 	orr.w	r2, r2, r6, lsl #15
 8000606:	645a      	str	r2, [r3, #68]	; 0x44
  /* start.                                                                   */
  /* Note: This configuration keeps the hardware feature of parameter         */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to             */
  /*       software start.                                                    */
  
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8000608:	2c10      	cmp	r4, #16
  {    
    MODIFY_REG(hadc->Instance->CR2                        ,
 800060a:	bf1b      	ittet	ne
 800060c:	689d      	ldrne	r5, [r3, #8]
 800060e:	6a0a      	ldrne	r2, [r1, #32]
               sConfigInjected->ExternalTrigInjecConv    |
               sConfigInjected->ExternalTrigInjecConvEdge  );
  }
  else
  {
    MODIFY_REG(hadc->Instance->CR2,
 8000610:	689a      	ldreq	r2, [r3, #8]
    MODIFY_REG(hadc->Instance->CR2                        ,
 8000612:	4322      	orrne	r2, r4
 8000614:	bf1a      	itte	ne
 8000616:	f425 157c 	bicne.w	r5, r5, #4128768	; 0x3f0000
 800061a:	432a      	orrne	r2, r5
    MODIFY_REG(hadc->Instance->CR2,
 800061c:	f422 127c 	biceq.w	r2, r2, #4128768	; 0x3f0000
 8000620:	609a      	str	r2, [r3, #8]
  /* Configuration of injected group                                          */
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  if ((ADC_IS_ENABLE(hadc) == RESET))
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	0652      	lsls	r2, r2, #25
 8000626:	d41b      	bmi.n	8000660 <HAL_ADCEx_InjectedConfigChannel+0x98>
  {
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO   |
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	f422 52a0 	bic.w	r2, r2, #5120	; 0x1400
 800062e:	605a      	str	r2, [r3, #4]
                             ADC_CR1_JDISCEN  );
    
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8000630:	698a      	ldr	r2, [r1, #24]
 8000632:	2a01      	cmp	r2, #1
 8000634:	d10b      	bne.n	800064e <HAL_ADCEx_InjectedConfigChannel+0x86>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8000636:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000638:	bf17      	itett	ne
 800063a:	6cf8      	ldrne	r0, [r7, #76]	; 0x4c
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 800063c:	685c      	ldreq	r4, [r3, #4]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800063e:	f040 0020 	orrne.w	r0, r0, #32
 8000642:	64f8      	strne	r0, [r7, #76]	; 0x4c
        
        tmp_hal_status = HAL_ERROR;
 8000644:	bf12      	itee	ne
 8000646:	4610      	movne	r0, r2
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000648:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 800064c:	605c      	streq	r4, [r3, #4]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 800064e:	694c      	ldr	r4, [r1, #20]
 8000650:	2c01      	cmp	r4, #1
 8000652:	d105      	bne.n	8000660 <HAL_ADCEx_InjectedConfigChannel+0x98>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8000654:	2a00      	cmp	r2, #0
 8000656:	d156      	bne.n	8000706 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8000658:	685a      	ldr	r2, [r3, #4]
 800065a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800065e:	605a      	str	r2, [r3, #4]
    }
  }

  /* Channel sampling time configuration */
  /* For InjectedChannels 0 to 9 */
  if (sConfigInjected->InjectedChannel < ADC_CHANNEL_10)
 8000660:	2e09      	cmp	r6, #9
 8000662:	ea4f 0246 	mov.w	r2, r6, lsl #1
 8000666:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800066a:	d852      	bhi.n	8000712 <HAL_ADCEx_InjectedConfigChannel+0x14a>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800066c:	2407      	movs	r4, #7
 800066e:	695d      	ldr	r5, [r3, #20]
 8000670:	4432      	add	r2, r6
 8000672:	4094      	lsls	r4, r2
 8000674:	ea25 0504 	bic.w	r5, r5, r4
 8000678:	fa0c f202 	lsl.w	r2, ip, r2
 800067c:	432a      	orrs	r2, r5
 800067e:	615a      	str	r2, [r3, #20]
    ADC_SMPR0_CHANNEL_SET(hadc, sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8000680:	f1be 0f02 	cmp.w	lr, #2
 8000684:	4d4b      	ldr	r5, [pc, #300]	; (80007b4 <HAL_ADCEx_InjectedConfigChannel+0x1ec>)
 8000686:	68cc      	ldr	r4, [r1, #12]
 8000688:	d06d      	beq.n	8000766 <HAL_ADCEx_InjectedConfigChannel+0x19e>
 800068a:	f1be 0f03 	cmp.w	lr, #3
 800068e:	d06f      	beq.n	8000770 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8000690:	f1be 0f01 	cmp.w	lr, #1
 8000694:	d171      	bne.n	800077a <HAL_ADCEx_InjectedConfigChannel+0x1b2>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8000696:	699a      	ldr	r2, [r3, #24]
 8000698:	402a      	ands	r2, r5
 800069a:	4322      	orrs	r2, r4
 800069c:	619a      	str	r2, [r3, #24]
      break;
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800069e:	f1a6 0310 	sub.w	r3, r6, #16
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d96e      	bls.n	8000784 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80006a6:	2300      	movs	r3, #0
 80006a8:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
}
 80006ac:	b002      	add	sp, #8
 80006ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
      tmp_hal_status = HAL_ERROR;
 80006b4:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006b6:	f042 0220 	orr.w	r2, r2, #32
 80006ba:	64fa      	str	r2, [r7, #76]	; 0x4c
 80006bc:	e7a4      	b.n	8000608 <HAL_ADCEx_InjectedConfigChannel+0x40>
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80006be:	690d      	ldr	r5, [r1, #16]
      MODIFY_REG(hadc->Instance->JSQR                                                     ,
 80006c0:	f8d3 c044 	ldr.w	ip, [r3, #68]	; 0x44
 80006c4:	ebae 0205 	sub.w	r2, lr, r5
 80006c8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80006cc:	45ae      	cmp	lr, r5
      MODIFY_REG(hadc->Instance->JSQR                                                     ,
 80006ce:	f102 020f 	add.w	r2, r2, #15
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80006d2:	d810      	bhi.n	80006f6 <HAL_ADCEx_InjectedConfigChannel+0x12e>
      MODIFY_REG(hadc->Instance->JSQR                                                     ,
 80006d4:	f105 38ff 	add.w	r8, r5, #4294967295
 80006d8:	fa06 f502 	lsl.w	r5, r6, r2
 80006dc:	ea45 5508 	orr.w	r5, r5, r8, lsl #20
 80006e0:	f04f 081f 	mov.w	r8, #31
 80006e4:	fa08 f202 	lsl.w	r2, r8, r2
 80006e8:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 80006ec:	ea2c 0202 	bic.w	r2, ip, r2
 80006f0:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80006f2:	645a      	str	r2, [r3, #68]	; 0x44
 80006f4:	e788      	b.n	8000608 <HAL_ADCEx_InjectedConfigChannel+0x40>
 80006f6:	251f      	movs	r5, #31
 80006f8:	fa05 f202 	lsl.w	r2, r5, r2
 80006fc:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 8000700:	ea2c 0202 	bic.w	r2, ip, r2
 8000704:	e7f5      	b.n	80006f2 <HAL_ADCEx_InjectedConfigChannel+0x12a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000706:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
        tmp_hal_status = HAL_ERROR;
 8000708:	4620      	mov	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800070a:	f042 0220 	orr.w	r2, r2, #32
 800070e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000710:	e7a6      	b.n	8000660 <HAL_ADCEx_InjectedConfigChannel+0x98>
  else if (sConfigInjected->InjectedChannel < ADC_CHANNEL_20)
 8000712:	2e13      	cmp	r6, #19
 8000714:	d80c      	bhi.n	8000730 <HAL_ADCEx_InjectedConfigChannel+0x168>
    MODIFY_REG(hadc->Instance->SMPR2,
 8000716:	4432      	add	r2, r6
 8000718:	f1a2 051e 	sub.w	r5, r2, #30
 800071c:	2207      	movs	r2, #7
 800071e:	691c      	ldr	r4, [r3, #16]
 8000720:	40aa      	lsls	r2, r5
 8000722:	ea24 0402 	bic.w	r4, r4, r2
 8000726:	fa0c f505 	lsl.w	r5, ip, r5
 800072a:	4325      	orrs	r5, r4
 800072c:	611d      	str	r5, [r3, #16]
 800072e:	e7a7      	b.n	8000680 <HAL_ADCEx_InjectedConfigChannel+0xb8>
  else if (sConfigInjected->InjectedChannel <= ADC_SMPR1_CHANNEL_MAX)
 8000730:	2e1d      	cmp	r6, #29
 8000732:	d80c      	bhi.n	800074e <HAL_ADCEx_InjectedConfigChannel+0x186>
    MODIFY_REG(hadc->Instance->SMPR1,
 8000734:	4432      	add	r2, r6
 8000736:	f1a2 043c 	sub.w	r4, r2, #60	; 0x3c
 800073a:	2207      	movs	r2, #7
 800073c:	68dd      	ldr	r5, [r3, #12]
 800073e:	40a2      	lsls	r2, r4
 8000740:	ea25 0202 	bic.w	r2, r5, r2
 8000744:	fa0c f404 	lsl.w	r4, ip, r4
 8000748:	4314      	orrs	r4, r2
 800074a:	60dc      	str	r4, [r3, #12]
 800074c:	e798      	b.n	8000680 <HAL_ADCEx_InjectedConfigChannel+0xb8>
    ADC_SMPR0_CHANNEL_SET(hadc, sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800074e:	2407      	movs	r4, #7
 8000750:	4432      	add	r2, r6
 8000752:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 8000754:	3a5a      	subs	r2, #90	; 0x5a
 8000756:	4094      	lsls	r4, r2
 8000758:	ea25 0504 	bic.w	r5, r5, r4
 800075c:	fa0c f202 	lsl.w	r2, ip, r2
 8000760:	432a      	orrs	r2, r5
 8000762:	65da      	str	r2, [r3, #92]	; 0x5c
 8000764:	e78c      	b.n	8000680 <HAL_ADCEx_InjectedConfigChannel+0xb8>
      MODIFY_REG(hadc->Instance->JOFR2,
 8000766:	69da      	ldr	r2, [r3, #28]
 8000768:	402a      	ands	r2, r5
 800076a:	4322      	orrs	r2, r4
 800076c:	61da      	str	r2, [r3, #28]
      break;
 800076e:	e796      	b.n	800069e <HAL_ADCEx_InjectedConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->JOFR3,
 8000770:	6a1a      	ldr	r2, [r3, #32]
 8000772:	402a      	ands	r2, r5
 8000774:	4322      	orrs	r2, r4
 8000776:	621a      	str	r2, [r3, #32]
      break;
 8000778:	e791      	b.n	800069e <HAL_ADCEx_InjectedConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->JOFR4,
 800077a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800077c:	402a      	ands	r2, r5
 800077e:	4322      	orrs	r2, r4
 8000780:	625a      	str	r2, [r3, #36]	; 0x24
      break;
 8000782:	e78c      	b.n	800069e <HAL_ADCEx_InjectedConfigChannel+0xd6>
    SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8000784:	4a0c      	ldr	r2, [pc, #48]	; (80007b8 <HAL_ADCEx_InjectedConfigChannel+0x1f0>)
    if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000786:	2e10      	cmp	r6, #16
    SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8000788:	6853      	ldr	r3, [r2, #4]
 800078a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800078e:	6053      	str	r3, [r2, #4]
    if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000790:	d189      	bne.n	80006a6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_ADCEx_InjectedConfigChannel+0x1f4>)
 8000794:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <HAL_ADCEx_InjectedConfigChannel+0x1f8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f2f2 	udiv	r2, r3, r2
 800079c:	230a      	movs	r3, #10
 800079e:	4353      	muls	r3, r2
        wait_loop_index--;
 80007a0:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0)
 80007a2:	9b01      	ldr	r3, [sp, #4]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	f43f af7e 	beq.w	80006a6 <HAL_ADCEx_InjectedConfigChannel+0xde>
        wait_loop_index--;
 80007aa:	9b01      	ldr	r3, [sp, #4]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	e7f7      	b.n	80007a0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
  __HAL_LOCK(hadc);
 80007b0:	2002      	movs	r0, #2
 80007b2:	e77b      	b.n	80006ac <HAL_ADCEx_InjectedConfigChannel+0xe4>
 80007b4:	fffff000 	.word	0xfffff000
 80007b8:	40012700 	.word	0x40012700
 80007bc:	2000000c 	.word	0x2000000c
 80007c0:	000f4240 	.word	0x000f4240

080007c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c4:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007c6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007ca:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007d2:	041b      	lsls	r3, r3, #16
 80007d4:	0c1b      	lsrs	r3, r3, #16
 80007d6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80007de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80007e0:	60d3      	str	r3, [r2, #12]
 80007e2:	4770      	bx	lr
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e8:	4b17      	ldr	r3, [pc, #92]	; (8000848 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ea:	b530      	push	{r4, r5, lr}
 80007ec:	68dc      	ldr	r4, [r3, #12]
 80007ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f8:	2b04      	cmp	r3, #4
 80007fa:	bf28      	it	cs
 80007fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000800:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000804:	bf98      	it	ls
 8000806:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	fa05 f303 	lsl.w	r3, r5, r3
 800080c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000810:	bf88      	it	hi
 8000812:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000814:	4019      	ands	r1, r3
 8000816:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000818:	fa05 f404 	lsl.w	r4, r5, r4
 800081c:	3c01      	subs	r4, #1
 800081e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000820:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000822:	ea42 0201 	orr.w	r2, r2, r1
 8000826:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082a:	bfaf      	iteee	ge
 800082c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000830:	4b06      	ldrlt	r3, [pc, #24]	; (800084c <HAL_NVIC_SetPriority+0x64>)
 8000832:	f000 000f 	andlt.w	r0, r0, #15
 8000836:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000838:	bfa5      	ittet	ge
 800083a:	b2d2      	uxtbge	r2, r2
 800083c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000840:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000842:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000846:	bd30      	pop	{r4, r5, pc}
 8000848:	e000ed00 	.word	0xe000ed00
 800084c:	e000ed14 	.word	0xe000ed14

08000850 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000850:	2301      	movs	r3, #1
 8000852:	0942      	lsrs	r2, r0, #5
 8000854:	f000 001f 	and.w	r0, r0, #31
 8000858:	fa03 f000 	lsl.w	r0, r3, r0
 800085c:	4b01      	ldr	r3, [pc, #4]	; (8000864 <HAL_NVIC_EnableIRQ+0x14>)
 800085e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000862:	4770      	bx	lr
 8000864:	e000e100 	.word	0xe000e100

08000868 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000868:	3801      	subs	r0, #1
 800086a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800086e:	d20a      	bcs.n	8000886 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000870:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	4a06      	ldr	r2, [pc, #24]	; (8000890 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000876:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000878:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800087c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000880:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000886:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000896:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	bf0c      	ite	eq
 800089c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008a0:	f022 0204 	bicne.w	r2, r2, #4
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	4770      	bx	lr
 80008a8:	e000e010 	.word	0xe000e010

080008ac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80008ac:	4770      	bx	lr

080008ae <HAL_SYSTICK_IRQHandler>:
{
 80008ae:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80008b0:	f7ff fffc 	bl	80008ac <HAL_SYSTICK_Callback>
 80008b4:	bd08      	pop	{r3, pc}
	...

080008b8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 80008b8:	2300      	movs	r3, #0
{ 
 80008ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80008be:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8000a58 <HAL_GPIO_Init+0x1a0>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80008c6:	4a62      	ldr	r2, [pc, #392]	; (8000a50 <HAL_GPIO_Init+0x198>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80008c8:	fa38 f403 	lsrs.w	r4, r8, r3
 80008cc:	d102      	bne.n	80008d4 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  } 
}
 80008ce:	b003      	add	sp, #12
 80008d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80008d4:	f04f 0e01 	mov.w	lr, #1
 80008d8:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 80008dc:	ea18 060e 	ands.w	r6, r8, lr
 80008e0:	f000 80a8 	beq.w	8000a34 <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80008e4:	684c      	ldr	r4, [r1, #4]
 80008e6:	f024 0710 	bic.w	r7, r4, #16
 80008ea:	2f02      	cmp	r7, #2
 80008ec:	d116      	bne.n	800091c <HAL_GPIO_Init+0x64>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80008ee:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3];
 80008f2:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80008f6:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80008fa:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 80008fe:	f8da 5020 	ldr.w	r5, [sl, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000902:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000906:	fa0c fc0b 	lsl.w	ip, ip, fp
 800090a:	ea25 0c0c 	bic.w	ip, r5, ip
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 800090e:	690d      	ldr	r5, [r1, #16]
 8000910:	fa05 f50b 	lsl.w	r5, r5, fp
 8000914:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000918:	f8ca 5020 	str.w	r5, [sl, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 800091c:	2503      	movs	r5, #3
 800091e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8000922:	fa05 f50a 	lsl.w	r5, r5, sl
 8000926:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 8000928:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800092c:	f004 0c03 	and.w	ip, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000930:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000934:	fa0c fc0a 	lsl.w	ip, ip, sl
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000938:	3f01      	subs	r7, #1
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800093a:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800093e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000940:	f8c0 c000 	str.w	ip, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000944:	d811      	bhi.n	800096a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR; 
 8000946:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000948:	ea07 0b05 	and.w	fp, r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800094c:	68cf      	ldr	r7, [r1, #12]
 800094e:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000952:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000956:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000958:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800095a:	ea27 0e0e 	bic.w	lr, r7, lr
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800095e:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000962:	409f      	lsls	r7, r3
 8000964:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000968:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800096a:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800096c:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800096e:	688f      	ldr	r7, [r1, #8]
 8000970:	fa07 f70a 	lsl.w	r7, r7, sl
 8000974:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000976:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000978:	00e5      	lsls	r5, r4, #3
 800097a:	d55b      	bpl.n	8000a34 <HAL_GPIO_Init+0x17c>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800097c:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000980:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000984:	f023 0703 	bic.w	r7, r3, #3
 8000988:	f045 0501 	orr.w	r5, r5, #1
 800098c:	f8c9 5020 	str.w	r5, [r9, #32]
 8000990:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000994:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000998:	f005 0501 	and.w	r5, r5, #1
 800099c:	9501      	str	r5, [sp, #4]
 800099e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80009a2:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80009a8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 80009ac:	f8d7 a008 	ldr.w	sl, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80009b0:	fa0c f50e 	lsl.w	r5, ip, lr
 80009b4:	ea2a 0c05 	bic.w	ip, sl, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80009b8:	4d26      	ldr	r5, [pc, #152]	; (8000a54 <HAL_GPIO_Init+0x19c>)
 80009ba:	42a8      	cmp	r0, r5
 80009bc:	d03c      	beq.n	8000a38 <HAL_GPIO_Init+0x180>
 80009be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009c2:	42a8      	cmp	r0, r5
 80009c4:	d03a      	beq.n	8000a3c <HAL_GPIO_Init+0x184>
 80009c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009ca:	42a8      	cmp	r0, r5
 80009cc:	d038      	beq.n	8000a40 <HAL_GPIO_Init+0x188>
 80009ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009d2:	42a8      	cmp	r0, r5
 80009d4:	d036      	beq.n	8000a44 <HAL_GPIO_Init+0x18c>
 80009d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009da:	42a8      	cmp	r0, r5
 80009dc:	d034      	beq.n	8000a48 <HAL_GPIO_Init+0x190>
 80009de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009e2:	42a8      	cmp	r0, r5
 80009e4:	d032      	beq.n	8000a4c <HAL_GPIO_Init+0x194>
 80009e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009ea:	42a8      	cmp	r0, r5
 80009ec:	bf14      	ite	ne
 80009ee:	2507      	movne	r5, #7
 80009f0:	2506      	moveq	r5, #6
 80009f2:	fa05 f50e 	lsl.w	r5, r5, lr
 80009f6:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 80009fa:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80009fc:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 80009fe:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a00:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000a04:	bf0c      	ite	eq
 8000a06:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000a08:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000a0a:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000a0c:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a0e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000a12:	bf0c      	ite	eq
 8000a14:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000a16:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000a18:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000a1a:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a1c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a20:	bf0c      	ite	eq
 8000a22:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000a24:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000a26:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000a28:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a2a:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a2c:	bf54      	ite	pl
 8000a2e:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 8000a30:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000a32:	60d5      	str	r5, [r2, #12]
    position++;
 8000a34:	3301      	adds	r3, #1
 8000a36:	e747      	b.n	80008c8 <HAL_GPIO_Init+0x10>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000a38:	2500      	movs	r5, #0
 8000a3a:	e7da      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a3c:	2501      	movs	r5, #1
 8000a3e:	e7d8      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a40:	2502      	movs	r5, #2
 8000a42:	e7d6      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a44:	2503      	movs	r5, #3
 8000a46:	e7d4      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a48:	2504      	movs	r5, #4
 8000a4a:	e7d2      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a4c:	2505      	movs	r5, #5
 8000a4e:	e7d0      	b.n	80009f2 <HAL_GPIO_Init+0x13a>
 8000a50:	40010400 	.word	0x40010400
 8000a54:	40020000 	.word	0x40020000
 8000a58:	40023800 	.word	0x40023800

08000a5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a5c:	b10a      	cbz	r2, 8000a62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000a5e:	6181      	str	r1, [r0, #24]
 8000a60:	4770      	bx	lr
 8000a62:	0409      	lsls	r1, r1, #16
 8000a64:	e7fb      	b.n	8000a5e <HAL_GPIO_WritePin+0x2>
	...

08000a68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000a68:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000a6a:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000a6c:	6959      	ldr	r1, [r3, #20]
 8000a6e:	4201      	tst	r1, r0
 8000a70:	d002      	beq.n	8000a78 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000a72:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000a74:	f003 f9f2 	bl	8003e5c <HAL_GPIO_EXTI_Callback>
 8000a78:	bd08      	pop	{r3, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40010400 	.word	0x40010400

08000a80 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000a80:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8000a82:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8000a8a:	d00c      	beq.n	8000aa6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 8000a8c:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8000a8e:	491a      	ldr	r1, [pc, #104]	; (8000af8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000a90:	680b      	ldr	r3, [r1, #0]
 8000a92:	f023 0301 	bic.w	r3, r3, #1
 8000a96:	4313      	orrs	r3, r2
 8000a98:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8000a9a:	6808      	ldr	r0, [r1, #0]
 8000a9c:	f000 0001 	and.w	r0, r0, #1
 8000aa0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8000aa2:	b002      	add	sp, #8
 8000aa4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000aa6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000aa8:	4914      	ldr	r1, [pc, #80]	; (8000afc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000aaa:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000aae:	d00f      	beq.n	8000ad0 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000ab0:	680a      	ldr	r2, [r1, #0]
 8000ab2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000ab6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8000aba:	d1e7      	bne.n	8000a8c <RCC_SetFlashLatencyFromMSIRange+0xc>
 8000abc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8000ac0:	d1e4      	bne.n	8000a8c <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 8000ac2:	4a0d      	ldr	r2, [pc, #52]	; (8000af8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000ac4:	6813      	ldr	r3, [r2, #0]
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 8000acc:	2201      	movs	r2, #1
 8000ace:	e7de      	b.n	8000a8e <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ad2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ad6:	625a      	str	r2, [r3, #36]	; 0x24
 8000ad8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ada:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000ade:	9201      	str	r2, [sp, #4]
 8000ae0:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000ae2:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ae4:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000ae6:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8000aea:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 8000aee:	6259      	str	r1, [r3, #36]	; 0x24
 8000af0:	e7e1      	b.n	8000ab6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40023c00 	.word	0x40023c00
 8000afc:	40007000 	.word	0x40007000

08000b00 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b00:	6803      	ldr	r3, [r0, #0]
{
 8000b02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b06:	07d9      	lsls	r1, r3, #31
{
 8000b08:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b0a:	d46a      	bmi.n	8000be2 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	079a      	lsls	r2, r3, #30
 8000b10:	f100 80e6 	bmi.w	8000ce0 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b14:	6823      	ldr	r3, [r4, #0]
 8000b16:	06de      	lsls	r6, r3, #27
 8000b18:	d555      	bpl.n	8000bc6 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000b1a:	4dc1      	ldr	r5, [pc, #772]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000b1c:	68ab      	ldr	r3, [r5, #8]
 8000b1e:	f013 0f0c 	tst.w	r3, #12
 8000b22:	f040 8183 	bne.w	8000e2c <HAL_RCC_OscConfig+0x32c>
 8000b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b2a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b2e:	6829      	ldr	r1, [r5, #0]
 8000b30:	fa93 f3a3 	rbit	r3, r3
 8000b34:	fab3 f383 	clz	r3, r3
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	420b      	tst	r3, r1
 8000b44:	d002      	beq.n	8000b4c <HAL_RCC_OscConfig+0x4c>
 8000b46:	69a3      	ldr	r3, [r4, #24]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d06e      	beq.n	8000c2a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b4c:	4db4      	ldr	r5, [pc, #720]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000b4e:	6a20      	ldr	r0, [r4, #32]
 8000b50:	686b      	ldr	r3, [r5, #4]
 8000b52:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000b56:	4298      	cmp	r0, r3
 8000b58:	f240 814a 	bls.w	8000df0 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b5c:	f7ff ff90 	bl	8000a80 <RCC_SetFlashLatencyFromMSIRange>
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d162      	bne.n	8000c2a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b64:	686b      	ldr	r3, [r5, #4]
 8000b66:	6a22      	ldr	r2, [r4, #32]
 8000b68:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b70:	6869      	ldr	r1, [r5, #4]
 8000b72:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000b76:	fa93 f3a3 	rbit	r3, r3
 8000b7a:	fab3 f283 	clz	r2, r3
 8000b7e:	69e3      	ldr	r3, [r4, #28]
 8000b80:	4093      	lsls	r3, r2
 8000b82:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000b86:	4313      	orrs	r3, r2
 8000b88:	606b      	str	r3, [r5, #4]
 8000b8a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b8e:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000b92:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000b96:	4ba2      	ldr	r3, [pc, #648]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000b98:	21f0      	movs	r1, #240	; 0xf0
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	fa91 f1a1 	rbit	r1, r1
 8000ba0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ba4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ba6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000baa:	40c3      	lsrs	r3, r0
 8000bac:	1c58      	adds	r0, r3, #1
 8000bae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000bb2:	40ca      	lsrs	r2, r1
 8000bb4:	499b      	ldr	r1, [pc, #620]	; (8000e24 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000bb6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000bb8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000bba:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000bbc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000bbe:	4a9a      	ldr	r2, [pc, #616]	; (8000e28 <HAL_RCC_OscConfig+0x328>)
 8000bc0:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000bc2:	f7ff fadb 	bl	800017c <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	071d      	lsls	r5, r3, #28
 8000bca:	f100 8191 	bmi.w	8000ef0 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bce:	6823      	ldr	r3, [r4, #0]
 8000bd0:	0758      	lsls	r0, r3, #29
 8000bd2:	f100 81d3 	bmi.w	8000f7c <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bd6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f040 8257 	bne.w	800108c <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 8000bde:	2000      	movs	r0, #0
 8000be0:	e024      	b.n	8000c2c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000be2:	4b8f      	ldr	r3, [pc, #572]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000be4:	689a      	ldr	r2, [r3, #8]
 8000be6:	f002 020c 	and.w	r2, r2, #12
 8000bea:	2a08      	cmp	r2, #8
 8000bec:	d007      	beq.n	8000bfe <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	f002 020c 	and.w	r2, r2, #12
 8000bf4:	2a0c      	cmp	r2, #12
 8000bf6:	d11c      	bne.n	8000c32 <HAL_RCC_OscConfig+0x132>
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	03db      	lsls	r3, r3, #15
 8000bfc:	d519      	bpl.n	8000c32 <HAL_RCC_OscConfig+0x132>
 8000bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c02:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c06:	4a86      	ldr	r2, [pc, #536]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000c08:	6811      	ldr	r1, [r2, #0]
 8000c0a:	fa93 f3a3 	rbit	r3, r3
 8000c0e:	fab3 f383 	clz	r3, r3
 8000c12:	2201      	movs	r2, #1
 8000c14:	f003 031f 	and.w	r3, r3, #31
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	420b      	tst	r3, r1
 8000c1e:	f43f af75 	beq.w	8000b0c <HAL_RCC_OscConfig+0xc>
 8000c22:	6863      	ldr	r3, [r4, #4]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	f47f af71 	bne.w	8000b0c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000c2a:	2001      	movs	r0, #1
}
 8000c2c:	b003      	add	sp, #12
 8000c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c32:	6863      	ldr	r3, [r4, #4]
 8000c34:	4d7a      	ldr	r5, [pc, #488]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d120      	bne.n	8000c7c <HAL_RCC_OscConfig+0x17c>
 8000c3a:	682b      	ldr	r3, [r5, #0]
 8000c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c40:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c42:	f7ff fac3 	bl	80001cc <HAL_GetTick>
 8000c46:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8000c4a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c4c:	2601      	movs	r6, #1
 8000c4e:	4f74      	ldr	r7, [pc, #464]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000c50:	fa95 f3a5 	rbit	r3, r5
 8000c54:	683a      	ldr	r2, [r7, #0]
 8000c56:	fa95 f3a5 	rbit	r3, r5
 8000c5a:	fab3 f383 	clz	r3, r3
 8000c5e:	f003 031f 	and.w	r3, r3, #31
 8000c62:	fa06 f303 	lsl.w	r3, r6, r3
 8000c66:	4213      	tst	r3, r2
 8000c68:	f47f af50 	bne.w	8000b0c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c6c:	f7ff faae 	bl	80001cc <HAL_GetTick>
 8000c70:	eba0 0008 	sub.w	r0, r0, r8
 8000c74:	2864      	cmp	r0, #100	; 0x64
 8000c76:	d9eb      	bls.n	8000c50 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000c78:	2003      	movs	r0, #3
 8000c7a:	e7d7      	b.n	8000c2c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7c:	bb13      	cbnz	r3, 8000cc4 <HAL_RCC_OscConfig+0x1c4>
 8000c7e:	682b      	ldr	r3, [r5, #0]
 8000c80:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c88:	602b      	str	r3, [r5, #0]
 8000c8a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c8c:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c92:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c94:	f7ff fa9a 	bl	80001cc <HAL_GetTick>
 8000c98:	4680      	mov	r8, r0
 8000c9a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c9e:	682a      	ldr	r2, [r5, #0]
 8000ca0:	fa96 f3a6 	rbit	r3, r6
 8000ca4:	fab3 f383 	clz	r3, r3
 8000ca8:	f003 031f 	and.w	r3, r3, #31
 8000cac:	fa07 f303 	lsl.w	r3, r7, r3
 8000cb0:	4213      	tst	r3, r2
 8000cb2:	f43f af2b 	beq.w	8000b0c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cb6:	f7ff fa89 	bl	80001cc <HAL_GetTick>
 8000cba:	eba0 0008 	sub.w	r0, r0, r8
 8000cbe:	2864      	cmp	r0, #100	; 0x64
 8000cc0:	d9eb      	bls.n	8000c9a <HAL_RCC_OscConfig+0x19a>
 8000cc2:	e7d9      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cc4:	2b05      	cmp	r3, #5
 8000cc6:	682b      	ldr	r3, [r5, #0]
 8000cc8:	d103      	bne.n	8000cd2 <HAL_RCC_OscConfig+0x1d2>
 8000cca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cce:	602b      	str	r3, [r5, #0]
 8000cd0:	e7b3      	b.n	8000c3a <HAL_RCC_OscConfig+0x13a>
 8000cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd6:	602b      	str	r3, [r5, #0]
 8000cd8:	682b      	ldr	r3, [r5, #0]
 8000cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cde:	e7af      	b.n	8000c40 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ce0:	4b4f      	ldr	r3, [pc, #316]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000ce2:	689a      	ldr	r2, [r3, #8]
 8000ce4:	f002 020c 	and.w	r2, r2, #12
 8000ce8:	2a04      	cmp	r2, #4
 8000cea:	d007      	beq.n	8000cfc <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	f002 020c 	and.w	r2, r2, #12
 8000cf2:	2a0c      	cmp	r2, #12
 8000cf4:	d124      	bne.n	8000d40 <HAL_RCC_OscConfig+0x240>
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	03df      	lsls	r7, r3, #15
 8000cfa:	d421      	bmi.n	8000d40 <HAL_RCC_OscConfig+0x240>
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d02:	4a47      	ldr	r2, [pc, #284]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000d04:	6810      	ldr	r0, [r2, #0]
 8000d06:	fa93 f3a3 	rbit	r3, r3
 8000d0a:	fab3 f383 	clz	r3, r3
 8000d0e:	2101      	movs	r1, #1
 8000d10:	f003 031f 	and.w	r3, r3, #31
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	4203      	tst	r3, r0
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	d002      	beq.n	8000d24 <HAL_RCC_OscConfig+0x224>
 8000d1e:	68e2      	ldr	r2, [r4, #12]
 8000d20:	428a      	cmp	r2, r1
 8000d22:	d182      	bne.n	8000c2a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d24:	6858      	ldr	r0, [r3, #4]
 8000d26:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 8000d2a:	fa92 f2a2 	rbit	r2, r2
 8000d2e:	fab2 f182 	clz	r1, r2
 8000d32:	6922      	ldr	r2, [r4, #16]
 8000d34:	408a      	lsls	r2, r1
 8000d36:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3e:	e6e9      	b.n	8000b14 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d40:	68e2      	ldr	r2, [r4, #12]
 8000d42:	2501      	movs	r5, #1
 8000d44:	b382      	cbz	r2, 8000da8 <HAL_RCC_OscConfig+0x2a8>
 8000d46:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 8000d4a:	fab3 f383 	clz	r3, r3
 8000d4e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d52:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fa37 	bl	80001cc <HAL_GetTick>
 8000d5e:	2702      	movs	r7, #2
 8000d60:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d62:	4e2f      	ldr	r6, [pc, #188]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000d64:	fa97 f3a7 	rbit	r3, r7
 8000d68:	6832      	ldr	r2, [r6, #0]
 8000d6a:	fa97 f3a7 	rbit	r3, r7
 8000d6e:	fab3 f383 	clz	r3, r3
 8000d72:	f003 031f 	and.w	r3, r3, #31
 8000d76:	fa05 f303 	lsl.w	r3, r5, r3
 8000d7a:	4213      	tst	r3, r2
 8000d7c:	d00d      	beq.n	8000d9a <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7e:	6871      	ldr	r1, [r6, #4]
 8000d80:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000d84:	fa93 f3a3 	rbit	r3, r3
 8000d88:	fab3 f283 	clz	r2, r3
 8000d8c:	6923      	ldr	r3, [r4, #16]
 8000d8e:	4093      	lsls	r3, r2
 8000d90:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 8000d94:	4313      	orrs	r3, r2
 8000d96:	6073      	str	r3, [r6, #4]
 8000d98:	e6bc      	b.n	8000b14 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d9a:	f7ff fa17 	bl	80001cc <HAL_GetTick>
 8000d9e:	eba0 0008 	sub.w	r0, r0, r8
 8000da2:	2802      	cmp	r0, #2
 8000da4:	d9de      	bls.n	8000d64 <HAL_RCC_OscConfig+0x264>
 8000da6:	e767      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
 8000da8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8000dac:	fab3 f383 	clz	r3, r3
 8000db0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000db4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fa06 	bl	80001cc <HAL_GetTick>
 8000dc0:	2602      	movs	r6, #2
 8000dc2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dc4:	4f16      	ldr	r7, [pc, #88]	; (8000e20 <HAL_RCC_OscConfig+0x320>)
 8000dc6:	fa96 f3a6 	rbit	r3, r6
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	fa96 f3a6 	rbit	r3, r6
 8000dd0:	fab3 f383 	clz	r3, r3
 8000dd4:	f003 031f 	and.w	r3, r3, #31
 8000dd8:	fa05 f303 	lsl.w	r3, r5, r3
 8000ddc:	4213      	tst	r3, r2
 8000dde:	f43f ae99 	beq.w	8000b14 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000de2:	f7ff f9f3 	bl	80001cc <HAL_GetTick>
 8000de6:	eba0 0008 	sub.w	r0, r0, r8
 8000dea:	2802      	cmp	r0, #2
 8000dec:	d9eb      	bls.n	8000dc6 <HAL_RCC_OscConfig+0x2c6>
 8000dee:	e743      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000df0:	686b      	ldr	r3, [r5, #4]
 8000df2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000df6:	4303      	orrs	r3, r0
 8000df8:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dfa:	6869      	ldr	r1, [r5, #4]
 8000dfc:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000e00:	fa93 f3a3 	rbit	r3, r3
 8000e04:	fab3 f283 	clz	r2, r3
 8000e08:	69e3      	ldr	r3, [r4, #28]
 8000e0a:	4093      	lsls	r3, r2
 8000e0c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000e10:	4313      	orrs	r3, r2
 8000e12:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e14:	f7ff fe34 	bl	8000a80 <RCC_SetFlashLatencyFromMSIRange>
 8000e18:	2800      	cmp	r0, #0
 8000e1a:	f43f aeb6 	beq.w	8000b8a <HAL_RCC_OscConfig+0x8a>
 8000e1e:	e704      	b.n	8000c2a <HAL_RCC_OscConfig+0x12a>
 8000e20:	40023800 	.word	0x40023800
 8000e24:	080052f8 	.word	0x080052f8
 8000e28:	2000000c 	.word	0x2000000c
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e2c:	69a2      	ldr	r2, [r4, #24]
 8000e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d037      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x3a6>
 8000e36:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 8000e3a:	fab3 f383 	clz	r3, r3
 8000e3e:	2601      	movs	r6, #1
 8000e40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000e44:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000e4c:	f7ff f9be 	bl	80001cc <HAL_GetTick>
 8000e50:	f44f 7700 	mov.w	r7, #512	; 0x200
 8000e54:	4680      	mov	r8, r0
 8000e56:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000e5a:	682a      	ldr	r2, [r5, #0]
 8000e5c:	fa97 f3a7 	rbit	r3, r7
 8000e60:	fab3 f383 	clz	r3, r3
 8000e64:	f003 031f 	and.w	r3, r3, #31
 8000e68:	fa06 f303 	lsl.w	r3, r6, r3
 8000e6c:	4213      	tst	r3, r2
 8000e6e:	d013      	beq.n	8000e98 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e70:	686b      	ldr	r3, [r5, #4]
 8000e72:	6a22      	ldr	r2, [r4, #32]
 8000e74:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e7c:	6869      	ldr	r1, [r5, #4]
 8000e7e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000e82:	fa93 f3a3 	rbit	r3, r3
 8000e86:	fab3 f283 	clz	r2, r3
 8000e8a:	69e3      	ldr	r3, [r4, #28]
 8000e8c:	4093      	lsls	r3, r2
 8000e8e:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000e92:	4313      	orrs	r3, r2
 8000e94:	606b      	str	r3, [r5, #4]
 8000e96:	e696      	b.n	8000bc6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e98:	f7ff f998 	bl	80001cc <HAL_GetTick>
 8000e9c:	eba0 0008 	sub.w	r0, r0, r8
 8000ea0:	2802      	cmp	r0, #2
 8000ea2:	d9d8      	bls.n	8000e56 <HAL_RCC_OscConfig+0x356>
 8000ea4:	e6e8      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
 8000ea6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 8000eaa:	fab3 f383 	clz	r3, r3
 8000eae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000eb2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000eba:	f7ff f987 	bl	80001cc <HAL_GetTick>
 8000ebe:	f44f 7600 	mov.w	r6, #512	; 0x200
 8000ec2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8000ec4:	2701      	movs	r7, #1
 8000ec6:	fa96 f3a6 	rbit	r3, r6
 8000eca:	682a      	ldr	r2, [r5, #0]
 8000ecc:	fa96 f3a6 	rbit	r3, r6
 8000ed0:	fab3 f383 	clz	r3, r3
 8000ed4:	f003 031f 	and.w	r3, r3, #31
 8000ed8:	fa07 f303 	lsl.w	r3, r7, r3
 8000edc:	4213      	tst	r3, r2
 8000ede:	f43f ae72 	beq.w	8000bc6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ee2:	f7ff f973 	bl	80001cc <HAL_GetTick>
 8000ee6:	eba0 0008 	sub.w	r0, r0, r8
 8000eea:	2802      	cmp	r0, #2
 8000eec:	d9eb      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x3c6>
 8000eee:	e6c3      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ef0:	6962      	ldr	r2, [r4, #20]
 8000ef2:	2501      	movs	r5, #1
 8000ef4:	49a9      	ldr	r1, [pc, #676]	; (800119c <HAL_RCC_OscConfig+0x69c>)
 8000ef6:	b302      	cbz	r2, 8000f3a <HAL_RCC_OscConfig+0x43a>
 8000ef8:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 8000efc:	fab3 f383 	clz	r3, r3
 8000f00:	440b      	add	r3, r1
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8000f06:	f7ff f961 	bl	80001cc <HAL_GetTick>
 8000f0a:	2602      	movs	r6, #2
 8000f0c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0e:	4fa4      	ldr	r7, [pc, #656]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 8000f10:	fa96 f3a6 	rbit	r3, r6
 8000f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f16:	fa96 f3a6 	rbit	r3, r6
 8000f1a:	fab3 f383 	clz	r3, r3
 8000f1e:	f003 031f 	and.w	r3, r3, #31
 8000f22:	fa05 f303 	lsl.w	r3, r5, r3
 8000f26:	4213      	tst	r3, r2
 8000f28:	f47f ae51 	bne.w	8000bce <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f2c:	f7ff f94e 	bl	80001cc <HAL_GetTick>
 8000f30:	eba0 0008 	sub.w	r0, r0, r8
 8000f34:	2802      	cmp	r0, #2
 8000f36:	d9eb      	bls.n	8000f10 <HAL_RCC_OscConfig+0x410>
 8000f38:	e69e      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
 8000f3a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 8000f3e:	fab3 f383 	clz	r3, r3
 8000f42:	440b      	add	r3, r1
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f48:	f7ff f940 	bl	80001cc <HAL_GetTick>
 8000f4c:	2602      	movs	r6, #2
 8000f4e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f50:	4f93      	ldr	r7, [pc, #588]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 8000f52:	fa96 f3a6 	rbit	r3, r6
 8000f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f58:	fa96 f3a6 	rbit	r3, r6
 8000f5c:	fab3 f383 	clz	r3, r3
 8000f60:	f003 031f 	and.w	r3, r3, #31
 8000f64:	fa05 f303 	lsl.w	r3, r5, r3
 8000f68:	4213      	tst	r3, r2
 8000f6a:	f43f ae30 	beq.w	8000bce <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f6e:	f7ff f92d 	bl	80001cc <HAL_GetTick>
 8000f72:	eba0 0008 	sub.w	r0, r0, r8
 8000f76:	2802      	cmp	r0, #2
 8000f78:	d9eb      	bls.n	8000f52 <HAL_RCC_OscConfig+0x452>
 8000f7a:	e67d      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7c:	4b88      	ldr	r3, [pc, #544]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 8000f7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f80:	00d1      	lsls	r1, r2, #3
 8000f82:	d434      	bmi.n	8000fee <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 8000f84:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f88:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f8c:	625a      	str	r2, [r3, #36]	; 0x24
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f98:	4d82      	ldr	r5, [pc, #520]	; (80011a4 <HAL_RCC_OscConfig+0x6a4>)
 8000f9a:	682b      	ldr	r3, [r5, #0]
 8000f9c:	05da      	lsls	r2, r3, #23
 8000f9e:	d528      	bpl.n	8000ff2 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fa0:	68a3      	ldr	r3, [r4, #8]
 8000fa2:	4d7f      	ldr	r5, [pc, #508]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d134      	bne.n	8001012 <HAL_RCC_OscConfig+0x512>
 8000fa8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000fb0:	f7ff f90c 	bl	80001cc <HAL_GetTick>
 8000fb4:	f44f 7500 	mov.w	r5, #512	; 0x200
 8000fb8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fba:	2701      	movs	r7, #1
 8000fbc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 80011a0 <HAL_RCC_OscConfig+0x6a0>
 8000fc0:	fa95 f3a5 	rbit	r3, r5
 8000fc4:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8000fc8:	fa95 f3a5 	rbit	r3, r5
 8000fcc:	fab3 f383 	clz	r3, r3
 8000fd0:	f003 031f 	and.w	r3, r3, #31
 8000fd4:	fa07 f303 	lsl.w	r3, r7, r3
 8000fd8:	4213      	tst	r3, r2
 8000fda:	d04e      	beq.n	800107a <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 8000fdc:	2e00      	cmp	r6, #0
 8000fde:	f43f adfa 	beq.w	8000bd6 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fe2:	4a6f      	ldr	r2, [pc, #444]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 8000fe4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000fe6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fea:	6253      	str	r3, [r2, #36]	; 0x24
 8000fec:	e5f3      	b.n	8000bd6 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 8000fee:	2600      	movs	r6, #0
 8000ff0:	e7d2      	b.n	8000f98 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ff2:	682b      	ldr	r3, [r5, #0]
 8000ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000ffa:	f7ff f8e7 	bl	80001cc <HAL_GetTick>
 8000ffe:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001000:	682b      	ldr	r3, [r5, #0]
 8001002:	05db      	lsls	r3, r3, #23
 8001004:	d4cc      	bmi.n	8000fa0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001006:	f7ff f8e1 	bl	80001cc <HAL_GetTick>
 800100a:	1bc0      	subs	r0, r0, r7
 800100c:	2864      	cmp	r0, #100	; 0x64
 800100e:	d9f7      	bls.n	8001000 <HAL_RCC_OscConfig+0x500>
 8001010:	e632      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001012:	bb23      	cbnz	r3, 800105e <HAL_RCC_OscConfig+0x55e>
 8001014:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001016:	f44f 7700 	mov.w	r7, #512	; 0x200
 800101a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800101e:	636b      	str	r3, [r5, #52]	; 0x34
 8001020:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001022:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001026:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800102a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800102c:	f7ff f8ce 	bl	80001cc <HAL_GetTick>
 8001030:	4681      	mov	r9, r0
 8001032:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001036:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001038:	fa97 f3a7 	rbit	r3, r7
 800103c:	fab3 f383 	clz	r3, r3
 8001040:	f003 031f 	and.w	r3, r3, #31
 8001044:	fa08 f303 	lsl.w	r3, r8, r3
 8001048:	4213      	tst	r3, r2
 800104a:	d0c7      	beq.n	8000fdc <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800104c:	f7ff f8be 	bl	80001cc <HAL_GetTick>
 8001050:	f241 3388 	movw	r3, #5000	; 0x1388
 8001054:	eba0 0009 	sub.w	r0, r0, r9
 8001058:	4298      	cmp	r0, r3
 800105a:	d9ea      	bls.n	8001032 <HAL_RCC_OscConfig+0x532>
 800105c:	e60c      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800105e:	2b05      	cmp	r3, #5
 8001060:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001062:	d103      	bne.n	800106c <HAL_RCC_OscConfig+0x56c>
 8001064:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001068:	636b      	str	r3, [r5, #52]	; 0x34
 800106a:	e79d      	b.n	8000fa8 <HAL_RCC_OscConfig+0x4a8>
 800106c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001070:	636b      	str	r3, [r5, #52]	; 0x34
 8001072:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001074:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001078:	e799      	b.n	8000fae <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800107a:	f7ff f8a7 	bl	80001cc <HAL_GetTick>
 800107e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001082:	eba0 0009 	sub.w	r0, r0, r9
 8001086:	4298      	cmp	r0, r3
 8001088:	d99a      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x4c0>
 800108a:	e5f5      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800108c:	4d44      	ldr	r5, [pc, #272]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 800108e:	68ab      	ldr	r3, [r5, #8]
 8001090:	f003 030c 	and.w	r3, r3, #12
 8001094:	2b0c      	cmp	r3, #12
 8001096:	f43f adc8 	beq.w	8000c2a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800109a:	2a02      	cmp	r2, #2
 800109c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010a0:	d156      	bne.n	8001150 <HAL_RCC_OscConfig+0x650>
 80010a2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80010a6:	fab3 f383 	clz	r3, r3
 80010aa:	2200      	movs	r2, #0
 80010ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010b0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010b8:	f7ff f888 	bl	80001cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010bc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 80010be:	4680      	mov	r8, r0
 80010c0:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010c4:	2501      	movs	r5, #1
 80010c6:	fa97 f3a7 	rbit	r3, r7
 80010ca:	6832      	ldr	r2, [r6, #0]
 80010cc:	fa97 f3a7 	rbit	r3, r7
 80010d0:	fab3 f383 	clz	r3, r3
 80010d4:	f003 031f 	and.w	r3, r3, #31
 80010d8:	fa05 f303 	lsl.w	r3, r5, r3
 80010dc:	4213      	tst	r3, r2
 80010de:	d130      	bne.n	8001142 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010e0:	68b2      	ldr	r2, [r6, #8]
 80010e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80010e6:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80010ea:	430b      	orrs	r3, r1
 80010ec:	4313      	orrs	r3, r2
 80010ee:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80010f0:	4313      	orrs	r3, r2
 80010f2:	60b3      	str	r3, [r6, #8]
 80010f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010f8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80010fc:	fab3 f383 	clz	r3, r3
 8001100:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001104:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800110c:	f7ff f85e 	bl	80001cc <HAL_GetTick>
 8001110:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001114:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001116:	2501      	movs	r5, #1
 8001118:	4e21      	ldr	r6, [pc, #132]	; (80011a0 <HAL_RCC_OscConfig+0x6a0>)
 800111a:	fa94 f3a4 	rbit	r3, r4
 800111e:	6832      	ldr	r2, [r6, #0]
 8001120:	fa94 f3a4 	rbit	r3, r4
 8001124:	fab3 f383 	clz	r3, r3
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	fa05 f303 	lsl.w	r3, r5, r3
 8001130:	4213      	tst	r3, r2
 8001132:	f47f ad54 	bne.w	8000bde <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff f849 	bl	80001cc <HAL_GetTick>
 800113a:	1bc0      	subs	r0, r0, r7
 800113c:	2802      	cmp	r0, #2
 800113e:	d9ec      	bls.n	800111a <HAL_RCC_OscConfig+0x61a>
 8001140:	e59a      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001142:	f7ff f843 	bl	80001cc <HAL_GetTick>
 8001146:	eba0 0008 	sub.w	r0, r0, r8
 800114a:	2802      	cmp	r0, #2
 800114c:	d9bb      	bls.n	80010c6 <HAL_RCC_OscConfig+0x5c6>
 800114e:	e593      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
 8001150:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001154:	fab3 f383 	clz	r3, r3
 8001158:	2200      	movs	r2, #0
 800115a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800115e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001166:	f7ff f831 	bl	80001cc <HAL_GetTick>
 800116a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800116e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001170:	2601      	movs	r6, #1
 8001172:	fa94 f3a4 	rbit	r3, r4
 8001176:	682a      	ldr	r2, [r5, #0]
 8001178:	fa94 f3a4 	rbit	r3, r4
 800117c:	fab3 f383 	clz	r3, r3
 8001180:	f003 031f 	and.w	r3, r3, #31
 8001184:	fa06 f303 	lsl.w	r3, r6, r3
 8001188:	4213      	tst	r3, r2
 800118a:	f43f ad28 	beq.w	8000bde <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800118e:	f7ff f81d 	bl	80001cc <HAL_GetTick>
 8001192:	1bc0      	subs	r0, r0, r7
 8001194:	2802      	cmp	r0, #2
 8001196:	d9ec      	bls.n	8001172 <HAL_RCC_OscConfig+0x672>
 8001198:	e56e      	b.n	8000c78 <HAL_RCC_OscConfig+0x178>
 800119a:	bf00      	nop
 800119c:	1091c1a0 	.word	0x1091c1a0
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40007000 	.word	0x40007000

080011a8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80011a8:	491e      	ldr	r1, [pc, #120]	; (8001224 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 80011aa:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80011ac:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80011ae:	f003 020c 	and.w	r2, r3, #12
 80011b2:	2a08      	cmp	r2, #8
 80011b4:	d005      	beq.n	80011c2 <HAL_RCC_GetSysClockFreq+0x1a>
 80011b6:	2a0c      	cmp	r2, #12
 80011b8:	d005      	beq.n	80011c6 <HAL_RCC_GetSysClockFreq+0x1e>
 80011ba:	2a04      	cmp	r2, #4
 80011bc:	d122      	bne.n	8001204 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 80011be:	481a      	ldr	r0, [pc, #104]	; (8001228 <HAL_RCC_GetSysClockFreq+0x80>)
}
 80011c0:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 80011c2:	481a      	ldr	r0, [pc, #104]	; (800122c <HAL_RCC_GetSysClockFreq+0x84>)
 80011c4:	bd10      	pop	{r4, pc}
 80011c6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011ca:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80011ce:	fab2 f282 	clz	r2, r2
 80011d2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80011d6:	fa20 f202 	lsr.w	r2, r0, r2
 80011da:	4815      	ldr	r0, [pc, #84]	; (8001230 <HAL_RCC_GetSysClockFreq+0x88>)
 80011dc:	5c84      	ldrb	r4, [r0, r2]
 80011de:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80011e2:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80011e6:	fab0 f280 	clz	r2, r0
 80011ea:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011ee:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80011f0:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011f2:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 80011f4:	bf4c      	ite	mi
 80011f6:	4b0d      	ldrmi	r3, [pc, #52]	; (800122c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 80011f8:	4b0b      	ldrpl	r3, [pc, #44]	; (8001228 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80011fa:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 80011fc:	4363      	muls	r3, r4
 80011fe:	fbb3 f0f0 	udiv	r0, r3, r0
 8001202:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8001204:	6848      	ldr	r0, [r1, #4]
 8001206:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800120a:	fa93 f3a3 	rbit	r3, r3
 800120e:	fab3 f383 	clz	r3, r3
 8001212:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8001216:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8001218:	1c43      	adds	r3, r0, #1
 800121a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800121e:	4098      	lsls	r0, r3
 8001220:	bd10      	pop	{r4, pc}
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800
 8001228:	00f42400 	.word	0x00f42400
 800122c:	016e3600 	.word	0x016e3600
 8001230:	08005310 	.word	0x08005310

08001234 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001234:	4b6a      	ldr	r3, [pc, #424]	; (80013e0 <HAL_RCC_ClockConfig+0x1ac>)
{
 8001236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800123a:	681a      	ldr	r2, [r3, #0]
{
 800123c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800123e:	f002 0201 	and.w	r2, r2, #1
 8001242:	428a      	cmp	r2, r1
{
 8001244:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001246:	d330      	bcc.n	80012aa <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001248:	6832      	ldr	r2, [r6, #0]
 800124a:	0794      	lsls	r4, r2, #30
 800124c:	d440      	bmi.n	80012d0 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800124e:	07d0      	lsls	r0, r2, #31
 8001250:	d446      	bmi.n	80012e0 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001252:	4b63      	ldr	r3, [pc, #396]	; (80013e0 <HAL_RCC_ClockConfig+0x1ac>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	f002 0201 	and.w	r2, r2, #1
 800125a:	4295      	cmp	r5, r2
 800125c:	f0c0 80ae 	bcc.w	80013bc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001260:	6832      	ldr	r2, [r6, #0]
 8001262:	0751      	lsls	r1, r2, #29
 8001264:	f100 80b3 	bmi.w	80013ce <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001268:	0713      	lsls	r3, r2, #28
 800126a:	d507      	bpl.n	800127c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800126c:	4a5d      	ldr	r2, [pc, #372]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
 800126e:	6931      	ldr	r1, [r6, #16]
 8001270:	6893      	ldr	r3, [r2, #8]
 8001272:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001276:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800127a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800127c:	f7ff ff94 	bl	80011a8 <HAL_RCC_GetSysClockFreq>
 8001280:	4b58      	ldr	r3, [pc, #352]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
 8001282:	22f0      	movs	r2, #240	; 0xf0
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	fa92 f2a2 	rbit	r2, r2
 800128a:	fab2 f282 	clz	r2, r2
 800128e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001292:	40d3      	lsrs	r3, r2
 8001294:	4a54      	ldr	r2, [pc, #336]	; (80013e8 <HAL_RCC_ClockConfig+0x1b4>)
 8001296:	5cd3      	ldrb	r3, [r2, r3]
 8001298:	40d8      	lsrs	r0, r3
 800129a:	4b54      	ldr	r3, [pc, #336]	; (80013ec <HAL_RCC_ClockConfig+0x1b8>)
 800129c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800129e:	2000      	movs	r0, #0
 80012a0:	f7fe ff6c 	bl	800017c <HAL_InitTick>
  return HAL_OK;
 80012a4:	2000      	movs	r0, #0
}
 80012a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012aa:	2901      	cmp	r1, #1
 80012ac:	bf02      	ittt	eq
 80012ae:	681a      	ldreq	r2, [r3, #0]
 80012b0:	f042 0204 	orreq.w	r2, r2, #4
 80012b4:	601a      	streq	r2, [r3, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	f022 0201 	bic.w	r2, r2, #1
 80012bc:	430a      	orrs	r2, r1
 80012be:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	4299      	cmp	r1, r3
 80012c8:	d0be      	beq.n	8001248 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80012ca:	2001      	movs	r0, #1
 80012cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012d0:	4944      	ldr	r1, [pc, #272]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
 80012d2:	68b0      	ldr	r0, [r6, #8]
 80012d4:	688b      	ldr	r3, [r1, #8]
 80012d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012da:	4303      	orrs	r3, r0
 80012dc:	608b      	str	r3, [r1, #8]
 80012de:	e7b6      	b.n	800124e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012e0:	6872      	ldr	r2, [r6, #4]
 80012e2:	4940      	ldr	r1, [pc, #256]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
 80012e4:	2a02      	cmp	r2, #2
 80012e6:	d10f      	bne.n	8001308 <HAL_RCC_ClockConfig+0xd4>
 80012e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ec:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80012f0:	6808      	ldr	r0, [r1, #0]
 80012f2:	fa93 f3a3 	rbit	r3, r3
 80012f6:	fab3 f383 	clz	r3, r3
 80012fa:	2101      	movs	r1, #1
 80012fc:	f003 031f 	and.w	r3, r3, #31
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	4203      	tst	r3, r0
 8001306:	e013      	b.n	8001330 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001308:	2a03      	cmp	r2, #3
 800130a:	d102      	bne.n	8001312 <HAL_RCC_ClockConfig+0xde>
 800130c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001310:	e7ec      	b.n	80012ec <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001312:	2a01      	cmp	r2, #1
 8001314:	d129      	bne.n	800136a <HAL_RCC_ClockConfig+0x136>
 8001316:	2302      	movs	r3, #2
 8001318:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800131c:	6809      	ldr	r1, [r1, #0]
 800131e:	fa93 f3a3 	rbit	r3, r3
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	f003 031f 	and.w	r3, r3, #31
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001330:	d0cb      	beq.n	80012ca <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001332:	4c2c      	ldr	r4, [pc, #176]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001334:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001338:	68a3      	ldr	r3, [r4, #8]
 800133a:	f023 0303 	bic.w	r3, r3, #3
 800133e:	431a      	orrs	r2, r3
 8001340:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8001342:	f7fe ff43 	bl	80001cc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001346:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001348:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800134a:	2b02      	cmp	r3, #2
 800134c:	d110      	bne.n	8001370 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800134e:	68a3      	ldr	r3, [r4, #8]
 8001350:	f003 030c 	and.w	r3, r3, #12
 8001354:	2b08      	cmp	r3, #8
 8001356:	f43f af7c 	beq.w	8001252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800135a:	f7fe ff37 	bl	80001cc <HAL_GetTick>
 800135e:	1bc0      	subs	r0, r0, r7
 8001360:	4540      	cmp	r0, r8
 8001362:	d9f4      	bls.n	800134e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 8001364:	2003      	movs	r0, #3
 8001366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800136a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800136e:	e7bd      	b.n	80012ec <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001370:	2b03      	cmp	r3, #3
 8001372:	d10b      	bne.n	800138c <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001374:	68a3      	ldr	r3, [r4, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b0c      	cmp	r3, #12
 800137c:	f43f af69 	beq.w	8001252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001380:	f7fe ff24 	bl	80001cc <HAL_GetTick>
 8001384:	1bc0      	subs	r0, r0, r7
 8001386:	4540      	cmp	r0, r8
 8001388:	d9f4      	bls.n	8001374 <HAL_RCC_ClockConfig+0x140>
 800138a:	e7eb      	b.n	8001364 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800138c:	2b01      	cmp	r3, #1
 800138e:	d110      	bne.n	80013b2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001390:	68a3      	ldr	r3, [r4, #8]
 8001392:	f003 030c 	and.w	r3, r3, #12
 8001396:	2b04      	cmp	r3, #4
 8001398:	f43f af5b 	beq.w	8001252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800139c:	f7fe ff16 	bl	80001cc <HAL_GetTick>
 80013a0:	1bc0      	subs	r0, r0, r7
 80013a2:	4540      	cmp	r0, r8
 80013a4:	d9f4      	bls.n	8001390 <HAL_RCC_ClockConfig+0x15c>
 80013a6:	e7dd      	b.n	8001364 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7fe ff10 	bl	80001cc <HAL_GetTick>
 80013ac:	1bc0      	subs	r0, r0, r7
 80013ae:	4540      	cmp	r0, r8
 80013b0:	d8d8      	bhi.n	8001364 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80013b2:	68a3      	ldr	r3, [r4, #8]
 80013b4:	f013 0f0c 	tst.w	r3, #12
 80013b8:	d1f6      	bne.n	80013a8 <HAL_RCC_ClockConfig+0x174>
 80013ba:	e74a      	b.n	8001252 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	f022 0201 	bic.w	r2, r2, #1
 80013c2:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	07da      	lsls	r2, r3, #31
 80013c8:	f53f af7f 	bmi.w	80012ca <HAL_RCC_ClockConfig+0x96>
 80013cc:	e748      	b.n	8001260 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013ce:	4905      	ldr	r1, [pc, #20]	; (80013e4 <HAL_RCC_ClockConfig+0x1b0>)
 80013d0:	68f0      	ldr	r0, [r6, #12]
 80013d2:	688b      	ldr	r3, [r1, #8]
 80013d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013d8:	4303      	orrs	r3, r0
 80013da:	608b      	str	r3, [r1, #8]
 80013dc:	e744      	b.n	8001268 <HAL_RCC_ClockConfig+0x34>
 80013de:	bf00      	nop
 80013e0:	40023c00 	.word	0x40023c00
 80013e4:	40023800 	.word	0x40023800
 80013e8:	080052f8 	.word	0x080052f8
 80013ec:	2000000c 	.word	0x2000000c

080013f0 <HAL_RCC_GetHCLKFreq>:
}
 80013f0:	4b01      	ldr	r3, [pc, #4]	; (80013f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	2000000c 	.word	0x2000000c

080013fc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	fa92 f2a2 	rbit	r2, r2
 8001408:	fab2 f282 	clz	r2, r2
 800140c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001410:	40d3      	lsrs	r3, r2
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001414:	5cd3      	ldrb	r3, [r2, r3]
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001418:	6810      	ldr	r0, [r2, #0]
}    
 800141a:	40d8      	lsrs	r0, r3
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800
 8001424:	08005308 	.word	0x08005308
 8001428:	2000000c 	.word	0x2000000c

0800142c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <HAL_RCC_GetPCLK2Freq+0x24>)
 800142e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	fa92 f2a2 	rbit	r2, r2
 8001438:	fab2 f282 	clz	r2, r2
 800143c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001440:	40d3      	lsrs	r3, r2
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001444:	5cd3      	ldrb	r3, [r2, r3]
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001448:	6810      	ldr	r0, [r2, #0]
} 
 800144a:	40d8      	lsrs	r0, r3
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800
 8001454:	08005308 	.word	0x08005308
 8001458:	2000000c 	.word	0x2000000c

0800145c <SD_CmdResp2Error>:
  */
static HAL_SD_ErrorTypedef SD_CmdResp2Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  while (!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 800145c:	6803      	ldr	r3, [r0, #0]
 800145e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001460:	f012 0f45 	tst.w	r2, #69	; 0x45
 8001464:	d0fb      	beq.n	800145e <SD_CmdResp2Error+0x2>
  {
  }
    
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001468:	0752      	lsls	r2, r2, #29
 800146a:	d503      	bpl.n	8001474 <SD_CmdResp2Error+0x18>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 800146c:	2204      	movs	r2, #4
    
    return errorstate;
 800146e:	2003      	movs	r0, #3
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001470:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8001472:	4770      	bx	lr
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 8001474:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001476:	f010 0001 	ands.w	r0, r0, #1
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 800147a:	bf15      	itete	ne
 800147c:	2001      	movne	r0, #1
  {
    /* No error flag set */
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800147e:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 8001482:	6398      	strne	r0, [r3, #56]	; 0x38
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001484:	639a      	streq	r2, [r3, #56]	; 0x38
  
  return errorstate;
}
 8001486:	4770      	bx	lr

08001488 <SD_IsCardProgramming>:
  * @param  hsd: SD handle
  * @param  pStatus: pointer to the variable that will contain the SD card state  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
 8001488:	b570      	push	{r4, r5, r6, lr}
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0;
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800148a:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800148c:	b086      	sub	sp, #24
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800148e:	041b      	lsls	r3, r3, #16
 8001490:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 8001492:	230d      	movs	r3, #13
 8001494:	9302      	str	r3, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001496:	2340      	movs	r3, #64	; 0x40
  __IO uint32_t responseR1 = 0;
 8001498:	2200      	movs	r2, #0
{
 800149a:	4605      	mov	r5, r0
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 800149c:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800149e:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80014a2:	460e      	mov	r6, r1
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80014a4:	6800      	ldr	r0, [r0, #0]
 80014a6:	a901      	add	r1, sp, #4
  __IO uint32_t responseR1 = 0;
 80014a8:	9200      	str	r2, [sp, #0]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 80014aa:	9204      	str	r2, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80014ac:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80014ae:	f001 f88f 	bl	80025d0 <SDIO_SendCommand>
  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 80014b2:	6828      	ldr	r0, [r5, #0]
 80014b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80014b6:	f013 0f45 	tst.w	r3, #69	; 0x45
 80014ba:	d0fb      	beq.n	80014b4 <SD_IsCardProgramming+0x2c>
  {
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 80014bc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80014be:	075b      	lsls	r3, r3, #29
 80014c0:	d504      	bpl.n	80014cc <SD_IsCardProgramming+0x44>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 80014c2:	2304      	movs	r3, #4
 80014c4:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 80014c6:	2003      	movs	r0, #3
  {
    return(SD_AKE_SEQ_ERROR);
  }
  
  return errorstate;
}   
 80014c8:	b006      	add	sp, #24
 80014ca:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 80014cc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80014ce:	f014 0401 	ands.w	r4, r4, #1
 80014d2:	d003      	beq.n	80014dc <SD_IsCardProgramming+0x54>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 80014d4:	2301      	movs	r3, #1
 80014d6:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 80014d8:	4618      	mov	r0, r3
 80014da:	e7f5      	b.n	80014c8 <SD_IsCardProgramming+0x40>
  if((uint32_t)SDIO_GetCommandResponse(hsd->Instance) != SD_CMD_SEND_STATUS)
 80014dc:	f001 f88b 	bl	80025f6 <SDIO_GetCommandResponse>
 80014e0:	280d      	cmp	r0, #13
 80014e2:	d001      	beq.n	80014e8 <SD_IsCardProgramming+0x60>
    return errorstate;
 80014e4:	2010      	movs	r0, #16
 80014e6:	e7ef      	b.n	80014c8 <SD_IsCardProgramming+0x40>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80014e8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80014ec:	682b      	ldr	r3, [r5, #0]
  responseR1 = SDIO_GetResponse(SDIO_RESP1);
 80014ee:	4620      	mov	r0, r4
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80014f0:	639a      	str	r2, [r3, #56]	; 0x38
  responseR1 = SDIO_GetResponse(SDIO_RESP1);
 80014f2:	f001 f883 	bl	80025fc <SDIO_GetResponse>
 80014f6:	9000      	str	r0, [sp, #0]
  *pStatus = (uint8_t)((responseR1 >> 9) & 0x0000000F);
 80014f8:	9b00      	ldr	r3, [sp, #0]
  if((responseR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 80014fa:	4833      	ldr	r0, [pc, #204]	; (80015c8 <SD_IsCardProgramming+0x140>)
  *pStatus = (uint8_t)((responseR1 >> 9) & 0x0000000F);
 80014fc:	f3c3 2343 	ubfx	r3, r3, #9, #4
 8001500:	7033      	strb	r3, [r6, #0]
  if((responseR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8001502:	9b00      	ldr	r3, [sp, #0]
 8001504:	4018      	ands	r0, r3
 8001506:	2800      	cmp	r0, #0
 8001508:	d0de      	beq.n	80014c8 <SD_IsCardProgramming+0x40>
  if((responseR1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 800150a:	9b00      	ldr	r3, [sp, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	db39      	blt.n	8001584 <SD_IsCardProgramming+0xfc>
  if((responseR1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 8001510:	9b00      	ldr	r3, [sp, #0]
 8001512:	005d      	lsls	r5, r3, #1
 8001514:	d438      	bmi.n	8001588 <SD_IsCardProgramming+0x100>
  if((responseR1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 8001516:	9b00      	ldr	r3, [sp, #0]
 8001518:	009c      	lsls	r4, r3, #2
 800151a:	d437      	bmi.n	800158c <SD_IsCardProgramming+0x104>
  if((responseR1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 800151c:	9b00      	ldr	r3, [sp, #0]
 800151e:	00d9      	lsls	r1, r3, #3
 8001520:	d436      	bmi.n	8001590 <SD_IsCardProgramming+0x108>
  if((responseR1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 8001522:	9b00      	ldr	r3, [sp, #0]
 8001524:	011a      	lsls	r2, r3, #4
 8001526:	d435      	bmi.n	8001594 <SD_IsCardProgramming+0x10c>
  if((responseR1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8001528:	9b00      	ldr	r3, [sp, #0]
 800152a:	015b      	lsls	r3, r3, #5
 800152c:	d434      	bmi.n	8001598 <SD_IsCardProgramming+0x110>
  if((responseR1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 800152e:	9b00      	ldr	r3, [sp, #0]
 8001530:	01de      	lsls	r6, r3, #7
 8001532:	d433      	bmi.n	800159c <SD_IsCardProgramming+0x114>
  if((responseR1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 8001534:	9b00      	ldr	r3, [sp, #0]
 8001536:	021d      	lsls	r5, r3, #8
 8001538:	d432      	bmi.n	80015a0 <SD_IsCardProgramming+0x118>
  if((responseR1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 800153a:	9b00      	ldr	r3, [sp, #0]
 800153c:	025c      	lsls	r4, r3, #9
 800153e:	d4d1      	bmi.n	80014e4 <SD_IsCardProgramming+0x5c>
  if((responseR1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 8001540:	9b00      	ldr	r3, [sp, #0]
 8001542:	0299      	lsls	r1, r3, #10
 8001544:	d42e      	bmi.n	80015a4 <SD_IsCardProgramming+0x11c>
  if((responseR1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 8001546:	9b00      	ldr	r3, [sp, #0]
 8001548:	02da      	lsls	r2, r3, #11
 800154a:	d42d      	bmi.n	80015a8 <SD_IsCardProgramming+0x120>
  if((responseR1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 800154c:	9b00      	ldr	r3, [sp, #0]
 800154e:	031b      	lsls	r3, r3, #12
 8001550:	d42c      	bmi.n	80015ac <SD_IsCardProgramming+0x124>
  if((responseR1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 8001552:	9b00      	ldr	r3, [sp, #0]
 8001554:	035e      	lsls	r6, r3, #13
 8001556:	d42b      	bmi.n	80015b0 <SD_IsCardProgramming+0x128>
  if((responseR1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8001558:	9b00      	ldr	r3, [sp, #0]
 800155a:	039d      	lsls	r5, r3, #14
 800155c:	d42a      	bmi.n	80015b4 <SD_IsCardProgramming+0x12c>
  if((responseR1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 800155e:	9b00      	ldr	r3, [sp, #0]
 8001560:	03dc      	lsls	r4, r3, #15
 8001562:	d429      	bmi.n	80015b8 <SD_IsCardProgramming+0x130>
  if((responseR1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 8001564:	9b00      	ldr	r3, [sp, #0]
 8001566:	0419      	lsls	r1, r3, #16
 8001568:	d428      	bmi.n	80015bc <SD_IsCardProgramming+0x134>
  if((responseR1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 800156a:	9b00      	ldr	r3, [sp, #0]
 800156c:	045a      	lsls	r2, r3, #17
 800156e:	d427      	bmi.n	80015c0 <SD_IsCardProgramming+0x138>
  if((responseR1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 8001570:	9b00      	ldr	r3, [sp, #0]
 8001572:	049b      	lsls	r3, r3, #18
 8001574:	d426      	bmi.n	80015c4 <SD_IsCardProgramming+0x13c>
  if((responseR1 & SD_OCR_AKE_SEQ_ERROR) == SD_OCR_AKE_SEQ_ERROR)
 8001576:	9b00      	ldr	r3, [sp, #0]
    return(SD_AKE_SEQ_ERROR);
 8001578:	f013 0f08 	tst.w	r3, #8
 800157c:	bf0c      	ite	eq
 800157e:	2000      	moveq	r0, #0
 8001580:	201a      	movne	r0, #26
 8001582:	e7a1      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_ADDR_OUT_OF_RANGE);
 8001584:	201c      	movs	r0, #28
 8001586:	e79f      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_ADDR_MISALIGNED);
 8001588:	2009      	movs	r0, #9
 800158a:	e79d      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_BLOCK_LEN_ERR);
 800158c:	200a      	movs	r0, #10
 800158e:	e79b      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_ERASE_SEQ_ERR);
 8001590:	200b      	movs	r0, #11
 8001592:	e799      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_BAD_ERASE_PARAM);
 8001594:	200c      	movs	r0, #12
 8001596:	e797      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_WRITE_PROT_VIOLATION);
 8001598:	200d      	movs	r0, #13
 800159a:	e795      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_LOCK_UNLOCK_FAILED);
 800159c:	200e      	movs	r0, #14
 800159e:	e793      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_COM_CRC_FAILED);
 80015a0:	200f      	movs	r0, #15
 80015a2:	e791      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_CARD_ECC_FAILED);
 80015a4:	2011      	movs	r0, #17
 80015a6:	e78f      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_CC_ERROR);
 80015a8:	2012      	movs	r0, #18
 80015aa:	e78d      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_GENERAL_UNKNOWN_ERROR);
 80015ac:	2013      	movs	r0, #19
 80015ae:	e78b      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_STREAM_READ_UNDERRUN);
 80015b0:	2014      	movs	r0, #20
 80015b2:	e789      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_STREAM_WRITE_OVERRUN);
 80015b4:	2015      	movs	r0, #21
 80015b6:	e787      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_CID_CSD_OVERWRITE);
 80015b8:	2016      	movs	r0, #22
 80015ba:	e785      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_WP_ERASE_SKIP);
 80015bc:	2017      	movs	r0, #23
 80015be:	e783      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_CARD_ECC_DISABLED);
 80015c0:	2018      	movs	r0, #24
 80015c2:	e781      	b.n	80014c8 <SD_IsCardProgramming+0x40>
    return(SD_ERASE_RESET);
 80015c4:	2019      	movs	r0, #25
 80015c6:	e77f      	b.n	80014c8 <SD_IsCardProgramming+0x40>
 80015c8:	fdffe008 	.word	0xfdffe008

080015cc <SD_CmdResp1Error>:
{
 80015cc:	b570      	push	{r4, r5, r6, lr}
 80015ce:	460e      	mov	r6, r1
 80015d0:	4605      	mov	r5, r0
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 80015d2:	6800      	ldr	r0, [r0, #0]
 80015d4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80015d6:	f013 0f45 	tst.w	r3, #69	; 0x45
 80015da:	d0fb      	beq.n	80015d4 <SD_CmdResp1Error+0x8>
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 80015dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80015de:	075b      	lsls	r3, r3, #29
 80015e0:	d503      	bpl.n	80015ea <SD_CmdResp1Error+0x1e>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 80015e2:	2304      	movs	r3, #4
 80015e4:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 80015e6:	2003      	movs	r0, #3
 80015e8:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 80015ea:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80015ec:	f014 0401 	ands.w	r4, r4, #1
 80015f0:	d003      	beq.n	80015fa <SD_CmdResp1Error+0x2e>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 80015f2:	2301      	movs	r3, #1
 80015f4:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 80015f6:	4618      	mov	r0, r3
 80015f8:	bd70      	pop	{r4, r5, r6, pc}
  if(SDIO_GetCommandResponse(hsd->Instance) != SD_CMD)
 80015fa:	f000 fffc 	bl	80025f6 <SDIO_GetCommandResponse>
 80015fe:	42b0      	cmp	r0, r6
 8001600:	d001      	beq.n	8001606 <SD_CmdResp1Error+0x3a>
    return errorstate;
 8001602:	2010      	movs	r0, #16
 8001604:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001606:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800160a:	682b      	ldr	r3, [r5, #0]
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 800160c:	4620      	mov	r0, r4
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800160e:	639a      	str	r2, [r3, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8001610:	f000 fff4 	bl	80025fc <SDIO_GetResponse>
  if((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8001614:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <SD_CmdResp1Error+0xe8>)
 8001616:	4003      	ands	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0ec      	beq.n	80015f6 <SD_CmdResp1Error+0x2a>
  if((response_r1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 800161c:	2800      	cmp	r0, #0
 800161e:	db27      	blt.n	8001670 <SD_CmdResp1Error+0xa4>
  if((response_r1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 8001620:	0045      	lsls	r5, r0, #1
 8001622:	d427      	bmi.n	8001674 <SD_CmdResp1Error+0xa8>
  if((response_r1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 8001624:	0084      	lsls	r4, r0, #2
 8001626:	d427      	bmi.n	8001678 <SD_CmdResp1Error+0xac>
  if((response_r1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 8001628:	00c1      	lsls	r1, r0, #3
 800162a:	d427      	bmi.n	800167c <SD_CmdResp1Error+0xb0>
  if((response_r1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 800162c:	0102      	lsls	r2, r0, #4
 800162e:	d427      	bmi.n	8001680 <SD_CmdResp1Error+0xb4>
  if((response_r1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8001630:	0143      	lsls	r3, r0, #5
 8001632:	d427      	bmi.n	8001684 <SD_CmdResp1Error+0xb8>
  if((response_r1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 8001634:	01c6      	lsls	r6, r0, #7
 8001636:	d427      	bmi.n	8001688 <SD_CmdResp1Error+0xbc>
  if((response_r1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 8001638:	0205      	lsls	r5, r0, #8
 800163a:	d427      	bmi.n	800168c <SD_CmdResp1Error+0xc0>
  if((response_r1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 800163c:	0244      	lsls	r4, r0, #9
 800163e:	d4e0      	bmi.n	8001602 <SD_CmdResp1Error+0x36>
  if((response_r1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 8001640:	0281      	lsls	r1, r0, #10
 8001642:	d425      	bmi.n	8001690 <SD_CmdResp1Error+0xc4>
  if((response_r1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 8001644:	02c2      	lsls	r2, r0, #11
 8001646:	d425      	bmi.n	8001694 <SD_CmdResp1Error+0xc8>
  if((response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 8001648:	0303      	lsls	r3, r0, #12
 800164a:	d425      	bmi.n	8001698 <SD_CmdResp1Error+0xcc>
  if((response_r1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 800164c:	0346      	lsls	r6, r0, #13
 800164e:	d425      	bmi.n	800169c <SD_CmdResp1Error+0xd0>
  if((response_r1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8001650:	0385      	lsls	r5, r0, #14
 8001652:	d425      	bmi.n	80016a0 <SD_CmdResp1Error+0xd4>
  if((response_r1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 8001654:	03c4      	lsls	r4, r0, #15
 8001656:	d425      	bmi.n	80016a4 <SD_CmdResp1Error+0xd8>
  if((response_r1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 8001658:	0401      	lsls	r1, r0, #16
 800165a:	d425      	bmi.n	80016a8 <SD_CmdResp1Error+0xdc>
  if((response_r1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 800165c:	0442      	lsls	r2, r0, #17
 800165e:	d425      	bmi.n	80016ac <SD_CmdResp1Error+0xe0>
  if((response_r1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 8001660:	0483      	lsls	r3, r0, #18
 8001662:	d425      	bmi.n	80016b0 <SD_CmdResp1Error+0xe4>
    return(SD_AKE_SEQ_ERROR);
 8001664:	f010 0f08 	tst.w	r0, #8
 8001668:	bf0c      	ite	eq
 800166a:	2000      	moveq	r0, #0
 800166c:	201a      	movne	r0, #26
 800166e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_OUT_OF_RANGE);
 8001670:	201c      	movs	r0, #28
 8001672:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_MISALIGNED);
 8001674:	2009      	movs	r0, #9
 8001676:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BLOCK_LEN_ERR);
 8001678:	200a      	movs	r0, #10
 800167a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_SEQ_ERR);
 800167c:	200b      	movs	r0, #11
 800167e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BAD_ERASE_PARAM);
 8001680:	200c      	movs	r0, #12
 8001682:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WRITE_PROT_VIOLATION);
 8001684:	200d      	movs	r0, #13
 8001686:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_LOCK_UNLOCK_FAILED);
 8001688:	200e      	movs	r0, #14
 800168a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_COM_CRC_FAILED);
 800168c:	200f      	movs	r0, #15
 800168e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_FAILED);
 8001690:	2011      	movs	r0, #17
 8001692:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CC_ERROR);
 8001694:	2012      	movs	r0, #18
 8001696:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_GENERAL_UNKNOWN_ERROR);
 8001698:	2013      	movs	r0, #19
 800169a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_READ_UNDERRUN);
 800169c:	2014      	movs	r0, #20
 800169e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_WRITE_OVERRUN);
 80016a0:	2015      	movs	r0, #21
 80016a2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CID_CSD_OVERWRITE);
 80016a4:	2016      	movs	r0, #22
 80016a6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WP_ERASE_SKIP);
 80016a8:	2017      	movs	r0, #23
 80016aa:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_DISABLED);
 80016ac:	2018      	movs	r0, #24
 80016ae:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_RESET);
 80016b0:	2019      	movs	r0, #25
}
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
 80016b4:	fdffe008 	.word	0xfdffe008

080016b8 <HAL_SD_Get_CardInfo>:
{
 80016b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
 80016bc:	6a05      	ldr	r5, [r0, #32]
{
 80016be:	4604      	mov	r4, r0
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
 80016c0:	f881 5056 	strb.w	r5, [r1, #86]	; 0x56
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
 80016c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 80016c6:	2d01      	cmp	r5, #1
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
 80016c8:	f8a1 3054 	strh.w	r3, [r1, #84]	; 0x54
  tmp = (hsd->CSD[0] & 0xFF000000U) >> 24;
 80016cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
  pCardInfo->SD_csd.CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 80016ce:	ea4f 7293 	mov.w	r2, r3, lsr #30
 80016d2:	700a      	strb	r2, [r1, #0]
  pCardInfo->SD_csd.SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 80016d4:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80016d8:	704a      	strb	r2, [r1, #1]
  pCardInfo->SD_csd.Reserved1      = tmp & 0x03;
 80016da:	f3c3 6201 	ubfx	r2, r3, #24, #2
 80016de:	708a      	strb	r2, [r1, #2]
  pCardInfo->SD_csd.TAAC = (uint8_t)tmp;
 80016e0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80016e4:	70ca      	strb	r2, [r1, #3]
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 80016e6:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 80016ea:	b2db      	uxtb	r3, r3
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 80016ec:	710a      	strb	r2, [r1, #4]
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 80016ee:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1] & 0xFF000000U) >> 24;
 80016f0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80016f2:	ea4f 6312 	mov.w	r3, r2, lsr #24
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4);
 80016f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80016fa:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 80016fc:	88cb      	ldrh	r3, [r1, #6]
 80016fe:	f3c2 5003 	ubfx	r0, r2, #20, #4
 8001702:	b29b      	uxth	r3, r3
 8001704:	ea43 0300 	orr.w	r3, r3, r0
 8001708:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.RdBlockLen       = (uint8_t)(tmp & 0x0F);
 800170a:	f3c2 4303 	ubfx	r3, r2, #16, #4
 800170e:	720b      	strb	r3, [r1, #8]
  tmp = (hsd->CSD[1] & 0x0000FF00U) >> 8;
 8001710:	f3c2 2307 	ubfx	r3, r2, #8, #8
  pCardInfo->SD_csd.PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 8001714:	ea4f 10d3 	mov.w	r0, r3, lsr #7
 8001718:	7248      	strb	r0, [r1, #9]
  pCardInfo->SD_csd.WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 800171a:	f3c3 1080 	ubfx	r0, r3, #6, #1
 800171e:	7288      	strb	r0, [r1, #10]
  pCardInfo->SD_csd.RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 8001720:	f3c3 1040 	ubfx	r0, r3, #5, #1
 8001724:	72c8      	strb	r0, [r1, #11]
  pCardInfo->SD_csd.DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 8001726:	f3c3 1000 	ubfx	r0, r3, #4, #1
 800172a:	7308      	strb	r0, [r1, #12]
  pCardInfo->SD_csd.Reserved2       = 0; /*!< Reserved */
 800172c:	f04f 0000 	mov.w	r0, #0
 8001730:	7348      	strb	r0, [r1, #13]
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 8001732:	f200 80dc 	bhi.w	80018ee <HAL_SD_Get_CardInfo+0x236>
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8001736:	2601      	movs	r6, #1
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 8001738:	029b      	lsls	r3, r3, #10
 800173a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800173e:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp) << 2;
 8001740:	690b      	ldr	r3, [r1, #16]
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	f402 727f 	and.w	r2, r2, #1020	; 0x3fc
 8001748:	431a      	orrs	r2, r3
 800174a:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 800174c:	690b      	ldr	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 800174e:	6b22      	ldr	r2, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8001750:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8001754:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8001756:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800175a:	750b      	strb	r3, [r1, #20]
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 800175c:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8001760:	754b      	strb	r3, [r1, #21]
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8001762:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8001766:	758b      	strb	r3, [r1, #22]
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8001768:	f3c2 4382 	ubfx	r3, r2, #18, #3
 800176c:	75cb      	strb	r3, [r1, #23]
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03) << 1;
 800176e:	0bd3      	lsrs	r3, r2, #15
 8001770:	f003 0306 	and.w	r3, r3, #6
 8001774:	760b      	strb	r3, [r1, #24]
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8001776:	7e0d      	ldrb	r5, [r1, #24]
 8001778:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800177c:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8001780:	432a      	orrs	r2, r5
 8001782:	760a      	strb	r2, [r1, #24]
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 8001784:	690d      	ldr	r5, [r1, #16]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8001786:	7e0f      	ldrb	r7, [r1, #24]
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8001788:	7a0a      	ldrb	r2, [r1, #8]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 800178a:	3702      	adds	r7, #2
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 800178c:	fa06 f202 	lsl.w	r2, r6, r2
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8001790:	40be      	lsls	r6, r7
 8001792:	ea4f 79e6 	mov.w	r9, r6, asr #31
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8001796:	fba6 6702 	umull	r6, r7, r6, r2
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 800179a:	650a      	str	r2, [r1, #80]	; 0x50
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 800179c:	fb02 7709 	mla	r7, r2, r9, r7
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 80017a0:	1c6a      	adds	r2, r5, #1
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 80017a2:	fba6 8902 	umull	r8, r9, r6, r2
 80017a6:	fb02 9907 	mla	r9, r2, r7, r9
 80017aa:	e9c1 8912 	strd	r8, r9, [r1, #72]	; 0x48
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 80017ae:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 80017b8:	764a      	strb	r2, [r1, #25]
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 80017ba:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FFU);
 80017bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 80017be:	7e8a      	ldrb	r2, [r1, #26]
 80017c0:	f3c3 15c0 	ubfx	r5, r3, #7, #1
 80017c4:	432a      	orrs	r2, r5
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 80017c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 80017ca:	768a      	strb	r2, [r1, #26]
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 80017cc:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000U) >> 24);
 80017ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
  pCardInfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 80017d0:	0fda      	lsrs	r2, r3, #31
 80017d2:	770a      	strb	r2, [r1, #28]
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60) >> 5;
 80017d4:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80017d8:	774a      	strb	r2, [r1, #29]
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1C) >> 2;
 80017da:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80017de:	778a      	strb	r2, [r1, #30]
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03) << 2;
 80017e0:	0d9a      	lsrs	r2, r3, #22
 80017e2:	f002 020c 	and.w	r2, r2, #12
 80017e6:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 80017e8:	7fca      	ldrb	r2, [r1, #31]
 80017ea:	f3c3 5581 	ubfx	r5, r3, #22, #2
 80017ee:	432a      	orrs	r2, r5
 80017f0:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 80017f2:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80017f6:	f881 2020 	strb.w	r2, [r1, #32]
  pCardInfo->SD_csd.Reserved3           = 0;
 80017fa:	2200      	movs	r2, #0
  pCardInfo->SD_csd.Reserved4 = 1;
 80017fc:	2501      	movs	r5, #1
  pCardInfo->SD_csd.Reserved3           = 0;
 80017fe:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
  pCardInfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8001802:	f3c3 4200 	ubfx	r2, r3, #16, #1
 8001806:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 800180a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800180e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40) >> 6;
 8001812:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8001816:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20) >> 5;
 800181a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800181e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10) >> 4;
 8001822:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8001826:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0C) >> 2;
 800182a:	f3c3 2281 	ubfx	r2, r3, #10, #2
 800182e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 8001832:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 8001836:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 800183a:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 800183e:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCardInfo->SD_csd.Reserved4 = 1;
 8001842:	f881 502a 	strb.w	r5, [r1, #42]	; 0x2a
  tmp = (uint8_t)((hsd->CID[0] & 0xFF000000U) >> 24);
 8001846:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001848:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ManufacturerID = tmp;
 800184a:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
  pCardInfo->SD_cid.OEM_AppliID = tmp << 8;
 800184e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8001852:	0212      	lsls	r2, r2, #8
 8001854:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.OEM_AppliID |= tmp;
 8001856:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8001858:	f3c3 2607 	ubfx	r6, r3, #8, #8
 800185c:	b292      	uxth	r2, r2
 800185e:	4332      	orrs	r2, r6
 8001860:	061b      	lsls	r3, r3, #24
 8001862:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.ProdName1 = tmp << 24;
 8001864:	630b      	str	r3, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000U) >> 24);
 8001866:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 8001868:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000U) >> 24);
 800186a:	0e1e      	lsrs	r6, r3, #24
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 800186c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8001870:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp << 8;
 8001872:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8001874:	0a1a      	lsrs	r2, r3, #8
 8001876:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 800187a:	4332      	orrs	r2, r6
 800187c:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp;
 800187e:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8001880:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001884:	4332      	orrs	r2, r6
  tmp = (uint8_t)(hsd->CID[1] & 0x000000FFU);
 8001886:	b2db      	uxtb	r3, r3
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8001888:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName2 = tmp;
 800188a:	f881 3034 	strb.w	r3, [r1, #52]	; 0x34
  tmp = (uint8_t)((hsd->CID[2] & 0xFF000000U) >> 24);
 800188e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001890:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ProdRev = tmp;
 8001892:	f881 2035 	strb.w	r2, [r1, #53]	; 0x35
  tmp = (uint8_t)((hsd->CID[2] & 0x00FF0000U) >> 16);
 8001896:	0c1a      	lsrs	r2, r3, #16
 8001898:	0612      	lsls	r2, r2, #24
  pCardInfo->SD_cid.ProdSN = tmp << 24;
 800189a:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 16;
 800189c:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800189e:	021a      	lsls	r2, r3, #8
 80018a0:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80018a4:	4332      	orrs	r2, r6
 80018a6:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 8;
 80018a8:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	638b      	str	r3, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp;
 80018b2:	6b8a      	ldr	r2, [r1, #56]	; 0x38
  tmp = (uint8_t)((hsd->CID[3] & 0xFF000000U) >> 24);
 80018b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  pCardInfo->SD_cid.ProdSN |= tmp;
 80018b6:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 80018ba:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0) >> 4;
 80018bc:	f891 203c 	ldrb.w	r2, [r1, #60]	; 0x3c
 80018c0:	f3c3 5403 	ubfx	r4, r3, #20, #4
 80018c4:	4322      	orrs	r2, r4
 80018c6:	f881 203c 	strb.w	r2, [r1, #60]	; 0x3c
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 80018ca:	0a1a      	lsrs	r2, r3, #8
 80018cc:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80018d0:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.ManufactDate |= tmp;
 80018d2:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 80018d4:	f3c3 2407 	ubfx	r4, r3, #8, #8
 80018d8:	b292      	uxth	r2, r2
 80018da:	4322      	orrs	r2, r4
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 80018dc:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_cid.ManufactDate |= tmp;
 80018e0:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 80018e2:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
  pCardInfo->SD_cid.Reserved2 = 1;
 80018e6:	f881 5041 	strb.w	r5, [r1, #65]	; 0x41
}
 80018ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  else if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 80018ee:	2d02      	cmp	r5, #2
 80018f0:	d11f      	bne.n	8001932 <HAL_SD_Get_CardInfo+0x27a>
    pCardInfo->CardCapacity = (uint64_t)((((uint64_t)pCardInfo->SD_csd.DeviceSize + 1)) * 512 * 1024);
 80018f2:	2700      	movs	r7, #0
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 80018f4:	0412      	lsls	r2, r2, #16
 80018f6:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 80018fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 80018fc:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 80018fe:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 8001900:	0e1d      	lsrs	r5, r3, #24
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 8001902:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8001906:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp);
 8001908:	690d      	ldr	r5, [r1, #16]
 800190a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800190e:	432a      	orrs	r2, r5
 8001910:	610a      	str	r2, [r1, #16]
    pCardInfo->CardCapacity = (uint64_t)((((uint64_t)pCardInfo->SD_csd.DeviceSize + 1)) * 512 * 1024);
 8001912:	690e      	ldr	r6, [r1, #16]
 8001914:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8001918:	3601      	adds	r6, #1
 800191a:	f147 0700 	adc.w	r7, r7, #0
 800191e:	04fa      	lsls	r2, r7, #19
 8001920:	ea42 3256 	orr.w	r2, r2, r6, lsr #13
 8001924:	64ca      	str	r2, [r1, #76]	; 0x4c
    pCardInfo->CardBlockSize = 512;    
 8001926:	f44f 7200 	mov.w	r2, #512	; 0x200
    pCardInfo->CardCapacity = (uint64_t)((((uint64_t)pCardInfo->SD_csd.DeviceSize + 1)) * 512 * 1024);
 800192a:	04f6      	lsls	r6, r6, #19
 800192c:	648e      	str	r6, [r1, #72]	; 0x48
    pCardInfo->CardBlockSize = 512;    
 800192e:	650a      	str	r2, [r1, #80]	; 0x50
 8001930:	e73d      	b.n	80017ae <HAL_SD_Get_CardInfo+0xf6>
    errorstate = SD_ERROR;
 8001932:	2029      	movs	r0, #41	; 0x29
 8001934:	e73b      	b.n	80017ae <HAL_SD_Get_CardInfo+0xf6>
	...

08001938 <HAL_SD_Init>:
{ 
 8001938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 800193c:	2600      	movs	r6, #0
{ 
 800193e:	b091      	sub	sp, #68	; 0x44
 8001940:	4604      	mov	r4, r0
 8001942:	460d      	mov	r5, r1
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8001944:	f88d 6012 	strb.w	r6, [sp, #18]
  HAL_SD_MspInit(hsd);
 8001948:	f002 fe62 	bl	8004610 <HAL_SD_MspInit>
  tmpinit.ClockDiv            = SDIO_INIT_CLK_DIV;
 800194c:	2376      	movs	r3, #118	; 0x76
  tmpinit.BusWide             = SDIO_BUS_WIDE_1B;
 800194e:	960d      	str	r6, [sp, #52]	; 0x34
  tmpinit.ClockDiv            = SDIO_INIT_CLK_DIV;
 8001950:	930f      	str	r3, [sp, #60]	; 0x3c
  tmpinit.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001952:	960e      	str	r6, [sp, #56]	; 0x38
  SDIO_Init(hsd->Instance, tmpinit);
 8001954:	ab10      	add	r3, sp, #64	; 0x40
 8001956:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800195a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  tmpinit.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800195e:	960a      	str	r6, [sp, #40]	; 0x28
  tmpinit.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8001960:	960b      	str	r6, [sp, #44]	; 0x2c
  tmpinit.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001962:	960c      	str	r6, [sp, #48]	; 0x30
  __HAL_SD_SDIO_DISABLE(); 
 8001964:	4fa2      	ldr	r7, [pc, #648]	; (8001bf0 <HAL_SD_Init+0x2b8>)
  SDIO_Init(hsd->Instance, tmpinit);
 8001966:	ab0a      	add	r3, sp, #40	; 0x28
 8001968:	cb0e      	ldmia	r3, {r1, r2, r3}
 800196a:	6820      	ldr	r0, [r4, #0]
 800196c:	f000 fe04 	bl	8002578 <SDIO_Init>
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK; 
 8001970:	f88d 6013 	strb.w	r6, [sp, #19]
  SDIO_PowerState_ON(hsd->Instance);
 8001974:	6820      	ldr	r0, [r4, #0]
  __HAL_SD_SDIO_DISABLE(); 
 8001976:	603e      	str	r6, [r7, #0]
  SDIO_PowerState_ON(hsd->Instance);
 8001978:	f000 fe22 	bl	80025c0 <SDIO_PowerState_ON>
  HAL_Delay(1);
 800197c:	2001      	movs	r0, #1
 800197e:	f7fe fc2b 	bl	80001d8 <HAL_Delay>
  __HAL_SD_SDIO_ENABLE();
 8001982:	2301      	movs	r3, #1
 8001984:	603b      	str	r3, [r7, #0]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001986:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800198a:	a905      	add	r1, sp, #20
 800198c:	6820      	ldr	r0, [r4, #0]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800198e:	9309      	str	r3, [sp, #36]	; 0x24
  sdio_cmdinitstructure.Argument         = 0;
 8001990:	9605      	str	r6, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
 8001992:	9606      	str	r6, [sp, #24]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_NO;
 8001994:	9607      	str	r6, [sp, #28]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001996:	9608      	str	r6, [sp, #32]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001998:	f000 fe1a 	bl	80025d0 <SDIO_SendCommand>
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 800199c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019a0:	6820      	ldr	r0, [r4, #0]
 80019a2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80019a4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 80019a8:	b123      	cbz	r3, 80019b4 <HAL_SD_Init+0x7c>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80019aa:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80019ae:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 80019b0:	2300      	movs	r3, #0
 80019b2:	e005      	b.n	80019c0 <HAL_SD_Init+0x88>
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 80019b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while((timeout > 0) && (!tmp))
 80019b6:	3a01      	subs	r2, #1
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 80019b8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 80019bc:	d1f4      	bne.n	80019a8 <HAL_SD_Init+0x70>
    return errorstate;
 80019be:	2303      	movs	r3, #3
  errorstate = SD_CmdError(hsd);
 80019c0:	f88d 3013 	strb.w	r3, [sp, #19]
  if(errorstate != SD_OK)
 80019c4:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80019c8:	b18b      	cbz	r3, 80019ee <HAL_SD_Init+0xb6>
  return errorstate;
 80019ca:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80019ce:	b2db      	uxtb	r3, r3
  errorstate = SD_PowerON(hsd); 
 80019d0:	f88d 3012 	strb.w	r3, [sp, #18]
  if(errorstate != SD_OK)     
 80019d4:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80019d8:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 80b1 	beq.w	8001b44 <HAL_SD_Init+0x20c>
  return errorstate;
 80019e2:	f89d 0012 	ldrb.w	r0, [sp, #18]
 80019e6:	b2c0      	uxtb	r0, r0
}
 80019e8:	b011      	add	sp, #68	; 0x44
 80019ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  sdio_cmdinitstructure.Argument         = SD_CHECK_PATTERN;
 80019ee:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80019f2:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_SDIO_SEND_IF_COND;
 80019f4:	2308      	movs	r3, #8
 80019f6:	9306      	str	r3, [sp, #24]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80019f8:	2340      	movs	r3, #64	; 0x40
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80019fa:	a905      	add	r1, sp, #20
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80019fc:	9307      	str	r3, [sp, #28]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80019fe:	f000 fde7 	bl	80025d0 <SDIO_SendCommand>
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT); 
 8001a02:	6820      	ldr	r0, [r4, #0]
  uint32_t timeout = SDIO_CMD0TIMEOUT, tmp;
 8001a04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT); 
 8001a08:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001a0a:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001a0e:	bf14      	ite	ne
 8001a10:	2301      	movne	r3, #1
 8001a12:	2300      	moveq	r3, #0
  while((!tmp) && (timeout > 0))
 8001a14:	b90b      	cbnz	r3, 8001a1a <HAL_SD_Init+0xe2>
 8001a16:	2a00      	cmp	r2, #0
 8001a18:	d17c      	bne.n	8001b14 <HAL_SD_Init+0x1dc>
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT); 
 8001a1a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  if((timeout == 0) || tmp)
 8001a1c:	b112      	cbz	r2, 8001a24 <HAL_SD_Init+0xec>
 8001a1e:	f013 0304 	ands.w	r3, r3, #4
 8001a22:	d07f      	beq.n	8001b24 <HAL_SD_Init+0x1ec>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001a24:	2304      	movs	r3, #4
 8001a26:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 8001a28:	2303      	movs	r3, #3
  errorstate = SD_CmdResp7Error(hsd);
 8001a2a:	f88d 3013 	strb.w	r3, [sp, #19]
  if (errorstate == SD_OK)
 8001a2e:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8001a32:	2300      	movs	r3, #0
 8001a34:	2a00      	cmp	r2, #0
 8001a36:	d17c      	bne.n	8001b32 <HAL_SD_Init+0x1fa>
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
 8001a38:	2201      	movs	r2, #1
    sdtype        = SD_HIGH_CAPACITY;
 8001a3a:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
 8001a3e:	6222      	str	r2, [r4, #32]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001a40:	2637      	movs	r6, #55	; 0x37
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001a42:	a905      	add	r1, sp, #20
  sdio_cmdinitstructure.Argument         = 0;
 8001a44:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001a46:	9606      	str	r6, [sp, #24]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001a48:	f000 fdc2 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001a4c:	4631      	mov	r1, r6
 8001a4e:	4620      	mov	r0, r4
 8001a50:	f7ff fdbc 	bl	80015cc <SD_CmdResp1Error>
 8001a54:	f88d 0013 	strb.w	r0, [sp, #19]
  if(errorstate == SD_OK)
 8001a58:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001a5c:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1b2      	bne.n	80019ca <HAL_SD_Init+0x92>
      sdio_cmdinitstructure.Argument         = 0;
 8001a64:	46b0      	mov	r8, r6
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8001a66:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8001a6a:	f447 1780 	orr.w	r7, r7, #1048576	; 0x100000
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001a6e:	f04f 0b37 	mov.w	fp, #55	; 0x37
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001a72:	f04f 0a40 	mov.w	sl, #64	; 0x40
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001a76:	f44f 6980 	mov.w	r9, #1024	; 0x400
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001a7a:	a905      	add	r1, sp, #20
 8001a7c:	6820      	ldr	r0, [r4, #0]
      sdio_cmdinitstructure.Argument         = 0;
 8001a7e:	f8cd 8014 	str.w	r8, [sp, #20]
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001a82:	f8cd b018 	str.w	fp, [sp, #24]
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001a86:	f8cd a01c 	str.w	sl, [sp, #28]
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001a8a:	f8cd 8020 	str.w	r8, [sp, #32]
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001a8e:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001a92:	f000 fd9d 	bl	80025d0 <SDIO_SendCommand>
      errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001a96:	4659      	mov	r1, fp
 8001a98:	4620      	mov	r0, r4
 8001a9a:	f7ff fd97 	bl	80015cc <SD_CmdResp1Error>
 8001a9e:	f88d 0013 	strb.w	r0, [sp, #19]
      if(errorstate != SD_OK)
 8001aa2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001aa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d18d      	bne.n	80019ca <HAL_SD_Init+0x92>
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8001aae:	2329      	movs	r3, #41	; 0x29
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ab0:	a905      	add	r1, sp, #20
 8001ab2:	6820      	ldr	r0, [r4, #0]
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001ab4:	9208      	str	r2, [sp, #32]
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8001ab6:	9705      	str	r7, [sp, #20]
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8001ab8:	9306      	str	r3, [sp, #24]
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001aba:	f8cd a01c 	str.w	sl, [sp, #28]
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001abe:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ac2:	f000 fd85 	bl	80025d0 <SDIO_SendCommand>
  while (!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001aca:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001ace:	d0fb      	beq.n	8001ac8 <HAL_SD_Init+0x190>
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001ad0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001ad2:	f013 0304 	ands.w	r3, r3, #4
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001ad6:	bf17      	itett	ne
 8001ad8:	2304      	movne	r3, #4
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001ada:	f240 51ff 	movweq	r1, #1535	; 0x5ff
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001ade:	6393      	strne	r3, [r2, #56]	; 0x38
    return errorstate;
 8001ae0:	2303      	movne	r3, #3
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001ae2:	bf08      	it	eq
 8001ae4:	6391      	streq	r1, [r2, #56]	; 0x38
      errorstate = SD_CmdResp3Error(hsd);
 8001ae6:	f88d 3013 	strb.w	r3, [sp, #19]
      if(errorstate != SD_OK)
 8001aea:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001aee:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f47f af69 	bne.w	80019ca <HAL_SD_Init+0x92>
      response = SDIO_GetResponse(SDIO_RESP1);
 8001af8:	f000 fd80 	bl	80025fc <SDIO_GetResponse>
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8001afc:	2800      	cmp	r0, #0
      count++;
 8001afe:	f106 0601 	add.w	r6, r6, #1
 8001b02:	f64f 73ff 	movw	r3, #65535	; 0xffff
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8001b06:	db16      	blt.n	8001b36 <HAL_SD_Init+0x1fe>
 8001b08:	429e      	cmp	r6, r3
 8001b0a:	d1b0      	bne.n	8001a6e <HAL_SD_Init+0x136>
      errorstate = SD_INVALID_VOLTRANGE;
 8001b0c:	231b      	movs	r3, #27
 8001b0e:	f88d 3013 	strb.w	r3, [sp, #19]
 8001b12:	e75a      	b.n	80019ca <HAL_SD_Init+0x92>
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT);
 8001b14:	6b43      	ldr	r3, [r0, #52]	; 0x34
    timeout--;
 8001b16:	3a01      	subs	r2, #1
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT);
 8001b18:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001b1c:	bf14      	ite	ne
 8001b1e:	2301      	movne	r3, #1
 8001b20:	2300      	moveq	r3, #0
 8001b22:	e777      	b.n	8001a14 <HAL_SD_Init+0xdc>
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDREND))
 8001b24:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001b26:	0652      	lsls	r2, r2, #25
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CMDREND);
 8001b28:	bf4a      	itet	mi
 8001b2a:	2240      	movmi	r2, #64	; 0x40
  return errorstate;
 8001b2c:	2329      	movpl	r3, #41	; 0x29
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CMDREND);
 8001b2e:	6382      	strmi	r2, [r0, #56]	; 0x38
 8001b30:	e77b      	b.n	8001a2a <HAL_SD_Init+0xf2>
  uint32_t sdtype = SD_STD_CAPACITY;
 8001b32:	461f      	mov	r7, r3
 8001b34:	e784      	b.n	8001a40 <HAL_SD_Init+0x108>
    if(count >= SD_MAX_VOLT_TRIAL)
 8001b36:	429e      	cmp	r6, r3
 8001b38:	d0e8      	beq.n	8001b0c <HAL_SD_Init+0x1d4>
    if((response & SD_HIGH_CAPACITY) == SD_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8001b3a:	0047      	lsls	r7, r0, #1
      hsd->CardType = HIGH_CAPACITY_SD_CARD;
 8001b3c:	bf44      	itt	mi
 8001b3e:	2302      	movmi	r3, #2
 8001b40:	6223      	strmi	r3, [r4, #32]
 8001b42:	e742      	b.n	80019ca <HAL_SD_Init+0x92>
  if(SDIO_GetPowerState(hsd->Instance) == 0) /* Power off */
 8001b44:	6820      	ldr	r0, [r4, #0]
 8001b46:	f000 fd3f 	bl	80025c8 <SDIO_GetPowerState>
 8001b4a:	2800      	cmp	r0, #0
 8001b4c:	f000 80bb 	beq.w	8001cc6 <HAL_SD_Init+0x38e>
  if(hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8001b50:	6a23      	ldr	r3, [r4, #32]
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d021      	beq.n	8001b9a <HAL_SD_Init+0x262>
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
 8001b56:	2302      	movs	r3, #2
 8001b58:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001b5a:	23c0      	movs	r3, #192	; 0xc0
 8001b5c:	9307      	str	r3, [sp, #28]
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001b5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001b62:	a905      	add	r1, sp, #20
 8001b64:	6820      	ldr	r0, [r4, #0]
    sdio_cmdinitstructure.Argument         = 0;
 8001b66:	9605      	str	r6, [sp, #20]
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001b68:	9608      	str	r6, [sp, #32]
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001b6a:	9309      	str	r3, [sp, #36]	; 0x24
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001b6c:	f000 fd30 	bl	80025d0 <SDIO_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 8001b70:	4620      	mov	r0, r4
 8001b72:	f7ff fc73 	bl	800145c <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 8001b76:	4606      	mov	r6, r0
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d14e      	bne.n	8001c1a <HAL_SD_Init+0x2e2>
    hsd->CID[0] = SDIO_GetResponse(SDIO_RESP1);
 8001b7c:	f000 fd3e 	bl	80025fc <SDIO_GetResponse>
 8001b80:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->CID[1] = SDIO_GetResponse(SDIO_RESP2);
 8001b82:	2004      	movs	r0, #4
 8001b84:	f000 fd3a 	bl	80025fc <SDIO_GetResponse>
 8001b88:	63e0      	str	r0, [r4, #60]	; 0x3c
    hsd->CID[2] = SDIO_GetResponse(SDIO_RESP3);
 8001b8a:	2008      	movs	r0, #8
 8001b8c:	f000 fd36 	bl	80025fc <SDIO_GetResponse>
 8001b90:	6420      	str	r0, [r4, #64]	; 0x40
    hsd->CID[3] = SDIO_GetResponse(SDIO_RESP4);
 8001b92:	200c      	movs	r0, #12
 8001b94:	f000 fd32 	bl	80025fc <SDIO_GetResponse>
 8001b98:	6460      	str	r0, [r4, #68]	; 0x44
  if((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1)    || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8001b9a:	6a23      	ldr	r3, [r4, #32]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d929      	bls.n	8001bf4 <HAL_SD_Init+0x2bc>
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	d027      	beq.n	8001bf4 <HAL_SD_Init+0x2bc>
  uint16_t sd_rca = 1;
 8001ba4:	2001      	movs	r0, #1
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8001ba6:	6a23      	ldr	r3, [r4, #32]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	f000 8090 	beq.w	8001cce <HAL_SD_Init+0x396>
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8001bae:	2309      	movs	r3, #9
 8001bb0:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001bb2:	23c0      	movs	r3, #192	; 0xc0
    hsd->RCA = sd_rca;
 8001bb4:	6260      	str	r0, [r4, #36]	; 0x24
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8001bb6:	0400      	lsls	r0, r0, #16
 8001bb8:	9005      	str	r0, [sp, #20]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bba:	a905      	add	r1, sp, #20
 8001bbc:	6820      	ldr	r0, [r4, #0]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001bbe:	9307      	str	r3, [sp, #28]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bc0:	f000 fd06 	bl	80025d0 <SDIO_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f7ff fc49 	bl	800145c <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 8001bca:	4606      	mov	r6, r0
 8001bcc:	bb28      	cbnz	r0, 8001c1a <HAL_SD_Init+0x2e2>
    hsd->CSD[0] = SDIO_GetResponse(SDIO_RESP1);
 8001bce:	f000 fd15 	bl	80025fc <SDIO_GetResponse>
 8001bd2:	62a0      	str	r0, [r4, #40]	; 0x28
    hsd->CSD[1] = SDIO_GetResponse(SDIO_RESP2);
 8001bd4:	2004      	movs	r0, #4
 8001bd6:	f000 fd11 	bl	80025fc <SDIO_GetResponse>
 8001bda:	62e0      	str	r0, [r4, #44]	; 0x2c
    hsd->CSD[2] = SDIO_GetResponse(SDIO_RESP3);
 8001bdc:	2008      	movs	r0, #8
 8001bde:	f000 fd0d 	bl	80025fc <SDIO_GetResponse>
 8001be2:	6320      	str	r0, [r4, #48]	; 0x30
    hsd->CSD[3] = SDIO_GetResponse(SDIO_RESP4);
 8001be4:	200c      	movs	r0, #12
 8001be6:	f000 fd09 	bl	80025fc <SDIO_GetResponse>
 8001bea:	6360      	str	r0, [r4, #52]	; 0x34
 8001bec:	e015      	b.n	8001c1a <HAL_SD_Init+0x2e2>
 8001bee:	bf00      	nop
 8001bf0:	422580a0 	.word	0x422580a0
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001bf8:	2340      	movs	r3, #64	; 0x40
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bfa:	a905      	add	r1, sp, #20
 8001bfc:	6820      	ldr	r0, [r4, #0]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001bfe:	9307      	str	r3, [sp, #28]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c00:	f000 fce6 	bl	80025d0 <SDIO_SendCommand>
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001c04:	6820      	ldr	r0, [r4, #0]
 8001c06:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001c08:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001c0c:	d0fb      	beq.n	8001c06 <HAL_SD_Init+0x2ce>
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001c0e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001c10:	075e      	lsls	r6, r3, #29
 8001c12:	d536      	bpl.n	8001c82 <HAL_SD_Init+0x34a>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001c14:	2304      	movs	r3, #4
    return errorstate;
 8001c16:	2603      	movs	r6, #3
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001c18:	6383      	str	r3, [r0, #56]	; 0x38
  errorstate = SD_Initialize_Cards(hsd);
 8001c1a:	f88d 6012 	strb.w	r6, [sp, #18]
  if (errorstate != SD_OK)
 8001c1e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f47f aedd 	bne.w	80019e2 <HAL_SD_Init+0xaa>
  errorstate = HAL_SD_Get_CardInfo(hsd, SDCardInfo);
 8001c28:	4629      	mov	r1, r5
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	f7ff fd44 	bl	80016b8 <HAL_SD_Get_CardInfo>
 8001c30:	f88d 0012 	strb.w	r0, [sp, #18]
  if (errorstate == SD_OK)
 8001c34:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001c38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c3c:	b9ab      	cbnz	r3, 8001c6a <HAL_SD_Init+0x332>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8001c3e:	f8b5 3054 	ldrh.w	r3, [r5, #84]	; 0x54
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8001c42:	2507      	movs	r5, #7
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8001c44:	041b      	lsls	r3, r3, #16
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
 8001c46:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001c48:	2340      	movs	r3, #64	; 0x40
 8001c4a:	9307      	str	r3, [sp, #28]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001c4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c50:	a905      	add	r1, sp, #20
 8001c52:	6820      	ldr	r0, [r4, #0]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001c54:	9208      	str	r2, [sp, #32]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001c56:	9309      	str	r3, [sp, #36]	; 0x24
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8001c58:	9506      	str	r5, [sp, #24]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c5a:	f000 fcb9 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEL_DESEL_CARD);
 8001c5e:	4629      	mov	r1, r5
 8001c60:	4620      	mov	r0, r4
 8001c62:	f7ff fcb3 	bl	80015cc <SD_CmdResp1Error>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8001c66:	f88d 0012 	strb.w	r0, [sp, #18]
  SDIO_Init(hsd->Instance, hsd->Init);   
 8001c6a:	f104 0310 	add.w	r3, r4, #16
 8001c6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c72:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001c76:	1d23      	adds	r3, r4, #4
 8001c78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f000 fc7c 	bl	8002578 <SDIO_Init>
 8001c80:	e6af      	b.n	80019e2 <HAL_SD_Init+0xaa>
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 8001c82:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001c84:	f016 0601 	ands.w	r6, r6, #1
 8001c88:	d002      	beq.n	8001c90 <HAL_SD_Init+0x358>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 8001c8a:	2601      	movs	r6, #1
 8001c8c:	6386      	str	r6, [r0, #56]	; 0x38
 8001c8e:	e7c4      	b.n	8001c1a <HAL_SD_Init+0x2e2>
  if(SDIO_GetCommandResponse(hsd->Instance) != SD_CMD)
 8001c90:	f000 fcb1 	bl	80025f6 <SDIO_GetCommandResponse>
 8001c94:	2803      	cmp	r0, #3
 8001c96:	d001      	beq.n	8001c9c <HAL_SD_Init+0x364>
    return errorstate;
 8001c98:	2610      	movs	r6, #16
 8001c9a:	e7be      	b.n	8001c1a <HAL_SD_Init+0x2e2>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001c9c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001ca0:	6823      	ldr	r3, [r4, #0]
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8001ca2:	4630      	mov	r0, r6
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001ca4:	639a      	str	r2, [r3, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8001ca6:	f000 fca9 	bl	80025fc <SDIO_GetResponse>
  if((response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)) == SD_ALLZERO)
 8001caa:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8001cae:	d101      	bne.n	8001cb4 <HAL_SD_Init+0x37c>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8001cb0:	0c00      	lsrs	r0, r0, #16
 8001cb2:	e778      	b.n	8001ba6 <HAL_SD_Init+0x26e>
  if((response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR) == SD_R6_GENERAL_UNKNOWN_ERROR)
 8001cb4:	0481      	lsls	r1, r0, #18
 8001cb6:	d408      	bmi.n	8001cca <HAL_SD_Init+0x392>
  if((response_r1 & SD_R6_ILLEGAL_CMD) == SD_R6_ILLEGAL_CMD)
 8001cb8:	0442      	lsls	r2, r0, #17
 8001cba:	d4ed      	bmi.n	8001c98 <HAL_SD_Init+0x360>
  if((response_r1 & SD_R6_COM_CRC_FAILED) == SD_R6_COM_CRC_FAILED)
 8001cbc:	0403      	lsls	r3, r0, #16
 8001cbe:	f57f af71 	bpl.w	8001ba4 <HAL_SD_Init+0x26c>
    return(SD_COM_CRC_FAILED);
 8001cc2:	260f      	movs	r6, #15
 8001cc4:	e7a9      	b.n	8001c1a <HAL_SD_Init+0x2e2>
    return errorstate;
 8001cc6:	2625      	movs	r6, #37	; 0x25
 8001cc8:	e7a7      	b.n	8001c1a <HAL_SD_Init+0x2e2>
    return(SD_GENERAL_UNKNOWN_ERROR);
 8001cca:	2613      	movs	r6, #19
 8001ccc:	e7a5      	b.n	8001c1a <HAL_SD_Init+0x2e2>
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8001cce:	2600      	movs	r6, #0
 8001cd0:	e7a3      	b.n	8001c1a <HAL_SD_Init+0x2e2>
 8001cd2:	bf00      	nop

08001cd4 <HAL_SD_StopTransfer>:
  sdio_cmdinitstructure.Argument         = 0;
 8001cd4:	2300      	movs	r3, #0
{
 8001cd6:	b530      	push	{r4, r5, lr}
 8001cd8:	b087      	sub	sp, #28
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001cda:	2240      	movs	r2, #64	; 0x40
{
 8001cdc:	4604      	mov	r4, r0
  sdio_cmdinitstructure.Argument         = 0;
 8001cde:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 8001ce0:	250c      	movs	r5, #12
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001ce2:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ce8:	a901      	add	r1, sp, #4
 8001cea:	6800      	ldr	r0, [r0, #0]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001cec:	9203      	str	r2, [sp, #12]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001cee:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 8001cf0:	9502      	str	r5, [sp, #8]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001cf2:	f000 fc6d 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_STOP_TRANSMISSION);
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f7ff fc67 	bl	80015cc <SD_CmdResp1Error>
}
 8001cfe:	b007      	add	sp, #28
 8001d00:	bd30      	pop	{r4, r5, pc}

08001d02 <HAL_SD_ReadBlocks>:
{
 8001d02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d06:	4604      	mov	r4, r0
 8001d08:	4617      	mov	r7, r2
  hsd->Instance->DCTRL = 0;
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	6800      	ldr	r0, [r0, #0]
{
 8001d0e:	b08c      	sub	sp, #48	; 0x30
  hsd->Instance->DCTRL = 0;
 8001d10:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8001d12:	6a22      	ldr	r2, [r4, #32]
{
 8001d14:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8001d18:	2a02      	cmp	r2, #2
    ReadAddr /= 512;
 8001d1a:	bf04      	itt	eq
 8001d1c:	0a7f      	lsreq	r7, r7, #9
 8001d1e:	ea47 57c3 	orreq.w	r7, r7, r3, lsl #23
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001d22:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001d26:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001d28:	f04f 0300 	mov.w	r3, #0
    BlockSize = 512;
 8001d2c:	bf08      	it	eq
 8001d2e:	f44f 7800 	moveq.w	r8, #512	; 0x200
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8001d32:	2610      	movs	r6, #16
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001d34:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001d36:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8001d3a:	460d      	mov	r5, r1
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d3c:	a901      	add	r1, sp, #4
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8001d3e:	9602      	str	r6, [sp, #8]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001d40:	9305      	str	r3, [sp, #20]
{
 8001d42:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
 8001d46:	f8cd 8004 	str.w	r8, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d4a:	f000 fc41 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8001d4e:	4631      	mov	r1, r6
 8001d50:	4620      	mov	r0, r4
 8001d52:	f7ff fc3b 	bl	80015cc <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8001d56:	4606      	mov	r6, r0
 8001d58:	2800      	cmp	r0, #0
 8001d5a:	f040 8087 	bne.w	8001e6c <HAL_SD_ReadBlocks+0x16a>
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d62:	9306      	str	r3, [sp, #24]
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
 8001d64:	fb09 f308 	mul.w	r3, r9, r8
 8001d68:	9307      	str	r3, [sp, #28]
  sdio_datainitstructure.DataBlockSize = DATA_BLOCK_SIZE;
 8001d6a:	2390      	movs	r3, #144	; 0x90
 8001d6c:	9308      	str	r3, [sp, #32]
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	9309      	str	r3, [sp, #36]	; 0x24
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8001d72:	2301      	movs	r3, #1
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8001d74:	900a      	str	r0, [sp, #40]	; 0x28
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8001d76:	a906      	add	r1, sp, #24
 8001d78:	6820      	ldr	r0, [r4, #0]
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8001d7a:	930b      	str	r3, [sp, #44]	; 0x2c
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8001d7c:	f000 fc4a 	bl	8002614 <SDIO_DataConfig>
  if(NumberOfBlocks > 1)
 8001d80:	f1b9 0f01 	cmp.w	r9, #1
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_MULT_BLOCK;
 8001d84:	bf8c      	ite	hi
 8001d86:	2312      	movhi	r3, #18
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;    
 8001d88:	2311      	movls	r3, #17
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d8a:	a901      	add	r1, sp, #4
 8001d8c:	6820      	ldr	r0, [r4, #0]
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;    
 8001d8e:	9302      	str	r3, [sp, #8]
  sdio_cmdinitstructure.Argument         = (uint32_t)ReadAddr;
 8001d90:	9701      	str	r7, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d92:	f000 fc1d 	bl	80025d0 <SDIO_SendCommand>
  if(NumberOfBlocks > 1)
 8001d96:	f1b9 0f01 	cmp.w	r9, #1
 8001d9a:	d932      	bls.n	8001e02 <HAL_SD_ReadBlocks+0x100>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_MULT_BLOCK);
 8001d9c:	2112      	movs	r1, #18
 8001d9e:	4620      	mov	r0, r4
 8001da0:	f7ff fc14 	bl	80015cc <SD_CmdResp1Error>
    if (errorstate != SD_OK)
 8001da4:	b9d8      	cbnz	r0, 8001dde <HAL_SD_ReadBlocks+0xdc>
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8001da6:	f240 382a 	movw	r8, #810	; 0x32a
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dae:	ea12 0f08 	tst.w	r2, r8
 8001db2:	d017      	beq.n	8001de4 <HAL_SD_ReadBlocks+0xe2>
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1))
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db8:	05db      	lsls	r3, r3, #23
 8001dba:	d509      	bpl.n	8001dd0 <HAL_SD_ReadBlocks+0xce>
 8001dbc:	f1b9 0f01 	cmp.w	r9, #1
 8001dc0:	d906      	bls.n	8001dd0 <HAL_SD_ReadBlocks+0xce>
    if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) ||\
 8001dc2:	6a23      	ldr	r3, [r4, #32]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d803      	bhi.n	8001dd0 <HAL_SD_ReadBlocks+0xce>
      errorstate = HAL_SD_StopTransfer(hsd);
 8001dc8:	4620      	mov	r0, r4
 8001dca:	f7ff ff83 	bl	8001cd4 <HAL_SD_StopTransfer>
 8001dce:	4606      	mov	r6, r0
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dd4:	0717      	lsls	r7, r2, #28
 8001dd6:	d530      	bpl.n	8001e3a <HAL_SD_ReadBlocks+0x138>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8001dd8:	2208      	movs	r2, #8
    return errorstate;
 8001dda:	2004      	movs	r0, #4
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8001ddc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001dde:	b00c      	add	sp, #48	; 0x30
 8001de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8001de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001de6:	0411      	lsls	r1, r2, #16
 8001de8:	d5e0      	bpl.n	8001dac <HAL_SD_ReadBlocks+0xaa>
 8001dea:	1f2f      	subs	r7, r5, #4
 8001dec:	f105 0a1c 	add.w	sl, r5, #28
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	f000 fbdd 	bl	80025b0 <SDIO_ReadFIFO>
 8001df6:	f847 0f04 	str.w	r0, [r7, #4]!
        for (count = 0; count < 8; count++)
 8001dfa:	45ba      	cmp	sl, r7
 8001dfc:	d1f8      	bne.n	8001df0 <HAL_SD_ReadBlocks+0xee>
        tempbuff += 8;
 8001dfe:	3520      	adds	r5, #32
 8001e00:	e7d3      	b.n	8001daa <HAL_SD_ReadBlocks+0xa8>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_SINGLE_BLOCK); 
 8001e02:	2111      	movs	r1, #17
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff fbe1 	bl	80015cc <SD_CmdResp1Error>
    if (errorstate != SD_OK)
 8001e0a:	2800      	cmp	r0, #0
 8001e0c:	d1e7      	bne.n	8001dde <HAL_SD_ReadBlocks+0xdc>
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
 8001e0e:	f240 682a 	movw	r8, #1578	; 0x62a
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e16:	ea12 0f08 	tst.w	r2, r8
 8001e1a:	d1cb      	bne.n	8001db4 <HAL_SD_ReadBlocks+0xb2>
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8001e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e1e:	0412      	lsls	r2, r2, #16
 8001e20:	d5f8      	bpl.n	8001e14 <HAL_SD_ReadBlocks+0x112>
 8001e22:	1f2f      	subs	r7, r5, #4
 8001e24:	f105 0a1c 	add.w	sl, r5, #28
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 8001e28:	6820      	ldr	r0, [r4, #0]
 8001e2a:	f000 fbc1 	bl	80025b0 <SDIO_ReadFIFO>
 8001e2e:	f847 0f04 	str.w	r0, [r7, #4]!
        for (count = 0; count < 8; count++)
 8001e32:	4557      	cmp	r7, sl
 8001e34:	d1f8      	bne.n	8001e28 <HAL_SD_ReadBlocks+0x126>
        tempbuff += 8;
 8001e36:	3520      	adds	r5, #32
 8001e38:	e7eb      	b.n	8001e12 <HAL_SD_ReadBlocks+0x110>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8001e3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e3c:	0790      	lsls	r0, r2, #30
 8001e3e:	d502      	bpl.n	8001e46 <HAL_SD_ReadBlocks+0x144>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8001e40:	2002      	movs	r0, #2
 8001e42:	6398      	str	r0, [r3, #56]	; 0x38
    return errorstate;
 8001e44:	e7cb      	b.n	8001dde <HAL_SD_ReadBlocks+0xdc>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8001e46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e48:	0691      	lsls	r1, r2, #26
 8001e4a:	d503      	bpl.n	8001e54 <HAL_SD_ReadBlocks+0x152>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8001e4c:	2220      	movs	r2, #32
    return errorstate;
 8001e4e:	2006      	movs	r0, #6
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8001e50:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8001e52:	e7c4      	b.n	8001dde <HAL_SD_ReadBlocks+0xdc>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_STBITERR))
 8001e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e56:	0592      	lsls	r2, r2, #22
 8001e58:	d40a      	bmi.n	8001e70 <HAL_SD_ReadBlocks+0x16e>
 8001e5a:	f04f 37ff 	mov.w	r7, #4294967295
  while ((__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (count > 0))
 8001e5e:	6820      	ldr	r0, [r4, #0]
 8001e60:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e62:	029b      	lsls	r3, r3, #10
 8001e64:	d409      	bmi.n	8001e7a <HAL_SD_ReadBlocks+0x178>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001e66:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8001e6a:	6383      	str	r3, [r0, #56]	; 0x38
 8001e6c:	4630      	mov	r0, r6
 8001e6e:	e7b6      	b.n	8001dde <HAL_SD_ReadBlocks+0xdc>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_STBITERR);
 8001e70:	f44f 7200 	mov.w	r2, #512	; 0x200
    return errorstate;
 8001e74:	2007      	movs	r0, #7
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_STBITERR);
 8001e76:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8001e78:	e7b1      	b.n	8001dde <HAL_SD_ReadBlocks+0xdc>
  while ((__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (count > 0))
 8001e7a:	2f00      	cmp	r7, #0
 8001e7c:	d0f3      	beq.n	8001e66 <HAL_SD_ReadBlocks+0x164>
    *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8001e7e:	f000 fb97 	bl	80025b0 <SDIO_ReadFIFO>
    count--;
 8001e82:	3f01      	subs	r7, #1
    *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8001e84:	f845 0b04 	str.w	r0, [r5], #4
 8001e88:	e7e9      	b.n	8001e5e <HAL_SD_ReadBlocks+0x15c>

08001e8a <HAL_SD_WriteBlocks>:
{
 8001e8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e8e:	4606      	mov	r6, r0
 8001e90:	4617      	mov	r7, r2
  uint8_t cardstate  = 0;
 8001e92:	2200      	movs	r2, #0
  hsd->Instance->DCTRL = 0;
 8001e94:	6800      	ldr	r0, [r0, #0]
{
 8001e96:	b08d      	sub	sp, #52	; 0x34
  uint8_t cardstate  = 0;
 8001e98:	f88d 2003 	strb.w	r2, [sp, #3]
  hsd->Instance->DCTRL = 0;
 8001e9c:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8001e9e:	6a32      	ldr	r2, [r6, #32]
{
 8001ea0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8001ea4:	2a02      	cmp	r2, #2
    WriteAddr /= 512;
 8001ea6:	bf04      	itt	eq
 8001ea8:	0a7f      	lsreq	r7, r7, #9
 8001eaa:	ea47 57c3 	orreq.w	r7, r7, r3, lsl #23
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001eae:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001eb2:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001eb4:	f04f 0300 	mov.w	r3, #0
    BlockSize = 512;
 8001eb8:	bf08      	it	eq
 8001eba:	f44f 7900 	moveq.w	r9, #512	; 0x200
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8001ebe:	2410      	movs	r4, #16
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001ec0:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001ec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8001ec6:	460d      	mov	r5, r1
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ec8:	a901      	add	r1, sp, #4
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8001eca:	9402      	str	r4, [sp, #8]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001ecc:	9305      	str	r3, [sp, #20]
{
 8001ece:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
  sdio_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 8001ed2:	f8cd 9004 	str.w	r9, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ed6:	f000 fb7b 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8001eda:	4621      	mov	r1, r4
 8001edc:	4630      	mov	r0, r6
 8001ede:	f7ff fb75 	bl	80015cc <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	d156      	bne.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
  if(NumberOfBlocks > 1)
 8001ee8:	f1b8 0f01 	cmp.w	r8, #1
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8001eec:	bf8c      	ite	hi
 8001eee:	2319      	movhi	r3, #25
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8001ef0:	2318      	movls	r3, #24
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ef2:	a901      	add	r1, sp, #4
 8001ef4:	6830      	ldr	r0, [r6, #0]
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8001ef6:	9302      	str	r3, [sp, #8]
  sdio_cmdinitstructure.Argument         = (uint32_t)WriteAddr;
 8001ef8:	9701      	str	r7, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001efa:	f000 fb69 	bl	80025d0 <SDIO_SendCommand>
  if(NumberOfBlocks > 1)
 8001efe:	f1b8 0f01 	cmp.w	r8, #1
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_MULT_BLOCK);
 8001f02:	bf8c      	ite	hi
 8001f04:	2119      	movhi	r1, #25
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_SINGLE_BLOCK);
 8001f06:	2118      	movls	r1, #24
 8001f08:	4630      	mov	r0, r6
 8001f0a:	f7ff fb5f 	bl	80015cc <SD_CmdResp1Error>
 8001f0e:	4604      	mov	r4, r0
  if (errorstate != SD_OK)
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d140      	bne.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	9306      	str	r3, [sp, #24]
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8001f1a:	2390      	movs	r3, #144	; 0x90
 8001f1c:	9308      	str	r3, [sp, #32]
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8001f1e:	2301      	movs	r3, #1
  totalnumberofbytes = NumberOfBlocks * BlockSize;
 8001f20:	fb08 f709 	mul.w	r7, r8, r9
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8001f24:	9009      	str	r0, [sp, #36]	; 0x24
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8001f26:	900a      	str	r0, [sp, #40]	; 0x28
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8001f28:	a906      	add	r1, sp, #24
 8001f2a:	6830      	ldr	r0, [r6, #0]
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
 8001f2c:	9707      	str	r7, [sp, #28]
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8001f2e:	930b      	str	r3, [sp, #44]	; 0x2c
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8001f30:	f000 fb70 	bl	8002614 <SDIO_DataConfig>
  if(NumberOfBlocks > 1)
 8001f34:	f1b8 0f01 	cmp.w	r8, #1
 8001f38:	d81b      	bhi.n	8001f72 <HAL_SD_WriteBlocks+0xe8>
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
 8001f3a:	f240 6a1a 	movw	sl, #1562	; 0x61a
 8001f3e:	6833      	ldr	r3, [r6, #0]
 8001f40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f42:	ea12 0f0a 	tst.w	r2, sl
 8001f46:	d11b      	bne.n	8001f80 <HAL_SD_WriteBlocks+0xf6>
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8001f48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f4a:	0452      	lsls	r2, r2, #17
 8001f4c:	d5f8      	bpl.n	8001f40 <HAL_SD_WriteBlocks+0xb6>
        if ((totalnumberofbytes - bytestransferred) < 32)
 8001f4e:	1b3b      	subs	r3, r7, r4
 8001f50:	2b1f      	cmp	r3, #31
 8001f52:	d850      	bhi.n	8001ff6 <HAL_SD_WriteBlocks+0x16c>
          restwords = ((totalnumberofbytes - bytestransferred) % 4 == 0) ? ((totalnumberofbytes - bytestransferred) / 4) : (( totalnumberofbytes -  bytestransferred) / 4 + 1);
 8001f54:	f013 0f03 	tst.w	r3, #3
 8001f58:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8001f5c:	bf18      	it	ne
 8001f5e:	3301      	addne	r3, #1
 8001f60:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8001f64:	eb05 0b09 	add.w	fp, r5, r9
          for (count = 0; count < restwords; count++)
 8001f68:	455d      	cmp	r5, fp
 8001f6a:	d13e      	bne.n	8001fea <HAL_SD_WriteBlocks+0x160>
 8001f6c:	444c      	add	r4, r9
 8001f6e:	465d      	mov	r5, fp
 8001f70:	e7e5      	b.n	8001f3e <HAL_SD_WriteBlocks+0xb4>
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8001f72:	f240 3a1a 	movw	sl, #794	; 0x31a
 8001f76:	6833      	ldr	r3, [r6, #0]
 8001f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f7a:	ea12 0f0a 	tst.w	r2, sl
 8001f7e:	d00e      	beq.n	8001f9e <HAL_SD_WriteBlocks+0x114>
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1))
 8001f80:	6833      	ldr	r3, [r6, #0]
 8001f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f84:	05d9      	lsls	r1, r3, #23
 8001f86:	d441      	bmi.n	800200c <HAL_SD_WriteBlocks+0x182>
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8001f88:	6833      	ldr	r3, [r6, #0]
 8001f8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f8c:	0714      	lsls	r4, r2, #28
 8001f8e:	d547      	bpl.n	8002020 <HAL_SD_WriteBlocks+0x196>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8001f90:	2208      	movs	r2, #8
    return errorstate;
 8001f92:	2404      	movs	r4, #4
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8001f94:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f96:	4620      	mov	r0, r4
 8001f98:	b00d      	add	sp, #52	; 0x34
 8001f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8001f9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fa0:	0450      	lsls	r0, r2, #17
 8001fa2:	d5e9      	bpl.n	8001f78 <HAL_SD_WriteBlocks+0xee>
        if ((totalnumberofbytes - bytestransferred) < 32)
 8001fa4:	1b3b      	subs	r3, r7, r4
 8001fa6:	2b1f      	cmp	r3, #31
 8001fa8:	d814      	bhi.n	8001fd4 <HAL_SD_WriteBlocks+0x14a>
          restwords = ((totalnumberofbytes - bytestransferred) % 4 == 0) ? ((totalnumberofbytes - bytestransferred) / 4) : (( totalnumberofbytes -  bytestransferred) / 4 + 1);
 8001faa:	f013 0f03 	tst.w	r3, #3
 8001fae:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8001fb2:	bf18      	it	ne
 8001fb4:	3301      	addne	r3, #1
 8001fb6:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8001fba:	eb05 0b09 	add.w	fp, r5, r9
          for (count = 0; count < restwords; count++)
 8001fbe:	455d      	cmp	r5, fp
 8001fc0:	d102      	bne.n	8001fc8 <HAL_SD_WriteBlocks+0x13e>
 8001fc2:	444c      	add	r4, r9
 8001fc4:	465d      	mov	r5, fp
 8001fc6:	e7d6      	b.n	8001f76 <HAL_SD_WriteBlocks+0xec>
            SDIO_WriteFIFO(hsd->Instance, tempbuff);
 8001fc8:	4629      	mov	r1, r5
 8001fca:	6830      	ldr	r0, [r6, #0]
 8001fcc:	f000 faf3 	bl	80025b6 <SDIO_WriteFIFO>
            tempbuff++;
 8001fd0:	3504      	adds	r5, #4
 8001fd2:	e7f4      	b.n	8001fbe <HAL_SD_WriteBlocks+0x134>
 8001fd4:	f105 0b20 	add.w	fp, r5, #32
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8001fd8:	4629      	mov	r1, r5
 8001fda:	6830      	ldr	r0, [r6, #0]
 8001fdc:	3504      	adds	r5, #4
 8001fde:	f000 faea 	bl	80025b6 <SDIO_WriteFIFO>
          for (count = 0; count < 8; count++)
 8001fe2:	45ab      	cmp	fp, r5
 8001fe4:	d1f8      	bne.n	8001fd8 <HAL_SD_WriteBlocks+0x14e>
          bytestransferred += 32;
 8001fe6:	3420      	adds	r4, #32
 8001fe8:	e7ec      	b.n	8001fc4 <HAL_SD_WriteBlocks+0x13a>
            SDIO_WriteFIFO(hsd->Instance, tempbuff);
 8001fea:	4629      	mov	r1, r5
 8001fec:	6830      	ldr	r0, [r6, #0]
 8001fee:	f000 fae2 	bl	80025b6 <SDIO_WriteFIFO>
            tempbuff++; 
 8001ff2:	3504      	adds	r5, #4
 8001ff4:	e7b8      	b.n	8001f68 <HAL_SD_WriteBlocks+0xde>
 8001ff6:	f105 0b20 	add.w	fp, r5, #32
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	6830      	ldr	r0, [r6, #0]
 8001ffe:	3504      	adds	r5, #4
 8002000:	f000 fad9 	bl	80025b6 <SDIO_WriteFIFO>
          for (count = 0; count < 8; count++)
 8002004:	45ab      	cmp	fp, r5
 8002006:	d1f8      	bne.n	8001ffa <HAL_SD_WriteBlocks+0x170>
          bytestransferred += 32;
 8002008:	3420      	adds	r4, #32
 800200a:	e7b0      	b.n	8001f6e <HAL_SD_WriteBlocks+0xe4>
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1))
 800200c:	f1b8 0f01 	cmp.w	r8, #1
 8002010:	d9ba      	bls.n	8001f88 <HAL_SD_WriteBlocks+0xfe>
    if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8002012:	6a33      	ldr	r3, [r6, #32]
 8002014:	2b02      	cmp	r3, #2
 8002016:	d8b7      	bhi.n	8001f88 <HAL_SD_WriteBlocks+0xfe>
      errorstate = HAL_SD_StopTransfer(hsd);
 8002018:	4630      	mov	r0, r6
 800201a:	f7ff fe5b 	bl	8001cd4 <HAL_SD_StopTransfer>
 800201e:	e7b3      	b.n	8001f88 <HAL_SD_WriteBlocks+0xfe>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002020:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002022:	0790      	lsls	r0, r2, #30
 8002024:	d502      	bpl.n	800202c <HAL_SD_WriteBlocks+0x1a2>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8002026:	2402      	movs	r4, #2
 8002028:	639c      	str	r4, [r3, #56]	; 0x38
    return errorstate;
 800202a:	e7b4      	b.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800202c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800202e:	06d1      	lsls	r1, r2, #27
 8002030:	d503      	bpl.n	800203a <HAL_SD_WriteBlocks+0x1b0>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_TXUNDERR);
 8002032:	2210      	movs	r2, #16
    return errorstate;
 8002034:	2405      	movs	r4, #5
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_TXUNDERR);
 8002036:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8002038:	e7ad      	b.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_STBITERR))
 800203a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800203c:	0592      	lsls	r2, r2, #22
 800203e:	d504      	bpl.n	800204a <HAL_SD_WriteBlocks+0x1c0>
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_STBITERR);
 8002040:	f44f 7200 	mov.w	r2, #512	; 0x200
    return errorstate;
 8002044:	2407      	movs	r4, #7
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_STBITERR);
 8002046:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8002048:	e7a5      	b.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800204a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800204e:	639a      	str	r2, [r3, #56]	; 0x38
    errorstate = SD_IsCardProgramming(hsd, &cardstate);
 8002050:	f10d 0103 	add.w	r1, sp, #3
 8002054:	4630      	mov	r0, r6
 8002056:	f7ff fa17 	bl	8001488 <SD_IsCardProgramming>
 800205a:	4604      	mov	r4, r0
  while ((errorstate == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
 800205c:	2800      	cmp	r0, #0
 800205e:	d19a      	bne.n	8001f96 <HAL_SD_WriteBlocks+0x10c>
 8002060:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002064:	3b06      	subs	r3, #6
 8002066:	2b01      	cmp	r3, #1
 8002068:	d9f2      	bls.n	8002050 <HAL_SD_WriteBlocks+0x1c6>
 800206a:	e794      	b.n	8001f96 <HAL_SD_WriteBlocks+0x10c>

0800206c <HAL_SD_GetStatus>:
{
 800206c:	b530      	push	{r4, r5, lr}
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800206e:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002070:	b087      	sub	sp, #28
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8002072:	041b      	lsls	r3, r3, #16
 8002074:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8002076:	2340      	movs	r3, #64	; 0x40
 8002078:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 800207a:	2300      	movs	r3, #0
{
 800207c:	4604      	mov	r4, r0
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 800207e:	250d      	movs	r5, #13
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8002080:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8002082:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8002086:	a901      	add	r1, sp, #4
 8002088:	6800      	ldr	r0, [r0, #0]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 800208a:	9502      	str	r5, [sp, #8]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800208c:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800208e:	f000 fa9f 	bl	80025d0 <SDIO_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEND_STATUS);
 8002092:	4629      	mov	r1, r5
 8002094:	4620      	mov	r0, r4
 8002096:	f7ff fa99 	bl	80015cc <SD_CmdResp1Error>
  if(errorstate != SD_OK)
 800209a:	b940      	cbnz	r0, 80020ae <HAL_SD_GetStatus+0x42>
  *pCardStatus = SDIO_GetResponse(SDIO_RESP1);
 800209c:	f000 faae 	bl	80025fc <SDIO_GetResponse>
  if (cardstate == SD_CARD_TRANSFER)
 80020a0:	f3c0 2043 	ubfx	r0, r0, #9, #4
    return SD_TRANSFER_OK;
 80020a4:	3804      	subs	r0, #4
 80020a6:	bf18      	it	ne
 80020a8:	2001      	movne	r0, #1
}
 80020aa:	b007      	add	sp, #28
 80020ac:	bd30      	pop	{r4, r5, pc}
    return SD_TRANSFER_ERROR;
 80020ae:	2002      	movs	r0, #2
 80020b0:	e7fb      	b.n	80020aa <HAL_SD_GetStatus+0x3e>
	...

080020b4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020b4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 80020b8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ba:	d00e      	beq.n	80020da <TIM_Base_SetConfig+0x26>
 80020bc:	4a1c      	ldr	r2, [pc, #112]	; (8002130 <TIM_Base_SetConfig+0x7c>)
 80020be:	4290      	cmp	r0, r2
 80020c0:	d00b      	beq.n	80020da <TIM_Base_SetConfig+0x26>
 80020c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020c6:	4290      	cmp	r0, r2
 80020c8:	d007      	beq.n	80020da <TIM_Base_SetConfig+0x26>
 80020ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020ce:	4290      	cmp	r0, r2
 80020d0:	d003      	beq.n	80020da <TIM_Base_SetConfig+0x26>
 80020d2:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 80020d6:	4290      	cmp	r0, r2
 80020d8:	d116      	bne.n	8002108 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80020da:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020e0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
    tmpcr1 |= Structure->CounterMode;
 80020e4:	ea43 0302 	orr.w	r3, r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020e8:	d015      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 80020ea:	4a11      	ldr	r2, [pc, #68]	; (8002130 <TIM_Base_SetConfig+0x7c>)
 80020ec:	4290      	cmp	r0, r2
 80020ee:	d012      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 80020f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020f4:	4290      	cmp	r0, r2
 80020f6:	d00e      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 80020f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020fc:	4290      	cmp	r0, r2
 80020fe:	d00a      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 8002100:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 8002104:	4290      	cmp	r0, r2
 8002106:	d006      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <TIM_Base_SetConfig+0x80>)
 800210a:	4290      	cmp	r0, r2
 800210c:	d003      	beq.n	8002116 <TIM_Base_SetConfig+0x62>
 800210e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002112:	4290      	cmp	r0, r2
 8002114:	d103      	bne.n	800211e <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002116:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800211c:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 800211e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002120:	688b      	ldr	r3, [r1, #8]
 8002122:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002124:	680b      	ldr	r3, [r1, #0]
 8002126:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler */
  TIMx->EGR = TIM_EGR_UG;
 8002128:	2301      	movs	r3, #1
 800212a:	6143      	str	r3, [r0, #20]
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40000400 	.word	0x40000400
 8002134:	40010c00 	.word	0x40010c00

08002138 <HAL_TIM_Base_Init>:
{
 8002138:	b510      	push	{r4, lr}
  if(htim == NULL)
 800213a:	4604      	mov	r4, r0
 800213c:	b1a0      	cbz	r0, 8002168 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800213e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002142:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002146:	b91b      	cbnz	r3, 8002150 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002148:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_Base_MspInit(htim);
 800214c:	f002 fa94 	bl	8004678 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002150:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002152:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002154:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002158:	1d21      	adds	r1, r4, #4
 800215a:	f7ff ffab 	bl	80020b4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800215e:	2301      	movs	r3, #1
  return HAL_OK;
 8002160:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002162:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002166:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002168:	2001      	movs	r0, #1
}
 800216a:	bd10      	pop	{r4, pc}

0800216c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800216c:	6803      	ldr	r3, [r0, #0]
}
 800216e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	f042 0201 	orr.w	r2, r2, #1
 8002176:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	601a      	str	r2, [r3, #0]
}
 8002180:	4770      	bx	lr

08002182 <HAL_TIM_OC_DelayElapsedCallback>:
 8002182:	4770      	bx	lr

08002184 <HAL_TIM_IC_CaptureCallback>:
 8002184:	4770      	bx	lr

08002186 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002186:	4770      	bx	lr

08002188 <HAL_TIM_TriggerCallback>:
 8002188:	4770      	bx	lr

0800218a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800218a:	6803      	ldr	r3, [r0, #0]
{
 800218c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800218e:	691a      	ldr	r2, [r3, #16]
{
 8002190:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002192:	0791      	lsls	r1, r2, #30
 8002194:	d50e      	bpl.n	80021b4 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	0792      	lsls	r2, r2, #30
 800219a:	d50b      	bpl.n	80021b4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800219c:	f06f 0202 	mvn.w	r2, #2
 80021a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021a2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80021a4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021a6:	7502      	strb	r2, [r0, #20]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80021a8:	0799      	lsls	r1, r3, #30
 80021aa:	d05c      	beq.n	8002266 <HAL_TIM_IRQHandler+0xdc>
          HAL_TIM_IC_CaptureCallback(htim);
 80021ac:	f7ff ffea 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b0:	2300      	movs	r3, #0
 80021b2:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	691a      	ldr	r2, [r3, #16]
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	d510      	bpl.n	80021de <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	0750      	lsls	r0, r2, #29
 80021c0:	d50d      	bpl.n	80021de <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021c2:	f06f 0204 	mvn.w	r2, #4
 80021c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021c8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021ca:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021cc:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021ce:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80021d2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021d4:	d04d      	beq.n	8002272 <HAL_TIM_IRQHandler+0xe8>
        HAL_TIM_IC_CaptureCallback(htim);
 80021d6:	f7ff ffd5 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021da:	2300      	movs	r3, #0
 80021dc:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	691a      	ldr	r2, [r3, #16]
 80021e2:	0711      	lsls	r1, r2, #28
 80021e4:	d50f      	bpl.n	8002206 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	0712      	lsls	r2, r2, #28
 80021ea:	d50c      	bpl.n	8002206 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021ec:	f06f 0208 	mvn.w	r2, #8
 80021f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021f2:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021f4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021f6:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021f8:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80021fa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021fc:	d03f      	beq.n	800227e <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80021fe:	f7ff ffc1 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002202:	2300      	movs	r3, #0
 8002204:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	691a      	ldr	r2, [r3, #16]
 800220a:	06d0      	lsls	r0, r2, #27
 800220c:	d510      	bpl.n	8002230 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800220e:	68da      	ldr	r2, [r3, #12]
 8002210:	06d1      	lsls	r1, r2, #27
 8002212:	d50d      	bpl.n	8002230 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002214:	f06f 0210 	mvn.w	r2, #16
 8002218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800221a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800221c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800221e:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002220:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002224:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002226:	d030      	beq.n	800228a <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8002228:	f7ff ffac 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800222c:	2300      	movs	r3, #0
 800222e:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	07d2      	lsls	r2, r2, #31
 8002236:	d508      	bpl.n	800224a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	07d0      	lsls	r0, r2, #31
 800223c:	d505      	bpl.n	800224a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800223e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002242:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002244:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002246:	f001 ffb1 	bl	80041ac <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800224a:	6823      	ldr	r3, [r4, #0]
 800224c:	691a      	ldr	r2, [r3, #16]
 800224e:	0651      	lsls	r1, r2, #25
 8002250:	d508      	bpl.n	8002264 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	0652      	lsls	r2, r2, #25
 8002256:	d505      	bpl.n	8002264 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002258:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800225c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800225e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002260:	f7ff ff92 	bl	8002188 <HAL_TIM_TriggerCallback>
 8002264:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002266:	f7ff ff8c 	bl	8002182 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800226a:	4620      	mov	r0, r4
 800226c:	f7ff ff8b 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
 8002270:	e79e      	b.n	80021b0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002272:	f7ff ff86 	bl	8002182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002276:	4620      	mov	r0, r4
 8002278:	f7ff ff85 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
 800227c:	e7ad      	b.n	80021da <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800227e:	f7ff ff80 	bl	8002182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002282:	4620      	mov	r0, r4
 8002284:	f7ff ff7f 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
 8002288:	e7bb      	b.n	8002202 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800228a:	f7ff ff7a 	bl	8002182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800228e:	4620      	mov	r0, r4
 8002290:	f7ff ff79 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
 8002294:	e7ca      	b.n	800222c <HAL_TIM_IRQHandler+0xa2>

08002296 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002296:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 800229a:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800229c:	2b01      	cmp	r3, #1
 800229e:	f04f 0302 	mov.w	r3, #2
 80022a2:	d018      	beq.n	80022d6 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80022a4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80022a8:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80022aa:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80022ac:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80022ae:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80022b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80022b4:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	4322      	orrs	r2, r4
 80022ba:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022c2:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80022ca:	2301      	movs	r3, #1
 80022cc:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  __HAL_UNLOCK(htim);
 80022d0:	2300      	movs	r3, #0
 80022d2:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 80022d6:	4618      	mov	r0, r3

  return HAL_OK;
}
 80022d8:	bd10      	pop	{r4, pc}
	...

080022dc <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022e0:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022e2:	6805      	ldr	r5, [r0, #0]
 80022e4:	68c2      	ldr	r2, [r0, #12]
 80022e6:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022e8:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022ee:	4313      	orrs	r3, r2
 80022f0:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022f2:	6883      	ldr	r3, [r0, #8]
 80022f4:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 80022f6:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022f8:	4303      	orrs	r3, r0
 80022fa:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80022fe:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002302:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 8002304:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002308:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800230a:	4313      	orrs	r3, r2
 800230c:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800230e:	696b      	ldr	r3, [r5, #20]
 8002310:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8002314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002318:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800231a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800231e:	616b      	str	r3, [r5, #20]
 8002320:	4b7e      	ldr	r3, [pc, #504]	; (800251c <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002322:	d17f      	bne.n	8002424 <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 8002324:	429d      	cmp	r5, r3
 8002326:	f04f 0419 	mov.w	r4, #25
 800232a:	d147      	bne.n	80023bc <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800232c:	f7ff f87e 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8002330:	fb04 f300 	mul.w	r3, r4, r0
 8002334:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8002338:	f04f 0864 	mov.w	r8, #100	; 0x64
 800233c:	007f      	lsls	r7, r7, #1
 800233e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002342:	fbb3 f3f8 	udiv	r3, r3, r8
 8002346:	011f      	lsls	r7, r3, #4
 8002348:	f7ff f870 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 800234c:	4360      	muls	r0, r4
 800234e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fbb0 f6f3 	udiv	r6, r0, r3
 8002358:	f7ff f868 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 800235c:	4360      	muls	r0, r4
 800235e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	fbb0 f3f3 	udiv	r3, r0, r3
 8002368:	fbb3 f3f8 	udiv	r3, r3, r8
 800236c:	fb08 6313 	mls	r3, r8, r3, r6
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	3332      	adds	r3, #50	; 0x32
 8002374:	fbb3 f3f8 	udiv	r3, r3, r8
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 800237e:	f7ff f855 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8002382:	4360      	muls	r0, r4
 8002384:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002388:	0052      	lsls	r2, r2, #1
 800238a:	fbb0 faf2 	udiv	sl, r0, r2
 800238e:	f7ff f84d 	bl	800142c <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002392:	4360      	muls	r0, r4
 8002394:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	fbb0 f3f3 	udiv	r3, r0, r3
 800239e:	fbb3 f3f8 	udiv	r3, r3, r8
 80023a2:	fb08 a313 	mls	r3, r8, r3, sl
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	3332      	adds	r3, #50	; 0x32
 80023aa:	fbb3 f3f8 	udiv	r3, r3, r8
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80023b4:	4433      	add	r3, r6
 80023b6:	60ab      	str	r3, [r5, #8]
 80023b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80023bc:	f7ff f81e 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80023c0:	fb04 f300 	mul.w	r3, r4, r0
 80023c4:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80023c8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80023cc:	007f      	lsls	r7, r7, #1
 80023ce:	fbb3 f3f7 	udiv	r3, r3, r7
 80023d2:	fbb3 f3f8 	udiv	r3, r3, r8
 80023d6:	011f      	lsls	r7, r3, #4
 80023d8:	f7ff f810 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80023dc:	4360      	muls	r0, r4
 80023de:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	fbb0 f6f3 	udiv	r6, r0, r3
 80023e8:	f7ff f808 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80023ec:	4360      	muls	r0, r4
 80023ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80023f8:	fbb3 f3f8 	udiv	r3, r3, r8
 80023fc:	fb08 6313 	mls	r3, r8, r3, r6
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	3332      	adds	r3, #50	; 0x32
 8002404:	fbb3 f3f8 	udiv	r3, r3, r8
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 800240e:	f7fe fff5 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8002412:	4360      	muls	r0, r4
 8002414:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002418:	0052      	lsls	r2, r2, #1
 800241a:	fbb0 faf2 	udiv	sl, r0, r2
 800241e:	f7fe ffed 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8002422:	e7b6      	b.n	8002392 <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 8002424:	429d      	cmp	r5, r3
 8002426:	f04f 0419 	mov.w	r4, #25
 800242a:	d143      	bne.n	80024b4 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800242c:	f7fe fffe 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8002430:	fb04 f300 	mul.w	r3, r4, r0
 8002434:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002438:	f04f 0864 	mov.w	r8, #100	; 0x64
 800243c:	00b6      	lsls	r6, r6, #2
 800243e:	fbb3 f3f6 	udiv	r3, r3, r6
 8002442:	fbb3 f3f8 	udiv	r3, r3, r8
 8002446:	011e      	lsls	r6, r3, #4
 8002448:	f7fe fff0 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 800244c:	4360      	muls	r0, r4
 800244e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	fbb0 f7f3 	udiv	r7, r0, r3
 8002458:	f7fe ffe8 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 800245c:	4360      	muls	r0, r4
 800245e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	fbb0 f3f3 	udiv	r3, r0, r3
 8002468:	fbb3 f3f8 	udiv	r3, r3, r8
 800246c:	fb08 7313 	mls	r3, r8, r3, r7
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	3332      	adds	r3, #50	; 0x32
 8002474:	fbb3 f3f8 	udiv	r3, r3, r8
 8002478:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800247c:	f7fe ffd6 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8002480:	4360      	muls	r0, r4
 8002482:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002486:	0092      	lsls	r2, r2, #2
 8002488:	fbb0 faf2 	udiv	sl, r0, r2
 800248c:	f7fe ffce 	bl	800142c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002490:	4360      	muls	r0, r4
 8002492:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	fbb0 f3f3 	udiv	r3, r0, r3
 800249c:	fbb3 f3f8 	udiv	r3, r3, r8
 80024a0:	fb08 a313 	mls	r3, r8, r3, sl
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	3332      	adds	r3, #50	; 0x32
 80024a8:	fbb3 f3f8 	udiv	r3, r3, r8
 80024ac:	f003 030f 	and.w	r3, r3, #15
 80024b0:	433b      	orrs	r3, r7
 80024b2:	e77f      	b.n	80023b4 <UART_SetConfig+0xd8>
 80024b4:	f7fe ffa2 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80024b8:	fb04 f300 	mul.w	r3, r4, r0
 80024bc:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80024c0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80024c4:	00b6      	lsls	r6, r6, #2
 80024c6:	fbb3 f3f6 	udiv	r3, r3, r6
 80024ca:	fbb3 f3f8 	udiv	r3, r3, r8
 80024ce:	011e      	lsls	r6, r3, #4
 80024d0:	f7fe ff94 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80024d4:	4360      	muls	r0, r4
 80024d6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	fbb0 f7f3 	udiv	r7, r0, r3
 80024e0:	f7fe ff8c 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80024e4:	4360      	muls	r0, r4
 80024e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80024f0:	fbb3 f3f8 	udiv	r3, r3, r8
 80024f4:	fb08 7313 	mls	r3, r8, r3, r7
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	3332      	adds	r3, #50	; 0x32
 80024fc:	fbb3 f3f8 	udiv	r3, r3, r8
 8002500:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002504:	f7fe ff7a 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8002508:	4360      	muls	r0, r4
 800250a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800250e:	0092      	lsls	r2, r2, #2
 8002510:	fbb0 faf2 	udiv	sl, r0, r2
 8002514:	f7fe ff72 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 8002518:	e7ba      	b.n	8002490 <UART_SetConfig+0x1b4>
 800251a:	bf00      	nop
 800251c:	40013800 	.word	0x40013800

08002520 <HAL_UART_Init>:
{
 8002520:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002522:	4604      	mov	r4, r0
 8002524:	b330      	cbz	r0, 8002574 <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 8002526:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800252a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800252e:	b91b      	cbnz	r3, 8002538 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002530:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002534:	f002 f8be 	bl	80046b4 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8002538:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 800253a:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 800253c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002540:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002542:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002544:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002548:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800254a:	f7ff fec7 	bl	80022dc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800254e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002550:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002558:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800255a:	695a      	ldr	r2, [r3, #20]
 800255c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002560:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002568:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 800256a:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800256c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 800256e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002572:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002574:	2001      	movs	r0, #1
}
 8002576:	bd10      	pop	{r4, pc}

08002578 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDIO register base
  * @param  Init: SDIO initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8002578:	b084      	sub	sp, #16
 800257a:	b510      	push	{r4, lr}
 800257c:	ac03      	add	r4, sp, #12
 800257e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDIO configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8002582:	9904      	ldr	r1, [sp, #16]
 8002584:	9b03      	ldr	r3, [sp, #12]
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDIO CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8002586:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8002588:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 800258a:	9905      	ldr	r1, [sp, #20]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800258c:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.ClockBypass         |\
 8002590:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8002592:	9906      	ldr	r1, [sp, #24]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8002594:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
             Init.ClockPowerSave      |\
 8002598:	430b      	orrs	r3, r1
             Init.BusWide             |\
 800259a:	9907      	ldr	r1, [sp, #28]
 800259c:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 800259e:	9908      	ldr	r1, [sp, #32]

  return HAL_OK;
}
 80025a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
             Init.HardwareFlowControl |\
 80025a4:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80025a6:	4313      	orrs	r3, r2
 80025a8:	6043      	str	r3, [r0, #4]
}
 80025aa:	b004      	add	sp, #16
 80025ac:	2000      	movs	r0, #0
 80025ae:	4770      	bx	lr

080025b0 <SDIO_ReadFIFO>:
 80025b0:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 80025b4:	4770      	bx	lr

080025b6 <SDIO_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80025b6:	680b      	ldr	r3, [r1, #0]
 80025b8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  return HAL_OK;
}
 80025bc:	2000      	movs	r0, #0
 80025be:	4770      	bx	lr

080025c0 <SDIO_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80025c0:	2303      	movs	r3, #3
 80025c2:	6003      	str	r3, [r0, #0]
  
  return HAL_OK; 
}
 80025c4:	2000      	movs	r0, #0
 80025c6:	4770      	bx	lr

080025c8 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80025c8:	6800      	ldr	r0, [r0, #0]
}
 80025ca:	f000 0003 	and.w	r0, r0, #3
 80025ce:	4770      	bx	lr

080025d0 <SDIO_SendCommand>:
  assert_param(IS_SDIO_RESPONSE(SDIO_CmdInitStruct->Response));
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->CPSM));

  /* Set the SDIO Argument value */
  SDIOx->ARG = SDIO_CmdInitStruct->Argument;
 80025d0:	680b      	ldr	r3, [r1, #0]
{
 80025d2:	b510      	push	{r4, lr}
  SDIOx->ARG = SDIO_CmdInitStruct->Argument;
 80025d4:	6083      	str	r3, [r0, #8]

  /* Set SDIO command parameters */
  tmpreg |= (uint32_t)(SDIO_CmdInitStruct->CmdIndex         |\
 80025d6:	688c      	ldr	r4, [r1, #8]
 80025d8:	684b      	ldr	r3, [r1, #4]
                       SDIO_CmdInitStruct->Response         |\
                       SDIO_CmdInitStruct->WaitForInterrupt |\
                       SDIO_CmdInitStruct->CPSM);
  
  /* Write to SDIO CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80025da:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(SDIO_CmdInitStruct->CmdIndex         |\
 80025dc:	4323      	orrs	r3, r4
                       SDIO_CmdInitStruct->Response         |\
 80025de:	68cc      	ldr	r4, [r1, #12]
                       SDIO_CmdInitStruct->WaitForInterrupt |\
 80025e0:	6909      	ldr	r1, [r1, #16]
                       SDIO_CmdInitStruct->Response         |\
 80025e2:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80025e4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       SDIO_CmdInitStruct->WaitForInterrupt |\
 80025e8:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80025ea:	f022 020f 	bic.w	r2, r2, #15
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80025f2:	2000      	movs	r0, #0
 80025f4:	bd10      	pop	{r4, pc}

080025f6 <SDIO_GetCommandResponse>:
  * @param  SDIOx: Pointer to SDIO register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
  return (uint8_t)(SDIOx->RESPCMD);
 80025f6:	6900      	ldr	r0, [r0, #16]
}
 80025f8:	b2c0      	uxtb	r0, r0
 80025fa:	4770      	bx	lr

080025fc <SDIO_GetResponse>:
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  __IO uint32_t tmp = 0;
 80025fc:	2300      	movs	r3, #0
{
 80025fe:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8002600:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  /* Get the response */
  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8002602:	4b03      	ldr	r3, [pc, #12]	; (8002610 <SDIO_GetResponse+0x14>)
 8002604:	4403      	add	r3, r0
 8002606:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp);
 8002608:	9b01      	ldr	r3, [sp, #4]
 800260a:	6818      	ldr	r0, [r3, #0]
}  
 800260c:	b002      	add	sp, #8
 800260e:	4770      	bx	lr
 8002610:	40012c14 	.word	0x40012c14

08002614 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_DIR(SDIO_DataInitStruct->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->DPSM));

  /* Set the SDIO Data Timeout value */
  SDIOx->DTIMER = SDIO_DataInitStruct->DataTimeOut;
 8002614:	680b      	ldr	r3, [r1, #0]
{
 8002616:	b510      	push	{r4, lr}
  SDIOx->DTIMER = SDIO_DataInitStruct->DataTimeOut;
 8002618:	6243      	str	r3, [r0, #36]	; 0x24

  /* Set the SDIO DataLength value */
  SDIOx->DLEN = SDIO_DataInitStruct->DataLength;
 800261a:	684b      	ldr	r3, [r1, #4]

  /* Set the SDIO data configuration parameters */
  tmpreg |= (uint32_t)(SDIO_DataInitStruct->DataBlockSize |\
 800261c:	68cc      	ldr	r4, [r1, #12]
  SDIOx->DLEN = SDIO_DataInitStruct->DataLength;
 800261e:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(SDIO_DataInitStruct->DataBlockSize |\
 8002620:	688b      	ldr	r3, [r1, #8]
                       SDIO_DataInitStruct->TransferDir   |\
                       SDIO_DataInitStruct->TransferMode  |\
                       SDIO_DataInitStruct->DPSM);
  
  /* Write to SDIO DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002622:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(SDIO_DataInitStruct->DataBlockSize |\
 8002624:	4323      	orrs	r3, r4
                       SDIO_DataInitStruct->TransferDir   |\
 8002626:	690c      	ldr	r4, [r1, #16]
                       SDIO_DataInitStruct->TransferMode  |\
 8002628:	6949      	ldr	r1, [r1, #20]
                       SDIO_DataInitStruct->TransferDir   |\
 800262a:	4323      	orrs	r3, r4
                       SDIO_DataInitStruct->TransferMode  |\
 800262c:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800262e:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8002632:	4313      	orrs	r3, r2
 8002634:	62c3      	str	r3, [r0, #44]	; 0x2c

  return HAL_OK;

}
 8002636:	2000      	movs	r0, #0
 8002638:	bd10      	pop	{r4, pc}
	...

0800263c <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <disk_status+0x10>)
 800263e:	181a      	adds	r2, r3, r0
 8002640:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	7a10      	ldrb	r0, [r2, #8]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	4718      	bx	r3
 800264c:	200000b4 	.word	0x200000b4

08002650 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 8002650:	4b06      	ldr	r3, [pc, #24]	; (800266c <disk_initialize+0x1c>)
 8002652:	5c1a      	ldrb	r2, [r3, r0]
 8002654:	b942      	cbnz	r2, 8002668 <disk_initialize+0x18>
  { 
    disk.is_initialized[pdrv] = 1;
 8002656:	2201      	movs	r2, #1
 8002658:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800265a:	181a      	adds	r2, r3, r0
 800265c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	7a10      	ldrb	r0, [r2, #8]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4718      	bx	r3
  }
  return stat;
}
 8002668:	2000      	movs	r0, #0
 800266a:	4770      	bx	lr
 800266c:	200000b4 	.word	0x200000b4

08002670 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002670:	b430      	push	{r4, r5}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002672:	4c05      	ldr	r4, [pc, #20]	; (8002688 <disk_read+0x18>)
 8002674:	1825      	adds	r5, r4, r0
 8002676:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800267a:	6860      	ldr	r0, [r4, #4]
 800267c:	6884      	ldr	r4, [r0, #8]
 800267e:	7a28      	ldrb	r0, [r5, #8]
 8002680:	46a4      	mov	ip, r4
  return res;
}
 8002682:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002684:	4760      	bx	ip
 8002686:	bf00      	nop
 8002688:	200000b4 	.word	0x200000b4

0800268c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800268c:	b430      	push	{r4, r5}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800268e:	4c05      	ldr	r4, [pc, #20]	; (80026a4 <disk_write+0x18>)
 8002690:	1825      	adds	r5, r4, r0
 8002692:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8002696:	6860      	ldr	r0, [r4, #4]
 8002698:	68c4      	ldr	r4, [r0, #12]
 800269a:	7a28      	ldrb	r0, [r5, #8]
 800269c:	46a4      	mov	ip, r4
  return res;
}
 800269e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80026a0:	4760      	bx	ip
 80026a2:	bf00      	nop
 80026a4:	200000b4 	.word	0x200000b4

080026a8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80026a8:	b410      	push	{r4}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80026aa:	4b04      	ldr	r3, [pc, #16]	; (80026bc <disk_ioctl+0x14>)
 80026ac:	181c      	adds	r4, r3, r0
 80026ae:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	7a20      	ldrb	r0, [r4, #8]
 80026b6:	691b      	ldr	r3, [r3, #16]
  return res;
}
 80026b8:	bc10      	pop	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80026ba:	4718      	bx	r3
 80026bc:	200000b4 	.word	0x200000b4

080026c0 <SD_initialize>:
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
  Stat = STA_NOINIT;
 80026c0:	2301      	movs	r3, #1
{
 80026c2:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80026c4:	4c05      	ldr	r4, [pc, #20]	; (80026dc <SD_initialize+0x1c>)
 80026c6:	7023      	strb	r3, [r4, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80026c8:	f001 f962 	bl	8003990 <BSP_SD_Init>
 80026cc:	4623      	mov	r3, r4
 80026ce:	b918      	cbnz	r0, 80026d8 <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 80026d0:	7822      	ldrb	r2, [r4, #0]
 80026d2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026d6:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80026d8:	7818      	ldrb	r0, [r3, #0]
}
 80026da:	bd10      	pop	{r4, pc}
 80026dc:	20000000 	.word	0x20000000

080026e0 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  Stat = STA_NOINIT;
 80026e0:	2301      	movs	r3, #1
{
 80026e2:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80026e4:	4c05      	ldr	r4, [pc, #20]	; (80026fc <SD_status+0x1c>)
 80026e6:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 80026e8:	f001 f98a 	bl	8003a00 <BSP_SD_GetStatus>
 80026ec:	4623      	mov	r3, r4
 80026ee:	b918      	cbnz	r0, 80026f8 <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 80026f0:	7822      	ldrb	r2, [r4, #0]
 80026f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026f6:	7022      	strb	r2, [r4, #0]
  }
  
  return Stat;
 80026f8:	7818      	ldrb	r0, [r3, #0]
}
 80026fa:	bd10      	pop	{r4, pc}
 80026fc:	20000000 	.word	0x20000000

08002700 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8002700:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002708:	0252      	lsls	r2, r2, #9
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	4608      	mov	r0, r1
 800270e:	2300      	movs	r3, #0
 8002710:	f001 f952 	bl	80039b8 <BSP_SD_ReadBlocks>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8002714:	3000      	adds	r0, #0
 8002716:	bf18      	it	ne
 8002718:	2001      	movne	r0, #1
 800271a:	b003      	add	sp, #12
 800271c:	f85d fb04 	ldr.w	pc, [sp], #4

08002720 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8002720:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002728:	0252      	lsls	r2, r2, #9
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	4608      	mov	r0, r1
 800272e:	2300      	movs	r3, #0
 8002730:	f001 f954 	bl	80039dc <BSP_SD_WriteBlocks>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8002734:	3000      	adds	r0, #0
 8002736:	bf18      	it	ne
 8002738:	2001      	movne	r0, #1
 800273a:	b003      	add	sp, #12
 800273c:	f85d fb04 	ldr.w	pc, [sp], #4

08002740 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8002740:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002742:	4b12      	ldr	r3, [pc, #72]	; (800278c <SD_ioctl+0x4c>)
{
 8002744:	b096      	sub	sp, #88	; 0x58
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002746:	781b      	ldrb	r3, [r3, #0]
{
 8002748:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800274a:	07db      	lsls	r3, r3, #31
 800274c:	d41c      	bmi.n	8002788 <SD_ioctl+0x48>
  
  switch (cmd)
 800274e:	2903      	cmp	r1, #3
 8002750:	d803      	bhi.n	800275a <SD_ioctl+0x1a>
 8002752:	e8df f001 	tbb	[pc, r1]
 8002756:	050e      	.short	0x050e
 8002758:	1410      	.short	0x1410
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
    break;
  
  default:
    res = RES_PARERR;
 800275a:	2004      	movs	r0, #4
  }
  
  return res;
}
 800275c:	b016      	add	sp, #88	; 0x58
 800275e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8002760:	4668      	mov	r0, sp
 8002762:	f001 f953 	bl	8003a0c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 8002766:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002768:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800276a:	0a5b      	lsrs	r3, r3, #9
 800276c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8002770:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8002772:	2000      	movs	r0, #0
 8002774:	e7f2      	b.n	800275c <SD_ioctl+0x1c>
    *(WORD*)buff = BLOCK_SIZE;
 8002776:	f44f 7300 	mov.w	r3, #512	; 0x200
 800277a:	8013      	strh	r3, [r2, #0]
 800277c:	e7f9      	b.n	8002772 <SD_ioctl+0x32>
    *(DWORD*)buff = BLOCK_SIZE;
 800277e:	f44f 7300 	mov.w	r3, #512	; 0x200
  DRESULT res = RES_ERROR;
 8002782:	2001      	movs	r0, #1
    *(DWORD*)buff = BLOCK_SIZE;
 8002784:	6013      	str	r3, [r2, #0]
    break;
 8002786:	e7e9      	b.n	800275c <SD_ioctl+0x1c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002788:	2003      	movs	r0, #3
 800278a:	e7e7      	b.n	800275c <SD_ioctl+0x1c>
 800278c:	20000000 	.word	0x20000000

08002790 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002790:	3801      	subs	r0, #1
 8002792:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002794:	4291      	cmp	r1, r2
 8002796:	d100      	bne.n	800279a <mem_cpy+0xa>
		*d++ = *s++;
}
 8002798:	4770      	bx	lr
		*d++ = *s++;
 800279a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800279e:	f800 3f01 	strb.w	r3, [r0, #1]!
 80027a2:	e7f7      	b.n	8002794 <mem_cpy+0x4>

080027a4 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80027a4:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 80027a6:	4290      	cmp	r0, r2
 80027a8:	d100      	bne.n	80027ac <mem_set+0x8>
		*d++ = (BYTE)val;
}
 80027aa:	4770      	bx	lr
		*d++ = (BYTE)val;
 80027ac:	f800 1b01 	strb.w	r1, [r0], #1
 80027b0:	e7f9      	b.n	80027a6 <mem_set+0x2>
	...

080027b4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80027b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80027b6:	2400      	movs	r4, #0
 80027b8:	4a16      	ldr	r2, [pc, #88]	; (8002814 <chk_lock+0x60>)
 80027ba:	4623      	mov	r3, r4
 80027bc:	4616      	mov	r6, r2
		if (Files[i].fs) {	/* Existing entry */
 80027be:	6815      	ldr	r5, [r2, #0]
 80027c0:	b1c5      	cbz	r5, 80027f4 <chk_lock+0x40>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80027c2:	f8d0 7200 	ldr.w	r7, [r0, #512]	; 0x200
 80027c6:	42bd      	cmp	r5, r7
 80027c8:	d115      	bne.n	80027f6 <chk_lock+0x42>
 80027ca:	6857      	ldr	r7, [r2, #4]
 80027cc:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 80027d0:	42af      	cmp	r7, r5
 80027d2:	d110      	bne.n	80027f6 <chk_lock+0x42>
				Files[i].clu == dp->sclust &&
 80027d4:	8917      	ldrh	r7, [r2, #8]
 80027d6:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 80027da:	42af      	cmp	r7, r5
 80027dc:	d10b      	bne.n	80027f6 <chk_lock+0x42>
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80027de:	b9b9      	cbnz	r1, 8002810 <chk_lock+0x5c>
 80027e0:	220c      	movs	r2, #12
 80027e2:	fb02 6303 	mla	r3, r2, r3, r6
 80027e6:	895b      	ldrh	r3, [r3, #10]
 80027e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ec:	bf14      	ite	ne
 80027ee:	2000      	movne	r0, #0
 80027f0:	2010      	moveq	r0, #16
 80027f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 80027f4:	2401      	movs	r4, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80027f6:	3301      	adds	r3, #1
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	f102 020c 	add.w	r2, r2, #12
 80027fe:	d1de      	bne.n	80027be <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002800:	b10c      	cbz	r4, 8002806 <chk_lock+0x52>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002802:	2000      	movs	r0, #0
 8002804:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002806:	2902      	cmp	r1, #2
 8002808:	bf0c      	ite	eq
 800280a:	2000      	moveq	r0, #0
 800280c:	2012      	movne	r0, #18
 800280e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002810:	2010      	movs	r0, #16
 8002812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002814:	20000098 	.word	0x20000098

08002818 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800281a:	4c20      	ldr	r4, [pc, #128]	; (800289c <inc_lock+0x84>)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800281c:	2300      	movs	r3, #0
 800281e:	4622      	mov	r2, r4
		if (Files[i].fs == dp->fs &&
 8002820:	f8d0 6200 	ldr.w	r6, [r0, #512]	; 0x200
 8002824:	6825      	ldr	r5, [r4, #0]
 8002826:	42b5      	cmp	r5, r6
 8002828:	d109      	bne.n	800283e <inc_lock+0x26>
 800282a:	6867      	ldr	r7, [r4, #4]
 800282c:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 8002830:	42af      	cmp	r7, r5
 8002832:	d104      	bne.n	800283e <inc_lock+0x26>
			Files[i].clu == dp->sclust &&
 8002834:	8927      	ldrh	r7, [r4, #8]
 8002836:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 800283a:	42af      	cmp	r7, r5
 800283c:	d022      	beq.n	8002884 <inc_lock+0x6c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800283e:	3301      	adds	r3, #1
 8002840:	2b02      	cmp	r3, #2
 8002842:	f104 040c 	add.w	r4, r4, #12
 8002846:	d1ed      	bne.n	8002824 <inc_lock+0xc>
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002848:	6813      	ldr	r3, [r2, #0]
 800284a:	b113      	cbz	r3, 8002852 <inc_lock+0x3a>
 800284c:	68d3      	ldr	r3, [r2, #12]
 800284e:	bb1b      	cbnz	r3, 8002898 <inc_lock+0x80>
 8002850:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->fs;
 8002852:	240c      	movs	r4, #12
 8002854:	435c      	muls	r4, r3
 8002856:	1915      	adds	r5, r2, r4
 8002858:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 800285a:	f8d0 4208 	ldr.w	r4, [r0, #520]	; 0x208
		Files[i].idx = dp->index;
 800285e:	f8b0 0206 	ldrh.w	r0, [r0, #518]	; 0x206
		Files[i].clu = dp->sclust;
 8002862:	606c      	str	r4, [r5, #4]
		Files[i].idx = dp->index;
 8002864:	8128      	strh	r0, [r5, #8]
		Files[i].ctr = 0;
 8002866:	2000      	movs	r0, #0
 8002868:	8168      	strh	r0, [r5, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800286a:	b991      	cbnz	r1, 8002892 <inc_lock+0x7a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800286c:	210c      	movs	r1, #12
 800286e:	fb01 2103 	mla	r1, r1, r3, r2
 8002872:	8949      	ldrh	r1, [r1, #10]
 8002874:	3101      	adds	r1, #1
 8002876:	b289      	uxth	r1, r1
 8002878:	200c      	movs	r0, #12
 800287a:	fb00 2203 	mla	r2, r0, r3, r2

	return i + 1;
 800287e:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002880:	8151      	strh	r1, [r2, #10]
	return i + 1;
 8002882:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002884:	2900      	cmp	r1, #0
 8002886:	d0f1      	beq.n	800286c <inc_lock+0x54>
 8002888:	210c      	movs	r1, #12
 800288a:	fb01 2103 	mla	r1, r1, r3, r2
 800288e:	8949      	ldrh	r1, [r1, #10]
 8002890:	b911      	cbnz	r1, 8002898 <inc_lock+0x80>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002896:	e7ef      	b.n	8002878 <inc_lock+0x60>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002898:	2000      	movs	r0, #0
 800289a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800289c:	20000098 	.word	0x20000098

080028a0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80028a0:	b530      	push	{r4, r5, lr}
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80028a2:	1e45      	subs	r5, r0, #1
 80028a4:	2d01      	cmp	r5, #1
 80028a6:	d811      	bhi.n	80028cc <dec_lock+0x2c>
		n = Files[i].ctr;
 80028a8:	220c      	movs	r2, #12
 80028aa:	490a      	ldr	r1, [pc, #40]	; (80028d4 <dec_lock+0x34>)
 80028ac:	fb02 1305 	mla	r3, r2, r5, r1
 80028b0:	895c      	ldrh	r4, [r3, #10]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n) n--;					/* Decrement read mode open count */
 80028b2:	f424 7380 	bic.w	r3, r4, #256	; 0x100
 80028b6:	b298      	uxth	r0, r3
 80028b8:	b108      	cbz	r0, 80028be <dec_lock+0x1e>
 80028ba:	3c01      	subs	r4, #1
 80028bc:	b2a0      	uxth	r0, r4
		Files[i].ctr = n;
 80028be:	fb02 f305 	mul.w	r3, r2, r5
 80028c2:	18ca      	adds	r2, r1, r3
 80028c4:	8150      	strh	r0, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80028c6:	b918      	cbnz	r0, 80028d0 <dec_lock+0x30>
 80028c8:	50c8      	str	r0, [r1, r3]
 80028ca:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80028cc:	2002      	movs	r0, #2
 80028ce:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
 80028d0:	2000      	movs	r0, #0
	}
	return res;
}
 80028d2:	bd30      	pop	{r4, r5, pc}
 80028d4:	20000098 	.word	0x20000098

080028d8 <clmt_clust>:
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80028d8:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
 80028dc:	0a49      	lsrs	r1, r1, #9
 80028de:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80028e2:	f8d0 3224 	ldr.w	r3, [r0, #548]	; 0x224
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80028e6:	fbb1 f1f2 	udiv	r1, r1, r2
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80028ea:	3304      	adds	r3, #4
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80028ec:	6818      	ldr	r0, [r3, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 80028ee:	b130      	cbz	r0, 80028fe <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80028f0:	4281      	cmp	r1, r0
 80028f2:	d302      	bcc.n	80028fa <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 80028f4:	1a09      	subs	r1, r1, r0
 80028f6:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80028f8:	e7f8      	b.n	80028ec <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 80028fa:	6858      	ldr	r0, [r3, #4]
 80028fc:	4408      	add	r0, r1
}
 80028fe:	4770      	bx	lr

08002900 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002900:	6802      	ldr	r2, [r0, #0]
{
 8002902:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8002904:	b152      	cbz	r2, 800291c <get_ldnumber+0x1c>
 8002906:	4611      	mov	r1, r2
 8002908:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800290a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800290e:	2c20      	cmp	r4, #32
 8002910:	d90c      	bls.n	800292c <get_ldnumber+0x2c>
 8002912:	2c3a      	cmp	r4, #58	; 0x3a
 8002914:	d1f8      	bne.n	8002908 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8002916:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002918:	428b      	cmp	r3, r1
 800291a:	d002      	beq.n	8002922 <get_ldnumber+0x22>
	int vol = -1;
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8002920:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002922:	7812      	ldrb	r2, [r2, #0]
 8002924:	2a30      	cmp	r2, #48	; 0x30
 8002926:	d1f9      	bne.n	800291c <get_ldnumber+0x1c>
					*path = ++tt;
 8002928:	3301      	adds	r3, #1
 800292a:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 800292c:	2000      	movs	r0, #0
 800292e:	bd10      	pop	{r4, pc}

08002930 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8002930:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002932:	b190      	cbz	r0, 800295a <validate+0x2a>
 8002934:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8002938:	b17b      	cbz	r3, 800295a <validate+0x2a>
 800293a:	f893 2200 	ldrb.w	r2, [r3, #512]	; 0x200
 800293e:	b162      	cbz	r2, 800295a <validate+0x2a>
 8002940:	f8b3 1206 	ldrh.w	r1, [r3, #518]	; 0x206
 8002944:	f8b0 2204 	ldrh.w	r2, [r0, #516]	; 0x204
 8002948:	4291      	cmp	r1, r2
 800294a:	d106      	bne.n	800295a <validate+0x2a>
 800294c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002950:	f7ff fe74 	bl	800263c <disk_status>
 8002954:	f010 0001 	ands.w	r0, r0, #1
 8002958:	d000      	beq.n	800295c <validate+0x2c>
		return FR_INVALID_OBJECT;
 800295a:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 800295c:	bd08      	pop	{r3, pc}

0800295e <ld_clust.isra.0>:
	cl = LD_WORD(dir + DIR_FstClusLO);
 800295e:	7eca      	ldrb	r2, [r1, #27]
 8002960:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 8002962:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002964:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002968:	bf01      	itttt	eq
 800296a:	7d48      	ldrbeq	r0, [r1, #21]
 800296c:	7d0a      	ldrbeq	r2, [r1, #20]
 800296e:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8002972:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8002976:	4618      	mov	r0, r3
 8002978:	4770      	bx	lr

0800297a <sync_window.part.2>:
FRESULT sync_window (
 800297a:	b570      	push	{r4, r5, r6, lr}
		wsect = fs->winsect;	/* Current sector number */
 800297c:	f8d0 522c 	ldr.w	r5, [r0, #556]	; 0x22c
FRESULT sync_window (
 8002980:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002982:	4601      	mov	r1, r0
 8002984:	2301      	movs	r3, #1
 8002986:	462a      	mov	r2, r5
 8002988:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800298c:	f7ff fe7e 	bl	800268c <disk_write>
 8002990:	b9d0      	cbnz	r0, 80029c8 <sync_window.part.2+0x4e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002992:	f8d4 3220 	ldr.w	r3, [r4, #544]	; 0x220
 8002996:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800299a:	1aeb      	subs	r3, r5, r3
 800299c:	4293      	cmp	r3, r2
			fs->wflag = 0;
 800299e:	f884 0204 	strb.w	r0, [r4, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80029a2:	d301      	bcc.n	80029a8 <sync_window.part.2+0x2e>
	FRESULT res = FR_OK;
 80029a4:	2000      	movs	r0, #0
 80029a6:	bd70      	pop	{r4, r5, r6, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80029a8:	f894 6203 	ldrb.w	r6, [r4, #515]	; 0x203
 80029ac:	2e01      	cmp	r6, #1
 80029ae:	d9f9      	bls.n	80029a4 <sync_window.part.2+0x2a>
					wsect += fs->fsize;
 80029b0:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80029b4:	4621      	mov	r1, r4
					wsect += fs->fsize;
 80029b6:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80029b8:	462a      	mov	r2, r5
 80029ba:	2301      	movs	r3, #1
 80029bc:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 80029c0:	f7ff fe64 	bl	800268c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80029c4:	3e01      	subs	r6, #1
 80029c6:	e7f1      	b.n	80029ac <sync_window.part.2+0x32>
			res = FR_DISK_ERR;
 80029c8:	2001      	movs	r0, #1
}
 80029ca:	bd70      	pop	{r4, r5, r6, pc}

080029cc <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80029cc:	f890 3204 	ldrb.w	r3, [r0, #516]	; 0x204
 80029d0:	b10b      	cbz	r3, 80029d6 <sync_window+0xa>
 80029d2:	f7ff bfd2 	b.w	800297a <sync_window.part.2>
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	4770      	bx	lr

080029da <sync_fs>:
{
 80029da:	b538      	push	{r3, r4, r5, lr}
 80029dc:	4604      	mov	r4, r0
	res = sync_window(fs);
 80029de:	f7ff fff5 	bl	80029cc <sync_window>
 80029e2:	4605      	mov	r5, r0
	if (res == FR_OK) {
 80029e4:	2800      	cmp	r0, #0
 80029e6:	d154      	bne.n	8002a92 <sync_fs+0xb8>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80029e8:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d147      	bne.n	8002a80 <sync_fs+0xa6>
 80029f0:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d143      	bne.n	8002a80 <sync_fs+0xa6>
			mem_set(fs->win.d8, 0, SS(fs));
 80029f8:	4601      	mov	r1, r0
 80029fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029fe:	4620      	mov	r0, r4
 8002a00:	f7ff fed0 	bl	80027a4 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8002a04:	2255      	movs	r2, #85	; 0x55
 8002a06:	f884 21fe 	strb.w	r2, [r4, #510]	; 0x1fe
 8002a0a:	22aa      	movs	r2, #170	; 0xaa
 8002a0c:	f884 21ff 	strb.w	r2, [r4, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002a10:	2252      	movs	r2, #82	; 0x52
 8002a12:	7022      	strb	r2, [r4, #0]
 8002a14:	7062      	strb	r2, [r4, #1]
 8002a16:	2261      	movs	r2, #97	; 0x61
 8002a18:	2141      	movs	r1, #65	; 0x41
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002a1a:	2072      	movs	r0, #114	; 0x72
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002a1c:	70a2      	strb	r2, [r4, #2]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002a1e:	f884 21e7 	strb.w	r2, [r4, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002a22:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002a26:	70e1      	strb	r1, [r4, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002a28:	f884 11e6 	strb.w	r1, [r4, #486]	; 0x1e6
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002a2c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002a30:	f884 21e8 	strb.w	r2, [r4, #488]	; 0x1e8
 8002a34:	f884 11e9 	strb.w	r1, [r4, #489]	; 0x1e9
 8002a38:	0c11      	lsrs	r1, r2, #16
 8002a3a:	0e12      	lsrs	r2, r2, #24
 8002a3c:	f884 21eb 	strb.w	r2, [r4, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002a40:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002a44:	f884 11ea 	strb.w	r1, [r4, #490]	; 0x1ea
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002a48:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002a4c:	f884 21ec 	strb.w	r2, [r4, #492]	; 0x1ec
 8002a50:	f884 11ed 	strb.w	r1, [r4, #493]	; 0x1ed
 8002a54:	0c11      	lsrs	r1, r2, #16
 8002a56:	0e12      	lsrs	r2, r2, #24
 8002a58:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
			fs->winsect = fs->volbase + 1;
 8002a5c:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002a60:	f884 01e4 	strb.w	r0, [r4, #484]	; 0x1e4
			fs->winsect = fs->volbase + 1;
 8002a64:	3201      	adds	r2, #1
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002a66:	f884 01e5 	strb.w	r0, [r4, #485]	; 0x1e5
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002a6a:	f884 11ee 	strb.w	r1, [r4, #494]	; 0x1ee
			fs->winsect = fs->volbase + 1;
 8002a6e:	f8c4 222c 	str.w	r2, [r4, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8002a72:	4621      	mov	r1, r4
 8002a74:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002a78:	f7ff fe08 	bl	800268c <disk_write>
			fs->fsi_flag = 0;
 8002a7c:	f884 5205 	strb.w	r5, [r4, #517]	; 0x205
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002a80:	2200      	movs	r2, #0
 8002a82:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002a86:	4611      	mov	r1, r2
 8002a88:	f7ff fe0e 	bl	80026a8 <disk_ioctl>
 8002a8c:	3000      	adds	r0, #0
 8002a8e:	bf18      	it	ne
 8002a90:	2001      	movne	r0, #1
}
 8002a92:	bd38      	pop	{r3, r4, r5, pc}

08002a94 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002a94:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
{
 8002a98:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002a9a:	428b      	cmp	r3, r1
{
 8002a9c:	4606      	mov	r6, r0
 8002a9e:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002aa0:	d013      	beq.n	8002aca <move_window+0x36>
		res = sync_window(fs);		/* Write-back changes */
 8002aa2:	f7ff ff93 	bl	80029cc <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002aa6:	4604      	mov	r4, r0
 8002aa8:	b968      	cbnz	r0, 8002ac6 <move_window+0x32>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8002aaa:	462a      	mov	r2, r5
 8002aac:	2301      	movs	r3, #1
 8002aae:	4631      	mov	r1, r6
 8002ab0:	f896 0201 	ldrb.w	r0, [r6, #513]	; 0x201
 8002ab4:	f7ff fddc 	bl	8002670 <disk_read>
 8002ab8:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8002aba:	bf1c      	itt	ne
 8002abc:	f04f 35ff 	movne.w	r5, #4294967295
 8002ac0:	2401      	movne	r4, #1
			fs->winsect = sector;
 8002ac2:	f8c6 522c 	str.w	r5, [r6, #556]	; 0x22c
}
 8002ac6:	4620      	mov	r0, r4
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8002aca:	2400      	movs	r4, #0
 8002acc:	e7fb      	b.n	8002ac6 <move_window+0x32>
	...

08002ad0 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002ad0:	2300      	movs	r3, #0
{
 8002ad2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002ad4:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8002adc:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
{
 8002ae0:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002ae2:	f7ff ffd7 	bl	8002a94 <move_window>
 8002ae6:	b9c0      	cbnz	r0, 8002b1a <check_fs+0x4a>
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002ae8:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002aec:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 8002af0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002af4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d110      	bne.n	8002b1e <check_fs+0x4e>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002afc:	f8d4 3036 	ldr.w	r3, [r4, #54]	; 0x36
 8002b00:	4a08      	ldr	r2, [pc, #32]	; (8002b24 <check_fs+0x54>)
 8002b02:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00a      	beq.n	8002b20 <check_fs+0x50>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002b0a:	f8d4 0052 	ldr.w	r0, [r4, #82]	; 0x52
 8002b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8002b12:	1a80      	subs	r0, r0, r2
 8002b14:	bf18      	it	ne
 8002b16:	2001      	movne	r0, #1
 8002b18:	bd10      	pop	{r4, pc}
 8002b1a:	2003      	movs	r0, #3
 8002b1c:	bd10      	pop	{r4, pc}
		return 2;
 8002b1e:	2002      	movs	r0, #2
}
 8002b20:	bd10      	pop	{r4, pc}
 8002b22:	bf00      	nop
 8002b24:	00544146 	.word	0x00544146

08002b28 <find_volume>:
	*rfs = 0;
 8002b28:	2300      	movs	r3, #0
{
 8002b2a:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 8002b2c:	6003      	str	r3, [r0, #0]
{
 8002b2e:	b085      	sub	sp, #20
 8002b30:	4607      	mov	r7, r0
	vol = get_ldnumber(path);
 8002b32:	4608      	mov	r0, r1
{
 8002b34:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8002b36:	f7ff fee3 	bl	8002900 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002b3a:	1e06      	subs	r6, r0, #0
 8002b3c:	f2c0 8120 	blt.w	8002d80 <find_volume+0x258>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002b40:	4b93      	ldr	r3, [pc, #588]	; (8002d90 <find_volume+0x268>)
 8002b42:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002b46:	2c00      	cmp	r4, #0
 8002b48:	f000 811c 	beq.w	8002d84 <find_volume+0x25c>
	*rfs = fs;							/* Return pointer to the file system object */
 8002b4c:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002b4e:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002b52:	b173      	cbz	r3, 8002b72 <find_volume+0x4a>
		stat = disk_status(fs->drv);
 8002b54:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002b58:	f7ff fd70 	bl	800263c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002b5c:	07c7      	lsls	r7, r0, #31
 8002b5e:	d408      	bmi.n	8002b72 <find_volume+0x4a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002b60:	2d00      	cmp	r5, #0
 8002b62:	f000 8111 	beq.w	8002d88 <find_volume+0x260>
 8002b66:	f010 0004 	ands.w	r0, r0, #4
 8002b6a:	d000      	beq.n	8002b6e <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8002b6c:	200a      	movs	r0, #10
}
 8002b6e:	b005      	add	sp, #20
 8002b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8002b72:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002b74:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8002b76:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002b7a:	f884 0201 	strb.w	r0, [r4, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002b7e:	f7ff fd67 	bl	8002650 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002b82:	07c1      	lsls	r1, r0, #31
 8002b84:	f100 8102 	bmi.w	8002d8c <find_volume+0x264>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002b88:	b10d      	cbz	r5, 8002b8e <find_volume+0x66>
 8002b8a:	0742      	lsls	r2, r0, #29
 8002b8c:	d4ee      	bmi.n	8002b6c <find_volume+0x44>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7ff ff9d 	bl	8002ad0 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002b96:	2801      	cmp	r0, #1
 8002b98:	f040 80d9 	bne.w	8002d4e <find_volume+0x226>
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f504 71e3 	add.w	r1, r4, #454	; 0x1c6
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002ba2:	f811 3c04 	ldrb.w	r3, [r1, #-4]
 8002ba6:	b103      	cbz	r3, 8002baa <find_volume+0x82>
 8002ba8:	680b      	ldr	r3, [r1, #0]
 8002baa:	f84d 3022 	str.w	r3, [sp, r2, lsl #2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002bae:	3201      	adds	r2, #1
 8002bb0:	2a04      	cmp	r2, #4
 8002bb2:	f101 0110 	add.w	r1, r1, #16
 8002bb6:	d1f4      	bne.n	8002ba2 <find_volume+0x7a>
 8002bb8:	2600      	movs	r6, #0
			bsect = br[i];
 8002bba:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002bbe:	2d00      	cmp	r5, #0
 8002bc0:	f000 80bc 	beq.w	8002d3c <find_volume+0x214>
 8002bc4:	4629      	mov	r1, r5
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff ff82 	bl	8002ad0 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002bcc:	2800      	cmp	r0, #0
 8002bce:	f040 80b6 	bne.w	8002d3e <find_volume+0x216>
	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002bd2:	7b22      	ldrb	r2, [r4, #12]
 8002bd4:	7ae3      	ldrb	r3, [r4, #11]
 8002bd6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bde:	f040 80b9 	bne.w	8002d54 <find_volume+0x22c>
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002be2:	7de3      	ldrb	r3, [r4, #23]
 8002be4:	7da1      	ldrb	r1, [r4, #22]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002be6:	7c20      	ldrb	r0, [r4, #16]
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002be8:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8002bec:	bf08      	it	eq
 8002bee:	6a61      	ldreq	r1, [r4, #36]	; 0x24
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002bf0:	1e43      	subs	r3, r0, #1
 8002bf2:	2b01      	cmp	r3, #1
	fs->fsize = fasize;
 8002bf4:	f8c4 1218 	str.w	r1, [r4, #536]	; 0x218
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002bf8:	f884 0203 	strb.w	r0, [r4, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002bfc:	f200 80aa 	bhi.w	8002d54 <find_volume+0x22c>
	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002c00:	7b66      	ldrb	r6, [r4, #13]
 8002c02:	f884 6202 	strb.w	r6, [r4, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002c06:	2e00      	cmp	r6, #0
 8002c08:	f000 80a4 	beq.w	8002d54 <find_volume+0x22c>
 8002c0c:	1e73      	subs	r3, r6, #1
 8002c0e:	4233      	tst	r3, r6
 8002c10:	f040 80a0 	bne.w	8002d54 <find_volume+0x22c>
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002c14:	7ca3      	ldrb	r3, [r4, #18]
 8002c16:	7c67      	ldrb	r7, [r4, #17]
 8002c18:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002c1c:	073b      	lsls	r3, r7, #28
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002c1e:	f8a4 7208 	strh.w	r7, [r4, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002c22:	f040 8097 	bne.w	8002d54 <find_volume+0x22c>
	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8002c26:	7d22      	ldrb	r2, [r4, #20]
 8002c28:	7ce3      	ldrb	r3, [r4, #19]
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002c2a:	f894 e00f 	ldrb.w	lr, [r4, #15]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002c2e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002c32:	7ba2      	ldrb	r2, [r4, #14]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002c34:	bf08      	it	eq
 8002c36:	6a23      	ldreq	r3, [r4, #32]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002c38:	ea52 220e 	orrs.w	r2, r2, lr, lsl #8
 8002c3c:	f000 808a 	beq.w	8002d54 <find_volume+0x22c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002c40:	fb01 fe00 	mul.w	lr, r1, r0
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002c44:	eb02 1017 	add.w	r0, r2, r7, lsr #4
 8002c48:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002c4a:	4283      	cmp	r3, r0
 8002c4c:	f0c0 8082 	bcc.w	8002d54 <find_volume+0x22c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002c50:	1a1b      	subs	r3, r3, r0
 8002c52:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d07c      	beq.n	8002d54 <find_volume+0x22c>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002c5a:	f640 76f5 	movw	r6, #4085	; 0xff5
 8002c5e:	42b3      	cmp	r3, r6
 8002c60:	d97c      	bls.n	8002d5c <find_volume+0x234>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002c62:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 8002c66:	42b3      	cmp	r3, r6
 8002c68:	bf94      	ite	ls
 8002c6a:	2602      	movls	r6, #2
 8002c6c:	2603      	movhi	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002c6e:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002c70:	442a      	add	r2, r5
	fs->database = bsect + sysect;						/* Data start sector */
 8002c72:	4428      	add	r0, r5
	if (fmt == FS_FAT32) {
 8002c74:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002c76:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8002c7a:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002c7e:	f8c4 2220 	str.w	r2, [r4, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8002c82:	f8c4 0228 	str.w	r0, [r4, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8002c86:	d16b      	bne.n	8002d60 <find_volume+0x238>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8002c88:	2f00      	cmp	r7, #0
 8002c8a:	d163      	bne.n	8002d54 <find_volume+0x22c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002c8c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8002c8e:	009b      	lsls	r3, r3, #2
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002c90:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8002c94:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002c98:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 8002c9c:	d35a      	bcc.n	8002d54 <find_volume+0x22c>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca2:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
 8002ca6:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	fs->fsi_flag = 0x80;
 8002caa:	2380      	movs	r3, #128	; 0x80
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002cac:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8002cae:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002cb2:	d12d      	bne.n	8002d10 <find_volume+0x1e8>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8002cb4:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8002cb8:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002cbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d125      	bne.n	8002d10 <find_volume+0x1e8>
		&& move_window(fs, bsect + 1) == FR_OK)
 8002cc4:	1c69      	adds	r1, r5, #1
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f7ff fee4 	bl	8002a94 <move_window>
 8002ccc:	bb00      	cbnz	r0, 8002d10 <find_volume+0x1e8>
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002cce:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002cd2:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		fs->fsi_flag = 0;
 8002cd6:	f884 0205 	strb.w	r0, [r4, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002cda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002cde:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d114      	bne.n	8002d10 <find_volume+0x1e8>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8002ce6:	6822      	ldr	r2, [r4, #0]
 8002ce8:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <find_volume+0x26c>)
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d110      	bne.n	8002d10 <find_volume+0x1e8>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8002cee:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 8002cf2:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 8002cf6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002cfa:	3320      	adds	r3, #32
 8002cfc:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8002cfe:	bf01      	itttt	eq
 8002d00:	f8d4 31e8 	ldreq.w	r3, [r4, #488]	; 0x1e8
 8002d04:	f8c4 3210 	streq.w	r3, [r4, #528]	; 0x210
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8002d08:	f8d4 31ec 	ldreq.w	r3, [r4, #492]	; 0x1ec
 8002d0c:	f8c4 320c 	streq.w	r3, [r4, #524]	; 0x20c
	fs->id = ++Fsid;	/* File system mount ID */
 8002d10:	4a21      	ldr	r2, [pc, #132]	; (8002d98 <find_volume+0x270>)
	fs->fs_type = fmt;	/* FAT sub-type */
 8002d12:	f884 6200 	strb.w	r6, [r4, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8002d16:	8813      	ldrh	r3, [r2, #0]
 8002d18:	2000      	movs	r0, #0
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	8013      	strh	r3, [r2, #0]
 8002d20:	f8a4 3206 	strh.w	r3, [r4, #518]	; 0x206
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002d24:	4b1d      	ldr	r3, [pc, #116]	; (8002d9c <find_volume+0x274>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4294      	cmp	r4, r2
 8002d2a:	bf04      	itt	eq
 8002d2c:	2200      	moveq	r2, #0
 8002d2e:	601a      	streq	r2, [r3, #0]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	4294      	cmp	r4, r2
 8002d34:	f47f af1b 	bne.w	8002b6e <find_volume+0x46>
 8002d38:	60d8      	str	r0, [r3, #12]
 8002d3a:	e718      	b.n	8002b6e <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002d3c:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002d3e:	3601      	adds	r6, #1
 8002d40:	2e04      	cmp	r6, #4
 8002d42:	f47f af3a 	bne.w	8002bba <find_volume+0x92>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002d46:	2803      	cmp	r0, #3
 8002d48:	d104      	bne.n	8002d54 <find_volume+0x22c>
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	e70f      	b.n	8002b6e <find_volume+0x46>
 8002d4e:	2803      	cmp	r0, #3
 8002d50:	d0fb      	beq.n	8002d4a <find_volume+0x222>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002d52:	b108      	cbz	r0, 8002d58 <find_volume+0x230>
 8002d54:	200d      	movs	r0, #13
 8002d56:	e70a      	b.n	8002b6e <find_volume+0x46>
	bsect = 0;
 8002d58:	4605      	mov	r5, r0
 8002d5a:	e73a      	b.n	8002bd2 <find_volume+0xaa>
	fmt = FS_FAT12;
 8002d5c:	2601      	movs	r6, #1
 8002d5e:	e786      	b.n	8002c6e <find_volume+0x146>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002d60:	2f00      	cmp	r7, #0
 8002d62:	d0f7      	beq.n	8002d54 <find_volume+0x22c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002d64:	4472      	add	r2, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002d66:	2e02      	cmp	r6, #2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002d68:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
 8002d6c:	ea4f 0243 	mov.w	r2, r3, lsl #1
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002d70:	bf1b      	ittet	ne
 8002d72:	18d2      	addne	r2, r2, r3
 8002d74:	f003 0301 	andne.w	r3, r3, #1
 8002d78:	4613      	moveq	r3, r2
 8002d7a:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 8002d7e:	e789      	b.n	8002c94 <find_volume+0x16c>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002d80:	200b      	movs	r0, #11
 8002d82:	e6f4      	b.n	8002b6e <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002d84:	200c      	movs	r0, #12
 8002d86:	e6f2      	b.n	8002b6e <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8002d88:	4628      	mov	r0, r5
 8002d8a:	e6f0      	b.n	8002b6e <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002d8c:	2003      	movs	r0, #3
 8002d8e:	e6ee      	b.n	8002b6e <find_volume+0x46>
 8002d90:	20000094 	.word	0x20000094
 8002d94:	41615252 	.word	0x41615252
 8002d98:	200000b0 	.word	0x200000b0
 8002d9c:	20000098 	.word	0x20000098

08002da0 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002da0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
	clst -= 2;
 8002da4:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002da6:	3b02      	subs	r3, #2
 8002da8:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8002daa:	bf3d      	ittte	cc
 8002dac:	f890 3202 	ldrbcc.w	r3, [r0, #514]	; 0x202
 8002db0:	f8d0 0228 	ldrcc.w	r0, [r0, #552]	; 0x228
 8002db4:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002db8:	2000      	movcs	r0, #0
}
 8002dba:	4770      	bx	lr

08002dbc <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002dbc:	2901      	cmp	r1, #1
{
 8002dbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc0:	4606      	mov	r6, r0
 8002dc2:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002dc4:	d959      	bls.n	8002e7a <get_fat+0xbe>
 8002dc6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002dca:	4299      	cmp	r1, r3
 8002dcc:	d255      	bcs.n	8002e7a <get_fat+0xbe>
		switch (fs->fs_type) {
 8002dce:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d027      	beq.n	8002e26 <get_fat+0x6a>
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d036      	beq.n	8002e48 <get_fat+0x8c>
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d14d      	bne.n	8002e7a <get_fat+0xbe>
			bc = (UINT)clst; bc += bc / 2;
 8002dde:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002de2:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002de6:	eb01 2154 	add.w	r1, r1, r4, lsr #9
 8002dea:	f7ff fe53 	bl	8002a94 <move_window>
 8002dee:	b110      	cbz	r0, 8002df6 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002df0:	f04f 30ff 	mov.w	r0, #4294967295
 8002df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002df6:	f8d6 1220 	ldr.w	r1, [r6, #544]	; 0x220
			wc = fs->win.d8[bc++ % SS(fs)];
 8002dfa:	1c67      	adds	r7, r4, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002dfc:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win.d8[bc++ % SS(fs)];
 8002e00:	f3c4 0408 	ubfx	r4, r4, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002e04:	4630      	mov	r0, r6
			wc = fs->win.d8[bc++ % SS(fs)];
 8002e06:	5d34      	ldrb	r4, [r6, r4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002e08:	f7ff fe44 	bl	8002a94 <move_window>
 8002e0c:	2800      	cmp	r0, #0
 8002e0e:	d1ef      	bne.n	8002df0 <get_fat+0x34>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002e10:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8002e14:	5df0      	ldrb	r0, [r6, r7]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002e16:	07eb      	lsls	r3, r5, #31
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002e18:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002e1c:	bf4c      	ite	mi
 8002e1e:	0900      	lsrmi	r0, r0, #4
 8002e20:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8002e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002e26:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002e2a:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 8002e2e:	f7ff fe31 	bl	8002a94 <move_window>
 8002e32:	2800      	cmp	r0, #0
 8002e34:	d1dc      	bne.n	8002df0 <get_fat+0x34>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8002e36:	006d      	lsls	r5, r5, #1
 8002e38:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
			val = LD_WORD(p);
 8002e3c:	1973      	adds	r3, r6, r5
 8002e3e:	785b      	ldrb	r3, [r3, #1]
 8002e40:	5d70      	ldrb	r0, [r6, r5]
 8002e42:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002e48:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002e4c:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 8002e50:	f7ff fe20 	bl	8002a94 <move_window>
 8002e54:	2800      	cmp	r0, #0
 8002e56:	d1cb      	bne.n	8002df0 <get_fat+0x34>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8002e58:	00ad      	lsls	r5, r5, #2
 8002e5a:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 8002e5e:	1973      	adds	r3, r6, r5
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8002e60:	7898      	ldrb	r0, [r3, #2]
 8002e62:	78da      	ldrb	r2, [r3, #3]
 8002e64:	0400      	lsls	r0, r0, #16
 8002e66:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8002e6a:	5d72      	ldrb	r2, [r6, r5]
 8002e6c:	785b      	ldrb	r3, [r3, #1]
 8002e6e:	4310      	orrs	r0, r2
 8002e70:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002e74:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8002e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8002e7a:	2001      	movs	r0, #1
}
 8002e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e7e <dir_sdi>:
{
 8002e7e:	b570      	push	{r4, r5, r6, lr}
 8002e80:	4604      	mov	r4, r0
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8002e82:	f8d0 2208 	ldr.w	r2, [r0, #520]	; 0x208
{
 8002e86:	460d      	mov	r5, r1
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002e88:	2a01      	cmp	r2, #1
	dp->index = (WORD)idx;	/* Current index */
 8002e8a:	f8a4 1206 	strh.w	r1, [r4, #518]	; 0x206
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002e8e:	d101      	bne.n	8002e94 <dir_sdi+0x16>
		return FR_INT_ERR;
 8002e90:	2002      	movs	r0, #2
 8002e92:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002e94:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8002e98:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8002e9c:	428a      	cmp	r2, r1
 8002e9e:	d2f7      	bcs.n	8002e90 <dir_sdi+0x12>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002ea0:	b9f2      	cbnz	r2, 8002ee0 <dir_sdi+0x62>
 8002ea2:	f893 1200 	ldrb.w	r1, [r3, #512]	; 0x200
 8002ea6:	2903      	cmp	r1, #3
 8002ea8:	d102      	bne.n	8002eb0 <dir_sdi+0x32>
		clst = dp->fs->dirbase;
 8002eaa:	f8d3 1224 	ldr.w	r1, [r3, #548]	; 0x224
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002eae:	b9c1      	cbnz	r1, 8002ee2 <dir_sdi+0x64>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002eb0:	f8b3 1208 	ldrh.w	r1, [r3, #520]	; 0x208
 8002eb4:	428d      	cmp	r5, r1
 8002eb6:	d2eb      	bcs.n	8002e90 <dir_sdi+0x12>
		sect = dp->fs->dirbase;
 8002eb8:	f8d3 0224 	ldr.w	r0, [r3, #548]	; 0x224
	dp->clust = clst;	/* Current cluster# */
 8002ebc:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 8002ec0:	2800      	cmp	r0, #0
 8002ec2:	d0e5      	beq.n	8002e90 <dir_sdi+0x12>
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002ec4:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8002ec8:	eb00 1015 	add.w	r0, r0, r5, lsr #4
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002ecc:	f005 050f 	and.w	r5, r5, #15
 8002ed0:	eb03 1545 	add.w	r5, r3, r5, lsl #5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8002ed4:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002ed8:	f8c4 5214 	str.w	r5, [r4, #532]	; 0x214
	return FR_OK;
 8002edc:	2000      	movs	r0, #0
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
 8002ee0:	4611      	mov	r1, r2
		while (idx >= ic) {	/* Follow cluster chain */
 8002ee2:	460a      	mov	r2, r1
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002ee4:	f893 6202 	ldrb.w	r6, [r3, #514]	; 0x202
 8002ee8:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 8002eea:	42b5      	cmp	r5, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002eec:	4611      	mov	r1, r2
 8002eee:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
		while (idx >= ic) {	/* Follow cluster chain */
 8002ef2:	d202      	bcs.n	8002efa <dir_sdi+0x7c>
		sect = clust2sect(dp->fs, clst);
 8002ef4:	f7ff ff54 	bl	8002da0 <clust2sect>
 8002ef8:	e7e0      	b.n	8002ebc <dir_sdi+0x3e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002efa:	f7ff ff5f 	bl	8002dbc <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002efe:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002f00:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002f02:	d009      	beq.n	8002f18 <dir_sdi+0x9a>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8002f04:	2801      	cmp	r0, #1
 8002f06:	d9c3      	bls.n	8002e90 <dir_sdi+0x12>
 8002f08:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8002f0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002f10:	4298      	cmp	r0, r3
 8002f12:	d2bd      	bcs.n	8002e90 <dir_sdi+0x12>
			idx -= ic;
 8002f14:	1bad      	subs	r5, r5, r6
 8002f16:	e7e8      	b.n	8002eea <dir_sdi+0x6c>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002f18:	2001      	movs	r0, #1
}
 8002f1a:	bd70      	pop	{r4, r5, r6, pc}

08002f1c <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002f1c:	2901      	cmp	r1, #1
{
 8002f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f22:	4605      	mov	r5, r0
 8002f24:	460c      	mov	r4, r1
 8002f26:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002f28:	d96f      	bls.n	800300a <put_fat+0xee>
 8002f2a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002f2e:	4299      	cmp	r1, r3
 8002f30:	d26b      	bcs.n	800300a <put_fat+0xee>
		switch (fs->fs_type) {
 8002f32:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d03d      	beq.n	8002fb6 <put_fat+0x9a>
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	d04b      	beq.n	8002fd6 <put_fat+0xba>
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d163      	bne.n	800300a <put_fat+0xee>
			bc = (UINT)clst; bc += bc / 2;
 8002f42:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002f46:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002f4a:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8002f4e:	f7ff fda1 	bl	8002a94 <move_window>
			if (res != FR_OK) break;
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d15a      	bne.n	800300c <put_fat+0xf0>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002f56:	f014 0401 	ands.w	r4, r4, #1
			p = &fs->win.d8[bc++ % SS(fs)];
 8002f5a:	f107 0801 	add.w	r8, r7, #1
 8002f5e:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002f62:	bf17      	itett	ne
 8002f64:	5deb      	ldrbne	r3, [r5, r7]
 8002f66:	b2f3      	uxtbeq	r3, r6
 8002f68:	f003 020f 	andne.w	r2, r3, #15
 8002f6c:	0133      	lslne	r3, r6, #4
 8002f6e:	bf1c      	itt	ne
 8002f70:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8002f74:	4313      	orrne	r3, r2
 8002f76:	55eb      	strb	r3, [r5, r7]
			fs->wflag = 1;
 8002f78:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002f7a:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
			fs->wflag = 1;
 8002f7e:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002f82:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8002f86:	4628      	mov	r0, r5
 8002f88:	f7ff fd84 	bl	8002a94 <move_window>
			if (res != FR_OK) break;
 8002f8c:	bbf0      	cbnz	r0, 800300c <put_fat+0xf0>
			p = &fs->win.d8[bc % SS(fs)];
 8002f8e:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8002f92:	b144      	cbz	r4, 8002fa6 <put_fat+0x8a>
 8002f94:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8002f98:	f805 2008 	strb.w	r2, [r5, r8]
			fs->wflag = 1;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
 8002fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8002fa6:	f815 2008 	ldrb.w	r2, [r5, r8]
 8002faa:	f3c6 2603 	ubfx	r6, r6, #8, #4
 8002fae:	f022 020f 	bic.w	r2, r2, #15
 8002fb2:	4332      	orrs	r2, r6
 8002fb4:	e7f0      	b.n	8002f98 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8002fb6:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002fba:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8002fbe:	f7ff fd69 	bl	8002a94 <move_window>
			if (res != FR_OK) break;
 8002fc2:	bb18      	cbnz	r0, 800300c <put_fat+0xf0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8002fc4:	0064      	lsls	r4, r4, #1
 8002fc6:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
 8002fca:	552e      	strb	r6, [r5, r4]
 8002fcc:	f3c6 2207 	ubfx	r2, r6, #8, #8
 8002fd0:	442c      	add	r4, r5
 8002fd2:	7062      	strb	r2, [r4, #1]
 8002fd4:	e7e2      	b.n	8002f9c <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002fd6:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002fda:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8002fde:	f7ff fd59 	bl	8002a94 <move_window>
			if (res != FR_OK) break;
 8002fe2:	b998      	cbnz	r0, 800300c <put_fat+0xf0>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8002fe4:	00a4      	lsls	r4, r4, #2
 8002fe6:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8002fea:	1929      	adds	r1, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
 8002fec:	78cb      	ldrb	r3, [r1, #3]
 8002fee:	061b      	lsls	r3, r3, #24
 8002ff0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002ff4:	ea43 0206 	orr.w	r2, r3, r6
			ST_DWORD(p, val);
 8002ff8:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8002ffc:	552a      	strb	r2, [r5, r4]
 8002ffe:	704b      	strb	r3, [r1, #1]
 8003000:	0c13      	lsrs	r3, r2, #16
 8003002:	0e12      	lsrs	r2, r2, #24
 8003004:	708b      	strb	r3, [r1, #2]
 8003006:	70ca      	strb	r2, [r1, #3]
 8003008:	e7c8      	b.n	8002f9c <put_fat+0x80>
			res = FR_INT_ERR;
 800300a:	2002      	movs	r0, #2
}
 800300c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003010 <create_chain>:
{
 8003010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003012:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 8003014:	460f      	mov	r7, r1
 8003016:	b989      	cbnz	r1, 800303c <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 8003018:	f8d0 620c 	ldr.w	r6, [r0, #524]	; 0x20c
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800301c:	b1fe      	cbz	r6, 800305e <create_chain+0x4e>
 800301e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003022:	429e      	cmp	r6, r3
 8003024:	bf28      	it	cs
 8003026:	2601      	movcs	r6, #1
 8003028:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800302a:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
		ncl++;							/* Next cluster */
 800302e:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8003030:	429c      	cmp	r4, r3
 8003032:	d317      	bcc.n	8003064 <create_chain+0x54>
			if (ncl > scl) return 0;	/* No free cluster */
 8003034:	2e01      	cmp	r6, #1
 8003036:	d814      	bhi.n	8003062 <create_chain+0x52>
 8003038:	2400      	movs	r4, #0
 800303a:	e008      	b.n	800304e <create_chain+0x3e>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800303c:	f7ff febe 	bl	8002dbc <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 8003040:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8003042:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 8003044:	d93b      	bls.n	80030be <create_chain+0xae>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8003046:	3001      	adds	r0, #1
 8003048:	d103      	bne.n	8003052 <create_chain+0x42>
			ncl = 2;
 800304a:	f04f 34ff 	mov.w	r4, #4294967295
}
 800304e:	4620      	mov	r0, r4
 8003050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003052:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 8003056:	429c      	cmp	r4, r3
 8003058:	d3f9      	bcc.n	800304e <create_chain+0x3e>
 800305a:	463e      	mov	r6, r7
 800305c:	e7e4      	b.n	8003028 <create_chain+0x18>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800305e:	2601      	movs	r6, #1
 8003060:	e7e2      	b.n	8003028 <create_chain+0x18>
			ncl = 2;
 8003062:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8003064:	4621      	mov	r1, r4
 8003066:	4628      	mov	r0, r5
 8003068:	f7ff fea8 	bl	8002dbc <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 800306c:	b130      	cbz	r0, 800307c <create_chain+0x6c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800306e:	1c41      	adds	r1, r0, #1
 8003070:	d0eb      	beq.n	800304a <create_chain+0x3a>
 8003072:	2801      	cmp	r0, #1
 8003074:	d023      	beq.n	80030be <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
 8003076:	42b4      	cmp	r4, r6
 8003078:	d1d7      	bne.n	800302a <create_chain+0x1a>
 800307a:	e7dd      	b.n	8003038 <create_chain+0x28>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800307c:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003080:	4621      	mov	r1, r4
 8003082:	4628      	mov	r0, r5
 8003084:	f7ff ff4a 	bl	8002f1c <put_fat>
	if (res == FR_OK && clst != 0) {
 8003088:	b9b8      	cbnz	r0, 80030ba <create_chain+0xaa>
 800308a:	b97f      	cbnz	r7, 80030ac <create_chain+0x9c>
		if (fs->free_clust != 0xFFFFFFFF) {
 800308c:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
		fs->last_clust = ncl;			/* Update FSINFO */
 8003090:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	d0da      	beq.n	800304e <create_chain+0x3e>
			fs->free_clust--;
 8003098:	3b01      	subs	r3, #1
 800309a:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			fs->fsi_flag |= 1;
 800309e:	f895 3205 	ldrb.w	r3, [r5, #517]	; 0x205
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	f885 3205 	strb.w	r3, [r5, #517]	; 0x205
 80030aa:	e7d0      	b.n	800304e <create_chain+0x3e>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80030ac:	4622      	mov	r2, r4
 80030ae:	4639      	mov	r1, r7
 80030b0:	4628      	mov	r0, r5
 80030b2:	f7ff ff33 	bl	8002f1c <put_fat>
	if (res == FR_OK) {
 80030b6:	2800      	cmp	r0, #0
 80030b8:	d0e8      	beq.n	800308c <create_chain+0x7c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80030ba:	2801      	cmp	r0, #1
 80030bc:	d0c5      	beq.n	800304a <create_chain+0x3a>
 80030be:	2401      	movs	r4, #1
 80030c0:	e7c5      	b.n	800304e <create_chain+0x3e>

080030c2 <dir_next>:
{
 80030c2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	i = dp->index + 1;
 80030c6:	f8b0 6206 	ldrh.w	r6, [r0, #518]	; 0x206
{
 80030ca:	4604      	mov	r4, r0
	i = dp->index + 1;
 80030cc:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80030ce:	b2b3      	uxth	r3, r6
{
 80030d0:	4689      	mov	r9, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80030d2:	b913      	cbnz	r3, 80030da <dir_next+0x18>
		return FR_NO_FILE;
 80030d4:	2004      	movs	r0, #4
 80030d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80030da:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f8      	beq.n	80030d4 <dir_next+0x12>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80030e2:	f016 080f 	ands.w	r8, r6, #15
 80030e6:	d10b      	bne.n	8003100 <dir_next+0x3e>
		if (!dp->clust) {		/* Static table */
 80030e8:	f8d0 120c 	ldr.w	r1, [r0, #524]	; 0x20c
		dp->sect++;					/* Next sector */
 80030ec:	3301      	adds	r3, #1
 80030ee:	f8c0 3210 	str.w	r3, [r0, #528]	; 0x210
 80030f2:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
		if (!dp->clust) {		/* Static table */
 80030f6:	b971      	cbnz	r1, 8003116 <dir_next+0x54>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80030f8:	f8b0 3208 	ldrh.w	r3, [r0, #520]	; 0x208
 80030fc:	429e      	cmp	r6, r3
 80030fe:	d2e9      	bcs.n	80030d4 <dir_next+0x12>
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003100:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->index = (WORD)i;	/* Current index */
 8003104:	f8a4 6206 	strh.w	r6, [r4, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003108:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800310c:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	return FR_OK;
 8003110:	2000      	movs	r0, #0
 8003112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8003116:	f890 7202 	ldrb.w	r7, [r0, #514]	; 0x202
 800311a:	3f01      	subs	r7, #1
 800311c:	ea17 1716 	ands.w	r7, r7, r6, lsr #4
 8003120:	d1ee      	bne.n	8003100 <dir_next+0x3e>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8003122:	f7ff fe4b 	bl	8002dbc <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 8003126:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8003128:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 800312a:	d802      	bhi.n	8003132 <dir_next+0x70>
 800312c:	2002      	movs	r0, #2
 800312e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003132:	1c42      	adds	r2, r0, #1
 8003134:	d102      	bne.n	800313c <dir_next+0x7a>
 8003136:	2001      	movs	r0, #1
 8003138:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800313c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003140:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003144:	429d      	cmp	r5, r3
 8003146:	d32f      	bcc.n	80031a8 <dir_next+0xe6>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8003148:	f1b9 0f00 	cmp.w	r9, #0
 800314c:	d0c2      	beq.n	80030d4 <dir_next+0x12>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800314e:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 8003152:	f7ff ff5d 	bl	8003010 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003156:	4605      	mov	r5, r0
 8003158:	2800      	cmp	r0, #0
 800315a:	d03e      	beq.n	80031da <dir_next+0x118>
					if (clst == 1) return FR_INT_ERR;
 800315c:	2801      	cmp	r0, #1
 800315e:	d0e5      	beq.n	800312c <dir_next+0x6a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003160:	1c43      	adds	r3, r0, #1
 8003162:	d0e8      	beq.n	8003136 <dir_next+0x74>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8003164:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003168:	f7ff fc30 	bl	80029cc <sync_window>
 800316c:	4601      	mov	r1, r0
 800316e:	2800      	cmp	r0, #0
 8003170:	d1e1      	bne.n	8003136 <dir_next+0x74>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8003172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003176:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800317a:	f7ff fb13 	bl	80027a4 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800317e:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 8003182:	4629      	mov	r1, r5
 8003184:	4610      	mov	r0, r2
 8003186:	f7ff fe0b 	bl	8002da0 <clust2sect>
						dp->fs->wflag = 1;
 800318a:	f04f 0901 	mov.w	r9, #1
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800318e:	f8c2 022c 	str.w	r0, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003192:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003196:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 800319a:	429f      	cmp	r7, r3
 800319c:	d30e      	bcc.n	80031bc <dir_next+0xfa>
					dp->fs->winsect -= c;						/* Rewind window offset */
 800319e:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 80031a2:	1bdf      	subs	r7, r3, r7
 80031a4:	f8c0 722c 	str.w	r7, [r0, #556]	; 0x22c
				dp->clust = clst;				/* Initialize data for new cluster */
 80031a8:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80031ac:	4629      	mov	r1, r5
 80031ae:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80031b2:	f7ff fdf5 	bl	8002da0 <clust2sect>
 80031b6:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
 80031ba:	e7a1      	b.n	8003100 <dir_next+0x3e>
						dp->fs->wflag = 1;
 80031bc:	f880 9204 	strb.w	r9, [r0, #516]	; 0x204
 80031c0:	f7ff fbdb 	bl	800297a <sync_window.part.2>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80031c4:	2800      	cmp	r0, #0
 80031c6:	d1b6      	bne.n	8003136 <dir_next+0x74>
						dp->fs->winsect++;
 80031c8:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80031cc:	3701      	adds	r7, #1
						dp->fs->winsect++;
 80031ce:	f8d2 322c 	ldr.w	r3, [r2, #556]	; 0x22c
 80031d2:	3301      	adds	r3, #1
 80031d4:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
 80031d8:	e7db      	b.n	8003192 <dir_next+0xd0>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80031da:	2007      	movs	r0, #7
}
 80031dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080031e0 <follow_path>:
{
 80031e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80031e4:	780b      	ldrb	r3, [r1, #0]
{
 80031e6:	4604      	mov	r4, r0
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80031e8:	2b2f      	cmp	r3, #47	; 0x2f
{
 80031ea:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80031ec:	d001      	beq.n	80031f2 <follow_path+0x12>
 80031ee:	2b5c      	cmp	r3, #92	; 0x5c
 80031f0:	d100      	bne.n	80031f4 <follow_path+0x14>
		path++;
 80031f2:	3501      	adds	r5, #1
	dp->sclust = 0;							/* Always start from the root directory */
 80031f4:	2600      	movs	r6, #0
 80031f6:	f8c4 6208 	str.w	r6, [r4, #520]	; 0x208
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80031fa:	782b      	ldrb	r3, [r5, #0]
 80031fc:	2b1f      	cmp	r3, #31
 80031fe:	d936      	bls.n	800326e <follow_path+0x8e>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003200:	4e5f      	ldr	r6, [pc, #380]	; (8003380 <follow_path+0x1a0>)
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003202:	782b      	ldrb	r3, [r5, #0]
 8003204:	46a8      	mov	r8, r5
 8003206:	2b2f      	cmp	r3, #47	; 0x2f
 8003208:	f105 0501 	add.w	r5, r5, #1
 800320c:	d0f9      	beq.n	8003202 <follow_path+0x22>
 800320e:	2b5c      	cmp	r3, #92	; 0x5c
 8003210:	d0f7      	beq.n	8003202 <follow_path+0x22>
	sfn = dp->fn;
 8003212:	f8d4 7218 	ldr.w	r7, [r4, #536]	; 0x218
	mem_set(sfn, ' ', 11);
 8003216:	220b      	movs	r2, #11
 8003218:	2120      	movs	r1, #32
 800321a:	4638      	mov	r0, r7
 800321c:	f7ff fac2 	bl	80027a4 <mem_set>
	si = i = b = 0; ni = 8;
 8003220:	f04f 0e00 	mov.w	lr, #0
 8003224:	2108      	movs	r1, #8
 8003226:	46f4      	mov	ip, lr
 8003228:	4672      	mov	r2, lr
 800322a:	f108 39ff 	add.w	r9, r8, #4294967295
		c = (BYTE)p[si++];
 800322e:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 8003232:	f10c 0c01 	add.w	ip, ip, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8003236:	2b20      	cmp	r3, #32
 8003238:	d928      	bls.n	800328c <follow_path+0xac>
 800323a:	2b2f      	cmp	r3, #47	; 0x2f
 800323c:	d026      	beq.n	800328c <follow_path+0xac>
 800323e:	2b5c      	cmp	r3, #92	; 0x5c
 8003240:	d024      	beq.n	800328c <follow_path+0xac>
		if (c == '.' || i >= ni) {
 8003242:	2b2e      	cmp	r3, #46	; 0x2e
 8003244:	f000 8085 	beq.w	8003352 <follow_path+0x172>
 8003248:	4571      	cmp	r1, lr
 800324a:	d90d      	bls.n	8003268 <follow_path+0x88>
		if (c >= 0x80) {				/* Extended character? */
 800324c:	0618      	lsls	r0, r3, #24
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800324e:	bf44      	itt	mi
 8003250:	3b80      	submi	r3, #128	; 0x80
 8003252:	5cf3      	ldrbmi	r3, [r6, r3]
 8003254:	4d4b      	ldr	r5, [pc, #300]	; (8003384 <follow_path+0x1a4>)
			b |= 3;						/* Eliminate NT flag */
 8003256:	bf48      	it	mi
 8003258:	f042 0203 	orrmi.w	r2, r2, #3
	while (*str && *str != chr) str++;
 800325c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8003260:	2800      	cmp	r0, #0
 8003262:	d07d      	beq.n	8003360 <follow_path+0x180>
 8003264:	4283      	cmp	r3, r0
 8003266:	d1f9      	bne.n	800325c <follow_path+0x7c>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003268:	2006      	movs	r0, #6
	return res;
 800326a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		res = dir_sdi(dp, 0);
 800326e:	4631      	mov	r1, r6
 8003270:	4620      	mov	r0, r4
 8003272:	f7ff fe04 	bl	8002e7e <dir_sdi>
		dp->dir = 0;
 8003276:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
 800327a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				b |= 2;
 800327e:	f042 0202 	orr.w	r2, r2, #2
			sfn[i++] = c;
 8003282:	f807 300e 	strb.w	r3, [r7, lr]
 8003286:	f10e 0e01 	add.w	lr, lr, #1
 800328a:	e7d0      	b.n	800322e <follow_path+0x4e>
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800328c:	2b21      	cmp	r3, #33	; 0x21
	*path = &p[si];						/* Return pointer to the next segment */
 800328e:	eb08 050c 	add.w	r5, r8, ip
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003292:	bf34      	ite	cc
 8003294:	2304      	movcc	r3, #4
 8003296:	2300      	movcs	r3, #0
	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8003298:	f1be 0f00 	cmp.w	lr, #0
 800329c:	d0e4      	beq.n	8003268 <follow_path+0x88>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800329e:	7838      	ldrb	r0, [r7, #0]
 80032a0:	28e5      	cmp	r0, #229	; 0xe5
 80032a2:	bf04      	itt	eq
 80032a4:	2005      	moveq	r0, #5
 80032a6:	7038      	strbeq	r0, [r7, #0]
	if (ni == 8) b <<= 2;
 80032a8:	2908      	cmp	r1, #8
 80032aa:	bf04      	itt	eq
 80032ac:	0092      	lsleq	r2, r2, #2
 80032ae:	b2d2      	uxtbeq	r2, r2
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 80032b0:	f002 0103 	and.w	r1, r2, #3
 80032b4:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80032b6:	f002 020c 	and.w	r2, r2, #12
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 80032ba:	bf08      	it	eq
 80032bc:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80032c0:	2a04      	cmp	r2, #4
 80032c2:	bf08      	it	eq
 80032c4:	f043 0308 	orreq.w	r3, r3, #8
	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 80032c8:	72fb      	strb	r3, [r7, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80032ca:	2100      	movs	r1, #0
 80032cc:	4620      	mov	r0, r4
 80032ce:	f7ff fdd6 	bl	8002e7e <dir_sdi>
	if (res != FR_OK) return res;
 80032d2:	b9f8      	cbnz	r0, 8003314 <follow_path+0x134>
		res = move_window(dp->fs, dp->sect);
 80032d4:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 80032d8:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80032dc:	f7ff fbda 	bl	8002a94 <move_window>
		if (res != FR_OK) break;
 80032e0:	b9c0      	cbnz	r0, 8003314 <follow_path+0x134>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80032e2:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80032e6:	7813      	ldrb	r3, [r2, #0]
 80032e8:	b19b      	cbz	r3, 8003312 <follow_path+0x132>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 80032ea:	7ad3      	ldrb	r3, [r2, #11]
 80032ec:	0719      	lsls	r1, r3, #28
 80032ee:	d40b      	bmi.n	8003308 <follow_path+0x128>
 80032f0:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80032f4:	f103 0e0b 	add.w	lr, r3, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80032f8:	4573      	cmp	r3, lr
 80032fa:	d00b      	beq.n	8003314 <follow_path+0x134>
 80032fc:	f812 7b01 	ldrb.w	r7, [r2], #1
 8003300:	f813 1b01 	ldrb.w	r1, [r3], #1
 8003304:	428f      	cmp	r7, r1
 8003306:	d0f7      	beq.n	80032f8 <follow_path+0x118>
		res = dir_next(dp, 0);		/* Next entry */
 8003308:	2100      	movs	r1, #0
 800330a:	4620      	mov	r0, r4
 800330c:	f7ff fed9 	bl	80030c2 <dir_next>
 8003310:	e7df      	b.n	80032d2 <follow_path+0xf2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003312:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 8003314:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003318:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800331a:	b138      	cbz	r0, 800332c <follow_path+0x14c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800331c:	2804      	cmp	r0, #4
 800331e:	d12c      	bne.n	800337a <follow_path+0x19a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003320:	f013 0f04 	tst.w	r3, #4
 8003324:	bf08      	it	eq
 8003326:	2005      	moveq	r0, #5
 8003328:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800332c:	075a      	lsls	r2, r3, #29
 800332e:	d424      	bmi.n	800337a <follow_path+0x19a>
			dir = dp->dir;						/* Follow the sub-directory */
 8003330:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8003334:	7acb      	ldrb	r3, [r1, #11]
 8003336:	06db      	lsls	r3, r3, #27
 8003338:	d508      	bpl.n	800334c <follow_path+0x16c>
			dp->sclust = ld_clust(dp->fs, dir);
 800333a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800333e:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 8003342:	f7ff fb0c 	bl	800295e <ld_clust.isra.0>
 8003346:	f8c4 0208 	str.w	r0, [r4, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800334a:	e75a      	b.n	8003202 <follow_path+0x22>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800334c:	2005      	movs	r0, #5
 800334e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003352:	2908      	cmp	r1, #8
 8003354:	d188      	bne.n	8003268 <follow_path+0x88>
			b <<= 2; continue;
 8003356:	0092      	lsls	r2, r2, #2
			i = 8; ni = 11;
 8003358:	468e      	mov	lr, r1
			b <<= 2; continue;
 800335a:	b2d2      	uxtb	r2, r2
			i = 8; ni = 11;
 800335c:	210b      	movs	r1, #11
 800335e:	e766      	b.n	800322e <follow_path+0x4e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8003360:	f1a3 0041 	sub.w	r0, r3, #65	; 0x41
 8003364:	2819      	cmp	r0, #25
 8003366:	d98a      	bls.n	800327e <follow_path+0x9e>
				if (IsLower(c)) {		/* ASCII small capital? */
 8003368:	f1a3 0061 	sub.w	r0, r3, #97	; 0x61
 800336c:	2819      	cmp	r0, #25
					b |= 1; c -= 0x20;
 800336e:	bf9e      	ittt	ls
 8003370:	3b20      	subls	r3, #32
 8003372:	f042 0201 	orrls.w	r2, r2, #1
 8003376:	b2db      	uxtbls	r3, r3
 8003378:	e783      	b.n	8003282 <follow_path+0xa2>
}
 800337a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800337e:	bf00      	nop
 8003380:	0800514c 	.word	0x0800514c
 8003384:	080051cb 	.word	0x080051cb

08003388 <dir_register>:
{
 8003388:	b538      	push	{r3, r4, r5, lr}
	res = dir_sdi(dp, 0);
 800338a:	2100      	movs	r1, #0
{
 800338c:	4605      	mov	r5, r0
	res = dir_sdi(dp, 0);
 800338e:	f7ff fd76 	bl	8002e7e <dir_sdi>
	if (res == FR_OK) {
 8003392:	4604      	mov	r4, r0
 8003394:	bb78      	cbnz	r0, 80033f6 <dir_register+0x6e>
			res = move_window(dp->fs, dp->sect);
 8003396:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 800339a:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 800339e:	f7ff fb79 	bl	8002a94 <move_window>
			if (res != FR_OK) break;
 80033a2:	4604      	mov	r4, r0
 80033a4:	bb38      	cbnz	r0, 80033f6 <dir_register+0x6e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80033a6:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2be5      	cmp	r3, #229	; 0xe5
 80033ae:	d11b      	bne.n	80033e8 <dir_register+0x60>
		res = move_window(dp->fs, dp->sect);
 80033b0:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 80033b4:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80033b8:	f7ff fb6c 	bl	8002a94 <move_window>
		if (res == FR_OK) {
 80033bc:	4604      	mov	r4, r0
 80033be:	b988      	cbnz	r0, 80033e4 <dir_register+0x5c>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80033c0:	4601      	mov	r1, r0
 80033c2:	2220      	movs	r2, #32
 80033c4:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 80033c8:	f7ff f9ec 	bl	80027a4 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80033cc:	220b      	movs	r2, #11
 80033ce:	f8d5 1218 	ldr.w	r1, [r5, #536]	; 0x218
 80033d2:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 80033d6:	f7ff f9db 	bl	8002790 <mem_cpy>
			dp->fs->wflag = 1;
 80033da:	2201      	movs	r2, #1
 80033dc:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 80033e0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 80033e4:	4620      	mov	r0, r4
 80033e6:	bd38      	pop	{r3, r4, r5, pc}
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0e1      	beq.n	80033b0 <dir_register+0x28>
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80033ec:	2101      	movs	r1, #1
 80033ee:	4628      	mov	r0, r5
 80033f0:	f7ff fe67 	bl	80030c2 <dir_next>
 80033f4:	e7cd      	b.n	8003392 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80033f6:	2c04      	cmp	r4, #4
 80033f8:	bf08      	it	eq
 80033fa:	2407      	moveq	r4, #7
 80033fc:	e7f2      	b.n	80033e4 <dir_register+0x5c>

080033fe <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80033fe:	2901      	cmp	r1, #1
{
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	4604      	mov	r4, r0
 8003404:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003406:	d801      	bhi.n	800340c <remove_chain+0xe>
		res = FR_INT_ERR;
 8003408:	2002      	movs	r0, #2
 800340a:	bd70      	pop	{r4, r5, r6, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800340c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003410:	4299      	cmp	r1, r3
 8003412:	d2f9      	bcs.n	8003408 <remove_chain+0xa>
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003414:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003418:	429d      	cmp	r5, r3
 800341a:	d205      	bcs.n	8003428 <remove_chain+0x2a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800341c:	4629      	mov	r1, r5
 800341e:	4620      	mov	r0, r4
 8003420:	f7ff fccc 	bl	8002dbc <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8003424:	4606      	mov	r6, r0
 8003426:	b908      	cbnz	r0, 800342c <remove_chain+0x2e>
		res = FR_INT_ERR;
 8003428:	2000      	movs	r0, #0
 800342a:	bd70      	pop	{r4, r5, r6, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800342c:	2801      	cmp	r0, #1
 800342e:	d0eb      	beq.n	8003408 <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003430:	1c41      	adds	r1, r0, #1
 8003432:	d014      	beq.n	800345e <remove_chain+0x60>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003434:	2200      	movs	r2, #0
 8003436:	4629      	mov	r1, r5
 8003438:	4620      	mov	r0, r4
 800343a:	f7ff fd6f 	bl	8002f1c <put_fat>
			if (res != FR_OK) break;
 800343e:	b978      	cbnz	r0, 8003460 <remove_chain+0x62>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003440:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	d008      	beq.n	800345a <remove_chain+0x5c>
				fs->free_clust++;
 8003448:	3301      	adds	r3, #1
 800344a:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
				fs->fsi_flag |= 1;
 800344e:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8003452:	f043 0301 	orr.w	r3, r3, #1
 8003456:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
{
 800345a:	4635      	mov	r5, r6
 800345c:	e7da      	b.n	8003414 <remove_chain+0x16>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800345e:	2001      	movs	r0, #1
}
 8003460:	bd70      	pop	{r4, r5, r6, pc}
	...

08003464 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003464:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003466:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003468:	a804      	add	r0, sp, #16
 800346a:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 800346e:	9100      	str	r1, [sp, #0]
 8003470:	4616      	mov	r6, r2


	vol = get_ldnumber(&rp);
 8003472:	f7ff fa45 	bl	8002900 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003476:	1e05      	subs	r5, r0, #0
 8003478:	db21      	blt.n	80034be <f_mount+0x5a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800347a:	4913      	ldr	r1, [pc, #76]	; (80034c8 <f_mount+0x64>)
 800347c:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8003480:	b164      	cbz	r4, 800349c <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003482:	4b12      	ldr	r3, [pc, #72]	; (80034cc <f_mount+0x68>)
 8003484:	2000      	movs	r0, #0
 8003486:	681a      	ldr	r2, [r3, #0]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003488:	f884 0200 	strb.w	r0, [r4, #512]	; 0x200
		if (Files[i].fs == fs) Files[i].fs = 0;
 800348c:	4294      	cmp	r4, r2
 800348e:	bf04      	itt	eq
 8003490:	2200      	moveq	r2, #0
 8003492:	601a      	streq	r2, [r3, #0]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	4294      	cmp	r4, r2
 8003498:	bf08      	it	eq
 800349a:	60d8      	streq	r0, [r3, #12]
	}

	if (fs) {
 800349c:	9801      	ldr	r0, [sp, #4]
 800349e:	b110      	cbz	r0, 80034a6 <f_mount+0x42>
		fs->fs_type = 0;				/* Clear new fs object */
 80034a0:	2300      	movs	r3, #0
 80034a2:	f880 3200 	strb.w	r3, [r0, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80034a6:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80034aa:	b130      	cbz	r0, 80034ba <f_mount+0x56>
 80034ac:	2e01      	cmp	r6, #1
 80034ae:	d108      	bne.n	80034c2 <f_mount+0x5e>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80034b0:	2200      	movs	r2, #0
 80034b2:	4669      	mov	r1, sp
 80034b4:	a801      	add	r0, sp, #4
 80034b6:	f7ff fb37 	bl	8002b28 <find_volume>
	LEAVE_FF(fs, res);
}
 80034ba:	b004      	add	sp, #16
 80034bc:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 80034be:	200b      	movs	r0, #11
 80034c0:	e7fb      	b.n	80034ba <f_mount+0x56>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80034c2:	2000      	movs	r0, #0
 80034c4:	e7f9      	b.n	80034ba <f_mount+0x56>
 80034c6:	bf00      	nop
 80034c8:	20000094 	.word	0x20000094
 80034cc:	20000098 	.word	0x20000098

080034d0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80034d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034d4:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80034d8:	9101      	str	r1, [sp, #4]
 80034da:	4690      	mov	r8, r2
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 80034dc:	4605      	mov	r5, r0
 80034de:	2800      	cmp	r0, #0
 80034e0:	f000 80a6 	beq.w	8003630 <f_open+0x160>
	fp->fs = 0;			/* Clear file object */
 80034e4:	2300      	movs	r3, #0

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80034e6:	f002 021e 	and.w	r2, r2, #30
	fp->fs = 0;			/* Clear file object */
 80034ea:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80034ee:	a901      	add	r1, sp, #4
 80034f0:	a886      	add	r0, sp, #536	; 0x218
 80034f2:	f7ff fb19 	bl	8002b28 <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80034f6:	4606      	mov	r6, r0
 80034f8:	2800      	cmp	r0, #0
 80034fa:	f040 8094 	bne.w	8003626 <f_open+0x156>
		INIT_BUF(dj);
 80034fe:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 8003500:	9901      	ldr	r1, [sp, #4]
 8003502:	a806      	add	r0, sp, #24
		INIT_BUF(dj);
 8003504:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 8003506:	f7ff fe6b 	bl	80031e0 <follow_path>
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800350a:	f008 071f 	and.w	r7, r8, #31
		dir = dj.dir;
 800350e:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003510:	b948      	cbnz	r0, 8003526 <f_open+0x56>
			if (!dir)	/* Default directory itself */
 8003512:	2c00      	cmp	r4, #0
 8003514:	d05b      	beq.n	80035ce <f_open+0xfe>
				res = FR_INVALID_NAME;
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003516:	f017 0f1e 	tst.w	r7, #30
 800351a:	bf14      	ite	ne
 800351c:	2101      	movne	r1, #1
 800351e:	2100      	moveq	r1, #0
 8003520:	a806      	add	r0, sp, #24
 8003522:	f7ff f947 	bl	80027b4 <chk_lock>
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003526:	f018 0f1c 	tst.w	r8, #28
 800352a:	d05b      	beq.n	80035e4 <f_open+0x114>
			if (res != FR_OK) {					/* No file, create new */
 800352c:	2800      	cmp	r0, #0
 800352e:	d050      	beq.n	80035d2 <f_open+0x102>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8003530:	2804      	cmp	r0, #4
 8003532:	d14a      	bne.n	80035ca <f_open+0xfa>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003534:	4b51      	ldr	r3, [pc, #324]	; (800367c <f_open+0x1ac>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	b11a      	cbz	r2, 8003542 <f_open+0x72>
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f040 809b 	bne.w	8003678 <f_open+0x1a8>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003542:	a806      	add	r0, sp, #24
 8003544:	f7ff ff20 	bl	8003388 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003548:	2800      	cmp	r0, #0
 800354a:	d13e      	bne.n	80035ca <f_open+0xfa>
				dir = dj.dir;					/* New entry */
 800354c:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800354e:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003552:	073b      	lsls	r3, r7, #28
 8003554:	d550      	bpl.n	80035f8 <f_open+0x128>
				dw = GET_FATTIME();				/* Created time */
 8003556:	f000 fa8d 	bl	8003a74 <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800355a:	f04f 0800 	mov.w	r8, #0
				ST_DWORD(dir + DIR_CrtTime, dw);
 800355e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8003562:	73a0      	strb	r0, [r4, #14]
 8003564:	73e3      	strb	r3, [r4, #15]
 8003566:	0c03      	lsrs	r3, r0, #16
 8003568:	0e00      	lsrs	r0, r0, #24
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800356a:	f884 800b 	strb.w	r8, [r4, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800356e:	f884 801c 	strb.w	r8, [r4, #28]
 8003572:	f884 801d 	strb.w	r8, [r4, #29]
 8003576:	f884 801e 	strb.w	r8, [r4, #30]
 800357a:	f884 801f 	strb.w	r8, [r4, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800357e:	7423      	strb	r3, [r4, #16]
 8003580:	7460      	strb	r0, [r4, #17]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003582:	9b86      	ldr	r3, [sp, #536]	; 0x218
 8003584:	4621      	mov	r1, r4
 8003586:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800358a:	f7ff f9e8 	bl	800295e <ld_clust.isra.0>
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 800358e:	2201      	movs	r2, #1
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003590:	f884 801a 	strb.w	r8, [r4, #26]
 8003594:	f884 801b 	strb.w	r8, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003598:	f884 8014 	strb.w	r8, [r4, #20]
 800359c:	f884 8015 	strb.w	r8, [r4, #21]
				dj.fs->wflag = 1;
 80035a0:	9b86      	ldr	r3, [sp, #536]	; 0x218
				if (cl) {						/* Remove the cluster chain if exist */
 80035a2:	4680      	mov	r8, r0
				dj.fs->wflag = 1;
 80035a4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80035a8:	b330      	cbz	r0, 80035f8 <f_open+0x128>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 80035aa:	4601      	mov	r1, r0
 80035ac:	4618      	mov	r0, r3
					dw = dj.fs->winsect;
 80035ae:	f8d3 922c 	ldr.w	r9, [r3, #556]	; 0x22c
					res = remove_chain(dj.fs, cl);
 80035b2:	f7ff ff24 	bl	80033fe <remove_chain>
					if (res == FR_OK) {
 80035b6:	b940      	cbnz	r0, 80035ca <f_open+0xfa>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80035b8:	9886      	ldr	r0, [sp, #536]	; 0x218
 80035ba:	f108 33ff 	add.w	r3, r8, #4294967295
 80035be:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80035c2:	4649      	mov	r1, r9
 80035c4:	f7ff fa66 	bl	8002a94 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 80035c8:	b1b0      	cbz	r0, 80035f8 <f_open+0x128>
					res = FR_DENIED;
 80035ca:	4606      	mov	r6, r0
 80035cc:	e02b      	b.n	8003626 <f_open+0x156>
				res = FR_INVALID_NAME;
 80035ce:	2006      	movs	r0, #6
 80035d0:	e7a9      	b.n	8003526 <f_open+0x56>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80035d2:	7ae3      	ldrb	r3, [r4, #11]
 80035d4:	f013 0f11 	tst.w	r3, #17
 80035d8:	d12e      	bne.n	8003638 <f_open+0x168>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80035da:	f018 0f04 	tst.w	r8, #4
 80035de:	d0b8      	beq.n	8003552 <f_open+0x82>
						res = FR_EXIST;
 80035e0:	2608      	movs	r6, #8
 80035e2:	e020      	b.n	8003626 <f_open+0x156>
			if (res == FR_OK) {					/* Follow succeeded */
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d1f0      	bne.n	80035ca <f_open+0xfa>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80035e8:	7ae3      	ldrb	r3, [r4, #11]
 80035ea:	06d8      	lsls	r0, r3, #27
 80035ec:	d422      	bmi.n	8003634 <f_open+0x164>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80035ee:	f018 0f02 	tst.w	r8, #2
 80035f2:	d001      	beq.n	80035f8 <f_open+0x128>
 80035f4:	07da      	lsls	r2, r3, #31
 80035f6:	d41f      	bmi.n	8003638 <f_open+0x168>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80035f8:	073b      	lsls	r3, r7, #28
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80035fa:	9b86      	ldr	r3, [sp, #536]	; 0x218
				mode |= FA__WRITTEN;
 80035fc:	bf48      	it	mi
 80035fe:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003602:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003606:	f017 0ffe 	tst.w	r7, #254	; 0xfe
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800360a:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
			fp->dir_ptr = dir;
 800360e:	f8c5 4220 	str.w	r4, [r5, #544]	; 0x220
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003612:	bf14      	ite	ne
 8003614:	2101      	movne	r1, #1
 8003616:	2100      	moveq	r1, #0
 8003618:	a806      	add	r0, sp, #24
 800361a:	f7ff f8fd 	bl	8002818 <inc_lock>
 800361e:	f8c5 0228 	str.w	r0, [r5, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8003622:	b958      	cbnz	r0, 800363c <f_open+0x16c>
 8003624:	2602      	movs	r6, #2
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8003626:	4630      	mov	r0, r6
 8003628:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800362c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!fp) return FR_INVALID_OBJECT;
 8003630:	2609      	movs	r6, #9
 8003632:	e7f8      	b.n	8003626 <f_open+0x156>
					res = FR_NO_FILE;
 8003634:	2604      	movs	r6, #4
 8003636:	e7f6      	b.n	8003626 <f_open+0x156>
					res = FR_DENIED;
 8003638:	2607      	movs	r6, #7
 800363a:	e7f4      	b.n	8003626 <f_open+0x156>
			fp->flag = mode;					/* File access mode */
 800363c:	f885 7206 	strb.w	r7, [r5, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8003640:	2700      	movs	r7, #0
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003642:	f8dd 8218 	ldr.w	r8, [sp, #536]	; 0x218
			fp->err = 0;						/* Clear error flag */
 8003646:	f885 7207 	strb.w	r7, [r5, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800364a:	f898 0200 	ldrb.w	r0, [r8, #512]	; 0x200
 800364e:	4621      	mov	r1, r4
 8003650:	f7ff f985 	bl	800295e <ld_clust.isra.0>
 8003654:	f8c5 0210 	str.w	r0, [r5, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8003658:	69e3      	ldr	r3, [r4, #28]
			fp->fptr = 0;						/* File pointer */
 800365a:	f8c5 7208 	str.w	r7, [r5, #520]	; 0x208
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800365e:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
			fp->id = fp->fs->id;
 8003662:	f8b8 3206 	ldrh.w	r3, [r8, #518]	; 0x206
			fp->dsect = 0;
 8003666:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
			fp->cltbl = 0;						/* Normal seek mode */
 800366a:	f8c5 7224 	str.w	r7, [r5, #548]	; 0x224
			fp->fs = dj.fs;	 					/* Validate file object */
 800366e:	f8c5 8200 	str.w	r8, [r5, #512]	; 0x200
			fp->id = fp->fs->id;
 8003672:	f8a5 3204 	strh.w	r3, [r5, #516]	; 0x204
 8003676:	e7d6      	b.n	8003626 <f_open+0x156>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003678:	2012      	movs	r0, #18
 800367a:	e7a6      	b.n	80035ca <f_open+0xfa>
 800367c:	20000098 	.word	0x20000098

08003680 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003684:	469b      	mov	fp, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8003686:	2300      	movs	r3, #0
 8003688:	f8cb 3000 	str.w	r3, [fp]
{
 800368c:	4604      	mov	r4, r0
 800368e:	4689      	mov	r9, r1
 8003690:	4617      	mov	r7, r2

	res = validate(fp);						/* Check validity */
 8003692:	f7ff f94d 	bl	8002930 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003696:	4606      	mov	r6, r0
 8003698:	bb50      	cbnz	r0, 80036f0 <f_write+0x70>
	if (fp->err)							/* Check error */
 800369a:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f040 80da 	bne.w	8003858 <f_write+0x1d8>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80036a4:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80036a8:	0799      	lsls	r1, r3, #30
 80036aa:	f140 80d7 	bpl.w	800385c <f_write+0x1dc>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80036ae:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80036b2:	42df      	cmn	r7, r3
 80036b4:	f0c0 8084 	bcc.w	80037c0 <f_write+0x140>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80036b8:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80036bc:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 80036c0:	4293      	cmp	r3, r2
 80036c2:	f200 80c6 	bhi.w	8003852 <f_write+0x1d2>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80036c6:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80036ca:	f043 0320 	orr.w	r3, r3, #32
 80036ce:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 80036d2:	e00d      	b.n	80036f0 <f_write+0x70>
					if (fp->cltbl)
 80036d4:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 80036d8:	b173      	cbz	r3, 80036f8 <f_write+0x78>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80036da:	4620      	mov	r0, r4
 80036dc:	f7ff f8fc 	bl	80028d8 <clmt_clust>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80036e0:	4601      	mov	r1, r0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80036e2:	2800      	cmp	r0, #0
 80036e4:	d0e8      	beq.n	80036b8 <f_write+0x38>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80036e6:	2901      	cmp	r1, #1
 80036e8:	d109      	bne.n	80036fe <f_write+0x7e>
 80036ea:	2602      	movs	r6, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80036ec:	f884 6207 	strb.w	r6, [r4, #519]	; 0x207

	LEAVE_FF(fp->fs, FR_OK);
}
 80036f0:	4630      	mov	r0, r6
 80036f2:	b003      	add	sp, #12
 80036f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80036f8:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 80036fc:	e07b      	b.n	80037f6 <f_write+0x176>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80036fe:	1c4a      	adds	r2, r1, #1
 8003700:	d101      	bne.n	8003706 <f_write+0x86>
 8003702:	2601      	movs	r6, #1
 8003704:	e7f2      	b.n	80036ec <f_write+0x6c>
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003706:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
				fp->clust = clst;			/* Update current cluster */
 800370a:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800370e:	b90b      	cbnz	r3, 8003714 <f_write+0x94>
 8003710:	f8c4 1210 	str.w	r1, [r4, #528]	; 0x210
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8003714:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003718:	065b      	lsls	r3, r3, #25
 800371a:	d511      	bpl.n	8003740 <f_write+0xc0>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800371c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003720:	2301      	movs	r3, #1
 8003722:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8003726:	4621      	mov	r1, r4
 8003728:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800372c:	f7fe ffae 	bl	800268c <disk_write>
 8003730:	2800      	cmp	r0, #0
 8003732:	d1e6      	bne.n	8003702 <f_write+0x82>
				fp->flag &= ~FA__DIRTY;
 8003734:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003738:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800373c:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8003740:	f8d4 a200 	ldr.w	sl, [r4, #512]	; 0x200
 8003744:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 8003748:	4650      	mov	r0, sl
 800374a:	f7ff fb29 	bl	8002da0 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800374e:	2800      	cmp	r0, #0
 8003750:	d0cb      	beq.n	80036ea <f_write+0x6a>
			sect += csect;
 8003752:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003754:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 8003756:	eb00 0803 	add.w	r8, r0, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
 800375a:	d04f      	beq.n	80037fc <f_write+0x17c>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800375c:	9a01      	ldr	r2, [sp, #4]
 800375e:	f89a 3202 	ldrb.w	r3, [sl, #514]	; 0x202
 8003762:	442a      	add	r2, r5
 8003764:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 8003766:	bf88      	it	hi
 8003768:	9a01      	ldrhi	r2, [sp, #4]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800376a:	4649      	mov	r1, r9
					cc = fp->fs->csize - csect;
 800376c:	bf88      	it	hi
 800376e:	1a9d      	subhi	r5, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8003770:	462b      	mov	r3, r5
 8003772:	4642      	mov	r2, r8
 8003774:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
 8003778:	f7fe ff88 	bl	800268c <disk_write>
 800377c:	2800      	cmp	r0, #0
 800377e:	d1c0      	bne.n	8003702 <f_write+0x82>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003780:	f8d4 1218 	ldr.w	r1, [r4, #536]	; 0x218
 8003784:	eba1 0108 	sub.w	r1, r1, r8
 8003788:	428d      	cmp	r5, r1
 800378a:	d90c      	bls.n	80037a6 <f_write+0x126>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800378c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003790:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 8003794:	4620      	mov	r0, r4
 8003796:	f7fe fffb 	bl	8002790 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800379a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800379e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037a2:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80037a6:	026d      	lsls	r5, r5, #9
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80037a8:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80037ac:	44a9      	add	r9, r5
 80037ae:	442b      	add	r3, r5
 80037b0:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
 80037b4:	f8db 3000 	ldr.w	r3, [fp]
 80037b8:	1b7f      	subs	r7, r7, r5
 80037ba:	442b      	add	r3, r5
 80037bc:	f8cb 3000 	str.w	r3, [fp]
	for ( ;  btw;							/* Repeat until all data written */
 80037c0:	2f00      	cmp	r7, #0
 80037c2:	f43f af79 	beq.w	80036b8 <f_write+0x38>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80037c6:	f8d4 1208 	ldr.w	r1, [r4, #520]	; 0x208
 80037ca:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80037ce:	bb5b      	cbnz	r3, 8003828 <f_write+0x1a8>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80037d0:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80037d4:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 80037d8:	3b01      	subs	r3, #1
 80037da:	ea03 2351 	and.w	r3, r3, r1, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 80037de:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80037e2:	9301      	str	r3, [sp, #4]
 80037e4:	d196      	bne.n	8003714 <f_write+0x94>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80037e6:	2900      	cmp	r1, #0
 80037e8:	f47f af74 	bne.w	80036d4 <f_write+0x54>
					clst = fp->sclust;		/* Follow from the origin */
 80037ec:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
					if (clst == 0)			/* When no cluster is allocated, */
 80037f0:	2900      	cmp	r1, #0
 80037f2:	f47f af78 	bne.w	80036e6 <f_write+0x66>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80037f6:	f7ff fc0b 	bl	8003010 <create_chain>
 80037fa:	e771      	b.n	80036e0 <f_write+0x60>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80037fc:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003800:	4598      	cmp	r8, r3
 8003802:	d00f      	beq.n	8003824 <f_write+0x1a4>
				if (fp->fptr < fp->fsize &&
 8003804:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 8003808:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 800380c:	429a      	cmp	r2, r3
 800380e:	d209      	bcs.n	8003824 <f_write+0x1a4>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8003810:	2301      	movs	r3, #1
 8003812:	4642      	mov	r2, r8
 8003814:	4621      	mov	r1, r4
 8003816:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
 800381a:	f7fe ff29 	bl	8002670 <disk_read>
				if (fp->fptr < fp->fsize &&
 800381e:	2800      	cmp	r0, #0
 8003820:	f47f af6f 	bne.w	8003702 <f_write+0x82>
			fp->dsect = sect;
 8003824:	f8c4 8218 	str.w	r8, [r4, #536]	; 0x218
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003828:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800382c:	4649      	mov	r1, r9
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800382e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003832:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
 8003836:	42bd      	cmp	r5, r7
 8003838:	bf28      	it	cs
 800383a:	463d      	movcs	r5, r7
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800383c:	4420      	add	r0, r4
 800383e:	462a      	mov	r2, r5
 8003840:	f7fe ffa6 	bl	8002790 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8003844:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800384c:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 8003850:	e7aa      	b.n	80037a8 <f_write+0x128>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003852:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
 8003856:	e736      	b.n	80036c6 <f_write+0x46>
 8003858:	461e      	mov	r6, r3
 800385a:	e749      	b.n	80036f0 <f_write+0x70>
		LEAVE_FF(fp->fs, FR_DENIED);
 800385c:	2607      	movs	r6, #7
 800385e:	e747      	b.n	80036f0 <f_write+0x70>

08003860 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003860:	b570      	push	{r4, r5, r6, lr}
 8003862:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8003864:	f7ff f864 	bl	8002930 <validate>
	if (res == FR_OK) {
 8003868:	2800      	cmp	r0, #0
 800386a:	d158      	bne.n	800391e <f_sync+0xbe>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800386c:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003870:	069a      	lsls	r2, r3, #26
 8003872:	d554      	bpl.n	800391e <f_sync+0xbe>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8003874:	065b      	lsls	r3, r3, #25
 8003876:	d511      	bpl.n	800389c <f_sync+0x3c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003878:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800387c:	2301      	movs	r3, #1
 800387e:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8003882:	4621      	mov	r1, r4
 8003884:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003888:	f7fe ff00 	bl	800268c <disk_write>
 800388c:	2800      	cmp	r0, #0
 800388e:	d145      	bne.n	800391c <f_sync+0xbc>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8003890:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003898:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800389c:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 80038a0:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80038a4:	f7ff f8f6 	bl	8002a94 <move_window>
 80038a8:	4606      	mov	r6, r0
			if (res == FR_OK) {
 80038aa:	bbc0      	cbnz	r0, 800391e <f_sync+0xbe>
				dir = fp->dir_ptr;
 80038ac:	f8d4 5220 	ldr.w	r5, [r4, #544]	; 0x220
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80038b0:	7aeb      	ldrb	r3, [r5, #11]
 80038b2:	f043 0320 	orr.w	r3, r3, #32
 80038b6:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 80038b8:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 80038bc:	772b      	strb	r3, [r5, #28]
 80038be:	f8b4 320c 	ldrh.w	r3, [r4, #524]	; 0x20c
 80038c2:	0a1b      	lsrs	r3, r3, #8
 80038c4:	776b      	strb	r3, [r5, #29]
 80038c6:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80038ca:	77ab      	strb	r3, [r5, #30]
 80038cc:	f894 320f 	ldrb.w	r3, [r4, #527]	; 0x20f
 80038d0:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80038d2:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
	ST_WORD(dir + DIR_FstClusLO, cl);
 80038d6:	76ab      	strb	r3, [r5, #26]
 80038d8:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80038dc:	0c1b      	lsrs	r3, r3, #16
 80038de:	752b      	strb	r3, [r5, #20]
 80038e0:	0a1b      	lsrs	r3, r3, #8
 80038e2:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80038e4:	76ea      	strb	r2, [r5, #27]
				tm = GET_FATTIME();							/* Update updated time */
 80038e6:	f000 f8c5 	bl	8003a74 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 80038ea:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80038ee:	75a8      	strb	r0, [r5, #22]
 80038f0:	75eb      	strb	r3, [r5, #23]
 80038f2:	0c03      	lsrs	r3, r0, #16
 80038f4:	0e00      	lsrs	r0, r0, #24
 80038f6:	762b      	strb	r3, [r5, #24]
 80038f8:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 80038fa:	74ae      	strb	r6, [r5, #18]
 80038fc:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 80038fe:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 8003902:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
				fp->flag &= ~FA__WRITTEN;
 8003906:	f023 0320 	bic.w	r3, r3, #32
 800390a:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 800390e:	2301      	movs	r3, #1
 8003910:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8003914:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 8003918:	f7ff b85f 	b.w	80029da <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800391c:	2001      	movs	r0, #1
}
 800391e:	bd70      	pop	{r4, r5, r6, pc}

08003920 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003920:	b510      	push	{r4, lr}
 8003922:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003924:	f7ff ff9c 	bl	8003860 <f_sync>
	if (res == FR_OK)
 8003928:	b950      	cbnz	r0, 8003940 <f_close+0x20>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800392a:	4620      	mov	r0, r4
 800392c:	f7ff f800 	bl	8002930 <validate>
		if (res == FR_OK) {
 8003930:	b930      	cbnz	r0, 8003940 <f_close+0x20>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8003932:	f8d4 0228 	ldr.w	r0, [r4, #552]	; 0x228
 8003936:	f7fe ffb3 	bl	80028a0 <dec_lock>
			if (res == FR_OK)
 800393a:	b908      	cbnz	r0, 8003940 <f_close+0x20>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800393c:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8003940:	bd10      	pop	{r4, pc}
	...

08003944 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8003944:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 8003946:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <FATFS_LinkDriverEx+0x40>)
 8003948:	7a5c      	ldrb	r4, [r3, #9]
 800394a:	2c01      	cmp	r4, #1
 800394c:	d818      	bhi.n	8003980 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 800394e:	2400      	movs	r4, #0
 8003950:	7a5d      	ldrb	r5, [r3, #9]
 8003952:	b2ed      	uxtb	r5, r5
 8003954:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 8003956:	7a5d      	ldrb	r5, [r3, #9]
 8003958:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800395c:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 800395e:	7a58      	ldrb	r0, [r3, #9]
 8003960:	4418      	add	r0, r3
 8003962:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8003964:	7a5a      	ldrb	r2, [r3, #9]
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	1c50      	adds	r0, r2, #1
 800396a:	b2c0      	uxtb	r0, r0
 800396c:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 800396e:	233a      	movs	r3, #58	; 0x3a
 8003970:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8003972:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8003974:	3230      	adds	r2, #48	; 0x30
 8003976:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8003978:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800397a:	70cc      	strb	r4, [r1, #3]
 800397c:	4620      	mov	r0, r4
 800397e:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8003980:	2001      	movs	r0, #1
    ret = 0;
  }
  
  return ret;
}
 8003982:	bd30      	pop	{r4, r5, pc}
 8003984:	200000b4 	.word	0x200000b4

08003988 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8003988:	2200      	movs	r2, #0
 800398a:	f7ff bfdb 	b.w	8003944 <FATFS_LinkDriverEx>
	...

08003990 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status.
  */
uint8_t BSP_SD_Init(void)
{
 8003990:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8003992:	2001      	movs	r0, #1
 8003994:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8003998:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800399c:	4283      	cmp	r3, r0
 800399e:	d103      	bne.n	80039a8 <BSP_SD_Init+0x18>
  state = HAL_SD_Init(&hsd, &SDCardInfo);
 80039a0:	4903      	ldr	r1, [pc, #12]	; (80039b0 <BSP_SD_Init+0x20>)
 80039a2:	4804      	ldr	r0, [pc, #16]	; (80039b4 <BSP_SD_Init+0x24>)
 80039a4:	f7fd ffc8 	bl	8001938 <HAL_SD_Init>
}
 80039a8:	b003      	add	sp, #12
 80039aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80039ae:	bf00      	nop
 80039b0:	20000550 	.word	0x20000550
 80039b4:	200007e8 	.word	0x200007e8

080039b8 <BSP_SD_ReadBlocks>:
{
 80039b8:	b507      	push	{r0, r1, r2, lr}
  if(HAL_SD_ReadBlocks(&hsd, pData, ReadAddr, BlockSize, NumOfBlocks) != SD_OK)  
 80039ba:	9905      	ldr	r1, [sp, #20]
 80039bc:	9101      	str	r1, [sp, #4]
 80039be:	9904      	ldr	r1, [sp, #16]
 80039c0:	9100      	str	r1, [sp, #0]
 80039c2:	4601      	mov	r1, r0
 80039c4:	4804      	ldr	r0, [pc, #16]	; (80039d8 <BSP_SD_ReadBlocks+0x20>)
 80039c6:	f7fe f99c 	bl	8001d02 <HAL_SD_ReadBlocks>
}
 80039ca:	3000      	adds	r0, #0
 80039cc:	bf18      	it	ne
 80039ce:	2001      	movne	r0, #1
 80039d0:	b003      	add	sp, #12
 80039d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80039d6:	bf00      	nop
 80039d8:	200007e8 	.word	0x200007e8

080039dc <BSP_SD_WriteBlocks>:
{
 80039dc:	b507      	push	{r0, r1, r2, lr}
  if(HAL_SD_WriteBlocks(&hsd, pData, WriteAddr, BlockSize, NumOfBlocks) != SD_OK)  
 80039de:	9905      	ldr	r1, [sp, #20]
 80039e0:	9101      	str	r1, [sp, #4]
 80039e2:	9904      	ldr	r1, [sp, #16]
 80039e4:	9100      	str	r1, [sp, #0]
 80039e6:	4601      	mov	r1, r0
 80039e8:	4804      	ldr	r0, [pc, #16]	; (80039fc <BSP_SD_WriteBlocks+0x20>)
 80039ea:	f7fe fa4e 	bl	8001e8a <HAL_SD_WriteBlocks>
}
 80039ee:	3000      	adds	r0, #0
 80039f0:	bf18      	it	ne
 80039f2:	2001      	movne	r0, #1
 80039f4:	b003      	add	sp, #12
 80039f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80039fa:	bf00      	nop
 80039fc:	200007e8 	.word	0x200007e8

08003a00 <BSP_SD_GetStatus>:
  return(HAL_SD_GetStatus(&hsd));
 8003a00:	4801      	ldr	r0, [pc, #4]	; (8003a08 <BSP_SD_GetStatus+0x8>)
 8003a02:	f7fe bb33 	b.w	800206c <HAL_SD_GetStatus>
 8003a06:	bf00      	nop
 8003a08:	200007e8 	.word	0x200007e8

08003a0c <BSP_SD_GetCardInfo>:
  HAL_SD_Get_CardInfo(&hsd, CardInfo);
 8003a0c:	4601      	mov	r1, r0
 8003a0e:	4801      	ldr	r0, [pc, #4]	; (8003a14 <BSP_SD_GetCardInfo+0x8>)
 8003a10:	f7fd be52 	b.w	80016b8 <HAL_SD_Get_CardInfo>
 8003a14:	200007e8 	.word	0x200007e8

08003a18 <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8003a18:	4b0d      	ldr	r3, [pc, #52]	; (8003a50 <DWT_Delay_Init+0x38>)
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003a20:	60da      	str	r2, [r3, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003a28:	60da      	str	r2, [r3, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8003a2a:	4b0a      	ldr	r3, [pc, #40]	; (8003a54 <DWT_Delay_Init+0x3c>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	f022 0201 	bic.w	r2, r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8003a40:	bf00      	nop
     __ASM volatile ("NOP");
 8003a42:	bf00      	nop
  __ASM volatile ("NOP");
 8003a44:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8003a46:	6858      	ldr	r0, [r3, #4]
     }
     else
  {
    return 1; /*clock cycle counter not started*/
  }
}
 8003a48:	fab0 f080 	clz	r0, r0
 8003a4c:	0940      	lsrs	r0, r0, #5
 8003a4e:	4770      	bx	lr
 8003a50:	e000edf0 	.word	0xe000edf0
 8003a54:	e0001000 	.word	0xe0001000

08003a58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8003a58:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SD_Path);
 8003a5a:	4903      	ldr	r1, [pc, #12]	; (8003a68 <MX_FATFS_Init+0x10>)
 8003a5c:	4803      	ldr	r0, [pc, #12]	; (8003a6c <MX_FATFS_Init+0x14>)
 8003a5e:	f7ff ff93 	bl	8003988 <FATFS_LinkDriver>
 8003a62:	4b03      	ldr	r3, [pc, #12]	; (8003a70 <MX_FATFS_Init+0x18>)
 8003a64:	7018      	strb	r0, [r3, #0]
 8003a66:	bd08      	pop	{r3, pc}
 8003a68:	200000e1 	.word	0x200000e1
 8003a6c:	08005138 	.word	0x08005138
 8003a70:	200000e0 	.word	0x200000e0

08003a74 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8003a74:	2000      	movs	r0, #0
 8003a76:	4770      	bx	lr

08003a78 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a78:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <SystemClock_Config+0x8c>)
{
 8003a7a:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a7c:	6813      	ldr	r3, [r2, #0]
{
 8003a7e:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a80:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8003a84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a88:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8003a8a:	2313      	movs	r3, #19
 8003a8c:	9305      	str	r3, [sp, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a92:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003a94:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003a9a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003a9e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aa8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8003aaa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003aae:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8003ab0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8003ab2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ab6:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003ab8:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8003aba:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003abc:	f7fd f820 	bl	8000b00 <HAL_RCC_OscConfig>
 8003ac0:	4601      	mov	r1, r0
 8003ac2:	b100      	cbz	r0, 8003ac6 <SystemClock_Config+0x4e>
 8003ac4:	e7fe      	b.n	8003ac4 <SystemClock_Config+0x4c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ac6:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003ac8:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003aca:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003acc:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003ace:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003ad0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ad2:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003ad4:	f7fd fbae 	bl	8001234 <HAL_RCC_ClockConfig>
 8003ad8:	4604      	mov	r4, r0
 8003ada:	b100      	cbz	r0, 8003ade <SystemClock_Config+0x66>
 8003adc:	e7fe      	b.n	8003adc <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003ade:	f7fd fc87 	bl	80013f0 <HAL_RCC_GetHCLKFreq>
 8003ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ae6:	fbb0 f0f3 	udiv	r0, r0, r3
 8003aea:	f7fc febd 	bl	8000868 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003aee:	2004      	movs	r0, #4
 8003af0:	f7fc fed0 	bl	8000894 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003af4:	4622      	mov	r2, r4
 8003af6:	4621      	mov	r1, r4
 8003af8:	f04f 30ff 	mov.w	r0, #4294967295
 8003afc:	f7fc fe74 	bl	80007e8 <HAL_NVIC_SetPriority>
}
 8003b00:	b012      	add	sp, #72	; 0x48
 8003b02:	bd10      	pop	{r4, pc}
 8003b04:	40007000 	.word	0x40007000

08003b08 <main>:
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8003b0c:	f7fc fb4a 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8003b10:	f7ff ffb2 	bl	8003a78 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b14:	4b98      	ldr	r3, [pc, #608]	; (8003d78 <main+0x270>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003b16:	f248 11e0 	movw	r1, #33248	; 0x81e0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b1a:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOA, T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003b1c:	4897      	ldr	r0, [pc, #604]	; (8003d7c <main+0x274>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b1e:	f042 0204 	orr.w	r2, r2, #4
 8003b22:	61da      	str	r2, [r3, #28]
 8003b24:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOC, LCD_RW_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b26:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b28:	f002 0204 	and.w	r2, r2, #4
 8003b2c:	9201      	str	r2, [sp, #4]
 8003b2e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b30:	69da      	ldr	r2, [r3, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b32:	4e93      	ldr	r6, [pc, #588]	; (8003d80 <main+0x278>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b34:	f042 0220 	orr.w	r2, r2, #32
 8003b38:	61da      	str	r2, [r3, #28]
 8003b3a:	69da      	ldr	r2, [r3, #28]

  /*Configure GPIO pins : T_1K_Pin T_100K_Pin T_10K_Pin Bkonf_Pin 
                           Breset_Pin */
  GPIO_InitStruct.Pin = T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
                          |Breset_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b3c:	2501      	movs	r5, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b3e:	f002 0220 	and.w	r2, r2, #32
 8003b42:	9202      	str	r2, [sp, #8]
 8003b44:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b46:	69da      	ldr	r2, [r3, #28]
 8003b48:	f042 0201 	orr.w	r2, r2, #1
 8003b4c:	61da      	str	r2, [r3, #28]
 8003b4e:	69da      	ldr	r2, [r3, #28]
 8003b50:	f002 0201 	and.w	r2, r2, #1
 8003b54:	9203      	str	r2, [sp, #12]
 8003b56:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b58:	69da      	ldr	r2, [r3, #28]
 8003b5a:	f042 0202 	orr.w	r2, r2, #2
 8003b5e:	61da      	str	r2, [r3, #28]
 8003b60:	69da      	ldr	r2, [r3, #28]
 8003b62:	f002 0202 	and.w	r2, r2, #2
 8003b66:	9204      	str	r2, [sp, #16]
 8003b68:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	f042 0208 	orr.w	r2, r2, #8
 8003b70:	61da      	str	r2, [r3, #28]
 8003b72:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(GPIOA, T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003b74:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	9305      	str	r3, [sp, #20]
 8003b7c:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003b7e:	f7fc ff6d 	bl	8000a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin 
 8003b82:	2200      	movs	r2, #0
 8003b84:	f64f 4107 	movw	r1, #64519	; 0xfc07
 8003b88:	487e      	ldr	r0, [pc, #504]	; (8003d84 <main+0x27c>)
 8003b8a:	f7fc ff67 	bl	8000a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LCD_RW_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 8003b8e:	2200      	movs	r2, #0
 8003b90:	21c0      	movs	r1, #192	; 0xc0
 8003b92:	487d      	ldr	r0, [pc, #500]	; (8003d88 <main+0x280>)
 8003b94:	f7fc ff62 	bl	8000a5c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SW1_Pin;
 8003b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8003b9c:	a909      	add	r1, sp, #36	; 0x24
 8003b9e:	487a      	ldr	r0, [pc, #488]	; (8003d88 <main+0x280>)
  GPIO_InitStruct.Pin = SW1_Pin;
 8003ba0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ba2:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8003ba6:	f7fc fe87 	bl	80008b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003baa:	f248 13e0 	movw	r3, #33248	; 0x81e0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bae:	a909      	add	r1, sp, #36	; 0x24
 8003bb0:	4872      	ldr	r0, [pc, #456]	; (8003d7c <main+0x274>)
  GPIO_InitStruct.Pin = T_1K_Pin|T_100K_Pin|T_10K_Pin|Bkonf_Pin 
 8003bb2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bb4:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bba:	f7fc fe7d 	bl	80008b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D7_Pin LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin 
                           LCD_D3_Pin LCD_D2_Pin LCD_D1_Pin LCD_D0_Pin 
                           LCD_E_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin 
 8003bbe:	f64f 4307 	movw	r3, #64519	; 0xfc07
                          |LCD_D3_Pin|LCD_D2_Pin|LCD_D1_Pin|LCD_D0_Pin 
                          |LCD_E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc2:	a909      	add	r1, sp, #36	; 0x24
 8003bc4:	486f      	ldr	r0, [pc, #444]	; (8003d84 <main+0x27c>)
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin 
 8003bc6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc8:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bcc:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bce:	f7fc fe73 	bl	80008b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RW_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_RW_Pin|LCD_RS_Pin;
 8003bd2:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bd4:	a909      	add	r1, sp, #36	; 0x24
 8003bd6:	486c      	ldr	r0, [pc, #432]	; (8003d88 <main+0x280>)
  GPIO_InitStruct.Pin = LCD_RW_Pin|LCD_RS_Pin;
 8003bd8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bda:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bdc:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bde:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003be0:	f7fc fe6a 	bl	80008b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BSTATUS1_Pin BSTATUS2_Pin */
  GPIO_InitStruct.Pin = BSTATUS1_Pin|BSTATUS2_Pin;
 8003be4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be8:	a909      	add	r1, sp, #36	; 0x24
 8003bea:	4864      	ldr	r0, [pc, #400]	; (8003d7c <main+0x274>)
  GPIO_InitStruct.Pin = BSTATUS1_Pin|BSTATUS2_Pin;
 8003bec:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bee:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf0:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf2:	f7fc fe61 	bl	80008b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW3_Pin SW4_Pin SW5_Pin 
                           SW6_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin 
 8003bf6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
                          |SW6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bfa:	a909      	add	r1, sp, #36	; 0x24
 8003bfc:	4861      	ldr	r0, [pc, #388]	; (8003d84 <main+0x27c>)
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin 
 8003bfe:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c00:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c04:	f7fc fe58 	bl	80008b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003c08:	4622      	mov	r2, r4
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	2017      	movs	r0, #23
 8003c0e:	f7fc fdeb 	bl	80007e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003c12:	2017      	movs	r0, #23
 8003c14:	f7fc fe1c 	bl	8000850 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003c18:	4621      	mov	r1, r4
 8003c1a:	4622      	mov	r2, r4
 8003c1c:	2028      	movs	r0, #40	; 0x28
 8003c1e:	f7fc fde3 	bl	80007e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003c22:	2028      	movs	r0, #40	; 0x28
 8003c24:	f7fc fe14 	bl	8000850 <HAL_NVIC_EnableIRQ>
  hsd.Instance = SDIO;
 8003c28:	4b58      	ldr	r3, [pc, #352]	; (8003d8c <main+0x284>)
 8003c2a:	4a59      	ldr	r2, [pc, #356]	; (8003d90 <main+0x288>)
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003c2c:	609c      	str	r4, [r3, #8]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003c2e:	e883 0014 	stmia.w	r3, {r2, r4}
  hsd.Init.ClockDiv = 15;
 8003c32:	220f      	movs	r2, #15
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c34:	60dc      	str	r4, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003c36:	611c      	str	r4, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003c38:	615c      	str	r4, [r3, #20]
  hsd.Init.ClockDiv = 15;
 8003c3a:	619a      	str	r2, [r3, #24]
  MX_FATFS_Init();
 8003c3c:	f7ff ff0c 	bl	8003a58 <MX_FATFS_Init>
  huart1.Init.BaudRate = 115200;
 8003c40:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 8003c44:	4853      	ldr	r0, [pc, #332]	; (8003d94 <main+0x28c>)
  huart1.Init.BaudRate = 115200;
 8003c46:	4954      	ldr	r1, [pc, #336]	; (8003d98 <main+0x290>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c48:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 115200;
 8003c4a:	e880 000a 	stmia.w	r0, {r1, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c4e:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c50:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c52:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c54:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c56:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c58:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c5a:	f7fe fc61 	bl	8002520 <HAL_UART_Init>
 8003c5e:	b100      	cbz	r0, 8003c62 <main+0x15a>
 8003c60:	e7fe      	b.n	8003c60 <main+0x158>
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c62:	2610      	movs	r6, #16
  hadc.Instance = ADC1;
 8003c64:	4c4d      	ldr	r4, [pc, #308]	; (8003d9c <main+0x294>)
 8003c66:	4b4e      	ldr	r3, [pc, #312]	; (8003da0 <main+0x298>)
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003c68:	6060      	str	r0, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003c6a:	60a0      	str	r0, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c6c:	60e0      	str	r0, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c6e:	6120      	str	r0, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003c70:	6160      	str	r0, [r4, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8003c72:	61a0      	str	r0, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8003c74:	61e0      	str	r0, [r4, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8003c76:	6220      	str	r0, [r4, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003c78:	6260      	str	r0, [r4, #36]	; 0x24
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003c7a:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c7c:	63a0      	str	r0, [r4, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003c7e:	63e0      	str	r0, [r4, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003c80:	4620      	mov	r0, r4
  hadc.Instance = ADC1;
 8003c82:	6023      	str	r3, [r4, #0]
  hadc.Init.NbrOfConversion = 1;
 8003c84:	62a5      	str	r5, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c86:	6366      	str	r6, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003c88:	f7fc fab4 	bl	80001f4 <HAL_ADC_Init>
 8003c8c:	b100      	cbz	r0, 8003c90 <main+0x188>
 8003c8e:	e7fe      	b.n	8003c8e <main+0x186>
  sConfig.Channel = ADC_CHANNEL_4;
 8003c90:	2704      	movs	r7, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8003c92:	9008      	str	r0, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c94:	a906      	add	r1, sp, #24
 8003c96:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8003c98:	9706      	str	r7, [sp, #24]
  sConfig.Rank = 1;
 8003c9a:	9507      	str	r5, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c9c:	f7fc fb6c 	bl	8000378 <HAL_ADC_ConfigChannel>
 8003ca0:	b100      	cbz	r0, 8003ca4 <main+0x19c>
 8003ca2:	e7fe      	b.n	8003ca2 <main+0x19a>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_4CYCLES;
 8003ca4:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigInjected.InjectedOffset = 0;
 8003ca6:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 8003ca8:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADCEx_InjectedConfigChannel(&hadc, &sConfigInjected) != HAL_OK)
 8003caa:	a909      	add	r1, sp, #36	; 0x24
 8003cac:	4620      	mov	r0, r4
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8003cae:	9709      	str	r7, [sp, #36]	; 0x24
  sConfigInjected.InjectedRank = 1;
 8003cb0:	950a      	str	r5, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8003cb2:	9610      	str	r6, [sp, #64]	; 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc, &sConfigInjected) != HAL_OK)
 8003cb4:	f7fc fc88 	bl	80005c8 <HAL_ADCEx_InjectedConfigChannel>
 8003cb8:	b100      	cbz	r0, 8003cbc <main+0x1b4>
 8003cba:	e7fe      	b.n	8003cba <main+0x1b2>
  htim7.Init.Prescaler = 2096;
 8003cbc:	f44f 6303 	mov.w	r3, #2096	; 0x830
  htim7.Instance = TIM7;
 8003cc0:	4c38      	ldr	r4, [pc, #224]	; (8003da4 <main+0x29c>)
  htim7.Init.Prescaler = 2096;
 8003cc2:	4a39      	ldr	r2, [pc, #228]	; (8003da8 <main+0x2a0>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cc4:	60a0      	str	r0, [r4, #8]
  htim7.Init.Prescaler = 2096;
 8003cc6:	e884 000c 	stmia.w	r4, {r2, r3}
  htim7.Init.Period = 999;
 8003cca:	f240 33e7 	movw	r3, #999	; 0x3e7
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003cce:	4620      	mov	r0, r4
  htim7.Init.Period = 999;
 8003cd0:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003cd2:	f7fe fa31 	bl	8002138 <HAL_TIM_Base_Init>
 8003cd6:	b100      	cbz	r0, 8003cda <main+0x1d2>
 8003cd8:	e7fe      	b.n	8003cd8 <main+0x1d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cda:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cdc:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003cde:	a909      	add	r1, sp, #36	; 0x24
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f7fe fad8 	bl	8002296 <HAL_TIMEx_MasterConfigSynchronization>
 8003ce6:	b100      	cbz	r0, 8003cea <main+0x1e2>
 8003ce8:	e7fe      	b.n	8003ce8 <main+0x1e0>
  HAL_GPIO_WritePin(GPIOA, T_10K_Pin, GPIO_PIN_SET);
 8003cea:	462a      	mov	r2, r5
 8003cec:	2180      	movs	r1, #128	; 0x80
 8003cee:	4823      	ldr	r0, [pc, #140]	; (8003d7c <main+0x274>)
 8003cf0:	f7fc feb4 	bl	8000a5c <HAL_GPIO_WritePin>
  LCD_Init(2, 16);
 8003cf4:	4631      	mov	r1, r6
 8003cf6:	2002      	movs	r0, #2
 8003cf8:	f000 fb86 	bl	8004408 <LCD_Init>
  LCD_PrintString(1, 1, "Rozpocznij pomiar");
 8003cfc:	4a2b      	ldr	r2, [pc, #172]	; (8003dac <main+0x2a4>)
 8003cfe:	4629      	mov	r1, r5
 8003d00:	4628      	mov	r0, r5
 8003d02:	f000 fbd9 	bl	80044b8 <LCD_PrintString>
 f_mount(&myFATFS,SD_Path,1);
 8003d06:	462a      	mov	r2, r5
 8003d08:	4929      	ldr	r1, [pc, #164]	; (8003db0 <main+0x2a8>)
 8003d0a:	482a      	ldr	r0, [pc, #168]	; (8003db4 <main+0x2ac>)
 8003d0c:	f7ff fbaa 	bl	8003464 <f_mount>
 HAL_TIM_Base_Start_IT(&htim7);
 8003d10:	4620      	mov	r0, r4
 8003d12:	f7fe fa2b 	bl	800216c <HAL_TIM_Base_Start_IT>
					  sprintf(wynik,"%ld;",PomiarADC);
 8003d16:	4e28      	ldr	r6, [pc, #160]	; (8003db8 <main+0x2b0>)
	  if(pomiarstart==1)
 8003d18:	4d28      	ldr	r5, [pc, #160]	; (8003dbc <main+0x2b4>)
 8003d1a:	782c      	ldrb	r4, [r5, #0]
 8003d1c:	b2e4      	uxtb	r4, r4
 8003d1e:	2c01      	cmp	r4, #1
 8003d20:	d1fb      	bne.n	8003d1a <main+0x212>
			  LCD_PrintString(1, 1, "Trwa pomiar       ");
 8003d22:	4a27      	ldr	r2, [pc, #156]	; (8003dc0 <main+0x2b8>)
 8003d24:	4621      	mov	r1, r4
 8003d26:	4620      	mov	r0, r4
 8003d28:	f000 fbc6 	bl	80044b8 <LCD_PrintString>
			  LCD_PrintString(2, 1, "                  ");
 8003d2c:	4a25      	ldr	r2, [pc, #148]	; (8003dc4 <main+0x2bc>)
 8003d2e:	4621      	mov	r1, r4
 8003d30:	2002      	movs	r0, #2
 8003d32:	f000 fbc1 	bl	80044b8 <LCD_PrintString>
			  char fileName[] = "TEST1.txt\0";
 8003d36:	4a24      	ldr	r2, [pc, #144]	; (8003dc8 <main+0x2c0>)
 8003d38:	ab09      	add	r3, sp, #36	; 0x24
 8003d3a:	6810      	ldr	r0, [r2, #0]
 8003d3c:	6851      	ldr	r1, [r2, #4]
 8003d3e:	c303      	stmia	r3!, {r0, r1}
 8003d40:	8911      	ldrh	r1, [r2, #8]
 8003d42:	7a92      	ldrb	r2, [r2, #10]
 8003d44:	8019      	strh	r1, [r3, #0]
 8003d46:	709a      	strb	r2, [r3, #2]
			  if(f_open(&myFile, fileName, FA_WRITE | FA_CREATE_ALWAYS)==FR_OK)
 8003d48:	a909      	add	r1, sp, #36	; 0x24
 8003d4a:	220a      	movs	r2, #10
 8003d4c:	481f      	ldr	r0, [pc, #124]	; (8003dcc <main+0x2c4>)
 8003d4e:	f7ff fbbf 	bl	80034d0 <f_open>
 8003d52:	2800      	cmp	r0, #0
 8003d54:	d170      	bne.n	8003e38 <main+0x330>
				  while(nrprobki<12)
 8003d56:	4f1e      	ldr	r7, [pc, #120]	; (8003dd0 <main+0x2c8>)
					  LCD_PrintString(1, 1, "nrprobki   ");
 8003d58:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8003dd8 <main+0x2d0>
				  while(nrprobki<12)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	2b0b      	cmp	r3, #11
 8003d60:	d93c      	bls.n	8003ddc <main+0x2d4>
		  		 f_close(&myFile);
 8003d62:	481a      	ldr	r0, [pc, #104]	; (8003dcc <main+0x2c4>)
 8003d64:	f7ff fddc 	bl	8003920 <f_close>
				 LCD_PrintString(1, 1, "Pomiar zakonczony");
 8003d68:	2101      	movs	r1, #1
 8003d6a:	4a1a      	ldr	r2, [pc, #104]	; (8003dd4 <main+0x2cc>)
				  LCD_PrintString(1, 1, "Blad              ");
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	f000 fba3 	bl	80044b8 <LCD_PrintString>
			  pomiarstart=0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	702b      	strb	r3, [r5, #0]
 8003d76:	e7cf      	b.n	8003d18 <main+0x210>
 8003d78:	40023800 	.word	0x40023800
 8003d7c:	40020000 	.word	0x40020000
 8003d80:	10110000 	.word	0x10110000
 8003d84:	40020400 	.word	0x40020400
 8003d88:	40020800 	.word	0x40020800
 8003d8c:	200007e8 	.word	0x200007e8
 8003d90:	40012c00 	.word	0x40012c00
 8003d94:	200005a8 	.word	0x200005a8
 8003d98:	40013800 	.word	0x40013800
 8003d9c:	20000848 	.word	0x20000848
 8003da0:	40012400 	.word	0x40012400
 8003da4:	2000089c 	.word	0x2000089c
 8003da8:	40001400 	.word	0x40001400
 8003dac:	08005286 	.word	0x08005286
 8003db0:	200000e1 	.word	0x200000e1
 8003db4:	20000320 	.word	0x20000320
 8003db8:	2000031c 	.word	0x2000031c
 8003dbc:	200000c8 	.word	0x200000c8
 8003dc0:	08005298 	.word	0x08005298
 8003dc4:	080052ab 	.word	0x080052ab
 8003dc8:	0800512c 	.word	0x0800512c
 8003dcc:	200000f0 	.word	0x200000f0
 8003dd0:	20000004 	.word	0x20000004
 8003dd4:	080052cf 	.word	0x080052cf
 8003dd8:	080052be 	.word	0x080052be
					  LCD_PrintString(1, 1, "nrprobki   ");
 8003ddc:	2101      	movs	r1, #1
					  sprintf(wynik,"%ld;",PomiarADC);
 8003dde:	4c18      	ldr	r4, [pc, #96]	; (8003e40 <main+0x338>)
					  LCD_PrintString(1, 1, "nrprobki   ");
 8003de0:	4608      	mov	r0, r1
 8003de2:	4642      	mov	r2, r8
 8003de4:	f000 fb68 	bl	80044b8 <LCD_PrintString>
					  LCD_PrintNumber(2, 1, nrprobki);
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	2101      	movs	r1, #1
 8003dec:	2002      	movs	r0, #2
 8003dee:	f000 fb89 	bl	8004504 <LCD_PrintNumber>
					  sprintf(wynik,"%ld;",PomiarADC);
 8003df2:	6832      	ldr	r2, [r6, #0]
 8003df4:	4913      	ldr	r1, [pc, #76]	; (8003e44 <main+0x33c>)
 8003df6:	4620      	mov	r0, r4
 8003df8:	f000 fd52 	bl	80048a0 <siprintf>
					  buffer[5*nrprobki]=wynik[0];
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	4912      	ldr	r1, [pc, #72]	; (8003e48 <main+0x340>)
 8003e00:	7820      	ldrb	r0, [r4, #0]
 8003e02:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8003e06:	54c8      	strb	r0, [r1, r3]
					  buffer[5*nrprobki+1]=wynik[1];
 8003e08:	7860      	ldrb	r0, [r4, #1]
 8003e0a:	440b      	add	r3, r1
 8003e0c:	7058      	strb	r0, [r3, #1]
					  buffer[5*nrprobki+2]=wynik[2];
 8003e0e:	78a0      	ldrb	r0, [r4, #2]
					  if(nrprobki==11)
 8003e10:	2a0b      	cmp	r2, #11
					  buffer[5*nrprobki+2]=wynik[2];
 8003e12:	7098      	strb	r0, [r3, #2]
					  buffer[5*nrprobki+3]=wynik[3];
 8003e14:	78e0      	ldrb	r0, [r4, #3]
 8003e16:	70d8      	strb	r0, [r3, #3]
					  buffer[5*nrprobki+4]=wynik[4];
 8003e18:	7920      	ldrb	r0, [r4, #4]
 8003e1a:	7118      	strb	r0, [r3, #4]
					  if(nrprobki==11)
 8003e1c:	d19e      	bne.n	8003d5c <main+0x254>
			  		  f_write(&myFile,buffer,sizeof(buffer),&myBytes);
 8003e1e:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <main+0x344>)
 8003e20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e24:	480a      	ldr	r0, [pc, #40]	; (8003e50 <main+0x348>)
 8003e26:	f7ff fc2b 	bl	8003680 <f_write>
			  		  f_sync(&myFile);
 8003e2a:	4809      	ldr	r0, [pc, #36]	; (8003e50 <main+0x348>)
 8003e2c:	f7ff fd18 	bl	8003860 <f_sync>
			  		  zapisano=1;
 8003e30:	2201      	movs	r2, #1
 8003e32:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <main+0x34c>)
 8003e34:	701a      	strb	r2, [r3, #0]
 8003e36:	e78f      	b.n	8003d58 <main+0x250>
				  LCD_PrintString(1, 1, "Blad              ");
 8003e38:	4a07      	ldr	r2, [pc, #28]	; (8003e58 <main+0x350>)
 8003e3a:	4621      	mov	r1, r4
 8003e3c:	e796      	b.n	8003d6c <main+0x264>
 8003e3e:	bf00      	nop
 8003e40:	200000e8 	.word	0x200000e8
 8003e44:	080052ca 	.word	0x080052ca
 8003e48:	200005e8 	.word	0x200005e8
 8003e4c:	200000c4 	.word	0x200000c4
 8003e50:	200000f0 	.word	0x200000f0
 8003e54:	200008d4 	.word	0x200008d4
 8003e58:	080052e1 	.word	0x080052e1

08003e5c <HAL_GPIO_EXTI_Callback>:
}

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	 if(GPIO_Pin == SW1_Pin){
 8003e5c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003e60:	b510      	push	{r4, lr}
	 if(GPIO_Pin == SW1_Pin){
 8003e62:	d111      	bne.n	8003e88 <HAL_GPIO_EXTI_Callback+0x2c>
		 guzik=1;
 8003e64:	2201      	movs	r2, #1
		 guzik=5;
		  //LCD_PrintString(1, 1, "SW5 ");
	 }
	 else if(GPIO_Pin == SW6_Pin)
	 {
		 guzik=6;
 8003e66:	4ba8      	ldr	r3, [pc, #672]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003e68:	701a      	strb	r2, [r3, #0]
		 // LCD_PrintString(1, 1, "SW6 ");
	 }


	 switch(menu){
 8003e6a:	4ba8      	ldr	r3, [pc, #672]	; (800410c <HAL_GPIO_EXTI_Callback+0x2b0>)
 8003e6c:	781a      	ldrb	r2, [r3, #0]
 8003e6e:	3a01      	subs	r2, #1
 8003e70:	2a06      	cmp	r2, #6
 8003e72:	f200 8191 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003e76:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003e7a:	001d      	.short	0x001d
 8003e7c:	004a003e 	.word	0x004a003e
 8003e80:	00810070 	.word	0x00810070
 8003e84:	010300b0 	.word	0x010300b0
	 else if(GPIO_Pin == SW2_Pin)
 8003e88:	2820      	cmp	r0, #32
 8003e8a:	d101      	bne.n	8003e90 <HAL_GPIO_EXTI_Callback+0x34>
		 guzik=2;
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	e7ea      	b.n	8003e66 <HAL_GPIO_EXTI_Callback+0xa>
	 else if(GPIO_Pin == SW3_Pin)
 8003e90:	2840      	cmp	r0, #64	; 0x40
 8003e92:	d101      	bne.n	8003e98 <HAL_GPIO_EXTI_Callback+0x3c>
		 guzik=3;
 8003e94:	2203      	movs	r2, #3
 8003e96:	e7e6      	b.n	8003e66 <HAL_GPIO_EXTI_Callback+0xa>
	 else if(GPIO_Pin == SW4_Pin)
 8003e98:	2880      	cmp	r0, #128	; 0x80
 8003e9a:	d101      	bne.n	8003ea0 <HAL_GPIO_EXTI_Callback+0x44>
		 guzik=4;
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	e7e2      	b.n	8003e66 <HAL_GPIO_EXTI_Callback+0xa>
	 else if(GPIO_Pin == SW5_Pin)
 8003ea0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8003ea4:	d101      	bne.n	8003eaa <HAL_GPIO_EXTI_Callback+0x4e>
		 guzik=5;
 8003ea6:	2205      	movs	r2, #5
 8003ea8:	e7dd      	b.n	8003e66 <HAL_GPIO_EXTI_Callback+0xa>
	 else if(GPIO_Pin == SW6_Pin)
 8003eaa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003eae:	d1dc      	bne.n	8003e6a <HAL_GPIO_EXTI_Callback+0xe>
		 guzik=6;
 8003eb0:	2206      	movs	r2, #6
 8003eb2:	e7d8      	b.n	8003e66 <HAL_GPIO_EXTI_Callback+0xa>
	 case 1: //Rozpocznij pomiar
		 switch (guzik){
 8003eb4:	4a94      	ldr	r2, [pc, #592]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003eb6:	7812      	ldrb	r2, [r2, #0]
 8003eb8:	2a00      	cmp	r2, #0
 8003eba:	f000 816d 	beq.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003ebe:	2a02      	cmp	r2, #2
 8003ec0:	d902      	bls.n	8003ec8 <HAL_GPIO_EXTI_Callback+0x6c>
 8003ec2:	2a05      	cmp	r2, #5
 8003ec4:	d013      	beq.n	8003eee <HAL_GPIO_EXTI_Callback+0x92>
 8003ec6:	bd10      	pop	{r4, pc}
		 	 case 1:
		 	 case 2:
		 		 menu=2; //ustaw parametry pomiaru
			 		LCD_PrintString(1, 1,"                  )");
 8003ec8:	2101      	movs	r1, #1
		 		 menu=2; //ustaw parametry pomiaru
 8003eca:	2402      	movs	r4, #2
			 		LCD_PrintString(1, 1,"                  )");
 8003ecc:	4608      	mov	r0, r1
 8003ece:	4a90      	ldr	r2, [pc, #576]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
		 		 menu=2; //ustaw parametry pomiaru
 8003ed0:	701c      	strb	r4, [r3, #0]
			 		LCD_PrintString(1, 1,"                  )");
 8003ed2:	f000 faf1 	bl	80044b8 <LCD_PrintString>
			 		LCD_PrintString(2, 1,"                  )");
 8003ed6:	4a8e      	ldr	r2, [pc, #568]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003ed8:	2101      	movs	r1, #1
 8003eda:	4620      	mov	r0, r4
 8003edc:	f000 faec 	bl	80044b8 <LCD_PrintString>
		 		LCD_PrintString(1, 1, "Ustaw parametry pomiaru");
 8003ee0:	4a8c      	ldr	r2, [pc, #560]	; (8004114 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	4608      	mov	r0, r1
							 break;
					 		}

	 }

}
 8003ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		 		LCD_PrintString(1, 1, "Ustaw parametry pomiaru");
 8003eea:	f000 bae5 	b.w	80044b8 <LCD_PrintString>
		 		pomiarstart=1;
 8003eee:	2201      	movs	r2, #1
 8003ef0:	4b89      	ldr	r3, [pc, #548]	; (8004118 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8003ef2:	701a      	strb	r2, [r3, #0]
		 	 break;
 8003ef4:	bd10      	pop	{r4, pc}
		 switch (guzik){
 8003ef6:	4a84      	ldr	r2, [pc, #528]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003ef8:	7812      	ldrb	r2, [r2, #0]
 8003efa:	2a00      	cmp	r2, #0
 8003efc:	f000 814c 	beq.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003f00:	2a02      	cmp	r2, #2
 8003f02:	f240 813b 	bls.w	800417c <HAL_GPIO_EXTI_Callback+0x320>
 8003f06:	2a05      	cmp	r2, #5
 8003f08:	f000 808b 	beq.w	8004022 <HAL_GPIO_EXTI_Callback+0x1c6>
 8003f0c:	bd10      	pop	{r4, pc}
		 switch (guzik){
 8003f0e:	4a7e      	ldr	r2, [pc, #504]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003f10:	7812      	ldrb	r2, [r2, #0]
 8003f12:	3a03      	subs	r2, #3
 8003f14:	2a03      	cmp	r2, #3
 8003f16:	f200 813f 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003f1a:	a101      	add	r1, pc, #4	; (adr r1, 8003f20 <HAL_GPIO_EXTI_Callback+0xc4>)
 8003f1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f20:	08003ec9 	.word	0x08003ec9
 8003f24:	08003f31 	.word	0x08003f31
 8003f28:	080040bd 	.word	0x080040bd
 8003f2c:	08003f31 	.word	0x08003f31
			 		LCD_PrintString(1, 1,"                  )");
 8003f30:	2101      	movs	r1, #1
		 		 menu=4;//wyzwalany przyciskiem
 8003f32:	2204      	movs	r2, #4
			 		LCD_PrintString(1, 1,"                  )");
 8003f34:	4608      	mov	r0, r1
		 		 menu=4;//wyzwalany przyciskiem
 8003f36:	701a      	strb	r2, [r3, #0]
			 		LCD_PrintString(1, 1,"                  )");
 8003f38:	4a75      	ldr	r2, [pc, #468]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003f3a:	f000 fabd 	bl	80044b8 <LCD_PrintString>
			 		LCD_PrintString(2, 1,"                  )");
 8003f3e:	4a74      	ldr	r2, [pc, #464]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003f40:	2101      	movs	r1, #1
 8003f42:	2002      	movs	r0, #2
 8003f44:	f000 fab8 	bl	80044b8 <LCD_PrintString>
		 		LCD_PrintString(1, 1, "Tryb pomiaru:");
 8003f48:	2101      	movs	r1, #1
 8003f4a:	4a74      	ldr	r2, [pc, #464]	; (800411c <HAL_GPIO_EXTI_Callback+0x2c0>)
 8003f4c:	4608      	mov	r0, r1
 8003f4e:	f000 fab3 	bl	80044b8 <LCD_PrintString>
		 		LCD_PrintString(2, 1, "wyzw. przyciskiem"); //od nacisniecia guzika czy wyzwalany
 8003f52:	4a73      	ldr	r2, [pc, #460]	; (8004120 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8003f54:	2101      	movs	r1, #1
 8003f56:	2002      	movs	r0, #2
 8003f58:	e7c5      	b.n	8003ee6 <HAL_GPIO_EXTI_Callback+0x8a>
			 switch (guzik){
 8003f5a:	4a6b      	ldr	r2, [pc, #428]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003f5c:	7812      	ldrb	r2, [r2, #0]
 8003f5e:	3a03      	subs	r2, #3
 8003f60:	2a03      	cmp	r2, #3
 8003f62:	f200 8119 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003f66:	a101      	add	r1, pc, #4	; (adr r1, 8003f6c <HAL_GPIO_EXTI_Callback+0x110>)
 8003f68:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f6c:	08003ec9 	.word	0x08003ec9
 8003f70:	08004023 	.word	0x08004023
 8003f74:	080040bd 	.word	0x080040bd
 8003f78:	08004023 	.word	0x08004023
				 switch (guzik){
 8003f7c:	4a62      	ldr	r2, [pc, #392]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003f7e:	7812      	ldrb	r2, [r2, #0]
 8003f80:	3a01      	subs	r2, #1
 8003f82:	2a05      	cmp	r2, #5
 8003f84:	f200 8108 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003f88:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003f8c:	00850032 	.word	0x00850032
 8003f90:	0006004b 	.word	0x0006004b
 8003f94:	001f00f8 	.word	0x001f00f8
				 		 czaspomiaru++;
 8003f98:	4c62      	ldr	r4, [pc, #392]	; (8004124 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8003f9a:	7823      	ldrb	r3, [r4, #0]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	b2db      	uxtb	r3, r3
				 		 if(czaspomiaru==16){czaspomiaru=1;}
 8003fa0:	2b10      	cmp	r3, #16
 8003fa2:	bf08      	it	eq
 8003fa4:	2301      	moveq	r3, #1
				 		LCD_PrintString(1, 1,"                  )");
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	4a59      	ldr	r2, [pc, #356]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003faa:	4608      	mov	r0, r1
				 		if(czaspomiaru==0){czaspomiaru=15;}
 8003fac:	7023      	strb	r3, [r4, #0]
				 		LCD_PrintString(1, 1,"                  )");
 8003fae:	f000 fa83 	bl	80044b8 <LCD_PrintString>
				 		LCD_PrintString(2, 1,"                  )");
 8003fb2:	4a57      	ldr	r2, [pc, #348]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003fb4:	2101      	movs	r1, #1
 8003fb6:	2002      	movs	r0, #2
 8003fb8:	f000 fa7e 	bl	80044b8 <LCD_PrintString>
				 		LCD_PrintString(1, 1, "Czas trwania pomiaru:");
 8003fbc:	4a5a      	ldr	r2, [pc, #360]	; (8004128 <HAL_GPIO_EXTI_Callback+0x2cc>)
					 		LCD_PrintString(1, 1, "Prog wyzwalania");
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	4608      	mov	r0, r1
 8003fc2:	f000 fa79 	bl	80044b8 <LCD_PrintString>
							LCD_PrintNumber(2,1,progwyzwalania);
 8003fc6:	7822      	ldrb	r2, [r4, #0]
 8003fc8:	e025      	b.n	8004016 <HAL_GPIO_EXTI_Callback+0x1ba>
				 		 czaspomiaru--;
 8003fca:	4c56      	ldr	r4, [pc, #344]	; (8004124 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8003fcc:	7823      	ldrb	r3, [r4, #0]
 8003fce:	3b01      	subs	r3, #1
				 		if(czaspomiaru==0){czaspomiaru=15;}
 8003fd0:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003fd4:	bf08      	it	eq
 8003fd6:	230f      	moveq	r3, #15
 8003fd8:	e7e5      	b.n	8003fa6 <HAL_GPIO_EXTI_Callback+0x14a>
					switch (guzik){
 8003fda:	4a4b      	ldr	r2, [pc, #300]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8003fdc:	7812      	ldrb	r2, [r2, #0]
 8003fde:	3a01      	subs	r2, #1
 8003fe0:	2a05      	cmp	r2, #5
 8003fe2:	f200 80d9 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 8003fe6:	e8df f002 	tbb	[pc, r2]
 8003fea:	0369      	.short	0x0369
 8003fec:	43c92f1c 	.word	0x43c92f1c
						 		LCD_PrintString(1, 1,"                  )");
 8003ff0:	2101      	movs	r1, #1
						 	 menu=7;
 8003ff2:	2207      	movs	r2, #7
						 		LCD_PrintString(1, 1,"                  )");
 8003ff4:	4608      	mov	r0, r1
						 	 menu=7;
 8003ff6:	701a      	strb	r2, [r3, #0]
						 		LCD_PrintString(1, 1,"                  )");
 8003ff8:	4a45      	ldr	r2, [pc, #276]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8003ffa:	f000 fa5d 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(2, 1,"                  )");
 8003ffe:	4a44      	ldr	r2, [pc, #272]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004000:	2101      	movs	r1, #1
 8004002:	2002      	movs	r0, #2
 8004004:	f000 fa58 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(1, 1, "Prog wyzwalania");
 8004008:	2101      	movs	r1, #1
 800400a:	4a48      	ldr	r2, [pc, #288]	; (800412c <HAL_GPIO_EXTI_Callback+0x2d0>)
 800400c:	4608      	mov	r0, r1
 800400e:	f000 fa53 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintNumber(2,1,progwyzwalania);
 8004012:	4b47      	ldr	r3, [pc, #284]	; (8004130 <HAL_GPIO_EXTI_Callback+0x2d4>)
						 		LCD_PrintNumber(2,1,czaspomiaru);
 8004014:	781a      	ldrb	r2, [r3, #0]
							LCD_PrintNumber(2,1,progwyzwalania);
 8004016:	2101      	movs	r1, #1
}
 8004018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							LCD_PrintNumber(2,1,progwyzwalania);
 800401c:	2002      	movs	r0, #2
 800401e:	f000 ba71 	b.w	8004504 <LCD_PrintNumber>
						 		LCD_PrintString(1, 1,"                  )");
 8004022:	2101      	movs	r1, #1
							 menu=3;
 8004024:	2203      	movs	r2, #3
						 		LCD_PrintString(1, 1,"                  )");
 8004026:	4608      	mov	r0, r1
							 menu=3;
 8004028:	701a      	strb	r2, [r3, #0]
						 		LCD_PrintString(1, 1,"                  )");
 800402a:	4a39      	ldr	r2, [pc, #228]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800402c:	f000 fa44 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(2, 1,"                  )");
 8004030:	4a37      	ldr	r2, [pc, #220]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004032:	2101      	movs	r1, #1
 8004034:	2002      	movs	r0, #2
 8004036:	f000 fa3f 	bl	80044b8 <LCD_PrintString>
							 LCD_PrintString(1, 1, "Tryb pomiaru:"); //od nacisniecia guzika czy wyzwalany
 800403a:	2101      	movs	r1, #1
 800403c:	4a37      	ldr	r2, [pc, #220]	; (800411c <HAL_GPIO_EXTI_Callback+0x2c0>)
 800403e:	4608      	mov	r0, r1
 8004040:	f000 fa3a 	bl	80044b8 <LCD_PrintString>
							 LCD_PrintString(2, 1, "wyzw. napieciem"); //od nacisniecia guzika czy wyzwalany
 8004044:	4a3b      	ldr	r2, [pc, #236]	; (8004134 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8004046:	e785      	b.n	8003f54 <HAL_GPIO_EXTI_Callback+0xf8>
						 	 zapis++;
 8004048:	4c3b      	ldr	r4, [pc, #236]	; (8004138 <HAL_GPIO_EXTI_Callback+0x2dc>)
 800404a:	7823      	ldrb	r3, [r4, #0]
 800404c:	3301      	adds	r3, #1
 800404e:	b2db      	uxtb	r3, r3
						 	 if(zapis==4){zapis=1;}
 8004050:	2b04      	cmp	r3, #4
 8004052:	bf08      	it	eq
 8004054:	2301      	moveq	r3, #1
						 	LCD_PrintString(1, 1,"                  )");
 8004056:	2101      	movs	r1, #1
 8004058:	4a2d      	ldr	r2, [pc, #180]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800405a:	4608      	mov	r0, r1
						 	if(zapis==0){zapis=3;}
 800405c:	7023      	strb	r3, [r4, #0]
						 	LCD_PrintString(1, 1,"                  )");
 800405e:	f000 fa2b 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(2, 1,"                  )");
 8004062:	4a2b      	ldr	r2, [pc, #172]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004064:	2101      	movs	r1, #1
 8004066:	2002      	movs	r0, #2
 8004068:	f000 fa26 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(1, 1, "Gdzie zapisac");
 800406c:	4a33      	ldr	r2, [pc, #204]	; (800413c <HAL_GPIO_EXTI_Callback+0x2e0>)
 800406e:	e7a6      	b.n	8003fbe <HAL_GPIO_EXTI_Callback+0x162>
							  zapis--;
 8004070:	4c31      	ldr	r4, [pc, #196]	; (8004138 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8004072:	7823      	ldrb	r3, [r4, #0]
 8004074:	3b01      	subs	r3, #1
						 	if(zapis==0){zapis=3;}
 8004076:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 800407a:	bf08      	it	eq
 800407c:	2303      	moveq	r3, #3
 800407e:	e7ea      	b.n	8004056 <HAL_GPIO_EXTI_Callback+0x1fa>
					switch (guzik){
 8004080:	4a21      	ldr	r2, [pc, #132]	; (8004108 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004082:	7812      	ldrb	r2, [r2, #0]
 8004084:	3a01      	subs	r2, #1
 8004086:	2a05      	cmp	r2, #5
 8004088:	f200 8086 	bhi.w	8004198 <HAL_GPIO_EXTI_Callback+0x33c>
 800408c:	e8df f002 	tbb	[pc, r2]
 8004090:	5a291603 	.word	0x5a291603
 8004094:	6e76      	.short	0x6e76
					 		LCD_PrintString(1, 1,"                  )");
 8004096:	2101      	movs	r1, #1
					 		 menu=6;
 8004098:	2206      	movs	r2, #6
					 		LCD_PrintString(1, 1,"                  )");
 800409a:	4608      	mov	r0, r1
					 		 menu=6;
 800409c:	701a      	strb	r2, [r3, #0]
					 		LCD_PrintString(1, 1,"                  )");
 800409e:	4a1c      	ldr	r2, [pc, #112]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040a0:	f000 fa0a 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(2, 1,"                  )");
 80040a4:	4a1a      	ldr	r2, [pc, #104]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040a6:	2101      	movs	r1, #1
 80040a8:	2002      	movs	r0, #2
 80040aa:	f000 fa05 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(1, 1, "Gdzie zapisac");
 80040ae:	2101      	movs	r1, #1
 80040b0:	4a22      	ldr	r2, [pc, #136]	; (800413c <HAL_GPIO_EXTI_Callback+0x2e0>)
 80040b2:	4608      	mov	r0, r1
 80040b4:	f000 fa00 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintNumber(2,1,zapis);
 80040b8:	4b1f      	ldr	r3, [pc, #124]	; (8004138 <HAL_GPIO_EXTI_Callback+0x2dc>)
 80040ba:	e7ab      	b.n	8004014 <HAL_GPIO_EXTI_Callback+0x1b8>
						 		LCD_PrintString(1, 1,"                  )");
 80040bc:	2101      	movs	r1, #1
							 menu=5;
 80040be:	2205      	movs	r2, #5
						 		LCD_PrintString(1, 1,"                  )");
 80040c0:	4608      	mov	r0, r1
							 menu=5;
 80040c2:	701a      	strb	r2, [r3, #0]
						 		LCD_PrintString(1, 1,"                  )");
 80040c4:	4a12      	ldr	r2, [pc, #72]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040c6:	f000 f9f7 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(2, 1,"                  )");
 80040ca:	4a11      	ldr	r2, [pc, #68]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040cc:	2101      	movs	r1, #1
 80040ce:	2002      	movs	r0, #2
 80040d0:	f000 f9f2 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(1, 1, "Czas trwania pomiaru:");
 80040d4:	2101      	movs	r1, #1
 80040d6:	4a14      	ldr	r2, [pc, #80]	; (8004128 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80040d8:	4608      	mov	r0, r1
 80040da:	f000 f9ed 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintNumber(2,1,czaspomiaru);
 80040de:	4b11      	ldr	r3, [pc, #68]	; (8004124 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80040e0:	e798      	b.n	8004014 <HAL_GPIO_EXTI_Callback+0x1b8>
						 		LCD_PrintString(1, 1,"                  )");
 80040e2:	2101      	movs	r1, #1
							 menu=3;
 80040e4:	2203      	movs	r2, #3
						 		LCD_PrintString(1, 1,"                  )");
 80040e6:	4608      	mov	r0, r1
							 menu=3;
 80040e8:	701a      	strb	r2, [r3, #0]
						 		LCD_PrintString(1, 1,"                  )");
 80040ea:	4a09      	ldr	r2, [pc, #36]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040ec:	f000 f9e4 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(2, 1,"                  )");
 80040f0:	4a07      	ldr	r2, [pc, #28]	; (8004110 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80040f2:	2101      	movs	r1, #1
 80040f4:	2002      	movs	r0, #2
 80040f6:	f000 f9df 	bl	80044b8 <LCD_PrintString>
							LCD_PrintString(1, 1, "Tryb pomiaru:"); //od nacisniecia guzika czy wyzwalany
 80040fa:	2101      	movs	r1, #1
 80040fc:	4a07      	ldr	r2, [pc, #28]	; (800411c <HAL_GPIO_EXTI_Callback+0x2c0>)
 80040fe:	4608      	mov	r0, r1
 8004100:	f000 f9da 	bl	80044b8 <LCD_PrintString>
							LCD_PrintString(2, 1, "pomiar wyzwalany napieciem"); //od nacisniecia guzika czy wyzwalany
 8004104:	4a0e      	ldr	r2, [pc, #56]	; (8004140 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8004106:	e725      	b.n	8003f54 <HAL_GPIO_EXTI_Callback+0xf8>
 8004108:	200000c0 	.word	0x200000c0
 800410c:	20000002 	.word	0x20000002
 8004110:	080051db 	.word	0x080051db
 8004114:	080051ef 	.word	0x080051ef
 8004118:	200000c8 	.word	0x200000c8
 800411c:	08005207 	.word	0x08005207
 8004120:	08005225 	.word	0x08005225
 8004124:	20000001 	.word	0x20000001
 8004128:	08005237 	.word	0x08005237
 800412c:	0800524d 	.word	0x0800524d
 8004130:	20000008 	.word	0x20000008
 8004134:	08005215 	.word	0x08005215
 8004138:	20000009 	.word	0x20000009
 800413c:	0800525d 	.word	0x0800525d
 8004140:	0800526b 	.word	0x0800526b
							progwyzwalania++;
 8004144:	4c15      	ldr	r4, [pc, #84]	; (800419c <HAL_GPIO_EXTI_Callback+0x340>)
 8004146:	7823      	ldrb	r3, [r4, #0]
 8004148:	3301      	adds	r3, #1
 800414a:	b2db      	uxtb	r3, r3
							 if(progwyzwalania==6){progwyzwalania=1;}
 800414c:	2b06      	cmp	r3, #6
 800414e:	bf08      	it	eq
 8004150:	2301      	moveq	r3, #1
							LCD_PrintString(1, 1,"                  )");
 8004152:	2101      	movs	r1, #1
 8004154:	4a12      	ldr	r2, [pc, #72]	; (80041a0 <HAL_GPIO_EXTI_Callback+0x344>)
 8004156:	4608      	mov	r0, r1
							if(progwyzwalania==0){progwyzwalania=5;}
 8004158:	7023      	strb	r3, [r4, #0]
							LCD_PrintString(1, 1,"                  )");
 800415a:	f000 f9ad 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(2, 1,"                  )");
 800415e:	4a10      	ldr	r2, [pc, #64]	; (80041a0 <HAL_GPIO_EXTI_Callback+0x344>)
 8004160:	2101      	movs	r1, #1
 8004162:	2002      	movs	r0, #2
 8004164:	f000 f9a8 	bl	80044b8 <LCD_PrintString>
					 		LCD_PrintString(1, 1, "Prog wyzwalania");
 8004168:	4a0e      	ldr	r2, [pc, #56]	; (80041a4 <HAL_GPIO_EXTI_Callback+0x348>)
 800416a:	e728      	b.n	8003fbe <HAL_GPIO_EXTI_Callback+0x162>
							progwyzwalania--;
 800416c:	4c0b      	ldr	r4, [pc, #44]	; (800419c <HAL_GPIO_EXTI_Callback+0x340>)
 800416e:	7823      	ldrb	r3, [r4, #0]
 8004170:	3b01      	subs	r3, #1
							if(progwyzwalania==0){progwyzwalania=5;}
 8004172:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8004176:	bf08      	it	eq
 8004178:	2305      	moveq	r3, #5
 800417a:	e7ea      	b.n	8004152 <HAL_GPIO_EXTI_Callback+0x2f6>
							 menu=1;
 800417c:	2401      	movs	r4, #1
						 		LCD_PrintString(1, 1,"                  )");
 800417e:	4a08      	ldr	r2, [pc, #32]	; (80041a0 <HAL_GPIO_EXTI_Callback+0x344>)
 8004180:	4621      	mov	r1, r4
 8004182:	4620      	mov	r0, r4
							 menu=1;
 8004184:	701c      	strb	r4, [r3, #0]
						 		LCD_PrintString(1, 1,"                  )");
 8004186:	f000 f997 	bl	80044b8 <LCD_PrintString>
						 		LCD_PrintString(2, 1,"                  )");
 800418a:	4a05      	ldr	r2, [pc, #20]	; (80041a0 <HAL_GPIO_EXTI_Callback+0x344>)
 800418c:	4621      	mov	r1, r4
 800418e:	2002      	movs	r0, #2
 8004190:	f000 f992 	bl	80044b8 <LCD_PrintString>
							LCD_PrintString(1, 1, "Rozpocznij pomiar");
 8004194:	4a04      	ldr	r2, [pc, #16]	; (80041a8 <HAL_GPIO_EXTI_Callback+0x34c>)
 8004196:	e6a4      	b.n	8003ee2 <HAL_GPIO_EXTI_Callback+0x86>
 8004198:	bd10      	pop	{r4, pc}
 800419a:	bf00      	nop
 800419c:	20000008 	.word	0x20000008
 80041a0:	080051db 	.word	0x080051db
 80041a4:	0800524d 	.word	0x0800524d
 80041a8:	08005286 	.word	0x08005286

080041ac <HAL_TIM_PeriodElapsedCallback>:


}*/


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80041ac:	b508      	push	{r3, lr}
 if(htim->Instance == TIM7 && pomiarstart==1){ // Jeeli przerwanie pochodzi od timera 7
 80041ae:	6802      	ldr	r2, [r0, #0]
 80041b0:	4b09      	ldr	r3, [pc, #36]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d10f      	bne.n	80041d6 <HAL_TIM_PeriodElapsedCallback+0x2a>
 80041b6:	4b09      	ldr	r3, [pc, #36]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d10b      	bne.n	80041d6 <HAL_TIM_PeriodElapsedCallback+0x2a>

	 HAL_ADC_Start(&hadc);
 80041be:	4808      	ldr	r0, [pc, #32]	; (80041e0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80041c0:	f7fc f9ca 	bl	8000558 <HAL_ADC_Start>
	 	 PomiarADC = HAL_ADC_GetValue(&hadc);// Pobranie zmierzonej wartosci
 80041c4:	4806      	ldr	r0, [pc, #24]	; (80041e0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80041c6:	f7fc f8d3 	bl	8000370 <HAL_ADC_GetValue>
 80041ca:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <HAL_TIM_PeriodElapsedCallback+0x38>)

	 	 nrprobki++;
 80041cc:	4a06      	ldr	r2, [pc, #24]	; (80041e8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
	 	 PomiarADC = HAL_ADC_GetValue(&hadc);// Pobranie zmierzonej wartosci
 80041ce:	6018      	str	r0, [r3, #0]
	 	 nrprobki++;
 80041d0:	6813      	ldr	r3, [r2, #0]
 80041d2:	3301      	adds	r3, #1
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	bd08      	pop	{r3, pc}
 80041d8:	40001400 	.word	0x40001400
 80041dc:	200000c8 	.word	0x200000c8
 80041e0:	20000848 	.word	0x20000848
 80041e4:	2000031c 	.word	0x2000031c
 80041e8:	20000004 	.word	0x20000004

080041ec <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80041ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80041ee:	4c09      	ldr	r4, [pc, #36]	; (8004214 <DWT_Delay_us+0x28>)
{
 80041f0:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80041f2:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80041f4:	f7fd f8fc 	bl	80013f0 <HAL_RCC_GetHCLKFreq>
 80041f8:	4a07      	ldr	r2, [pc, #28]	; (8004218 <DWT_Delay_us+0x2c>)
 80041fa:	9b01      	ldr	r3, [sp, #4]
 80041fc:	fbb0 f0f2 	udiv	r0, r0, r2
 8004200:	4343      	muls	r3, r0
 8004202:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8004204:	6863      	ldr	r3, [r4, #4]
 8004206:	9a01      	ldr	r2, [sp, #4]
 8004208:	1b5b      	subs	r3, r3, r5
 800420a:	4293      	cmp	r3, r2
 800420c:	d3fa      	bcc.n	8004204 <DWT_Delay_us+0x18>
}
 800420e:	b003      	add	sp, #12
 8004210:	bd30      	pop	{r4, r5, pc}
 8004212:	bf00      	nop
 8004214:	e0001000 	.word	0xe0001000
 8004218:	000f4240 	.word	0x000f4240

0800421c <_lcd_init_pins>:
	_lcd_send_command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
}



void _lcd_init_pins(void) {
 800421c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_VERY_LOW;
		
		GPIO_InitStruct.Pin = LCD_RS_Pin;
 8004220:	f04f 0b80 	mov.w	fp, #128	; 0x80
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004224:	2500      	movs	r5, #0
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004226:	2701      	movs	r7, #1
		LCD_RCC_ENABLE();
 8004228:	4b32      	ldr	r3, [pc, #200]	; (80042f4 <_lcd_init_pins+0xd8>)
void _lcd_init_pins(void) {
 800422a:	b08b      	sub	sp, #44	; 0x2c
		LCD_RCC_ENABLE();
 800422c:	69da      	ldr	r2, [r3, #28]
		GPIO_InitStruct.Pin = LCD_RS_Pin;
 800422e:	ae0a      	add	r6, sp, #40	; 0x28
		LCD_RCC_ENABLE();
 8004230:	f042 0202 	orr.w	r2, r2, #2
 8004234:	61da      	str	r2, [r3, #28]
 8004236:	69da      	ldr	r2, [r3, #28]
		HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8004238:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 80042fc <_lcd_init_pins+0xe0>
		LCD_RCC_ENABLE();
 800423c:	f002 0202 	and.w	r2, r2, #2
 8004240:	9203      	str	r2, [sp, #12]
 8004242:	9a03      	ldr	r2, [sp, #12]
 8004244:	69da      	ldr	r2, [r3, #28]
		HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8004246:	4650      	mov	r0, sl
		LCD_RCC_ENABLE();
 8004248:	f042 0204 	orr.w	r2, r2, #4
 800424c:	61da      	str	r2, [r3, #28]
 800424e:	69db      	ldr	r3, [r3, #28]
		GPIO_InitStruct.Pin = LCD_RS_Pin;
 8004250:	f846 bd14 	str.w	fp, [r6, #-20]!
		LCD_RCC_ENABLE();
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 800425a:	4631      	mov	r1, r6
		LCD_RCC_ENABLE();
 800425c:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800425e:	9706      	str	r7, [sp, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004260:	9507      	str	r5, [sp, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_VERY_LOW;
 8004262:	9508      	str	r5, [sp, #32]
		HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8004264:	f7fc fb28 	bl	80008b8 <HAL_GPIO_Init>
		
		GPIO_InitStruct.Pin = LCD_E_Pin;
 8004268:	f44f 4300 	mov.w	r3, #32768	; 0x8000
		HAL_GPIO_Init(LCD_E_GPIO_Port, &GPIO_InitStruct);
		
		GPIO_InitStruct.Pin = LCD_D4_Pin;
 800426c:	f44f 6980 	mov.w	r9, #1024	; 0x400
		HAL_GPIO_Init(LCD_D4_GPIO_Port, &GPIO_InitStruct);
		
		GPIO_InitStruct.Pin = LCD_D5_Pin;
 8004270:	f04f 0804 	mov.w	r8, #4
		HAL_GPIO_Init(LCD_E_GPIO_Port, &GPIO_InitStruct);
 8004274:	4c20      	ldr	r4, [pc, #128]	; (80042f8 <_lcd_init_pins+0xdc>)
 8004276:	4631      	mov	r1, r6
 8004278:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = LCD_E_Pin;
 800427a:	9305      	str	r3, [sp, #20]
 800427c:	9301      	str	r3, [sp, #4]
		HAL_GPIO_Init(LCD_E_GPIO_Port, &GPIO_InitStruct);
 800427e:	f7fc fb1b 	bl	80008b8 <HAL_GPIO_Init>
		HAL_GPIO_Init(LCD_D4_GPIO_Port, &GPIO_InitStruct);
 8004282:	4631      	mov	r1, r6
 8004284:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = LCD_D4_Pin;
 8004286:	f8cd 9014 	str.w	r9, [sp, #20]
		HAL_GPIO_Init(LCD_D4_GPIO_Port, &GPIO_InitStruct);
 800428a:	f7fc fb15 	bl	80008b8 <HAL_GPIO_Init>
		HAL_GPIO_Init(LCD_D5_GPIO_Port, &GPIO_InitStruct);
 800428e:	4631      	mov	r1, r6
 8004290:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = LCD_D5_Pin;
 8004292:	f8cd 8014 	str.w	r8, [sp, #20]
		HAL_GPIO_Init(LCD_D5_GPIO_Port, &GPIO_InitStruct);
 8004296:	f7fc fb0f 	bl	80008b8 <HAL_GPIO_Init>
		
		GPIO_InitStruct.Pin = LCD_D6_Pin;
 800429a:	2302      	movs	r3, #2
		HAL_GPIO_Init(LCD_D6_GPIO_Port, &GPIO_InitStruct);
 800429c:	4631      	mov	r1, r6
 800429e:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = LCD_D6_Pin;
 80042a0:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(LCD_D6_GPIO_Port, &GPIO_InitStruct);
 80042a2:	f7fc fb09 	bl	80008b8 <HAL_GPIO_Init>
		
		GPIO_InitStruct.Pin = LCD_D7_Pin;
		HAL_GPIO_Init(LCD_D7_GPIO_Port, &GPIO_InitStruct);
 80042a6:	4631      	mov	r1, r6
 80042a8:	4620      	mov	r0, r4
		GPIO_InitStruct.Pin = LCD_D7_Pin;
 80042aa:	9705      	str	r7, [sp, #20]
		HAL_GPIO_Init(LCD_D7_GPIO_Port, &GPIO_InitStruct);
 80042ac:	f7fc fb04 	bl	80008b8 <HAL_GPIO_Init>
	#endif
	
	// GPIO initial state
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 80042b0:	9b01      	ldr	r3, [sp, #4]
 80042b2:	462a      	mov	r2, r5
 80042b4:	4619      	mov	r1, r3
 80042b6:	4620      	mov	r0, r4
 80042b8:	f7fc fbd0 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80042bc:	462a      	mov	r2, r5
 80042be:	4659      	mov	r1, fp
 80042c0:	4650      	mov	r0, sl
 80042c2:	f7fc fbcb 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 80042c6:	462a      	mov	r2, r5
 80042c8:	4649      	mov	r1, r9
 80042ca:	4620      	mov	r0, r4
 80042cc:	f7fc fbc6 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 80042d0:	462a      	mov	r2, r5
 80042d2:	4641      	mov	r1, r8
 80042d4:	4620      	mov	r0, r4
 80042d6:	f7fc fbc1 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 80042da:	462a      	mov	r2, r5
 80042dc:	4620      	mov	r0, r4
 80042de:	2102      	movs	r1, #2
 80042e0:	f7fc fbbc 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 80042e4:	462a      	mov	r2, r5
 80042e6:	4639      	mov	r1, r7
 80042e8:	4620      	mov	r0, r4
 80042ea:	f7fc fbb7 	bl	8000a5c <HAL_GPIO_WritePin>
}
 80042ee:	b00b      	add	sp, #44	; 0x2c
 80042f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f4:	40023800 	.word	0x40023800
 80042f8:	40020400 	.word	0x40020400
 80042fc:	40020800 	.word	0x40020800

08004300 <_lcd_enable_pulse>:

void _lcd_enable_pulse(void){
 8004300:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 8004302:	4c0a      	ldr	r4, [pc, #40]	; (800432c <_lcd_enable_pulse+0x2c>)
 8004304:	2201      	movs	r2, #1
 8004306:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800430a:	4620      	mov	r0, r4
 800430c:	f7fc fba6 	bl	8000a5c <HAL_GPIO_WritePin>
	DWT_Delay_us (10);
 8004310:	200a      	movs	r0, #10
 8004312:	f7ff ff6b 	bl	80041ec <DWT_Delay_us>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8004316:	4620      	mov	r0, r4
 8004318:	2200      	movs	r2, #0
 800431a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800431e:	f7fc fb9d 	bl	8000a5c <HAL_GPIO_WritePin>
	DWT_Delay_us (210);
}
 8004322:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	DWT_Delay_us (210);
 8004326:	20d2      	movs	r0, #210	; 0xd2
 8004328:	f7ff bf60 	b.w	80041ec <DWT_Delay_us>
 800432c:	40020400 	.word	0x40020400

08004330 <_lcd_send_command_4_bit>:
void _lcd_send_command_4_bit(uint8_t cmd) {
 8004330:	b538      	push	{r3, r4, r5, lr}
 8004332:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (GPIO_PinState) (cmd & 0x08));
 8004334:	4c0e      	ldr	r4, [pc, #56]	; (8004370 <_lcd_send_command_4_bit+0x40>)
 8004336:	f000 0208 	and.w	r2, r0, #8
 800433a:	2101      	movs	r1, #1
 800433c:	4620      	mov	r0, r4
 800433e:	f7fc fb8d 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (GPIO_PinState) (cmd & 0x04));
 8004342:	f005 0204 	and.w	r2, r5, #4
 8004346:	4620      	mov	r0, r4
 8004348:	2102      	movs	r1, #2
 800434a:	f7fc fb87 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (GPIO_PinState) (cmd & 0x02));
 800434e:	f005 0202 	and.w	r2, r5, #2
 8004352:	4620      	mov	r0, r4
 8004354:	2104      	movs	r1, #4
 8004356:	f7fc fb81 	bl	8000a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (GPIO_PinState) (cmd & 0x01));
 800435a:	f005 0201 	and.w	r2, r5, #1
 800435e:	4620      	mov	r0, r4
 8004360:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004364:	f7fc fb7a 	bl	8000a5c <HAL_GPIO_WritePin>
}
 8004368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	_lcd_enable_pulse();
 800436c:	f7ff bfc8 	b.w	8004300 <_lcd_enable_pulse>
 8004370:	40020400 	.word	0x40020400

08004374 <_lcd_send_command>:
void _lcd_send_command(uint8_t cmd) {
 8004374:	b510      	push	{r4, lr}
 8004376:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8004378:	2200      	movs	r2, #0
 800437a:	2180      	movs	r1, #128	; 0x80
 800437c:	4805      	ldr	r0, [pc, #20]	; (8004394 <_lcd_send_command+0x20>)
 800437e:	f7fc fb6d 	bl	8000a5c <HAL_GPIO_WritePin>
	_lcd_send_command_4_bit(cmd >> 4);
 8004382:	0920      	lsrs	r0, r4, #4
 8004384:	f7ff ffd4 	bl	8004330 <_lcd_send_command_4_bit>
	_lcd_send_command_4_bit(cmd & 0x0F);
 8004388:	f004 000f 	and.w	r0, r4, #15
}
 800438c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_lcd_send_command_4_bit(cmd & 0x0F);
 8004390:	f7ff bfce 	b.w	8004330 <_lcd_send_command_4_bit>
 8004394:	40020800 	.word	0x40020800

08004398 <LCD_Clear>:
void LCD_Clear(void) {
 8004398:	b508      	push	{r3, lr}
	_lcd_send_command(LCD_CLEARDISPLAY);
 800439a:	2001      	movs	r0, #1
 800439c:	f7ff ffea 	bl	8004374 <_lcd_send_command>
}
 80043a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(4);
 80043a4:	2004      	movs	r0, #4
 80043a6:	f7fb bf17 	b.w	80001d8 <HAL_Delay>
	...

080043ac <LCD_DisplayOn>:
	_lcd_options.DisplayControl |= LCD_DISPLAYON;
 80043ac:	4b04      	ldr	r3, [pc, #16]	; (80043c0 <LCD_DisplayOn+0x14>)
 80043ae:	7818      	ldrb	r0, [r3, #0]
 80043b0:	f040 0204 	orr.w	r2, r0, #4
	_lcd_send_command(LCD_DISPLAYCONTROL | _lcd_options.DisplayControl);
 80043b4:	f040 000c 	orr.w	r0, r0, #12
	_lcd_options.DisplayControl |= LCD_DISPLAYON;
 80043b8:	701a      	strb	r2, [r3, #0]
	_lcd_send_command(LCD_DISPLAYCONTROL | _lcd_options.DisplayControl);
 80043ba:	f7ff bfdb 	b.w	8004374 <_lcd_send_command>
 80043be:	bf00      	nop
 80043c0:	200000c9 	.word	0x200000c9

080043c4 <_lcd_cursor_set>:
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 80043c4:	2300      	movs	r3, #0
void _lcd_cursor_set(uint8_t row, uint8_t col){
 80043c6:	b082      	sub	sp, #8
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 80043c8:	f88d 3004 	strb.w	r3, [sp, #4]
 80043cc:	2340      	movs	r3, #64	; 0x40
 80043ce:	f88d 3005 	strb.w	r3, [sp, #5]
 80043d2:	2314      	movs	r3, #20
 80043d4:	f88d 3006 	strb.w	r3, [sp, #6]
 80043d8:	2354      	movs	r3, #84	; 0x54
	if (row >= _lcd_options.Rows) {
 80043da:	4a0a      	ldr	r2, [pc, #40]	; (8004404 <_lcd_cursor_set+0x40>)
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 80043dc:	f88d 3007 	strb.w	r3, [sp, #7]
	if (row >= _lcd_options.Rows) {
 80043e0:	78d3      	ldrb	r3, [r2, #3]
	_lcd_options.currentX = col;
 80043e2:	7151      	strb	r1, [r2, #5]
		row = 0;
 80043e4:	4283      	cmp	r3, r0
 80043e6:	bf98      	it	ls
 80043e8:	2000      	movls	r0, #0
	_lcd_send_command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80043ea:	ab02      	add	r3, sp, #8
	_lcd_options.currentY = row;
 80043ec:	7190      	strb	r0, [r2, #6]
	_lcd_send_command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80043ee:	4418      	add	r0, r3
 80043f0:	f810 0c04 	ldrb.w	r0, [r0, #-4]
 80043f4:	4401      	add	r1, r0
 80043f6:	f061 007f 	orn	r0, r1, #127	; 0x7f
 80043fa:	b2c0      	uxtb	r0, r0
}
 80043fc:	b002      	add	sp, #8
	_lcd_send_command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80043fe:	f7ff bfb9 	b.w	8004374 <_lcd_send_command>
 8004402:	bf00      	nop
 8004404:	200000c9 	.word	0x200000c9

08004408 <LCD_Init>:
void LCD_Init(uint8_t rows, uint8_t cols) {
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	460e      	mov	r6, r1
 800440c:	4605      	mov	r5, r0
	DWT_Delay_Init ();					// Initialize microsecond delay
 800440e:	f7ff fb03 	bl	8003a18 <DWT_Delay_Init>
	HAL_Delay(50);
 8004412:	2032      	movs	r0, #50	; 0x32
 8004414:	f7fb fee0 	bl	80001d8 <HAL_Delay>
		_lcd_init_pins();	// Init pinout 
 8004418:	f7ff ff00 	bl	800421c <_lcd_init_pins>
		HAL_Delay(50);	//At least 40ms
 800441c:	2032      	movs	r0, #50	; 0x32
 800441e:	f7fb fedb 	bl	80001d8 <HAL_Delay>
	_lcd_options.currentX = 0;
 8004422:	2300      	movs	r3, #0
	_lcd_options.Rows = rows;
 8004424:	4c1a      	ldr	r4, [pc, #104]	; (8004490 <LCD_Init+0x88>)
	if (rows > 1) {
 8004426:	2d01      	cmp	r5, #1
	_lcd_options.currentX = 0;
 8004428:	7163      	strb	r3, [r4, #5]
	_lcd_options.currentY = 0;
 800442a:	71a3      	strb	r3, [r4, #6]
		_lcd_options.DisplayFunction |= LCD_2LINE;
 800442c:	bf88      	it	hi
 800442e:	2308      	movhi	r3, #8
	_lcd_send_command_4_bit(0x03);
 8004430:	2003      	movs	r0, #3
		_lcd_options.DisplayFunction |= LCD_2LINE;
 8004432:	7063      	strb	r3, [r4, #1]
	_lcd_options.Rows = rows;
 8004434:	70e5      	strb	r5, [r4, #3]
	_lcd_options.Cols = cols;
 8004436:	7126      	strb	r6, [r4, #4]
	_lcd_send_command_4_bit(0x03);
 8004438:	f7ff ff7a 	bl	8004330 <_lcd_send_command_4_bit>
	HAL_Delay(6);
 800443c:	2006      	movs	r0, #6
 800443e:	f7fb fecb 	bl	80001d8 <HAL_Delay>
	_lcd_send_command_4_bit(0x03);
 8004442:	2003      	movs	r0, #3
 8004444:	f7ff ff74 	bl	8004330 <_lcd_send_command_4_bit>
	HAL_Delay(5);
 8004448:	2005      	movs	r0, #5
 800444a:	f7fb fec5 	bl	80001d8 <HAL_Delay>
	_lcd_send_command_4_bit(0x03);
 800444e:	2003      	movs	r0, #3
 8004450:	f7ff ff6e 	bl	8004330 <_lcd_send_command_4_bit>
	HAL_Delay(5);	
 8004454:	2005      	movs	r0, #5
 8004456:	f7fb febf 	bl	80001d8 <HAL_Delay>
	_lcd_send_command_4_bit(0x02);
 800445a:	2002      	movs	r0, #2
 800445c:	f7ff ff68 	bl	8004330 <_lcd_send_command_4_bit>
	DWT_Delay_us (210);
 8004460:	20d2      	movs	r0, #210	; 0xd2
 8004462:	f7ff fec3 	bl	80041ec <DWT_Delay_us>
	_lcd_send_command(LCD_FUNCTIONSET | _lcd_options.DisplayFunction);
 8004466:	7860      	ldrb	r0, [r4, #1]
 8004468:	f040 0020 	orr.w	r0, r0, #32
 800446c:	f7ff ff82 	bl	8004374 <_lcd_send_command>
	_lcd_options.DisplayControl = LCD_DISPLAYON;
 8004470:	2304      	movs	r3, #4
 8004472:	7023      	strb	r3, [r4, #0]
	LCD_DisplayOn();
 8004474:	f7ff ff9a 	bl	80043ac <LCD_DisplayOn>
	LCD_Clear();
 8004478:	f7ff ff8e 	bl	8004398 <LCD_Clear>
	_lcd_options.DisplayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800447c:	2302      	movs	r3, #2
	_lcd_send_command(LCD_ENTRYMODESET | _lcd_options.DisplayMode);
 800447e:	2006      	movs	r0, #6
	_lcd_options.DisplayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8004480:	70a3      	strb	r3, [r4, #2]
	_lcd_send_command(LCD_ENTRYMODESET | _lcd_options.DisplayMode);
 8004482:	f7ff ff77 	bl	8004374 <_lcd_send_command>
}
 8004486:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(5);
 800448a:	2005      	movs	r0, #5
 800448c:	f7fb bea4 	b.w	80001d8 <HAL_Delay>
 8004490:	200000c9 	.word	0x200000c9

08004494 <_lcd_send_data>:
void _lcd_send_data(uint8_t data) {
 8004494:	b510      	push	{r4, lr}
 8004496:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8004498:	2201      	movs	r2, #1
 800449a:	2180      	movs	r1, #128	; 0x80
 800449c:	4805      	ldr	r0, [pc, #20]	; (80044b4 <_lcd_send_data+0x20>)
 800449e:	f7fc fadd 	bl	8000a5c <HAL_GPIO_WritePin>
	_lcd_send_command_4_bit(data >> 4);
 80044a2:	0920      	lsrs	r0, r4, #4
 80044a4:	f7ff ff44 	bl	8004330 <_lcd_send_command_4_bit>
	_lcd_send_command_4_bit(data & 0x0F);
 80044a8:	f004 000f 	and.w	r0, r4, #15
}
 80044ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_lcd_send_command_4_bit(data & 0x0F);
 80044b0:	f7ff bf3e 	b.w	8004330 <_lcd_send_command_4_bit>
 80044b4:	40020800 	.word	0x40020800

080044b8 <LCD_PrintString>:
	x--; y--;
 80044b8:	3901      	subs	r1, #1
 80044ba:	3801      	subs	r0, #1
void LCD_PrintString(uint8_t y, uint8_t x, char* str) {
 80044bc:	b538      	push	{r3, r4, r5, lr}
	_lcd_cursor_set(y, x);
 80044be:	b2c9      	uxtb	r1, r1
void LCD_PrintString(uint8_t y, uint8_t x, char* str) {
 80044c0:	4615      	mov	r5, r2
	_lcd_cursor_set(y, x);
 80044c2:	b2c0      	uxtb	r0, r0
 80044c4:	f7ff ff7e 	bl	80043c4 <_lcd_cursor_set>
 80044c8:	4c0d      	ldr	r4, [pc, #52]	; (8004500 <LCD_PrintString+0x48>)
 80044ca:	3d01      	subs	r5, #1
	while (*str) {
 80044cc:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80044d0:	b900      	cbnz	r0, 80044d4 <LCD_PrintString+0x1c>
}
 80044d2:	bd38      	pop	{r3, r4, r5, pc}
			if (*str == '\n') {
 80044d4:	280a      	cmp	r0, #10
 80044d6:	d107      	bne.n	80044e8 <LCD_PrintString+0x30>
				_lcd_options.currentY++;
 80044d8:	79a0      	ldrb	r0, [r4, #6]
				_lcd_cursor_set(_lcd_options.currentY, _lcd_options.currentX);
 80044da:	7961      	ldrb	r1, [r4, #5]
				_lcd_options.currentY++;
 80044dc:	3001      	adds	r0, #1
 80044de:	b2c0      	uxtb	r0, r0
 80044e0:	71a0      	strb	r0, [r4, #6]
				_lcd_cursor_set(_lcd_options.currentY, 0);
 80044e2:	f7ff ff6f 	bl	80043c4 <_lcd_cursor_set>
 80044e6:	e7f1      	b.n	80044cc <LCD_PrintString+0x14>
			} else if (*str == '\r') {
 80044e8:	280d      	cmp	r0, #13
 80044ea:	d102      	bne.n	80044f2 <LCD_PrintString+0x3a>
				_lcd_cursor_set(_lcd_options.currentY, 0);
 80044ec:	2100      	movs	r1, #0
 80044ee:	79a0      	ldrb	r0, [r4, #6]
 80044f0:	e7f7      	b.n	80044e2 <LCD_PrintString+0x2a>
				_lcd_send_data(*str);
 80044f2:	f7ff ffcf 	bl	8004494 <_lcd_send_data>
				_lcd_options.currentX++;
 80044f6:	7963      	ldrb	r3, [r4, #5]
 80044f8:	3301      	adds	r3, #1
 80044fa:	7163      	strb	r3, [r4, #5]
 80044fc:	e7e6      	b.n	80044cc <LCD_PrintString+0x14>
 80044fe:	bf00      	nop
 8004500:	200000c9 	.word	0x200000c9

08004504 <LCD_PrintNumber>:
void LCD_PrintNumber(uint8_t y, uint8_t x, int32_t number){
 8004504:	b530      	push	{r4, r5, lr}
 8004506:	4604      	mov	r4, r0
 8004508:	460d      	mov	r5, r1
 800450a:	b08f      	sub	sp, #60	; 0x3c
  snprintf (buf, 100, "%ld", number);
 800450c:	4613      	mov	r3, r2
 800450e:	2164      	movs	r1, #100	; 0x64
 8004510:	4a05      	ldr	r2, [pc, #20]	; (8004528 <LCD_PrintNumber+0x24>)
 8004512:	a801      	add	r0, sp, #4
 8004514:	f000 f990 	bl	8004838 <sniprintf>
	LCD_PrintString(y, x, buf);
 8004518:	aa01      	add	r2, sp, #4
 800451a:	4629      	mov	r1, r5
 800451c:	4620      	mov	r0, r4
 800451e:	f7ff ffcb 	bl	80044b8 <LCD_PrintString>
}
 8004522:	b00f      	add	sp, #60	; 0x3c
 8004524:	bd30      	pop	{r4, r5, pc}
 8004526:	bf00      	nop
 8004528:	080052f4 	.word	0x080052f4

0800452c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800452c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800452e:	4b26      	ldr	r3, [pc, #152]	; (80045c8 <HAL_MspInit+0x9c>)
   __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004530:	2003      	movs	r0, #3
  __HAL_RCC_COMP_CLK_ENABLE();
 8004532:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004534:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004538:	625a      	str	r2, [r3, #36]	; 0x24
 800453a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800453c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004540:	9201      	str	r2, [sp, #4]
 8004542:	9a01      	ldr	r2, [sp, #4]
   __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	f042 0201 	orr.w	r2, r2, #1
 800454a:	621a      	str	r2, [r3, #32]
 800454c:	6a1a      	ldr	r2, [r3, #32]
 800454e:	f002 0201 	and.w	r2, r2, #1
 8004552:	9202      	str	r2, [sp, #8]
 8004554:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004556:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004558:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800455c:	625a      	str	r2, [r3, #36]	; 0x24
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004564:	9303      	str	r3, [sp, #12]
 8004566:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004568:	f7fc f92c 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800456c:	2200      	movs	r2, #0
 800456e:	f06f 000b 	mvn.w	r0, #11
 8004572:	4611      	mov	r1, r2
 8004574:	f7fc f938 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004578:	2200      	movs	r2, #0
 800457a:	f06f 000a 	mvn.w	r0, #10
 800457e:	4611      	mov	r1, r2
 8004580:	f7fc f932 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004584:	2200      	movs	r2, #0
 8004586:	f06f 0009 	mvn.w	r0, #9
 800458a:	4611      	mov	r1, r2
 800458c:	f7fc f92c 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8004590:	2200      	movs	r2, #0
 8004592:	f06f 0004 	mvn.w	r0, #4
 8004596:	4611      	mov	r1, r2
 8004598:	f7fc f926 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800459c:	2200      	movs	r2, #0
 800459e:	f06f 0003 	mvn.w	r0, #3
 80045a2:	4611      	mov	r1, r2
 80045a4:	f7fc f920 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80045a8:	2200      	movs	r2, #0
 80045aa:	f06f 0001 	mvn.w	r0, #1
 80045ae:	4611      	mov	r1, r2
 80045b0:	f7fc f91a 	bl	80007e8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80045b4:	2200      	movs	r2, #0
 80045b6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ba:	4611      	mov	r1, r2
 80045bc:	f7fc f914 	bl	80007e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045c0:	b005      	add	sp, #20
 80045c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800

080045cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80045cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80045ce:	6802      	ldr	r2, [r0, #0]
 80045d0:	4b0d      	ldr	r3, [pc, #52]	; (8004608 <HAL_ADC_MspInit+0x3c>)
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d114      	bne.n	8004600 <HAL_ADC_MspInit+0x34>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045d6:	f503 338a 	add.w	r3, r3, #70656	; 0x11400
 80045da:	6a1a      	ldr	r2, [r3, #32]
    PA4     ------> ADC_IN4 
    */
    GPIO_InitStruct.Pin = ADC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80045dc:	a901      	add	r1, sp, #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045e2:	621a      	str	r2, [r3, #32]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80045e6:	4809      	ldr	r0, [pc, #36]	; (800460c <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ADC_Pin;
 80045f0:	2310      	movs	r3, #16
 80045f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045f4:	2303      	movs	r3, #3
 80045f6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80045fc:	f7fc f95c 	bl	80008b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004600:	b007      	add	sp, #28
 8004602:	f85d fb04 	ldr.w	pc, [sp], #4
 8004606:	bf00      	nop
 8004608:	40012400 	.word	0x40012400
 800460c:	40020000 	.word	0x40020000

08004610 <HAL_SD_MspInit>:
  }

}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004610:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 8004612:	6802      	ldr	r2, [r0, #0]
 8004614:	4b15      	ldr	r3, [pc, #84]	; (800466c <HAL_SD_MspInit+0x5c>)
{
 8004616:	b087      	sub	sp, #28
  if(hsd->Instance==SDIO)
 8004618:	429a      	cmp	r2, r3
 800461a:	d124      	bne.n	8004666 <HAL_SD_MspInit+0x56>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800461c:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004620:	6a1a      	ldr	r2, [r3, #32]
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004622:	2702      	movs	r7, #2
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004624:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004628:	621a      	str	r2, [r3, #32]
 800462a:	6a1b      	ldr	r3, [r3, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462c:	2600      	movs	r6, #0
    __HAL_RCC_SDIO_CLK_ENABLE();
 800462e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004636:	2503      	movs	r5, #3
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004638:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800463c:	240c      	movs	r4, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800463e:	a901      	add	r1, sp, #4
 8004640:	480b      	ldr	r0, [pc, #44]	; (8004670 <HAL_SD_MspInit+0x60>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004642:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004644:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004646:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004648:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800464a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800464c:	f7fc f934 	bl	80008b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004650:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004652:	4808      	ldr	r0, [pc, #32]	; (8004674 <HAL_SD_MspInit+0x64>)
 8004654:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004658:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800465a:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465c:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800465e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004660:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004662:	f7fc f929 	bl	80008b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8004666:	b007      	add	sp, #28
 8004668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800466a:	bf00      	nop
 800466c:	40012c00 	.word	0x40012c00
 8004670:	40020800 	.word	0x40020800
 8004674:	40020c00 	.word	0x40020c00

08004678 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004678:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 800467a:	4b0d      	ldr	r3, [pc, #52]	; (80046b0 <HAL_TIM_Base_MspInit+0x38>)
 800467c:	6802      	ldr	r2, [r0, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d112      	bne.n	80046a8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004682:	f503 3309 	add.w	r3, r3, #140288	; 0x22400
 8004686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004688:	202c      	movs	r0, #44	; 0x2c
    __HAL_RCC_TIM7_CLK_ENABLE();
 800468a:	f042 0220 	orr.w	r2, r2, #32
 800468e:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004690:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004694:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004696:	f003 0320 	and.w	r3, r3, #32
 800469a:	9301      	str	r3, [sp, #4]
 800469c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800469e:	f7fc f8a3 	bl	80007e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80046a2:	202c      	movs	r0, #44	; 0x2c
 80046a4:	f7fc f8d4 	bl	8000850 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80046a8:	b003      	add	sp, #12
 80046aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80046ae:	bf00      	nop
 80046b0:	40001400 	.word	0x40001400

080046b4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80046b6:	6802      	ldr	r2, [r0, #0]
 80046b8:	4b0f      	ldr	r3, [pc, #60]	; (80046f8 <HAL_UART_MspInit+0x44>)
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d119      	bne.n	80046f2 <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046be:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80046c2:	6a1a      	ldr	r2, [r3, #32]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046c4:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80046c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046ca:	621a      	str	r2, [r3, #32]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ce:	480b      	ldr	r0, [pc, #44]	; (80046fc <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80046d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80046d8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80046dc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046de:	2302      	movs	r3, #2
 80046e0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046e2:	2301      	movs	r3, #1
 80046e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046e6:	2303      	movs	r3, #3
 80046e8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80046ea:	2307      	movs	r3, #7
 80046ec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ee:	f7fc f8e3 	bl	80008b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80046f2:	b007      	add	sp, #28
 80046f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80046f8:	40013800 	.word	0x40013800
 80046fc:	40020000 	.word	0x40020000

08004700 <NMI_Handler>:
 8004700:	4770      	bx	lr

08004702 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004702:	e7fe      	b.n	8004702 <HardFault_Handler>

08004704 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004704:	e7fe      	b.n	8004704 <MemManage_Handler>

08004706 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004706:	e7fe      	b.n	8004706 <BusFault_Handler>

08004708 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004708:	e7fe      	b.n	8004708 <UsageFault_Handler>

0800470a <SVC_Handler>:
 800470a:	4770      	bx	lr

0800470c <DebugMon_Handler>:
 800470c:	4770      	bx	lr

0800470e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800470e:	4770      	bx	lr

08004710 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004710:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004712:	f7fb fd53 	bl	80001bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004716:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800471a:	f7fc b8c8 	b.w	80008ae <HAL_SYSTICK_IRQHandler>

0800471e <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 800471e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004720:	2020      	movs	r0, #32
 8004722:	f7fc f9a1 	bl	8000a68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004726:	2040      	movs	r0, #64	; 0x40
 8004728:	f7fc f99e 	bl	8000a68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800472c:	2080      	movs	r0, #128	; 0x80
 800472e:	f7fc f99b 	bl	8000a68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004732:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004736:	f7fc f997 	bl	8000a68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800473a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800473e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004742:	f7fc b991 	b.w	8000a68 <HAL_GPIO_EXTI_IRQHandler>

08004746 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004746:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800474a:	f7fc b98d 	b.w	8000a68 <HAL_GPIO_EXTI_IRQHandler>
	...

08004750 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004750:	4801      	ldr	r0, [pc, #4]	; (8004758 <TIM7_IRQHandler+0x8>)
 8004752:	f7fd bd1a 	b.w	800218a <HAL_TIM_IRQHandler>
 8004756:	bf00      	nop
 8004758:	2000089c 	.word	0x2000089c

0800475c <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800475c:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <SystemInit+0x3c>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004764:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8004766:	6899      	ldr	r1, [r3, #8]
 8004768:	4a0c      	ldr	r2, [pc, #48]	; (800479c <SystemInit+0x40>)
 800476a:	400a      	ands	r2, r1
 800476c:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8004774:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8004778:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004780:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8004788:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800478a:	2200      	movs	r2, #0
 800478c:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800478e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004792:	4b03      	ldr	r3, [pc, #12]	; (80047a0 <SystemInit+0x44>)
 8004794:	609a      	str	r2, [r3, #8]
 8004796:	4770      	bx	lr
 8004798:	40023800 	.word	0x40023800
 800479c:	88ffc00c 	.word	0x88ffc00c
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80047a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80047a6:	e003      	b.n	80047b0 <LoopCopyDataInit>

080047a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80047a8:	4b0b      	ldr	r3, [pc, #44]	; (80047d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80047aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80047ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80047ae:	3104      	adds	r1, #4

080047b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80047b0:	480a      	ldr	r0, [pc, #40]	; (80047dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80047b2:	4b0b      	ldr	r3, [pc, #44]	; (80047e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80047b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80047b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80047b8:	d3f6      	bcc.n	80047a8 <CopyDataInit>
  ldr r2, =_sbss
 80047ba:	4a0a      	ldr	r2, [pc, #40]	; (80047e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80047bc:	e002      	b.n	80047c4 <LoopFillZerobss>

080047be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80047be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80047c0:	f842 3b04 	str.w	r3, [r2], #4

080047c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80047c4:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80047c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80047c8:	d3f9      	bcc.n	80047be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80047ca:	f7ff ffc7 	bl	800475c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ce:	f000 f80f 	bl	80047f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80047d2:	f7ff f999 	bl	8003b08 <main>
  bx lr
 80047d6:	4770      	bx	lr
  ldr r3, =_sidata
 80047d8:	08005354 	.word	0x08005354
  ldr r0, =_sdata
 80047dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80047e0:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80047e4:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80047e8:	200008dc 	.word	0x200008dc

080047ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80047ec:	e7fe      	b.n	80047ec <ADC1_IRQHandler>
	...

080047f0 <__libc_init_array>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	2500      	movs	r5, #0
 80047f4:	4e0c      	ldr	r6, [pc, #48]	; (8004828 <__libc_init_array+0x38>)
 80047f6:	4c0d      	ldr	r4, [pc, #52]	; (800482c <__libc_init_array+0x3c>)
 80047f8:	1ba4      	subs	r4, r4, r6
 80047fa:	10a4      	asrs	r4, r4, #2
 80047fc:	42a5      	cmp	r5, r4
 80047fe:	d109      	bne.n	8004814 <__libc_init_array+0x24>
 8004800:	f000 fc88 	bl	8005114 <_init>
 8004804:	2500      	movs	r5, #0
 8004806:	4e0a      	ldr	r6, [pc, #40]	; (8004830 <__libc_init_array+0x40>)
 8004808:	4c0a      	ldr	r4, [pc, #40]	; (8004834 <__libc_init_array+0x44>)
 800480a:	1ba4      	subs	r4, r4, r6
 800480c:	10a4      	asrs	r4, r4, #2
 800480e:	42a5      	cmp	r5, r4
 8004810:	d105      	bne.n	800481e <__libc_init_array+0x2e>
 8004812:	bd70      	pop	{r4, r5, r6, pc}
 8004814:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004818:	4798      	blx	r3
 800481a:	3501      	adds	r5, #1
 800481c:	e7ee      	b.n	80047fc <__libc_init_array+0xc>
 800481e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004822:	4798      	blx	r3
 8004824:	3501      	adds	r5, #1
 8004826:	e7f2      	b.n	800480e <__libc_init_array+0x1e>
 8004828:	0800534c 	.word	0x0800534c
 800482c:	0800534c 	.word	0x0800534c
 8004830:	0800534c 	.word	0x0800534c
 8004834:	08005350 	.word	0x08005350

08004838 <sniprintf>:
 8004838:	b40c      	push	{r2, r3}
 800483a:	b530      	push	{r4, r5, lr}
 800483c:	4b17      	ldr	r3, [pc, #92]	; (800489c <sniprintf+0x64>)
 800483e:	1e0c      	subs	r4, r1, #0
 8004840:	b09d      	sub	sp, #116	; 0x74
 8004842:	681d      	ldr	r5, [r3, #0]
 8004844:	da08      	bge.n	8004858 <sniprintf+0x20>
 8004846:	238b      	movs	r3, #139	; 0x8b
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	602b      	str	r3, [r5, #0]
 800484e:	b01d      	add	sp, #116	; 0x74
 8004850:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004854:	b002      	add	sp, #8
 8004856:	4770      	bx	lr
 8004858:	f44f 7302 	mov.w	r3, #520	; 0x208
 800485c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004860:	bf0c      	ite	eq
 8004862:	4623      	moveq	r3, r4
 8004864:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004868:	9304      	str	r3, [sp, #16]
 800486a:	9307      	str	r3, [sp, #28]
 800486c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004870:	9002      	str	r0, [sp, #8]
 8004872:	9006      	str	r0, [sp, #24]
 8004874:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004878:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800487a:	ab21      	add	r3, sp, #132	; 0x84
 800487c:	a902      	add	r1, sp, #8
 800487e:	4628      	mov	r0, r5
 8004880:	9301      	str	r3, [sp, #4]
 8004882:	f000 f88d 	bl	80049a0 <_svfiprintf_r>
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	bfbc      	itt	lt
 800488a:	238b      	movlt	r3, #139	; 0x8b
 800488c:	602b      	strlt	r3, [r5, #0]
 800488e:	2c00      	cmp	r4, #0
 8004890:	d0dd      	beq.n	800484e <sniprintf+0x16>
 8004892:	2200      	movs	r2, #0
 8004894:	9b02      	ldr	r3, [sp, #8]
 8004896:	701a      	strb	r2, [r3, #0]
 8004898:	e7d9      	b.n	800484e <sniprintf+0x16>
 800489a:	bf00      	nop
 800489c:	20000010 	.word	0x20000010

080048a0 <siprintf>:
 80048a0:	b40e      	push	{r1, r2, r3}
 80048a2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80048a6:	b500      	push	{lr}
 80048a8:	b09c      	sub	sp, #112	; 0x70
 80048aa:	f8ad 1014 	strh.w	r1, [sp, #20]
 80048ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048b2:	9104      	str	r1, [sp, #16]
 80048b4:	9107      	str	r1, [sp, #28]
 80048b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80048ba:	ab1d      	add	r3, sp, #116	; 0x74
 80048bc:	9002      	str	r0, [sp, #8]
 80048be:	9006      	str	r0, [sp, #24]
 80048c0:	4808      	ldr	r0, [pc, #32]	; (80048e4 <siprintf+0x44>)
 80048c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80048c6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80048ca:	6800      	ldr	r0, [r0, #0]
 80048cc:	a902      	add	r1, sp, #8
 80048ce:	9301      	str	r3, [sp, #4]
 80048d0:	f000 f866 	bl	80049a0 <_svfiprintf_r>
 80048d4:	2200      	movs	r2, #0
 80048d6:	9b02      	ldr	r3, [sp, #8]
 80048d8:	701a      	strb	r2, [r3, #0]
 80048da:	b01c      	add	sp, #112	; 0x70
 80048dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80048e0:	b003      	add	sp, #12
 80048e2:	4770      	bx	lr
 80048e4:	20000010 	.word	0x20000010

080048e8 <__ssputs_r>:
 80048e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048ec:	688e      	ldr	r6, [r1, #8]
 80048ee:	4682      	mov	sl, r0
 80048f0:	429e      	cmp	r6, r3
 80048f2:	460c      	mov	r4, r1
 80048f4:	4691      	mov	r9, r2
 80048f6:	4698      	mov	r8, r3
 80048f8:	d835      	bhi.n	8004966 <__ssputs_r+0x7e>
 80048fa:	898a      	ldrh	r2, [r1, #12]
 80048fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004900:	d031      	beq.n	8004966 <__ssputs_r+0x7e>
 8004902:	2302      	movs	r3, #2
 8004904:	6825      	ldr	r5, [r4, #0]
 8004906:	6909      	ldr	r1, [r1, #16]
 8004908:	1a6f      	subs	r7, r5, r1
 800490a:	6965      	ldr	r5, [r4, #20]
 800490c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004910:	fb95 f5f3 	sdiv	r5, r5, r3
 8004914:	f108 0301 	add.w	r3, r8, #1
 8004918:	443b      	add	r3, r7
 800491a:	429d      	cmp	r5, r3
 800491c:	bf38      	it	cc
 800491e:	461d      	movcc	r5, r3
 8004920:	0553      	lsls	r3, r2, #21
 8004922:	d531      	bpl.n	8004988 <__ssputs_r+0xa0>
 8004924:	4629      	mov	r1, r5
 8004926:	f000 fb47 	bl	8004fb8 <_malloc_r>
 800492a:	4606      	mov	r6, r0
 800492c:	b950      	cbnz	r0, 8004944 <__ssputs_r+0x5c>
 800492e:	230c      	movs	r3, #12
 8004930:	f8ca 3000 	str.w	r3, [sl]
 8004934:	89a3      	ldrh	r3, [r4, #12]
 8004936:	f04f 30ff 	mov.w	r0, #4294967295
 800493a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800493e:	81a3      	strh	r3, [r4, #12]
 8004940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004944:	463a      	mov	r2, r7
 8004946:	6921      	ldr	r1, [r4, #16]
 8004948:	f000 fac4 	bl	8004ed4 <memcpy>
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004956:	81a3      	strh	r3, [r4, #12]
 8004958:	6126      	str	r6, [r4, #16]
 800495a:	443e      	add	r6, r7
 800495c:	6026      	str	r6, [r4, #0]
 800495e:	4646      	mov	r6, r8
 8004960:	6165      	str	r5, [r4, #20]
 8004962:	1bed      	subs	r5, r5, r7
 8004964:	60a5      	str	r5, [r4, #8]
 8004966:	4546      	cmp	r6, r8
 8004968:	bf28      	it	cs
 800496a:	4646      	movcs	r6, r8
 800496c:	4649      	mov	r1, r9
 800496e:	4632      	mov	r2, r6
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	f000 faba 	bl	8004eea <memmove>
 8004976:	68a3      	ldr	r3, [r4, #8]
 8004978:	2000      	movs	r0, #0
 800497a:	1b9b      	subs	r3, r3, r6
 800497c:	60a3      	str	r3, [r4, #8]
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	441e      	add	r6, r3
 8004982:	6026      	str	r6, [r4, #0]
 8004984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004988:	462a      	mov	r2, r5
 800498a:	f000 fb73 	bl	8005074 <_realloc_r>
 800498e:	4606      	mov	r6, r0
 8004990:	2800      	cmp	r0, #0
 8004992:	d1e1      	bne.n	8004958 <__ssputs_r+0x70>
 8004994:	6921      	ldr	r1, [r4, #16]
 8004996:	4650      	mov	r0, sl
 8004998:	f000 fac2 	bl	8004f20 <_free_r>
 800499c:	e7c7      	b.n	800492e <__ssputs_r+0x46>
	...

080049a0 <_svfiprintf_r>:
 80049a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049a4:	b09d      	sub	sp, #116	; 0x74
 80049a6:	9303      	str	r3, [sp, #12]
 80049a8:	898b      	ldrh	r3, [r1, #12]
 80049aa:	4680      	mov	r8, r0
 80049ac:	061c      	lsls	r4, r3, #24
 80049ae:	460d      	mov	r5, r1
 80049b0:	4616      	mov	r6, r2
 80049b2:	d50f      	bpl.n	80049d4 <_svfiprintf_r+0x34>
 80049b4:	690b      	ldr	r3, [r1, #16]
 80049b6:	b96b      	cbnz	r3, 80049d4 <_svfiprintf_r+0x34>
 80049b8:	2140      	movs	r1, #64	; 0x40
 80049ba:	f000 fafd 	bl	8004fb8 <_malloc_r>
 80049be:	6028      	str	r0, [r5, #0]
 80049c0:	6128      	str	r0, [r5, #16]
 80049c2:	b928      	cbnz	r0, 80049d0 <_svfiprintf_r+0x30>
 80049c4:	230c      	movs	r3, #12
 80049c6:	f8c8 3000 	str.w	r3, [r8]
 80049ca:	f04f 30ff 	mov.w	r0, #4294967295
 80049ce:	e0c4      	b.n	8004b5a <_svfiprintf_r+0x1ba>
 80049d0:	2340      	movs	r3, #64	; 0x40
 80049d2:	616b      	str	r3, [r5, #20]
 80049d4:	2300      	movs	r3, #0
 80049d6:	9309      	str	r3, [sp, #36]	; 0x24
 80049d8:	2320      	movs	r3, #32
 80049da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049de:	2330      	movs	r3, #48	; 0x30
 80049e0:	f04f 0b01 	mov.w	fp, #1
 80049e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049e8:	4637      	mov	r7, r6
 80049ea:	463c      	mov	r4, r7
 80049ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d13c      	bne.n	8004a6e <_svfiprintf_r+0xce>
 80049f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80049f8:	d00b      	beq.n	8004a12 <_svfiprintf_r+0x72>
 80049fa:	4653      	mov	r3, sl
 80049fc:	4632      	mov	r2, r6
 80049fe:	4629      	mov	r1, r5
 8004a00:	4640      	mov	r0, r8
 8004a02:	f7ff ff71 	bl	80048e8 <__ssputs_r>
 8004a06:	3001      	adds	r0, #1
 8004a08:	f000 80a2 	beq.w	8004b50 <_svfiprintf_r+0x1b0>
 8004a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a0e:	4453      	add	r3, sl
 8004a10:	9309      	str	r3, [sp, #36]	; 0x24
 8004a12:	783b      	ldrb	r3, [r7, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 809b 	beq.w	8004b50 <_svfiprintf_r+0x1b0>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a20:	9304      	str	r3, [sp, #16]
 8004a22:	9307      	str	r3, [sp, #28]
 8004a24:	9205      	str	r2, [sp, #20]
 8004a26:	9306      	str	r3, [sp, #24]
 8004a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8004a2e:	2205      	movs	r2, #5
 8004a30:	7821      	ldrb	r1, [r4, #0]
 8004a32:	4850      	ldr	r0, [pc, #320]	; (8004b74 <_svfiprintf_r+0x1d4>)
 8004a34:	f000 fa40 	bl	8004eb8 <memchr>
 8004a38:	1c67      	adds	r7, r4, #1
 8004a3a:	9b04      	ldr	r3, [sp, #16]
 8004a3c:	b9d8      	cbnz	r0, 8004a76 <_svfiprintf_r+0xd6>
 8004a3e:	06d9      	lsls	r1, r3, #27
 8004a40:	bf44      	itt	mi
 8004a42:	2220      	movmi	r2, #32
 8004a44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a48:	071a      	lsls	r2, r3, #28
 8004a4a:	bf44      	itt	mi
 8004a4c:	222b      	movmi	r2, #43	; 0x2b
 8004a4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a52:	7822      	ldrb	r2, [r4, #0]
 8004a54:	2a2a      	cmp	r2, #42	; 0x2a
 8004a56:	d016      	beq.n	8004a86 <_svfiprintf_r+0xe6>
 8004a58:	2100      	movs	r1, #0
 8004a5a:	200a      	movs	r0, #10
 8004a5c:	9a07      	ldr	r2, [sp, #28]
 8004a5e:	4627      	mov	r7, r4
 8004a60:	783b      	ldrb	r3, [r7, #0]
 8004a62:	3401      	adds	r4, #1
 8004a64:	3b30      	subs	r3, #48	; 0x30
 8004a66:	2b09      	cmp	r3, #9
 8004a68:	d950      	bls.n	8004b0c <_svfiprintf_r+0x16c>
 8004a6a:	b1c9      	cbz	r1, 8004aa0 <_svfiprintf_r+0x100>
 8004a6c:	e011      	b.n	8004a92 <_svfiprintf_r+0xf2>
 8004a6e:	2b25      	cmp	r3, #37	; 0x25
 8004a70:	d0c0      	beq.n	80049f4 <_svfiprintf_r+0x54>
 8004a72:	4627      	mov	r7, r4
 8004a74:	e7b9      	b.n	80049ea <_svfiprintf_r+0x4a>
 8004a76:	4a3f      	ldr	r2, [pc, #252]	; (8004b74 <_svfiprintf_r+0x1d4>)
 8004a78:	463c      	mov	r4, r7
 8004a7a:	1a80      	subs	r0, r0, r2
 8004a7c:	fa0b f000 	lsl.w	r0, fp, r0
 8004a80:	4318      	orrs	r0, r3
 8004a82:	9004      	str	r0, [sp, #16]
 8004a84:	e7d3      	b.n	8004a2e <_svfiprintf_r+0x8e>
 8004a86:	9a03      	ldr	r2, [sp, #12]
 8004a88:	1d11      	adds	r1, r2, #4
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	9103      	str	r1, [sp, #12]
 8004a8e:	2a00      	cmp	r2, #0
 8004a90:	db01      	blt.n	8004a96 <_svfiprintf_r+0xf6>
 8004a92:	9207      	str	r2, [sp, #28]
 8004a94:	e004      	b.n	8004aa0 <_svfiprintf_r+0x100>
 8004a96:	4252      	negs	r2, r2
 8004a98:	f043 0302 	orr.w	r3, r3, #2
 8004a9c:	9207      	str	r2, [sp, #28]
 8004a9e:	9304      	str	r3, [sp, #16]
 8004aa0:	783b      	ldrb	r3, [r7, #0]
 8004aa2:	2b2e      	cmp	r3, #46	; 0x2e
 8004aa4:	d10d      	bne.n	8004ac2 <_svfiprintf_r+0x122>
 8004aa6:	787b      	ldrb	r3, [r7, #1]
 8004aa8:	1c79      	adds	r1, r7, #1
 8004aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8004aac:	d132      	bne.n	8004b14 <_svfiprintf_r+0x174>
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	3702      	adds	r7, #2
 8004ab2:	1d1a      	adds	r2, r3, #4
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	9203      	str	r2, [sp, #12]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	bfb8      	it	lt
 8004abc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ac0:	9305      	str	r3, [sp, #20]
 8004ac2:	4c2d      	ldr	r4, [pc, #180]	; (8004b78 <_svfiprintf_r+0x1d8>)
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	7839      	ldrb	r1, [r7, #0]
 8004ac8:	4620      	mov	r0, r4
 8004aca:	f000 f9f5 	bl	8004eb8 <memchr>
 8004ace:	b138      	cbz	r0, 8004ae0 <_svfiprintf_r+0x140>
 8004ad0:	2340      	movs	r3, #64	; 0x40
 8004ad2:	1b00      	subs	r0, r0, r4
 8004ad4:	fa03 f000 	lsl.w	r0, r3, r0
 8004ad8:	9b04      	ldr	r3, [sp, #16]
 8004ada:	3701      	adds	r7, #1
 8004adc:	4303      	orrs	r3, r0
 8004ade:	9304      	str	r3, [sp, #16]
 8004ae0:	7839      	ldrb	r1, [r7, #0]
 8004ae2:	2206      	movs	r2, #6
 8004ae4:	4825      	ldr	r0, [pc, #148]	; (8004b7c <_svfiprintf_r+0x1dc>)
 8004ae6:	1c7e      	adds	r6, r7, #1
 8004ae8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004aec:	f000 f9e4 	bl	8004eb8 <memchr>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d035      	beq.n	8004b60 <_svfiprintf_r+0x1c0>
 8004af4:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <_svfiprintf_r+0x1e0>)
 8004af6:	b9fb      	cbnz	r3, 8004b38 <_svfiprintf_r+0x198>
 8004af8:	9b03      	ldr	r3, [sp, #12]
 8004afa:	3307      	adds	r3, #7
 8004afc:	f023 0307 	bic.w	r3, r3, #7
 8004b00:	3308      	adds	r3, #8
 8004b02:	9303      	str	r3, [sp, #12]
 8004b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b06:	444b      	add	r3, r9
 8004b08:	9309      	str	r3, [sp, #36]	; 0x24
 8004b0a:	e76d      	b.n	80049e8 <_svfiprintf_r+0x48>
 8004b0c:	fb00 3202 	mla	r2, r0, r2, r3
 8004b10:	2101      	movs	r1, #1
 8004b12:	e7a4      	b.n	8004a5e <_svfiprintf_r+0xbe>
 8004b14:	2300      	movs	r3, #0
 8004b16:	240a      	movs	r4, #10
 8004b18:	4618      	mov	r0, r3
 8004b1a:	9305      	str	r3, [sp, #20]
 8004b1c:	460f      	mov	r7, r1
 8004b1e:	783a      	ldrb	r2, [r7, #0]
 8004b20:	3101      	adds	r1, #1
 8004b22:	3a30      	subs	r2, #48	; 0x30
 8004b24:	2a09      	cmp	r2, #9
 8004b26:	d903      	bls.n	8004b30 <_svfiprintf_r+0x190>
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0ca      	beq.n	8004ac2 <_svfiprintf_r+0x122>
 8004b2c:	9005      	str	r0, [sp, #20]
 8004b2e:	e7c8      	b.n	8004ac2 <_svfiprintf_r+0x122>
 8004b30:	fb04 2000 	mla	r0, r4, r0, r2
 8004b34:	2301      	movs	r3, #1
 8004b36:	e7f1      	b.n	8004b1c <_svfiprintf_r+0x17c>
 8004b38:	ab03      	add	r3, sp, #12
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	462a      	mov	r2, r5
 8004b3e:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <_svfiprintf_r+0x1e4>)
 8004b40:	a904      	add	r1, sp, #16
 8004b42:	4640      	mov	r0, r8
 8004b44:	f3af 8000 	nop.w
 8004b48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004b4c:	4681      	mov	r9, r0
 8004b4e:	d1d9      	bne.n	8004b04 <_svfiprintf_r+0x164>
 8004b50:	89ab      	ldrh	r3, [r5, #12]
 8004b52:	065b      	lsls	r3, r3, #25
 8004b54:	f53f af39 	bmi.w	80049ca <_svfiprintf_r+0x2a>
 8004b58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b5a:	b01d      	add	sp, #116	; 0x74
 8004b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b60:	ab03      	add	r3, sp, #12
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	462a      	mov	r2, r5
 8004b66:	4b07      	ldr	r3, [pc, #28]	; (8004b84 <_svfiprintf_r+0x1e4>)
 8004b68:	a904      	add	r1, sp, #16
 8004b6a:	4640      	mov	r0, r8
 8004b6c:	f000 f884 	bl	8004c78 <_printf_i>
 8004b70:	e7ea      	b.n	8004b48 <_svfiprintf_r+0x1a8>
 8004b72:	bf00      	nop
 8004b74:	08005319 	.word	0x08005319
 8004b78:	0800531f 	.word	0x0800531f
 8004b7c:	08005323 	.word	0x08005323
 8004b80:	00000000 	.word	0x00000000
 8004b84:	080048e9 	.word	0x080048e9

08004b88 <_printf_common>:
 8004b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b8c:	4691      	mov	r9, r2
 8004b8e:	461f      	mov	r7, r3
 8004b90:	688a      	ldr	r2, [r1, #8]
 8004b92:	690b      	ldr	r3, [r1, #16]
 8004b94:	4606      	mov	r6, r0
 8004b96:	4293      	cmp	r3, r2
 8004b98:	bfb8      	it	lt
 8004b9a:	4613      	movlt	r3, r2
 8004b9c:	f8c9 3000 	str.w	r3, [r9]
 8004ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ba4:	460c      	mov	r4, r1
 8004ba6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004baa:	b112      	cbz	r2, 8004bb2 <_printf_common+0x2a>
 8004bac:	3301      	adds	r3, #1
 8004bae:	f8c9 3000 	str.w	r3, [r9]
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	0699      	lsls	r1, r3, #26
 8004bb6:	bf42      	ittt	mi
 8004bb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004bbc:	3302      	addmi	r3, #2
 8004bbe:	f8c9 3000 	strmi.w	r3, [r9]
 8004bc2:	6825      	ldr	r5, [r4, #0]
 8004bc4:	f015 0506 	ands.w	r5, r5, #6
 8004bc8:	d107      	bne.n	8004bda <_printf_common+0x52>
 8004bca:	f104 0a19 	add.w	sl, r4, #25
 8004bce:	68e3      	ldr	r3, [r4, #12]
 8004bd0:	f8d9 2000 	ldr.w	r2, [r9]
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	429d      	cmp	r5, r3
 8004bd8:	db2a      	blt.n	8004c30 <_printf_common+0xa8>
 8004bda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004bde:	6822      	ldr	r2, [r4, #0]
 8004be0:	3300      	adds	r3, #0
 8004be2:	bf18      	it	ne
 8004be4:	2301      	movne	r3, #1
 8004be6:	0692      	lsls	r2, r2, #26
 8004be8:	d42f      	bmi.n	8004c4a <_printf_common+0xc2>
 8004bea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bee:	4639      	mov	r1, r7
 8004bf0:	4630      	mov	r0, r6
 8004bf2:	47c0      	blx	r8
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	d022      	beq.n	8004c3e <_printf_common+0xb6>
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	68e5      	ldr	r5, [r4, #12]
 8004bfc:	f003 0306 	and.w	r3, r3, #6
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	bf18      	it	ne
 8004c04:	2500      	movne	r5, #0
 8004c06:	f8d9 2000 	ldr.w	r2, [r9]
 8004c0a:	f04f 0900 	mov.w	r9, #0
 8004c0e:	bf08      	it	eq
 8004c10:	1aad      	subeq	r5, r5, r2
 8004c12:	68a3      	ldr	r3, [r4, #8]
 8004c14:	6922      	ldr	r2, [r4, #16]
 8004c16:	bf08      	it	eq
 8004c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	bfc4      	itt	gt
 8004c20:	1a9b      	subgt	r3, r3, r2
 8004c22:	18ed      	addgt	r5, r5, r3
 8004c24:	341a      	adds	r4, #26
 8004c26:	454d      	cmp	r5, r9
 8004c28:	d11b      	bne.n	8004c62 <_printf_common+0xda>
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c30:	2301      	movs	r3, #1
 8004c32:	4652      	mov	r2, sl
 8004c34:	4639      	mov	r1, r7
 8004c36:	4630      	mov	r0, r6
 8004c38:	47c0      	blx	r8
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	d103      	bne.n	8004c46 <_printf_common+0xbe>
 8004c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c46:	3501      	adds	r5, #1
 8004c48:	e7c1      	b.n	8004bce <_printf_common+0x46>
 8004c4a:	2030      	movs	r0, #48	; 0x30
 8004c4c:	18e1      	adds	r1, r4, r3
 8004c4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c58:	4422      	add	r2, r4
 8004c5a:	3302      	adds	r3, #2
 8004c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c60:	e7c3      	b.n	8004bea <_printf_common+0x62>
 8004c62:	2301      	movs	r3, #1
 8004c64:	4622      	mov	r2, r4
 8004c66:	4639      	mov	r1, r7
 8004c68:	4630      	mov	r0, r6
 8004c6a:	47c0      	blx	r8
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	d0e6      	beq.n	8004c3e <_printf_common+0xb6>
 8004c70:	f109 0901 	add.w	r9, r9, #1
 8004c74:	e7d7      	b.n	8004c26 <_printf_common+0x9e>
	...

08004c78 <_printf_i>:
 8004c78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c7c:	4617      	mov	r7, r2
 8004c7e:	7e0a      	ldrb	r2, [r1, #24]
 8004c80:	b085      	sub	sp, #20
 8004c82:	2a6e      	cmp	r2, #110	; 0x6e
 8004c84:	4698      	mov	r8, r3
 8004c86:	4606      	mov	r6, r0
 8004c88:	460c      	mov	r4, r1
 8004c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c8c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004c90:	f000 80bc 	beq.w	8004e0c <_printf_i+0x194>
 8004c94:	d81a      	bhi.n	8004ccc <_printf_i+0x54>
 8004c96:	2a63      	cmp	r2, #99	; 0x63
 8004c98:	d02e      	beq.n	8004cf8 <_printf_i+0x80>
 8004c9a:	d80a      	bhi.n	8004cb2 <_printf_i+0x3a>
 8004c9c:	2a00      	cmp	r2, #0
 8004c9e:	f000 80c8 	beq.w	8004e32 <_printf_i+0x1ba>
 8004ca2:	2a58      	cmp	r2, #88	; 0x58
 8004ca4:	f000 808a 	beq.w	8004dbc <_printf_i+0x144>
 8004ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004cb0:	e02a      	b.n	8004d08 <_printf_i+0x90>
 8004cb2:	2a64      	cmp	r2, #100	; 0x64
 8004cb4:	d001      	beq.n	8004cba <_printf_i+0x42>
 8004cb6:	2a69      	cmp	r2, #105	; 0x69
 8004cb8:	d1f6      	bne.n	8004ca8 <_printf_i+0x30>
 8004cba:	6821      	ldr	r1, [r4, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004cc2:	d023      	beq.n	8004d0c <_printf_i+0x94>
 8004cc4:	1d11      	adds	r1, r2, #4
 8004cc6:	6019      	str	r1, [r3, #0]
 8004cc8:	6813      	ldr	r3, [r2, #0]
 8004cca:	e027      	b.n	8004d1c <_printf_i+0xa4>
 8004ccc:	2a73      	cmp	r2, #115	; 0x73
 8004cce:	f000 80b4 	beq.w	8004e3a <_printf_i+0x1c2>
 8004cd2:	d808      	bhi.n	8004ce6 <_printf_i+0x6e>
 8004cd4:	2a6f      	cmp	r2, #111	; 0x6f
 8004cd6:	d02a      	beq.n	8004d2e <_printf_i+0xb6>
 8004cd8:	2a70      	cmp	r2, #112	; 0x70
 8004cda:	d1e5      	bne.n	8004ca8 <_printf_i+0x30>
 8004cdc:	680a      	ldr	r2, [r1, #0]
 8004cde:	f042 0220 	orr.w	r2, r2, #32
 8004ce2:	600a      	str	r2, [r1, #0]
 8004ce4:	e003      	b.n	8004cee <_printf_i+0x76>
 8004ce6:	2a75      	cmp	r2, #117	; 0x75
 8004ce8:	d021      	beq.n	8004d2e <_printf_i+0xb6>
 8004cea:	2a78      	cmp	r2, #120	; 0x78
 8004cec:	d1dc      	bne.n	8004ca8 <_printf_i+0x30>
 8004cee:	2278      	movs	r2, #120	; 0x78
 8004cf0:	496f      	ldr	r1, [pc, #444]	; (8004eb0 <_printf_i+0x238>)
 8004cf2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004cf6:	e064      	b.n	8004dc2 <_printf_i+0x14a>
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004cfe:	1d11      	adds	r1, r2, #4
 8004d00:	6019      	str	r1, [r3, #0]
 8004d02:	6813      	ldr	r3, [r2, #0]
 8004d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e0a3      	b.n	8004e54 <_printf_i+0x1dc>
 8004d0c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004d10:	f102 0104 	add.w	r1, r2, #4
 8004d14:	6019      	str	r1, [r3, #0]
 8004d16:	d0d7      	beq.n	8004cc8 <_printf_i+0x50>
 8004d18:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	da03      	bge.n	8004d28 <_printf_i+0xb0>
 8004d20:	222d      	movs	r2, #45	; 0x2d
 8004d22:	425b      	negs	r3, r3
 8004d24:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004d28:	4962      	ldr	r1, [pc, #392]	; (8004eb4 <_printf_i+0x23c>)
 8004d2a:	220a      	movs	r2, #10
 8004d2c:	e017      	b.n	8004d5e <_printf_i+0xe6>
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	6819      	ldr	r1, [r3, #0]
 8004d32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004d36:	d003      	beq.n	8004d40 <_printf_i+0xc8>
 8004d38:	1d08      	adds	r0, r1, #4
 8004d3a:	6018      	str	r0, [r3, #0]
 8004d3c:	680b      	ldr	r3, [r1, #0]
 8004d3e:	e006      	b.n	8004d4e <_printf_i+0xd6>
 8004d40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d44:	f101 0004 	add.w	r0, r1, #4
 8004d48:	6018      	str	r0, [r3, #0]
 8004d4a:	d0f7      	beq.n	8004d3c <_printf_i+0xc4>
 8004d4c:	880b      	ldrh	r3, [r1, #0]
 8004d4e:	2a6f      	cmp	r2, #111	; 0x6f
 8004d50:	bf14      	ite	ne
 8004d52:	220a      	movne	r2, #10
 8004d54:	2208      	moveq	r2, #8
 8004d56:	4957      	ldr	r1, [pc, #348]	; (8004eb4 <_printf_i+0x23c>)
 8004d58:	2000      	movs	r0, #0
 8004d5a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004d5e:	6865      	ldr	r5, [r4, #4]
 8004d60:	2d00      	cmp	r5, #0
 8004d62:	60a5      	str	r5, [r4, #8]
 8004d64:	f2c0 809c 	blt.w	8004ea0 <_printf_i+0x228>
 8004d68:	6820      	ldr	r0, [r4, #0]
 8004d6a:	f020 0004 	bic.w	r0, r0, #4
 8004d6e:	6020      	str	r0, [r4, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d13f      	bne.n	8004df4 <_printf_i+0x17c>
 8004d74:	2d00      	cmp	r5, #0
 8004d76:	f040 8095 	bne.w	8004ea4 <_printf_i+0x22c>
 8004d7a:	4675      	mov	r5, lr
 8004d7c:	2a08      	cmp	r2, #8
 8004d7e:	d10b      	bne.n	8004d98 <_printf_i+0x120>
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	07da      	lsls	r2, r3, #31
 8004d84:	d508      	bpl.n	8004d98 <_printf_i+0x120>
 8004d86:	6923      	ldr	r3, [r4, #16]
 8004d88:	6862      	ldr	r2, [r4, #4]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	bfde      	ittt	le
 8004d8e:	2330      	movle	r3, #48	; 0x30
 8004d90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d98:	ebae 0305 	sub.w	r3, lr, r5
 8004d9c:	6123      	str	r3, [r4, #16]
 8004d9e:	f8cd 8000 	str.w	r8, [sp]
 8004da2:	463b      	mov	r3, r7
 8004da4:	aa03      	add	r2, sp, #12
 8004da6:	4621      	mov	r1, r4
 8004da8:	4630      	mov	r0, r6
 8004daa:	f7ff feed 	bl	8004b88 <_printf_common>
 8004dae:	3001      	adds	r0, #1
 8004db0:	d155      	bne.n	8004e5e <_printf_i+0x1e6>
 8004db2:	f04f 30ff 	mov.w	r0, #4294967295
 8004db6:	b005      	add	sp, #20
 8004db8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dbc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004dc0:	493c      	ldr	r1, [pc, #240]	; (8004eb4 <_printf_i+0x23c>)
 8004dc2:	6822      	ldr	r2, [r4, #0]
 8004dc4:	6818      	ldr	r0, [r3, #0]
 8004dc6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004dca:	f100 0504 	add.w	r5, r0, #4
 8004dce:	601d      	str	r5, [r3, #0]
 8004dd0:	d001      	beq.n	8004dd6 <_printf_i+0x15e>
 8004dd2:	6803      	ldr	r3, [r0, #0]
 8004dd4:	e002      	b.n	8004ddc <_printf_i+0x164>
 8004dd6:	0655      	lsls	r5, r2, #25
 8004dd8:	d5fb      	bpl.n	8004dd2 <_printf_i+0x15a>
 8004dda:	8803      	ldrh	r3, [r0, #0]
 8004ddc:	07d0      	lsls	r0, r2, #31
 8004dde:	bf44      	itt	mi
 8004de0:	f042 0220 	orrmi.w	r2, r2, #32
 8004de4:	6022      	strmi	r2, [r4, #0]
 8004de6:	b91b      	cbnz	r3, 8004df0 <_printf_i+0x178>
 8004de8:	6822      	ldr	r2, [r4, #0]
 8004dea:	f022 0220 	bic.w	r2, r2, #32
 8004dee:	6022      	str	r2, [r4, #0]
 8004df0:	2210      	movs	r2, #16
 8004df2:	e7b1      	b.n	8004d58 <_printf_i+0xe0>
 8004df4:	4675      	mov	r5, lr
 8004df6:	fbb3 f0f2 	udiv	r0, r3, r2
 8004dfa:	fb02 3310 	mls	r3, r2, r0, r3
 8004dfe:	5ccb      	ldrb	r3, [r1, r3]
 8004e00:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004e04:	4603      	mov	r3, r0
 8004e06:	2800      	cmp	r0, #0
 8004e08:	d1f5      	bne.n	8004df6 <_printf_i+0x17e>
 8004e0a:	e7b7      	b.n	8004d7c <_printf_i+0x104>
 8004e0c:	6808      	ldr	r0, [r1, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004e14:	6949      	ldr	r1, [r1, #20]
 8004e16:	d004      	beq.n	8004e22 <_printf_i+0x1aa>
 8004e18:	1d10      	adds	r0, r2, #4
 8004e1a:	6018      	str	r0, [r3, #0]
 8004e1c:	6813      	ldr	r3, [r2, #0]
 8004e1e:	6019      	str	r1, [r3, #0]
 8004e20:	e007      	b.n	8004e32 <_printf_i+0x1ba>
 8004e22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e26:	f102 0004 	add.w	r0, r2, #4
 8004e2a:	6018      	str	r0, [r3, #0]
 8004e2c:	6813      	ldr	r3, [r2, #0]
 8004e2e:	d0f6      	beq.n	8004e1e <_printf_i+0x1a6>
 8004e30:	8019      	strh	r1, [r3, #0]
 8004e32:	2300      	movs	r3, #0
 8004e34:	4675      	mov	r5, lr
 8004e36:	6123      	str	r3, [r4, #16]
 8004e38:	e7b1      	b.n	8004d9e <_printf_i+0x126>
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	1d11      	adds	r1, r2, #4
 8004e3e:	6019      	str	r1, [r3, #0]
 8004e40:	6815      	ldr	r5, [r2, #0]
 8004e42:	2100      	movs	r1, #0
 8004e44:	6862      	ldr	r2, [r4, #4]
 8004e46:	4628      	mov	r0, r5
 8004e48:	f000 f836 	bl	8004eb8 <memchr>
 8004e4c:	b108      	cbz	r0, 8004e52 <_printf_i+0x1da>
 8004e4e:	1b40      	subs	r0, r0, r5
 8004e50:	6060      	str	r0, [r4, #4]
 8004e52:	6863      	ldr	r3, [r4, #4]
 8004e54:	6123      	str	r3, [r4, #16]
 8004e56:	2300      	movs	r3, #0
 8004e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e5c:	e79f      	b.n	8004d9e <_printf_i+0x126>
 8004e5e:	6923      	ldr	r3, [r4, #16]
 8004e60:	462a      	mov	r2, r5
 8004e62:	4639      	mov	r1, r7
 8004e64:	4630      	mov	r0, r6
 8004e66:	47c0      	blx	r8
 8004e68:	3001      	adds	r0, #1
 8004e6a:	d0a2      	beq.n	8004db2 <_printf_i+0x13a>
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	079b      	lsls	r3, r3, #30
 8004e70:	d507      	bpl.n	8004e82 <_printf_i+0x20a>
 8004e72:	2500      	movs	r5, #0
 8004e74:	f104 0919 	add.w	r9, r4, #25
 8004e78:	68e3      	ldr	r3, [r4, #12]
 8004e7a:	9a03      	ldr	r2, [sp, #12]
 8004e7c:	1a9b      	subs	r3, r3, r2
 8004e7e:	429d      	cmp	r5, r3
 8004e80:	db05      	blt.n	8004e8e <_printf_i+0x216>
 8004e82:	68e0      	ldr	r0, [r4, #12]
 8004e84:	9b03      	ldr	r3, [sp, #12]
 8004e86:	4298      	cmp	r0, r3
 8004e88:	bfb8      	it	lt
 8004e8a:	4618      	movlt	r0, r3
 8004e8c:	e793      	b.n	8004db6 <_printf_i+0x13e>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	464a      	mov	r2, r9
 8004e92:	4639      	mov	r1, r7
 8004e94:	4630      	mov	r0, r6
 8004e96:	47c0      	blx	r8
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d08a      	beq.n	8004db2 <_printf_i+0x13a>
 8004e9c:	3501      	adds	r5, #1
 8004e9e:	e7eb      	b.n	8004e78 <_printf_i+0x200>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1a7      	bne.n	8004df4 <_printf_i+0x17c>
 8004ea4:	780b      	ldrb	r3, [r1, #0]
 8004ea6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eae:	e765      	b.n	8004d7c <_printf_i+0x104>
 8004eb0:	0800533b 	.word	0x0800533b
 8004eb4:	0800532a 	.word	0x0800532a

08004eb8 <memchr>:
 8004eb8:	b510      	push	{r4, lr}
 8004eba:	b2c9      	uxtb	r1, r1
 8004ebc:	4402      	add	r2, r0
 8004ebe:	4290      	cmp	r0, r2
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	d101      	bne.n	8004ec8 <memchr+0x10>
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	bd10      	pop	{r4, pc}
 8004ec8:	781c      	ldrb	r4, [r3, #0]
 8004eca:	3001      	adds	r0, #1
 8004ecc:	428c      	cmp	r4, r1
 8004ece:	d1f6      	bne.n	8004ebe <memchr+0x6>
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	bd10      	pop	{r4, pc}

08004ed4 <memcpy>:
 8004ed4:	b510      	push	{r4, lr}
 8004ed6:	1e43      	subs	r3, r0, #1
 8004ed8:	440a      	add	r2, r1
 8004eda:	4291      	cmp	r1, r2
 8004edc:	d100      	bne.n	8004ee0 <memcpy+0xc>
 8004ede:	bd10      	pop	{r4, pc}
 8004ee0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ee4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ee8:	e7f7      	b.n	8004eda <memcpy+0x6>

08004eea <memmove>:
 8004eea:	4288      	cmp	r0, r1
 8004eec:	b510      	push	{r4, lr}
 8004eee:	eb01 0302 	add.w	r3, r1, r2
 8004ef2:	d803      	bhi.n	8004efc <memmove+0x12>
 8004ef4:	1e42      	subs	r2, r0, #1
 8004ef6:	4299      	cmp	r1, r3
 8004ef8:	d10c      	bne.n	8004f14 <memmove+0x2a>
 8004efa:	bd10      	pop	{r4, pc}
 8004efc:	4298      	cmp	r0, r3
 8004efe:	d2f9      	bcs.n	8004ef4 <memmove+0xa>
 8004f00:	1881      	adds	r1, r0, r2
 8004f02:	1ad2      	subs	r2, r2, r3
 8004f04:	42d3      	cmn	r3, r2
 8004f06:	d100      	bne.n	8004f0a <memmove+0x20>
 8004f08:	bd10      	pop	{r4, pc}
 8004f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f0e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004f12:	e7f7      	b.n	8004f04 <memmove+0x1a>
 8004f14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f18:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004f1c:	e7eb      	b.n	8004ef6 <memmove+0xc>
	...

08004f20 <_free_r>:
 8004f20:	b538      	push	{r3, r4, r5, lr}
 8004f22:	4605      	mov	r5, r0
 8004f24:	2900      	cmp	r1, #0
 8004f26:	d043      	beq.n	8004fb0 <_free_r+0x90>
 8004f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f2c:	1f0c      	subs	r4, r1, #4
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	bfb8      	it	lt
 8004f32:	18e4      	addlt	r4, r4, r3
 8004f34:	f000 f8d4 	bl	80050e0 <__malloc_lock>
 8004f38:	4a1e      	ldr	r2, [pc, #120]	; (8004fb4 <_free_r+0x94>)
 8004f3a:	6813      	ldr	r3, [r2, #0]
 8004f3c:	4610      	mov	r0, r2
 8004f3e:	b933      	cbnz	r3, 8004f4e <_free_r+0x2e>
 8004f40:	6063      	str	r3, [r4, #4]
 8004f42:	6014      	str	r4, [r2, #0]
 8004f44:	4628      	mov	r0, r5
 8004f46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f4a:	f000 b8ca 	b.w	80050e2 <__malloc_unlock>
 8004f4e:	42a3      	cmp	r3, r4
 8004f50:	d90b      	bls.n	8004f6a <_free_r+0x4a>
 8004f52:	6821      	ldr	r1, [r4, #0]
 8004f54:	1862      	adds	r2, r4, r1
 8004f56:	4293      	cmp	r3, r2
 8004f58:	bf01      	itttt	eq
 8004f5a:	681a      	ldreq	r2, [r3, #0]
 8004f5c:	685b      	ldreq	r3, [r3, #4]
 8004f5e:	1852      	addeq	r2, r2, r1
 8004f60:	6022      	streq	r2, [r4, #0]
 8004f62:	6063      	str	r3, [r4, #4]
 8004f64:	6004      	str	r4, [r0, #0]
 8004f66:	e7ed      	b.n	8004f44 <_free_r+0x24>
 8004f68:	4613      	mov	r3, r2
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	b10a      	cbz	r2, 8004f72 <_free_r+0x52>
 8004f6e:	42a2      	cmp	r2, r4
 8004f70:	d9fa      	bls.n	8004f68 <_free_r+0x48>
 8004f72:	6819      	ldr	r1, [r3, #0]
 8004f74:	1858      	adds	r0, r3, r1
 8004f76:	42a0      	cmp	r0, r4
 8004f78:	d10b      	bne.n	8004f92 <_free_r+0x72>
 8004f7a:	6820      	ldr	r0, [r4, #0]
 8004f7c:	4401      	add	r1, r0
 8004f7e:	1858      	adds	r0, r3, r1
 8004f80:	4282      	cmp	r2, r0
 8004f82:	6019      	str	r1, [r3, #0]
 8004f84:	d1de      	bne.n	8004f44 <_free_r+0x24>
 8004f86:	6810      	ldr	r0, [r2, #0]
 8004f88:	6852      	ldr	r2, [r2, #4]
 8004f8a:	4401      	add	r1, r0
 8004f8c:	6019      	str	r1, [r3, #0]
 8004f8e:	605a      	str	r2, [r3, #4]
 8004f90:	e7d8      	b.n	8004f44 <_free_r+0x24>
 8004f92:	d902      	bls.n	8004f9a <_free_r+0x7a>
 8004f94:	230c      	movs	r3, #12
 8004f96:	602b      	str	r3, [r5, #0]
 8004f98:	e7d4      	b.n	8004f44 <_free_r+0x24>
 8004f9a:	6820      	ldr	r0, [r4, #0]
 8004f9c:	1821      	adds	r1, r4, r0
 8004f9e:	428a      	cmp	r2, r1
 8004fa0:	bf01      	itttt	eq
 8004fa2:	6811      	ldreq	r1, [r2, #0]
 8004fa4:	6852      	ldreq	r2, [r2, #4]
 8004fa6:	1809      	addeq	r1, r1, r0
 8004fa8:	6021      	streq	r1, [r4, #0]
 8004faa:	6062      	str	r2, [r4, #4]
 8004fac:	605c      	str	r4, [r3, #4]
 8004fae:	e7c9      	b.n	8004f44 <_free_r+0x24>
 8004fb0:	bd38      	pop	{r3, r4, r5, pc}
 8004fb2:	bf00      	nop
 8004fb4:	200000d0 	.word	0x200000d0

08004fb8 <_malloc_r>:
 8004fb8:	b570      	push	{r4, r5, r6, lr}
 8004fba:	1ccd      	adds	r5, r1, #3
 8004fbc:	f025 0503 	bic.w	r5, r5, #3
 8004fc0:	3508      	adds	r5, #8
 8004fc2:	2d0c      	cmp	r5, #12
 8004fc4:	bf38      	it	cc
 8004fc6:	250c      	movcc	r5, #12
 8004fc8:	2d00      	cmp	r5, #0
 8004fca:	4606      	mov	r6, r0
 8004fcc:	db01      	blt.n	8004fd2 <_malloc_r+0x1a>
 8004fce:	42a9      	cmp	r1, r5
 8004fd0:	d903      	bls.n	8004fda <_malloc_r+0x22>
 8004fd2:	230c      	movs	r3, #12
 8004fd4:	6033      	str	r3, [r6, #0]
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	bd70      	pop	{r4, r5, r6, pc}
 8004fda:	f000 f881 	bl	80050e0 <__malloc_lock>
 8004fde:	4a23      	ldr	r2, [pc, #140]	; (800506c <_malloc_r+0xb4>)
 8004fe0:	6814      	ldr	r4, [r2, #0]
 8004fe2:	4621      	mov	r1, r4
 8004fe4:	b991      	cbnz	r1, 800500c <_malloc_r+0x54>
 8004fe6:	4c22      	ldr	r4, [pc, #136]	; (8005070 <_malloc_r+0xb8>)
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	b91b      	cbnz	r3, 8004ff4 <_malloc_r+0x3c>
 8004fec:	4630      	mov	r0, r6
 8004fee:	f000 f867 	bl	80050c0 <_sbrk_r>
 8004ff2:	6020      	str	r0, [r4, #0]
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	f000 f862 	bl	80050c0 <_sbrk_r>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d126      	bne.n	800504e <_malloc_r+0x96>
 8005000:	230c      	movs	r3, #12
 8005002:	4630      	mov	r0, r6
 8005004:	6033      	str	r3, [r6, #0]
 8005006:	f000 f86c 	bl	80050e2 <__malloc_unlock>
 800500a:	e7e4      	b.n	8004fd6 <_malloc_r+0x1e>
 800500c:	680b      	ldr	r3, [r1, #0]
 800500e:	1b5b      	subs	r3, r3, r5
 8005010:	d41a      	bmi.n	8005048 <_malloc_r+0x90>
 8005012:	2b0b      	cmp	r3, #11
 8005014:	d90f      	bls.n	8005036 <_malloc_r+0x7e>
 8005016:	600b      	str	r3, [r1, #0]
 8005018:	18cc      	adds	r4, r1, r3
 800501a:	50cd      	str	r5, [r1, r3]
 800501c:	4630      	mov	r0, r6
 800501e:	f000 f860 	bl	80050e2 <__malloc_unlock>
 8005022:	f104 000b 	add.w	r0, r4, #11
 8005026:	1d23      	adds	r3, r4, #4
 8005028:	f020 0007 	bic.w	r0, r0, #7
 800502c:	1ac3      	subs	r3, r0, r3
 800502e:	d01b      	beq.n	8005068 <_malloc_r+0xb0>
 8005030:	425a      	negs	r2, r3
 8005032:	50e2      	str	r2, [r4, r3]
 8005034:	bd70      	pop	{r4, r5, r6, pc}
 8005036:	428c      	cmp	r4, r1
 8005038:	bf0b      	itete	eq
 800503a:	6863      	ldreq	r3, [r4, #4]
 800503c:	684b      	ldrne	r3, [r1, #4]
 800503e:	6013      	streq	r3, [r2, #0]
 8005040:	6063      	strne	r3, [r4, #4]
 8005042:	bf18      	it	ne
 8005044:	460c      	movne	r4, r1
 8005046:	e7e9      	b.n	800501c <_malloc_r+0x64>
 8005048:	460c      	mov	r4, r1
 800504a:	6849      	ldr	r1, [r1, #4]
 800504c:	e7ca      	b.n	8004fe4 <_malloc_r+0x2c>
 800504e:	1cc4      	adds	r4, r0, #3
 8005050:	f024 0403 	bic.w	r4, r4, #3
 8005054:	42a0      	cmp	r0, r4
 8005056:	d005      	beq.n	8005064 <_malloc_r+0xac>
 8005058:	1a21      	subs	r1, r4, r0
 800505a:	4630      	mov	r0, r6
 800505c:	f000 f830 	bl	80050c0 <_sbrk_r>
 8005060:	3001      	adds	r0, #1
 8005062:	d0cd      	beq.n	8005000 <_malloc_r+0x48>
 8005064:	6025      	str	r5, [r4, #0]
 8005066:	e7d9      	b.n	800501c <_malloc_r+0x64>
 8005068:	bd70      	pop	{r4, r5, r6, pc}
 800506a:	bf00      	nop
 800506c:	200000d0 	.word	0x200000d0
 8005070:	200000d4 	.word	0x200000d4

08005074 <_realloc_r>:
 8005074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005076:	4607      	mov	r7, r0
 8005078:	4614      	mov	r4, r2
 800507a:	460e      	mov	r6, r1
 800507c:	b921      	cbnz	r1, 8005088 <_realloc_r+0x14>
 800507e:	4611      	mov	r1, r2
 8005080:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005084:	f7ff bf98 	b.w	8004fb8 <_malloc_r>
 8005088:	b922      	cbnz	r2, 8005094 <_realloc_r+0x20>
 800508a:	f7ff ff49 	bl	8004f20 <_free_r>
 800508e:	4625      	mov	r5, r4
 8005090:	4628      	mov	r0, r5
 8005092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005094:	f000 f826 	bl	80050e4 <_malloc_usable_size_r>
 8005098:	4284      	cmp	r4, r0
 800509a:	d90f      	bls.n	80050bc <_realloc_r+0x48>
 800509c:	4621      	mov	r1, r4
 800509e:	4638      	mov	r0, r7
 80050a0:	f7ff ff8a 	bl	8004fb8 <_malloc_r>
 80050a4:	4605      	mov	r5, r0
 80050a6:	2800      	cmp	r0, #0
 80050a8:	d0f2      	beq.n	8005090 <_realloc_r+0x1c>
 80050aa:	4631      	mov	r1, r6
 80050ac:	4622      	mov	r2, r4
 80050ae:	f7ff ff11 	bl	8004ed4 <memcpy>
 80050b2:	4631      	mov	r1, r6
 80050b4:	4638      	mov	r0, r7
 80050b6:	f7ff ff33 	bl	8004f20 <_free_r>
 80050ba:	e7e9      	b.n	8005090 <_realloc_r+0x1c>
 80050bc:	4635      	mov	r5, r6
 80050be:	e7e7      	b.n	8005090 <_realloc_r+0x1c>

080050c0 <_sbrk_r>:
 80050c0:	b538      	push	{r3, r4, r5, lr}
 80050c2:	2300      	movs	r3, #0
 80050c4:	4c05      	ldr	r4, [pc, #20]	; (80050dc <_sbrk_r+0x1c>)
 80050c6:	4605      	mov	r5, r0
 80050c8:	4608      	mov	r0, r1
 80050ca:	6023      	str	r3, [r4, #0]
 80050cc:	f000 f814 	bl	80050f8 <_sbrk>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	d102      	bne.n	80050da <_sbrk_r+0x1a>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	b103      	cbz	r3, 80050da <_sbrk_r+0x1a>
 80050d8:	602b      	str	r3, [r5, #0]
 80050da:	bd38      	pop	{r3, r4, r5, pc}
 80050dc:	200008d8 	.word	0x200008d8

080050e0 <__malloc_lock>:
 80050e0:	4770      	bx	lr

080050e2 <__malloc_unlock>:
 80050e2:	4770      	bx	lr

080050e4 <_malloc_usable_size_r>:
 80050e4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80050e8:	2800      	cmp	r0, #0
 80050ea:	f1a0 0004 	sub.w	r0, r0, #4
 80050ee:	bfbc      	itt	lt
 80050f0:	580b      	ldrlt	r3, [r1, r0]
 80050f2:	18c0      	addlt	r0, r0, r3
 80050f4:	4770      	bx	lr
	...

080050f8 <_sbrk>:
 80050f8:	4b04      	ldr	r3, [pc, #16]	; (800510c <_sbrk+0x14>)
 80050fa:	4602      	mov	r2, r0
 80050fc:	6819      	ldr	r1, [r3, #0]
 80050fe:	b909      	cbnz	r1, 8005104 <_sbrk+0xc>
 8005100:	4903      	ldr	r1, [pc, #12]	; (8005110 <_sbrk+0x18>)
 8005102:	6019      	str	r1, [r3, #0]
 8005104:	6818      	ldr	r0, [r3, #0]
 8005106:	4402      	add	r2, r0
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	4770      	bx	lr
 800510c:	200000d8 	.word	0x200000d8
 8005110:	200008dc 	.word	0x200008dc

08005114 <_init>:
 8005114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005116:	bf00      	nop
 8005118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800511a:	bc08      	pop	{r3}
 800511c:	469e      	mov	lr, r3
 800511e:	4770      	bx	lr

08005120 <_fini>:
 8005120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005122:	bf00      	nop
 8005124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005126:	bc08      	pop	{r3}
 8005128:	469e      	mov	lr, r3
 800512a:	4770      	bx	lr
