<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ScheduleDAGMI Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGMI Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ScheduleDAGMI" --><!-- doxytag: inherits="llvm::ScheduleDAGInstrs" -->
<p><a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> that simply schedules machine instructions according to the given <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> without much extra book-keeping.  
 <a href="classllvm_1_1ScheduleDAGMI.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_inherit__map" id="llvm_1_1ScheduleDAGMI_inherit__map">
<area shape="rect" id="node7" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="16,237,197,267"/><area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="17,83,196,112"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,35"/><area shape="rect" id="node9" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="5,315,208,344"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_coll__map" id="llvm_1_1ScheduleDAGMI_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="3911,551,4089,580"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="3328,992,3472,1021"/><area shape="rect" id="node6" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="1801,1019,1964,1048"/><area shape="rect" id="node8" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG." alt="" coords="1837,1272,1928,1301"/><area shape="rect" id="node10" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; SDep, 4 \&gt;" alt="" coords="641,1059,855,1088"/><area shape="rect" id="node12" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; SDep \&gt;" alt="" coords="204,1320,428,1349"/><area shape="rect" id="node14" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small..." alt="" coords="223,1089,409,1119"/><area shape="rect" id="node16" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class..." alt="" coords="657,1005,839,1035"/><area shape="rect" id="node57" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="667,323,829,352"/><area shape="rect" id="node80" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="681,424,815,453"/><area shape="rect" id="node114" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="679,201,817,231"/><area shape="rect" id="node20" href="classbool.html" title="bool" alt="" coords="19,979,67,1008"/><area shape="rect" id="node29" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="659,1555,837,1584"/><area shape="rect" id="node37" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass." alt="" coords="236,1552,396,1581"/><area shape="rect" id="node22" href="classunsigned.html" title="unsigned" alt="" coords="276,1388,356,1417"/><area shape="rect" id="node45" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="675,836,821,865"/><area shape="rect" id="node31" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="211,1605,421,1635"/><area shape="rect" id="node47" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="251,388,381,417"/><area shape="rect" id="node51" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc." alt="" coords="1792,847,1973,876"/><area shape="rect" id="node53" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="1799,965,1967,995"/><area shape="rect" id="node55" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="1809,1072,1956,1101"/><area shape="rect" id="node59" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="221,444,411,473"/><area shape="rect" id="node68" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted..." alt="" coords="3315,375,3485,404"/><area shape="rect" id="node70" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="3215,479,3585,508"/><area shape="rect" id="node72" href="classllvm_1_1SparseSet.html" title="SparseSet &#45; Fast set implmentation for objects that can be identified by small unsigned keys..." alt="" coords="1713,476,2052,505"/><area shape="rect" id="node74" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineInstr *, SUnit * \&gt;" alt="" coords="3251,636,3549,665"/><area shape="rect" id="node76" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DenseMap\&lt; MachineInstr *, SUnit *, DenseMapInfo\&lt; MachineInstr * \&gt;, detail::DenseMapPair\&lt; MachineInstr *, SUnit * \&gt; \&gt;, MachineInstr *, SUnit *, DenseMapInfo\&lt; MachineInstr * \&gt;, detail::DenseMapPair\&lt; MachineInstr *, SUnit * \&gt; \&gt;" alt="" coords="1052,633,2713,663"/><area shape="rect" id="node78" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="1707,687,2059,716"/><area shape="rect" id="node85" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; PhysRegSUOper, llvm::identity\&lt; unsigned \&gt;, uint16_t \&gt;" alt="" coords="3139,744,3661,773"/><area shape="rect" id="node87" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys..." alt="" coords="1699,793,2067,823"/><area shape="rect" id="node97" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="3200,800,3600,829"/><area shape="rect" id="node89" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="3312,583,3488,612"/><area shape="rect" id="node91" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; MachineBasicBlock \&gt;" alt="" coords="1749,580,2016,609"/><area shape="rect" id="node93" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="3332,689,3468,719"/><area shape="rect" id="node95" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; MachineInstr \&gt;" alt="" coords="1769,740,1996,769"/><area shape="rect" id="node101" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="3313,1045,3487,1075"/><area shape="rect" id="node103" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="3343,271,3457,300"/><area shape="rect" id="node109" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="ScheduleDAGTopologicalSort is a class that computes a topological ordering for SUnits and provides me..." alt="" coords="3880,1559,4120,1588"/><area shape="rect" id="node118" href="classllvm_1_1TargetLibraryInfo.html" title="Provides information about what library functions are available for the current target." alt="" coords="236,177,396,207"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ScheduleDAGMI-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <a href="#a6098e9366c9c6794842649c8591d58f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <a href="#a2002164aea6fabe20598e0526746b1fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <a href="#a4fb766f0c271c845c86a325167a9e7e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <a href="#a9335e1e703206d27da6ed63614b64a0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <a href="#a78e3672daf3301153eac2266dbc32885"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">schedule</a> () override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <a href="#a5d7e71cf32573e6b1762b5a1d82a1cf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <a href="#a2209b15a069023499cc665b373e67703"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Name, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <a href="#a8181ae26c7912b2ae6214be22c4f6cf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a8b7babb023cad0842f5a177e7abe3651"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <a href="#a0f5aea0b37a8ee856681544e5b97326d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <a href="#a1f98694f104d052d71ed74ade38d69f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <a href="#abfdd9a95217810c69b2557060a130318"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>.  <a href="#ac2dafe98c88d43b256622413886e2152"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <a href="#a48c680d1ba6345256fc4dabaf4d433d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <a href="#a90ffd918ef80c711049758b2064e15c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <a href="#acf56d667066b39177a3c0f134d759d98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *PredEdge)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <a href="#a1c51776d4e512a7f24d5b5d601c31016"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <a href="#a25f9975b56fe38f7a8bb4d10b7f6f5ea"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <a href="#a0d0a822d2d2469ed482d51cb5cba1856"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <a href="#aed362d97300c9cd91f179f9c6c31c9ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="#ac8abe1b0d869087bd0c14a6637356dc0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="#a7435e842606f5db4bca092e5829befc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <a href="#a33503949e135cad03fa91fde0c005649"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of instructions scheduled so far.  <a href="#a3409bf0565e4e88ee547cd3f3c9b49bf"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> that simply schedules machine instructions according to the given <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> without much extra book-keeping. </p>
<p>This is the common functionality between PreRA and PostRA MachineScheduler. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00222">222</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="adce073398deddf5701c072fa56c33fb5"></a><!-- doxytag: member="llvm::ScheduleDAGMI::ScheduleDAGMI" ref="adce073398deddf5701c072fa56c33fb5" args="(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S, bool IsPostRA)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">llvm::ScheduleDAGMI::ScheduleDAGMI</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00250">250</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00247">NumInstrsScheduled</a>.</p>

</div>
</div>
<a class="anchor" id="a967aa1a22992b66fb06b83323ddccaa7"></a><!-- doxytag: member="llvm::ScheduleDAGMI::~ScheduleDAGMI" ref="a967aa1a22992b66fb06b83323ddccaa7" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">ScheduleDAGMI::~ScheduleDAGMI</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00515">515</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a9335e1e703206d27da6ed63614b64a0c"></a><!-- doxytag: member="llvm::ScheduleDAGMI::addEdge" ref="a9335e1e703206d27da6ed63614b64a0c" args="(SUnit *SuccSU, const SDep &amp;PredDep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">ScheduleDAGMI::addEdge</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>PredDep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a DAG edge to the given SU with the given predecessor dependence data. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure). </dd></dl>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00522">522</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00519">llvm::ScheduleDAGTopologicalSort::AddPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00216">llvm::SDep::isArtificial()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00615">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>.</p>

</div>
</div>
<a class="anchor" id="a2002164aea6fabe20598e0526746b1fa"></a><!-- doxytag: member="llvm::ScheduleDAGMI::addMutation" ref="a2002164aea6fabe20598e0526746b1fa" args="(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a> </td>
          <td>(</td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&#160;</td>
          <td class="paramname"><em>Mutation</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a postprocessing step to the DAG builder. </p>
<p>Mutations are applied in the order that they are added after normal DAG building and before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> initialization.</p>
<p><a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> takes ownership of the Mutation object. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00272">272</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00232">Mutations</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02879">createGenericSchedLive()</a>.</p>

</div>
</div>
<a class="anchor" id="a8653b8f5260fe21abfa505b856d3af7b"></a><!-- doxytag: member="llvm::ScheduleDAGMI::bottom" ref="a8653b8f5260fe21abfa505b856d3af7b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">llvm::ScheduleDAGMI::bottom</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00288">288</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02784">llvm::GenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02992">llvm::PostGenericScheduler::pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fb766f0c271c845c86a325167a9e7e1"></a><!-- doxytag: member="llvm::ScheduleDAGMI::canAddEdge" ref="a4fb766f0c271c845c86a325167a9e7e1" args="(SUnit *SuccSU, SUnit *PredSU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">ScheduleDAGMI::canAddEdge</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>PredSU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if an edge can be added from PredSU to SuccSU without creating a cycle. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00518">518</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00615">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>.</p>

</div>
</div>
<a class="anchor" id="a569fc4139bec0217794e9f830d6ba852"></a><!-- doxytag: member="llvm::ScheduleDAGMI::checkSchedLimit" ref="a569fc4139bec0217794e9f830d6ba852" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">ScheduleDAGMI::checkSchedLimit</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00647">647</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00247">NumInstrsScheduled</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a48c680d1ba6345256fc4dabaf4d433d3"></a><!-- doxytag: member="llvm::ScheduleDAGMI::dumpSchedule" ref="a48c680d1ba6345256fc4dabaf4d433d3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">ScheduleDAGMI::dumpSchedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>dump the scheduled Sequence. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00825">825</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">llvm::ScheduleDAGInstrs::end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">llvm::ScheduleDAGInstrs::getSUnit()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a78e3672daf3301153eac2266dbc32885"></a><!-- doxytag: member="llvm::ScheduleDAGMI::enterRegion" ref="a78e3672daf3301153eac2266dbc32885" args="(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">ScheduleDAGMI::enterRegion</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for handling the next scheduling region. </p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary.</p>
<p>This covers all instructions in a block, while <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5" title="Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.">schedule()</a> may only cover a subset.</p>
<p>[begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00617">617</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>.</p>

</div>
</div>
<a class="anchor" id="a6d0a0b4903e8d4d12c98b0f43fe83878"></a><!-- doxytag: member="llvm::ScheduleDAGMI::findRootsAndBiasEdges" ref="a6d0a0b4903e8d4d12c98b0f43fe83878" args="(SmallVectorImpl&lt; SUnit * &gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit * &gt; &amp;BotRoots)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">ScheduleDAGMI::findRootsAndBiasEdges</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00739">739</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00298">llvm::SUnit::biasCriticalPath()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00377">llvm::SUnit::isBoundaryNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a22f0753d4f2f850c165df2f7892ad1f6"></a><!-- doxytag: member="llvm::ScheduleDAGMI::getNextClusterPred" ref="a22f0753d4f2f850c165df2f7892ad1f6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">llvm::ScheduleDAGMI::getNextClusterPred</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00306">306</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ff4a66752022247fe7e8b352454a023"></a><!-- doxytag: member="llvm::ScheduleDAGMI::getNextClusterSucc" ref="a5ff4a66752022247fe7e8b352454a023" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">llvm::ScheduleDAGMI::getNextClusterSucc</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00308">308</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6098e9366c9c6794842649c8591d58f1"></a><!-- doxytag: member="llvm::ScheduleDAGMI::hasVRegLiveness" ref="a6098e9366c9c6794842649c8591d58f1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">llvm::ScheduleDAGMI::hasVRegLiveness</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if this DAG supports VReg liveness and RegPressure. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00265">265</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03292">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeAttributes()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03277">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeLabel()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">llvm::R600SchedStrategy::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02365">llvm::GenericScheduler::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f98694f104d052d71ed74ade38d69f0"></a><!-- doxytag: member="llvm::ScheduleDAGMI::initQueues" ref="a1f98694f104d052d71ed74ade38d69f0" args="(ArrayRef&lt; SUnit * &gt; TopRoots, ArrayRef&lt; SUnit * &gt; BotRoots)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">ScheduleDAGMI::initQueues</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Release ExitSU predecessors and setup scheduler queues. </p>
<p>Identify DAG roots and setup scheduler queues. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00760">760</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="ArrayRef_8h_source.html#l00121">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>, <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00245">nextIfDebug()</a>, <a class="el" href="ArrayRef_8h_source.html#l00123">llvm::ArrayRef&lt; T &gt;::rbegin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00606">releasePredecessors()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00567">releaseSuccessors()</a>, <a class="el" href="ArrayRef_8h_source.html#l00124">llvm::ArrayRef&lt; T &gt;::rend()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a2209b15a069023499cc665b373e67703"></a><!-- doxytag: member="llvm::ScheduleDAGMI::moveInstruction" ref="a2209b15a069023499cc665b373e67703" args="(MachineInstr *MI, MachineBasicBlock::iterator InsertPos)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">ScheduleDAGMI::moveInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Change the position of an instruction within the basic block and update live ranges and region boundary iterators. </p>
<p>This is normally called from the main scheduler loop but may also be invoked by the scheduling strategy to perform additional code motion.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00629">629</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02830">llvm::GenericScheduler::reschedulePhysRegCopies()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01189">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2dafe98c88d43b256622413886e2152"></a><!-- doxytag: member="llvm::ScheduleDAGMI::placeDebugValues" ref="ac2dafe98c88d43b256622413886e2152" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">ScheduleDAGMI::placeDebugValues</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>. </p>
<p>Reinsert any remaining debug_values, just like the PostRA scheduler. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00802">802</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::DbgValues</a>, <a class="el" href="PDBTypes_8h_source.html#l00387">llvm::DI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">llvm::ScheduleDAGInstrs::FirstDbgValue</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f5aea0b37a8ee856681544e5b97326d"></a><!-- doxytag: member="llvm::ScheduleDAGMI::postprocessDAG" ref="a0f5aea0b37a8ee856681544e5b97326d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">ScheduleDAGMI::postprocessDAG</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order. </p>
<p>This allows different instances of <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> to perform custom DAG postprocessing. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ae45a5a0da292d9ffb788053de389b77e">llvm::VLIWMachineScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00732">732</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00232">Mutations</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c51776d4e512a7f24d5b5d601c31016"></a><!-- doxytag: member="llvm::ScheduleDAGMI::releasePred" ref="a1c51776d4e512a7f24d5b5d601c31016" args="(SUnit *SU, SDep *PredEdge)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">ScheduleDAGMI::releasePred</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>PredEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ReleasePred - Decrement the NumSuccsLeft count of a predecessor. </p>
<p>When NumSuccsLeft reaches zero, release the predecessor node.</p>
<p>FIXME: Adjust PredSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00578">578</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00150">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00222">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineScheduler_8h_source.html#l00241">NextClusterPred</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00288">llvm::SUnit::NumSuccsLeft</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::WeakSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00606">releasePredecessors()</a>.</p>

</div>
</div>
<a class="anchor" id="a25f9975b56fe38f7a8bb4d10b7f6f5ea"></a><!-- doxytag: member="llvm::ScheduleDAGMI::releasePredecessors" ref="a25f9975b56fe38f7a8bb4d10b7f6f5ea" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">ScheduleDAGMI::releasePredecessors</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>releasePredecessors - Call releasePred on each of SU's predecessors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00606">606</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00578">releasePred()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00791">updateQueues()</a>.</p>

</div>
</div>
<a class="anchor" id="a90ffd918ef80c711049758b2064e15c4"></a><!-- doxytag: member="llvm::ScheduleDAGMI::releaseSucc" ref="a90ffd918ef80c711049758b2064e15c4" args="(SUnit *SU, SDep *SuccEdge)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">ScheduleDAGMI::releaseSucc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>SuccEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ReleaseSucc - Decrement the NumPredsLeft count of a successor. </p>
<p>When NumPredsLeft reaches zero, release the successor node.</p>
<p>FIXME: Adjust SuccSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00539">539</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00150">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00222">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineScheduler_8h_source.html#l00242">NextClusterSucc</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00287">llvm::SUnit::NumPredsLeft</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00289">llvm::SUnit::WeakPredsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00567">releaseSuccessors()</a>.</p>

</div>
</div>
<a class="anchor" id="acf56d667066b39177a3c0f134d759d98"></a><!-- doxytag: member="llvm::ScheduleDAGMI::releaseSuccessors" ref="acf56d667066b39177a3c0f134d759d98" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">ScheduleDAGMI::releaseSuccessors</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>releaseSuccessors - Call releaseSucc on each of SU's successors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00567">567</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00539">releaseSucc()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00791">updateQueues()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d7e71cf32573e6b1762b5a1d82a1cf5"></a><!-- doxytag: member="llvm::ScheduleDAGMI::schedule" ref="a5d7e71cf32573e6b1762b5a1d82a1cf5" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">ScheduleDAGMI::schedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. </p>
<p>Per-region scheduling driver, called back from MachineScheduler::runOnMachineFunction.</p>
<p>This is a simplified driver that does not consider liveness or register pressure. It is useful for PostRA scheduling and potentially other custom schedulers. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00662">662</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00647">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00825">dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00739">findRootsAndBiasEdges()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00460">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00629">moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00245">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">placeDebugValues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00732">postprocessDAG()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00224">priorNonDebug()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">SchedImpl</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="MachineScheduler_8h_source.html#l00229">Topo</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00791">updateQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03321">viewGraph()</a>, and <a class="el" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a>.</p>

</div>
</div>
<a class="anchor" id="a0464e893c7a9be19f0fca7a077c7e1db"></a><!-- doxytag: member="llvm::ScheduleDAGMI::top" ref="a0464e893c7a9be19f0fca7a077c7e1db" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">llvm::ScheduleDAGMI::top</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00287">287</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00235">CurrentTop</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02784">llvm::GenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02992">llvm::PostGenericScheduler::pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="abfdd9a95217810c69b2557060a130318"></a><!-- doxytag: member="llvm::ScheduleDAGMI::updateQueues" ref="abfdd9a95217810c69b2557060a130318" args="(SUnit *SU, bool IsTopNode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">ScheduleDAGMI::updateQueues</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Update scheduler DAG and queues after scheduling an instruction. </p>
<p>Update scheduler queues after scheduling an instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00791">791</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00606">releasePredecessors()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00567">releaseSuccessors()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a8181ae26c7912b2ae6214be22c4f6cf5"></a><!-- doxytag: member="llvm::ScheduleDAGMI::viewGraph" ref="a8181ae26c7912b2ae6214be22c4f6cf5" args="(const Twine &amp;Name, const Twine &amp;Title) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">ScheduleDAGMI::viewGraph</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Title</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03311">3311</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="raw__ostream_8cpp_source.html#l00729">llvm::errs()</a>, and <a class="el" href="GraphWriter_8h_source.html#l00348">llvm::ViewGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b7babb023cad0842f5a177e7abe3651"></a><!-- doxytag: member="llvm::ScheduleDAGMI::viewGraph" ref="a8b7babb023cad0842f5a177e7abe3651" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">ScheduleDAGMI::viewGraph</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Out-of-line implementation with no arguments is handy for gdb. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03321">3321</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad105300ffe3057a25a80af18ba1ce01b"></a><!-- doxytag: member="llvm::ScheduleDAGMI::AA" ref="ad105300ffe3057a25a80af18ba1ce01b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a>* <a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">llvm::ScheduleDAGMI::AA</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00224">224</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7435e842606f5db4bca092e5829befc6"></a><!-- doxytag: member="llvm::ScheduleDAGMI::CurrentBottom" ref="a7435e842606f5db4bca092e5829befc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The bottom of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00238">238</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00288">bottom()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00647">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01189">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8abe1b0d869087bd0c14a6637356dc0"></a><!-- doxytag: member="llvm::ScheduleDAGMI::CurrentTop" ref="ac8abe1b0d869087bd0c14a6637356dc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The top of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00235">235</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00647">checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01189">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00287">top()</a>.</p>

</div>
</div>
<a class="anchor" id="aed362d97300c9cd91f179f9c6c31c9ac"></a><!-- doxytag: member="llvm::ScheduleDAGMI::Mutations" ref="aed362d97300c9cd91f179f9c6c31c9ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::unique_ptr&lt;<a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a>&gt; &gt; <a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">llvm::ScheduleDAGMI::Mutations</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ordered list of DAG postprocessing steps. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00232">232</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00272">addMutation()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00732">postprocessDAG()</a>.</p>

</div>
</div>
<a class="anchor" id="a33503949e135cad03fa91fde0c005649"></a><!-- doxytag: member="llvm::ScheduleDAGMI::NextClusterPred" ref="a33503949e135cad03fa91fde0c005649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">llvm::ScheduleDAGMI::NextClusterPred</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00241">241</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00306">getNextClusterPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00578">releasePred()</a>.</p>

</div>
</div>
<a class="anchor" id="a2aa5cb48ee16ded1b263483026d08894"></a><!-- doxytag: member="llvm::ScheduleDAGMI::NextClusterSucc" ref="a2aa5cb48ee16ded1b263483026d08894" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">llvm::ScheduleDAGMI::NextClusterSucc</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00242">242</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00308">getNextClusterSucc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00539">releaseSucc()</a>.</p>

</div>
</div>
<a class="anchor" id="a3409bf0565e4e88ee547cd3f3c9b49bf"></a><!-- doxytag: member="llvm::ScheduleDAGMI::NumInstrsScheduled" ref="a3409bf0565e4e88ee547cd3f3c9b49bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">llvm::ScheduleDAGMI::NumInstrsScheduled</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number of instructions scheduled so far. </p>
<p>Used to cut off the scheduler at the point determined by misched-cutoff. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00247">247</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00647">checkSchedLimit()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00250">ScheduleDAGMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a0318c90d99b85c47bc82d9e0844462f6"></a><!-- doxytag: member="llvm::ScheduleDAGMI::SchedImpl" ref="a0318c90d99b85c47bc82d9e0844462f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>&gt; <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00225">225</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00617">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00848">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00578">releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00539">releaseSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d0a822d2d2469ed482d51cb5cba1856"></a><!-- doxytag: member="llvm::ScheduleDAGMI::Topo" ref="a0d0a822d2d2469ed482d51cb5cba1856" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">llvm::ScheduleDAGMI::Topo</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00229">229</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00522">addEdge()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00518">canAddEdge()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
