12:12:38 DEBUG : Logs will be stored at '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/IDE.log'.
12:12:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/temp_xsdb_launch_script.tcl
12:12:39 INFO  : Registering command handlers for Vitis TCF services
12:12:39 INFO  : Platform repository initialization has completed.
12:12:41 INFO  : XSCT server has started successfully.
12:12:41 INFO  : Successfully done setting XSCT server connection channel  
12:12:41 INFO  : Successfully done setting workspace for the tool. 
12:12:41 INFO  : plnx-install-location is set to ''
12:12:41 INFO  : Successfully done query RDI_DATADIR 
12:13:27 INFO  : Result from executing command 'getProjects': plat
12:13:27 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
12:13:41 INFO  : Result from executing command 'getProjects': plat
12:13:41 INFO  : Result from executing command 'getPlatforms': plat|/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/plat.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
12:17:30 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:18:09 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
12:18:25 INFO  : 'fpga -state' command is executed.
12:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
12:18:25 INFO  : 'jtag frequency' command is executed.
12:18:25 INFO  : Context for processor 'microblaze_0' is selected.
12:18:25 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
12:18:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:18:25 INFO  : Context for processor 'microblaze_0' is selected.
12:18:25 INFO  : Processor reset is completed for 'microblaze_0'.
12:18:25 INFO  : Context for processor 'microblaze_0' is selected.
12:18:25 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
12:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

12:18:26 INFO  : Context for processor 'microblaze_0' is selected.
12:18:26 INFO  : 'con' command is executed.
12:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:18:26 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
12:19:29 INFO  : Disconnected from the channel tcfchan#2.
12:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
12:19:29 INFO  : 'fpga -state' command is executed.
12:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
12:19:29 INFO  : 'jtag frequency' command is executed.
12:19:29 INFO  : Context for processor 'microblaze_0' is selected.
12:19:29 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
12:19:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:19:29 INFO  : Context for processor 'microblaze_0' is selected.
12:19:29 INFO  : Processor reset is completed for 'microblaze_0'.
12:19:29 INFO  : Context for processor 'microblaze_0' is selected.
12:19:29 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
12:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

12:19:29 INFO  : Context for processor 'microblaze_0' is selected.
12:19:29 INFO  : 'con' command is executed.
12:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:19:29 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
12:22:46 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:22:48 INFO  : Disconnected from the channel tcfchan#3.
12:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
12:22:48 INFO  : 'fpga -state' command is executed.
12:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
12:22:48 INFO  : 'jtag frequency' command is executed.
12:22:48 INFO  : Context for processor 'microblaze_0' is selected.
12:22:49 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
12:22:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:22:49 INFO  : Context for processor 'microblaze_0' is selected.
12:22:49 INFO  : Processor reset is completed for 'microblaze_0'.
12:22:49 INFO  : Context for processor 'microblaze_0' is selected.
12:22:49 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
12:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

12:22:49 INFO  : Context for processor 'microblaze_0' is selected.
12:22:49 INFO  : 'con' command is executed.
12:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:22:49 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:00:54 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:01:09 INFO  : Disconnected from the channel tcfchan#4.
13:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:01:09 INFO  : 'fpga -state' command is executed.
13:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:01:09 INFO  : 'jtag frequency' command is executed.
13:01:09 INFO  : Context for processor 'microblaze_0' is selected.
13:01:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:01:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:01:09 INFO  : Context for processor 'microblaze_0' is selected.
13:01:09 INFO  : Processor reset is completed for 'microblaze_0'.
13:01:09 INFO  : Context for processor 'microblaze_0' is selected.
13:01:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:01:09 INFO  : Context for processor 'microblaze_0' is selected.
13:01:09 INFO  : 'con' command is executed.
13:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:01:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:01:46 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:01:48 INFO  : Disconnected from the channel tcfchan#5.
13:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:01:48 INFO  : 'fpga -state' command is executed.
13:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:01:48 INFO  : 'jtag frequency' command is executed.
13:01:48 INFO  : Context for processor 'microblaze_0' is selected.
13:01:48 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:01:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:01:48 INFO  : Context for processor 'microblaze_0' is selected.
13:01:48 INFO  : Processor reset is completed for 'microblaze_0'.
13:01:48 INFO  : Context for processor 'microblaze_0' is selected.
13:01:48 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:01:48 INFO  : Context for processor 'microblaze_0' is selected.
13:01:48 INFO  : 'con' command is executed.
13:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:01:48 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:03:00 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:03:02 INFO  : Disconnected from the channel tcfchan#6.
13:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:03:02 INFO  : 'fpga -state' command is executed.
13:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:03:02 INFO  : 'jtag frequency' command is executed.
13:03:02 INFO  : Context for processor 'microblaze_0' is selected.
13:03:02 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:03:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:03:02 INFO  : Context for processor 'microblaze_0' is selected.
13:03:02 INFO  : Processor reset is completed for 'microblaze_0'.
13:03:02 INFO  : Context for processor 'microblaze_0' is selected.
13:03:02 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:03:02 INFO  : Context for processor 'microblaze_0' is selected.
13:03:02 INFO  : 'con' command is executed.
13:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:03:02 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:04:22 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:04:26 INFO  : Disconnected from the channel tcfchan#7.
13:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:04:26 INFO  : 'fpga -state' command is executed.
13:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:04:26 INFO  : 'jtag frequency' command is executed.
13:04:26 INFO  : Context for processor 'microblaze_0' is selected.
13:04:26 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:04:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:04:26 INFO  : Context for processor 'microblaze_0' is selected.
13:04:26 INFO  : Processor reset is completed for 'microblaze_0'.
13:04:26 INFO  : Context for processor 'microblaze_0' is selected.
13:04:26 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:04:27 INFO  : Context for processor 'microblaze_0' is selected.
13:04:27 INFO  : 'con' command is executed.
13:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:04:27 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:05:50 INFO  : Disconnected from the channel tcfchan#8.
13:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:05:50 INFO  : 'fpga -state' command is executed.
13:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:05:50 INFO  : 'jtag frequency' command is executed.
13:05:50 INFO  : Context for processor 'microblaze_0' is selected.
13:05:50 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:05:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:05:50 INFO  : Context for processor 'microblaze_0' is selected.
13:05:50 INFO  : Processor reset is completed for 'microblaze_0'.
13:05:50 INFO  : Context for processor 'microblaze_0' is selected.
13:05:50 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:05:50 INFO  : Context for processor 'microblaze_0' is selected.
13:05:50 INFO  : 'con' command is executed.
13:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:05:50 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:06:57 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:07:51 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:07:54 INFO  : Disconnected from the channel tcfchan#9.
13:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:07:54 INFO  : 'fpga -state' command is executed.
13:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:07:54 INFO  : 'jtag frequency' command is executed.
13:07:54 INFO  : Context for processor 'microblaze_0' is selected.
13:07:54 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:07:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:07:54 INFO  : Context for processor 'microblaze_0' is selected.
13:07:54 INFO  : Processor reset is completed for 'microblaze_0'.
13:07:54 INFO  : Context for processor 'microblaze_0' is selected.
13:07:54 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:07:54 INFO  : Context for processor 'microblaze_0' is selected.
13:07:54 INFO  : 'con' command is executed.
13:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:07:54 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:08:43 INFO  : Disconnected from the channel tcfchan#10.
13:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:08:43 INFO  : 'fpga -state' command is executed.
13:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:08:43 INFO  : 'jtag frequency' command is executed.
13:08:43 INFO  : Context for processor 'microblaze_0' is selected.
13:08:43 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:08:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:08:43 INFO  : Context for processor 'microblaze_0' is selected.
13:08:43 INFO  : Processor reset is completed for 'microblaze_0'.
13:08:43 INFO  : Context for processor 'microblaze_0' is selected.
13:08:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:08:44 INFO  : Context for processor 'microblaze_0' is selected.
13:08:44 INFO  : 'con' command is executed.
13:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:08:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:15:28 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:15:30 INFO  : Disconnected from the channel tcfchan#11.
13:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:15:30 INFO  : 'fpga -state' command is executed.
13:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:15:31 INFO  : 'jtag frequency' command is executed.
13:15:31 INFO  : Context for processor 'microblaze_0' is selected.
13:15:31 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:15:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:15:31 INFO  : Context for processor 'microblaze_0' is selected.
13:15:31 INFO  : Processor reset is completed for 'microblaze_0'.
13:15:31 INFO  : Context for processor 'microblaze_0' is selected.
13:15:31 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:15:31 INFO  : Context for processor 'microblaze_0' is selected.
13:15:31 INFO  : 'con' command is executed.
13:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:15:31 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:16:08 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:16:11 INFO  : Disconnected from the channel tcfchan#12.
13:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:16:11 INFO  : 'fpga -state' command is executed.
13:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:16:11 INFO  : 'jtag frequency' command is executed.
13:16:11 INFO  : Context for processor 'microblaze_0' is selected.
13:16:11 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:16:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:16:11 INFO  : Context for processor 'microblaze_0' is selected.
13:16:11 INFO  : Processor reset is completed for 'microblaze_0'.
13:16:11 INFO  : Context for processor 'microblaze_0' is selected.
13:16:11 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:16:11 INFO  : Context for processor 'microblaze_0' is selected.
13:16:11 INFO  : 'con' command is executed.
13:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:16:11 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:17:26 INFO  : Disconnected from the channel tcfchan#13.
13:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:17:26 INFO  : 'fpga -state' command is executed.
13:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:17:26 INFO  : 'jtag frequency' command is executed.
13:17:26 INFO  : Context for processor 'microblaze_0' is selected.
13:17:26 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:17:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:17:26 INFO  : Context for processor 'microblaze_0' is selected.
13:17:26 INFO  : Processor reset is completed for 'microblaze_0'.
13:17:26 INFO  : Context for processor 'microblaze_0' is selected.
13:17:26 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:17:26 INFO  : Context for processor 'microblaze_0' is selected.
13:17:26 INFO  : 'con' command is executed.
13:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:17:26 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:18:10 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:18:13 INFO  : Disconnected from the channel tcfchan#14.
13:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:18:13 INFO  : 'fpga -state' command is executed.
13:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:13 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:18:13 INFO  : 'jtag frequency' command is executed.
13:18:13 INFO  : Context for processor 'microblaze_0' is selected.
13:18:13 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:18:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:18:13 INFO  : Context for processor 'microblaze_0' is selected.
13:18:13 INFO  : Processor reset is completed for 'microblaze_0'.
13:18:13 INFO  : Context for processor 'microblaze_0' is selected.
13:18:13 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:18:13 INFO  : Context for processor 'microblaze_0' is selected.
13:18:13 INFO  : 'con' command is executed.
13:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:18:13 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:19:47 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:19:49 INFO  : Disconnected from the channel tcfchan#15.
13:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:19:50 INFO  : 'fpga -state' command is executed.
13:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:19:50 INFO  : 'jtag frequency' command is executed.
13:19:50 INFO  : Context for processor 'microblaze_0' is selected.
13:19:50 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:19:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:19:50 INFO  : Context for processor 'microblaze_0' is selected.
13:19:50 INFO  : Processor reset is completed for 'microblaze_0'.
13:19:50 INFO  : Context for processor 'microblaze_0' is selected.
13:19:50 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:19:50 INFO  : Context for processor 'microblaze_0' is selected.
13:19:50 INFO  : 'con' command is executed.
13:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:19:50 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:19:57 INFO  : Disconnected from the channel tcfchan#16.
13:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:19:57 INFO  : 'fpga -state' command is executed.
13:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:19:57 INFO  : 'jtag frequency' command is executed.
13:19:57 INFO  : Context for processor 'microblaze_0' is selected.
13:19:57 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:19:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:19:57 INFO  : Context for processor 'microblaze_0' is selected.
13:19:57 INFO  : Processor reset is completed for 'microblaze_0'.
13:19:57 INFO  : Context for processor 'microblaze_0' is selected.
13:19:58 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:19:58 INFO  : Context for processor 'microblaze_0' is selected.
13:19:58 INFO  : 'con' command is executed.
13:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:19:58 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:20:57 INFO  : Disconnected from the channel tcfchan#17.
13:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:20:57 INFO  : 'fpga -state' command is executed.
13:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:20:57 INFO  : 'jtag frequency' command is executed.
13:20:57 INFO  : Context for processor 'microblaze_0' is selected.
13:20:57 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:20:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:20:57 INFO  : Context for processor 'microblaze_0' is selected.
13:20:57 INFO  : Processor reset is completed for 'microblaze_0'.
13:20:57 INFO  : Context for processor 'microblaze_0' is selected.
13:20:57 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:20:57 INFO  : Context for processor 'microblaze_0' is selected.
13:20:57 INFO  : 'con' command is executed.
13:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:20:57 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:21:06 INFO  : Disconnected from the channel tcfchan#18.
13:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:21:06 INFO  : 'fpga -state' command is executed.
13:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:21:06 INFO  : 'jtag frequency' command is executed.
13:21:06 INFO  : Context for processor 'microblaze_0' is selected.
13:21:06 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:21:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:21:06 INFO  : Context for processor 'microblaze_0' is selected.
13:21:06 INFO  : Processor reset is completed for 'microblaze_0'.
13:21:06 INFO  : Context for processor 'microblaze_0' is selected.
13:21:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:21:06 INFO  : Context for processor 'microblaze_0' is selected.
13:21:06 INFO  : 'con' command is executed.
13:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:21:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:22:53 INFO  : Disconnected from the channel tcfchan#19.
13:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:22:53 INFO  : 'fpga -state' command is executed.
13:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:22:53 INFO  : 'jtag frequency' command is executed.
13:22:53 INFO  : Context for processor 'microblaze_0' is selected.
13:22:53 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:22:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:53 INFO  : Context for processor 'microblaze_0' is selected.
13:22:53 INFO  : Processor reset is completed for 'microblaze_0'.
13:22:53 INFO  : Context for processor 'microblaze_0' is selected.
13:22:53 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:22:53 INFO  : Context for processor 'microblaze_0' is selected.
13:22:53 INFO  : 'con' command is executed.
13:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:22:53 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:23:57 INFO  : Disconnected from the channel tcfchan#20.
13:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:23:58 INFO  : 'fpga -state' command is executed.
13:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:23:58 INFO  : 'jtag frequency' command is executed.
13:23:58 INFO  : Context for processor 'microblaze_0' is selected.
13:23:58 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:23:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:23:58 INFO  : Context for processor 'microblaze_0' is selected.
13:23:58 INFO  : Processor reset is completed for 'microblaze_0'.
13:23:58 INFO  : Context for processor 'microblaze_0' is selected.
13:23:58 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:23:58 INFO  : Context for processor 'microblaze_0' is selected.
13:23:58 INFO  : 'con' command is executed.
13:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:23:58 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:24:03 INFO  : Disconnected from the channel tcfchan#21.
13:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:24:03 INFO  : 'fpga -state' command is executed.
13:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:24:04 INFO  : 'jtag frequency' command is executed.
13:24:04 INFO  : Context for processor 'microblaze_0' is selected.
13:24:04 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:24:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:04 INFO  : Context for processor 'microblaze_0' is selected.
13:24:04 INFO  : Processor reset is completed for 'microblaze_0'.
13:24:04 INFO  : Context for processor 'microblaze_0' is selected.
13:24:04 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:24:04 INFO  : Context for processor 'microblaze_0' is selected.
13:24:04 INFO  : 'con' command is executed.
13:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:24:04 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:24:09 INFO  : Disconnected from the channel tcfchan#22.
13:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:24:09 INFO  : 'fpga -state' command is executed.
13:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:24:09 INFO  : 'jtag frequency' command is executed.
13:24:09 INFO  : Context for processor 'microblaze_0' is selected.
13:24:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:24:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:09 INFO  : Context for processor 'microblaze_0' is selected.
13:24:09 INFO  : Processor reset is completed for 'microblaze_0'.
13:24:09 INFO  : Context for processor 'microblaze_0' is selected.
13:24:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:24:09 INFO  : Context for processor 'microblaze_0' is selected.
13:24:09 INFO  : 'con' command is executed.
13:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:24:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:24:45 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:24:47 INFO  : Disconnected from the channel tcfchan#23.
13:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:24:47 INFO  : 'fpga -state' command is executed.
13:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:24:47 INFO  : 'jtag frequency' command is executed.
13:24:47 INFO  : Context for processor 'microblaze_0' is selected.
13:24:47 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:24:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:47 INFO  : Context for processor 'microblaze_0' is selected.
13:24:48 INFO  : Processor reset is completed for 'microblaze_0'.
13:24:48 INFO  : Context for processor 'microblaze_0' is selected.
13:24:48 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:24:48 INFO  : Context for processor 'microblaze_0' is selected.
13:24:48 INFO  : 'con' command is executed.
13:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:24:48 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:26:11 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:26:14 INFO  : Disconnected from the channel tcfchan#24.
13:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:26:14 INFO  : 'fpga -state' command is executed.
13:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:26:14 INFO  : 'jtag frequency' command is executed.
13:26:14 INFO  : Context for processor 'microblaze_0' is selected.
13:26:14 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:26:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:26:14 INFO  : Context for processor 'microblaze_0' is selected.
13:26:14 INFO  : Processor reset is completed for 'microblaze_0'.
13:26:14 INFO  : Context for processor 'microblaze_0' is selected.
13:26:14 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:26:15 INFO  : Context for processor 'microblaze_0' is selected.
13:26:15 INFO  : 'con' command is executed.
13:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:26:15 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:28:18 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:28:19 INFO  : Disconnected from the channel tcfchan#25.
13:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:28:20 INFO  : 'fpga -state' command is executed.
13:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:28:20 INFO  : 'jtag frequency' command is executed.
13:28:20 INFO  : Context for processor 'microblaze_0' is selected.
13:28:20 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:28:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:28:20 INFO  : Context for processor 'microblaze_0' is selected.
13:28:20 INFO  : Processor reset is completed for 'microblaze_0'.
13:28:20 INFO  : Context for processor 'microblaze_0' is selected.
13:28:20 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:28:20 INFO  : Context for processor 'microblaze_0' is selected.
13:28:20 INFO  : 'con' command is executed.
13:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:28:20 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:28:33 INFO  : Disconnected from the channel tcfchan#26.
13:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:28:33 INFO  : 'fpga -state' command is executed.
13:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:33 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:28:33 INFO  : 'jtag frequency' command is executed.
13:28:33 INFO  : Context for processor 'microblaze_0' is selected.
13:28:33 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:28:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:28:33 INFO  : Context for processor 'microblaze_0' is selected.
13:28:33 INFO  : Processor reset is completed for 'microblaze_0'.
13:28:33 INFO  : Context for processor 'microblaze_0' is selected.
13:28:33 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:28:33 INFO  : Context for processor 'microblaze_0' is selected.
13:28:33 INFO  : 'con' command is executed.
13:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:28:33 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:29:22 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:29:24 INFO  : Disconnected from the channel tcfchan#27.
13:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:29:24 INFO  : 'fpga -state' command is executed.
13:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:29:24 INFO  : 'jtag frequency' command is executed.
13:29:24 INFO  : Context for processor 'microblaze_0' is selected.
13:29:24 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:29:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:29:24 INFO  : Context for processor 'microblaze_0' is selected.
13:29:24 INFO  : Processor reset is completed for 'microblaze_0'.
13:29:24 INFO  : Context for processor 'microblaze_0' is selected.
13:29:24 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:29:24 INFO  : Context for processor 'microblaze_0' is selected.
13:29:24 INFO  : 'con' command is executed.
13:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:29:24 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:30:08 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:30:11 INFO  : Disconnected from the channel tcfchan#28.
13:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:30:11 INFO  : 'fpga -state' command is executed.
13:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:30:11 INFO  : 'jtag frequency' command is executed.
13:30:11 INFO  : Context for processor 'microblaze_0' is selected.
13:30:11 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:30:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:30:11 INFO  : Context for processor 'microblaze_0' is selected.
13:30:11 INFO  : Processor reset is completed for 'microblaze_0'.
13:30:11 INFO  : Context for processor 'microblaze_0' is selected.
13:30:11 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:30:11 INFO  : Context for processor 'microblaze_0' is selected.
13:30:11 INFO  : 'con' command is executed.
13:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:30:11 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:32:55 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:34:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:34:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:34:51 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:35:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:35:13 INFO  : Disconnected from the channel tcfchan#29.
13:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:35:13 INFO  : 'fpga -state' command is executed.
13:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:13 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:35:13 INFO  : 'jtag frequency' command is executed.
13:35:13 INFO  : Context for processor 'microblaze_0' is selected.
13:35:13 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:35:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:35:13 INFO  : Context for processor 'microblaze_0' is selected.
13:35:13 INFO  : Processor reset is completed for 'microblaze_0'.
13:35:13 INFO  : Context for processor 'microblaze_0' is selected.
13:35:13 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:35:13 INFO  : Context for processor 'microblaze_0' is selected.
13:35:13 INFO  : 'con' command is executed.
13:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:35:13 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:37:28 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:37:33 INFO  : Disconnected from the channel tcfchan#30.
13:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:37:34 INFO  : 'fpga -state' command is executed.
13:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:34 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:37:34 INFO  : 'jtag frequency' command is executed.
13:37:34 INFO  : Context for processor 'microblaze_0' is selected.
13:37:34 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:37:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:37:34 INFO  : Context for processor 'microblaze_0' is selected.
13:37:34 INFO  : Processor reset is completed for 'microblaze_0'.
13:37:34 INFO  : Context for processor 'microblaze_0' is selected.
13:37:34 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:37:34 INFO  : Context for processor 'microblaze_0' is selected.
13:37:34 INFO  : 'con' command is executed.
13:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:37:34 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:39:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:39:09 INFO  : Disconnected from the channel tcfchan#31.
13:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:39:09 INFO  : 'fpga -state' command is executed.
13:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:39:09 INFO  : 'jtag frequency' command is executed.
13:39:09 INFO  : Context for processor 'microblaze_0' is selected.
13:39:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:39:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:39:09 INFO  : Context for processor 'microblaze_0' is selected.
13:39:09 INFO  : Processor reset is completed for 'microblaze_0'.
13:39:09 INFO  : Context for processor 'microblaze_0' is selected.
13:39:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:39:09 INFO  : Context for processor 'microblaze_0' is selected.
13:39:09 INFO  : 'con' command is executed.
13:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:39:24 INFO  : Disconnected from the channel tcfchan#32.
13:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:39:24 INFO  : 'fpga -state' command is executed.
13:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:39:24 INFO  : 'jtag frequency' command is executed.
13:39:24 INFO  : Context for processor 'microblaze_0' is selected.
13:39:24 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:39:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:39:24 INFO  : Context for processor 'microblaze_0' is selected.
13:39:24 INFO  : Processor reset is completed for 'microblaze_0'.
13:39:24 INFO  : Context for processor 'microblaze_0' is selected.
13:39:24 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:39:24 INFO  : Context for processor 'microblaze_0' is selected.
13:39:24 INFO  : 'con' command is executed.
13:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:24 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:39:27 INFO  : Disconnected from the channel tcfchan#33.
13:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:39:27 INFO  : 'fpga -state' command is executed.
13:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:27 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:39:27 INFO  : 'jtag frequency' command is executed.
13:39:27 INFO  : Context for processor 'microblaze_0' is selected.
13:39:27 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:39:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:39:27 INFO  : Context for processor 'microblaze_0' is selected.
13:39:27 INFO  : Processor reset is completed for 'microblaze_0'.
13:39:27 INFO  : Context for processor 'microblaze_0' is selected.
13:39:27 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:39:27 INFO  : Context for processor 'microblaze_0' is selected.
13:39:27 INFO  : 'con' command is executed.
13:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:27 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:39:43 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:39:45 INFO  : Disconnected from the channel tcfchan#34.
13:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:39:46 INFO  : 'fpga -state' command is executed.
13:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:46 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:39:46 INFO  : 'jtag frequency' command is executed.
13:39:46 INFO  : Context for processor 'microblaze_0' is selected.
13:39:46 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:39:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:39:46 INFO  : Context for processor 'microblaze_0' is selected.
13:39:46 INFO  : Processor reset is completed for 'microblaze_0'.
13:39:46 INFO  : Context for processor 'microblaze_0' is selected.
13:39:46 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:39:46 INFO  : Context for processor 'microblaze_0' is selected.
13:39:46 INFO  : 'con' command is executed.
13:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:46 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:49:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:49:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:49:25 INFO  : Disconnected from the channel tcfchan#35.
13:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:49:25 INFO  : 'fpga -state' command is executed.
13:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:49:25 INFO  : 'jtag frequency' command is executed.
13:49:25 INFO  : Context for processor 'microblaze_0' is selected.
13:49:25 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:49:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:49:25 INFO  : Context for processor 'microblaze_0' is selected.
13:49:25 INFO  : Processor reset is completed for 'microblaze_0'.
13:49:25 INFO  : Context for processor 'microblaze_0' is selected.
13:49:25 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:49:25 INFO  : Context for processor 'microblaze_0' is selected.
13:49:25 INFO  : 'con' command is executed.
13:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:49:25 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:50:04 INFO  : Disconnected from the channel tcfchan#36.
13:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:50:04 INFO  : 'fpga -state' command is executed.
13:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:50:04 INFO  : 'jtag frequency' command is executed.
13:50:04 INFO  : Context for processor 'microblaze_0' is selected.
13:50:04 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:50:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:50:04 INFO  : Context for processor 'microblaze_0' is selected.
13:50:04 INFO  : Processor reset is completed for 'microblaze_0'.
13:50:04 INFO  : Context for processor 'microblaze_0' is selected.
13:50:04 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:50:04 INFO  : Context for processor 'microblaze_0' is selected.
13:50:04 INFO  : 'con' command is executed.
13:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:50:04 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:50:45 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:50:47 INFO  : Disconnected from the channel tcfchan#37.
13:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:50:47 INFO  : 'fpga -state' command is executed.
13:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:50:47 INFO  : 'jtag frequency' command is executed.
13:50:47 INFO  : Context for processor 'microblaze_0' is selected.
13:50:47 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:50:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:50:47 INFO  : Context for processor 'microblaze_0' is selected.
13:50:47 INFO  : Processor reset is completed for 'microblaze_0'.
13:50:47 INFO  : Context for processor 'microblaze_0' is selected.
13:50:47 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:50:47 INFO  : Context for processor 'microblaze_0' is selected.
13:50:47 INFO  : 'con' command is executed.
13:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:50:47 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
13:51:29 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:51:44 INFO  : Disconnected from the channel tcfchan#38.
13:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
13:51:44 INFO  : 'fpga -state' command is executed.
13:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
13:51:44 INFO  : 'jtag frequency' command is executed.
13:51:44 INFO  : Context for processor 'microblaze_0' is selected.
13:51:44 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
13:51:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:51:44 INFO  : Context for processor 'microblaze_0' is selected.
13:51:44 INFO  : Processor reset is completed for 'microblaze_0'.
13:51:44 INFO  : Context for processor 'microblaze_0' is selected.
13:51:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
13:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

13:51:44 INFO  : Context for processor 'microblaze_0' is selected.
13:51:44 INFO  : 'con' command is executed.
13:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:51:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:01:14 INFO  : Disconnected from the channel tcfchan#39.
14:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:01:14 INFO  : 'fpga -state' command is executed.
14:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:01:14 INFO  : 'jtag frequency' command is executed.
14:01:14 INFO  : Context for processor 'microblaze_0' is selected.
14:01:14 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:01:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:01:14 INFO  : Context for processor 'microblaze_0' is selected.
14:01:14 INFO  : Processor reset is completed for 'microblaze_0'.
14:01:15 INFO  : Context for processor 'microblaze_0' is selected.
14:01:15 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:01:15 INFO  : Context for processor 'microblaze_0' is selected.
14:01:15 INFO  : 'con' command is executed.
14:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:01:15 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:23:37 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:23:40 INFO  : Disconnected from the channel tcfchan#40.
14:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:23:40 INFO  : 'fpga -state' command is executed.
14:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:40 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:23:40 INFO  : 'jtag frequency' command is executed.
14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:40 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:23:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:40 INFO  : Processor reset is completed for 'microblaze_0'.
14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:40 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:40 INFO  : 'con' command is executed.
14:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:23:40 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:24:38 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:24:44 INFO  : Disconnected from the channel tcfchan#41.
14:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:24:44 INFO  : 'fpga -state' command is executed.
14:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:24:44 INFO  : 'jtag frequency' command is executed.
14:24:44 INFO  : Context for processor 'microblaze_0' is selected.
14:24:44 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:24:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:24:44 INFO  : Context for processor 'microblaze_0' is selected.
14:24:44 INFO  : Processor reset is completed for 'microblaze_0'.
14:24:44 INFO  : Context for processor 'microblaze_0' is selected.
14:24:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:24:44 INFO  : Context for processor 'microblaze_0' is selected.
14:24:44 INFO  : 'con' command is executed.
14:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:24:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:27:03 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:27:05 INFO  : Disconnected from the channel tcfchan#42.
14:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:27:05 INFO  : 'fpga -state' command is executed.
14:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:05 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:27:05 INFO  : 'jtag frequency' command is executed.
14:27:05 INFO  : Context for processor 'microblaze_0' is selected.
14:27:05 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:27:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:27:05 INFO  : Context for processor 'microblaze_0' is selected.
14:27:05 INFO  : Processor reset is completed for 'microblaze_0'.
14:27:05 INFO  : Context for processor 'microblaze_0' is selected.
14:27:05 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:27:05 INFO  : Context for processor 'microblaze_0' is selected.
14:27:05 INFO  : 'con' command is executed.
14:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:27:05 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:27:45 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:27:51 INFO  : Disconnected from the channel tcfchan#43.
14:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:27:51 INFO  : 'fpga -state' command is executed.
14:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:51 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:27:51 INFO  : 'jtag frequency' command is executed.
14:27:51 INFO  : Context for processor 'microblaze_0' is selected.
14:27:51 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:27:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:27:51 INFO  : Context for processor 'microblaze_0' is selected.
14:27:51 INFO  : Processor reset is completed for 'microblaze_0'.
14:27:51 INFO  : Context for processor 'microblaze_0' is selected.
14:27:51 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:27:52 INFO  : Context for processor 'microblaze_0' is selected.
14:27:52 INFO  : 'con' command is executed.
14:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:27:52 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:32:19 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:32:21 INFO  : Disconnected from the channel tcfchan#44.
14:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:32:22 INFO  : 'fpga -state' command is executed.
14:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:32:22 INFO  : 'jtag frequency' command is executed.
14:32:22 INFO  : Context for processor 'microblaze_0' is selected.
14:32:22 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:32:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:32:22 INFO  : Context for processor 'microblaze_0' is selected.
14:32:22 INFO  : Processor reset is completed for 'microblaze_0'.
14:32:22 INFO  : Context for processor 'microblaze_0' is selected.
14:32:22 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:32:22 INFO  : Context for processor 'microblaze_0' is selected.
14:32:22 INFO  : 'con' command is executed.
14:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:32:22 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:32:57 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:33:19 INFO  : Disconnected from the channel tcfchan#45.
14:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
14:33:19 INFO  : 'fpga -state' command is executed.
14:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
14:33:19 INFO  : 'jtag frequency' command is executed.
14:33:19 INFO  : Context for processor 'microblaze_0' is selected.
14:33:19 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
14:33:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:33:19 INFO  : Context for processor 'microblaze_0' is selected.
14:33:19 INFO  : Processor reset is completed for 'microblaze_0'.
14:33:20 INFO  : Context for processor 'microblaze_0' is selected.
14:33:20 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
14:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

14:33:20 INFO  : Context for processor 'microblaze_0' is selected.
14:33:20 INFO  : 'con' command is executed.
14:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:33:20 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
14:46:22 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:49:25 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:49:28 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:52:00 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:52:04 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:53:21 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:55:44 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:59:05 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:59:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:00:00 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:00:03 INFO  : Disconnected from the channel tcfchan#46.
15:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:00:03 INFO  : 'fpga -state' command is executed.
15:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:03 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:00:03 INFO  : 'jtag frequency' command is executed.
15:00:03 INFO  : Context for processor 'microblaze_0' is selected.
15:00:03 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:00:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:03 INFO  : Context for processor 'microblaze_0' is selected.
15:00:03 INFO  : Processor reset is completed for 'microblaze_0'.
15:00:03 INFO  : Context for processor 'microblaze_0' is selected.
15:00:03 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:00:03 INFO  : Context for processor 'microblaze_0' is selected.
15:00:03 INFO  : 'con' command is executed.
15:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:03 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:00:35 INFO  : Disconnected from the channel tcfchan#47.
15:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:00:35 INFO  : 'fpga -state' command is executed.
15:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:35 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:00:35 INFO  : 'jtag frequency' command is executed.
15:00:35 INFO  : Context for processor 'microblaze_0' is selected.
15:00:35 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:00:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:35 INFO  : Context for processor 'microblaze_0' is selected.
15:00:35 INFO  : Processor reset is completed for 'microblaze_0'.
15:00:35 INFO  : Context for processor 'microblaze_0' is selected.
15:00:35 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:00:35 INFO  : Context for processor 'microblaze_0' is selected.
15:00:35 INFO  : 'con' command is executed.
15:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:35 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:03:24 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:03:36 INFO  : Disconnected from the channel tcfchan#48.
15:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:03:36 INFO  : 'fpga -state' command is executed.
15:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:36 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:03:36 INFO  : 'jtag frequency' command is executed.
15:03:36 INFO  : Context for processor 'microblaze_0' is selected.
15:03:36 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:03:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:03:36 INFO  : Context for processor 'microblaze_0' is selected.
15:03:36 INFO  : Processor reset is completed for 'microblaze_0'.
15:03:36 INFO  : Context for processor 'microblaze_0' is selected.
15:03:36 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:03:36 INFO  : Context for processor 'microblaze_0' is selected.
15:03:36 INFO  : 'con' command is executed.
15:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:03:36 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:03:39 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:03:41 INFO  : Disconnected from the channel tcfchan#49.
15:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:03:41 INFO  : 'fpga -state' command is executed.
15:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:03:41 INFO  : 'jtag frequency' command is executed.
15:03:41 INFO  : Context for processor 'microblaze_0' is selected.
15:03:41 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:03:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:03:41 INFO  : Context for processor 'microblaze_0' is selected.
15:03:41 INFO  : Processor reset is completed for 'microblaze_0'.
15:03:41 INFO  : Context for processor 'microblaze_0' is selected.
15:03:41 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:03:41 INFO  : Context for processor 'microblaze_0' is selected.
15:03:41 INFO  : 'con' command is executed.
15:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:03:41 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:08:34 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:08:41 INFO  : Disconnected from the channel tcfchan#50.
15:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:08:41 INFO  : 'fpga -state' command is executed.
15:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:08:41 INFO  : 'jtag frequency' command is executed.
15:08:41 INFO  : Context for processor 'microblaze_0' is selected.
15:08:41 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:08:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:08:41 INFO  : Context for processor 'microblaze_0' is selected.
15:08:41 INFO  : Processor reset is completed for 'microblaze_0'.
15:08:41 INFO  : Context for processor 'microblaze_0' is selected.
15:08:41 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:08:41 INFO  : Context for processor 'microblaze_0' is selected.
15:08:41 INFO  : 'con' command is executed.
15:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:08:41 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:09:09 INFO  : Disconnected from the channel tcfchan#51.
15:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:09:09 INFO  : 'fpga -state' command is executed.
15:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:09:09 INFO  : 'jtag frequency' command is executed.
15:09:09 INFO  : Context for processor 'microblaze_0' is selected.
15:09:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:09:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:09:09 INFO  : Context for processor 'microblaze_0' is selected.
15:09:09 INFO  : Processor reset is completed for 'microblaze_0'.
15:09:09 INFO  : Context for processor 'microblaze_0' is selected.
15:09:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:09:09 INFO  : Context for processor 'microblaze_0' is selected.
15:09:09 INFO  : 'con' command is executed.
15:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:09:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:10:00 INFO  : Disconnected from the channel tcfchan#52.
15:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:10:00 INFO  : 'fpga -state' command is executed.
15:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:00 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:10:00 INFO  : 'jtag frequency' command is executed.
15:10:00 INFO  : Context for processor 'microblaze_0' is selected.
15:10:00 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:10:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:00 INFO  : Context for processor 'microblaze_0' is selected.
15:10:00 INFO  : Processor reset is completed for 'microblaze_0'.
15:10:00 INFO  : Context for processor 'microblaze_0' is selected.
15:10:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:10:01 INFO  : Context for processor 'microblaze_0' is selected.
15:10:01 INFO  : 'con' command is executed.
15:10:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:10:17 INFO  : Disconnected from the channel tcfchan#53.
15:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:10:17 INFO  : 'fpga -state' command is executed.
15:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:10:17 INFO  : 'jtag frequency' command is executed.
15:10:17 INFO  : Context for processor 'microblaze_0' is selected.
15:10:17 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:10:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:17 INFO  : Context for processor 'microblaze_0' is selected.
15:10:17 INFO  : Processor reset is completed for 'microblaze_0'.
15:10:17 INFO  : Context for processor 'microblaze_0' is selected.
15:10:17 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:10:17 INFO  : Context for processor 'microblaze_0' is selected.
15:10:17 INFO  : 'con' command is executed.
15:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:17 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:10:57 INFO  : Disconnected from the channel tcfchan#54.
15:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:10:57 INFO  : 'fpga -state' command is executed.
15:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:10:57 INFO  : 'jtag frequency' command is executed.
15:10:57 INFO  : Context for processor 'microblaze_0' is selected.
15:10:57 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:10:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:57 INFO  : Context for processor 'microblaze_0' is selected.
15:10:57 INFO  : Processor reset is completed for 'microblaze_0'.
15:10:57 INFO  : Context for processor 'microblaze_0' is selected.
15:10:57 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:10:57 INFO  : Context for processor 'microblaze_0' is selected.
15:10:57 INFO  : 'con' command is executed.
15:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:57 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:11:08 INFO  : Disconnected from the channel tcfchan#55.
15:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:11:08 INFO  : 'fpga -state' command is executed.
15:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:08 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:11:08 INFO  : 'jtag frequency' command is executed.
15:11:08 INFO  : Context for processor 'microblaze_0' is selected.
15:11:08 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:11:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:11:08 INFO  : Context for processor 'microblaze_0' is selected.
15:11:08 INFO  : Processor reset is completed for 'microblaze_0'.
15:11:08 INFO  : Context for processor 'microblaze_0' is selected.
15:11:08 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:11:08 INFO  : Context for processor 'microblaze_0' is selected.
15:11:08 INFO  : 'con' command is executed.
15:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:11:08 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:13:29 INFO  : Disconnected from the channel tcfchan#56.
15:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:13:29 INFO  : 'fpga -state' command is executed.
15:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:13:29 INFO  : 'jtag frequency' command is executed.
15:13:29 INFO  : Context for processor 'microblaze_0' is selected.
15:13:29 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:13:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:13:29 INFO  : Context for processor 'microblaze_0' is selected.
15:13:29 INFO  : Processor reset is completed for 'microblaze_0'.
15:13:29 INFO  : Context for processor 'microblaze_0' is selected.
15:13:29 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:13:29 INFO  : Context for processor 'microblaze_0' is selected.
15:13:29 INFO  : 'con' command is executed.
15:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:13:29 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:14:11 INFO  : Disconnected from the channel tcfchan#57.
15:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:14:11 INFO  : 'fpga -state' command is executed.
15:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:14:11 INFO  : 'jtag frequency' command is executed.
15:14:11 INFO  : Context for processor 'microblaze_0' is selected.
15:14:11 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:14:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:14:11 INFO  : Context for processor 'microblaze_0' is selected.
15:14:11 INFO  : Processor reset is completed for 'microblaze_0'.
15:14:11 INFO  : Context for processor 'microblaze_0' is selected.
15:14:11 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:14:11 INFO  : Context for processor 'microblaze_0' is selected.
15:14:11 INFO  : 'con' command is executed.
15:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:14:11 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:14:32 INFO  : Disconnected from the channel tcfchan#58.
15:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:14:32 INFO  : 'fpga -state' command is executed.
15:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:33 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:14:33 INFO  : 'jtag frequency' command is executed.
15:14:33 INFO  : Context for processor 'microblaze_0' is selected.
15:14:33 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:14:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:14:33 INFO  : Context for processor 'microblaze_0' is selected.
15:14:33 INFO  : Processor reset is completed for 'microblaze_0'.
15:14:33 INFO  : Context for processor 'microblaze_0' is selected.
15:14:33 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:14:33 INFO  : Context for processor 'microblaze_0' is selected.
15:14:33 INFO  : 'con' command is executed.
15:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:14:33 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:15:10 INFO  : Disconnected from the channel tcfchan#59.
15:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:15:10 INFO  : 'fpga -state' command is executed.
15:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:10 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:15:10 INFO  : 'jtag frequency' command is executed.
15:15:10 INFO  : Context for processor 'microblaze_0' is selected.
15:15:10 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:15:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:15:10 INFO  : Context for processor 'microblaze_0' is selected.
15:15:10 INFO  : Processor reset is completed for 'microblaze_0'.
15:15:10 INFO  : Context for processor 'microblaze_0' is selected.
15:15:10 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:15:10 INFO  : Context for processor 'microblaze_0' is selected.
15:15:10 INFO  : 'con' command is executed.
15:15:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:15:10 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:16:51 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:17:29 INFO  : Disconnected from the channel tcfchan#60.
15:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:17:29 INFO  : 'fpga -state' command is executed.
15:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:17:29 INFO  : 'jtag frequency' command is executed.
15:17:29 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:17:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:29 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : Processor reset is completed for 'microblaze_0'.
15:17:29 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:17:29 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : 'con' command is executed.
15:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:29 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:18:06 INFO  : Disconnected from the channel tcfchan#61.
15:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:18:06 INFO  : 'fpga -state' command is executed.
15:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:18:06 INFO  : 'jtag frequency' command is executed.
15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:18:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : Processor reset is completed for 'microblaze_0'.
15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:18:46 INFO  : Disconnected from the channel tcfchan#62.
15:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:18:46 INFO  : 'fpga -state' command is executed.
15:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:46 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:18:46 INFO  : 'jtag frequency' command is executed.
15:18:46 INFO  : Context for processor 'microblaze_0' is selected.
15:18:46 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:18:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:46 INFO  : Context for processor 'microblaze_0' is selected.
15:18:46 INFO  : Processor reset is completed for 'microblaze_0'.
15:18:46 INFO  : Context for processor 'microblaze_0' is selected.
15:18:46 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:18:46 INFO  : Context for processor 'microblaze_0' is selected.
15:18:46 INFO  : 'con' command is executed.
15:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:18:46 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:19:11 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:19:13 INFO  : Disconnected from the channel tcfchan#63.
15:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:19:13 INFO  : 'fpga -state' command is executed.
15:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:13 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:19:13 INFO  : 'jtag frequency' command is executed.
15:19:13 INFO  : Context for processor 'microblaze_0' is selected.
15:19:13 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:19:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:19:13 INFO  : Context for processor 'microblaze_0' is selected.
15:19:13 INFO  : Processor reset is completed for 'microblaze_0'.
15:19:13 INFO  : Context for processor 'microblaze_0' is selected.
15:19:13 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:19:13 INFO  : Context for processor 'microblaze_0' is selected.
15:19:13 INFO  : 'con' command is executed.
15:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:19:13 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:20:19 INFO  : Disconnected from the channel tcfchan#64.
15:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:20:19 INFO  : 'fpga -state' command is executed.
15:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:20:19 INFO  : 'jtag frequency' command is executed.
15:20:19 INFO  : Context for processor 'microblaze_0' is selected.
15:20:19 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:20:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:20:19 INFO  : Context for processor 'microblaze_0' is selected.
15:20:19 INFO  : Processor reset is completed for 'microblaze_0'.
15:20:19 INFO  : Context for processor 'microblaze_0' is selected.
15:20:19 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:20:19 INFO  : Context for processor 'microblaze_0' is selected.
15:20:19 INFO  : 'con' command is executed.
15:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:20:19 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:22:35 INFO  : Disconnected from the channel tcfchan#65.
15:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:22:35 INFO  : 'fpga -state' command is executed.
15:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:35 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:22:35 INFO  : 'jtag frequency' command is executed.
15:22:35 INFO  : Context for processor 'microblaze_0' is selected.
15:22:35 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:22:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:22:35 INFO  : Context for processor 'microblaze_0' is selected.
15:22:35 INFO  : Processor reset is completed for 'microblaze_0'.
15:22:35 INFO  : Context for processor 'microblaze_0' is selected.
15:22:35 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:22:35 INFO  : Context for processor 'microblaze_0' is selected.
15:22:35 INFO  : 'con' command is executed.
15:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:22:35 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:22:38 INFO  : Disconnected from the channel tcfchan#66.
15:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:22:38 INFO  : 'fpga -state' command is executed.
15:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:38 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:22:38 INFO  : 'jtag frequency' command is executed.
15:22:38 INFO  : Context for processor 'microblaze_0' is selected.
15:22:38 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:22:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:22:38 INFO  : Context for processor 'microblaze_0' is selected.
15:22:39 INFO  : Processor reset is completed for 'microblaze_0'.
15:22:39 INFO  : Context for processor 'microblaze_0' is selected.
15:22:39 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:22:39 INFO  : Context for processor 'microblaze_0' is selected.
15:22:39 INFO  : 'con' command is executed.
15:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:22:39 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:29:19 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:29:43 INFO  : Disconnected from the channel tcfchan#67.
15:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:29:43 INFO  : 'fpga -state' command is executed.
15:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:29:43 INFO  : 'jtag frequency' command is executed.
15:29:43 INFO  : Context for processor 'microblaze_0' is selected.
15:29:43 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:29:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:29:43 INFO  : Context for processor 'microblaze_0' is selected.
15:29:43 INFO  : Processor reset is completed for 'microblaze_0'.
15:29:43 INFO  : Context for processor 'microblaze_0' is selected.
15:29:43 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:29:43 INFO  : Context for processor 'microblaze_0' is selected.
15:29:43 INFO  : 'con' command is executed.
15:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:29:43 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:29:47 INFO  : Disconnected from the channel tcfchan#68.
15:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:29:48 INFO  : 'fpga -state' command is executed.
15:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:29:48 INFO  : 'jtag frequency' command is executed.
15:29:48 INFO  : Context for processor 'microblaze_0' is selected.
15:29:48 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:29:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:29:48 INFO  : Context for processor 'microblaze_0' is selected.
15:29:48 INFO  : Processor reset is completed for 'microblaze_0'.
15:29:48 INFO  : Context for processor 'microblaze_0' is selected.
15:29:48 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:29:48 INFO  : Context for processor 'microblaze_0' is selected.
15:29:48 INFO  : 'con' command is executed.
15:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:29:48 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:30:20 INFO  : Disconnected from the channel tcfchan#69.
15:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:30:20 INFO  : 'fpga -state' command is executed.
15:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:30:20 INFO  : 'jtag frequency' command is executed.
15:30:21 INFO  : Context for processor 'microblaze_0' is selected.
15:30:21 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:30:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:30:21 INFO  : Context for processor 'microblaze_0' is selected.
15:30:21 INFO  : Processor reset is completed for 'microblaze_0'.
15:30:21 INFO  : Context for processor 'microblaze_0' is selected.
15:30:21 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:30:21 INFO  : Context for processor 'microblaze_0' is selected.
15:30:21 INFO  : 'con' command is executed.
15:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:30:21 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:31:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:31:08 INFO  : Disconnected from the channel tcfchan#70.
15:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:31:08 INFO  : 'fpga -state' command is executed.
15:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:08 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:31:08 INFO  : 'jtag frequency' command is executed.
15:31:08 INFO  : Context for processor 'microblaze_0' is selected.
15:31:08 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:31:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:08 INFO  : Context for processor 'microblaze_0' is selected.
15:31:08 INFO  : Processor reset is completed for 'microblaze_0'.
15:31:08 INFO  : Context for processor 'microblaze_0' is selected.
15:31:08 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:31:08 INFO  : Context for processor 'microblaze_0' is selected.
15:31:08 INFO  : 'con' command is executed.
15:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:31:08 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:31:27 INFO  : Disconnected from the channel tcfchan#71.
15:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:31:27 INFO  : 'fpga -state' command is executed.
15:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:27 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:31:27 INFO  : 'jtag frequency' command is executed.
15:31:27 INFO  : Context for processor 'microblaze_0' is selected.
15:31:27 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:31:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:27 INFO  : Context for processor 'microblaze_0' is selected.
15:31:27 INFO  : Processor reset is completed for 'microblaze_0'.
15:31:27 INFO  : Context for processor 'microblaze_0' is selected.
15:31:27 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:31:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:31:27 INFO  : Context for processor 'microblaze_0' is selected.
15:31:27 INFO  : 'con' command is executed.
15:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:31:27 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:32:18 INFO  : Disconnected from the channel tcfchan#72.
15:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:32:18 INFO  : 'fpga -state' command is executed.
15:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:18 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:32:18 INFO  : 'jtag frequency' command is executed.
15:32:18 INFO  : Context for processor 'microblaze_0' is selected.
15:32:18 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:32:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:32:18 INFO  : Context for processor 'microblaze_0' is selected.
15:32:18 INFO  : Processor reset is completed for 'microblaze_0'.
15:32:18 INFO  : Context for processor 'microblaze_0' is selected.
15:32:18 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:32:18 INFO  : Context for processor 'microblaze_0' is selected.
15:32:18 INFO  : 'con' command is executed.
15:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:32:18 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:32:58 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:33:00 INFO  : Disconnected from the channel tcfchan#73.
15:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:33:00 INFO  : 'fpga -state' command is executed.
15:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:00 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:33:00 INFO  : 'jtag frequency' command is executed.
15:33:00 INFO  : Context for processor 'microblaze_0' is selected.
15:33:00 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:33:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:33:00 INFO  : Context for processor 'microblaze_0' is selected.
15:33:00 INFO  : Processor reset is completed for 'microblaze_0'.
15:33:01 INFO  : Context for processor 'microblaze_0' is selected.
15:33:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:33:01 INFO  : Context for processor 'microblaze_0' is selected.
15:33:01 INFO  : 'con' command is executed.
15:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:33:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:34:21 INFO  : Disconnected from the channel tcfchan#74.
15:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:34:21 INFO  : 'fpga -state' command is executed.
15:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:21 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:34:21 INFO  : 'jtag frequency' command is executed.
15:34:22 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:34:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:34:22 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : Processor reset is completed for 'microblaze_0'.
15:34:22 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:34:22 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : 'con' command is executed.
15:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:34:22 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:34:48 INFO  : Disconnected from the channel tcfchan#75.
15:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:34:48 INFO  : 'fpga -state' command is executed.
15:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:34:48 INFO  : 'jtag frequency' command is executed.
15:34:48 INFO  : Context for processor 'microblaze_0' is selected.
15:34:48 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:34:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:34:48 INFO  : Context for processor 'microblaze_0' is selected.
15:34:48 INFO  : Processor reset is completed for 'microblaze_0'.
15:34:48 INFO  : Context for processor 'microblaze_0' is selected.
15:34:48 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:34:48 INFO  : Context for processor 'microblaze_0' is selected.
15:34:48 INFO  : 'con' command is executed.
15:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:34:48 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:35:25 INFO  : Disconnected from the channel tcfchan#76.
15:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:35:25 INFO  : 'fpga -state' command is executed.
15:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:35:25 INFO  : 'jtag frequency' command is executed.
15:35:25 INFO  : Context for processor 'microblaze_0' is selected.
15:35:25 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:35:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:25 INFO  : Context for processor 'microblaze_0' is selected.
15:35:25 INFO  : Processor reset is completed for 'microblaze_0'.
15:35:25 INFO  : Context for processor 'microblaze_0' is selected.
15:35:25 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:35:25 INFO  : Context for processor 'microblaze_0' is selected.
15:35:25 INFO  : 'con' command is executed.
15:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:35:25 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:35:47 INFO  : Disconnected from the channel tcfchan#77.
15:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:35:47 INFO  : 'fpga -state' command is executed.
15:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:35:47 INFO  : 'jtag frequency' command is executed.
15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:35:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : Processor reset is completed for 'microblaze_0'.
15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:35:47 INFO  : Context for processor 'microblaze_0' is selected.
15:35:47 INFO  : 'con' command is executed.
15:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:35:47 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:36:50 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:36:52 INFO  : Disconnected from the channel tcfchan#78.
15:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:36:52 INFO  : 'fpga -state' command is executed.
15:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:52 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:36:52 INFO  : 'jtag frequency' command is executed.
15:36:52 INFO  : Context for processor 'microblaze_0' is selected.
15:36:52 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:36:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:36:52 INFO  : Context for processor 'microblaze_0' is selected.
15:36:52 INFO  : Processor reset is completed for 'microblaze_0'.
15:36:52 INFO  : Context for processor 'microblaze_0' is selected.
15:36:53 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:36:53 INFO  : Context for processor 'microblaze_0' is selected.
15:36:53 INFO  : 'con' command is executed.
15:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:36:53 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:37:08 INFO  : Disconnected from the channel tcfchan#79.
15:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:37:09 INFO  : 'fpga -state' command is executed.
15:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:37:09 INFO  : 'jtag frequency' command is executed.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:37:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : Processor reset is completed for 'microblaze_0'.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : 'con' command is executed.
15:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:37:09 INFO  : Disconnected from the channel tcfchan#80.
15:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:37:09 INFO  : 'fpga -state' command is executed.
15:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:37:09 INFO  : 'jtag frequency' command is executed.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:37:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:09 INFO  : Processor reset is completed for 'microblaze_0'.
15:37:09 INFO  : Context for processor 'microblaze_0' is selected.
15:37:10 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:37:10 INFO  : Context for processor 'microblaze_0' is selected.
15:37:10 INFO  : 'con' command is executed.
15:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:10 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:37:12 INFO  : Disconnected from the channel tcfchan#81.
15:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:37:12 INFO  : 'fpga -state' command is executed.
15:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:12 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:37:12 INFO  : 'jtag frequency' command is executed.
15:37:12 INFO  : Context for processor 'microblaze_0' is selected.
15:37:12 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:37:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:12 INFO  : Context for processor 'microblaze_0' is selected.
15:37:12 INFO  : Processor reset is completed for 'microblaze_0'.
15:37:12 INFO  : Context for processor 'microblaze_0' is selected.
15:37:12 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:37:12 INFO  : Context for processor 'microblaze_0' is selected.
15:37:12 INFO  : 'con' command is executed.
15:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:12 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:37:49 INFO  : Disconnected from the channel tcfchan#82.
15:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:37:49 INFO  : 'fpga -state' command is executed.
15:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:49 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:37:49 INFO  : 'jtag frequency' command is executed.
15:37:49 INFO  : Context for processor 'microblaze_0' is selected.
15:37:49 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:37:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:49 INFO  : Context for processor 'microblaze_0' is selected.
15:37:49 INFO  : Processor reset is completed for 'microblaze_0'.
15:37:50 INFO  : Context for processor 'microblaze_0' is selected.
15:37:50 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:37:50 INFO  : Context for processor 'microblaze_0' is selected.
15:37:50 INFO  : 'con' command is executed.
15:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:50 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:38:41 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:38:43 INFO  : Disconnected from the channel tcfchan#83.
15:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:38:43 INFO  : 'fpga -state' command is executed.
15:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:38:43 INFO  : 'jtag frequency' command is executed.
15:38:43 INFO  : Context for processor 'microblaze_0' is selected.
15:38:43 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:38:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:38:44 INFO  : Context for processor 'microblaze_0' is selected.
15:38:44 INFO  : Processor reset is completed for 'microblaze_0'.
15:38:44 INFO  : Context for processor 'microblaze_0' is selected.
15:38:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:38:44 INFO  : Context for processor 'microblaze_0' is selected.
15:38:44 INFO  : 'con' command is executed.
15:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:38:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:38:49 INFO  : Disconnected from the channel tcfchan#84.
15:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:38:49 INFO  : 'fpga -state' command is executed.
15:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:49 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:38:49 INFO  : 'jtag frequency' command is executed.
15:38:49 INFO  : Context for processor 'microblaze_0' is selected.
15:38:49 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:38:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:38:49 INFO  : Context for processor 'microblaze_0' is selected.
15:38:49 INFO  : Processor reset is completed for 'microblaze_0'.
15:38:49 INFO  : Context for processor 'microblaze_0' is selected.
15:38:49 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:38:49 INFO  : Context for processor 'microblaze_0' is selected.
15:38:49 INFO  : 'con' command is executed.
15:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:38:49 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:06 INFO  : Disconnected from the channel tcfchan#85.
15:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:06 INFO  : 'fpga -state' command is executed.
15:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:06 INFO  : 'jtag frequency' command is executed.
15:39:06 INFO  : Context for processor 'microblaze_0' is selected.
15:39:06 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:06 INFO  : Context for processor 'microblaze_0' is selected.
15:39:06 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:06 INFO  : Context for processor 'microblaze_0' is selected.
15:39:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:06 INFO  : Context for processor 'microblaze_0' is selected.
15:39:06 INFO  : 'con' command is executed.
15:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:08 INFO  : Disconnected from the channel tcfchan#86.
15:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:08 INFO  : 'fpga -state' command is executed.
15:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:08 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:08 INFO  : 'jtag frequency' command is executed.
15:39:08 INFO  : Context for processor 'microblaze_0' is selected.
15:39:08 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:08 INFO  : Context for processor 'microblaze_0' is selected.
15:39:08 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:08 INFO  : Context for processor 'microblaze_0' is selected.
15:39:09 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:09 INFO  : Context for processor 'microblaze_0' is selected.
15:39:09 INFO  : 'con' command is executed.
15:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:09 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:11 INFO  : Disconnected from the channel tcfchan#87.
15:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:11 INFO  : 'fpga -state' command is executed.
15:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:11 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:11 INFO  : 'jtag frequency' command is executed.
15:39:11 INFO  : Context for processor 'microblaze_0' is selected.
15:39:11 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:11 INFO  : Context for processor 'microblaze_0' is selected.
15:39:11 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:11 INFO  : Context for processor 'microblaze_0' is selected.
15:39:11 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:11 INFO  : Context for processor 'microblaze_0' is selected.
15:39:11 INFO  : 'con' command is executed.
15:39:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:11 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:16 INFO  : Disconnected from the channel tcfchan#88.
15:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:16 INFO  : 'fpga -state' command is executed.
15:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:17 INFO  : 'jtag frequency' command is executed.
15:39:17 INFO  : Context for processor 'microblaze_0' is selected.
15:39:17 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:17 INFO  : Context for processor 'microblaze_0' is selected.
15:39:17 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:17 INFO  : Context for processor 'microblaze_0' is selected.
15:39:17 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:17 INFO  : Context for processor 'microblaze_0' is selected.
15:39:17 INFO  : 'con' command is executed.
15:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:17 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:18 INFO  : Disconnected from the channel tcfchan#89.
15:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:18 INFO  : 'fpga -state' command is executed.
15:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:18 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:18 INFO  : 'jtag frequency' command is executed.
15:39:18 INFO  : Context for processor 'microblaze_0' is selected.
15:39:18 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:18 INFO  : Context for processor 'microblaze_0' is selected.
15:39:18 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:18 INFO  : Context for processor 'microblaze_0' is selected.
15:39:19 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:19 INFO  : Context for processor 'microblaze_0' is selected.
15:39:19 INFO  : 'con' command is executed.
15:39:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:19 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:20 INFO  : Disconnected from the channel tcfchan#90.
15:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:20 INFO  : 'fpga -state' command is executed.
15:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:20 INFO  : 'jtag frequency' command is executed.
15:39:20 INFO  : Context for processor 'microblaze_0' is selected.
15:39:20 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:20 INFO  : Context for processor 'microblaze_0' is selected.
15:39:20 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:20 INFO  : Context for processor 'microblaze_0' is selected.
15:39:20 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:20 INFO  : Context for processor 'microblaze_0' is selected.
15:39:20 INFO  : 'con' command is executed.
15:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:20 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:22 INFO  : Disconnected from the channel tcfchan#91.
15:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:22 INFO  : 'fpga -state' command is executed.
15:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:22 INFO  : 'jtag frequency' command is executed.
15:39:22 INFO  : Context for processor 'microblaze_0' is selected.
15:39:22 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:22 INFO  : Context for processor 'microblaze_0' is selected.
15:39:22 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:22 INFO  : Context for processor 'microblaze_0' is selected.
15:39:22 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:22 INFO  : Context for processor 'microblaze_0' is selected.
15:39:22 INFO  : 'con' command is executed.
15:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:22 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:23 INFO  : Disconnected from the channel tcfchan#92.
15:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:24 INFO  : 'fpga -state' command is executed.
15:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:24 INFO  : 'jtag frequency' command is executed.
15:39:24 INFO  : Context for processor 'microblaze_0' is selected.
15:39:24 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:24 INFO  : Context for processor 'microblaze_0' is selected.
15:39:24 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:24 INFO  : Context for processor 'microblaze_0' is selected.
15:39:24 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:24 INFO  : Context for processor 'microblaze_0' is selected.
15:39:24 INFO  : 'con' command is executed.
15:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:24 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:25 INFO  : Disconnected from the channel tcfchan#93.
15:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:25 INFO  : 'fpga -state' command is executed.
15:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:25 INFO  : 'jtag frequency' command is executed.
15:39:25 INFO  : Context for processor 'microblaze_0' is selected.
15:39:25 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:25 INFO  : Context for processor 'microblaze_0' is selected.
15:39:25 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:25 INFO  : Context for processor 'microblaze_0' is selected.
15:39:25 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:26 INFO  : Context for processor 'microblaze_0' is selected.
15:39:26 INFO  : 'con' command is executed.
15:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:26 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:41 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:39:44 INFO  : Disconnected from the channel tcfchan#94.
15:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:44 INFO  : 'fpga -state' command is executed.
15:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:44 INFO  : 'jtag frequency' command is executed.
15:39:44 INFO  : Context for processor 'microblaze_0' is selected.
15:39:44 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:44 INFO  : Context for processor 'microblaze_0' is selected.
15:39:44 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:44 INFO  : Context for processor 'microblaze_0' is selected.
15:39:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:44 INFO  : Context for processor 'microblaze_0' is selected.
15:39:44 INFO  : 'con' command is executed.
15:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:45 INFO  : Disconnected from the channel tcfchan#95.
15:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:45 INFO  : 'fpga -state' command is executed.
15:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:45 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:45 INFO  : 'jtag frequency' command is executed.
15:39:45 INFO  : Context for processor 'microblaze_0' is selected.
15:39:45 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:45 INFO  : Context for processor 'microblaze_0' is selected.
15:39:45 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:45 INFO  : Context for processor 'microblaze_0' is selected.
15:39:46 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:46 INFO  : Context for processor 'microblaze_0' is selected.
15:39:46 INFO  : 'con' command is executed.
15:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:46 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:50 INFO  : Disconnected from the channel tcfchan#96.
15:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:50 INFO  : 'fpga -state' command is executed.
15:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:50 INFO  : 'jtag frequency' command is executed.
15:39:50 INFO  : Context for processor 'microblaze_0' is selected.
15:39:50 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:51 INFO  : Context for processor 'microblaze_0' is selected.
15:39:51 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:51 INFO  : Context for processor 'microblaze_0' is selected.
15:39:51 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:51 INFO  : Context for processor 'microblaze_0' is selected.
15:39:51 INFO  : 'con' command is executed.
15:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:51 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:39:58 INFO  : Disconnected from the channel tcfchan#97.
15:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:39:58 INFO  : 'fpga -state' command is executed.
15:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:59 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:39:59 INFO  : 'jtag frequency' command is executed.
15:39:59 INFO  : Context for processor 'microblaze_0' is selected.
15:39:59 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:39:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:59 INFO  : Context for processor 'microblaze_0' is selected.
15:39:59 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:59 INFO  : Context for processor 'microblaze_0' is selected.
15:39:59 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:39:59 INFO  : Context for processor 'microblaze_0' is selected.
15:39:59 INFO  : 'con' command is executed.
15:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:59 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:40:01 INFO  : Disconnected from the channel tcfchan#98.
15:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:40:01 INFO  : 'fpga -state' command is executed.
15:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:40:01 INFO  : 'jtag frequency' command is executed.
15:40:01 INFO  : Context for processor 'microblaze_0' is selected.
15:40:01 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:40:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:01 INFO  : Context for processor 'microblaze_0' is selected.
15:40:01 INFO  : Processor reset is completed for 'microblaze_0'.
15:40:01 INFO  : Context for processor 'microblaze_0' is selected.
15:40:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:40:01 INFO  : Context for processor 'microblaze_0' is selected.
15:40:01 INFO  : 'con' command is executed.
15:40:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:40:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:40:04 INFO  : Disconnected from the channel tcfchan#99.
15:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:40:04 INFO  : 'fpga -state' command is executed.
15:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:04 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:40:04 INFO  : 'jtag frequency' command is executed.
15:40:04 INFO  : Context for processor 'microblaze_0' is selected.
15:40:04 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:40:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:04 INFO  : Context for processor 'microblaze_0' is selected.
15:40:04 INFO  : Processor reset is completed for 'microblaze_0'.
15:40:04 INFO  : Context for processor 'microblaze_0' is selected.
15:40:04 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:40:04 INFO  : Context for processor 'microblaze_0' is selected.
15:40:04 INFO  : 'con' command is executed.
15:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:40:04 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:40:06 INFO  : Disconnected from the channel tcfchan#100.
15:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:40:06 INFO  : 'fpga -state' command is executed.
15:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:40:06 INFO  : 'jtag frequency' command is executed.
15:40:06 INFO  : Context for processor 'microblaze_0' is selected.
15:40:06 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:40:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:06 INFO  : Context for processor 'microblaze_0' is selected.
15:40:06 INFO  : Processor reset is completed for 'microblaze_0'.
15:40:06 INFO  : Context for processor 'microblaze_0' is selected.
15:40:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:40:06 INFO  : Context for processor 'microblaze_0' is selected.
15:40:06 INFO  : 'con' command is executed.
15:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:40:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:40:09 INFO  : Disconnected from the channel tcfchan#101.
15:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:40:09 INFO  : 'fpga -state' command is executed.
15:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:10 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:40:10 INFO  : 'jtag frequency' command is executed.
15:40:10 INFO  : Context for processor 'microblaze_0' is selected.
15:40:10 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:40:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:10 INFO  : Context for processor 'microblaze_0' is selected.
15:40:10 INFO  : Processor reset is completed for 'microblaze_0'.
15:40:10 INFO  : Context for processor 'microblaze_0' is selected.
15:40:10 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:40:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:40:10 INFO  : Context for processor 'microblaze_0' is selected.
15:40:10 INFO  : 'con' command is executed.
15:40:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:40:10 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:40:46 INFO  : Disconnected from the channel tcfchan#102.
15:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:40:47 INFO  : 'fpga -state' command is executed.
15:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:40:47 INFO  : 'jtag frequency' command is executed.
15:40:47 INFO  : Context for processor 'microblaze_0' is selected.
15:40:47 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:40:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:47 INFO  : Context for processor 'microblaze_0' is selected.
15:40:47 INFO  : Processor reset is completed for 'microblaze_0'.
15:40:47 INFO  : Context for processor 'microblaze_0' is selected.
15:40:47 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:40:47 INFO  : Context for processor 'microblaze_0' is selected.
15:40:47 INFO  : 'con' command is executed.
15:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:40:47 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:41:00 INFO  : Disconnected from the channel tcfchan#103.
15:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:41:00 INFO  : 'fpga -state' command is executed.
15:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:41:01 INFO  : 'jtag frequency' command is executed.
15:41:01 INFO  : Context for processor 'microblaze_0' is selected.
15:41:01 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:41:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:41:01 INFO  : Context for processor 'microblaze_0' is selected.
15:41:01 INFO  : Processor reset is completed for 'microblaze_0'.
15:41:01 INFO  : Context for processor 'microblaze_0' is selected.
15:41:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:41:01 INFO  : Context for processor 'microblaze_0' is selected.
15:41:01 INFO  : 'con' command is executed.
15:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:41:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:41:07 INFO  : Disconnected from the channel tcfchan#104.
15:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:41:07 INFO  : 'fpga -state' command is executed.
15:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:07 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:41:07 INFO  : 'jtag frequency' command is executed.
15:41:07 INFO  : Context for processor 'microblaze_0' is selected.
15:41:07 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:41:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:41:07 INFO  : Context for processor 'microblaze_0' is selected.
15:41:07 INFO  : Processor reset is completed for 'microblaze_0'.
15:41:07 INFO  : Context for processor 'microblaze_0' is selected.
15:41:07 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:41:07 INFO  : Context for processor 'microblaze_0' is selected.
15:41:07 INFO  : 'con' command is executed.
15:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:41:07 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:41:43 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:41:47 INFO  : Disconnected from the channel tcfchan#105.
15:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:41:47 INFO  : 'fpga -state' command is executed.
15:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:47 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:41:47 INFO  : 'jtag frequency' command is executed.
15:41:47 INFO  : Context for processor 'microblaze_0' is selected.
15:41:47 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:41:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:41:47 INFO  : Context for processor 'microblaze_0' is selected.
15:41:47 INFO  : Processor reset is completed for 'microblaze_0'.
15:41:48 INFO  : Context for processor 'microblaze_0' is selected.
15:41:48 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:41:48 INFO  : Context for processor 'microblaze_0' is selected.
15:41:48 INFO  : 'con' command is executed.
15:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:41:48 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:44:14 INFO  : Disconnected from the channel tcfchan#106.
15:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:44:14 INFO  : 'fpga -state' command is executed.
15:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:44:14 INFO  : 'jtag frequency' command is executed.
15:44:14 INFO  : Context for processor 'microblaze_0' is selected.
15:44:14 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:44:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:44:14 INFO  : Context for processor 'microblaze_0' is selected.
15:44:14 INFO  : Processor reset is completed for 'microblaze_0'.
15:44:14 INFO  : Context for processor 'microblaze_0' is selected.
15:44:15 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:44:15 INFO  : Context for processor 'microblaze_0' is selected.
15:44:15 INFO  : 'con' command is executed.
15:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:44:15 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:44:47 INFO  : Checking for BSP changes to sync application flags for project 'app'...
15:44:50 INFO  : Disconnected from the channel tcfchan#107.
15:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:44:50 INFO  : 'fpga -state' command is executed.
15:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:50 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:44:50 INFO  : 'jtag frequency' command is executed.
15:44:50 INFO  : Context for processor 'microblaze_0' is selected.
15:44:50 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:44:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:44:50 INFO  : Context for processor 'microblaze_0' is selected.
15:44:50 INFO  : Processor reset is completed for 'microblaze_0'.
15:44:51 INFO  : Context for processor 'microblaze_0' is selected.
15:44:51 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:44:51 INFO  : Context for processor 'microblaze_0' is selected.
15:44:51 INFO  : 'con' command is executed.
15:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:44:51 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:46:01 INFO  : Disconnected from the channel tcfchan#108.
15:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:46:01 INFO  : 'fpga -state' command is executed.
15:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:01 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:46:01 INFO  : 'jtag frequency' command is executed.
15:46:01 INFO  : Context for processor 'microblaze_0' is selected.
15:46:01 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:46:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:46:01 INFO  : Context for processor 'microblaze_0' is selected.
15:46:01 INFO  : Processor reset is completed for 'microblaze_0'.
15:46:01 INFO  : Context for processor 'microblaze_0' is selected.
15:46:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:46:01 INFO  : Context for processor 'microblaze_0' is selected.
15:46:01 INFO  : 'con' command is executed.
15:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:46:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:46:04 INFO  : Disconnected from the channel tcfchan#109.
15:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
15:46:05 INFO  : 'fpga -state' command is executed.
15:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:05 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
15:46:05 INFO  : 'jtag frequency' command is executed.
15:46:05 INFO  : Context for processor 'microblaze_0' is selected.
15:46:05 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
15:46:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:46:05 INFO  : Context for processor 'microblaze_0' is selected.
15:46:05 INFO  : Processor reset is completed for 'microblaze_0'.
15:46:05 INFO  : Context for processor 'microblaze_0' is selected.
15:46:05 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
15:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

15:46:05 INFO  : Context for processor 'microblaze_0' is selected.
15:46:05 INFO  : 'con' command is executed.
15:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:46:05 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
15:52:20 INFO  : Disconnected from the channel tcfchan#110.
16:04:42 DEBUG : Logs will be stored at '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/IDE.log'.
16:04:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/temp_xsdb_launch_script.tcl
16:04:44 INFO  : XSCT server has started successfully.
16:04:44 INFO  : plnx-install-location is set to ''
16:04:44 INFO  : Successfully done setting XSCT server connection channel  
16:04:44 INFO  : Successfully done setting workspace for the tool. 
16:04:45 INFO  : Platform repository initialization has completed.
16:04:45 INFO  : Registering command handlers for Vitis TCF services
16:04:45 INFO  : Successfully done query RDI_DATADIR 
16:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:05:44 INFO  : 'fpga -state' command is executed.
16:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:05:44 INFO  : 'jtag frequency' command is executed.
16:05:44 INFO  : Context for processor 'microblaze_0' is selected.
16:05:44 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:05:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:05:44 INFO  : Context for processor 'microblaze_0' is selected.
16:05:44 INFO  : Processor reset is completed for 'microblaze_0'.
16:05:44 INFO  : Context for processor 'microblaze_0' is selected.
16:05:44 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:05:44 INFO  : Context for processor 'microblaze_0' is selected.
16:05:44 INFO  : 'con' command is executed.
16:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:05:44 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:08:31 INFO  : Disconnected from the channel tcfchan#1.
16:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:08:31 INFO  : 'fpga -state' command is executed.
16:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:08:31 INFO  : 'jtag frequency' command is executed.
16:08:31 INFO  : Context for processor 'microblaze_0' is selected.
16:08:39 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:08:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:08:39 INFO  : Context for processor 'microblaze_0' is selected.
16:08:39 INFO  : Processor reset is completed for 'microblaze_0'.
16:08:39 INFO  : Context for processor 'microblaze_0' is selected.
16:08:39 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:08:39 INFO  : Context for processor 'microblaze_0' is selected.
16:08:39 INFO  : 'con' command is executed.
16:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:08:39 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:09:17 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:09:20 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:09:24 INFO  : Disconnected from the channel tcfchan#2.
16:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:09:25 INFO  : 'fpga -state' command is executed.
16:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:09:25 INFO  : 'jtag frequency' command is executed.
16:09:25 INFO  : Context for processor 'microblaze_0' is selected.
16:09:33 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:09:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:09:33 INFO  : Context for processor 'microblaze_0' is selected.
16:09:33 INFO  : Processor reset is completed for 'microblaze_0'.
16:09:33 INFO  : Context for processor 'microblaze_0' is selected.
16:09:33 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:09:33 INFO  : Context for processor 'microblaze_0' is selected.
16:09:33 INFO  : 'con' command is executed.
16:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:09:33 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:10:49 INFO  : Disconnected from the channel tcfchan#3.
16:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:10:49 INFO  : 'fpga -state' command is executed.
16:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:49 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:10:49 INFO  : 'jtag frequency' command is executed.
16:10:49 INFO  : Context for processor 'microblaze_0' is selected.
16:10:57 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:10:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:10:57 INFO  : Context for processor 'microblaze_0' is selected.
16:10:57 INFO  : Processor reset is completed for 'microblaze_0'.
16:10:57 INFO  : Context for processor 'microblaze_0' is selected.
16:10:57 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:10:57 INFO  : Context for processor 'microblaze_0' is selected.
16:10:57 INFO  : 'con' command is executed.
16:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:10:57 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:12:28 INFO  : Disconnected from the channel tcfchan#4.
16:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:12:29 INFO  : 'fpga -state' command is executed.
16:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:12:29 INFO  : 'jtag frequency' command is executed.
16:12:29 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:12:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:12:37 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : Processor reset is completed for 'microblaze_0'.
16:12:37 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:12:37 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : 'con' command is executed.
16:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:12:37 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:14:27 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:14:30 INFO  : Disconnected from the channel tcfchan#5.
16:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:14:31 INFO  : 'fpga -state' command is executed.
16:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:31 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:14:31 INFO  : 'jtag frequency' command is executed.
16:14:31 INFO  : Context for processor 'microblaze_0' is selected.
16:14:39 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:14:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:14:39 INFO  : Context for processor 'microblaze_0' is selected.
16:14:39 INFO  : Processor reset is completed for 'microblaze_0'.
16:14:39 INFO  : Context for processor 'microblaze_0' is selected.
16:14:39 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:14:39 INFO  : Context for processor 'microblaze_0' is selected.
16:14:39 INFO  : 'con' command is executed.
16:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:14:39 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:15:23 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:15:27 INFO  : Disconnected from the channel tcfchan#6.
16:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:15:27 INFO  : 'fpga -state' command is executed.
16:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:27 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:15:27 INFO  : 'jtag frequency' command is executed.
16:15:27 INFO  : Context for processor 'microblaze_0' is selected.
16:15:35 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:15:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:35 INFO  : Context for processor 'microblaze_0' is selected.
16:15:35 INFO  : Processor reset is completed for 'microblaze_0'.
16:15:35 INFO  : Context for processor 'microblaze_0' is selected.
16:15:35 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:15:35 INFO  : Context for processor 'microblaze_0' is selected.
16:15:35 INFO  : 'con' command is executed.
16:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:35 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:15:59 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:16:02 INFO  : Disconnected from the channel tcfchan#7.
16:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:16:02 INFO  : 'fpga -state' command is executed.
16:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:16:02 INFO  : 'jtag frequency' command is executed.
16:16:02 INFO  : Context for processor 'microblaze_0' is selected.
16:16:10 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:16:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:10 INFO  : Context for processor 'microblaze_0' is selected.
16:16:10 INFO  : Processor reset is completed for 'microblaze_0'.
16:16:10 INFO  : Context for processor 'microblaze_0' is selected.
16:16:10 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:16:10 INFO  : Context for processor 'microblaze_0' is selected.
16:16:10 INFO  : 'con' command is executed.
16:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:16:10 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:16:19 INFO  : Disconnected from the channel tcfchan#8.
16:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:16:19 INFO  : 'fpga -state' command is executed.
16:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:16:19 INFO  : 'jtag frequency' command is executed.
16:16:19 INFO  : Context for processor 'microblaze_0' is selected.
16:16:27 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:16:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:27 INFO  : Context for processor 'microblaze_0' is selected.
16:16:27 INFO  : Processor reset is completed for 'microblaze_0'.
16:16:28 INFO  : Context for processor 'microblaze_0' is selected.
16:16:28 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:16:28 INFO  : Context for processor 'microblaze_0' is selected.
16:16:28 INFO  : 'con' command is executed.
16:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:16:28 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:18:21 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:18:23 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:18:25 INFO  : Disconnected from the channel tcfchan#9.
16:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:18:25 INFO  : 'fpga -state' command is executed.
16:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:18:25 INFO  : 'jtag frequency' command is executed.
16:18:25 INFO  : Context for processor 'microblaze_0' is selected.
16:18:33 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:18:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:33 INFO  : Context for processor 'microblaze_0' is selected.
16:18:33 INFO  : Processor reset is completed for 'microblaze_0'.
16:18:34 INFO  : Context for processor 'microblaze_0' is selected.
16:18:34 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:18:34 INFO  : Context for processor 'microblaze_0' is selected.
16:18:34 INFO  : 'con' command is executed.
16:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:18:34 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:19:55 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:19:57 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:19:58 INFO  : Disconnected from the channel tcfchan#10.
16:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:19:58 INFO  : 'fpga -state' command is executed.
16:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:19:58 INFO  : 'jtag frequency' command is executed.
16:19:58 INFO  : Context for processor 'microblaze_0' is selected.
16:20:07 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:20:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:07 INFO  : Context for processor 'microblaze_0' is selected.
16:20:07 INFO  : Processor reset is completed for 'microblaze_0'.
16:20:07 INFO  : Context for processor 'microblaze_0' is selected.
16:20:07 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:20:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:20:07 INFO  : Context for processor 'microblaze_0' is selected.
16:20:07 INFO  : 'con' command is executed.
16:20:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:20:07 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:20:21 INFO  : Disconnected from the channel tcfchan#11.
16:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:20:21 INFO  : 'fpga -state' command is executed.
16:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:21 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:20:21 INFO  : 'jtag frequency' command is executed.
16:20:21 INFO  : Context for processor 'microblaze_0' is selected.
16:20:29 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:20:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:29 INFO  : Context for processor 'microblaze_0' is selected.
16:20:29 INFO  : Processor reset is completed for 'microblaze_0'.
16:20:29 INFO  : Context for processor 'microblaze_0' is selected.
16:20:29 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:20:29 INFO  : Context for processor 'microblaze_0' is selected.
16:20:29 INFO  : 'con' command is executed.
16:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:20:29 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:23:49 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:23:56 INFO  : Disconnected from the channel tcfchan#12.
16:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:23:58 INFO  : 'fpga -state' command is executed.
16:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:58 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:23:58 INFO  : 'jtag frequency' command is executed.
16:23:58 INFO  : Context for processor 'microblaze_0' is selected.
16:24:06 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:24:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:06 INFO  : Context for processor 'microblaze_0' is selected.
16:24:06 INFO  : Processor reset is completed for 'microblaze_0'.
16:24:06 INFO  : Context for processor 'microblaze_0' is selected.
16:24:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:24:06 INFO  : Context for processor 'microblaze_0' is selected.
16:24:06 INFO  : 'con' command is executed.
16:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:24:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:28:48 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:28:53 INFO  : Disconnected from the channel tcfchan#13.
16:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:28:53 INFO  : 'fpga -state' command is executed.
16:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:28:53 INFO  : 'jtag frequency' command is executed.
16:28:53 INFO  : Context for processor 'microblaze_0' is selected.
16:29:01 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:29:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:29:01 INFO  : Context for processor 'microblaze_0' is selected.
16:29:01 INFO  : Processor reset is completed for 'microblaze_0'.
16:29:01 INFO  : Context for processor 'microblaze_0' is selected.
16:29:01 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:29:01 INFO  : Context for processor 'microblaze_0' is selected.
16:29:01 INFO  : 'con' command is executed.
16:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:29:01 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:30:44 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:30:46 INFO  : Disconnected from the channel tcfchan#14.
16:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:30:46 INFO  : 'fpga -state' command is executed.
16:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:46 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:30:46 INFO  : 'jtag frequency' command is executed.
16:30:46 INFO  : Context for processor 'microblaze_0' is selected.
16:30:54 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:30:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:30:54 INFO  : Context for processor 'microblaze_0' is selected.
16:30:55 INFO  : Processor reset is completed for 'microblaze_0'.
16:30:55 INFO  : Context for processor 'microblaze_0' is selected.
16:30:55 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:30:55 INFO  : Context for processor 'microblaze_0' is selected.
16:30:55 INFO  : 'con' command is executed.
16:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:30:55 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:31:28 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:31:29 INFO  : Disconnected from the channel tcfchan#15.
16:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:31:30 INFO  : 'fpga -state' command is executed.
16:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:30 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:31:30 INFO  : 'jtag frequency' command is executed.
16:31:30 INFO  : Context for processor 'microblaze_0' is selected.
16:31:38 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:31:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:31:38 INFO  : Context for processor 'microblaze_0' is selected.
16:31:38 INFO  : Processor reset is completed for 'microblaze_0'.
16:31:38 INFO  : Context for processor 'microblaze_0' is selected.
16:31:38 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:31:38 INFO  : Context for processor 'microblaze_0' is selected.
16:31:38 INFO  : 'con' command is executed.
16:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:31:38 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:32:45 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:32:56 INFO  : Disconnected from the channel tcfchan#16.
16:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:32:56 INFO  : 'fpga -state' command is executed.
16:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:56 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:32:56 INFO  : 'jtag frequency' command is executed.
16:32:56 INFO  : Context for processor 'microblaze_0' is selected.
16:33:04 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:33:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:05 INFO  : Context for processor 'microblaze_0' is selected.
16:33:05 INFO  : Processor reset is completed for 'microblaze_0'.
16:33:05 INFO  : Context for processor 'microblaze_0' is selected.
16:33:05 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:33:05 INFO  : Context for processor 'microblaze_0' is selected.
16:33:05 INFO  : 'con' command is executed.
16:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:05 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:33:41 INFO  : Disconnected from the channel tcfchan#17.
16:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:33:41 INFO  : 'fpga -state' command is executed.
16:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:33:41 INFO  : 'jtag frequency' command is executed.
16:33:41 INFO  : Context for processor 'microblaze_0' is selected.
16:33:50 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:33:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:50 INFO  : Context for processor 'microblaze_0' is selected.
16:33:50 INFO  : Processor reset is completed for 'microblaze_0'.
16:33:50 INFO  : Context for processor 'microblaze_0' is selected.
16:33:50 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:33:50 INFO  : Context for processor 'microblaze_0' is selected.
16:33:50 INFO  : 'con' command is executed.
16:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:50 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:33:57 INFO  : Disconnected from the channel tcfchan#18.
16:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:33:57 INFO  : 'fpga -state' command is executed.
16:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:33:57 INFO  : 'jtag frequency' command is executed.
16:33:57 INFO  : Context for processor 'microblaze_0' is selected.
16:34:05 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:34:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:05 INFO  : Context for processor 'microblaze_0' is selected.
16:34:05 INFO  : Processor reset is completed for 'microblaze_0'.
16:34:05 INFO  : Context for processor 'microblaze_0' is selected.
16:34:06 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:34:06 INFO  : Context for processor 'microblaze_0' is selected.
16:34:06 INFO  : 'con' command is executed.
16:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:34:06 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:35:06 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:35:08 INFO  : Disconnected from the channel tcfchan#19.
16:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:35:08 INFO  : 'fpga -state' command is executed.
16:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:09 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:35:09 INFO  : 'jtag frequency' command is executed.
16:35:09 INFO  : Context for processor 'microblaze_0' is selected.
16:35:17 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:35:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:35:17 INFO  : Context for processor 'microblaze_0' is selected.
16:35:17 INFO  : Processor reset is completed for 'microblaze_0'.
16:35:17 INFO  : Context for processor 'microblaze_0' is selected.
16:35:17 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:35:17 INFO  : Context for processor 'microblaze_0' is selected.
16:35:17 INFO  : 'con' command is executed.
16:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:35:17 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:35:51 INFO  : Disconnected from the channel tcfchan#20.
16:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:35:51 INFO  : 'fpga -state' command is executed.
16:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:51 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:35:51 INFO  : 'jtag frequency' command is executed.
16:35:51 INFO  : Context for processor 'microblaze_0' is selected.
16:35:59 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:35:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:35:59 INFO  : Context for processor 'microblaze_0' is selected.
16:35:59 INFO  : Processor reset is completed for 'microblaze_0'.
16:35:59 INFO  : Context for processor 'microblaze_0' is selected.
16:36:00 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:36:00 INFO  : Context for processor 'microblaze_0' is selected.
16:36:00 INFO  : 'con' command is executed.
16:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:36:00 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:36:15 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:36:18 INFO  : Disconnected from the channel tcfchan#21.
16:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:36:18 INFO  : 'fpga -state' command is executed.
16:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:18 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:36:18 INFO  : 'jtag frequency' command is executed.
16:36:18 INFO  : Context for processor 'microblaze_0' is selected.
16:36:26 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:36:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:36:26 INFO  : Context for processor 'microblaze_0' is selected.
16:36:26 INFO  : Processor reset is completed for 'microblaze_0'.
16:36:26 INFO  : Context for processor 'microblaze_0' is selected.
16:36:26 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:36:26 INFO  : Context for processor 'microblaze_0' is selected.
16:36:26 INFO  : 'con' command is executed.
16:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:36:26 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:51:16 INFO  : Disconnected from the channel tcfchan#22.
16:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:51:16 INFO  : 'fpga -state' command is executed.
16:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:16 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:51:16 INFO  : 'jtag frequency' command is executed.
16:51:16 INFO  : Context for processor 'microblaze_0' is selected.
16:51:24 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:51:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:51:24 INFO  : Context for processor 'microblaze_0' is selected.
16:51:24 INFO  : Processor reset is completed for 'microblaze_0'.
16:51:24 INFO  : Context for processor 'microblaze_0' is selected.
16:51:24 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:51:24 INFO  : Context for processor 'microblaze_0' is selected.
16:51:24 INFO  : 'con' command is executed.
16:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:51:24 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:52:44 INFO  : Disconnected from the channel tcfchan#23.
16:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B0F1BEA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292B0F1BEA-13631093-0"}' command is executed.
16:52:44 INFO  : 'fpga -state' command is executed.
16:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292B0F1BEA' is selected.
16:52:44 INFO  : 'jtag frequency' command is executed.
16:52:44 INFO  : Context for processor 'microblaze_0' is selected.
16:52:52 INFO  : Hardware design and registers information is loaded from '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa'.
16:52:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:52 INFO  : Context for processor 'microblaze_0' is selected.
16:52:52 INFO  : Processor reset is completed for 'microblaze_0'.
16:52:52 INFO  : Context for processor 'microblaze_0' is selected.
16:52:52 INFO  : The application '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf' is downloaded to processor 'microblaze_0'.
16:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/plat/export/plat/hw/echo_server_mem_test_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -processor
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app/Debug/app.elf
----------------End of Script----------------

16:52:52 INFO  : Context for processor 'microblaze_0' is selected.
16:52:52 INFO  : 'con' command is executed.
16:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:52:52 INFO  : Launch script is exported to file '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/vitis5/app_system/_ide/scripts/no_program_no_reset_standalone.tcl'
16:54:21 INFO  : Checking for BSP changes to sync application flags for project 'app'...
18:24:42 INFO  : Disconnected from the channel tcfchan#24.
