# system info Entrega2_FPGA_NIOS on 2020.10.06.14:55:04
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1602006864
#
#
# Files generated for Entrega2_FPGA_NIOS on 2020.10.06.14:55:04
files:
filepath,kind,attributes,module,is_top
simulation/Entrega2_FPGA_NIOS.vhd,VHDL,,Entrega2_FPGA_NIOS,true
simulation/submodules/Entrega2_FPGA_NIOS_jtag_uart_0.vhd,VHDL,,Entrega2_FPGA_NIOS_jtag_uart_0,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0,false
simulation/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.hex,HEX,,Entrega2_FPGA_NIOS_onchip_memory2_0,false
simulation/submodules/Entrega2_FPGA_NIOS_onchip_memory2_0.vhd,VHDL,,Entrega2_FPGA_NIOS_onchip_memory2_0,false
simulation/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.hex,HEX,,Entrega2_FPGA_NIOS_onchip_memory2_1,false
simulation/submodules/Entrega2_FPGA_NIOS_onchip_memory2_1.vhd,VHDL,,Entrega2_FPGA_NIOS_onchip_memory2_1,false
simulation/submodules/Entrega2_FPGA_NIOS_pio_0.vhd,VHDL,,Entrega2_FPGA_NIOS_pio_0,false
simulation/submodules/Entrega2_FPGA_NIOS_pio_1.vhd,VHDL,,Entrega2_FPGA_NIOS_pio_1,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0.v,VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0,false
simulation/submodules/Entrega2_FPGA_NIOS_irq_mapper.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.sdc,SDC,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/Entrega2_FPGA_NIOS_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_router,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Entrega2_FPGA_NIOS.jtag_uart_0,Entrega2_FPGA_NIOS_jtag_uart_0
Entrega2_FPGA_NIOS.nios2_gen2_0,Entrega2_FPGA_NIOS_nios2_gen2_0
Entrega2_FPGA_NIOS.nios2_gen2_0.cpu,Entrega2_FPGA_NIOS_nios2_gen2_0_cpu
Entrega2_FPGA_NIOS.onchip_memory2_0,Entrega2_FPGA_NIOS_onchip_memory2_0
Entrega2_FPGA_NIOS.onchip_memory2_1,Entrega2_FPGA_NIOS_onchip_memory2_1
Entrega2_FPGA_NIOS.pio_0,Entrega2_FPGA_NIOS_pio_0
Entrega2_FPGA_NIOS.pio_1,Entrega2_FPGA_NIOS_pio_1
Entrega2_FPGA_NIOS.mm_interconnect_0,Entrega2_FPGA_NIOS_mm_interconnect_0
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_1_s1_agent,altera_merlin_slave_agent
Entrega2_FPGA_NIOS.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Entrega2_FPGA_NIOS.mm_interconnect_0.router,Entrega2_FPGA_NIOS_mm_interconnect_0_router
Entrega2_FPGA_NIOS.mm_interconnect_0.router_001,Entrega2_FPGA_NIOS_mm_interconnect_0_router
Entrega2_FPGA_NIOS.mm_interconnect_0.router_002,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.router_003,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.router_004,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.router_005,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.router_006,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.router_007,Entrega2_FPGA_NIOS_mm_interconnect_0_router_002
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_demux,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_demux_001,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux_001,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux_002,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux_003,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux_004,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.cmd_mux_005,Entrega2_FPGA_NIOS_mm_interconnect_0_cmd_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux_001,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux_002,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux_003,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux_004,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_demux_005,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_demux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_mux,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.rsp_mux_001,Entrega2_FPGA_NIOS_mm_interconnect_0_rsp_mux
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_001,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_002,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_003,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_004,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_005,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter
Entrega2_FPGA_NIOS.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Entrega2_FPGA_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Entrega2_FPGA_NIOS.irq_mapper,Entrega2_FPGA_NIOS_irq_mapper
Entrega2_FPGA_NIOS.rst_controller,altera_reset_controller
