22:00:29 DEBUG : Logs will be stored at '/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_workspaces/lab_07_ws/IDE.log'.
22:00:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_workspaces/lab_07_ws/temp_xsdb_launch_script.tcl
22:00:41 INFO  : Registering command handlers for Vitis TCF services
22:00:42 INFO  : Platform repository initialization has completed.
22:00:55 INFO  : XSCT server has started successfully.
22:00:55 INFO  : Successfully done setting XSCT server connection channel  
22:00:55 INFO  : plnx-install-location is set to ''
22:00:56 INFO  : Successfully done setting workspace for the tool. 
22:00:56 INFO  : Successfully done query RDI_DATADIR 
10:57:34 DEBUG : Logs will be stored at '/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_workspaces/lab_07_ws/IDE.log'.
10:57:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_workspaces/lab_07_ws/temp_xsdb_launch_script.tcl
10:57:38 INFO  : Registering command handlers for Vitis TCF services
10:57:39 INFO  : Platform repository initialization has completed.
10:57:43 INFO  : XSCT server has started successfully.
10:57:43 INFO  : Successfully done setting XSCT server connection channel  
10:57:43 INFO  : plnx-install-location is set to ''
10:57:47 INFO  : Successfully done setting workspace for the tool. 
10:57:47 INFO  : Successfully done query RDI_DATADIR 
11:00:02 INFO  : Result from executing command 'getProjects': lab_07_platform
11:00:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:00:39 INFO  : No changes in MSS file content so sources will not be generated.
11:01:29 INFO  : Result from executing command 'getProjects': lab_07_platform
11:01:29 INFO  : Result from executing command 'getPlatforms': lab_07_platform|/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_workspaces/lab_07_ws/lab_07_platform/export/lab_07_platform/lab_07_platform.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:33:39 INFO  : Checking for BSP changes to sync application flags for project 'lab_07_application'...
14:20:11 INFO  : Checking for BSP changes to sync application flags for project 'lab_07_application'...
14:26:59 INFO  : Invoking Bootgen: bootgen -image boot_lab_07.bif -arch zynq -o /home/pedro/Documents/github/Dissertation-Training/leonardo_bootfiles/BOOT.bin -w on
14:26:59 INFO  : Creating new bif file /home/pedro/Documents/github/Dissertation-Training/leonardo_bootfiles/boot_lab_07.bif
14:27:03 INFO  : Bootgen command execution is done.
14:28:48 INFO  : XRT server has started successfully on port '4351'
14:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:29:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
