Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/patrick/Vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 666c7fa18e7b4789b90942ba44ea35ec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_tb_behav xil_defaultlib.lfsr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'lfsr_out' [/home/patrick/Verilog/LabFPartC/LabFPartC.srcs/sims/lfsrTB.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.tracker
Compiling module xil_defaultlib.lfsr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_tb_behav
