INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_2/project_2.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VoteCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_2/project_2.srcs/sim_1/new/testtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
