
module C395_SignedDivision_Interface
  val signed_division [#"../395.rs" 3 0 3 24] (_1' : ()) : ()
end
module C395_SignedDivision
  use prelude.Int
  use prelude.Int32
  let rec cfg signed_division [#"../395.rs" 3 0 3 24] [@cfg:stackify] [@cfg:subregion_analysis] (_1' : ()) : ()
   = [@vc:do_not_keep_trace] [@vc:sp]
  var _0 : ();
  var x_1 : int32;
  var y_2 : int32;
  var _3 : ();
  var _4 : bool;
  var _5 : bool;
  var _6 : int32;
  var _7 : int32;
  var _8 : int32;
  var _9 : bool;
  var _10 : bool;
  var _11 : bool;
  var _12 : bool;
  var _13 : ();
  {
    goto BB0
  }
  BB0 {
    x_1 <- ([#"../395.rs" 4 12 4 14] (10 : int32));
    y_2 <- ([#"../395.rs" 5 12 5 13] (1 : int32));
    _7 <- x_1;
    _8 <- y_2;
    _9 <- ([#"../395.rs" 7 12 7 17] _8 = ([#"../395.rs" 7 12 7 17] (0 : int32)));
    assert { [#"../395.rs" 7 12 7 17] not _9 };
    goto BB1
  }
  BB1 {
    _10 <- ([#"../395.rs" 7 12 7 17] _8 = ([#"../395.rs" 7 12 7 17] (-1 : int32)));
    _11 <- ([#"../395.rs" 7 12 7 17] _7 = ([#"../395.rs" 7 12 7 17] (-2147483648 : int32)));
    _12 <- ([#"../395.rs" 7 12 7 17] _10 && _11);
    assert { [#"../395.rs" 7 12 7 17] not _12 };
    goto BB2
  }
  BB2 {
    _6 <- ([#"../395.rs" 7 12 7 17] _7 / _8);
    _5 <- ([#"../395.rs" 7 12 7 23] _6 = ([#"../395.rs" 7 21 7 23] (10 : int32)));
    _4 <- not _5;
    switch (_4)
      | False -> goto BB4
      | True -> goto BB3
      end
  }
  BB3 {
    absurd
  }
  BB4 {
    _3 <- ();
    _0 <- ();
    return _0
  }
  
end
