verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_PG_0_3/sim/system_PG_0_3.v" \
"../../../bd/system/ip/system_QA_0_3/sim/system_QA_0_3.v" \
"../../../bd/system/ip/system_CU_0_3/sim/system_CU_0_3.v" \
"../../../bd/system/ip/system_SD_0_3/sim/system_SD_0_3.v" \
"../../../bd/system/ip/system_RD_0_3/sim/system_RD_0_3.v" \
"../../../bd/system/ip/system_cnst_0_4bit_3/sim/system_cnst_0_4bit_3.v" \
"../../../bd/system/ip/system_Action_RAM_2_3/sim/system_Action_RAM_2_3.v" \
"../../../bd/system/ip/system_PL_RAM_2_3/sim/system_PL_RAM_2_3.v" \
"../../../bd/system/ip/system_Action_RAM_1_3/sim/system_Action_RAM_1_3.v" \
"../../../bd/system/ip/system_PL_RAM_1_3/sim/system_PL_RAM_1_3.v" \
"../../../bd/system/ip/system_Action_RAM_3_3/sim/system_Action_RAM_3_3.v" \
"../../../bd/system/ip/system_PL_RAM_3_3/sim/system_PL_RAM_3_3.v" \
"../../../bd/system/ip/system_PL_RAM_0_2/sim/system_PL_RAM_0_2.v" \
"../../../bd/system/ip/system_Action_RAM_0_3/sim/system_Action_RAM_0_3.v" \
"../../../bd/system/ip/system_bram_input_interface_0_2/sim/system_bram_input_interface_0_2.v" \
"../../../bd/system/ip/system_bram_output_interface_0_2/sim/system_bram_output_interface_0_2.v" \
"../../../bd/system/ipshared/13f6/hdl/intelight_mem_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/13f6/hdl/intelight_mem_v1_0.v" \
"../../../bd/system/ip/system_intelight_mem_0_1/sim/system_intelight_mem_0_1.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
