

================================================================
== Vivado HLS Report for 'mem_hw'
================================================================
* Date:           Mon Jun 11 15:06:19 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     11.30|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1048325|  1048325|  1048324|  1048324| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+---------+---------+---------+
        |                   |                |      Latency      |      Interval     | Pipeline|
        |      Instance     |     Module     |   min   |   max   |   min   |   max   |   Type  |
        +-------------------+----------------+---------+---------+---------+---------+---------+
        |mem_write_U0       |mem_write       |  1048323|  1048323|  1048323|  1048323|   none  |
        |mem_read_U0        |mem_read        |        2|        2|        2|        2|   none  |
        |mem_hw_entry3_U0   |mem_hw_entry3   |        0|        0|        0|        0|   none  |
        |mem_hw_entry28_U0  |mem_hw_entry28  |        0|        0|        0|        0|   none  |
        +-------------------+----------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        0|      -|       0|      2|
|Instance         |        2|      -|     399|    841|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     408|    975|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |mem_hw_CONTROL_BUS_s_axi_U  |mem_hw_CONTROL_BUS_s_axi  |        2|      0|  192|  238|
    |mem_hw_entry28_U0           |mem_hw_entry28            |        0|      0|    2|   29|
    |mem_hw_entry3_U0            |mem_hw_entry3             |        0|      0|    3|   29|
    |mem_read_U0                 |mem_read                  |        0|      0|   14|  100|
    |mem_write_U0                |mem_write                 |        0|      0|  188|  445|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        2|      0|  399|  841|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |mask_channel1_U  |        0|  0|   1|     1|   32|       32|
    |mask_channel_U   |        0|  0|   1|     1|   32|       32|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0|  0|   2|     2|   64|       64|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mem_hw_entry3_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |mem_read_U0_ap_ready_count         |     +    |      0|  0|  10|           2|           1|
    |mem_write_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |mem_hw_entry3_U0_ap_ready_count    |     -    |      0|  0|  10|           2|           1|
    |mem_read_U0_ap_ready_count         |     -    |      0|  0|  10|           2|           1|
    |mem_write_U0_ap_ready_count        |     -    |      0|  0|  10|           2|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                      |    and   |      0|  0|   2|           1|           1|
    |mem_hw_entry3_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |mem_read_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |mem_write_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_mem_hw_entry3_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mem_read_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mem_write_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |mem_hw_entry3_U0_start_full_n      |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  78|          21|          15|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_mem_hw_entry3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_mem_read_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_mem_write_U0_ap_ready      |   9|          2|    1|          2|
    |mem_hw_entry3_U0_ap_ready_count        |   9|          2|    2|          4|
    |mem_read_U0_ap_ready_count             |   9|          2|    2|          4|
    |mem_write_U0_ap_ready_count            |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_mem_hw_entry3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_mem_read_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_mem_write_U0_ap_ready      |  1|   0|    1|          0|
    |mem_hw_entry3_U0_ap_ready_count        |  2|   0|    2|          0|
    |mem_read_U0_ap_ready_count             |  2|   0|    2|          0|
    |mem_write_U0_ap_ready_count            |  2|   0|    2|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  9|   0|    9|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_AWADDR   |  in |   11|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARADDR   |  in |   11|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |     array    |
|ap_clk                     |  in |    1| ap_ctrl_hs |    mem_hw    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    mem_hw    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |    mem_hw    | return value |
|out_r_TDATA                | out |   32|    axis    | out_V_data_V |    pointer   |
|out_r_TKEEP                | out |    4|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB                | out |    4|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER                | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST                | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID                  | out |    1|    axis    |  out_V_id_V  |    pointer   |
|out_r_TDEST                | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TVALID               | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TREADY               |  in |    1|    axis    | out_V_dest_V |    pointer   |
|in_r_TDATA                 |  in |   32|    axis    |  in_V_data_V |    pointer   |
|in_r_TKEEP                 |  in |    4|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB                 |  in |    4|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER                 |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST                 |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID                   |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|in_r_TDEST                 |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TVALID                |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY                | out |    1|    axis    |  in_V_dest_V |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: mask_read (18)  [1/1] 1.00ns
:0  %mask_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mask)

ST_1: mask_channel1 (19)  [1/1] 0.00ns
:1  %mask_channel1 = alloca i32, align 4

ST_1: mask_channel (20)  [1/1] 0.00ns
:2  %mask_channel = alloca i32, align 4

ST_1: StgValue_9 (51)  [1/1] 2.32ns
:33  call void @mem_hw.entry3(i32 %mask_read, i32* %mask_channel1)


 <State 2>: 0.00ns
ST_2: StgValue_10 (52)  [1/1] 0.00ns
:34  call fastcc void @mem_hw.entry28(i32* nocapture %mask_channel1, i32* %mask_channel)


 <State 3>: 0.00ns
ST_3: StgValue_11 (53)  [2/2] 0.00ns  loc: mem.cpp:60
:35  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_3: StgValue_12 (54)  [2/2] 0.00ns  loc: mem.cpp:61
:36  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32* nocapture %mask_channel, [256 x i32]* nocapture %test_init_arr_V)


 <State 4>: 0.00ns
ST_4: StgValue_13 (53)  [1/2] 0.00ns  loc: mem.cpp:60
:35  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_4: StgValue_14 (54)  [1/2] 0.00ns  loc: mem.cpp:61
:36  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32* nocapture %mask_channel, [256 x i32]* nocapture %test_init_arr_V)


 <State 5>: 0.00ns
ST_5: StgValue_15 (21)  [1/1] 0.00ns  loc: mem.cpp:52
:3  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_16 (22)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V_data_V), !map !71

ST_5: StgValue_17 (23)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V_keep_V), !map !75

ST_5: StgValue_18 (24)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V_strb_V), !map !79

ST_5: StgValue_19 (25)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !83

ST_5: StgValue_20 (26)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !87

ST_5: StgValue_21 (27)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !91

ST_5: StgValue_22 (28)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !95

ST_5: StgValue_23 (29)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_V_data_V), !map !99

ST_5: StgValue_24 (30)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_keep_V), !map !103

ST_5: StgValue_25 (31)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_strb_V), !map !107

ST_5: StgValue_26 (32)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !111

ST_5: StgValue_27 (33)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !115

ST_5: StgValue_28 (34)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !119

ST_5: StgValue_29 (35)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !123

ST_5: StgValue_30 (36)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rw), !map !127

ST_5: StgValue_31 (37)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mask), !map !133

ST_5: StgValue_32 (38)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %test_init_arr_V), !map !137

ST_5: StgValue_33 (39)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @mem_hw_str) nounwind

ST_5: StgValue_34 (40)  [1/1] 0.00ns  loc: mem.cpp:53
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_35 (41)  [1/1] 0.00ns  loc: mem.cpp:54
:23  call void (...)* @_ssdm_op_SpecInterface(i32 %mask, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_36 (42)  [1/1] 0.00ns  loc: mem.cpp:55
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %rw, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: empty (43)  [1/1] 0.00ns
:25  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %test_init_arr_V, [1 x i8]* @p_str28, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str28, i32 -1, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

ST_5: StgValue_38 (44)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %test_init_arr_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_39 (45)  [1/1] 0.00ns  loc: mem.cpp:57
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_40 (46)  [1/1] 0.00ns  loc: mem.cpp:58
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: empty_5 (47)  [1/1] 0.00ns
:29  %empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @mask_channel_str, i32 1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, i32 1, i32 0, i32* %mask_channel, i32* %mask_channel)

ST_5: StgValue_42 (48)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %mask_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)

ST_5: empty_6 (49)  [1/1] 0.00ns
:31  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mask_channel1_str, i32 1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 1, i32 0, i32* %mask_channel1, i32* %mask_channel1)

ST_5: StgValue_44 (50)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i32* %mask_channel1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)

ST_5: StgValue_45 (55)  [1/1] 0.00ns  loc: mem.cpp:75
:37  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rw]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_init_arr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mask_read     (read                ) [ 000000]
mask_channel1 (alloca              ) [ 011111]
mask_channel  (alloca              ) [ 001111]
StgValue_9    (call                ) [ 000000]
StgValue_10   (call                ) [ 000000]
StgValue_13   (call                ) [ 000000]
StgValue_14   (call                ) [ 000000]
StgValue_15   (specdataflowpipeline) [ 000000]
StgValue_16   (specbitsmap         ) [ 000000]
StgValue_17   (specbitsmap         ) [ 000000]
StgValue_18   (specbitsmap         ) [ 000000]
StgValue_19   (specbitsmap         ) [ 000000]
StgValue_20   (specbitsmap         ) [ 000000]
StgValue_21   (specbitsmap         ) [ 000000]
StgValue_22   (specbitsmap         ) [ 000000]
StgValue_23   (specbitsmap         ) [ 000000]
StgValue_24   (specbitsmap         ) [ 000000]
StgValue_25   (specbitsmap         ) [ 000000]
StgValue_26   (specbitsmap         ) [ 000000]
StgValue_27   (specbitsmap         ) [ 000000]
StgValue_28   (specbitsmap         ) [ 000000]
StgValue_29   (specbitsmap         ) [ 000000]
StgValue_30   (specbitsmap         ) [ 000000]
StgValue_31   (specbitsmap         ) [ 000000]
StgValue_32   (specbitsmap         ) [ 000000]
StgValue_33   (spectopmodule       ) [ 000000]
StgValue_34   (specinterface       ) [ 000000]
StgValue_35   (specinterface       ) [ 000000]
StgValue_36   (specinterface       ) [ 000000]
empty         (specmemcore         ) [ 000000]
StgValue_38   (specinterface       ) [ 000000]
StgValue_39   (specinterface       ) [ 000000]
StgValue_40   (specinterface       ) [ 000000]
empty_5       (specchannel         ) [ 000000]
StgValue_42   (specinterface       ) [ 000000]
empty_6       (specchannel         ) [ 000000]
StgValue_44   (specinterface       ) [ 000000]
StgValue_45   (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rw">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rw"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mask">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="test_init_arr_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_init_arr_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_hw.entry3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_hw.entry28"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_write"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_hw_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_channel_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_channel1_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="mask_channel1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask_channel1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mask_channel_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask_channel/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mask_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_mem_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="32" slack="2"/>
<pin id="142" dir="0" index="9" bw="32" slack="0"/>
<pin id="143" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_mem_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="0" index="3" bw="4" slack="0"/>
<pin id="158" dir="0" index="4" bw="1" slack="0"/>
<pin id="159" dir="0" index="5" bw="1" slack="0"/>
<pin id="160" dir="0" index="6" bw="1" slack="0"/>
<pin id="161" dir="0" index="7" bw="1" slack="0"/>
<pin id="162" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_9_mem_hw_entry3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_10_mem_hw_entry28_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mask_channel1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mask_channel1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="mask_channel_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="126" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="118" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="122" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="132" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {3 4 }
	Port: out_V_keep_V | {3 4 }
	Port: out_V_strb_V | {3 4 }
	Port: out_V_user_V | {3 4 }
	Port: out_V_last_V | {3 4 }
	Port: out_V_id_V | {3 4 }
	Port: out_V_dest_V | {3 4 }
 - Input state : 
	Port: mem_hw : in_V_data_V | {3 4 }
	Port: mem_hw : in_V_keep_V | {3 4 }
	Port: mem_hw : in_V_strb_V | {3 4 }
	Port: mem_hw : in_V_user_V | {3 4 }
	Port: mem_hw : in_V_last_V | {3 4 }
	Port: mem_hw : in_V_id_V | {3 4 }
	Port: mem_hw : in_V_dest_V | {3 4 }
	Port: mem_hw : mask | {1 }
	Port: mem_hw : test_init_arr_V | {3 4 }
  - Chain level:
	State 1
		StgValue_9 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |        grp_mem_write_fu_132       | 5.35275 |   157   |   200   |
|   call   |        grp_mem_read_fu_153        |    0    |    0    |    0    |
|          |  StgValue_9_mem_hw_entry3_fu_171  |    0    |    0    |    0    |
|          | StgValue_10_mem_hw_entry28_fu_178 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   read   |       mask_read_read_fu_126       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 5.35275 |   157   |   200   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|mask_channel1_reg_184|   32   |
| mask_channel_reg_190|   32   |
+---------------------+--------+
|        Total        |   64   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   157  |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   221  |   200  |
+-----------+--------+--------+--------+
