m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/sim
T_opt
Z2 !s110 1729072606
V]N]kbRe1k1nz^MkQ9D>:g2
04 12 4 work tb_fulladder fast 0
=1-f8fe5e5cddc5-670f8dde-25e-433c
R0
!s12b OEM100
!s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vfulladder
2D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/fulladder.v
R2
!i10b 1
!s100 6<:CnV4GPFC4190e>nBKL0
I9N5CH;bHz>eR:RM=>IaKd1
R1
w1729072153
8D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/fulladder.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/fulladder.v
!i122 1
L0 2 32
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1729072606.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/fulladder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj|D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/fulladder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vhalfadder
2D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/halfadder.v
R2
!i10b 1
!s100 ::g]>mg[CT2^mKYBhlOhN1
IIMK>Q2X?fT6X:2W0`WU:o3
R1
w1729072110
8D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/halfadder.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/halfadder.v
!i122 0
L0 2 10
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/halfadder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj|D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/halfadder.v|
!i113 0
R7
R8
R3
vtb_fulladder
2D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim/tb_fulladder.v
R2
!i10b 1
!s100 2o:8ENo[Em2GaU?L=[=PB1
I6dSRdS@Gc[O`5Be_X2GVO0
R1
w1729072206
8D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim/tb_fulladder.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim/tb_fulladder.v
!i122 2
L0 20 53
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim/tb_fulladder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim/tb_fulladder.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1_new/fulladder/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
