verilog xil_defaultlib -i "../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be" \
"../../../bd/design_1/ip/design_1_entity_name_0_0/sim/design_1_entity_name_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
