# Automatically generated by /usr/lib/cumulus/update-ports.
# Mon Nov  3 01:04:35 2014
# Do not edit.
# Enable polled IRQ mode (useful for board bringup and debugging).
# IRQs will be polled from a dedicated thread and hardware interrupts
# will remain disabled.
polled_irq_mode=0
# Flag values to be ORd together:
#   0x0 indicates that counter DMA should NOT be used
#   0x1 indicates that counter DMA should be used (default).
bcm_stat_flags=0x1
# Mode control to select L2 Table DMA mode aka L2MODE_POLL (0) or
# L2MOD_FIFO mechanism aka L2MODE_FIFO (1) for L2 table change notification.
l2xmsg_mode=1
# If miim_intr_enable variable is set to 1, the system will use
# interrupts for MII operations since they take a while (70 usec or so).
# If this variable is set to 0, polling will be used for all MII
# operations.
miim_intr_enable=1
# Table DMA operation should use interrupt rather than poll for completion
tdma_intr_enable=1
# Table SLAM DMA operation should use interrupt rather than poll for completion
tslam_intr_enable=1
# Enable/Disable SLAM DMA
tslam_dma_enable=1
# Enable/Disable TABLE DMA
table_dma_enable=1
# Specify a BCM port translation map.
bcm_xlate_port_map.BCM56634=bcm56636_single_modid
# Enable translation of system port numbers to physical port numbers
# in hardware (if supported by the switch device). This feature may
# be used to complement the BCM API translation feature, but can
# also be used to limit the use of module IDs on devices with 32 or
# fewer ports in case some physical port numbers reside beyond 31.
bcm_xlate_sysport_enable.BCM56634=1
parity_enable=1
xgxs_lcpll_xtal_refclk=1
#CUMULUS 56845 requires a portmap in the config, otherwise bcm_init segfaults
# Automatically generated by /usr/lib/cumulus/update-ports.
# Mon Nov  3 01:04:35 2014
# Do not edit.
# use SPI-ROM method for ucode download
phy_ext_rom_boot=3000
# Automatically generated by /usr/lib/cumulus/update-ports.
# Mon Nov  3 01:04:35 2014
# Do not edit.

# pbmp
pbmp_xport_xe.0=0x7fffffffffffffe
pbmp_valid.0=0x207ffffffffffffff

# portmap
portmap_1.0=1:10
portmap_2.0=2:10
portmap_3.0=3:10
portmap_4.0=4:10
portmap_5.0=5:10
portmap_6.0=6:10
portmap_7.0=7:10
portmap_8.0=8:10
portmap_9.0=9:10
portmap_10.0=10:10
portmap_11.0=11:10
portmap_12.0=12:10
portmap_13.0=13:10
portmap_14.0=14:10
portmap_15.0=15:10
portmap_16.0=16:10
portmap_17.0=21:10
portmap_18.0=22:10
portmap_19.0=23:10
portmap_20.0=24:10
portmap_21.0=25:10
portmap_22.0=26:10
portmap_23.0=27:10
portmap_24.0=28:10
portmap_25.0=29:10
portmap_26.0=30:10
portmap_27.0=31:10
portmap_28.0=32:10
portmap_29.0=33:10
portmap_30.0=34:10
portmap_31.0=35:10
portmap_32.0=36:10
portmap_33.0=37:10
portmap_34.0=38:10
portmap_35.0=39:10
portmap_36.0=40:10
portmap_37.0=41:10
portmap_38.0=42:10
portmap_39.0=43:10
portmap_40.0=44:10
portmap_41.0=45:10
portmap_42.0=46:10
portmap_43.0=47:10
portmap_44.0=48:10
portmap_45.0=49:10
portmap_46.0=50:10
portmap_47.0=51:10
portmap_48.0=52:10
portmap_49.0=69:10
portmap_50.0=70:10
portmap_51.0=71:10
portmap_52.0=72:10
portmap_53.0=57:10
portmap_54.0=58:10
portmap_55.0=59:10
portmap_56.0=60:10
portmap_57.0=65:40
portmap_58.0=61:40

# emphasis


# port initializations
#   set full duplex for all ports
port_init_duplex=1
port_init_speed_xe0=10000
port_init_autoneg_xe0=0
port_init_speed_xe1=10000
port_init_autoneg_xe1=0
port_init_speed_xe2=10000
port_init_autoneg_xe2=0
port_init_speed_xe3=10000
port_init_autoneg_xe3=0
port_init_speed_xe4=10000
port_init_autoneg_xe4=0
port_init_speed_xe5=10000
port_init_autoneg_xe5=0
port_init_speed_xe6=10000
port_init_autoneg_xe6=0
port_init_speed_xe7=10000
port_init_autoneg_xe7=0
port_init_speed_xe8=10000
port_init_autoneg_xe8=0
port_init_speed_xe9=10000
port_init_autoneg_xe9=0
port_init_speed_xe10=10000
port_init_autoneg_xe10=0
port_init_speed_xe11=10000
port_init_autoneg_xe11=0
port_init_speed_xe12=10000
port_init_autoneg_xe12=0
port_init_speed_xe13=10000
port_init_autoneg_xe13=0
port_init_speed_xe14=10000
port_init_autoneg_xe14=0
port_init_speed_xe15=10000
port_init_autoneg_xe15=0
port_init_speed_xe16=10000
port_init_autoneg_xe16=0
port_init_speed_xe17=10000
port_init_autoneg_xe17=0
port_init_speed_xe18=10000
port_init_autoneg_xe18=0
port_init_speed_xe19=10000
port_init_autoneg_xe19=0
port_init_speed_xe20=10000
port_init_autoneg_xe20=0
port_init_speed_xe21=10000
port_init_autoneg_xe21=0
port_init_speed_xe22=10000
port_init_autoneg_xe22=0
port_init_speed_xe23=10000
port_init_autoneg_xe23=0
port_init_speed_xe24=10000
port_init_autoneg_xe24=0
port_init_speed_xe25=10000
port_init_autoneg_xe25=0
port_init_speed_xe26=10000
port_init_autoneg_xe26=0
port_init_speed_xe27=10000
port_init_autoneg_xe27=0
port_init_speed_xe28=10000
port_init_autoneg_xe28=0
port_init_speed_xe29=10000
port_init_autoneg_xe29=0
port_init_speed_xe30=10000
port_init_autoneg_xe30=0
port_init_speed_xe31=10000
port_init_autoneg_xe31=0
port_init_speed_xe32=10000
port_init_autoneg_xe32=0
port_init_speed_xe33=10000
port_init_autoneg_xe33=0
port_init_speed_xe34=10000
port_init_autoneg_xe34=0
port_init_speed_xe35=10000
port_init_autoneg_xe35=0
port_init_speed_xe36=10000
port_init_autoneg_xe36=0
port_init_speed_xe37=10000
port_init_autoneg_xe37=0
port_init_speed_xe38=10000
port_init_autoneg_xe38=0
port_init_speed_xe39=10000
port_init_autoneg_xe39=0
port_init_speed_xe40=10000
port_init_autoneg_xe40=0
port_init_speed_xe41=10000
port_init_autoneg_xe41=0
port_init_speed_xe42=10000
port_init_autoneg_xe42=0
port_init_speed_xe43=10000
port_init_autoneg_xe43=0
port_init_speed_xe44=10000
port_init_autoneg_xe44=0
port_init_speed_xe45=10000
port_init_autoneg_xe45=0
port_init_speed_xe46=10000
port_init_autoneg_xe46=0
port_init_speed_xe47=10000
port_init_autoneg_xe47=0
port_init_speed_xe48=10000
port_init_autoneg_xe48=0
port_init_speed_xe49=10000
port_init_autoneg_xe49=0
port_init_speed_xe50=10000
port_init_autoneg_xe50=0
port_init_speed_xe51=10000
port_init_autoneg_xe51=0
port_init_speed_xe52=10000
port_init_autoneg_xe52=0
port_init_speed_xe53=10000
port_init_autoneg_xe53=0
port_init_speed_xe54=10000
port_init_autoneg_xe54=0
port_init_speed_xe55=10000
port_init_autoneg_xe55=0
port_init_speed_xe56=40000
port_init_autoneg_xe56=0
port_init_speed_xe57=40000
port_init_autoneg_xe57=0

# phys
phy_84754_xe0=1
phy_84754_xe1=1
phy_84754_xe2=1
phy_84754_xe3=1
phy_84754_xe4=1
phy_84754_xe5=1
phy_84754_xe6=1
phy_84754_xe7=1
phy_84754_xe8=1
phy_84754_xe9=1
phy_84754_xe10=1
phy_84754_xe11=1
phy_84754_xe12=1
phy_84754_xe13=1
phy_84754_xe14=1
phy_84754_xe15=1
phy_84754_xe16=1
phy_84754_xe17=1
phy_84754_xe18=1
phy_84754_xe19=1
phy_84754_xe20=1
phy_84754_xe21=1
phy_84754_xe22=1
phy_84754_xe23=1
phy_84754_xe24=1
phy_84754_xe25=1
phy_84754_xe26=1
phy_84754_xe27=1
phy_84754_xe28=1
phy_84754_xe29=1
phy_84754_xe30=1
phy_84754_xe31=1
phy_84754_xe32=1
phy_84754_xe33=1
phy_84754_xe34=1
phy_84754_xe35=1
phy_84754_xe36=1
phy_84754_xe37=1
phy_84754_xe38=1
phy_84754_xe39=1
phy_84754_xe40=1
phy_84754_xe41=1
phy_84754_xe42=1
phy_84754_xe43=1
phy_84754_xe44=1
phy_84754_xe45=1
phy_84754_xe46=1
phy_84754_xe47=1
phy_84740_xe48=1
phy_84740_xe49=1
phy_84740_xe50=1
phy_84740_xe51=1
phy_84740_xe52=1
phy_84740_xe53=1
phy_84740_xe54=1
phy_84740_xe55=1
phy_84740_xe56=1
phy_84740_xe57=1

# addrs
port_phy_addr_xe0=0x4
port_phy_addr_xe1=0x5
port_phy_addr_xe2=0x6
port_phy_addr_xe3=0x7
port_phy_addr_xe4=0x8
port_phy_addr_xe5=0x9
port_phy_addr_xe6=0xa
port_phy_addr_xe7=0xb
port_phy_addr_xe8=0xc
port_phy_addr_xe9=0xd
port_phy_addr_xe10=0xe
port_phy_addr_xe11=0xf
port_phy_addr_xe12=0x10
port_phy_addr_xe13=0x11
port_phy_addr_xe14=0x12
port_phy_addr_xe15=0x13
port_phy_addr_xe16=0x14
port_phy_addr_xe17=0x15
port_phy_addr_xe18=0x16
port_phy_addr_xe19=0x17
port_phy_addr_xe20=0x18
port_phy_addr_xe21=0x19
port_phy_addr_xe22=0x1a
port_phy_addr_xe23=0x1b
port_phy_addr_xe24=0x24
port_phy_addr_xe25=0x25
port_phy_addr_xe26=0x26
port_phy_addr_xe27=0x27
port_phy_addr_xe28=0x28
port_phy_addr_xe29=0x29
port_phy_addr_xe30=0x2a
port_phy_addr_xe31=0x2b
port_phy_addr_xe32=0x2c
port_phy_addr_xe33=0x2d
port_phy_addr_xe34=0x2e
port_phy_addr_xe35=0x2f
port_phy_addr_xe36=0x30
port_phy_addr_xe37=0x31
port_phy_addr_xe38=0x32
port_phy_addr_xe39=0x33
port_phy_addr_xe40=0x34
port_phy_addr_xe41=0x35
port_phy_addr_xe42=0x36
port_phy_addr_xe43=0x37
port_phy_addr_xe44=0x38
port_phy_addr_xe45=0x39
port_phy_addr_xe46=0x3a
port_phy_addr_xe47=0x3b
port_phy_addr_xe48=0x50
port_phy_addr_xe49=0x51
port_phy_addr_xe50=0x52
port_phy_addr_xe51=0x53
port_phy_addr_xe52=0x44
port_phy_addr_xe53=0x45
port_phy_addr_xe54=0x46
port_phy_addr_xe55=0x47
port_phy_addr_xe56=0x4c
port_phy_addr_xe57=0x48

# prime_offsets

