//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_relu_threshold_backward_1 // -- Begin function triton_poi_fused_cat_relu_threshold_backward_1
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused_cat_relu_threshold_backward_1
.visible .entry triton_poi_fused_cat_relu_threshold_backward_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_relu_threshold_backward_1_param_16,
	.param .u32 triton_poi_fused_cat_relu_threshold_backward_1_param_17
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<43>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<77>;
	.reg .f32 	%f<61>;
	.reg .b64 	%rd<36>;
	.loc	1 19 0                          // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd22, [triton_poi_fused_cat_relu_threshold_backward_1_param_0];
	ld.param.u64 	%rd23, [triton_poi_fused_cat_relu_threshold_backward_1_param_1];
$L__tmp0:
	.loc	1 21 28                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:21:33
	shl.b32 	%r52, %r1, 8;
	ld.param.u64 	%rd24, [triton_poi_fused_cat_relu_threshold_backward_1_param_2];
	ld.param.u64 	%rd25, [triton_poi_fused_cat_relu_threshold_backward_1_param_3];
	.loc	1 22 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:22:36
	mov.u32 	%r53, %tid.x;
	shl.b32 	%r54, %r53, 1;
	ld.param.u64 	%rd26, [triton_poi_fused_cat_relu_threshold_backward_1_param_4];
	and.b32  	%r55, %r54, 254;
	ld.param.u64 	%rd27, [triton_poi_fused_cat_relu_threshold_backward_1_param_5];
	.loc	1 22 23                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:22:23
	or.b32  	%r56, %r52, %r55;
	ld.param.u64 	%rd28, [triton_poi_fused_cat_relu_threshold_backward_1_param_6];
	.loc	1 23 21                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:23:21
	setp.lt.s32 	%p34, %r56, 256;
	ld.param.u64 	%rd1, [triton_poi_fused_cat_relu_threshold_backward_1_param_7];
	ld.param.u64 	%rd2, [triton_poi_fused_cat_relu_threshold_backward_1_param_8];
	.loc	1 24 21                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:24:21
	shr.s32 	%r58, %r56, 31;
	shr.u32 	%r59, %r58, 28;
	add.s32 	%r60, %r56, %r59;
	shr.s32 	%r61, %r60, 4;
	ld.param.u64 	%rd3, [triton_poi_fused_cat_relu_threshold_backward_1_param_9];
	.loc	1 24 27                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:24:27
	shr.u32 	%r62, %r61, 30;
	add.s32 	%r63, %r61, %r62;
	and.b32  	%r64, %r63, -4;
	sub.s32 	%r65, %r61, %r64;
	ld.param.u64 	%rd4, [triton_poi_fused_cat_relu_threshold_backward_1_param_10];
	.loc	1 25 19                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:25:19
	and.b32  	%r66, %r60, -16;
	ld.param.u64 	%rd29, [triton_poi_fused_cat_relu_threshold_backward_1_param_11];
	sub.s32 	%r67, %r56, %r66;
	ld.param.u64 	%rd5, [triton_poi_fused_cat_relu_threshold_backward_1_param_12];
	.loc	1 26 19                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:26:19
	shr.u32 	%r68, %r58, 26;
	add.s32 	%r69, %r56, %r68;
	shr.s32 	%r70, %r69, 6;
	ld.param.u64 	%rd6, [triton_poi_fused_cat_relu_threshold_backward_1_param_13];
	mov.pred 	%p1, -1;
	.loc	1 28 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:28:20
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd7, [triton_poi_fused_cat_relu_threshold_backward_1_param_14];
	.loc	1 30 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:30:20
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd8, [triton_poi_fused_cat_relu_threshold_backward_1_param_15];
	mov.b32 	%f1, %r3;
	ld.param.u64 	%rd30, [triton_poi_fused_cat_relu_threshold_backward_1_param_16];
	.loc	1 32 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:32:20
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 34 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:34:20
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 36 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:36:20
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 38 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:38:20
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r7;
	.loc	1 40 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:40:20
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 42 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:42:20
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 48 18                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:48:18
	setp.lt.s32 	%p36, %r65, 2;
	.loc	1 49 35                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:35
	and.b32  	%r71, %r69, -64;
	sub.s32 	%r72, %r56, %r71;
	.loc	1 49 48                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:48
	shl.b32 	%r73, %r70, 5;
	.loc	1 49 45                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:45
	add.s32 	%r74, %r73, %r72;
	.loc	1 49 30                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:30
	mul.wide.s32 	%rd31, %r74, 4;
	add.s64 	%rd9, %rd23, %rd31;
	.loc	1 49 60                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:60
	and.pred  	%p9, %p34, %p36;
	mov.b32 	%r12, 0;
	.loc	1 49 53                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:53
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p9 ld.global.v2.b32 { %r10, %r11 }, [ %rd9 + 0 ];
	@!%p9 mov.u32 %r10, %r12;
	@!%p9 mov.u32 %r11, %r12;
	// end inline asm
	.loc	1 50 30                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:50:30
	mul.wide.s32 	%rd32, %r65, 4;
	add.s64 	%rd10, %rd24, %rd32;
	.loc	1 50 35                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:50:35
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	@!%p9 mov.u32 %r14, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	@!%p9 mov.u32 %r16, %r12;
	// end inline asm
	.loc	1 52 30                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:52:30
	add.s64 	%rd12, %rd25, %rd32;
	.loc	1 52 35                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:52:35
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r18 }, [ %rd12 + 0 ];
	@!%p9 mov.u32 %r18, %r12;
	// end inline asm
	mov.b32 	%f3, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r20 }, [ %rd12 + 0 ];
	@!%p9 mov.u32 %r20, %r12;
	// end inline asm
	mov.b32 	%f4, %r20;
	.loc	1 54 19                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:54:19
	add.f32 	%f5, %f3, 0f3727C5AC;
	add.f32 	%f6, %f4, 0f3727C5AC;
	.loc	1 55 27                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:55:27
	sqrt.approx.ftz.f32 	%f7, %f5;
	sqrt.approx.ftz.f32 	%f8, %f6;
	.loc	1 57 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:57:20
	mov.b32 	%r24, %f7;
	mov.b32 	%r23, 1065353216;
	// begin inline asm
	div.full.f32 %r22, %r23, %r24;
	// end inline asm
	mov.b32 	%f9, %r22;
	mov.b32 	%r27, %f8;
	// begin inline asm
	div.full.f32 %r25, %r23, %r27;
	// end inline asm
	mov.b32 	%f10, %r25;
	.loc	1 61 31                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:61:31
	add.s64 	%rd14, %rd26, %rd32;
	.loc	1 61 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:61:36
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r28 }, [ %rd14 + 0 ];
	@!%p9 mov.u32 %r28, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r30 }, [ %rd14 + 0 ];
	@!%p9 mov.u32 %r30, %r12;
	// end inline asm
	.loc	1 63 31                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:63:31
	add.s64 	%rd16, %rd27, %rd32;
	.loc	1 63 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:63:36
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r32 }, [ %rd16 + 0 ];
	@!%p9 mov.u32 %r32, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r34 }, [ %rd16 + 0 ];
	@!%p9 mov.u32 %r34, %r12;
	// end inline asm
	.loc	1 70 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:70:20
	setp.eq.s32 	%p37, %r65, 2;
	.loc	1 71 39                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:39
	shl.b32 	%r75, %r70, 4;
	.loc	1 71 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:36
	add.s32 	%r76, %r75, %r67;
	.loc	1 71 31                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:31
	mul.wide.s32 	%rd33, %r76, 4;
	add.s64 	%rd18, %rd28, %rd33;
	.loc	1 71 52                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:52
	and.pred  	%p28, %p34, %p37;
	.loc	1 71 44                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:44
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	@%p28 ld.global.L1::evict_last.v2.b32 { %r36, %r37 }, [ %rd18 + 0 ];
	@!%p28 mov.u32 %r36, %r12;
	@!%p28 mov.u32 %r37, %r12;
	// end inline asm
	.loc	1 74 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:74:20
	add.f32 	%f11, %f1, 0f3727C5AC;
	.loc	1 75 27                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:75:27
	sqrt.approx.ftz.f32 	%f12, %f11;
	.loc	1 77 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:77:20
	mov.b32 	%r42, %f12;
	// begin inline asm
	div.full.f32 %r40, %r23, %r42;
	// end inline asm
	mov.b32 	%f13, %r40;
	.loc	1 85 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:85:20
	setp.gt.s32 	%p38, %r65, 2;
	.loc	1 88 32                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:88:32
	add.s64 	%rd19, %rd29, %rd33;
	.loc	1 88 53                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:88:53
	and.pred  	%p31, %p34, %p38;
	.loc	1 88 45                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:88:45
	// begin inline asm
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	@%p31 ld.global.L1::evict_last.v2.b32 { %r43, %r44 }, [ %rd19 + 0 ];
	@!%p31 mov.u32 %r43, %r12;
	@!%p31 mov.u32 %r44, %r12;
	// end inline asm
	.loc	1 91 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:91:20
	add.f32 	%f14, %f2, 0f3727C5AC;
	.loc	1 92 27                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:92:27
	sqrt.approx.ftz.f32 	%f15, %f14;
	.loc	1 88 45                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:88:45
	mov.b32 	%f16, %r44;
	.loc	1 36 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:36:20
	mov.b32 	%f17, %r6;
	.loc	1 89 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:89:20
	sub.f32 	%f18, %f16, %f17;
	.loc	1 88 45                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:88:45
	mov.b32 	%f19, %r43;
	.loc	1 89 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:89:20
	sub.f32 	%f20, %f19, %f17;
	.loc	1 71 44                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:44
	mov.b32 	%f21, %r37;
	.loc	1 28 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:28:20
	mov.b32 	%f22, %r2;
	.loc	1 72 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:72:20
	sub.f32 	%f23, %f21, %f22;
	.loc	1 80 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:80:20
	mul.f32 	%f24, %f23, %f13;
	.loc	1 32 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:32:20
	mov.b32 	%f25, %r4;
	.loc	1 34 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:34:20
	mov.b32 	%f26, %r5;
	.loc	1 82 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:82:20
	fma.rn.f32 	%f27, %f24, %f25, %f26;
	.loc	1 71 44                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:71:44
	mov.b32 	%f28, %r36;
	.loc	1 72 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:72:20
	sub.f32 	%f29, %f28, %f22;
	.loc	1 80 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:80:20
	mul.f32 	%f30, %f29, %f13;
	.loc	1 82 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:82:20
	fma.rn.f32 	%f31, %f30, %f25, %f26;
	.loc	1 49 53                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:53
	mov.b32 	%f32, %r11;
	.loc	1 50 35                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:50:35
	mov.b32 	%f33, %r16;
	.loc	1 51 18                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:51:18
	sub.f32 	%f34, %f32, %f33;
	.loc	1 60 19                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:60:19
	mul.f32 	%f35, %f34, %f10;
	.loc	1 61 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:61:36
	mov.b32 	%f36, %r30;
	.loc	1 63 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:63:36
	mov.b32 	%f37, %r34;
	.loc	1 64 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:64:20
	fma.rn.f32 	%f38, %f35, %f36, %f37;
	.loc	1 49 53                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:49:53
	mov.b32 	%f39, %r10;
	.loc	1 50 35                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:50:35
	mov.b32 	%f40, %r14;
	.loc	1 51 18                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:51:18
	sub.f32 	%f41, %f39, %f40;
	.loc	1 60 19                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:60:19
	mul.f32 	%f42, %f41, %f9;
	.loc	1 61 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:61:36
	mov.b32 	%f43, %r28;
	.loc	1 63 36                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:63:36
	mov.b32 	%f44, %r32;
	.loc	1 64 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:64:20
	fma.rn.f32 	%f45, %f42, %f43, %f44;
	.loc	1 42 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:42:20
	mov.b32 	%f46, %r9;
	.loc	1 40 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:40:20
	mov.b32 	%f47, %r8;
	.loc	1 94 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:94:20
	mov.b32 	%r49, %f15;
	// begin inline asm
	div.full.f32 %r47, %r23, %r49;
	// end inline asm
	mov.b32 	%f48, %r47;
	.loc	1 97 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:97:20
	mul.f32 	%f49, %f20, %f48;
	mul.f32 	%f50, %f18, %f48;
	.loc	1 99 20                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:99:20
	fma.rn.f32 	%f51, %f49, %f47, %f46;
	fma.rn.f32 	%f52, %f50, %f47, %f46;
	.loc	1 101 35                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:101:35
	selp.f32 	%f53, %f51, 0f00000000, %p38;
	selp.f32 	%f54, %f52, 0f00000000, %p38;
	.loc	1 0 0                           // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:0:0
	selp.f32 	%f55, %f31, %f53, %p37;
	selp.f32 	%f56, %f27, %f54, %p37;
	selp.f32 	%f57, %f45, %f55, %p36;
	selp.f32 	%f58, %f38, %f56, %p36;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p39, %f57, 0f00000000;
	setp.lt.f32 	%p40, %f58, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f59, 0f00000000, %f57, %p39;
	selp.f32 	%f60, 0f00000000, %f58, %p40;
$L__tmp2:
	.loc	1 107 21                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:107:21
	setp.le.f32 	%p41, %f59, 0f00000000;
	setp.le.f32 	%p42, %f60, 0f00000000;
	.loc	1 108 28                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:108:28
	cvt.s64.s32 	%rd34, %r56;
	mul.wide.s32 	%rd35, %r56, 4;
	add.s64 	%rd20, %rd22, %rd35;
	.loc	1 108 40                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:108:40
	mov.b32 	%r50, %f59;
	mov.b32 	%r51, %f60;
	// begin inline asm
	@%p34 st.global.v2.b32 [ %rd20 + 0 ], { %r50, %r51 };
	// end inline asm
	.loc	1 109 25                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:109:25
	add.s64 	%rd21, %rd30, %rd34;
	.loc	1 109 37                        // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:109:37
	selp.u16 	%rs2, 1, 0, %p41;
	selp.u16 	%rs3, 1, 0, %p42;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p34 st.global.b16 [ %rd21 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 109 4                         // c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py:109:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4g/c4ghquzjyf3e3wvvq3nkta44273irigqvnsux6s4vvazcbbmx2zb.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 191                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xb8 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 103
.b8 104
.b8 113
.b8 117
.b8 122
.b8 106
.b8 121
.b8 102
.b8 51
.b8 101
.b8 51
.b8 119
.b8 118
.b8 118
.b8 113
.b8 51
.b8 110
.b8 107
.b8 116
.b8 97
.b8 52
.b8 52
.b8 50
.b8 55
.b8 51
.b8 105
.b8 114
.b8 105
.b8 103
.b8 113
.b8 118
.b8 110
.b8 115
.b8 117
.b8 120
.b8 54
.b8 115
.b8 52
.b8 118
.b8 118
.b8 97
.b8 122
.b8 99
.b8 98
.b8 98
.b8 109
.b8 120
.b8 50
.b8 122
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 103
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x31 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 49
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x94:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xa9:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 105                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
