// Seed: 1161028495
module module_0 (
    input uwire id_0,
    output tri1 id_1
    , id_12,
    output wire id_2,
    input wand id_3,
    input tri1 id_4,
    output wand id_5,
    output wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri id_10
    , id_13
);
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    inout tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input wire id_13
    , id_22,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input uwire id_17
    , id_23,
    output tri1 id_18,
    input tri id_19,
    output logic id_20
);
  always @(negedge id_9) begin : LABEL_0
    id_20 <= 1;
  end
  module_0 modCall_1 (
      id_19,
      id_10,
      id_5,
      id_6,
      id_11,
      id_0,
      id_0,
      id_19,
      id_19,
      id_9,
      id_14
  );
  assign modCall_1.id_7 = 0;
endmodule
