Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: UART_CTRL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_CTRL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_CTRL"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : UART_CTRL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_TX.v" into library work
Parsing module <UART_TX>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_RX.v" into library work
Parsing module <UART_RX>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_CTRL.v" into library work
Parsing module <UART_CTRL>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <UART_CTRL>.

Elaborating module <UART_RX>.

Elaborating module <UART_TX>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_CTRL>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_CTRL.v".
    Summary:
	no macro.
Unit <UART_CTRL> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_RX.v".
        BAUD_RATE = 115200
        PERIOD = 866
        HALF_PERIOD = 432
        IDLE_NODATA = 0
        STARTBIT = 1
        BIT0 = 2
        BIT1 = 3
        BIT2 = 4
        BIT3 = 5
        BIT4 = 6
        BIT5 = 7
        BIT6 = 8
        BIT7 = 9
        STOPBIT = 10
        IDLE_DATA = 11
    Found 7-bit register for signal <bit_count>.
    Found 10-bit register for signal <clock_counter>.
    Found 4-bit register for signal <PS>.
    Found 128-bit register for signal <DATA>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 26                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_count[6]_GND_2_o_add_1_OUT> created at line 61.
    Found 10-bit adder for signal <clock_counter[9]_GND_2_o_add_27_OUT> created at line 97.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 145 D-type flip-flop(s).
	inferred 137 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_TX.v".
        BAUD_RATE = 115200
        PERIOD = 866
        IDLE = 0
        STARTBIT = 1
        BIT0 = 2
        BIT1 = 3
        BIT2 = 4
        BIT3 = 5
        BIT4 = 6
        BIT5 = 7
        BIT6 = 8
        BIT7 = 9
        STOPBIT = 10
        IDLE_SENT = 11
    Found 7-bit register for signal <bit_count>.
    Found 10-bit register for signal <clock_counter>.
    Found 128-bit register for signal <data_buffer>.
    Found 4-bit register for signal <PS>.
    Found 1-bit register for signal <TX>.
    Found finite state machine <FSM_1> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 25                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_count[6]_GND_3_o_add_31_OUT> created at line 117.
    Found 10-bit adder for signal <clock_counter[9]_GND_3_o_add_38_OUT> created at line 136.
    Found 1-bit 128-to-1 multiplexer for signal <bit_count[6]_data_buffer[127]_Mux_29_o> created at line 115.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 7-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 1
 10-bit register                                       : 2
 128-bit register                                      : 2
 7-bit register                                        : 2
# Multiplexers                                         : 142
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 2-to-1 multiplexer                              : 141
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_RX>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
The following registers are absorbed into counter <clock_counter>: 1 register on signal <clock_counter>.
Unit <UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
The following registers are absorbed into counter <clock_counter>: 1 register on signal <clock_counter>.
Unit <UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 2
 7-bit up counter                                      : 2
# Registers                                            : 257
 Flip-Flops                                            : 257
# Multiplexers                                         : 142
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 2-to-1 multiplexer                              : 141
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_tx0/FSM_1> on signal <PS[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_rx0/FSM_0> on signal <PS[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------

Optimizing unit <UART_CTRL> ...

Optimizing unit <UART_TX> ...

Optimizing unit <UART_RX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_CTRL, actual ratio is 5.
FlipFlop uart_rx0/DATA_127 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_126 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_125 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_124 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_123 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_122 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_121 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_120 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_119 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_118 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_117 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_116 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_115 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_114 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_113 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_112 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_111 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_110 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_109 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_108 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_107 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_106 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_105 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_104 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_103 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_102 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_101 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_100 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_99 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_98 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_97 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_96 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_95 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_94 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_93 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_92 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_91 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_90 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_89 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_88 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_87 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_86 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_85 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_84 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_83 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_82 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_81 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_80 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_79 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_78 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_77 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_76 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_75 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_74 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_73 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_72 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_71 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_70 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_69 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_68 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_67 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_66 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_65 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_64 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_63 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_62 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_61 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_60 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_59 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_58 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_57 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_56 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_55 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_54 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_53 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_52 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_51 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_50 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_49 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_48 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_47 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_46 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_45 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_44 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_43 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_42 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_41 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_40 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_39 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_38 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_37 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_36 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_35 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_34 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_33 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_32 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart_rx0/DATA_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 427
 Flip-Flops                                            : 427

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_CTRL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 337
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 26
#      LUT4                        : 20
#      LUT5                        : 130
#      LUT6                        : 91
#      MUXCY                       : 18
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 427
#      FDR                         : 8
#      FDRE                        : 418
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 265
#      IBUF                        : 134
#      OBUF                        : 131

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  18224     0%  
 Number of Slice LUTs:                  293  out of   9112     3%  
    Number used as Logic:               293  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    293
   Number with an unused Flip Flop:     123  out of    293    41%  
   Number with an unused LUT:             0  out of    293     0%  
   Number of fully used LUT-FF pairs:   170  out of    293    58%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         266
 Number of bonded IOBs:                 266  out of    232   114% (*) 
    IOB Flip Flops/Latches:             257

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 427   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.891ns (Maximum Frequency: 169.748MHz)
   Minimum input arrival time before clock: 5.156ns
   Maximum output required time after clock: 4.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.891ns (frequency: 169.748MHz)
  Total number of paths / destination ports: 9154 / 737
-------------------------------------------------------------------------
Delay:               5.891ns (Levels of Logic = 3)
  Source:            uart_rx0/clock_counter_8 (FF)
  Destination:       uart_rx0/bit_count_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: uart_rx0/clock_counter_8 to uart_rx0/bit_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  uart_rx0/clock_counter_8 (uart_rx0/clock_counter_8)
     LUT5:I0->O            2   0.203   0.617  uart_rx0/PS_FSM_FFd3-In211 (uart_rx0/PS_FSM_FFd3-In21)
     LUT6:I5->O            9   0.205   0.830  uart_rx0/GND_2_o_GND_2_o_equal_72_o<9>1 (uart_rx0/GND_2_o_GND_2_o_equal_72_o)
     LUT4:I3->O          263   0.205   2.067  uart_rx0/sample1 (uart_rx0/sample)
     FDRE:CE                   0.322          uart_rx0/bit_count_0
    ----------------------------------------
    Total                      5.891ns (1.382ns logic, 4.509ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 967 / 955
-------------------------------------------------------------------------
Offset:              5.156ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       uart_tx0/clock_counter_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST to uart_tx0/clock_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           409   1.222   2.445  RST_IBUF (RST_IBUF)
     LUT6:I0->O           10   0.203   0.856  uart_tx0/RST_reset_count_OR_58_o1 (uart_tx0/RST_reset_count_OR_58_o)
     FDRE:R                    0.430          uart_tx0/clock_counter_0
    ----------------------------------------
    Total                      5.156ns (1.855ns logic, 3.301ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 135 / 131
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            uart_rx0/PS_FSM_FFd4 (FF)
  Destination:       RXDATA_READY (PAD)
  Source Clock:      CLK rising

  Data Path: uart_rx0/PS_FSM_FFd4 to RXDATA_READY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.085  uart_rx0/PS_FSM_FFd4 (uart_rx0/PS_FSM_FFd4)
     LUT3:I0->O            1   0.205   0.579  uart_rx0/PS_DATA_READY1 (RXDATA_READY_OBUF)
     OBUF:I->O                 2.571          RXDATA_READY_OBUF (RXDATA_READY)
    ----------------------------------------
    Total                      4.887ns (3.223ns logic, 1.664ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.891|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.27 secs
 
--> 

Total memory usage is 261548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

