# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../e_8.srcs/sources_1/new/ajxd.v" \
"../../../../e_8.srcs/sources_1/new/chessClock.v" \
"../../../../e_8.srcs/sources_1/new/div_clk.v" \
"../../../../e_8.srcs/sources_1/new/dynamic_led6_point6.v" \
"../../../../e_8.srcs/sim_1/new/sim8.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
