// Seed: 3150876662
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input uwire id_7
);
  logic id_9, id_10, id_11;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4,
      id_5,
      id_5
  );
endmodule
