<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Cache coherence # Brief background on caches # Recall: die size of CPU is significantly occupied by cache! L3: per chip, one bank per core L2, L1: private per core Lower levels: faster/closer access for a core Associativity: flexibility of where a cache can put a memory address 4C&rsquo;s cache miss model: Cold: first access, never seen before Capacity: cache is finite size, data evicted Conflict: when cache is not fully associative Coherence Review: cache design # Example: suppose code executes int x = 1; where x corresponds to address 0x12345604 in memory Cache line: data is 64 bytes on modern Intel processors e."><meta name=theme-color content="#FFFFFF"><meta name=color-scheme content="light dark"><meta property="og:title" content><meta property="og:description" content="Cache coherence # Brief background on caches # Recall: die size of CPU is significantly occupied by cache! L3: per chip, one bank per core L2, L1: private per core Lower levels: faster/closer access for a core Associativity: flexibility of where a cache can put a memory address 4C&rsquo;s cache miss model: Cold: first access, never seen before Capacity: cache is finite size, data evicted Conflict: when cache is not fully associative Coherence Review: cache design # Example: suppose code executes int x = 1; where x corresponds to address 0x12345604 in memory Cache line: data is 64 bytes on modern Intel processors e."><meta property="og:type" content="article"><meta property="og:url" content="https://saligrama.io/notes/cs149/2022-10-27-cache-coherence/"><meta property="article:section" content="cs149"><title>Cache Coherence | Aditya's notes</title><link rel=manifest href=/notes/manifest.json><link rel=icon href=/notes/favicon.png type=image/x-icon><link rel=stylesheet href=/notes/book.min.395a67680f48b8d23bbf267f26d0d1259e69554b2b704e371e8e15cbe656e05f.css integrity="sha256-OVpnaA9IuNI7vyZ/JtDRJZ5pVUsrcE43Ho4Vy+ZW4F8=" crossorigin=anonymous><script defer src=/notes/flexsearch.min.js></script>
<script defer src=/notes/en.search.min.20185cea7506331f915ab1ca9873ed3df866348f1939b82a7777023f528a3a47.js integrity="sha256-IBhc6nUGMx+RWrHKmHPtPfhmNI8ZObgqd3cCP1KKOkc=" crossorigin=anonymous></script></head><body dir=ltr><input type=checkbox class="hidden toggle" id=menu-control>
<input type=checkbox class="hidden toggle" id=toc-control><main class="container flex"><aside class=book-menu><div class=book-menu-content><nav><h2 class=book-brand><a class="flex align-center" href=/notes/><span>Aditya's notes</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><input type=checkbox id=section-a88f46c31d1ebdf165810583424fda37 class=toggle>
<label for=section-a88f46c31d1ebdf165810583424fda37 class="flex justify-between"><a role=button>CS 103, Fall 2020</a></label><ul><li><a href=/notes/cs103/2020-09-16-set-theory/>Set Theory</a></li><li><a href=/notes/cs103/2020-09-18-indirect-proofs/>Indirect Proofs</a></li><li><a href=/notes/cs103/2020-09-18-mathematical-proofs/>Mathematical Proofs</a></li><li><a href=/notes/cs103/2020-09-26-first-order-logic/>First Order Logic</a></li><li><a href=/notes/cs103/2020-09-26-propositional-logic/>Propositional Logic</a></li><li><a href=/notes/cs103/2020-09-27-first-order-logic-continued/>First Order Logic Continued</a></li><li><a href=/notes/cs103/2020-09-30-binary-relations/>Binary Relations</a></li><li><a href=/notes/cs103/2020-10-01-binary-relations-continued/>Binary Relations Continued</a></li><li><a href=/notes/cs103/2020-10-04-functions/>Functions</a></li><li><a href=/notes/cs103/2020-10-10-cardinality/>Cardinality</a></li><li><a href=/notes/cs103/2020-10-11-graph-theory/>Graph Theory</a></li><li><a href=/notes/cs103/2020-10-17-pigeonhole-principle/>Pigeonhole Principle</a></li><li><a href=/notes/cs103/2020-10-18-induction/>Induction</a></li><li><a href=/notes/cs103/2020-10-19-induction-variants/>Induction Variants</a></li><li><a href=/notes/cs103/2020-10-20-computability-and-formal-languages/>Computability and Formal Languages</a></li><li><a href=/notes/cs103/2020-10-25-nondeterministic-finite-automata/>Nondeterministic Finite Automata</a></li><li><a href=/notes/cs103/2020-10-26-nfa-dfa-equivalence/>Nfa Dfa Equivalence</a></li><li><a href=/notes/cs103/2020-10-26-regular-expressions/>Regular Expressions</a></li><li><a href=/notes/cs103/2020-11-01-nonregular-languages/>Nonregular Languages</a></li><li><a href=/notes/cs103/2020-11-02-context-free-grammars/>Context Free Grammars</a></li><li><a href=/notes/cs103/2020-11-03-turing-machines/>Turing Machines</a></li><li><a href=/notes/cs103/2020-11-08-turing-machine-subroutines/>Turing Machine Subroutines</a></li><li><a href=/notes/cs103/2020-11-08-universal-turing-machine/>Universal Turing Machine</a></li><li><a href=/notes/cs103/2020-11-08-unsolvable-problems/>Unsolvable Problems</a></li><li><a href=/notes/cs103/2020-11-14-unsolvable-problems-continued/>Unsolvable Problems Continued</a></li></ul></li><li><input type=checkbox id=section-cf13475a7a80a5dd57b5a55dce73d171 class=toggle>
<label for=section-cf13475a7a80a5dd57b5a55dce73d171 class="flex justify-between"><a role=button>CS 107, Fall 2020</a></label><ul><li><a href=/notes/cs107/2020-09-18-integer-representations/>Integer Representations</a></li><li><a href=/notes/cs107/2020-09-21-bitwise-operations/>Bitwise Operations</a></li><li><a href=/notes/cs107/2020-09-25-c-chars-and-strings/>C Chars and Strings</a></li><li><a href=/notes/cs107/2020-09-28-more-c-strings/>More C Strings</a></li><li><a href=/notes/cs107/2020-10-02-pointers-arrays/>Pointers Arrays</a></li><li><a href=/notes/cs107/2020-10-05-stack-and-heap/>Stack and Heap</a></li><li><a href=/notes/cs107/2020-10-09-c-generics/>C Generics</a></li><li><a href=/notes/cs107/2020-10-12-function-pointers/>Function Pointers</a></li><li><a href=/notes/cs107/2020-10-16-assembly/>Assembly</a></li><li><a href=/notes/cs107/2020-10-19-assembly-arithmetic-logic/>Assembly Arithmetic Logic</a></li><li><a href=/notes/cs107/2020-10-23-assembly-control-flow/>Assembly Control Flow</a></li><li><a href=/notes/cs107/2020-10-26-assembly-function-calls-and-return-stack/>Assembly Function Calls and Return Stack</a></li><li><a href=/notes/cs107/2020-10-30-heap-management/>Heap Management</a></li><li><a href=/notes/cs107/2020-11-09-program-optimization/>Program Optimization</a></li></ul></li><li><input type=checkbox id=section-4e3bc6e2f7a0feae33c3e43356d49c80 class=toggle>
<label for=section-4e3bc6e2f7a0feae33c3e43356d49c80 class="flex justify-between"><a role=button>CS 110L, Spring 2021</a></label><ul><li><a href=/notes/cs110l/2021-03-30-course-overview/>Course Overview</a></li><li><a href=/notes/cs110l/2021-04-01-fixing-c/>Fixing C</a></li><li><a href=/notes/cs110l/2021-04-06-intro-to-rust/>Intro to Rust</a></li><li><a href=/notes/cs110l/2021-04-08-ownership/>Ownership</a></li><li><a href=/notes/cs110l/2021-04-13-error-handling/>Error Handling</a></li><li><a href=/notes/cs110l/2021-04-22-traits/>Traits</a></li><li><a href=/notes/cs110l/2021-04-27-generics/>Generics</a></li><li><a href=/notes/cs110l/2021-04-29-multiprocessing/>Multiprocessing</a></li></ul></li><li><input type=checkbox id=section-23e7773af736437c02202412a988f2db class=toggle>
<label for=section-23e7773af736437c02202412a988f2db class="flex justify-between"><a role=button>CS 111, Spring 2021</a></label><ul><li><a href=/notes/cs111/2021-03-31-threads-and-dispatching/>Threads and Dispatching</a></li><li><a href=/notes/cs111/2021-04-02-concurrency/>Concurrency</a></li><li><a href=/notes/cs111/2021-04-05-synchronization/>Synchronization</a></li><li><a href=/notes/cs111/2021-04-07-shared-memory-and-condition-variables-and-locks/>Shared Memory and Condition Variables and Locks</a></li><li><a href=/notes/cs111/2021-04-09-lock-implementation-and-deadlocking/>Lock Implementation and Deadlocking</a></li><li><a href=/notes/cs111/2021-04-12-scheduling/>Scheduling</a></li><li><a href=/notes/cs111/2021-04-14-multiprocessing/>Multiprocessing</a></li><li><a href=/notes/cs111/2021-04-16-linking/>Linking</a></li><li><a href=/notes/cs111/2021-04-19-storage-management/>Storage Management</a></li><li><a href=/notes/cs111/2021-04-21-virtual-memory/>Virtual Memory</a></li><li><a href=/notes/cs111/2021-04-23-dynamic-address-translation/>Dynamic Address Translation</a></li><li><a href=/notes/cs111/2021-04-26-segmentation-and-paging/>Segmentation and Paging</a></li><li><a href=/notes/cs111/2021-04-30-demand-paging/>Demand Paging</a></li><li><a href=/notes/cs111/2021-05-05-disks/>Disks</a></li><li><a href=/notes/cs111/2021-05-07-file-systems/>File Systems</a></li><li><a href=/notes/cs111/2021-05-10-realworld-filesystem-structures/>Realworld Filesystem Structures</a></li><li><a href=/notes/cs111/2021-05-12-directories/>Directories</a></li><li><a href=/notes/cs111/2021-05-14-crash-recovery/>Crash Recovery</a></li><li><a href=/notes/cs111/2021-05-19-protection/>Protection</a></li><li><a href=/notes/cs111/2021-05-24-flash-memory/>Flash Memory</a></li><li><a href=/notes/cs111/2021-05-28-virtual-machines/>Virtual Machines</a></li></ul></li><li><input type=checkbox id=section-a586b190ebf0a4874cd21a1d76743261 class=toggle>
<label for=section-a586b190ebf0a4874cd21a1d76743261 class="flex justify-between"><a role=button>CS 143, Spring 2022</a></label><ul><li><a href=/notes/cs143/2022-03-29-intro/>Intro</a></li><li><a href=/notes/cs143/2022-03-31-language-design-and-cool/>Language Design and Cool</a></li><li><a href=/notes/cs143/2022-04-05-lexical-analysis/>Lexical Analysis</a></li><li><a href=/notes/cs143/2022-04-07-lexical-analysis-implementation/>Lexical Analysis Implementation</a></li><li><a href=/notes/cs143/2022-04-12-parsing/>Parsing</a></li><li><a href=/notes/cs143/2022-04-14-syntax-directed-translation/>Syntax Directed Translation</a></li><li><a href=/notes/cs143/2022-04-19-top-down-parsing/>Top Down Parsing</a></li><li><a href=/notes/cs143/2022-04-26-semantic-analysis/>Semantic Analysis</a></li></ul></li><li><input type=checkbox id=section-37836de7a703e433b2642097d511f482 class=toggle checked>
<label for=section-37836de7a703e433b2642097d511f482 class="flex justify-between"><a role=button>CS 149, Fall 2022</a></label><ul><li><a href=/notes/cs149/2022-09-27-intro/>Intro</a></li><li><a href=/notes/cs149/2022-09-29-modern-multicore-processors/>Modern Multicore Processors</a></li><li><a href=/notes/cs149/2022-10-04-parallel-abstractions/>Parallel Abstractions</a></li><li><a href=/notes/cs149/2022-10-06-parallel-models/>Parallel Models</a></li><li><a href=/notes/cs149/2022-10-11-work-distribution-and-scheduling/>Work Distribution and Scheduling</a></li><li><a href=/notes/cs149/2022-10-13-locality-communication-and-contention/>Locality Communication and Contention</a></li><li><a href=/notes/cs149/2022-10-18-gpu-architecture-and-cuda/>Gpu Architecture and Cuda</a></li><li><a href=/notes/cs149/2022-10-20-data-parallel-architecture/>Data Parallel Architecture</a></li><li><a href=/notes/cs149/2022-10-25-spark/>Spark</a></li><li><a href=/notes/cs149/2022-10-27-cache-coherence/ class=active>Cache Coherence</a></li><li><a href=/notes/cs149/2022-11-01-memory-consistency/>Memory Consistency</a></li><li><a href=/notes/cs149/2022-11-03-lock-implementation-and-lock-free-programming/>Lock Implementation and Lock Free Programming</a></li><li><a href=/notes/cs149/2022-11-10-transactional-memory/>Transactional Memory</a></li><li><a href=/notes/cs149/2022-11-29-heterogeneous-processing-and-domain-specific-languages/>Heterogeneous Processing and Domain Specific Languages</a></li><li><a href=/notes/cs149/2022-12-06-asics-and-fpgas/>Asics and Fpgas</a></li></ul></li><li><input type=checkbox id=section-72adad3f069987d22b969c3bafbc2fd7 class=toggle>
<label for=section-72adad3f069987d22b969c3bafbc2fd7 class="flex justify-between"><a role=button>CS 153, Winter 2023</a></label><ul><li><a href=/notes/cs153/2023-01-12-intro/>Intro</a></li></ul></li><li><input type=checkbox id=section-4f9fa520660f975442d4640415905b3c class=toggle>
<label for=section-4f9fa520660f975442d4640415905b3c class="flex justify-between"><a role=button>CS 154, Fall 2021</a></label><ul><li><a href=/notes/cs154/2021-09-28-finite-automata/>Finite Automata</a></li><li><a href=/notes/cs154/2021-10-05-pumping-lemma-and-myhill-nerode/>Pumping Lemma and Myhill Nerode</a></li><li><a href=/notes/cs154/2021-10-12-streaming-algorithms-and-turing-machines/>Streaming Algorithms and Turing Machines</a></li></ul></li><li><input type=checkbox id=section-d24cd7d7d21fe73135d596a09b50887f class=toggle>
<label for=section-d24cd7d7d21fe73135d596a09b50887f class="flex justify-between"><a role=button>CS 155, Spring 2022</a></label><ul><li><a href=/notes/cs155/2022-03-28-intro/>Intro</a></li><li><a href=/notes/cs155/2022-03-30-control-hijacking/>Control Hijacking</a></li><li><a href=/notes/cs155/2022-04-04-control-hijacking-defenses/>Control Hijacking Defenses</a></li><li><a href=/notes/cs155/2022-04-06-security-principles/>Security Principles</a></li><li><a href=/notes/cs155/2022-04-11-isolation-and-sandboxing/>Isolation and Sandboxing</a></li><li><a href=/notes/cs155/2022-04-13-vuln-finding/>Vuln Finding</a></li><li><a href=/notes/cs155/2022-04-18-web-security/>Web Security</a></li><li><a href=/notes/cs155/2022-04-20-web-attacks/>Web Attacks</a></li><li><a href=/notes/cs155/2022-04-25-web-defenses/>Web Defenses</a></li><li><a href=/notes/cs155/2022-05-04-processor-security/>Processor Security</a></li><li><a href=/notes/cs155/2022-05-09-internet-protocol-security/>Internet Protocol Security</a></li></ul></li><li><input type=checkbox id=section-471622039e8d87cd8d642483c8d218b8 class=toggle>
<label for=section-471622039e8d87cd8d642483c8d218b8 class="flex justify-between"><a role=button>CS 161, Winter 2022</a></label><ul><li><a href=/notes/cs161/2022-01-03-intro/>Intro</a></li><li><a href=/notes/cs161/2022-01-05-worst-case-and-asymptotic-analysis/>Worst Case and Asymptotic Analysis</a></li><li><a href=/notes/cs161/2022-01-10-recurrence-relations/>Recurrence Relations</a></li><li><a href=/notes/cs161/2022-01-12-median-and-selection/>Median and Selection</a></li><li><a href=/notes/cs161/2022-01-19-randomized-algorithms-and-quicksort/>Randomized Algorithms and Quicksort</a></li><li><a href=/notes/cs161/2022-01-24-sorting-lower-bounds/>Sorting Lower Bounds</a></li><li><a href=/notes/cs161/2022-01-26-binary-search-trees/>Binary Search Trees</a></li><li><a href=/notes/cs161/2022-01-31-hashing/>Hashing</a></li><li><a href=/notes/cs161/2022-02-02-graphs-and-graph-search/>Graphs and Graph Search</a></li><li><a href=/notes/cs161/2022-02-07-strongly-connected-components/>Strongly Connected Components</a></li><li><a href=/notes/cs161/2022-02-09-weighted-graphs-and-dijkstra/>Weighted Graphs and Dijkstra</a></li><li><a href=/notes/cs161/2022-02-14-dynamic-programming/>Dynamic Programming</a></li><li><a href=/notes/cs161/2022-02-16-dynamic-programming-applications/>Dynamic Programming Applications</a></li><li><a href=/notes/cs161/2022-02-23-greedy-algorithms/>Greedy Algorithms</a></li><li><a href=/notes/cs161/2022-02-28-minimum-spanning-trees/>Minimum Spanning Trees</a></li></ul></li><li><input type=checkbox id=section-0794dc87987599843ba69a8ea82e9b6a class=toggle>
<label for=section-0794dc87987599843ba69a8ea82e9b6a class="flex justify-between"><a role=button>CS 224U, Spring 2021</a></label><ul><li><a href=/notes/cs224u/2021-03-29-course-overview/>Course Overview</a></li><li><a href=/notes/cs224u/2021-03-31-vector-space-models/>Vector Space Models</a></li><li><a href=/notes/cs224u/2021-04-12-sentiment-analysis/>Sentiment Analysis</a></li></ul></li><li><input type=checkbox id=section-efae8264f5fe410feb1b40be6f99baea class=toggle>
<label for=section-efae8264f5fe410feb1b40be6f99baea class="flex justify-between"><a role=button>CS 229, Fall 2021</a></label><ul><li><a href=/notes/cs229/2021-09-21-intro/>Intro</a></li><li><a href=/notes/cs229/2021-09-23-supervised-learning-setup/>Supervised Learning Setup</a></li><li><a href=/notes/cs229/2021-09-28-logistic-regression/>Logistic Regression</a></li><li><a href=/notes/cs229/2021-09-30-generalized-linear-models/>Generalized Linear Models</a></li><li><a href=/notes/cs229/2021-10-05-generative-learning-algorithms/>Generative Learning Algorithms</a></li><li><a href=/notes/cs229/2021-10-07-naive-bayes/>Naive Bayes</a></li><li><a href=/notes/cs229/2021-10-12-kernel-methods-and-svm/>Kernel Methods and Svm</a></li><li><a href=/notes/cs229/2021-10-14-deep-learning/>Deep Learning</a></li><li><a href=/notes/cs229/2021-10-19-deep-learning-optimization/>Deep Learning Optimization</a></li><li><a href=/notes/cs229/2021-10-21-model-selection/>Model Selection</a></li></ul></li><li><input type=checkbox id=section-58493bdbfe80396f07f44c40ecf068c8 class=toggle>
<label for=section-58493bdbfe80396f07f44c40ecf068c8 class="flex justify-between"><a role=button>CS 249I, Winter 2023</a></label><ul><li><a href=/notes/cs249i/2023-01-09-internet-players/>Internet Players</a></li><li><a href=/notes/cs249i/2023-01-18-modern-routing-practices/>Modern Routing Practices</a></li><li><a href=/notes/cs249i/2023-01-23-last-mile-access/>Last Mile Access</a></li><li><a href=/notes/cs249i/2023-01-25-host-and-network-addressing/>Host and Network Addressing</a></li><li><a href=/notes/cs249i/2023-01-30-domain-name-system/>Domain Name System</a></li><li><a href=/notes/cs249i/2023-02-06-internet-governance/>Internet Governance</a></li><li><a href=/notes/cs249i/2023-02-08-modern-web-protocols/>Modern Web Protocols</a></li><li><a href=/notes/cs249i/2023-02-13-tls-and-webpki/>Tls and Webpki</a></li><li><a href=/notes/cs249i/2023-02-13-web-content/>Web Content</a></li><li><a href=/notes/cs249i/2023-02-22-internet-crime/>Internet Crime</a></li><li><a href=/notes/cs249i/2023-02-27-middleboxes-and-nat-and-https-interception/>Middleboxes and Nat and Https Interception</a></li><li><a href=/notes/cs249i/2023-03-01-modern-cryptography/>Modern Cryptography</a></li><li><a href=/notes/cs249i/2023-03-06-content-delivery/>Content Delivery</a></li><li><a href=/notes/cs249i/2023-03-08-internet-censorship/>Internet Censorship</a></li><li><a href=/notes/cs249i/2023-03-13-insecure-and-secure-messaging/>Insecure and Secure Messaging</a></li></ul></li><li><input type=checkbox id=section-292ea4e126876f1048e61c4dc744546c class=toggle>
<label for=section-292ea4e126876f1048e61c4dc744546c class="flex justify-between"><a role=button>CS 251, Fall 2022</a></label><ul><li><a href=/notes/cs251/2022-09-26-intro/>Intro</a></li><li><a href=/notes/cs251/2022-09-28-bitcoin-mechanics/>Bitcoin Mechanics</a></li><li><a href=/notes/cs251/2022-10-03-bitcoin-scripts-and-wallets/>Bitcoin Scripts and Wallets</a></li><li><a href=/notes/cs251/2022-10-05-consensus/>Consensus</a></li><li><a href=/notes/cs251/2022-10-10-internet-consensus/>Internet Consensus</a></li><li><a href=/notes/cs251/2022-10-17-ethereum/>Ethereum</a></li><li><a href=/notes/cs251/2022-10-19-solidity/>Solidity</a></li><li><a href=/notes/cs251/2022-11-02-legal-aspects-and-regulation/>Legal Aspects and Regulation</a></li><li><a href=/notes/cs251/2022-11-07-privacy-and-deanonymization-and-mixing/>Privacy and Deanonymization and Mixing</a></li><li><a href=/notes/cs251/2022-11-09-privacy-via-zk-snarks/>Privacy via Zk Snarks</a></li></ul></li><li><input type=checkbox id=section-98d861db134658b3e020a9d74c50ad24 class=toggle>
<label for=section-98d861db134658b3e020a9d74c50ad24 class="flex justify-between"><a role=button>CS 255, Winter 2022</a></label><ul><li><a href=/notes/cs255/2022-01-03-intro/>Intro</a></li><li><a href=/notes/cs255/2022-01-05-stream-ciphers/>Stream Ciphers</a></li><li><a href=/notes/cs255/2022-01-10-block-ciphers/>Block Ciphers</a></li><li><a href=/notes/cs255/2022-01-12-pseudorandom-functions/>Pseudorandom Functions</a></li><li><a href=/notes/cs255/2022-01-19-data-integrity-and-macs/>Data Integrity and Macs</a></li><li><a href=/notes/cs255/2022-01-24-collision-resistance/>Collision Resistance</a></li><li><a href=/notes/cs255/2022-01-26-authenticated-encryption/>Authenticated Encryption</a></li><li><a href=/notes/cs255/2022-01-31-key-management/>Key Management</a></li><li><a href=/notes/cs255/2022-02-02-key-exchange-math/>Key Exchange Math</a></li><li><a href=/notes/cs255/2022-02-07-public-key-encryption/>Public Key Encryption</a></li><li><a href=/notes/cs255/2022-02-09-pke-schemes/>Pke Schemes</a></li><li><a href=/notes/cs255/2022-02-14-digital-signatures/>Digital Signatures</a></li><li><a href=/notes/cs255/2022-02-16-certificates/>Certificates</a></li><li><a href=/notes/cs255/2022-02-23-id-protocols/>Id Protocols</a></li><li><a href=/notes/cs255/2022-02-28-key-exchange-protocols/>Key Exchange Protocols</a></li><li><a href=/notes/cs255/2022-03-02-zero-knowledge-protocols/>Zero Knowledge Protocols</a></li><li><a href=/notes/cs255/2022-03-07-quantum-cryptography/>Quantum Cryptography</a></li></ul></li><li><input type=checkbox id=section-8e1ceb7c53c8cdc2c8f75681f9f226c8 class=toggle>
<label for=section-8e1ceb7c53c8cdc2c8f75681f9f226c8 class="flex justify-between"><a role=button>Cs152</a></label><ul><li><a href=/notes/cs152/2023-04-03-intro/>Intro</a></li></ul></li><li><input type=checkbox id=section-568ed1bc8289796d56a6d06a22d7eb40 class=toggle>
<label for=section-568ed1bc8289796d56a6d06a22d7eb40 class="flex justify-between"><a role=button>INTLPOL 268, Fall 2021</a></label><ul><li><a href=/notes/intlpol268/2021-09-20-intro/>Intro</a></li><li><a href=/notes/intlpol268/2021-09-22-legal-intro-and-electronic-communications-privacy-act/>Legal Intro and Electronic Communications Privacy Act</a></li><li><a href=/notes/intlpol268/2021-09-27-web-requests-and-attacks/>Web Requests and Attacks</a></li><li><a href=/notes/intlpol268/2021-09-29-ecpa-for-private-actors/>Ecpa for Private Actors</a></li><li><a href=/notes/intlpol268/2021-10-04-cyberattacks/>Cyberattacks</a></li><li><a href=/notes/intlpol268/2021-10-06-computer-fraud-and-abuse-act/>Computer Fraud and Abuse Act</a></li><li><a href=/notes/intlpol268/2021-10-11-network-security/>Network Security</a></li><li><a href=/notes/intlpol268/2021-10-13-cfaa-dmca-and-security-research/>Cfaa Dmca and Security Research</a></li><li><a href=/notes/intlpol268/2021-10-20-data-security-laws/>Data Security Laws</a></li><li><a href=/notes/intlpol268/2021-10-25-corporate-intrusion/>Corporate Intrusion</a></li><li><a href=/notes/intlpol268/2021-10-27-ransomware-and-foreign-hackers/>Ransomware and Foreign Hackers</a></li><li><a href=/notes/intlpol268/2021-11-01-cryptography/>Cryptography</a></li><li><a href=/notes/intlpol268/2021-11-03-cyber-conflict/>Cyber Conflict</a></li><li><a href=/notes/intlpol268/2021-11-08-dark-web-and-cryptocurrencies/>Dark Web and Cryptocurrencies</a></li><li><a href=/notes/intlpol268/2021-11-10-encryption-and-technical-assistance/>Encryption and Technical Assistance</a></li><li><a href=/notes/intlpol268/2021-11-15-malware/>Malware</a></li><li><a href=/notes/intlpol268/2021-11-17-government-hacking/>Government Hacking</a></li><li><a href=/notes/intlpol268/2021-11-29-new-frontiers/>New Frontiers</a></li></ul></li></ul></nav><script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script></div></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/notes/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Cache Coherence</strong>
<label for=toc-control><img src=/notes/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><a href=#cache-coherence>Cache coherence</a><ul><li><a href=#brief-background-on-caches>Brief background on caches</a><ul><li><a href=#review-cache-design>Review: cache design</a></li></ul></li><li><a href=#the-cache-coherence-problem>The cache coherence problem</a><ul><li><a href=#definition-of-coherence>Definition of coherence</a></li><li><a href=#required-invariants>Required invariants</a></li><li><a href=#implementing-coherence>Implementing coherence</a></li><li><a href=#snooping-cache-coherence-schemes>Snooping cache-coherence schemes</a></li><li><a href=#msi-write-back-invalidation-protocol>MSI write-back invalidation protocol</a></li><li><a href=#mesi-invalidation-protocol>MESI invalidation protocol</a></li><li><a href=#scalable-cache-coherence-using-directories>Scalable cache coherence using directories</a></li><li><a href=#implications-of-cache-coherence-on-programmer>Implications of cache coherence on programmer</a></li></ul></li></ul></li></ul></nav></aside></header><article class=markdown><h1 id=cache-coherence>Cache coherence
<a class=anchor href=#cache-coherence>#</a></h1><h2 id=brief-background-on-caches>Brief background on caches
<a class=anchor href=#brief-background-on-caches>#</a></h2><ul><li>Recall: die size of CPU is significantly occupied by cache!<ul><li>L3: per chip, one bank per core</li><li>L2, L1: private per core</li><li>Lower levels: faster/closer access for a core</li></ul></li><li>Associativity: flexibility of where a cache can put a memory address</li><li>4C&rsquo;s cache miss model:<ul><li>Cold: first access, never seen before</li><li>Capacity: cache is finite size, data evicted</li><li>Conflict: when cache is not fully associative</li><li><strong>Coherence</strong></li></ul></li></ul><h3 id=review-cache-design>Review: cache design
<a class=anchor href=#review-cache-design>#</a></h3><ul><li>Example: suppose code executes <code>int x = 1;</code> where <code>x</code> corresponds to address <code>0x12345604</code> in memory</li><li>Cache line: data is 64 bytes on modern Intel processors<ul><li>e.g. suppose 32-bit memory address, then need:<ul><li>Line offset: 6 bits</li><li>Tag: 26 bits</li><li>Dirty bit: has the data been modified in memory?</li></ul></li></ul></li><li>Behavior of write-allocate, write-back cache on write miss (uniprocessor case):<ol><li>Processor performs write to address that misses in cache</li><li>Cache selects location to place line in cache<ul><li>If dirty line in location, line written out to memory</li></ul></li><li>Cache loads line from memory (allocates cache line)</li><li>Cache line fetched and 32 bits updated</li><li>Cache line marked as dirty</li></ol></li></ul><h2 id=the-cache-coherence-problem>The cache coherence problem
<a class=anchor href=#the-cache-coherence-problem>#</a></h2><ul><li>Modern processors replicate mem contents in local caches<ul><li>However: processors can observe different values for the same memory location - caused by data replication to cache</li></ul></li><li>Memory system should behave: when accessing value at address X, should return last value written to X by <em>any processor</em><ul><li>Easier on a uniprocessor system: CPU and DMA are only source of writes</li></ul></li></ul><h3 id=definition-of-coherence>Definition of coherence
<a class=anchor href=#definition-of-coherence>#</a></h3><p>Memory system is coherent if:</p><ol><li>Results of parallel execution are such that for each mem. location, there exists a hypothetical serial ordering of all program operations consistent with execution results</li><li>Memory operations issued by any processor occur in the order they were issued</li><li>Value returned by a read is the value written by last write to location, as given by the serial ordering</li></ol><h3 id=required-invariants>Required invariants
<a class=anchor href=#required-invariants>#</a></h3><p>For any memory address, and at any given time period (epoch):</p><ol><li>Single-Writer, Multiple-Reader invariant<ul><li>Like RW-lock</li><li>At read-write epoch, only one possible writer</li><li>At read-only epoch: unlimited readers</li></ul></li><li>Data-value invariant: write serialization<ul><li>Value of mem address at start of epoch is same as value at end of previous read-write epoch</li></ul></li></ol><h3 id=implementing-coherence>Implementing coherence
<a class=anchor href=#implementing-coherence>#</a></h3><ul><li>Software-based solutions (coarse-grained: over virtual memory pages)<ul><li>OS uses page-fault mechanism to propagate writes</li><li>Can be used to implement memory coherence over clusters</li><li>Performance problem: false sharing</li></ul></li><li>Hardware-based solutions (fine-grained: over cache lines)<ul><li>&ldquo;Snooping&rdquo;-based coherence</li><li>Directory-based coherence</li></ul></li></ul><h3 id=snooping-cache-coherence-schemes>Snooping cache-coherence schemes
<a class=anchor href=#snooping-cache-coherence-schemes>#</a></h3><ul><li>Main idea: all coherence-related activity broadcasted to all processors in the system (to cache controllers)</li><li>Cache controllers monitor memory operations, and follow cache coherence protocol to maintain coherence<ul><li>Upon write, cache controller broadcasts invalidation message</li><li>As a result, next read from other processors will trigger cache miss</li><li>Processor retrieves updated value from memory due to write-through policy</li></ul></li><li>Dirty state of cache line indicates exclusive ownership (RW epoch)<ul><li>Modified: cache is only cache with valid copy of line (can safely be written to)</li><li>Owner: cache responsible for propagating info to other processors when they attempt to load it from memory (otherwise a load will result in stale data)</li></ul></li></ul><h3 id=msi-write-back-invalidation-protocol>MSI write-back invalidation protocol
<a class=anchor href=#msi-write-back-invalidation-protocol>#</a></h3><ul><li>Key tasks: ensure processor obtains exclusive write access, locating most recent copy of cache line&rsquo;s data on cache miss</li><li>Three cache line states:<ul><li>Invalid (I): same meaning of invalid in uniprocessor cache</li><li>Shared (S): line valid in one or more caches, memory up to date</li><li>Modified (M): line valid in exactly one cache (dirty, exclusive)</li></ul></li><li>Two processor operations (triggered by local CPU)<ul><li><code>PrRd</code> (read)</li><li><code>PrWr</code> (write)</li></ul></li><li>Three coherence-related bus transactions from remote caches<ul><li><code>BusRd</code>: obtain copy of line with no intent to modify</li><li><code>BusRdX</code>: obtain copy of line with intent to modify</li><li><code>BusWb</code>: write dirty line out to memory</li></ul></li><li>Invalidation protocol:<ul><li>Read obtains block in &ldquo;shared&rdquo;, even if only cached copy</li><li>Obtain exclusive ownership before writing<ul><li><code>BusRdX</code> causes others to invalidate</li><li>If <code>M</code> in other cache, will cause writeback</li><li><code>BusRdX</code> even if hit in <code>S</code>: promote to <code>M</code></li></ul></li></ul></li><li>Satisfaction of cache coherence:<ul><li>SWMR invariant: satisfied as only one cache can be in <code>M</code>-state, all others get invalidation message</li><li>Multiple caches can be in read-only <code>S</code>-state</li></ul></li></ul><h3 id=mesi-invalidation-protocol>MESI invalidation protocol
<a class=anchor href=#mesi-invalidation-protocol>#</a></h3><ul><li>MSI inefficiency: requests two interconnect transactions for common case of reading address, then writing to it</li><li>Solution: add additional state <code>E</code> (&ldquo;exclusive clean&rdquo;)<ul><li>Line has not been modified, but only this cache has a copy of the line</li><li>Decouples exclusivity from line ownership (line not dirty, so copy in memory is valid copy of data)</li><li>Upgrade from <code>E</code> to <code>M</code> does not require bus transaction</li></ul></li></ul><h3 id=scalable-cache-coherence-using-directories>Scalable cache coherence using directories
<a class=anchor href=#scalable-cache-coherence-using-directories>#</a></h3><ul><li>Snooping schemes broadcast coherence messages to determine state of line in other caches: not scalable</li><li>Alternative idea: avoid broadcast by storing info. about status of the line in one place: a &ldquo;directory&rdquo;<ul><li>Directory entry for cache line contains info about state of cache line in all caches</li><li>Caches look up info from directory as necessary</li><li>Cache coherence maintained by point-to-point messages between caches on &ldquo;need-to-know&rdquo; basis</li></ul></li><li>Still need to maintain SWMR and write serialization invariants</li></ul><h3 id=implications-of-cache-coherence-on-programmer>Implications of cache coherence on programmer
<a class=anchor href=#implications-of-cache-coherence-on-programmer>#</a></h3><ul><li>Communication is everything - comm. time is key parallel overhead!</li><li>Cache synchronization appears as increased memory access time for multiprocessor</li></ul></article><footer class=book-footer><div class="flex flex-wrap justify-between"></div><script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){if(window.getSelection().toString())return;e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script></footer><div class=book-comments></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><div class=book-toc-content><nav id=TableOfContents><ul><li><a href=#cache-coherence>Cache coherence</a><ul><li><a href=#brief-background-on-caches>Brief background on caches</a><ul><li><a href=#review-cache-design>Review: cache design</a></li></ul></li><li><a href=#the-cache-coherence-problem>The cache coherence problem</a><ul><li><a href=#definition-of-coherence>Definition of coherence</a></li><li><a href=#required-invariants>Required invariants</a></li><li><a href=#implementing-coherence>Implementing coherence</a></li><li><a href=#snooping-cache-coherence-schemes>Snooping cache-coherence schemes</a></li><li><a href=#msi-write-back-invalidation-protocol>MSI write-back invalidation protocol</a></li><li><a href=#mesi-invalidation-protocol>MESI invalidation protocol</a></li><li><a href=#scalable-cache-coherence-using-directories>Scalable cache coherence using directories</a></li><li><a href=#implications-of-cache-coherence-on-programmer>Implications of cache coherence on programmer</a></li></ul></li></ul></li></ul></nav></div></aside></main></body></html>