

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_49_2'
================================================================
* Date:           Sun Feb  1 00:37:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_2  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:47]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [top.cpp:49]   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:46]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln49"   --->   Operation 10 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i62 %sext_ln49_read"   --->   Operation 11 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln46 = store i32 0, i32 %i" [top.cpp:46]   --->   Operation 22 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln49 = store i15 0, i15 %idx" [top.cpp:49]   --->   Operation 23 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 0, i32 %j" [top.cpp:47]   --->   Operation 25 'store' 'store_ln47' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx_3 = load i15 %idx" [top.cpp:49]   --->   Operation 27 'load' 'idx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln49 = icmp_eq  i15 %idx_3, i15 16384" [top.cpp:49]   --->   Operation 29 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%add_ln49 = add i15 %idx_3, i15 1" [top.cpp:49]   --->   Operation 30 'add' 'add_ln49' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body7.split, void %for.body28.preheader.exitStub" [top.cpp:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i15 %idx_3" [top.cpp:49]   --->   Operation 32 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %idx_3, i32 3, i32 13" [top.cpp:49]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%switch_ln52 = switch i3 %trunc_ln49, void %arrayidx118.case.7, i3 0, void %arrayidx118.case.0, i3 1, void %arrayidx118.case.1, i3 2, void %arrayidx118.case.2, i3 3, void %arrayidx118.case.3, i3 4, void %arrayidx118.case.4, i3 5, void %arrayidx118.case.5, i3 6, void %arrayidx118.case.6" [top.cpp:52]   --->   Operation 34 'switch' 'switch_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.74>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln49 = store i15 %add_ln49, i15 %idx" [top.cpp:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body7" [top.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln49_cast" [top.cpp:49]   --->   Operation 37 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:51]   --->   Operation 38 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:51]   --->   Operation 39 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (trunc_ln49 == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 41 'br' 'br_ln52' <Predicate = (trunc_ln49 == 5)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 42 'br' 'br_ln52' <Predicate = (trunc_ln49 == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = (trunc_ln49 == 3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 44 'br' 'br_ln52' <Predicate = (trunc_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 45 'br' 'br_ln52' <Predicate = (trunc_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (trunc_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 47 'br' 'br_ln52' <Predicate = (trunc_ln49 == 7)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:50]   --->   Operation 48 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:49]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:49]   --->   Operation 50 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %lshr_ln" [top.cpp:49]   --->   Operation 51 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 52 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 57 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 58 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:52]   --->   Operation 60 'store' 'store_ln52' <Predicate = (trunc_ln49 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:52]   --->   Operation 61 'store' 'store_ln52' <Predicate = (trunc_ln49 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:52]   --->   Operation 62 'store' 'store_ln52' <Predicate = (trunc_ln49 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:52]   --->   Operation 63 'store' 'store_ln52' <Predicate = (trunc_ln49 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 64 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:52]   --->   Operation 64 'store' 'store_ln52' <Predicate = (trunc_ln49 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = (trunc_ln49 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:52]   --->   Operation 66 'store' 'store_ln52' <Predicate = (trunc_ln49 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 67 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:52]   --->   Operation 67 'store' 'store_ln52' <Predicate = (trunc_ln49 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [top.cpp:54]   --->   Operation 68 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:53]   --->   Operation 69 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i24 %p_load" [top.cpp:53]   --->   Operation 70 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i24 %a" [top.cpp:53]   --->   Operation 71 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln53 = add i24 %a, i24 %p_load" [top.cpp:53]   --->   Operation 72 'add' 'add_ln53' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.10ns)   --->   "%add_ln53_1 = add i25 %sext_ln53_1, i25 %sext_ln53" [top.cpp:53]   --->   Operation 73 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln53_1, i32 24" [top.cpp:53]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln53, i32 23" [top.cpp:53]   --->   Operation 75 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%xor_ln53 = xor i1 %tmp, i1 1" [top.cpp:53]   --->   Operation 76 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%and_ln53 = and i1 %tmp_74, i1 %xor_ln53" [top.cpp:53]   --->   Operation 77 'and' 'and_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%xor_ln53_1 = xor i1 %tmp, i1 %tmp_74" [top.cpp:53]   --->   Operation 78 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%select_ln53 = select i1 %and_ln53, i24 8388607, i24 8388608" [top.cpp:53]   --->   Operation 79 'select' 'select_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln53_1 = select i1 %xor_ln53_1, i24 %select_ln53, i24 %add_ln53" [top.cpp:53]   --->   Operation 80 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.20ns)   --->   "%j_2 = add i32 %j_load, i32 1" [top.cpp:54]   --->   Operation 81 'add' 'j_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.20ns)   --->   "%icmp_ln55 = icmp_eq  i32 %j_2, i32 64" [top.cpp:55]   --->   Operation 82 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %arrayidx118.exit.for.inc21_crit_edge, void %_ZN13ap_fixed_baseILi25ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [top.cpp:55]   --->   Operation 83 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln53 = store i24 %select_ln53_1, i24 %empty" [top.cpp:53]   --->   Operation 84 'store' 'store_ln53' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 %j_2, i32 %j" [top.cpp:47]   --->   Operation 85 'store' 'store_ln47' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc21" [top.cpp:55]   --->   Operation 86 'br' 'br_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [top.cpp:57]   --->   Operation 87 'load' 'i_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i24 %select_ln53_1" [top.cpp:56]   --->   Operation 88 'sext' 'sext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.10ns)   --->   "%add_ln56 = add i25 %sext_ln56, i25 16384" [top.cpp:56]   --->   Operation 89 'add' 'add_ln56' <Predicate = (icmp_ln55)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln56, i32 24" [top.cpp:56]   --->   Operation 90 'bitselect' 'tmp_75' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%trunc_ln56 = trunc i25 %add_ln56" [top.cpp:56]   --->   Operation 91 'trunc' 'trunc_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln56, i32 23" [top.cpp:56]   --->   Operation 92 'bitselect' 'tmp_76' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56 = xor i1 %tmp_75, i1 1" [top.cpp:56]   --->   Operation 93 'xor' 'xor_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%and_ln56 = and i1 %tmp_76, i1 %xor_ln56" [top.cpp:56]   --->   Operation 94 'and' 'and_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56_1 = xor i1 %tmp_75, i1 %tmp_76" [top.cpp:56]   --->   Operation 95 'xor' 'xor_ln56_1' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln56 = select i1 %and_ln56, i24 8388607, i24 8388608" [top.cpp:56]   --->   Operation 96 'select' 'select_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %xor_ln56_1, i24 %select_ln56, i24 %trunc_ln56" [top.cpp:56]   --->   Operation 97 'select' 'select_ln56_1' <Predicate = (icmp_ln55)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %i_load" [top.cpp:56]   --->   Operation 98 'zext' 'zext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln56" [top.cpp:56]   --->   Operation 99 'getelementptr' 'denom_row_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %select_ln56_1, i8 %denom_row_addr" [top.cpp:56]   --->   Operation 100 'store' 'store_ln56' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (1.20ns)   --->   "%i_1 = add i32 %i_load, i32 1" [top.cpp:57]   --->   Operation 101 'add' 'i_1' <Predicate = (icmp_ln55)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln46 = store i32 %i_1, i32 %i" [top.cpp:46]   --->   Operation 102 'store' 'store_ln46' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 103 'store' 'store_ln0' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 0, i32 %j" [top.cpp:47]   --->   Operation 104 'store' 'store_ln47' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc21" [top.cpp:60]   --->   Operation 105 'br' 'br_ln60' <Predicate = (icmp_ln55)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.980ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln49', top.cpp:49) of constant 0 on local variable 'idx', top.cpp:49 [29]  (0.489 ns)
	'load' operation 15 bit ('idx', top.cpp:49) on local variable 'idx', top.cpp:49 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln49', top.cpp:49) [36]  (1.002 ns)
	'store' operation 0 bit ('store_ln49', top.cpp:49) of variable 'add_ln49', top.cpp:49 on local variable 'idx', top.cpp:49 [124]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:49) [40]  (0.000 ns)
	bus read operation ('A_addr_read', top.cpp:51) on port 'A' (top.cpp:51) [55]  (7.300 ns)

 <State 3>: 4.441ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:53) on local variable 'empty' [84]  (0.000 ns)
	'add' operation 24 bit ('add_ln53', top.cpp:53) [87]  (1.110 ns)
	'select' operation 24 bit ('select_ln53_1', top.cpp:53) [95]  (0.435 ns)
	'add' operation 25 bit ('add_ln56', top.cpp:56) [106]  (1.110 ns)
	'select' operation 24 bit ('select_ln56_1', top.cpp:56) [114]  (0.435 ns)
	'store' operation 0 bit ('store_ln56', top.cpp:56) of variable 'select_ln56_1', top.cpp:56 on array 'denom_row' [117]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
