// Seed: 2575753510
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4
);
  assign id_0 = -1'b0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_2
  );
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd36
) (
    input  wand id_0
    , _id_5,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3
);
  parameter id_6 = 1, id_7 = id_7[id_5], id_8 = id_0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6
);
  assign id_3 = -1;
  assign module_0.id_0 = 0;
  assign id_4 = id_5;
  logic id_8;
  ;
endmodule
