# VE270 Lecture 6 Latches and Flip Flops

## Reality of Combinational Circuit: Non-Ideal Gate Behavior: Delay

<img src="./ve270_note_pic/l6delay.png" alt="Drawing" style="width: 300px;"/>

## Bit Storage

### An Unsuccessful Attempt

<img src="./ve270_note_pic/l6bit1.png" alt="Drawing" style="width: 500px;"/>

So due to the feedback on combinational circuit, the output (real, not ideal) is decided by

-   Present Inputs
-   Past Input Sequence
-   Past Output Sequence

<div style="page-break-after: always;"></div>

### SR Latch: Second Attempt at Bit Storage

<img src="./ve270_note_pic/l6srlatch.png" alt="Drawing" style="width: 500px;"/>

Then we can implement a circuit:

<img src="./ve270_note_pic/l6srexample.png" alt="Drawing" style="width: 250px;"/>

But what will happen **if S=1 and R=1 simultaneously**.

### Representation of SR Latch

When discussing about latches and flip-flops, we use

-   **present state** to represent **current value of Q output**
-   **next state** to represent **new value of Q output** responding to **current inputs** and **feedback of current output**

<img src="./ve270_note_pic/l6srtruth.png" alt="Drawing" style="width: 400px;"/>

So $Q^+=S+R'Q$.

<div style="page-break-after: always;"></div>

### Alternative Implementation of SR Latch

<img src="./ve270_note_pic/l6altsr.png" alt="Drawing" style="width: 400px;"/>

<img src="./ve270_note_pic/l6altsrtb.png" alt="Drawing" style="width: 200px;"/>

### Gated SR Latch

<img src="./ve270_note_pic/l6gsrl.png" alt="Drawing" style="width: 600px;"/>

<div style="page-break-after: always;"></div>

### Solution for SR Latch Restriction: Gated D Latch

A solution to the unstable state problem caused by $S=R=1$ in $SR$ Latch

<img src="./ve270_note_pic/l6gdl.png" alt="Drawing" style="width: 500px;"/>

#### Gated D Latch - Transparent Latch

properties:

-   temporary storage of a bit
-   The binary information at the data input of the D latch is **copied to** the Q output when the control input G is high (or enabled)
-   The output Q follows changes on the data input D as long as the control input G is enabled, so called a **transparent latch**.

<img src="./ve270_note_pic/l6gdltpl.png" alt="Drawing" style="width: 300px;"/>

### Control Input - Clock Signal

<img src="./ve270_note_pic/l6clock.png" alt="Drawing" style="width: 400px;"/>

<div style="page-break-after: always;"></div>

### Problem with Level-Sensitive D Latch

<img src="./ve270_note_pic/l6dlprob.png" alt="Drawing" style="width: 350px;"/>

So if the time length of Clk is short, the signal will go through fewer latches.

It is hard to control storage elements.

### Rising-Edge Triggered D Flip Flop

<img src="./ve270_note_pic/l6redff.png" alt="Drawing" style="width: 350px;"/>

with the characteristic equation: $Q^+=D$ at active clock edges

<img src="./ve270_note_pic/l6rece.png" alt="Drawing" style="width: 100px;"/>

#### Properties of Rising-Edge triggered D Flip Flop

-   The output changes only at the **rising edges of the clock signal**.
-   The output Q gives the value of input D at the time point of rising edge of clock.

<div style="page-break-after: always;"></div>

### D Flip-Flop Symbols

<img src="./ve270_note_pic/l6dffsym.png" alt="Drawing" style="width: 400px;"/>

### Application of D Flip-Flop

<img src="./ve270_note_pic/l6dlprob.png" alt="Drawing" style="width: 350px;"/>

Check back to D Latch problem, then it ignore the $Clk = 1$ time length, just focus on rising edge.

### Flip Flop & Latch

-   Flip Flop
    -   **edge-sensitive**, input only focus on active edges (rising/falling)
    -   behaviors are **synchronous** to the clock signal (synchronous is because it has clock signal)
-   Latch
    -   **level-sensitive**, input matters whenever control has active level (high/low)
    -   behaviors are **asynchronous** to the clock signal (asynchronous is because it doesn't have clock signal)

<img src="./ve270_note_pic/l6laffdiff.png" alt="Drawing" style="width: 500px;"/>

<div style="page-break-after: always;"></div>

### A D Flip-Flop Implemented Flight-Attendant Call Button

<img src="./ve270_note_pic/l6dfffac.png" alt="Drawing" style="width: 250px;"/>

<img src="./ve270_note_pic/l6dfftruth.png" alt="Drawing" style="width: 200px;"/>

### Rising Edge-triggered JK Flip Flop

<img src="./ve270_note_pic/l6jkff.png" alt="Drawing" style="width: 350px;"/>

### Rising Edge-triggered T Flip Flop

<img src="./ve270_note_pic/l6tff.png" alt="Drawing" style="width: 400px;"/>

<div style="page-break-after: always;"></div>

### Basic Register

Multiple Flip-Flops sharing same clock signal.

<img src="./ve270_note_pic/l6register.png" alt="Drawing" style="width: 400px;"/>

Then we can set register:

<img src="./ve270_note_pic/l6regseg.png" alt="Drawing" style="width: 400px;"/>

### Control Input for Flip Flops

-   Asynchronous: control signals do not depend on clock signal
-   Synchronous: control signals depend on the clock signal
-   Active low: it controls when it is low
-   Active high: it controls when it is high

<img src="./ve270_note_pic/l6ci.png" alt="Drawing" style="width: 150px;"/>

<div style="page-break-after: always;"></div>

#### Asynchronous Control Implement

<img src="./ve270_note_pic/l6ffas.png" alt="Drawing" style="width: 400px;"/>

D Flip Flop with active low asynchronous Clear

<img src="./ve270_note_pic/l6ascid.png" alt="Drawing" style="width: 300px;"/>

#### Synchronous Control Implement

Synchronous clear: control signal depends on the active edge (either rising or falling) of the clock signal.

<img src="./ve270_note_pic/l6sci.png" alt="Drawing" style="width: 300px;"/>

D Flip Flop with active low synchronous Clear.

<img src="./ve270_note_pic/l6cffsyn.png" alt="Drawing" style="width: 300px;"/>