

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Fri Dec  2 09:57:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       74|    11493|  0.740 us|  0.115 ms|   75|  11494|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1    |       12|       12|         2|          -|          -|     6|        no|
        |- Loop 2             |       35|       35|         1|          -|          -|    35|        no|
        |- VITIS_LOOP_124_2   |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_128_3   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_132_4   |       72|       72|         2|          -|          -|    36|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_81_1    |       84|       84|        14|          -|          -|     6|        no|
        | + VITIS_LOOP_84_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_41_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_157_5   |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_61_1    |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       69|       69|        23|          -|          -|     3|        no|
        | + VITIS_LOOP_44_2   |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_100_1   |       48|       48|        16|          -|          -|     3|        no|
        | + VITIS_LOOP_103_2  |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_61_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_64_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_203_6   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_204_7   |       72|       72|         2|          -|          -|    36|        no|
        |- VITIS_LOOP_205_8   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_211_9   |       12|       12|         2|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 138
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 21 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 41 
39 --> 40 
40 --> 41 
41 --> 42 43 
42 --> 43 
43 --> 137 44 
44 --> 45 46 
45 --> 44 
46 --> 47 48 
47 --> 46 
48 --> 49 50 
49 --> 48 
50 --> 51 
51 --> 59 52 
52 --> 53 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 52 
59 --> 60 
60 --> 63 61 
61 --> 62 60 
62 --> 61 
63 --> 64 
64 --> 65 73 
65 --> 66 64 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 65 
73 --> 74 75 
74 --> 73 
75 --> 76 
76 --> 77 83 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 76 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 94 
87 --> 88 86 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 87 
94 --> 95 107 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 106 94 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 120 113 
113 --> 114 112 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 113 
120 --> 121 
121 --> 130 122 
122 --> 123 121 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 122 
130 --> 131 
131 --> 132 133 
132 --> 131 
133 --> 134 135 
134 --> 133 
135 --> 136 137 
136 --> 135 
137 --> 138 
138 --> 137 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 139 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_17, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_17, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %set1"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %set1, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%set1_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %set1"   --->   Operation 157 'read' 'set1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %counter"   --->   Operation 158 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 159 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 160 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%din_s = alloca i64 1" [../hls_src/KF_kernel.cpp:15]   --->   Operation 161 'alloca' 'din_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../hls_src/KF_kernel.cpp:16]   --->   Operation 162 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [../hls_src/KF_kernel.cpp:32]   --->   Operation 163 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [../hls_src/KF_kernel.cpp:40]   --->   Operation 164 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%I = alloca i64 1" [../hls_src/KF_kernel.cpp:54]   --->   Operation 165 'alloca' 'I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%Q = alloca i64 1" [../hls_src/KF_kernel.cpp:63]   --->   Operation 166 'alloca' 'Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%R = alloca i64 1" [../hls_src/KF_kernel.cpp:71]   --->   Operation 167 'alloca' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [../hls_src/KF_kernel.cpp:104]   --->   Operation 168 'alloca' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [../hls_src/KF_kernel.cpp:105]   --->   Operation 169 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%x_minus = alloca i64 1" [../hls_src/KF_kernel.cpp:107]   --->   Operation 170 'alloca' 'x_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%P_minus = alloca i64 1" [../hls_src/KF_kernel.cpp:108]   --->   Operation 171 'alloca' 'P_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mat_out_assign = alloca i64 1"   --->   Operation 172 'alloca' 'mat_out_assign' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%P_plus = alloca i64 1"   --->   Operation 173 'alloca' 'P_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_mat_1 = alloca i64 1" [../hls_src/KF_kernel.cpp:113]   --->   Operation 174 'alloca' 'tmp_mat_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_mat_2 = alloca i64 1" [../hls_src/KF_kernel.cpp:114]   --->   Operation 175 'alloca' 'tmp_mat_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_mat_3 = alloca i64 1" [../hls_src/KF_kernel.cpp:116]   --->   Operation 176 'alloca' 'tmp_mat_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mat_out_assign_2 = alloca i64 1"   --->   Operation 177 'alloca' 'mat_out_assign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%S_inv = alloca i64 1" [../hls_src/KF_kernel.cpp:172]   --->   Operation 178 'alloca' 'S_inv' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [../hls_src/KF_kernel.cpp:173]   --->   Operation 179 'alloca' 'K' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.11ns)   --->   "%icmp_ln23 = icmp_ne  i32 %set1_read, i32 0" [../hls_src/KF_kernel.cpp:23]   --->   Operation 180 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.loopexit118, void %.preheader6.preheader" [../hls_src/KF_kernel.cpp:23]   --->   Operation 181 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.48ns)   --->   "%br_ln25 = br void %.preheader6" [../hls_src/KF_kernel.cpp:25]   --->   Operation 182 'br' 'br_ln25' <Predicate = (icmp_ln23)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln25, void %.split31, i3 0, void %.preheader6.preheader" [../hls_src/KF_kernel.cpp:25]   --->   Operation 183 'phi' 'i' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.74ns)   --->   "%add_ln25 = add i3 %i, i3 1" [../hls_src/KF_kernel.cpp:25]   --->   Operation 184 'add' 'add_ln25' <Predicate = (icmp_ln23)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %i" [../hls_src/KF_kernel.cpp:25]   --->   Operation 185 'zext' 'zext_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.69ns)   --->   "%icmp_ln25 = icmp_eq  i3 %i, i3 6" [../hls_src/KF_kernel.cpp:25]   --->   Operation 186 'icmp' 'icmp_ln25' <Predicate = (icmp_ln23)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split31, void %.loopexit118.loopexit" [../hls_src/KF_kernel.cpp:25]   --->   Operation 188 'br' 'br_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %zext_ln25" [../hls_src/KF_kernel.cpp:27]   --->   Operation 189 'getelementptr' 'din_addr' <Predicate = (icmp_ln23 & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../hls_src/KF_kernel.cpp:27]   --->   Operation 190 'load' 'din_load' <Predicate = (icmp_ln23 & !icmp_ln25)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit118"   --->   Operation 191 'br' 'br_ln0' <Predicate = (icmp_ln23 & icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 0" [../hls_src/KF_kernel.cpp:32]   --->   Operation 192 'getelementptr' 'A_addr_36' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_36" [../hls_src/KF_kernel.cpp:32]   --->   Operation 193 'store' 'store_ln32' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 1" [../hls_src/KF_kernel.cpp:32]   --->   Operation 194 'getelementptr' 'A_addr_1' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_1" [../hls_src/KF_kernel.cpp:32]   --->   Operation 195 'store' 'store_ln32' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 1" [../hls_src/KF_kernel.cpp:40]   --->   Operation 196 'getelementptr' 'B_addr_1' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_1" [../hls_src/KF_kernel.cpp:40]   --->   Operation 197 'store' 'store_ln40' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 2" [../hls_src/KF_kernel.cpp:40]   --->   Operation 198 'getelementptr' 'B_addr_2' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_2" [../hls_src/KF_kernel.cpp:40]   --->   Operation 199 'store' 'store_ln40' <Predicate = (icmp_ln25) | (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../hls_src/KF_kernel.cpp:25]   --->   Operation 200 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../hls_src/KF_kernel.cpp:27]   --->   Operation 201 'load' 'din_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %din_load" [../hls_src/KF_kernel.cpp:27]   --->   Operation 202 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%din_addr_51 = getelementptr i32 %din_s, i64 0, i64 %zext_ln25" [../hls_src/KF_kernel.cpp:27]   --->   Operation 203 'getelementptr' 'din_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.79ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i3 %din_addr_51" [../hls_src/KF_kernel.cpp:27]   --->   Operation 204 'store' 'store_ln27' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 205 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.78>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 2" [../hls_src/KF_kernel.cpp:32]   --->   Operation 206 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_2" [../hls_src/KF_kernel.cpp:32]   --->   Operation 207 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 3" [../hls_src/KF_kernel.cpp:32]   --->   Operation 208 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%DT_load = load i32 %DT" [../hls_src/KF_kernel.cpp:33]   --->   Operation 209 'load' 'DT_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 %DT_load, i6 %A_addr_3" [../hls_src/KF_kernel.cpp:32]   --->   Operation 210 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 211 [2/2] (2.78ns)   --->   "%conv = fpext i32 %DT_load" [../hls_src/KF_kernel.cpp:41]   --->   Operation 211 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 3" [../hls_src/KF_kernel.cpp:40]   --->   Operation 212 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_3" [../hls_src/KF_kernel.cpp:40]   --->   Operation 213 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 5" [../hls_src/KF_kernel.cpp:40]   --->   Operation 214 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_5" [../hls_src/KF_kernel.cpp:40]   --->   Operation 215 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 5 <SV = 3> <Delay = 2.78>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 4" [../hls_src/KF_kernel.cpp:32]   --->   Operation 216 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_4" [../hls_src/KF_kernel.cpp:32]   --->   Operation 217 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 5" [../hls_src/KF_kernel.cpp:32]   --->   Operation 218 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_5" [../hls_src/KF_kernel.cpp:32]   --->   Operation 219 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 220 [1/2] (2.78ns)   --->   "%conv = fpext i32 %DT_load" [../hls_src/KF_kernel.cpp:41]   --->   Operation 220 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 6" [../hls_src/KF_kernel.cpp:40]   --->   Operation 221 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_6" [../hls_src/KF_kernel.cpp:40]   --->   Operation 222 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 7" [../hls_src/KF_kernel.cpp:40]   --->   Operation 223 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_7" [../hls_src/KF_kernel.cpp:40]   --->   Operation 224 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 6 <SV = 4> <Delay = 6.60>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 6" [../hls_src/KF_kernel.cpp:32]   --->   Operation 225 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_6" [../hls_src/KF_kernel.cpp:32]   --->   Operation 226 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 7" [../hls_src/KF_kernel.cpp:32]   --->   Operation 227 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_7" [../hls_src/KF_kernel.cpp:32]   --->   Operation 228 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 229 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 229 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 9" [../hls_src/KF_kernel.cpp:40]   --->   Operation 230 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %DT_load, i5 %B_addr_9" [../hls_src/KF_kernel.cpp:40]   --->   Operation 231 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 10" [../hls_src/KF_kernel.cpp:40]   --->   Operation 232 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_10" [../hls_src/KF_kernel.cpp:40]   --->   Operation 233 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 7 <SV = 5> <Delay = 6.60>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 8" [../hls_src/KF_kernel.cpp:32]   --->   Operation 234 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_8" [../hls_src/KF_kernel.cpp:32]   --->   Operation 235 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 9" [../hls_src/KF_kernel.cpp:32]   --->   Operation 236 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_9" [../hls_src/KF_kernel.cpp:32]   --->   Operation 237 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 238 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 238 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 11" [../hls_src/KF_kernel.cpp:40]   --->   Operation 239 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_11" [../hls_src/KF_kernel.cpp:40]   --->   Operation 240 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 12" [../hls_src/KF_kernel.cpp:40]   --->   Operation 241 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_12" [../hls_src/KF_kernel.cpp:40]   --->   Operation 242 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 8 <SV = 6> <Delay = 6.60>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 10" [../hls_src/KF_kernel.cpp:32]   --->   Operation 243 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 %DT_load, i6 %A_addr_10" [../hls_src/KF_kernel.cpp:32]   --->   Operation 244 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 11" [../hls_src/KF_kernel.cpp:32]   --->   Operation 245 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_11" [../hls_src/KF_kernel.cpp:32]   --->   Operation 246 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 247 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 247 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 13" [../hls_src/KF_kernel.cpp:40]   --->   Operation 248 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %DT_load, i5 %B_addr_13" [../hls_src/KF_kernel.cpp:40]   --->   Operation 249 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 14" [../hls_src/KF_kernel.cpp:40]   --->   Operation 250 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_14" [../hls_src/KF_kernel.cpp:40]   --->   Operation 251 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 9 <SV = 7> <Delay = 6.60>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 12" [../hls_src/KF_kernel.cpp:32]   --->   Operation 252 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_12" [../hls_src/KF_kernel.cpp:32]   --->   Operation 253 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 13" [../hls_src/KF_kernel.cpp:32]   --->   Operation 254 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_13" [../hls_src/KF_kernel.cpp:32]   --->   Operation 255 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 256 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 256 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 15" [../hls_src/KF_kernel.cpp:40]   --->   Operation 257 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_15" [../hls_src/KF_kernel.cpp:40]   --->   Operation 258 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 16" [../hls_src/KF_kernel.cpp:40]   --->   Operation 259 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 0, i5 %B_addr_16" [../hls_src/KF_kernel.cpp:40]   --->   Operation 260 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 10 <SV = 8> <Delay = 6.60>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 14" [../hls_src/KF_kernel.cpp:32]   --->   Operation 261 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_14" [../hls_src/KF_kernel.cpp:32]   --->   Operation 262 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 15" [../hls_src/KF_kernel.cpp:32]   --->   Operation 263 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_15" [../hls_src/KF_kernel.cpp:32]   --->   Operation 264 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 265 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 265 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 17" [../hls_src/KF_kernel.cpp:40]   --->   Operation 266 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %DT_load, i5 %B_addr_17" [../hls_src/KF_kernel.cpp:40]   --->   Operation 267 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 11 <SV = 9> <Delay = 6.60>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 16" [../hls_src/KF_kernel.cpp:32]   --->   Operation 268 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_16" [../hls_src/KF_kernel.cpp:32]   --->   Operation 269 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 17" [../hls_src/KF_kernel.cpp:32]   --->   Operation 270 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 %DT_load, i6 %A_addr_17" [../hls_src/KF_kernel.cpp:32]   --->   Operation 271 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 272 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../hls_src/KF_kernel.cpp:41]   --->   Operation 272 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.60>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 18" [../hls_src/KF_kernel.cpp:32]   --->   Operation 273 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_18" [../hls_src/KF_kernel.cpp:32]   --->   Operation 274 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 19" [../hls_src/KF_kernel.cpp:32]   --->   Operation 275 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_19" [../hls_src/KF_kernel.cpp:32]   --->   Operation 276 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 277 [6/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 277 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.60>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 20" [../hls_src/KF_kernel.cpp:32]   --->   Operation 278 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_20" [../hls_src/KF_kernel.cpp:32]   --->   Operation 279 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 21" [../hls_src/KF_kernel.cpp:32]   --->   Operation 280 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_21" [../hls_src/KF_kernel.cpp:32]   --->   Operation 281 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 282 [5/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 282 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.60>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 22" [../hls_src/KF_kernel.cpp:32]   --->   Operation 283 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_22" [../hls_src/KF_kernel.cpp:32]   --->   Operation 284 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 23" [../hls_src/KF_kernel.cpp:32]   --->   Operation 285 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_23" [../hls_src/KF_kernel.cpp:32]   --->   Operation 286 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 287 [4/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 287 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.60>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 24" [../hls_src/KF_kernel.cpp:32]   --->   Operation 288 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_24" [../hls_src/KF_kernel.cpp:32]   --->   Operation 289 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 25" [../hls_src/KF_kernel.cpp:32]   --->   Operation 290 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_25" [../hls_src/KF_kernel.cpp:32]   --->   Operation 291 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 292 [3/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 292 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.60>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 26" [../hls_src/KF_kernel.cpp:32]   --->   Operation 293 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_26" [../hls_src/KF_kernel.cpp:32]   --->   Operation 294 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 27" [../hls_src/KF_kernel.cpp:32]   --->   Operation 295 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_27" [../hls_src/KF_kernel.cpp:32]   --->   Operation 296 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 297 [2/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 297 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.60>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 28" [../hls_src/KF_kernel.cpp:32]   --->   Operation 298 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_28" [../hls_src/KF_kernel.cpp:32]   --->   Operation 299 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 29" [../hls_src/KF_kernel.cpp:32]   --->   Operation 300 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_29" [../hls_src/KF_kernel.cpp:32]   --->   Operation 301 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 302 [1/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../hls_src/KF_kernel.cpp:41]   --->   Operation 302 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.32>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 30" [../hls_src/KF_kernel.cpp:32]   --->   Operation 303 'getelementptr' 'A_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_30" [../hls_src/KF_kernel.cpp:32]   --->   Operation 304 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 31" [../hls_src/KF_kernel.cpp:32]   --->   Operation 305 'getelementptr' 'A_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_31" [../hls_src/KF_kernel.cpp:32]   --->   Operation 306 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 307 [2/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../hls_src/KF_kernel.cpp:41]   --->   Operation 307 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.11>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 32" [../hls_src/KF_kernel.cpp:32]   --->   Operation 308 'getelementptr' 'A_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_32" [../hls_src/KF_kernel.cpp:32]   --->   Operation 309 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 33" [../hls_src/KF_kernel.cpp:32]   --->   Operation 310 'getelementptr' 'A_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_33" [../hls_src/KF_kernel.cpp:32]   --->   Operation 311 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0" [../hls_src/KF_kernel.cpp:40]   --->   Operation 312 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../hls_src/KF_kernel.cpp:41]   --->   Operation 313 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %conv1, i5 %B_addr" [../hls_src/KF_kernel.cpp:40]   --->   Operation 314 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 4" [../hls_src/KF_kernel.cpp:40]   --->   Operation 315 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %conv1, i5 %B_addr_4" [../hls_src/KF_kernel.cpp:40]   --->   Operation 316 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 20 <SV = 18> <Delay = 1.35>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 34" [../hls_src/KF_kernel.cpp:32]   --->   Operation 317 'getelementptr' 'A_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 0, i6 %A_addr_34" [../hls_src/KF_kernel.cpp:32]   --->   Operation 318 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 35" [../hls_src/KF_kernel.cpp:32]   --->   Operation 319 'getelementptr' 'A_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (1.35ns)   --->   "%store_ln32 = store i32 1, i6 %A_addr_35" [../hls_src/KF_kernel.cpp:32]   --->   Operation 320 'store' 'store_ln32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 8" [../hls_src/KF_kernel.cpp:40]   --->   Operation 321 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.79ns)   --->   "%store_ln40 = store i32 %conv1, i5 %B_addr_8" [../hls_src/KF_kernel.cpp:40]   --->   Operation 322 'store' 'store_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_20 : Operation 323 [1/1] (0.48ns)   --->   "%br_ln54 = br void %memset.loop" [../hls_src/KF_kernel.cpp:54]   --->   Operation 323 'br' 'br_ln54' <Predicate = true> <Delay = 0.48>

State 21 <SV = 19> <Delay = 2.22>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void %.loopexit118, i6 %empty_52, void %memset.loop.split"   --->   Operation 324 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.88ns)   --->   "%empty_52 = add i6 %empty, i6 1"   --->   Operation 325 'add' 'empty_52' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty"   --->   Operation 326 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.87ns)   --->   "%exitcond21530 = icmp_eq  i6 %empty, i6 35"   --->   Operation 327 'icmp' 'exitcond21530' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35"   --->   Operation 328 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond21530, void %memset.loop.split, void %split"   --->   Operation 329 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%I_addr_6 = getelementptr i32 %I, i64 0, i64 %p_cast"   --->   Operation 330 'getelementptr' 'I_addr_6' <Predicate = (!exitcond21530)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i6 %I_addr_6"   --->   Operation 331 'store' 'store_ln0' <Predicate = (!exitcond21530)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 332 'br' 'br_ln0' <Predicate = (!exitcond21530)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%I_addr_7 = getelementptr i32 %I, i64 0, i64 0" [../hls_src/KF_kernel.cpp:54]   --->   Operation 333 'getelementptr' 'I_addr_7' <Predicate = (exitcond21530)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_7" [../hls_src/KF_kernel.cpp:54]   --->   Operation 334 'store' 'store_ln54' <Predicate = (exitcond21530)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q, i64 0, i64 0" [../hls_src/KF_kernel.cpp:63]   --->   Operation 335 'getelementptr' 'Q_addr' <Predicate = (exitcond21530)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr" [../hls_src/KF_kernel.cpp:63]   --->   Operation 336 'store' 'store_ln63' <Predicate = (exitcond21530)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1" [../hls_src/KF_kernel.cpp:63]   --->   Operation 337 'getelementptr' 'Q_addr_1' <Predicate = (exitcond21530)> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_1" [../hls_src/KF_kernel.cpp:63]   --->   Operation 338 'store' 'store_ln63' <Predicate = (exitcond21530)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R, i64 0, i64 0" [../hls_src/KF_kernel.cpp:71]   --->   Operation 339 'getelementptr' 'R_addr' <Predicate = (exitcond21530)> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 %r_read, i4 %R_addr" [../hls_src/KF_kernel.cpp:71]   --->   Operation 340 'store' 'store_ln71' <Predicate = (exitcond21530)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i32 %R, i64 0, i64 1" [../hls_src/KF_kernel.cpp:71]   --->   Operation 341 'getelementptr' 'R_addr_1' <Predicate = (exitcond21530)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_1" [../hls_src/KF_kernel.cpp:71]   --->   Operation 342 'store' 'store_ln71' <Predicate = (exitcond21530)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 22 <SV = 20> <Delay = 1.35>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%I_addr_2 = getelementptr i32 %I, i64 0, i64 14" [../hls_src/KF_kernel.cpp:54]   --->   Operation 343 'getelementptr' 'I_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_2" [../hls_src/KF_kernel.cpp:54]   --->   Operation 344 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2" [../hls_src/KF_kernel.cpp:63]   --->   Operation 345 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_2" [../hls_src/KF_kernel.cpp:63]   --->   Operation 346 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3" [../hls_src/KF_kernel.cpp:63]   --->   Operation 347 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_3" [../hls_src/KF_kernel.cpp:63]   --->   Operation 348 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr i32 %R, i64 0, i64 2" [../hls_src/KF_kernel.cpp:71]   --->   Operation 349 'getelementptr' 'R_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_2" [../hls_src/KF_kernel.cpp:71]   --->   Operation 350 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr i32 %R, i64 0, i64 3" [../hls_src/KF_kernel.cpp:71]   --->   Operation 351 'getelementptr' 'R_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_3" [../hls_src/KF_kernel.cpp:71]   --->   Operation 352 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 23 <SV = 21> <Delay = 1.35>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%I_addr_4 = getelementptr i32 %I, i64 0, i64 28" [../hls_src/KF_kernel.cpp:54]   --->   Operation 353 'getelementptr' 'I_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_4" [../hls_src/KF_kernel.cpp:54]   --->   Operation 354 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4" [../hls_src/KF_kernel.cpp:63]   --->   Operation 355 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_4" [../hls_src/KF_kernel.cpp:63]   --->   Operation 356 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5" [../hls_src/KF_kernel.cpp:63]   --->   Operation 357 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_5" [../hls_src/KF_kernel.cpp:63]   --->   Operation 358 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr i32 %R, i64 0, i64 4" [../hls_src/KF_kernel.cpp:71]   --->   Operation 359 'getelementptr' 'R_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 %r_read, i4 %R_addr_4" [../hls_src/KF_kernel.cpp:71]   --->   Operation 360 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%R_addr_5 = getelementptr i32 %R, i64 0, i64 5" [../hls_src/KF_kernel.cpp:71]   --->   Operation 361 'getelementptr' 'R_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_5" [../hls_src/KF_kernel.cpp:71]   --->   Operation 362 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 24 <SV = 22> <Delay = 1.35>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6" [../hls_src/KF_kernel.cpp:63]   --->   Operation 363 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_6" [../hls_src/KF_kernel.cpp:63]   --->   Operation 364 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7" [../hls_src/KF_kernel.cpp:63]   --->   Operation 365 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr_7" [../hls_src/KF_kernel.cpp:63]   --->   Operation 366 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%R_addr_6 = getelementptr i32 %R, i64 0, i64 6" [../hls_src/KF_kernel.cpp:71]   --->   Operation 367 'getelementptr' 'R_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 368 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_6" [../hls_src/KF_kernel.cpp:71]   --->   Operation 368 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%R_addr_7 = getelementptr i32 %R, i64 0, i64 7" [../hls_src/KF_kernel.cpp:71]   --->   Operation 369 'getelementptr' 'R_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 0, i4 %R_addr_7" [../hls_src/KF_kernel.cpp:71]   --->   Operation 370 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 25 <SV = 23> <Delay = 1.35>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8" [../hls_src/KF_kernel.cpp:63]   --->   Operation 371 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_8" [../hls_src/KF_kernel.cpp:63]   --->   Operation 372 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9" [../hls_src/KF_kernel.cpp:63]   --->   Operation 373 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_9" [../hls_src/KF_kernel.cpp:63]   --->   Operation 374 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%R_addr_8 = getelementptr i32 %R, i64 0, i64 8" [../hls_src/KF_kernel.cpp:71]   --->   Operation 375 'getelementptr' 'R_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (0.79ns)   --->   "%store_ln71 = store i32 %r_read, i4 %R_addr_8" [../hls_src/KF_kernel.cpp:71]   --->   Operation 376 'store' 'store_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 26 <SV = 24> <Delay = 1.35>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10" [../hls_src/KF_kernel.cpp:63]   --->   Operation 377 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_10" [../hls_src/KF_kernel.cpp:63]   --->   Operation 378 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_26 : Operation 379 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11" [../hls_src/KF_kernel.cpp:63]   --->   Operation 379 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 380 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_11" [../hls_src/KF_kernel.cpp:63]   --->   Operation 380 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 27 <SV = 25> <Delay = 1.35>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12" [../hls_src/KF_kernel.cpp:63]   --->   Operation 381 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_12" [../hls_src/KF_kernel.cpp:63]   --->   Operation 382 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13" [../hls_src/KF_kernel.cpp:63]   --->   Operation 383 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_13" [../hls_src/KF_kernel.cpp:63]   --->   Operation 384 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 28 <SV = 26> <Delay = 1.35>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14" [../hls_src/KF_kernel.cpp:63]   --->   Operation 385 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr_14" [../hls_src/KF_kernel.cpp:63]   --->   Operation 386 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15" [../hls_src/KF_kernel.cpp:63]   --->   Operation 387 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_15" [../hls_src/KF_kernel.cpp:63]   --->   Operation 388 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 29 <SV = 27> <Delay = 1.35>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16" [../hls_src/KF_kernel.cpp:63]   --->   Operation 389 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_16" [../hls_src/KF_kernel.cpp:63]   --->   Operation 390 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 391 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17" [../hls_src/KF_kernel.cpp:63]   --->   Operation 391 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_17" [../hls_src/KF_kernel.cpp:63]   --->   Operation 392 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 30 <SV = 28> <Delay = 1.35>
ST_30 : Operation 393 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18" [../hls_src/KF_kernel.cpp:63]   --->   Operation 393 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 394 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_18" [../hls_src/KF_kernel.cpp:63]   --->   Operation 394 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 395 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19" [../hls_src/KF_kernel.cpp:63]   --->   Operation 395 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 396 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_19" [../hls_src/KF_kernel.cpp:63]   --->   Operation 396 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 31 <SV = 29> <Delay = 1.35>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20" [../hls_src/KF_kernel.cpp:63]   --->   Operation 397 'getelementptr' 'Q_addr_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 398 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_20" [../hls_src/KF_kernel.cpp:63]   --->   Operation 398 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21" [../hls_src/KF_kernel.cpp:63]   --->   Operation 399 'getelementptr' 'Q_addr_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr_21" [../hls_src/KF_kernel.cpp:63]   --->   Operation 400 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 30> <Delay = 1.35>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "%Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22" [../hls_src/KF_kernel.cpp:63]   --->   Operation 401 'getelementptr' 'Q_addr_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_22" [../hls_src/KF_kernel.cpp:63]   --->   Operation 402 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 403 [1/1] (0.00ns)   --->   "%Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23" [../hls_src/KF_kernel.cpp:63]   --->   Operation 403 'getelementptr' 'Q_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 404 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_23" [../hls_src/KF_kernel.cpp:63]   --->   Operation 404 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 33 <SV = 31> <Delay = 1.35>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24" [../hls_src/KF_kernel.cpp:63]   --->   Operation 405 'getelementptr' 'Q_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_24" [../hls_src/KF_kernel.cpp:63]   --->   Operation 406 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25" [../hls_src/KF_kernel.cpp:63]   --->   Operation 407 'getelementptr' 'Q_addr_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 408 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_25" [../hls_src/KF_kernel.cpp:63]   --->   Operation 408 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 34 <SV = 32> <Delay = 1.35>
ST_34 : Operation 409 [1/1] (0.00ns)   --->   "%Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26" [../hls_src/KF_kernel.cpp:63]   --->   Operation 409 'getelementptr' 'Q_addr_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 410 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_26" [../hls_src/KF_kernel.cpp:63]   --->   Operation 410 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27" [../hls_src/KF_kernel.cpp:63]   --->   Operation 411 'getelementptr' 'Q_addr_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_27" [../hls_src/KF_kernel.cpp:63]   --->   Operation 412 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 35 <SV = 33> <Delay = 1.35>
ST_35 : Operation 413 [1/1] (0.00ns)   --->   "%Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28" [../hls_src/KF_kernel.cpp:63]   --->   Operation 413 'getelementptr' 'Q_addr_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 414 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr_28" [../hls_src/KF_kernel.cpp:63]   --->   Operation 414 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 415 [1/1] (0.00ns)   --->   "%Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29" [../hls_src/KF_kernel.cpp:63]   --->   Operation 415 'getelementptr' 'Q_addr_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 416 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_29" [../hls_src/KF_kernel.cpp:63]   --->   Operation 416 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 36 <SV = 34> <Delay = 1.35>
ST_36 : Operation 417 [1/1] (0.00ns)   --->   "%I_addr_1 = getelementptr i32 %I, i64 0, i64 7" [../hls_src/KF_kernel.cpp:54]   --->   Operation 417 'getelementptr' 'I_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 418 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_1" [../hls_src/KF_kernel.cpp:54]   --->   Operation 418 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30" [../hls_src/KF_kernel.cpp:63]   --->   Operation 419 'getelementptr' 'Q_addr_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 420 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_30" [../hls_src/KF_kernel.cpp:63]   --->   Operation 420 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31" [../hls_src/KF_kernel.cpp:63]   --->   Operation 421 'getelementptr' 'Q_addr_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 422 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_31" [../hls_src/KF_kernel.cpp:63]   --->   Operation 422 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 37 <SV = 35> <Delay = 1.35>
ST_37 : Operation 423 [1/1] (0.00ns)   --->   "%I_addr_3 = getelementptr i32 %I, i64 0, i64 21" [../hls_src/KF_kernel.cpp:54]   --->   Operation 423 'getelementptr' 'I_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 424 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_3" [../hls_src/KF_kernel.cpp:54]   --->   Operation 424 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 425 [1/1] (0.00ns)   --->   "%Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32" [../hls_src/KF_kernel.cpp:63]   --->   Operation 425 'getelementptr' 'Q_addr_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 426 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_32" [../hls_src/KF_kernel.cpp:63]   --->   Operation 426 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 427 [1/1] (0.00ns)   --->   "%Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33" [../hls_src/KF_kernel.cpp:63]   --->   Operation 427 'getelementptr' 'Q_addr_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 428 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_33" [../hls_src/KF_kernel.cpp:63]   --->   Operation 428 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 38 <SV = 36> <Delay = 6.67>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%I_addr_5 = getelementptr i32 %I, i64 0, i64 35" [../hls_src/KF_kernel.cpp:54]   --->   Operation 429 'getelementptr' 'I_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 1, i6 %I_addr_5" [../hls_src/KF_kernel.cpp:54]   --->   Operation 430 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "%Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34" [../hls_src/KF_kernel.cpp:63]   --->   Operation 431 'getelementptr' 'Q_addr_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 432 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 0, i6 %Q_addr_34" [../hls_src/KF_kernel.cpp:63]   --->   Operation 432 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35" [../hls_src/KF_kernel.cpp:63]   --->   Operation 433 'getelementptr' 'Q_addr_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 434 [1/1] (1.35ns)   --->   "%store_ln63 = store i32 %q_read, i6 %Q_addr_35" [../hls_src/KF_kernel.cpp:63]   --->   Operation 434 'store' 'store_ln63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln23, void %split._crit_edge, void" [../hls_src/KF_kernel.cpp:77]   --->   Operation 435 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [4/4] (6.67ns)   --->   "%conv2 = uitofp i32 %counter_read" [../hls_src/KF_kernel.cpp:79]   --->   Operation 436 'uitofp' 'conv2' <Predicate = (icmp_ln23)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 37> <Delay = 6.67>
ST_39 : Operation 437 [3/4] (6.67ns)   --->   "%conv2 = uitofp i32 %counter_read" [../hls_src/KF_kernel.cpp:79]   --->   Operation 437 'uitofp' 'conv2' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 38> <Delay = 6.67>
ST_40 : Operation 438 [2/4] (6.67ns)   --->   "%conv2 = uitofp i32 %counter_read" [../hls_src/KF_kernel.cpp:79]   --->   Operation 438 'uitofp' 'conv2' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 39> <Delay = 6.67>
ST_41 : Operation 439 [1/4] (6.67ns)   --->   "%conv2 = uitofp i32 %counter_read" [../hls_src/KF_kernel.cpp:79]   --->   Operation 439 'uitofp' 'conv2' <Predicate = (icmp_ln23)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 440 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %conv2, i32 %DT" [../hls_src/KF_kernel.cpp:79]   --->   Operation 440 'store' 'store_ln79' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_41 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln80 = br void %split._crit_edge" [../hls_src/KF_kernel.cpp:80]   --->   Operation 441 'br' 'br_ln80' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_41 : Operation 442 [1/1] (0.00ns)   --->   "%guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat"   --->   Operation 442 'load' 'guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load, void %codeRepl, void %._crit_edge" [../hls_src/KF_kernel.cpp:83]   --->   Operation 443 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 444 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din_s, i64 0, i64 0" [../hls_src/KF_kernel.cpp:83]   --->   Operation 444 'getelementptr' 'din_addr_1' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.00>
ST_41 : Operation 445 [2/2] (0.79ns)   --->   "%din_load_53 = load i3 %din_addr_1" [../hls_src/KF_kernel.cpp:83]   --->   Operation 445 'load' 'din_load_53' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_41 : Operation 446 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 0, i32 3" [../hls_src/KF_kernel.cpp:83]   --->   Operation 446 'store' 'store_ln83' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_41 : Operation 447 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 0, i32 4" [../hls_src/KF_kernel.cpp:83]   --->   Operation 447 'store' 'store_ln83' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 42 <SV = 40> <Delay = 1.58>
ST_42 : Operation 448 [1/2] (0.79ns)   --->   "%din_load_53 = load i3 %din_addr_1" [../hls_src/KF_kernel.cpp:83]   --->   Operation 448 'load' 'din_load_53' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 449 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %din_load_53, i32 0" [../hls_src/KF_kernel.cpp:83]   --->   Operation 449 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 450 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i32 %din_s, i64 0, i64 1" [../hls_src/KF_kernel.cpp:83]   --->   Operation 450 'getelementptr' 'din_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 451 [2/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_2" [../hls_src/KF_kernel.cpp:83]   --->   Operation 451 'load' 'din_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%din_addr_3 = getelementptr i32 %din_s, i64 0, i64 2" [../hls_src/KF_kernel.cpp:83]   --->   Operation 452 'getelementptr' 'din_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 453 [2/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_3" [../hls_src/KF_kernel.cpp:83]   --->   Operation 453 'load' 'din_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 454 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 0, i32 5" [../hls_src/KF_kernel.cpp:83]   --->   Operation 454 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 43 <SV = 41> <Delay = 1.58>
ST_43 : Operation 455 [1/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_2" [../hls_src/KF_kernel.cpp:83]   --->   Operation 455 'load' 'din_load_1' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 456 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %din_load_1, i32 1" [../hls_src/KF_kernel.cpp:83]   --->   Operation 456 'store' 'store_ln83' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 457 [1/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_3" [../hls_src/KF_kernel.cpp:83]   --->   Operation 457 'load' 'din_load_2' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 458 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %din_load_2, i32 2" [../hls_src/KF_kernel.cpp:83]   --->   Operation 458 'store' 'store_ln83' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat"   --->   Operation 459 'store' 'store_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.00>
ST_43 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 460 'br' 'br_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_ap_uint_32_int_x_hat_load)> <Delay = 0.00>
ST_43 : Operation 461 [1/1] (1.11ns)   --->   "%icmp_ln122 = icmp_eq  i32 %set1_read, i32 0" [../hls_src/KF_kernel.cpp:122]   --->   Operation 461 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.preheader5.preheader, void %.loopexit" [../hls_src/KF_kernel.cpp:122]   --->   Operation 462 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 463 [1/1] (0.00ns)   --->   "%z_2 = alloca i32 1"   --->   Operation 463 'alloca' 'z_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%z_2_1 = alloca i32 1"   --->   Operation 464 'alloca' 'z_2_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_43 : Operation 465 [1/1] (0.00ns)   --->   "%z_2_2 = alloca i32 1"   --->   Operation 465 'alloca' 'z_2_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_43 : Operation 466 [1/1] (0.48ns)   --->   "%br_ln124 = br void %.preheader5" [../hls_src/KF_kernel.cpp:124]   --->   Operation 466 'br' 'br_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.48>

State 44 <SV = 42> <Delay = 0.79>
ST_44 : Operation 467 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln124, void %.split2817, i2 0, void %.preheader5.preheader" [../hls_src/KF_kernel.cpp:125]   --->   Operation 467 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 468 [1/1] (0.62ns)   --->   "%add_ln124 = add i2 %j, i2 1" [../hls_src/KF_kernel.cpp:124]   --->   Operation 468 'add' 'add_ln124' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i2 %j" [../hls_src/KF_kernel.cpp:124]   --->   Operation 469 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 470 [1/1] (0.51ns)   --->   "%icmp_ln124 = icmp_eq  i2 %j, i2 3" [../hls_src/KF_kernel.cpp:124]   --->   Operation 470 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 471 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 471 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %.split28, void %.preheader4.preheader" [../hls_src/KF_kernel.cpp:124]   --->   Operation 472 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %zext_ln124" [../hls_src/KF_kernel.cpp:125]   --->   Operation 473 'getelementptr' 'din_addr_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_44 : Operation 474 [2/2] (0.79ns)   --->   "%z_0 = load i3 %din_addr_4" [../hls_src/KF_kernel.cpp:125]   --->   Operation 474 'load' 'z_0' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_44 : Operation 475 [1/1] (0.48ns)   --->   "%br_ln128 = br void %.preheader4" [../hls_src/KF_kernel.cpp:128]   --->   Operation 475 'br' 'br_ln128' <Predicate = (icmp_ln124)> <Delay = 0.48>

State 45 <SV = 43> <Delay = 0.79>
ST_45 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../hls_src/KF_kernel.cpp:124]   --->   Operation 476 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 477 [1/2] (0.79ns)   --->   "%z_0 = load i3 %din_addr_4" [../hls_src/KF_kernel.cpp:125]   --->   Operation 477 'load' 'z_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_45 : Operation 478 [1/1] (0.69ns)   --->   "%switch_ln125 = switch i2 %j, void %branch5, i2 0, void %.split28..split2817_crit_edge, i2 1, void %branch4" [../hls_src/KF_kernel.cpp:125]   --->   Operation 478 'switch' 'switch_ln125' <Predicate = true> <Delay = 0.69>
ST_45 : Operation 479 [1/1] (0.00ns)   --->   "%store_ln125 = store i32 %z_0, i32 %z_2_1" [../hls_src/KF_kernel.cpp:125]   --->   Operation 479 'store' 'store_ln125' <Predicate = (j == 1)> <Delay = 0.00>
ST_45 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln125 = br void %.split2817" [../hls_src/KF_kernel.cpp:125]   --->   Operation 480 'br' 'br_ln125' <Predicate = (j == 1)> <Delay = 0.00>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln125 = store i32 %z_0, i32 %z_2" [../hls_src/KF_kernel.cpp:125]   --->   Operation 481 'store' 'store_ln125' <Predicate = (j == 0)> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln125 = br void %.split2817" [../hls_src/KF_kernel.cpp:125]   --->   Operation 482 'br' 'br_ln125' <Predicate = (j == 0)> <Delay = 0.00>
ST_45 : Operation 483 [1/1] (0.00ns)   --->   "%store_ln125 = store i32 %z_0, i32 %z_2_2" [../hls_src/KF_kernel.cpp:125]   --->   Operation 483 'store' 'store_ln125' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_45 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln125 = br void %.split2817" [../hls_src/KF_kernel.cpp:125]   --->   Operation 484 'br' 'br_ln125' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_45 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 485 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 46 <SV = 43> <Delay = 0.79>
ST_46 : Operation 486 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln128, void %.split26, i3 0, void %.preheader4.preheader" [../hls_src/KF_kernel.cpp:128]   --->   Operation 486 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 487 [1/1] (0.74ns)   --->   "%add_ln128 = add i3 %j_1, i3 1" [../hls_src/KF_kernel.cpp:128]   --->   Operation 487 'add' 'add_ln128' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %j_1" [../hls_src/KF_kernel.cpp:128]   --->   Operation 488 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 489 [1/1] (0.69ns)   --->   "%icmp_ln128 = icmp_eq  i3 %j_1, i3 6" [../hls_src/KF_kernel.cpp:128]   --->   Operation 489 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 490 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 490 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.split26, void %.preheader3.preheader" [../hls_src/KF_kernel.cpp:128]   --->   Operation 491 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 492 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %zext_ln128" [../hls_src/KF_kernel.cpp:129]   --->   Operation 492 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_46 : Operation 493 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../hls_src/KF_kernel.cpp:129]   --->   Operation 493 'load' 'x_hat_load' <Predicate = (!icmp_ln128)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_46 : Operation 494 [1/1] (0.48ns)   --->   "%br_ln132 = br void %.preheader3" [../hls_src/KF_kernel.cpp:132]   --->   Operation 494 'br' 'br_ln132' <Predicate = (icmp_ln128)> <Delay = 0.48>

State 47 <SV = 44> <Delay = 1.58>
ST_47 : Operation 495 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../hls_src/KF_kernel.cpp:128]   --->   Operation 495 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 496 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../hls_src/KF_kernel.cpp:129]   --->   Operation 496 'load' 'x_hat_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_47 : Operation 497 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln128" [../hls_src/KF_kernel.cpp:129]   --->   Operation 497 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 498 [1/1] (0.79ns)   --->   "%store_ln129 = store i32 %x_hat_load, i3 %x_addr" [../hls_src/KF_kernel.cpp:129]   --->   Operation 498 'store' 'store_ln129' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_47 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 499 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 44> <Delay = 1.35>
ST_48 : Operation 500 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln132, void %.split24, i6 0, void %.preheader3.preheader" [../hls_src/KF_kernel.cpp:132]   --->   Operation 500 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 501 [1/1] (0.88ns)   --->   "%add_ln132 = add i6 %j_2, i6 1" [../hls_src/KF_kernel.cpp:132]   --->   Operation 501 'add' 'add_ln132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i6 %j_2" [../hls_src/KF_kernel.cpp:132]   --->   Operation 502 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 503 [1/1] (0.87ns)   --->   "%icmp_ln132 = icmp_eq  i6 %j_2, i6 36" [../hls_src/KF_kernel.cpp:132]   --->   Operation 503 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 504 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 504 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split24, void" [../hls_src/KF_kernel.cpp:132]   --->   Operation 505 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %zext_ln132" [../hls_src/KF_kernel.cpp:133]   --->   Operation 506 'getelementptr' 'P_hat_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 507 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../hls_src/KF_kernel.cpp:133]   --->   Operation 507 'load' 'P_hat_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 508 [2/2] (0.00ns)   --->   "%call_ln143 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../hls_src/KF_kernel.cpp:143]   --->   Operation 508 'call' 'call_ln143' <Predicate = (icmp_ln132)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%u_0_load = load i32 %u_0" [../hls_src/KF_kernel.cpp:144]   --->   Operation 509 'load' 'u_0_load' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (0.00ns)   --->   "%u_1_load = load i32 %u_1" [../hls_src/KF_kernel.cpp:144]   --->   Operation 510 'load' 'u_1_load' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 511 [1/1] (0.00ns)   --->   "%u_2_load = load i32 %u_2" [../hls_src/KF_kernel.cpp:144]   --->   Operation 511 'load' 'u_2_load' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 512 [2/2] (0.48ns)   --->   "%call_ln144 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2" [../hls_src/KF_kernel.cpp:144]   --->   Operation 512 'call' 'call_ln144' <Predicate = (icmp_ln132)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 45> <Delay = 2.70>
ST_49 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../hls_src/KF_kernel.cpp:132]   --->   Operation 513 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 514 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../hls_src/KF_kernel.cpp:133]   --->   Operation 514 'load' 'P_hat_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 515 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 %zext_ln132" [../hls_src/KF_kernel.cpp:133]   --->   Operation 515 'getelementptr' 'P_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 516 [1/1] (1.35ns)   --->   "%store_ln133 = store i32 %P_hat_load, i6 %P_addr" [../hls_src/KF_kernel.cpp:133]   --->   Operation 516 'store' 'store_ln133' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 517 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 45> <Delay = 0.48>
ST_50 : Operation 518 [1/2] (0.00ns)   --->   "%call_ln143 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../hls_src/KF_kernel.cpp:143]   --->   Operation 518 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 519 [1/2] (0.00ns)   --->   "%call_ln144 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2" [../hls_src/KF_kernel.cpp:144]   --->   Operation 519 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 520 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 520 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 51 <SV = 46> <Delay = 1.24>
ST_51 : Operation 521 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln41, void %._crit_edge.loopexit.i23, i3 0, void" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 521 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 522 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_2, i3 1" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 522 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 523 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_2, i3 6" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 523 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 525 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145]   --->   Operation 526 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 527 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:145]   --->   Operation 527 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_51 : Operation 528 [2/2] (0.54ns)   --->   "%call_ln147 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../hls_src/KF_kernel.cpp:147]   --->   Operation 528 'call' 'call_ln147' <Predicate = (icmp_ln41)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 47> <Delay = 2.09>
ST_52 : Operation 529 [1/1] (0.00ns)   --->   "%j_3 = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 529 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j_3" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:145]   --->   Operation 530 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 531 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 531 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_3, void %.split.i, void %._crit_edge.loopexit.i23" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:145]   --->   Operation 532 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 533 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 533 'add' 'add_ln48' <Predicate = (!j_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 534 'zext' 'zext_ln48' <Predicate = (!j_3)> <Delay = 0.00>
ST_52 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 535 'getelementptr' 'tmp_mat_1_addr' <Predicate = (!j_3)> <Delay = 0.00>
ST_52 : Operation 536 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 536 'load' 'tmp_mat_1_load' <Predicate = (!j_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_52 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 537 'getelementptr' 'tmp_mat_2_addr' <Predicate = (!j_3)> <Delay = 0.00>
ST_52 : Operation 538 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 538 'load' 'tmp_mat_2_load' <Predicate = (!j_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_52 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 539 'br' 'br_ln0' <Predicate = (j_3)> <Delay = 0.00>

State 53 <SV = 48> <Delay = 1.35>
ST_53 : Operation 540 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 540 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 541 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 541 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 54 <SV = 49> <Delay = 6.01>
ST_54 : Operation 542 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 542 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 6.01>
ST_55 : Operation 543 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 543 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 6.01>
ST_56 : Operation 544 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 544 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 6.01>
ST_57 : Operation 545 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 545 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 6.80>
ST_58 : Operation 546 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:145]   --->   Operation 546 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 547 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 547 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 548 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 548 'getelementptr' 'x_minus_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 549 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145]   --->   Operation 549 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_58 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 550 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 59 <SV = 47> <Delay = 0.48>
ST_59 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln147 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../hls_src/KF_kernel.cpp:147]   --->   Operation 551 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 552 [1/1] (0.48ns)   --->   "%br_ln81 = br void" [../hls_src/matrix_ops.h:81]   --->   Operation 552 'br' 'br_ln81' <Predicate = true> <Delay = 0.48>

State 60 <SV = 48> <Delay = 1.24>
ST_60 : Operation 553 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit" [../hls_src/matrix_ops.h:81]   --->   Operation 553 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 554 [1/1] (0.74ns)   --->   "%add_ln81 = add i3 %i_1, i3 1" [../hls_src/matrix_ops.h:81]   --->   Operation 554 'add' 'add_ln81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_1" [../hls_src/matrix_ops.h:81]   --->   Operation 555 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 556 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp_eq  i3 %i_1, i3 6" [../hls_src/matrix_ops.h:81]   --->   Operation 556 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 557 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 557 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split22, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../hls_src/matrix_ops.h:81]   --->   Operation 558 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../hls_src/matrix_ops.h:81]   --->   Operation 559 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_60 : Operation 560 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_1, i3 0" [../hls_src/matrix_ops.h:81]   --->   Operation 560 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_60 : Operation 561 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_1, i1 0" [../hls_src/matrix_ops.h:81]   --->   Operation 561 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2" [../hls_src/matrix_ops.h:81]   --->   Operation 562 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_60 : Operation 563 [1/1] (0.88ns)   --->   "%empty_54 = sub i6 %p_shl, i6 %p_shl2_cast" [../hls_src/matrix_ops.h:81]   --->   Operation 563 'sub' 'empty_54' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 564 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [../hls_src/matrix_ops.h:84]   --->   Operation 564 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_60 : Operation 565 [2/2] (0.54ns)   --->   "%call_ln149 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:149]   --->   Operation 565 'call' 'call_ln149' <Predicate = (icmp_ln81)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 49> <Delay = 2.23>
ST_61 : Operation 566 [1/1] (0.00ns)   --->   "%j_4 = phi i3 %add_ln84, void %.split20, i3 0, void %.split22" [../hls_src/matrix_ops.h:84]   --->   Operation 566 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 567 [1/1] (0.74ns)   --->   "%add_ln84 = add i3 %j_4, i3 1" [../hls_src/matrix_ops.h:84]   --->   Operation 567 'add' 'add_ln84' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %j_4" [../hls_src/matrix_ops.h:84]   --->   Operation 568 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 569 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_4, i3 6" [../hls_src/matrix_ops.h:84]   --->   Operation 569 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 570 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 570 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split20, void" [../hls_src/matrix_ops.h:84]   --->   Operation 571 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 572 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %zext_ln84, i6 %empty_54" [../hls_src/matrix_ops.h:88]   --->   Operation 572 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %add_ln88" [../hls_src/matrix_ops.h:88]   --->   Operation 573 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_61 : Operation 574 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88" [../hls_src/matrix_ops.h:88]   --->   Operation 574 'getelementptr' 'A_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_61 : Operation 575 [2/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../hls_src/matrix_ops.h:88]   --->   Operation 575 'load' 'A_load' <Predicate = (!icmp_ln84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_61 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_4, i3 0" [../hls_src/matrix_ops.h:88]   --->   Operation 576 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_61 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_4, i1 0" [../hls_src/matrix_ops.h:88]   --->   Operation 577 'bitconcatenate' 'shl_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_61 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i4 %shl_ln88_1" [../hls_src/matrix_ops.h:88]   --->   Operation 578 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_61 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1" [../hls_src/matrix_ops.h:88]   --->   Operation 579 'sub' 'sub_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_61 : Operation 580 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81" [../hls_src/matrix_ops.h:88]   --->   Operation 580 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_61 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 581 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 62 <SV = 50> <Delay = 2.70>
ST_62 : Operation 582 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../hls_src/matrix_ops.h:84]   --->   Operation 582 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 583 [1/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../hls_src/matrix_ops.h:88]   --->   Operation 583 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_62 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i6 %add_ln88_1" [../hls_src/matrix_ops.h:88]   --->   Operation 584 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2" [../hls_src/matrix_ops.h:88]   --->   Operation 585 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 586 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr_1" [../hls_src/matrix_ops.h:88]   --->   Operation 586 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_62 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 587 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 49> <Delay = 0.48>
ST_63 : Operation 588 [1/2] (0.00ns)   --->   "%call_ln149 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:149]   --->   Operation 588 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 589 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 589 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 64 <SV = 50> <Delay = 0.88>
ST_64 : Operation 590 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i39, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 590 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 591 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_6, i3 1" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 591 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 592 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_6, i3 6" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 592 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 593 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 593 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i26, void %matAdd<float, 6, 6>.2.exit.preheader" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 594 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 595 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 595 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_64 : Operation 596 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_6, i3 0" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 596 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_64 : Operation 597 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_6, i1 0" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 597 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_64 : Operation 598 [1/1] (0.00ns)   --->   "%p_shl73_cast = zext i4 %p_shl3" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 598 'zext' 'p_shl73_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_64 : Operation 599 [1/1] (0.88ns)   --->   "%empty_55 = sub i6 %p_shl1, i6 %p_shl73_cast" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150]   --->   Operation 599 'sub' 'empty_55' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 600 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 600 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_64 : Operation 601 [1/1] (0.48ns)   --->   "%br_ln157 = br void %matAdd<float, 6, 6>.2.exit" [../hls_src/KF_kernel.cpp:157]   --->   Operation 601 'br' 'br_ln157' <Predicate = (icmp_ln41_1)> <Delay = 0.48>

State 65 <SV = 51> <Delay = 2.23>
ST_65 : Operation 602 [1/1] (0.00ns)   --->   "%j_11 = phi i3 %add_ln44, void %.split.i37, i3 0, void %.split2.i26" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 602 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 603 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_11, i3 1" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 603 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_11" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 604 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 605 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_11, i3 6" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 605 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 606 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i37, void %._crit_edge.loopexit.i39" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 607 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 608 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_55" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 608 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 609 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_65 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 610 'getelementptr' 'tmp_mat_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_65 : Operation 611 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 611 'load' 'tmp_mat_3_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 612 [1/1] (0.00ns)   --->   "%Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 612 'getelementptr' 'Q_addr_36' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_65 : Operation 613 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 613 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 614 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 66 <SV = 52> <Delay = 1.35>
ST_66 : Operation 615 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 615 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_66 : Operation 616 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 616 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 67 <SV = 53> <Delay = 6.01>
ST_67 : Operation 617 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 617 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 54> <Delay = 6.01>
ST_68 : Operation 618 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 618 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 55> <Delay = 6.01>
ST_69 : Operation 619 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 619 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 56> <Delay = 6.01>
ST_70 : Operation 620 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 620 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 6.01>
ST_71 : Operation 621 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 621 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 58> <Delay = 1.35>
ST_72 : Operation 622 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150]   --->   Operation 622 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 623 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 623 'getelementptr' 'P_minus_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 624 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150]   --->   Operation 624 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_72 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 625 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 51> <Delay = 1.53>
ST_73 : Operation 626 [1/1] (0.00ns)   --->   "%j_10 = phi i2 %add_ln157, void %.split1810, i2 0, void %matAdd<float, 6, 6>.2.exit.preheader" [../hls_src/KF_kernel.cpp:158]   --->   Operation 626 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 627 [1/1] (0.62ns)   --->   "%add_ln157 = add i2 %j_10, i2 1" [../hls_src/KF_kernel.cpp:157]   --->   Operation 627 'add' 'add_ln157' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i2 %j_10" [../hls_src/KF_kernel.cpp:157]   --->   Operation 628 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 629 [1/1] (0.51ns)   --->   "%icmp_ln157 = icmp_eq  i2 %j_10, i2 3" [../hls_src/KF_kernel.cpp:157]   --->   Operation 629 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 630 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 630 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split18, void" [../hls_src/KF_kernel.cpp:157]   --->   Operation 631 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 632 [1/1] (0.74ns)   --->   "%add_ln158 = add i3 %zext_ln157, i3 3" [../hls_src/KF_kernel.cpp:158]   --->   Operation 632 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %add_ln158" [../hls_src/KF_kernel.cpp:158]   --->   Operation 633 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_73 : Operation 634 [1/1] (0.00ns)   --->   "%din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln158" [../hls_src/KF_kernel.cpp:158]   --->   Operation 634 'getelementptr' 'din_addr_5' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_73 : Operation 635 [2/2] (0.79ns)   --->   "%din_load_4 = load i3 %din_addr_5" [../hls_src/KF_kernel.cpp:158]   --->   Operation 635 'load' 'din_load_4' <Predicate = (!icmp_ln157)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_73 : Operation 636 [1/1] (0.00ns)   --->   "%y_bar_2 = alloca i32 1"   --->   Operation 636 'alloca' 'y_bar_2' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_73 : Operation 637 [1/1] (0.00ns)   --->   "%y_bar_2_1 = alloca i32 1"   --->   Operation 637 'alloca' 'y_bar_2_1' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_73 : Operation 638 [1/1] (0.00ns)   --->   "%y_bar_2_2 = alloca i32 1"   --->   Operation 638 'alloca' 'y_bar_2_2' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_73 : Operation 639 [2/2] (0.00ns)   --->   "%call_ln180 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:180]   --->   Operation 639 'call' 'call_ln180' <Predicate = (icmp_ln157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 52> <Delay = 0.79>
ST_74 : Operation 640 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../hls_src/KF_kernel.cpp:157]   --->   Operation 640 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 641 [1/2] (0.79ns)   --->   "%din_load_4 = load i3 %din_addr_5" [../hls_src/KF_kernel.cpp:158]   --->   Operation 641 'load' 'din_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_74 : Operation 642 [1/1] (0.69ns)   --->   "%switch_ln158 = switch i2 %j_10, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [../hls_src/KF_kernel.cpp:158]   --->   Operation 642 'switch' 'switch_ln158' <Predicate = true> <Delay = 0.69>
ST_74 : Operation 643 [1/1] (0.00ns)   --->   "%store_ln158 = store i32 %din_load_4, i32 %u_1" [../hls_src/KF_kernel.cpp:158]   --->   Operation 643 'store' 'store_ln158' <Predicate = (j_10 == 1)> <Delay = 0.00>
ST_74 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split1810" [../hls_src/KF_kernel.cpp:158]   --->   Operation 644 'br' 'br_ln158' <Predicate = (j_10 == 1)> <Delay = 0.00>
ST_74 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln158 = store i32 %din_load_4, i32 %u_0" [../hls_src/KF_kernel.cpp:158]   --->   Operation 645 'store' 'store_ln158' <Predicate = (j_10 == 0)> <Delay = 0.00>
ST_74 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split1810" [../hls_src/KF_kernel.cpp:158]   --->   Operation 646 'br' 'br_ln158' <Predicate = (j_10 == 0)> <Delay = 0.00>
ST_74 : Operation 647 [1/1] (0.00ns)   --->   "%store_ln158 = store i32 %din_load_4, i32 %u_2" [../hls_src/KF_kernel.cpp:158]   --->   Operation 647 'store' 'store_ln158' <Predicate = (j_10 != 0 & j_10 != 1)> <Delay = 0.00>
ST_74 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split1810" [../hls_src/KF_kernel.cpp:158]   --->   Operation 648 'br' 'br_ln158' <Predicate = (j_10 != 0 & j_10 != 1)> <Delay = 0.00>
ST_74 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 649 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 52> <Delay = 0.48>
ST_75 : Operation 650 [1/2] (0.00ns)   --->   "%call_ln180 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:180]   --->   Operation 650 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 651 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../hls_src/matrix_ops.h:61]   --->   Operation 651 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 76 <SV = 53> <Delay = 1.35>
ST_76 : Operation 652 [1/1] (0.00ns)   --->   "%i_7 = phi i2 0, void, i2 %add_ln61, void %.split1622" [../hls_src/matrix_ops.h:68]   --->   Operation 652 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 653 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %i_7, i2 1" [../hls_src/matrix_ops.h:61]   --->   Operation 653 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_7" [../hls_src/matrix_ops.h:61]   --->   Operation 654 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 655 [1/1] (0.51ns)   --->   "%icmp_ln61 = icmp_eq  i2 %i_7, i2 3" [../hls_src/matrix_ops.h:61]   --->   Operation 655 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 656 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 656 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split16, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../hls_src/matrix_ops.h:61]   --->   Operation 657 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61" [../hls_src/matrix_ops.h:68]   --->   Operation 658 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_76 : Operation 659 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../hls_src/matrix_ops.h:68]   --->   Operation 659 'load' 'tmp_mat_3_load_1' <Predicate = (!icmp_ln61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_76 : Operation 660 [2/2] (0.00ns)   --->   "%call_ln183 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:183]   --->   Operation 660 'call' 'call_ln183' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 54> <Delay = 1.35>
ST_77 : Operation 661 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../hls_src/matrix_ops.h:68]   --->   Operation 661 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 78 <SV = 55> <Delay = 6.56>
ST_78 : Operation 662 [1/1] (0.00ns)   --->   "%z_2_load = load i32 %z_2" [../hls_src/matrix_ops.h:68]   --->   Operation 662 'load' 'z_2_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 663 [1/1] (0.00ns)   --->   "%z_2_1_load = load i32 %z_2_1" [../hls_src/matrix_ops.h:68]   --->   Operation 663 'load' 'z_2_1_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 664 [1/1] (0.00ns)   --->   "%z_2_2_load = load i32 %z_2_2" [../hls_src/matrix_ops.h:68]   --->   Operation 664 'load' 'z_2_2_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 665 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_2_load, i32 %z_2_1_load, i32 %z_2_2_load, i2 %i_7" [../hls_src/matrix_ops.h:68]   --->   Operation 665 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 666 [5/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../hls_src/matrix_ops.h:68]   --->   Operation 666 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 56> <Delay = 6.01>
ST_79 : Operation 667 [4/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../hls_src/matrix_ops.h:68]   --->   Operation 667 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 57> <Delay = 6.01>
ST_80 : Operation 668 [3/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../hls_src/matrix_ops.h:68]   --->   Operation 668 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 58> <Delay = 6.01>
ST_81 : Operation 669 [2/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../hls_src/matrix_ops.h:68]   --->   Operation 669 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 59> <Delay = 6.01>
ST_82 : Operation 670 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../hls_src/matrix_ops.h:61]   --->   Operation 670 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 671 [1/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../hls_src/matrix_ops.h:68]   --->   Operation 671 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 672 [1/1] (0.69ns)   --->   "%switch_ln68 = switch i2 %i_7, void %branch8, i2 0, void %.split16..split1622_crit_edge, i2 1, void %branch7" [../hls_src/matrix_ops.h:68]   --->   Operation 672 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.69>
ST_82 : Operation 673 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_1" [../hls_src/matrix_ops.h:68]   --->   Operation 673 'store' 'store_ln68' <Predicate = (i_7 == 1)> <Delay = 0.00>
ST_82 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../hls_src/matrix_ops.h:68]   --->   Operation 674 'br' 'br_ln68' <Predicate = (i_7 == 1)> <Delay = 0.00>
ST_82 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2" [../hls_src/matrix_ops.h:68]   --->   Operation 675 'store' 'store_ln68' <Predicate = (i_7 == 0)> <Delay = 0.00>
ST_82 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../hls_src/matrix_ops.h:68]   --->   Operation 676 'br' 'br_ln68' <Predicate = (i_7 == 0)> <Delay = 0.00>
ST_82 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_2" [../hls_src/matrix_ops.h:68]   --->   Operation 677 'store' 'store_ln68' <Predicate = (i_7 != 0 & i_7 != 1)> <Delay = 0.00>
ST_82 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split1622" [../hls_src/matrix_ops.h:68]   --->   Operation 678 'br' 'br_ln68' <Predicate = (i_7 != 0 & i_7 != 1)> <Delay = 0.00>
ST_82 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 679 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 83 <SV = 54> <Delay = 0.00>
ST_83 : Operation 680 [1/2] (0.00ns)   --->   "%call_ln183 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:183]   --->   Operation 680 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 55> <Delay = 0.48>
ST_84 : Operation 681 [2/2] (0.48ns)   --->   "%call_ln184 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../hls_src/KF_kernel.cpp:184]   --->   Operation 681 'call' 'call_ln184' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 56> <Delay = 0.48>
ST_85 : Operation 682 [1/2] (0.00ns)   --->   "%call_ln184 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../hls_src/KF_kernel.cpp:184]   --->   Operation 682 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 683 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 683 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 86 <SV = 57> <Delay = 0.86>
ST_86 : Operation 684 [1/1] (0.00ns)   --->   "%i_8 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i55, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 684 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 685 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_8, i2 1" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 685 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_8" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 686 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 687 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_8, i2 3" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 687 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 688 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 688 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i42, void %matAdd<float, 6, 6>.1.exit.preheader" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 689 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 690 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 690 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_86 : Operation 691 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_8, i2 0" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 691 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_86 : Operation 692 [1/1] (0.00ns)   --->   "%p_shl74_cast = zext i4 %p_shl4" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 692 'zext' 'p_shl74_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_86 : Operation 693 [1/1] (0.86ns)   --->   "%empty_56 = sub i5 %p_shl74_cast, i5 %zext_ln41" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185]   --->   Operation 693 'sub' 'empty_56' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 694 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 694 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_86 : Operation 695 [1/1] (0.48ns)   --->   "%br_ln100 = br void %matAdd<float, 6, 6>.1.exit" [../hls_src/matrix_ops.h:100]   --->   Operation 695 'br' 'br_ln100' <Predicate = (icmp_ln41_2)> <Delay = 0.48>

State 87 <SV = 58> <Delay = 2.22>
ST_87 : Operation 696 [1/1] (0.00ns)   --->   "%j_12 = phi i2 %add_ln44_1, void %.split.i53, i2 0, void %.split2.i42" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 696 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 697 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_12, i2 1" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 697 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_12" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 698 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 699 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_12, i2 3" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 699 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 700 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 700 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i53, void %._crit_edge.loopexit.i55" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 701 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 702 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_56" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 702 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 703 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_87 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 704 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_87 : Operation 705 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 705 'load' 'tmp_mat_2_load_1' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 706 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 88 <SV = 59> <Delay = 1.35>
ST_88 : Operation 707 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 707 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 708 [1/1] (0.00ns)   --->   "%R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 708 'getelementptr' 'R_addr_9' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 709 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 709 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 89 <SV = 60> <Delay = 6.80>
ST_89 : Operation 710 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 710 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_89 : Operation 711 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 711 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 61> <Delay = 6.01>
ST_90 : Operation 712 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 712 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 62> <Delay = 6.01>
ST_91 : Operation 713 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 713 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 63> <Delay = 6.01>
ST_92 : Operation 714 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 714 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 64> <Delay = 6.80>
ST_93 : Operation 715 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185]   --->   Operation 715 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 716 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 716 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 717 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 717 'getelementptr' 'mat_out_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 718 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185]   --->   Operation 718 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_93 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 719 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 94 <SV = 58> <Delay = 1.00>
ST_94 : Operation 720 [1/1] (0.00ns)   --->   "%i_3 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader" [../hls_src/matrix_ops.h:100]   --->   Operation 720 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 721 [1/1] (0.62ns)   --->   "%add_ln100 = add i2 %i_3, i2 1" [../hls_src/matrix_ops.h:100]   --->   Operation 721 'add' 'add_ln100' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %i_3" [../hls_src/matrix_ops.h:100]   --->   Operation 722 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 723 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp_eq  i2 %i_3, i2 3" [../hls_src/matrix_ops.h:100]   --->   Operation 723 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 724 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 724 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../hls_src/matrix_ops.h:100]   --->   Operation 725 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 726 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_3, i2 0" [../hls_src/matrix_ops.h:100]   --->   Operation 726 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_94 : Operation 727 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5" [../hls_src/matrix_ops.h:100]   --->   Operation 727 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_94 : Operation 728 [1/1] (0.86ns)   --->   "%empty_57 = sub i4 %p_shl5, i4 %zext_ln100" [../hls_src/matrix_ops.h:100]   --->   Operation 728 'sub' 'empty_57' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 729 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %p_shl5_cast" [../hls_src/matrix_ops.h:100]   --->   Operation 729 'getelementptr' 'mat_out_assign_2_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_94 : Operation 730 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl5_cast" [../hls_src/matrix_ops.h:100]   --->   Operation 730 'getelementptr' 'S_inv_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_94 : Operation 731 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../hls_src/matrix_ops.h:108]   --->   Operation 731 'load' 'mat_out_assign_2_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_94 : Operation 732 [2/2] (0.48ns)   --->   "%call_ln188 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../hls_src/KF_kernel.cpp:188]   --->   Operation 732 'call' 'call_ln188' <Predicate = (icmp_ln100)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 59> <Delay = 0.79>
ST_95 : Operation 733 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../hls_src/matrix_ops.h:108]   --->   Operation 733 'load' 'mat_out_assign_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 96 <SV = 60> <Delay = 6.70>
ST_96 : Operation 734 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 734 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 61> <Delay = 6.70>
ST_97 : Operation 735 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 735 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 62> <Delay = 6.70>
ST_98 : Operation 736 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 736 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 63> <Delay = 6.70>
ST_99 : Operation 737 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 737 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 64> <Delay = 6.70>
ST_100 : Operation 738 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 738 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 65> <Delay = 6.70>
ST_101 : Operation 739 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 739 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 66> <Delay = 6.70>
ST_102 : Operation 740 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 740 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 67> <Delay = 6.70>
ST_103 : Operation 741 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 741 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 68> <Delay = 6.70>
ST_104 : Operation 742 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 742 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 69> <Delay = 6.70>
ST_105 : Operation 743 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../hls_src/matrix_ops.h:100]   --->   Operation 743 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 744 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../hls_src/matrix_ops.h:108]   --->   Operation 744 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 745 [1/1] (0.48ns)   --->   "%br_ln103 = br void" [../hls_src/matrix_ops.h:103]   --->   Operation 745 'br' 'br_ln103' <Predicate = true> <Delay = 0.48>

State 106 <SV = 70> <Delay = 1.65>
ST_106 : Operation 746 [1/1] (0.00ns)   --->   "%j_5 = phi i2 %add_ln103, void, i2 0, void %.split14" [../hls_src/matrix_ops.h:103]   --->   Operation 746 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 747 [1/1] (0.62ns)   --->   "%add_ln103 = add i2 %j_5, i2 1" [../hls_src/matrix_ops.h:103]   --->   Operation 747 'add' 'add_ln103' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_5" [../hls_src/matrix_ops.h:103]   --->   Operation 748 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 749 [1/1] (0.51ns)   --->   "%icmp_ln103 = icmp_eq  i2 %j_5, i2 3" [../hls_src/matrix_ops.h:103]   --->   Operation 749 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 750 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 750 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split12, void" [../hls_src/matrix_ops.h:103]   --->   Operation 751 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 752 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../hls_src/matrix_ops.h:103]   --->   Operation 752 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_106 : Operation 753 [1/1] (0.51ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_3, i2 %j_5" [../hls_src/matrix_ops.h:107]   --->   Operation 753 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void, void" [../hls_src/matrix_ops.h:107]   --->   Operation 754 'br' 'br_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_106 : Operation 755 [1/1] (0.86ns)   --->   "%add_ln110 = add i4 %zext_ln103, i4 %empty_57" [../hls_src/matrix_ops.h:110]   --->   Operation 755 'add' 'add_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %add_ln110" [../hls_src/matrix_ops.h:110]   --->   Operation 756 'zext' 'zext_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_106 : Operation 757 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110" [../hls_src/matrix_ops.h:110]   --->   Operation 757 'getelementptr' 'S_inv_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_106 : Operation 758 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../hls_src/matrix_ops.h:110]   --->   Operation 758 'store' 'store_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_106 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 759 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_106 : Operation 760 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../hls_src/matrix_ops.h:108]   --->   Operation 760 'store' 'store_ln108' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_106 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [../hls_src/matrix_ops.h:109]   --->   Operation 761 'br' 'br_ln109' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.00>
ST_106 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 762 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_106 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.1.exit"   --->   Operation 763 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 107 <SV = 59> <Delay = 0.00>
ST_107 : Operation 764 [1/2] (0.00ns)   --->   "%call_ln188 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../hls_src/KF_kernel.cpp:188]   --->   Operation 764 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 60> <Delay = 0.00>
ST_108 : Operation 765 [2/2] (0.00ns)   --->   "%call_ln189 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../hls_src/KF_kernel.cpp:189]   --->   Operation 765 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 61> <Delay = 0.00>
ST_109 : Operation 766 [1/2] (0.00ns)   --->   "%call_ln189 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../hls_src/KF_kernel.cpp:189]   --->   Operation 766 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 62> <Delay = 0.48>
ST_110 : Operation 767 [1/1] (0.00ns)   --->   "%y_bar_2_load = load i32 %y_bar_2" [../hls_src/KF_kernel.cpp:191]   --->   Operation 767 'load' 'y_bar_2_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 768 [1/1] (0.00ns)   --->   "%y_bar_2_1_load = load i32 %y_bar_2_1" [../hls_src/KF_kernel.cpp:191]   --->   Operation 768 'load' 'y_bar_2_1_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 769 [1/1] (0.00ns)   --->   "%y_bar_2_2_load = load i32 %y_bar_2_2" [../hls_src/KF_kernel.cpp:191]   --->   Operation 769 'load' 'y_bar_2_2_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 770 [2/2] (0.48ns)   --->   "%call_ln191 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:191]   --->   Operation 770 'call' 'call_ln191' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 63> <Delay = 0.48>
ST_111 : Operation 771 [1/2] (0.00ns)   --->   "%call_ln191 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../hls_src/KF_kernel.cpp:191]   --->   Operation 771 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 772 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 772 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 112 <SV = 64> <Delay = 0.74>
ST_112 : Operation 773 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i71, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 773 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 774 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_9, i3 1" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 774 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 775 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_9, i3 6" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 775 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 776 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 776 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i58, void %matAdd<float, 6, 6>.exit" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 777 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 778 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192]   --->   Operation 778 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_112 : Operation 779 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:192]   --->   Operation 779 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_112 : Operation 780 [2/2] (0.00ns)   --->   "%call_ln194 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../hls_src/KF_kernel.cpp:194]   --->   Operation 780 'call' 'call_ln194' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 65> <Delay = 2.09>
ST_113 : Operation 781 [1/1] (0.00ns)   --->   "%j_13 = phi i1 1, void %.split.i69, i1 0, void %.split2.i58"   --->   Operation 781 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_13" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:192]   --->   Operation 782 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 783 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 783 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_13, void %.split.i69, void %._crit_edge.loopexit.i71" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:192]   --->   Operation 784 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 785 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_9" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 785 'add' 'add_ln48_3' <Predicate = (!j_13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 786 'zext' 'zext_ln48_2' <Predicate = (!j_13)> <Delay = 0.00>
ST_113 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 787 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = (!j_13)> <Delay = 0.00>
ST_113 : Operation 788 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 788 'load' 'tmp_mat_3_load_2' <Predicate = (!j_13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_113 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 789 'br' 'br_ln0' <Predicate = (j_13)> <Delay = 0.00>

State 114 <SV = 66> <Delay = 1.35>
ST_114 : Operation 790 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 790 'getelementptr' 'x_minus_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 791 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 791 'load' 'x_minus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_114 : Operation 792 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 792 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 115 <SV = 67> <Delay = 6.80>
ST_115 : Operation 793 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 793 'load' 'x_minus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_115 : Operation 794 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load, i32 %tmp_mat_3_load_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 794 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 68> <Delay = 6.01>
ST_116 : Operation 795 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load, i32 %tmp_mat_3_load_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 795 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 69> <Delay = 6.01>
ST_117 : Operation 796 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load, i32 %tmp_mat_3_load_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 796 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 70> <Delay = 6.01>
ST_118 : Operation 797 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load, i32 %tmp_mat_3_load_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 797 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 71> <Delay = 6.80>
ST_119 : Operation 798 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:192]   --->   Operation 798 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 799 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load, i32 %tmp_mat_3_load_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 799 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 800 [1/1] (0.00ns)   --->   "%mat_out_assign_addr = getelementptr i32 %mat_out_assign, i64 0, i64 %zext_ln48_2" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 800 'getelementptr' 'mat_out_assign_addr' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 801 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %mat_out_assign_addr" [../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192]   --->   Operation 801 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_119 : Operation 802 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 802 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 120 <SV = 65> <Delay = 0.48>
ST_120 : Operation 803 [1/2] (0.00ns)   --->   "%call_ln194 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../hls_src/KF_kernel.cpp:194]   --->   Operation 803 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 804 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../hls_src/matrix_ops.h:61]   --->   Operation 804 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 121 <SV = 66> <Delay = 1.24>
ST_121 : Operation 805 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit" [../hls_src/matrix_ops.h:61]   --->   Operation 805 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 806 [1/1] (0.74ns)   --->   "%add_ln61_1 = add i3 %i_4, i3 1" [../hls_src/matrix_ops.h:61]   --->   Operation 806 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 807 [1/1] (0.69ns)   --->   "%icmp_ln61_1 = icmp_eq  i3 %i_4, i3 6" [../hls_src/matrix_ops.h:61]   --->   Operation 807 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 808 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 808 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 809 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split10, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit151" [../hls_src/matrix_ops.h:61]   --->   Operation 809 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 810 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../hls_src/matrix_ops.h:61]   --->   Operation 810 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_121 : Operation 811 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_4, i3 0" [../hls_src/matrix_ops.h:61]   --->   Operation 811 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_121 : Operation 812 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_4, i1 0" [../hls_src/matrix_ops.h:61]   --->   Operation 812 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_121 : Operation 813 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7" [../hls_src/matrix_ops.h:61]   --->   Operation 813 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_121 : Operation 814 [1/1] (0.88ns)   --->   "%empty_58 = sub i6 %p_shl6, i6 %p_shl7_cast" [../hls_src/matrix_ops.h:61]   --->   Operation 814 'sub' 'empty_58' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 815 [1/1] (0.48ns)   --->   "%br_ln64 = br void" [../hls_src/matrix_ops.h:64]   --->   Operation 815 'br' 'br_ln64' <Predicate = (!icmp_ln61_1)> <Delay = 0.48>
ST_121 : Operation 816 [2/2] (0.54ns)   --->   "%call_ln196 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../hls_src/KF_kernel.cpp:196]   --->   Operation 816 'call' 'call_ln196' <Predicate = (icmp_ln61_1)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 67> <Delay = 2.23>
ST_122 : Operation 817 [1/1] (0.00ns)   --->   "%j_7 = phi i3 %add_ln64, void %.split8, i3 0, void %.split10" [../hls_src/matrix_ops.h:64]   --->   Operation 817 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 818 [1/1] (0.74ns)   --->   "%add_ln64 = add i3 %j_7, i3 1" [../hls_src/matrix_ops.h:64]   --->   Operation 818 'add' 'add_ln64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %j_7" [../hls_src/matrix_ops.h:64]   --->   Operation 819 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 820 [1/1] (0.69ns)   --->   "%icmp_ln64 = icmp_eq  i3 %j_7, i3 6" [../hls_src/matrix_ops.h:64]   --->   Operation 820 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 821 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 821 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split8, void %._crit_edge.loopexit.i" [../hls_src/matrix_ops.h:64]   --->   Operation 822 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 823 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %zext_ln64, i6 %empty_58" [../hls_src/matrix_ops.h:68]   --->   Operation 823 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68" [../hls_src/matrix_ops.h:68]   --->   Operation 824 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_122 : Operation 825 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68" [../hls_src/matrix_ops.h:68]   --->   Operation 825 'getelementptr' 'I_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_122 : Operation 826 [2/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../hls_src/matrix_ops.h:68]   --->   Operation 826 'load' 'I_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_122 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68" [../hls_src/matrix_ops.h:68]   --->   Operation 827 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_122 : Operation 828 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../hls_src/matrix_ops.h:68]   --->   Operation 828 'load' 'tmp_mat_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_122 : Operation 829 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 829 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 123 <SV = 68> <Delay = 1.35>
ST_123 : Operation 830 [1/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../hls_src/matrix_ops.h:68]   --->   Operation 830 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_123 : Operation 831 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../hls_src/matrix_ops.h:68]   --->   Operation 831 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 124 <SV = 69> <Delay = 6.01>
ST_124 : Operation 832 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../hls_src/matrix_ops.h:68]   --->   Operation 832 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 70> <Delay = 6.01>
ST_125 : Operation 833 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../hls_src/matrix_ops.h:68]   --->   Operation 833 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 71> <Delay = 6.01>
ST_126 : Operation 834 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../hls_src/matrix_ops.h:68]   --->   Operation 834 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 72> <Delay = 6.01>
ST_127 : Operation 835 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../hls_src/matrix_ops.h:68]   --->   Operation 835 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 73> <Delay = 6.01>
ST_128 : Operation 836 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../hls_src/matrix_ops.h:68]   --->   Operation 836 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 74> <Delay = 1.35>
ST_129 : Operation 837 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../hls_src/matrix_ops.h:64]   --->   Operation 837 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68" [../hls_src/matrix_ops.h:68]   --->   Operation 838 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 839 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr_1" [../hls_src/matrix_ops.h:68]   --->   Operation 839 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_129 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 840 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 130 <SV = 67> <Delay = 0.48>
ST_130 : Operation 841 [1/2] (0.00ns)   --->   "%call_ln196 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../hls_src/KF_kernel.cpp:196]   --->   Operation 841 'call' 'call_ln196' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 842 [1/1] (0.48ns)   --->   "%br_ln203 = br void" [../hls_src/KF_kernel.cpp:203]   --->   Operation 842 'br' 'br_ln203' <Predicate = true> <Delay = 0.48>

State 131 <SV = 68> <Delay = 0.79>
ST_131 : Operation 843 [1/1] (0.00ns)   --->   "%j_6 = phi i3 %add_ln203, void %.split6, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit151" [../hls_src/KF_kernel.cpp:203]   --->   Operation 843 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 844 [1/1] (0.74ns)   --->   "%add_ln203 = add i3 %j_6, i3 1" [../hls_src/KF_kernel.cpp:203]   --->   Operation 844 'add' 'add_ln203' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %j_6" [../hls_src/KF_kernel.cpp:203]   --->   Operation 845 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 846 [1/1] (0.69ns)   --->   "%icmp_ln203 = icmp_eq  i3 %j_6, i3 6" [../hls_src/KF_kernel.cpp:203]   --->   Operation 846 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 847 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 847 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %.split6, void %.preheader2.preheader" [../hls_src/KF_kernel.cpp:203]   --->   Operation 848 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 849 [1/1] (0.00ns)   --->   "%mat_out_assign_addr_1 = getelementptr i32 %mat_out_assign, i64 0, i64 %zext_ln203" [../hls_src/KF_kernel.cpp:203]   --->   Operation 849 'getelementptr' 'mat_out_assign_addr_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_131 : Operation 850 [2/2] (0.79ns)   --->   "%mat_out_assign_load = load i3 %mat_out_assign_addr_1" [../hls_src/KF_kernel.cpp:203]   --->   Operation 850 'load' 'mat_out_assign_load' <Predicate = (!icmp_ln203)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_131 : Operation 851 [1/1] (0.48ns)   --->   "%br_ln204 = br void %.preheader2" [../hls_src/KF_kernel.cpp:204]   --->   Operation 851 'br' 'br_ln204' <Predicate = (icmp_ln203)> <Delay = 0.48>

State 132 <SV = 69> <Delay = 1.58>
ST_132 : Operation 852 [1/1] (0.00ns)   --->   "%specloopname_ln203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../hls_src/KF_kernel.cpp:203]   --->   Operation 852 'specloopname' 'specloopname_ln203' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 853 [1/2] (0.79ns)   --->   "%mat_out_assign_load = load i3 %mat_out_assign_addr_1" [../hls_src/KF_kernel.cpp:203]   --->   Operation 853 'load' 'mat_out_assign_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_132 : Operation 854 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %zext_ln203" [../hls_src/KF_kernel.cpp:203]   --->   Operation 854 'getelementptr' 'x_hat_addr_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 855 [1/1] (0.79ns)   --->   "%store_ln203 = store i32 %mat_out_assign_load, i3 %x_hat_addr_1" [../hls_src/KF_kernel.cpp:203]   --->   Operation 855 'store' 'store_ln203' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_132 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 856 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 133 <SV = 69> <Delay = 1.35>
ST_133 : Operation 857 [1/1] (0.00ns)   --->   "%j_8 = phi i6 %add_ln204, void %.split4, i6 0, void %.preheader2.preheader" [../hls_src/KF_kernel.cpp:204]   --->   Operation 857 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 858 [1/1] (0.88ns)   --->   "%add_ln204 = add i6 %j_8, i6 1" [../hls_src/KF_kernel.cpp:204]   --->   Operation 858 'add' 'add_ln204' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i6 %j_8" [../hls_src/KF_kernel.cpp:204]   --->   Operation 859 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 860 [1/1] (0.87ns)   --->   "%icmp_ln204 = icmp_eq  i6 %j_8, i6 36" [../hls_src/KF_kernel.cpp:204]   --->   Operation 860 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 861 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 861 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %.split4, void %.preheader1.preheader" [../hls_src/KF_kernel.cpp:204]   --->   Operation 862 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 863 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %zext_ln204" [../hls_src/KF_kernel.cpp:204]   --->   Operation 863 'getelementptr' 'P_plus_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_133 : Operation 864 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr" [../hls_src/KF_kernel.cpp:204]   --->   Operation 864 'load' 'P_plus_load' <Predicate = (!icmp_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_133 : Operation 865 [1/1] (0.48ns)   --->   "%br_ln205 = br void %.preheader1" [../hls_src/KF_kernel.cpp:205]   --->   Operation 865 'br' 'br_ln205' <Predicate = (icmp_ln204)> <Delay = 0.48>

State 134 <SV = 70> <Delay = 2.70>
ST_134 : Operation 866 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../hls_src/KF_kernel.cpp:204]   --->   Operation 866 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 867 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr" [../hls_src/KF_kernel.cpp:204]   --->   Operation 867 'load' 'P_plus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_134 : Operation 868 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %zext_ln204" [../hls_src/KF_kernel.cpp:204]   --->   Operation 868 'getelementptr' 'P_hat_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 869 [1/1] (1.35ns)   --->   "%store_ln204 = store i32 %P_plus_load, i6 %P_hat_addr_1" [../hls_src/KF_kernel.cpp:204]   --->   Operation 869 'store' 'store_ln204' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_134 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 870 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 135 <SV = 70> <Delay = 0.79>
ST_135 : Operation 871 [1/1] (0.00ns)   --->   "%j_9 = phi i3 %add_ln205, void %.split2, i3 0, void %.preheader1.preheader" [../hls_src/KF_kernel.cpp:205]   --->   Operation 871 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 872 [1/1] (0.74ns)   --->   "%add_ln205 = add i3 %j_9, i3 1" [../hls_src/KF_kernel.cpp:205]   --->   Operation 872 'add' 'add_ln205' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i3 %j_9" [../hls_src/KF_kernel.cpp:205]   --->   Operation 873 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 874 [1/1] (0.69ns)   --->   "%icmp_ln205 = icmp_eq  i3 %j_9, i3 6" [../hls_src/KF_kernel.cpp:205]   --->   Operation 874 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 875 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 875 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %.split2, void %.preheader.preheader" [../hls_src/KF_kernel.cpp:205]   --->   Operation 876 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 877 [1/1] (0.00ns)   --->   "%mat_out_assign_addr_2 = getelementptr i32 %mat_out_assign, i64 0, i64 %zext_ln205" [../hls_src/KF_kernel.cpp:205]   --->   Operation 877 'getelementptr' 'mat_out_assign_addr_2' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_135 : Operation 878 [2/2] (0.79ns)   --->   "%mat_out_assign_load_1 = load i3 %mat_out_assign_addr_2" [../hls_src/KF_kernel.cpp:205]   --->   Operation 878 'load' 'mat_out_assign_load_1' <Predicate = (!icmp_ln205)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_135 : Operation 879 [1/1] (0.48ns)   --->   "%br_ln211 = br void %.preheader" [../hls_src/KF_kernel.cpp:211]   --->   Operation 879 'br' 'br_ln211' <Predicate = (icmp_ln205)> <Delay = 0.48>

State 136 <SV = 71> <Delay = 1.58>
ST_136 : Operation 880 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../hls_src/KF_kernel.cpp:205]   --->   Operation 880 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 881 [1/2] (0.79ns)   --->   "%mat_out_assign_load_1 = load i3 %mat_out_assign_addr_2" [../hls_src/KF_kernel.cpp:205]   --->   Operation 881 'load' 'mat_out_assign_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_136 : Operation 882 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %zext_ln205" [../hls_src/KF_kernel.cpp:205]   --->   Operation 882 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 883 [1/1] (0.79ns)   --->   "%store_ln205 = store i32 %mat_out_assign_load_1, i3 %dout_addr" [../hls_src/KF_kernel.cpp:205]   --->   Operation 883 'store' 'store_ln205' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_136 : Operation 884 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 884 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 137 <SV = 71> <Delay = 0.79>
ST_137 : Operation 885 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln211, void %.split, i3 0, void %.preheader.preheader" [../hls_src/KF_kernel.cpp:211]   --->   Operation 885 'phi' 'i_5' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_137 : Operation 886 [1/1] (0.74ns)   --->   "%add_ln211 = add i3 %i_5, i3 1" [../hls_src/KF_kernel.cpp:211]   --->   Operation 886 'add' 'add_ln211' <Predicate = (!icmp_ln122)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i3 %i_5" [../hls_src/KF_kernel.cpp:211]   --->   Operation 887 'zext' 'zext_ln211' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_137 : Operation 888 [1/1] (0.69ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_5, i3 6" [../hls_src/KF_kernel.cpp:211]   --->   Operation 888 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln122)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 889 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 889 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_137 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split, void %.loopexit.loopexit" [../hls_src/KF_kernel.cpp:211]   --->   Operation 890 'br' 'br_ln211' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_137 : Operation 891 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln211" [../hls_src/KF_kernel.cpp:212]   --->   Operation 891 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln122 & !icmp_ln211)> <Delay = 0.00>
ST_137 : Operation 892 [2/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_1" [../hls_src/KF_kernel.cpp:212]   --->   Operation 892 'load' 'dout_load' <Predicate = (!icmp_ln122 & !icmp_ln211)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_137 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 893 'br' 'br_ln0' <Predicate = (!icmp_ln122 & icmp_ln211)> <Delay = 0.00>
ST_137 : Operation 894 [1/1] (0.00ns)   --->   "%ret_ln216 = ret" [../hls_src/KF_kernel.cpp:216]   --->   Operation 894 'ret' 'ret_ln216' <Predicate = (icmp_ln211) | (icmp_ln122)> <Delay = 0.00>

State 138 <SV = 72> <Delay = 1.58>
ST_138 : Operation 895 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../hls_src/KF_kernel.cpp:211]   --->   Operation 895 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 896 [1/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_1" [../hls_src/KF_kernel.cpp:212]   --->   Operation 896 'load' 'dout_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 897 [1/1] (0.00ns)   --->   "%bitcast_ln212 = bitcast i32 %dout_load" [../hls_src/KF_kernel.cpp:212]   --->   Operation 897 'bitcast' 'bitcast_ln212' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 898 [1/1] (0.00ns)   --->   "%dout_addr_59 = getelementptr i32 %dout, i64 0, i64 %zext_ln211" [../hls_src/KF_kernel.cpp:212]   --->   Operation 898 'getelementptr' 'dout_addr_59' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 899 [1/1] (0.79ns)   --->   "%store_ln212 = store i32 %bitcast_ln212, i3 %dout_addr_59" [../hls_src/KF_kernel.cpp:212]   --->   Operation 899 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_138 : Operation 900 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 900 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.11ns
The critical path consists of the following:
	wire read on port 'set1' [41]  (0 ns)
	'icmp' operation ('icmp_ln23', ../hls_src/KF_kernel.cpp:23) [64]  (1.11 ns)

 <State 2>: 2.05ns
The critical path consists of the following:
	'getelementptr' operation ('mat_in', ../hls_src/KF_kernel.cpp:32) [86]  (0 ns)
	'store' operation ('store_ln32', ../hls_src/KF_kernel.cpp:32) of constant 1 on array 'A', ../hls_src/KF_kernel.cpp:32 [87]  (1.35 ns)
	blocking operation 0.698 ns on control path)

 <State 3>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load', ../hls_src/KF_kernel.cpp:27) on array 'din' [78]  (0.79 ns)
	'store' operation ('store_ln27', ../hls_src/KF_kernel.cpp:27) of variable 'bitcast_ln27', ../hls_src/KF_kernel.cpp:27 on array 'din_', ../hls_src/KF_kernel.cpp:15 [81]  (0.79 ns)

 <State 4>: 2.79ns
The critical path consists of the following:
	'load' operation ('DT_load', ../hls_src/KF_kernel.cpp:33) on static variable 'DT' [93]  (0 ns)
	'fpext' operation ('conv', ../hls_src/KF_kernel.cpp:41) [160]  (2.79 ns)

 <State 5>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../hls_src/KF_kernel.cpp:41) [160]  (2.79 ns)

 <State 6>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 7>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 8>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 9>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 10>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 11>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../hls_src/KF_kernel.cpp:41) [161]  (6.6 ns)

 <State 12>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 13>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 14>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 15>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 16>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 17>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../hls_src/KF_kernel.cpp:41) [162]  (6.6 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../hls_src/KF_kernel.cpp:41) [163]  (3.32 ns)

 <State 19>: 4.11ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../hls_src/KF_kernel.cpp:41) [163]  (3.32 ns)
	'store' operation ('store_ln40', ../hls_src/KF_kernel.cpp:40) of variable 'conv1', ../hls_src/KF_kernel.cpp:41 on array 'B', ../hls_src/KF_kernel.cpp:40 [164]  (0.79 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_34', ../hls_src/KF_kernel.cpp:32) [155]  (0 ns)
	'store' operation ('store_ln32', ../hls_src/KF_kernel.cpp:32) of constant 0 on array 'A', ../hls_src/KF_kernel.cpp:32 [156]  (1.35 ns)

 <State 21>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_52') [201]  (0 ns)
	'getelementptr' operation ('I_addr_6') [208]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'I', ../hls_src/KF_kernel.cpp:54 [209]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 22>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('I_addr_2', ../hls_src/KF_kernel.cpp:54) [216]  (0 ns)
	'store' operation ('store_ln54', ../hls_src/KF_kernel.cpp:54) of constant 1 on array 'I', ../hls_src/KF_kernel.cpp:54 [217]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('I_addr_4', ../hls_src/KF_kernel.cpp:54) [220]  (0 ns)
	'store' operation ('store_ln54', ../hls_src/KF_kernel.cpp:54) of constant 1 on array 'I', ../hls_src/KF_kernel.cpp:54 [221]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_6', ../hls_src/KF_kernel.cpp:63) [236]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [237]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_8', ../hls_src/KF_kernel.cpp:63) [240]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [241]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_10', ../hls_src/KF_kernel.cpp:63) [244]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [245]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_12', ../hls_src/KF_kernel.cpp:63) [248]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [249]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_14', ../hls_src/KF_kernel.cpp:63) [252]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of variable 'q' on array 'Q', ../hls_src/KF_kernel.cpp:63 [253]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_16', ../hls_src/KF_kernel.cpp:63) [256]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [257]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_18', ../hls_src/KF_kernel.cpp:63) [260]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [261]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_20', ../hls_src/KF_kernel.cpp:63) [264]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [265]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_22', ../hls_src/KF_kernel.cpp:63) [268]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [269]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_24', ../hls_src/KF_kernel.cpp:63) [272]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [273]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_26', ../hls_src/KF_kernel.cpp:63) [276]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of constant 0 on array 'Q', ../hls_src/KF_kernel.cpp:63 [277]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_28', ../hls_src/KF_kernel.cpp:63) [280]  (0 ns)
	'store' operation ('store_ln63', ../hls_src/KF_kernel.cpp:63) of variable 'q' on array 'Q', ../hls_src/KF_kernel.cpp:63 [281]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('I_addr_1', ../hls_src/KF_kernel.cpp:54) [214]  (0 ns)
	'store' operation ('store_ln54', ../hls_src/KF_kernel.cpp:54) of constant 1 on array 'I', ../hls_src/KF_kernel.cpp:54 [215]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('I_addr_3', ../hls_src/KF_kernel.cpp:54) [218]  (0 ns)
	'store' operation ('store_ln54', ../hls_src/KF_kernel.cpp:54) of constant 1 on array 'I', ../hls_src/KF_kernel.cpp:54 [219]  (1.35 ns)

 <State 38>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv2', ../hls_src/KF_kernel.cpp:79) [316]  (6.67 ns)

 <State 39>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv2', ../hls_src/KF_kernel.cpp:79) [316]  (6.67 ns)

 <State 40>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv2', ../hls_src/KF_kernel.cpp:79) [316]  (6.67 ns)

 <State 41>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv2', ../hls_src/KF_kernel.cpp:79) [316]  (6.67 ns)

 <State 42>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_53', ../hls_src/KF_kernel.cpp:83) on array 'din_', ../hls_src/KF_kernel.cpp:15 [324]  (0.79 ns)
	'store' operation ('store_ln83', ../hls_src/KF_kernel.cpp:83) of variable 'din_load_53', ../hls_src/KF_kernel.cpp:83 on array 'x_hat' [325]  (0.79 ns)

 <State 43>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../hls_src/KF_kernel.cpp:83) on array 'din_', ../hls_src/KF_kernel.cpp:15 [327]  (0.79 ns)
	'store' operation ('store_ln83', ../hls_src/KF_kernel.cpp:83) of variable 'din_load_1', ../hls_src/KF_kernel.cpp:83 on array 'x_hat' [328]  (0.79 ns)

 <State 44>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:125) with incoming values : ('add_ln124', ../hls_src/KF_kernel.cpp:124) [346]  (0 ns)
	'getelementptr' operation ('din_addr_4', ../hls_src/KF_kernel.cpp:125) [354]  (0 ns)
	'load' operation ('z[0]', ../hls_src/KF_kernel.cpp:125) on array 'din_', ../hls_src/KF_kernel.cpp:15 [355]  (0.79 ns)

 <State 45>: 0.79ns
The critical path consists of the following:
	'load' operation ('z[0]', ../hls_src/KF_kernel.cpp:125) on array 'din_', ../hls_src/KF_kernel.cpp:15 [355]  (0.79 ns)
	'store' operation ('store_ln125', ../hls_src/KF_kernel.cpp:125) of variable 'z[0]', ../hls_src/KF_kernel.cpp:125 on local variable 'z[2]' [358]  (0 ns)

 <State 46>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:128) with incoming values : ('add_ln128', ../hls_src/KF_kernel.cpp:128) [371]  (0 ns)
	'getelementptr' operation ('x_hat_addr', ../hls_src/KF_kernel.cpp:129) [379]  (0 ns)
	'load' operation ('x_hat_load', ../hls_src/KF_kernel.cpp:129) on array 'x_hat' [380]  (0.79 ns)

 <State 47>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../hls_src/KF_kernel.cpp:129) on array 'x_hat' [380]  (0.79 ns)
	'store' operation ('store_ln129', ../hls_src/KF_kernel.cpp:129) of variable 'x_hat_load', ../hls_src/KF_kernel.cpp:129 on array 'x', ../hls_src/KF_kernel.cpp:104 [382]  (0.79 ns)

 <State 48>: 1.36ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:132) with incoming values : ('add_ln132', ../hls_src/KF_kernel.cpp:132) [387]  (0 ns)
	'getelementptr' operation ('P_hat_addr', ../hls_src/KF_kernel.cpp:133) [395]  (0 ns)
	'load' operation ('P_hat_load', ../hls_src/KF_kernel.cpp:133) on array 'P_hat' [396]  (1.35 ns)
	blocking operation 0.007 ns on control path)

 <State 49>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../hls_src/KF_kernel.cpp:133) on array 'P_hat' [396]  (1.35 ns)
	'store' operation ('store_ln133', ../hls_src/KF_kernel.cpp:133) of variable 'P_hat_load', ../hls_src/KF_kernel.cpp:133 on array 'P', ../hls_src/KF_kernel.cpp:105 [398]  (1.35 ns)

 <State 50>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145) with incoming values : ('add_ln41', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145) [408]  (0.489 ns)

 <State 51>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145) with incoming values : ('add_ln41', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145) [408]  (0 ns)
	'add' operation ('add_ln41', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:145) [409]  (0.746 ns)
	blocking operation 0.499 ns on control path)

 <State 52>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [417]  (0 ns)
	'add' operation ('add_ln48', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [423]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [425]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) on array 'tmp_mat_1', ../hls_src/KF_kernel.cpp:113 [426]  (1.35 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) on array 'tmp_mat_1', ../hls_src/KF_kernel.cpp:113 [426]  (1.35 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [429]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [429]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [429]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [429]  (6.02 ns)

 <State 58>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) [429]  (6.02 ns)
	'store' operation ('store_ln48', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145) of variable 'add8_i', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:145 on array 'x_minus', ../hls_src/KF_kernel.cpp:107 [431]  (0.79 ns)

 <State 59>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../hls_src/matrix_ops.h:81) [439]  (0.489 ns)

 <State 60>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../hls_src/matrix_ops.h:81) [439]  (0 ns)
	'sub' operation ('empty_54', ../hls_src/matrix_ops.h:81) [450]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 61>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/matrix_ops.h:84) with incoming values : ('add_ln84', ../hls_src/matrix_ops.h:84) [453]  (0 ns)
	'add' operation ('add_ln88', ../hls_src/matrix_ops.h:88) [461]  (0.887 ns)
	'getelementptr' operation ('A_addr', ../hls_src/matrix_ops.h:88) [463]  (0 ns)
	'load' operation ('A_load', ../hls_src/matrix_ops.h:88) on array 'A', ../hls_src/KF_kernel.cpp:32 [464]  (1.35 ns)

 <State 62>: 2.7ns
The critical path consists of the following:
	'load' operation ('A_load', ../hls_src/matrix_ops.h:88) on array 'A', ../hls_src/KF_kernel.cpp:32 [464]  (1.35 ns)
	'store' operation ('store_ln88', ../hls_src/matrix_ops.h:88) of variable 'A_load', ../hls_src/matrix_ops.h:88 on array 'tmp_mat_2', ../hls_src/KF_kernel.cpp:114 [472]  (1.35 ns)

 <State 63>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150) with incoming values : ('add_ln41_1', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150) [480]  (0.489 ns)

 <State 64>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150) with incoming values : ('add_ln41_1', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150) [480]  (0 ns)
	'sub' operation ('empty_55', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:150) [490]  (0.887 ns)

 <State 65>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150) with incoming values : ('add_ln44', ../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:150) [493]  (0 ns)
	'add' operation ('add_ln48_1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [501]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [503]  (0 ns)
	'load' operation ('tmp_mat_3_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [504]  (1.35 ns)

 <State 66>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [504]  (1.35 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [507]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [507]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [507]  (6.02 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [507]  (6.02 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [507]  (6.02 ns)

 <State 72>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) [508]  (0 ns)
	'store' operation ('store_ln48', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150) of variable 'add8_i1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:150 on array 'P_minus', ../hls_src/KF_kernel.cpp:108 [509]  (1.35 ns)

 <State 73>: 1.54ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:158) with incoming values : ('add_ln157', ../hls_src/KF_kernel.cpp:157) [516]  (0 ns)
	'add' operation ('add_ln158', ../hls_src/KF_kernel.cpp:158) [524]  (0.746 ns)
	'getelementptr' operation ('din_addr_5', ../hls_src/KF_kernel.cpp:158) [526]  (0 ns)
	'load' operation ('din_load_4', ../hls_src/KF_kernel.cpp:158) on array 'din_', ../hls_src/KF_kernel.cpp:15 [527]  (0.79 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'load' operation ('din_load_4', ../hls_src/KF_kernel.cpp:158) on array 'din_', ../hls_src/KF_kernel.cpp:15 [527]  (0.79 ns)
	'store' operation ('store_ln158', ../hls_src/KF_kernel.cpp:158) of variable 'din_load_4', ../hls_src/KF_kernel.cpp:158 on static variable 'u_1' [530]  (0 ns)

 <State 75>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../hls_src/matrix_ops.h:61) [547]  (0.489 ns)

 <State 76>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../hls_src/matrix_ops.h:61) [547]  (0 ns)
	'getelementptr' operation ('tmp_mat_3_addr_1', ../hls_src/matrix_ops.h:68) [559]  (0 ns)
	'load' operation ('tmp_mat_3_load_1', ../hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [560]  (1.35 ns)

 <State 77>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_1', ../hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [560]  (1.35 ns)

 <State 78>: 6.56ns
The critical path consists of the following:
	'load' operation ('z_2_load', ../hls_src/matrix_ops.h:68) on local variable 'z[2]' [554]  (0 ns)
	'mux' operation ('tmp', ../hls_src/matrix_ops.h:68) [558]  (0.547 ns)
	'fsub' operation ('y_bar[0]', ../hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../hls_src/matrix_ops.h:68) [561]  (6.02 ns)
	'store' operation ('store_ln68', ../hls_src/matrix_ops.h:68) of variable 'y_bar[0]', ../hls_src/matrix_ops.h:68 on local variable 'y_bar[2]' [564]  (0 ns)

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln184', ../hls_src/KF_kernel.cpp:184) to 'matMultiply<float, 6, 6, 6>.4' [576]  (0.489 ns)

 <State 85>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185) with incoming values : ('add_ln41_2', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185) [579]  (0.489 ns)

 <State 86>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185) with incoming values : ('add_ln41_2', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185) [579]  (0 ns)
	'sub' operation ('empty_56', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:185) [589]  (0.868 ns)

 <State 87>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185) with incoming values : ('add_ln44_1', ../hls_src/matrix_ops.h:44->../hls_src/KF_kernel.cpp:185) [592]  (0 ns)
	'add' operation ('add_ln48_2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [600]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [602]  (0 ns)
	'load' operation ('tmp_mat_2_load_1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) on array 'tmp_mat_2', ../hls_src/KF_kernel.cpp:114 [603]  (1.35 ns)

 <State 88>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) on array 'tmp_mat_2', ../hls_src/KF_kernel.cpp:114 [603]  (1.35 ns)

 <State 89>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) on array 'R', ../hls_src/KF_kernel.cpp:71 [605]  (0.79 ns)
	'fadd' operation ('add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [606]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [606]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [606]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [606]  (6.02 ns)

 <State 93>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) [606]  (6.02 ns)
	'store' operation ('store_ln48', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185) of variable 'add8_i2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:185 on array 'mat_out' [608]  (0.79 ns)

 <State 94>: 1ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:100) with incoming values : ('add_ln100', ../hls_src/matrix_ops.h:100) [615]  (0 ns)
	'sub' operation ('empty_57', ../hls_src/matrix_ops.h:100) [625]  (0.868 ns)
	blocking operation 0.133 ns on control path)

 <State 95>: 0.79ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_2_load', ../hls_src/matrix_ops.h:108) on array 'mat_out' [628]  (0.79 ns)

 <State 96>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 97>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 98>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 99>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 100>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 101>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 102>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 103>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 104>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 105>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 106>: 1.66ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/matrix_ops.h:103) with incoming values : ('add_ln103', ../hls_src/matrix_ops.h:103) [632]  (0 ns)
	'add' operation ('add_ln110', ../hls_src/matrix_ops.h:110) [643]  (0.868 ns)
	'getelementptr' operation ('S_inv_addr_1', ../hls_src/matrix_ops.h:110) [645]  (0 ns)
	'store' operation ('store_ln110', ../hls_src/matrix_ops.h:110) of constant 0 on array 'S_inv', ../hls_src/KF_kernel.cpp:172 [646]  (0.79 ns)

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0.489ns
The critical path consists of the following:
	'load' operation ('y_bar_2_load', ../hls_src/KF_kernel.cpp:191) on local variable 'y_bar[2]' [656]  (0 ns)
	'call' operation ('call_ln191', ../hls_src/KF_kernel.cpp:191) to 'matMultiply<float, 6, 6, 6>.2' [661]  (0.489 ns)

 <State 111>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192) with incoming values : ('add_ln41_3', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192) [664]  (0.489 ns)

 <State 112>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192) with incoming values : ('add_ln41_3', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192) [664]  (0 ns)
	'add' operation ('add_ln41_3', ../hls_src/matrix_ops.h:41->../hls_src/KF_kernel.cpp:192) [665]  (0.746 ns)

 <State 113>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [673]  (0 ns)
	'add' operation ('add_ln48_3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [679]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [683]  (0 ns)
	'load' operation ('tmp_mat_3_load_2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [684]  (1.35 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_2', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) on array 'tmp_mat_3', ../hls_src/KF_kernel.cpp:116 [684]  (1.35 ns)

 <State 115>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) on array 'x_minus', ../hls_src/KF_kernel.cpp:107 [682]  (0.79 ns)
	'fadd' operation ('add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [685]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [685]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [685]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [685]  (6.02 ns)

 <State 119>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) [685]  (6.02 ns)
	'store' operation ('store_ln48', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192) of variable 'add8_i3', ../hls_src/matrix_ops.h:48->../hls_src/KF_kernel.cpp:192 on array 'mat_out' [687]  (0.79 ns)

 <State 120>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../hls_src/matrix_ops.h:61) [695]  (0.489 ns)

 <State 121>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../hls_src/matrix_ops.h:61) [695]  (0 ns)
	'sub' operation ('empty_58', ../hls_src/matrix_ops.h:61) [705]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 122>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/matrix_ops.h:64) with incoming values : ('add_ln64', ../hls_src/matrix_ops.h:64) [708]  (0 ns)
	'add' operation ('add_ln68', ../hls_src/matrix_ops.h:68) [716]  (0.887 ns)
	'getelementptr' operation ('I_addr', ../hls_src/matrix_ops.h:68) [718]  (0 ns)
	'load' operation ('I_load', ../hls_src/matrix_ops.h:68) on array 'I', ../hls_src/KF_kernel.cpp:54 [719]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load', ../hls_src/matrix_ops.h:68) on array 'I', ../hls_src/KF_kernel.cpp:54 [719]  (1.35 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 129>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_mat_1_addr_1', ../hls_src/matrix_ops.h:68) [723]  (0 ns)
	'store' operation ('store_ln68', ../hls_src/matrix_ops.h:68) of variable 'sub_i1', ../hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../hls_src/KF_kernel.cpp:113 [724]  (1.35 ns)

 <State 130>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../hls_src/KF_kernel.cpp:203) with incoming values : ('add_ln203', ../hls_src/KF_kernel.cpp:203) [732]  (0.489 ns)

 <State 131>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:203) with incoming values : ('add_ln203', ../hls_src/KF_kernel.cpp:203) [732]  (0 ns)
	'getelementptr' operation ('mat_out_assign_addr_1', ../hls_src/KF_kernel.cpp:203) [740]  (0 ns)
	'load' operation ('mat_out_assign_load', ../hls_src/KF_kernel.cpp:203) on array 'mat_out' [741]  (0.79 ns)

 <State 132>: 1.58ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_load', ../hls_src/KF_kernel.cpp:203) on array 'mat_out' [741]  (0.79 ns)
	'store' operation ('store_ln203', ../hls_src/KF_kernel.cpp:203) of variable 'mat_out_assign_load', ../hls_src/KF_kernel.cpp:203 on array 'x_hat' [743]  (0.79 ns)

 <State 133>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:204) with incoming values : ('add_ln204', ../hls_src/KF_kernel.cpp:204) [748]  (0 ns)
	'getelementptr' operation ('P_plus_addr', ../hls_src/KF_kernel.cpp:204) [756]  (0 ns)
	'load' operation ('P_plus_load', ../hls_src/KF_kernel.cpp:204) on array 'P_plus' [757]  (1.35 ns)

 <State 134>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../hls_src/KF_kernel.cpp:204) on array 'P_plus' [757]  (1.35 ns)
	'store' operation ('store_ln204', ../hls_src/KF_kernel.cpp:204) of variable 'P_plus_load', ../hls_src/KF_kernel.cpp:204 on array 'P_hat' [759]  (1.35 ns)

 <State 135>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../hls_src/KF_kernel.cpp:205) with incoming values : ('add_ln205', ../hls_src/KF_kernel.cpp:205) [764]  (0 ns)
	'getelementptr' operation ('mat_out_assign_addr_2', ../hls_src/KF_kernel.cpp:205) [772]  (0 ns)
	'load' operation ('mat_out_assign_load_1', ../hls_src/KF_kernel.cpp:205) on array 'mat_out' [773]  (0.79 ns)

 <State 136>: 1.58ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_load_1', ../hls_src/KF_kernel.cpp:205) on array 'mat_out' [773]  (0.79 ns)
	'store' operation ('store_ln205', ../hls_src/KF_kernel.cpp:205) of variable 'mat_out_assign_load_1', ../hls_src/KF_kernel.cpp:205 on array 'dout_', ../hls_src/KF_kernel.cpp:16 [775]  (0.79 ns)

 <State 137>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../hls_src/KF_kernel.cpp:211) with incoming values : ('add_ln211', ../hls_src/KF_kernel.cpp:211) [780]  (0 ns)
	'getelementptr' operation ('dout_addr_1', ../hls_src/KF_kernel.cpp:212) [788]  (0 ns)
	'load' operation ('dout_load', ../hls_src/KF_kernel.cpp:212) on array 'dout_', ../hls_src/KF_kernel.cpp:16 [789]  (0.79 ns)

 <State 138>: 1.58ns
The critical path consists of the following:
	'load' operation ('dout_load', ../hls_src/KF_kernel.cpp:212) on array 'dout_', ../hls_src/KF_kernel.cpp:16 [789]  (0.79 ns)
	'store' operation ('store_ln212', ../hls_src/KF_kernel.cpp:212) of variable 'bitcast_ln212', ../hls_src/KF_kernel.cpp:212 on array 'dout' [792]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
