
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 14.2.0-19ubuntu2 -fPIC -O3)

-- Executing script file `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/outdir_openMSP430/openMSP430.ys' --

1. Executing Liberty frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v' to AST representation.
Generating RTLIL representation for module `\omsp_register_file'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240.1-278.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746.1-756.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_cell'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_reset'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_and_gate.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_and_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_and_gate'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v' to AST representation.
Generating RTLIL representation for module `\omsp_frontend'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254.1-273.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691.1-723.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742.1-751.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768.1-787.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879.1-910.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_module'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430_defines.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430_defines.v' to AST representation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_i2c'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239.1-270.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357.1-391.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430_undefines.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430_undefines.v' to AST representation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v' to AST representation.
Generating RTLIL representation for module `\omsp_alu'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v' to AST representation.
Generating RTLIL representation for module `\omsp_execution_unit'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_uart.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_uart.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_uart'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_uart.v:160.1-181.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_hwbrk.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_hwbrk.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_hwbrk'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/openMSP430.v' to AST representation.
Generating RTLIL representation for module `\openMSP430'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v' to AST representation.
Generating RTLIL representation for module `\omsp_multiplier'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_gate.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_gate'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_gate.v:76.1-78.31 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_scan_mux.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_scan_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_scan_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_wakeup_cell.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_wakeup_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_wakeup_cell'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v' to AST representation.
Generating RTLIL representation for module `\omsp_mem_backbone'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v' to AST representation.
Generating RTLIL representation for module `\omsp_watchdog'.
Note: Assuming pure combinatorial block at /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512.1-518.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_mux.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_mux'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v
Parsing Verilog input from `/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v' to AST representation.
Generating RTLIL representation for module `\omsp_sfr'.
Successfully finished Verilog frontend.

25. Executing HIERARCHY pass (managing design hierarchy).

25.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

25.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removing unused module `\omsp_clock_mux'.
Removing unused module `\omsp_wakeup_cell'.
Removing unused module `\omsp_scan_mux'.
Removing unused module `\omsp_clock_gate'.
Removing unused module `\omsp_dbg_hwbrk'.
Removing unused module `\omsp_dbg_uart'.
Removing unused module `\omsp_and_gate'.
Removed 7 unused modules.

26. Executing SYNTH pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

26.1.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removed 0 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:381$1747 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741 in module omsp_multiplier.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919 in module omsp_sfr.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:550$1870 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512$1861 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:387$1494 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:456$1106 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:447$1099 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:394$1089 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357$1057 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:305$1042 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:273$1003 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239$980 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:174$971 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:163$965 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:153$959 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:131$948 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:126$947 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1243$934 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1138$926 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:954$910 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:632$890 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:913$725 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879$715 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768$650 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742$649 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648 in module omsp_frontend.
Marked 8 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691$643 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608 in module omsp_frontend.
Marked 3 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:432$575 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:426$574 in module omsp_frontend.
Marked 65 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:287$351 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:276$336 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254$310 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:375$1832 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:360$1829 in module omsp_mem_backbone.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:318$1818 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:306$1817 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v:70$280 in module omsp_sync_reset.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v:72$279 in module omsp_sync_cell.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:788$278 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:759$251 in module omsp_dbg.
Removed 1 dead cases from process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:726$238 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174 in module omsp_dbg.
Marked 3 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:396$153 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240$136 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30 in module omsp_register_file.
Marked 3 switch rules as full_case in process $proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11 in module omsp_register_file.
Removed a total of 1 dead cases.

26.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 69 assignments to connections.

26.2.4. Executing PROC_INIT pass (extract init attributes).

26.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:381$1747'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721'.
Found async reset \puc_rst in `\omsp_sfr.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919'.
Found async reset \por in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:550$1870'.
Found async reset \por in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:387$1494'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:456$1106'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:447$1099'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:394$1089'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:305$1042'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:273$1003'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:174$971'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:163$965'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:153$959'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:131$948'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:126$947'.
Found async reset \por in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1243$934'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1138$926'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:954$910'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906'.
Found async reset \por in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:632$890'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:913$725'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:432$575'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:426$574'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:287$351'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:276$336'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:375$1832'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:360$1829'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:318$1818'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:306$1817'.
Found async reset \rst_a in `\omsp_sync_reset.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v:70$280'.
Found async reset \rst in `\omsp_sync_cell.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v:72$279'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:788$278'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:759$251'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:726$238'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:396$153'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11'.

26.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~201 debug messages>

26.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:381$1747'.
     1/1: $0\cycle[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743'.
     1/1: $0\acc_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741'.
     1/1: $0\sign_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727'.
     1/1: $0\sumext_s[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725'.
     1/1: $0\reshi[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723'.
     1/1: $0\reslo[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722'.
     1/1: $0\op2[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721'.
     1/1: $0\op1[15:0]
Creating decoders for process `\omsp_sfr.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919'.
     1/1: $0\wdtie[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:550$1870'.
     1/1: $0\wdt_reset[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867'.
     1/1: $0\wdtifg[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512$1861'.
     1/1: $1\wdtqn[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860'.
     1/1: $0\wdtcnt[15:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846'.
     1/1: $0\wdtctl[7:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498'.
     1/1: $0\mdb_in_buf[15:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496'.
     1/1: $0\mdb_in_buf_valid[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:387$1494'.
     1/1: $0\mdb_in_buf_en[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490'.
     1/1: $0\mab_lsb[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480'.
     1/1: $0\mdb_out_nxt[15:0]
Creating decoders for process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
     1/1: $1\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.$result[4:0]$1268
Creating decoders for process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
     1/1: $1\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.$result[4:0]$1256
Creating decoders for process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
     1/1: $1\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.$result[4:0]$1244
Creating decoders for process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
     1/1: $1\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.$result[4:0]$1232
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:456$1106'.
     1/1: $0\dbg_rd[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:447$1099'.
     1/1: $0\dbg_wr[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098'.
     1/1: $0\dbg_din_hi[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097'.
     1/1: $0\dbg_din_lo[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
     1/2: $0\dbg_bw[0:0]
     2/2: $0\dbg_addr[5:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:394$1089'.
     1/1: $0\dbg_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357$1057'.
     1/1: $1\dbg_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049'.
     1/1: $0\dbg_i2c_sda_out[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:305$1042'.
     1/1: $0\shift_buf[8:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:273$1003'.
     1/1: $0\i2c_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239$980'.
     1/1: $1\i2c_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974'.
     1/1: $0\i2c_active_seq[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:174$971'.
     1/1: $0\scl_re_dly[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:163$965'.
     1/1: $0\scl_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:153$959'.
     1/1: $0\sda_in_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:131$948'.
     1/1: $0\sda_in_buf[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:126$947'.
     1/1: $0\scl_buf[1:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1243$934'.
     1/1: $0\dbg_rst_noscan[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928'.
     1/1: $0\smclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1138$926'.
     1/1: $0\smclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:954$910'.
     1/1: $0\aclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906'.
     1/1: $0\aclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:632$890'.
     1/1: $0\lfxt_clk_dly[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880'.
     1/1: $0\bcsctl2[7:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874'.
     1/1: $0\bcsctl1[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762'.
     1/1: $0\inst_alu[11:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:913$725'.
     1/1: $0\e_state[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879$715'.
     1/1: $1\e_state_nxt[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702'.
     1/1: $0\exec_dext_rdy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696'.
     1/1: $0\exec_src_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693'.
     1/1: $0\exec_dst_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690'.
     1/1: $0\exec_jmp[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670'.
     1/1: $0\inst_sz[1:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655'.
     1/1: $0\inst_bw[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654'.
     1/1: $0\inst_ad[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768$650'.
     1/6: $6\inst_ad_nxt[7:0]
     2/6: $5\inst_ad_nxt[7:0]
     3/6: $4\inst_ad_nxt[7:0]
     4/6: $3\inst_ad_nxt[7:0]
     5/6: $2\inst_ad_nxt[7:0]
     6/6: $1\inst_ad_nxt[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742$649'.
     1/6: $6\sconst_nxt[15:0]
     2/6: $5\sconst_nxt[15:0]
     3/6: $4\sconst_nxt[15:0]
     4/6: $3\sconst_nxt[15:0]
     5/6: $2\sconst_nxt[15:0]
     6/6: $1\sconst_nxt[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648'.
     1/1: $0\inst_as[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691$643'.
     1/8: $8\inst_as_nxt[12:0]
     2/8: $7\inst_as_nxt[12:0]
     3/8: $6\inst_as_nxt[12:0]
     4/8: $5\inst_as_nxt[12:0]
     5/8: $4\inst_as_nxt[12:0]
     6/8: $3\inst_as_nxt[12:0]
     7/8: $2\inst_as_nxt[12:0]
     8/8: $1\inst_as_nxt[12:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637'.
     1/1: $0\inst_src_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631'.
     1/1: $0\inst_dest_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630'.
     1/1: $0\inst_mov[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627'.
     1/1: $0\inst_jmp_bin[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626'.
     1/1: $0\inst_so[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623'.
     1/1: $0\inst_type[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608'.
     1/1: $0\inst_dext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601'.
     1/1: $0\inst_sext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:432$575'.
     1/1: $0\pmem_busy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:426$574'.
     1/1: $0\pc[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
     1/70: $65\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$565
     2/70: $64\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$562
     3/70: $63\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$559
     4/70: $62\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$556
     5/70: $61\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$553
     6/70: $60\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$550
     7/70: $59\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$547
     8/70: $58\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$544
     9/70: $57\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$541
    10/70: $56\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$538
    11/70: $55\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$535
    12/70: $54\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$532
    13/70: $53\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$529
    14/70: $52\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$526
    15/70: $51\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$523
    16/70: $50\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$520
    17/70: $49\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$517
    18/70: $48\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$514
    19/70: $47\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$511
    20/70: $46\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$508
    21/70: $45\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$505
    22/70: $44\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$502
    23/70: $43\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$499
    24/70: $42\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$496
    25/70: $41\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$493
    26/70: $40\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$490
    27/70: $39\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$487
    28/70: $38\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$484
    29/70: $37\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$481
    30/70: $36\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$478
    31/70: $35\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$475
    32/70: $34\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$472
    33/70: $33\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$469
    34/70: $32\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$466
    35/70: $31\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$463
    36/70: $30\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$460
    37/70: $29\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$457
    38/70: $28\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$454
    39/70: $27\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$451
    40/70: $26\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$448
    41/70: $25\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$445
    42/70: $24\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$442
    43/70: $23\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$439
    44/70: $22\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$436
    45/70: $21\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$433
    46/70: $20\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$430
    47/70: $19\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$427
    48/70: $18\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$424
    49/70: $17\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$421
    50/70: $16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418
    51/70: $15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415
    52/70: $14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412
    53/70: $13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409
    54/70: $12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406
    55/70: $11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403
    56/70: $10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400
    57/70: $9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397
    58/70: $8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394
    59/70: $7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391
    60/70: $6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388
    61/70: $5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385
    62/70: $4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382
    63/70: $3\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$379
    64/70: $2\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.ii[31:0]$376
    65/70: $2\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$374
    66/70: $2\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.irq_all[62:0]$375
    67/70: $1\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.ii[31:0]$373
    68/70: $1\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.irq_all[62:0]$372
    69/70: $1\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$371
    70/70: $0\irq_num[5:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354'.
     1/1: $0\inst_irq_rst[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:287$351'.
     1/1: $0\cpu_halt_st[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:276$336'.
     1/1: $0\i_state[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254$310'.
     1/1: $1\i_state_nxt[2:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:375$1832'.
     1/1: $0\ext_mem_din_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:360$1829'.
     1/1: $0\eu_mdb_in_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827'.
     1/1: $0\pmem_dout_bckup_sel[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826'.
     1/1: $0\pmem_dout_bckup[15:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:318$1818'.
     1/1: $0\fe_pmem_en_dly[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:306$1817'.
     1/1: $0\per_dout_val[15:0]
Creating decoders for process `\omsp_sync_reset.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v:70$280'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_sync_cell.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v:72$279'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:788$278'.
     1/1: $0\dbg_mem_rd_dly[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:759$251'.
     1/1: $0\mem_state[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246'.
     1/1: $1\mem_state_nxt[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:726$238'.
     1/1: $0\mem_startb[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234'.
     1/1: $0\mem_burst[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224'.
     1/1: $0\halt_flag[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215'.
     1/1: $0\inc_step[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204'.
     1/1: $0\dbg_rd_rdy[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181'.
     1/1: $0\mem_cnt[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174'.
     1/1: $0\mem_addr[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158'.
     1/1: $0\mem_data[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:396$153'.
     1/1: $0\mem_start[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152'.
     1/1: $0\mem_ctl[2:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148'.
     1/1: $0\cpu_stat[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139'.
     1/1: $0\cpu_ctl[3:0]
Creating decoders for process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240$136'.
     1/1: $1\reg_dec[24:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72'.
     1/1: $0\r15[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69'.
     1/1: $0\r14[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66'.
     1/1: $0\r13[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63'.
     1/1: $0\r12[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60'.
     1/1: $0\r11[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57'.
     1/1: $0\r10[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54'.
     1/1: $0\r9[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51'.
     1/1: $0\r8[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48'.
     1/1: $0\r7[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45'.
     1/1: $0\r6[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42'.
     1/1: $0\r5[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39'.
     1/1: $0\r4[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36'.
     1/1: $0\r3[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30'.
     1/1: $0\r2[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11'.
     1/1: $0\r1[15:0]

26.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\omsp_watchdog.\wdtqn' from process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512$1861'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1123.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.X' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Y' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.C_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Z_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1122.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.X' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Y' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.C_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Z_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1121.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.X' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Y' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.C_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Z_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1120.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.$result' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.X' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Y' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.C_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Z_' from process `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
No latch inferred for signal `\omsp_dbg_i2c.\dbg_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357$1057'.
No latch inferred for signal `\omsp_dbg_i2c.\i2c_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239$980'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:665$291.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:665$306.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:665$306.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:174$307' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:662$290.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:662$304.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:662$304.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:174$305' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:649$289.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:649$302.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:649$302.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:174$303' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:644$288.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:644$300.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:644$300.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:174$301' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:617$287.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:617$298.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:617$298.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:174$299' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:596$286.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:596$296.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:596$296.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:183$297' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:563$285.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:563$294.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:563$294.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:183$295' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$284.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$292.$result' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$292.binary' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:165$293' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
No latch inferred for signal `\omsp_frontend.\e_state_nxt' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879$715'.
No latch inferred for signal `\omsp_frontend.\inst_ad_nxt' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768$650'.
No latch inferred for signal `\omsp_frontend.\sconst_nxt' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742$649'.
No latch inferred for signal `\omsp_frontend.\inst_as_nxt' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691$643'.
No latch inferred for signal `\omsp_frontend.\i_state_nxt' from process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254$310'.
No latch inferred for signal `\omsp_dbg.\mem_state_nxt' from process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246'.
No latch inferred for signal `\omsp_dbg.\reg_dec' from process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240$136'.

26.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\omsp_multiplier.\cycle' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:381$1747'.
  created $adff cell `$procdff$2860' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\acc_sel' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743'.
  created $adff cell `$procdff$2863' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sign_sel' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741'.
  created $adff cell `$procdff$2866' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sumext_s' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727'.
  created $adff cell `$procdff$2869' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reshi' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725'.
  created $adff cell `$procdff$2872' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reslo' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723'.
  created $adff cell `$procdff$2875' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op2' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722'.
  created $adff cell `$procdff$2878' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op1' using process `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721'.
  created $adff cell `$procdff$2881' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sfr.\wdtie' using process `\omsp_sfr.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919'.
  created $adff cell `$procdff$2884' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdt_reset' using process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:550$1870'.
  created $adff cell `$procdff$2887' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtifg' using process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867'.
  created $adff cell `$procdff$2890' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtcnt' using process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860'.
  created $adff cell `$procdff$2893' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtctl' using process `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846'.
  created $adff cell `$procdff$2896' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf' using process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498'.
  created $adff cell `$procdff$2899' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_valid' using process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496'.
  created $adff cell `$procdff$2902' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_en' using process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:387$1494'.
  created $adff cell `$procdff$2905' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mab_lsb' using process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490'.
  created $adff cell `$procdff$2908' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_out_nxt' using process `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480'.
  created $adff cell `$procdff$2911' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_rd' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:456$1106'.
  created $adff cell `$procdff$2914' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_wr' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:447$1099'.
  created $adff cell `$procdff$2917' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_hi' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098'.
  created $adff cell `$procdff$2920' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_lo' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097'.
  created $adff cell `$procdff$2923' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_addr' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
  created $adff cell `$procdff$2926' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_bw' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
  created $adff cell `$procdff$2929' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_state' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:394$1089'.
  created $adff cell `$procdff$2932' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_i2c_sda_out' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049'.
  created $adff cell `$procdff$2935' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\shift_buf' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:305$1042'.
  created $adff cell `$procdff$2938' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_state' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:273$1003'.
  created $adff cell `$procdff$2941' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_active_seq' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974'.
  created $adff cell `$procdff$2944' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_re_dly' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:174$971'.
  created $adff cell `$procdff$2947' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_dly' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:163$965'.
  created $adff cell `$procdff$2950' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_dly' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:153$959'.
  created $adff cell `$procdff$2953' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_buf' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:131$948'.
  created $adff cell `$procdff$2956' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_buf' using process `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:126$947'.
  created $adff cell `$procdff$2959' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\dbg_rst_noscan' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1243$934'.
  created $adff cell `$procdff$2962' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_div' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928'.
  created $adff cell `$procdff$2965' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_en' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1138$926'.
  created $adff cell `$procdff$2968' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_en' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:954$910'.
  created $adff cell `$procdff$2971' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_div' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906'.
  created $adff cell `$procdff$2974' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\lfxt_clk_dly' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:632$890'.
  created $adff cell `$procdff$2977' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl2' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880'.
  created $adff cell `$procdff$2980' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl1' using process `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874'.
  created $adff cell `$procdff$2983' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_alu' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762'.
  created $adff cell `$procdff$2986' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\e_state' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:913$725'.
  created $adff cell `$procdff$2989' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dext_rdy' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702'.
  created $adff cell `$procdff$2992' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_src_wr' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696'.
  created $adff cell `$procdff$2995' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dst_wr' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693'.
  created $adff cell `$procdff$2998' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_jmp' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690'.
  created $adff cell `$procdff$3001' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sz' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670'.
  created $adff cell `$procdff$3004' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_bw' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655'.
  created $adff cell `$procdff$3007' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_ad' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654'.
  created $adff cell `$procdff$3010' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_as' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648'.
  created $adff cell `$procdff$3013' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_src_bin' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637'.
  created $adff cell `$procdff$3016' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dest_bin' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631'.
  created $adff cell `$procdff$3019' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_mov' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630'.
  created $adff cell `$procdff$3022' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_jmp_bin' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627'.
  created $adff cell `$procdff$3025' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_so' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626'.
  created $adff cell `$procdff$3028' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_type' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623'.
  created $adff cell `$procdff$3031' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dext' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608'.
  created $adff cell `$procdff$3034' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sext' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601'.
  created $adff cell `$procdff$3037' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pmem_busy' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:432$575'.
  created $adff cell `$procdff$3040' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pc' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:426$574'.
  created $adff cell `$procdff$3043' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\irq_num' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
  created $adff cell `$procdff$3046' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
  created $adff cell `$procdff$3049' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.irq_all' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
  created $adff cell `$procdff$3052' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.ii' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
  created $adff cell `$procdff$3055' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_irq_rst' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354'.
  created $adff cell `$procdff$3058' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\cpu_halt_st' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:287$351'.
  created $adff cell `$procdff$3061' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\i_state' using process `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:276$336'.
  created $adff cell `$procdff$3064' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\ext_mem_din_sel' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:375$1832'.
  created $adff cell `$procdff$3067' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\eu_mdb_in_sel' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:360$1829'.
  created $adff cell `$procdff$3070' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup_sel' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827'.
  created $adff cell `$procdff$3073' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826'.
  created $adff cell `$procdff$3076' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\fe_pmem_en_dly' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:318$1818'.
  created $adff cell `$procdff$3079' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\per_dout_val' using process `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:306$1817'.
  created $adff cell `$procdff$3082' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_reset.\data_sync' using process `\omsp_sync_reset.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v:70$280'.
  created $adff cell `$procdff$3085' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_cell.\data_sync' using process `\omsp_sync_cell.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v:72$279'.
  created $adff cell `$procdff$3088' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_mem_rd_dly' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:788$278'.
  created $adff cell `$procdff$3091' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_state' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:759$251'.
  created $adff cell `$procdff$3094' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_startb' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:726$238'.
  created $adff cell `$procdff$3097' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_burst' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234'.
  created $adff cell `$procdff$3100' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\halt_flag' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224'.
  created $adff cell `$procdff$3103' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\inc_step' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215'.
  created $adff cell `$procdff$3106' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_rd_rdy' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204'.
  created $adff cell `$procdff$3109' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_cnt' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181'.
  created $adff cell `$procdff$3112' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_addr' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174'.
  created $adff cell `$procdff$3115' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_data' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158'.
  created $adff cell `$procdff$3118' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_start' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:396$153'.
  created $adff cell `$procdff$3121' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_ctl' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152'.
  created $adff cell `$procdff$3124' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_stat' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148'.
  created $adff cell `$procdff$3127' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_ctl' using process `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139'.
  created $adff cell `$procdff$3130' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r15' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72'.
  created $adff cell `$procdff$3133' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r14' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69'.
  created $adff cell `$procdff$3136' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r13' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66'.
  created $adff cell `$procdff$3139' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r12' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63'.
  created $adff cell `$procdff$3142' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r11' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60'.
  created $adff cell `$procdff$3145' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r10' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57'.
  created $adff cell `$procdff$3148' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r9' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54'.
  created $adff cell `$procdff$3151' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r8' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51'.
  created $adff cell `$procdff$3154' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r7' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48'.
  created $adff cell `$procdff$3157' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r6' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45'.
  created $adff cell `$procdff$3160' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r5' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42'.
  created $adff cell `$procdff$3163' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r4' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39'.
  created $adff cell `$procdff$3166' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r3' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36'.
  created $adff cell `$procdff$3169' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r2' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30'.
  created $adff cell `$procdff$3172' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r1' using process `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11'.
  created $adff cell `$procdff$3175' with positive edge clock and positive level reset.

26.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

26.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:381$1747'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:323$1743'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:312$1741'.
Found and cleaned up 2 empty switches in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:272$1727'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:253$1725'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:224$1723'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:197$1722'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721'.
Removing empty process `omsp_multiplier.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:172$1721'.
Found and cleaned up 1 empty switch in `\omsp_sfr.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919'.
Removing empty process `omsp_sfr.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:182$1919'.
Removing empty process `omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:550$1870'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867'.
Removing empty process `omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:534$1867'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512$1861'.
Removing empty process `omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:512$1861'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860'.
Removing empty process `omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:502$1860'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846'.
Removing empty process `omsp_watchdog.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:192$1846'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498'.
Removing empty process `omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:407$1498'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496'.
Removing empty process `omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:392$1496'.
Removing empty process `omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:387$1494'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490'.
Removing empty process `omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:378$1490'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480'.
Removing empty process `omsp_execution_unit.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:364$1480'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
Removing empty process `omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1258'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
Removing empty process `omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1246'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
Removing empty process `omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1234'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
Removing empty process `omsp_alu.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:0$1222'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:456$1106'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:447$1099'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:437$1098'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:432$1097'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:412$1096'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:394$1089'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357$1057'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:357$1057'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:331$1049'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:305$1042'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:273$1003'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239$980'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:239$980'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:207$974'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:174$971'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:163$965'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:153$959'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:131$948'.
Removing empty process `omsp_dbg_i2c.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:126$947'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1243$934'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1142$928'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1138$926'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:954$910'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:950$906'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:632$890'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:287$880'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874'.
Removing empty process `omsp_clock_module.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:248$874'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$847'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$835'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$823'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$811'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$799'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$787'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$775'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$763'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:1000$762'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:913$725'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879$715'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:879$715'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:860$702'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:854$696'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:848$693'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:842$690'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:812$670'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:805$655'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:790$654'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768$650'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:768$650'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742$649'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:742$649'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:727$648'.
Found and cleaned up 8 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691$643'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:691$643'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:654$637'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:636$631'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:621$630'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:588$627'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:565$626'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:540$623'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:501$608'.
Found and cleaned up 3 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:474$601'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:432$575'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:426$574'.
Found and cleaned up 64 empty switches in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:334$367'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:302$354'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:287$351'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:276$336'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254$310'.
Removing empty process `omsp_frontend.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:254$310'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:375$1832'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:360$1829'.
Found and cleaned up 2 empty switches in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:346$1827'.
Found and cleaned up 1 empty switch in `\omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:336$1826'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:318$1818'.
Removing empty process `omsp_mem_backbone.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:306$1817'.
Removing empty process `omsp_sync_reset.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_reset.v:70$280'.
Removing empty process `omsp_sync_cell.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sync_cell.v:72$279'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:788$278'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:759$251'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:746$246'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:726$238'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:715$234'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:696$224'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:679$215'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:646$204'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:446$181'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:433$174'.
Found and cleaned up 3 empty switches in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:414$158'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:396$153'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:389$152'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:354$148'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:328$139'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240$136'.
Removing empty process `omsp_dbg.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:240$136'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:567$72'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:543$69'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:519$66'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:495$63'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:471$60'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:447$57'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:423$54'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:399$51'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:375$48'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:351$45'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:327$42'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:303$39'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:275$36'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:245$30'.
Found and cleaned up 3 empty switches in `\omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11'.
Removing empty process `omsp_register_file.$proc$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:162$11'.
Cleaned up 202 empty switches.

26.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_multiplier.
<suppressed ~17 debug messages>
Optimizing module openMSP430.
Optimizing module omsp_sfr.
<suppressed ~12 debug messages>
Optimizing module omsp_watchdog.
<suppressed ~9 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~10 debug messages>
Optimizing module omsp_alu.
<suppressed ~2 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~34 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~31 debug messages>
Optimizing module omsp_frontend.
<suppressed ~62 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~6 debug messages>
Optimizing module omsp_sync_reset.
<suppressed ~1 debug messages>
Optimizing module omsp_sync_cell.
<suppressed ~1 debug messages>
Optimizing module omsp_dbg.
<suppressed ~34 debug messages>
Optimizing module omsp_register_file.
<suppressed ~24 debug messages>

26.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_multiplier.
Optimizing module openMSP430.
Optimizing module omsp_sfr.
Optimizing module omsp_watchdog.
Optimizing module omsp_execution_unit.
Optimizing module omsp_alu.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_clock_module.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_sync_reset.
Optimizing module omsp_sync_cell.
Optimizing module omsp_dbg.
Optimizing module omsp_register_file.

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \openMSP430..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_register_file..
Removed 55 unused cells and 1167 unused wires.
<suppressed ~75 debug messages>

26.5. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

26.6. Executing OPT pass (performing simple optimizations).

26.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~39 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~75 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~234 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~186 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 188 cells.

26.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2107.
    dead port 1/2 on $mux $procmux$2110.
    dead port 2/2 on $mux $procmux$2113.
    dead port 2/2 on $mux $procmux$2119.
    dead port 1/2 on $mux $procmux$2122.
    dead port 2/2 on $mux $procmux$2125.
    dead port 1/2 on $mux $procmux$2131.
    dead port 2/2 on $mux $procmux$2134.
    dead port 2/2 on $mux $procmux$2140.
    dead port 2/2 on $mux $procmux$2143.
    dead port 2/2 on $mux $procmux$2149.
    dead port 1/2 on $mux $procmux$2158.
    dead port 1/2 on $mux $procmux$2161.
    dead port 1/2 on $mux $procmux$2164.
    dead port 1/2 on $mux $procmux$2167.
    dead port 1/2 on $mux $procmux$2170.
    dead port 1/2 on $mux $procmux$2176.
    dead port 1/2 on $mux $procmux$2179.
    dead port 1/2 on $mux $procmux$2182.
    dead port 1/2 on $mux $procmux$2185.
    dead port 1/2 on $mux $procmux$2191.
    dead port 1/2 on $mux $procmux$2194.
    dead port 1/2 on $mux $procmux$2197.
    dead port 1/2 on $mux $procmux$2203.
    dead port 1/2 on $mux $procmux$2206.
    dead port 1/2 on $mux $procmux$2212.
    dead port 1/2 on $mux $procmux$2225.
    dead port 1/2 on $mux $procmux$2228.
    dead port 1/2 on $mux $procmux$2231.
    dead port 1/2 on $mux $procmux$2234.
    dead port 2/2 on $mux $procmux$2242.
    dead port 1/2 on $mux $procmux$2245.
    dead port 1/2 on $mux $procmux$2248.
    dead port 1/2 on $mux $procmux$2251.
    dead port 1/2 on $mux $procmux$2257.
    dead port 1/2 on $mux $procmux$2260.
    dead port 1/2 on $mux $procmux$2263.
    dead port 2/2 on $mux $procmux$2271.
    dead port 1/2 on $mux $procmux$2274.
    dead port 1/2 on $mux $procmux$2277.
    dead port 1/2 on $mux $procmux$2283.
    dead port 1/2 on $mux $procmux$2286.
    dead port 2/2 on $mux $procmux$2294.
    dead port 1/2 on $mux $procmux$2297.
    dead port 1/2 on $mux $procmux$2303.
    dead port 2/2 on $mux $procmux$2337.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 46 multiplexer ports.
<suppressed ~198 debug messages>

26.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    New ctrl vector for $pmux cell $procmux$2740: { $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:764$252_Y $procmux$2743_CMP $auto$opt_reduce.cc:137:opt_pmux$3177 }
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    New ctrl vector for $pmux cell $procmux$2062: { $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2070_CMP $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:856$697_Y $procmux$2068_CMP $auto$opt_reduce.cc:137:opt_pmux$3181 $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:923$729_Y $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:851$695_Y $auto$opt_reduce.cc:137:opt_pmux$3179 }
    New ctrl vector for $pmux cell $procmux$2726: { $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:307$363_Y $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$566_Y $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:281$337_Y $eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:453$586_Y $auto$opt_reduce.cc:137:opt_pmux$3183 }
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 3 changes.

26.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.6. Executing OPT_DFF pass (perform DFF optimizations).

26.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 233 unused wires.
<suppressed ~9 debug messages>

26.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.9. Rerunning OPT passes. (Maybe there is more to do..)

26.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

26.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.13. Executing OPT_DFF pass (perform DFF optimizations).

26.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.16. Finished OPT passes. (There is nothing left to do.)

26.7. Executing FSM pass (extract and optimize FSM).

26.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking omsp_dbg.mem_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.dbg_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.i2c_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.e_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking omsp_frontend.i_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.inst_ad as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking omsp_frontend.irq_num as FSM state register:
    Users of register don't seem to benefit from recoding.

26.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26.8. Executing OPT pass (performing simple optimizations).

26.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

26.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2983 ($adff) from module omsp_clock_module (D = { 2'00 \per_din [13:12] 4'0000 }, Q = \bcsctl1).
Adding EN signal on $procdff$2980 ($adff) from module omsp_clock_module (D = { 4'0000 \per_din [3:1] 1'0 }, Q = \bcsctl2).
Adding EN signal on $procdff$2974 ($adff) from module omsp_clock_module (D = $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:952$909_Y, Q = \aclk_div).
Adding EN signal on $procdff$2965 ($adff) from module omsp_clock_module (D = $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1144$931_Y, Q = \smclk_div).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Adding EN signal on $procdff$3130 ($adff) from module omsp_dbg (D = \dbg_din [6:3], Q = \cpu_ctl).
Adding EN signal on $procdff$3124 ($adff) from module omsp_dbg (D = \dbg_din [3:1], Q = \mem_ctl).
Adding EN signal on $procdff$3118 ($adff) from module omsp_dbg (D = $0\mem_data[15:0], Q = \mem_data).
Adding EN signal on $procdff$3103 ($adff) from module omsp_dbg (D = $0\halt_flag[0:0], Q = \halt_flag).
Adding EN signal on $procdff$3100 ($adff) from module omsp_dbg (D = $0\mem_burst[0:0], Q = \mem_burst).
Adding EN signal on $procdff$2944 ($adff) from module omsp_dbg_i2c (D = $0\i2c_active_seq[0:0], Q = \i2c_active_seq).
Adding EN signal on $procdff$2938 ($adff) from module omsp_dbg_i2c (D = \shift_buf_nxt, Q = \shift_buf).
Adding EN signal on $procdff$2935 ($adff) from module omsp_dbg_i2c (D = $not$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:333$1056_Y, Q = \dbg_i2c_sda_out).
Adding EN signal on $procdff$2929 ($adff) from module omsp_dbg_i2c (D = $0\dbg_bw[0:0], Q = \dbg_bw).
Adding EN signal on $procdff$2926 ($adff) from module omsp_dbg_i2c (D = $0\dbg_addr[5:0], Q = \dbg_addr).
Adding EN signal on $procdff$2923 ($adff) from module omsp_dbg_i2c (D = \shift_buf [7:0], Q = \dbg_din_lo).
Adding EN signal on $procdff$2920 ($adff) from module omsp_dbg_i2c (D = $0\dbg_din_hi[7:0], Q = \dbg_din_hi).
Adding EN signal on $procdff$2911 ($adff) from module omsp_execution_unit (D = $0\mdb_out_nxt[15:0], Q = \mdb_out_nxt).
Adding EN signal on $procdff$2908 ($adff) from module omsp_execution_unit (D = \alu_out_add [0], Q = \mab_lsb).
Adding EN signal on $procdff$2902 ($adff) from module omsp_execution_unit (D = $0\mdb_in_buf_valid[0:0], Q = \mdb_in_buf_valid).
Adding EN signal on $procdff$2899 ($adff) from module omsp_execution_unit (D = \mdb_in_bw, Q = \mdb_in_buf).
Adding EN signal on $procdff$3058 ($adff) from module omsp_frontend (D = 1'0, Q = \inst_irq_rst).
Adding EN signal on $procdff$3046 ($adff) from module omsp_frontend (D = $65\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$565, Q = \irq_num).
Adding EN signal on $procdff$3037 ($adff) from module omsp_frontend (D = $0\inst_sext[15:0], Q = \inst_sext).
Adding EN signal on $procdff$3034 ($adff) from module omsp_frontend (D = $0\inst_dext[15:0], Q = \inst_dext).
Adding EN signal on $procdff$3031 ($adff) from module omsp_frontend (D = \inst_type_nxt, Q = \inst_type).
Adding EN signal on $procdff$3028 ($adff) from module omsp_frontend (D = \inst_so_nxt, Q = \inst_so).
Adding EN signal on $procdff$3025 ($adff) from module omsp_frontend (D = \mdb_in [12:10], Q = \inst_jmp_bin).
Adding EN signal on $procdff$3022 ($adff) from module omsp_frontend (D = \inst_to_1hot [4], Q = \inst_mov).
Adding EN signal on $procdff$3019 ($adff) from module omsp_frontend (D = \mdb_in [3:0], Q = \inst_dest_bin).
Adding EN signal on $procdff$3016 ($adff) from module omsp_frontend (D = \mdb_in [11:8], Q = \inst_src_bin).
Adding EN signal on $procdff$3013 ($adff) from module omsp_frontend (D = { \is_const \inst_as_nxt [6:0] }, Q = \inst_as).
Adding EN signal on $procdff$3010 ($adff) from module omsp_frontend (D = \inst_ad_nxt, Q = \inst_ad).
Adding EN signal on $procdff$3007 ($adff) from module omsp_frontend (D = $and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:807$661_Y, Q = \inst_bw).
Adding EN signal on $procdff$3004 ($adff) from module omsp_frontend (D = \inst_sz_nxt, Q = \inst_sz).
Adding EN signal on $procdff$3001 ($adff) from module omsp_frontend (D = $0\exec_jmp[0:0], Q = \exec_jmp).
Adding EN signal on $procdff$2998 ($adff) from module omsp_frontend (D = $0\exec_dst_wr[0:0], Q = \exec_dst_wr).
Adding EN signal on $procdff$2995 ($adff) from module omsp_frontend (D = $0\exec_src_wr[0:0], Q = \exec_src_wr).
Adding EN signal on $procdff$2992 ($adff) from module omsp_frontend (D = $0\exec_dext_rdy[0:0], Q = \exec_dext_rdy).
Adding EN signal on $procdff$2986 ($adff) from module omsp_frontend (D = { \exec_no_wr \alu_shift \alu_stat_f \alu_stat_7 \inst_to_1hot [10] \inst_to_1hot [14:13] \alu_and \alu_add \alu_inc_c \alu_inc \alu_src_inv }, Q = \inst_alu).
Adding EN signal on $procdff$3076 ($adff) from module omsp_mem_backbone (D = \pmem_dout, Q = \pmem_dout_bckup).
Adding EN signal on $procdff$3073 ($adff) from module omsp_mem_backbone (D = $0\pmem_dout_bckup_sel[0:0], Q = \pmem_dout_bckup_sel).
Adding EN signal on $procdff$2881 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op1).
Adding EN signal on $procdff$2878 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op2).
Adding EN signal on $procdff$2875 ($adff) from module omsp_multiplier (D = $0\reslo[15:0], Q = \reslo).
Adding EN signal on $procdff$2872 ($adff) from module omsp_multiplier (D = $0\reshi[15:0], Q = \reshi).
Adding EN signal on $procdff$2869 ($adff) from module omsp_multiplier (D = $0\sumext_s[1:0], Q = \sumext_s).
Adding EN signal on $procdff$2866 ($adff) from module omsp_multiplier (D = $or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:317$1742_Y, Q = \sign_sel).
Adding EN signal on $procdff$2863 ($adff) from module omsp_multiplier (D = $or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:328$1744_Y, Q = \acc_sel).
Adding EN signal on $procdff$3175 ($adff) from module omsp_register_file (D = $0\r1[15:0], Q = \r1).
Adding EN signal on $procdff$3172 ($adff) from module omsp_register_file (D = $0\r2[15:0] [0], Q = \r2 [0]).
Adding EN signal on $procdff$3172 ($adff) from module omsp_register_file (D = $0\r2[15:0] [1], Q = \r2 [1]).
Adding EN signal on $procdff$3172 ($adff) from module omsp_register_file (D = $0\r2[15:0] [2], Q = \r2 [2]).
Adding EN signal on $procdff$3172 ($adff) from module omsp_register_file (D = $0\r2[15:0] [8], Q = \r2 [8]).
Adding EN signal on $procdff$3172 ($adff) from module omsp_register_file (D = { $0\r2[15:0] [7] $0\r2[15:0] [5] $0\r2[15:0] [3] }, Q = { \r2 [7] \r2 [5] \r2 [3] }).
Adding EN signal on $procdff$3169 ($adff) from module omsp_register_file (D = { \pc_sw [15:9] \reg_dest_val_in [8:0] }, Q = \r3).
Adding EN signal on $procdff$3166 ($adff) from module omsp_register_file (D = $0\r4[15:0], Q = \r4).
Adding EN signal on $procdff$3163 ($adff) from module omsp_register_file (D = $0\r5[15:0], Q = \r5).
Adding EN signal on $procdff$3160 ($adff) from module omsp_register_file (D = $0\r6[15:0], Q = \r6).
Adding EN signal on $procdff$3157 ($adff) from module omsp_register_file (D = $0\r7[15:0], Q = \r7).
Adding EN signal on $procdff$3154 ($adff) from module omsp_register_file (D = $0\r8[15:0], Q = \r8).
Adding EN signal on $procdff$3151 ($adff) from module omsp_register_file (D = $0\r9[15:0], Q = \r9).
Adding EN signal on $procdff$3148 ($adff) from module omsp_register_file (D = $0\r10[15:0], Q = \r10).
Adding EN signal on $procdff$3145 ($adff) from module omsp_register_file (D = $0\r11[15:0], Q = \r11).
Adding EN signal on $procdff$3142 ($adff) from module omsp_register_file (D = $0\r12[15:0], Q = \r12).
Adding EN signal on $procdff$3139 ($adff) from module omsp_register_file (D = $0\r13[15:0], Q = \r13).
Adding EN signal on $procdff$3136 ($adff) from module omsp_register_file (D = $0\r14[15:0], Q = \r14).
Adding EN signal on $procdff$3133 ($adff) from module omsp_register_file (D = $0\r15[15:0], Q = \r15).
Adding EN signal on $procdff$2884 ($adff) from module omsp_sfr (D = \per_din [0], Q = \wdtie).
Adding EN signal on $procdff$2896 ($adff) from module omsp_watchdog (D = { \per_din [7] 2'00 \per_din [4] 1'0 \per_din [2:0] }, Q = \wdtctl).
Adding EN signal on $procdff$2893 ($adff) from module omsp_watchdog (D = $0\wdtcnt[15:0], Q = \wdtcnt).
Adding EN signal on $procdff$2890 ($adff) from module omsp_watchdog (D = $0\wdtifg[0:0], Q = \wdtifg).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.

26.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 31 unused cells and 31 unused wires.
<suppressed ~41 debug messages>

26.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg.
<suppressed ~3 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~5 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~6 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~1 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~3 debug messages>
Optimizing module omsp_register_file.
<suppressed ~18 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~2 debug messages>
Optimizing module openMSP430.

26.8.9. Rerunning OPT passes. (Maybe there is more to do..)

26.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.8.13. Executing OPT_DFF pass (perform DFF optimizations).

26.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

26.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.16. Rerunning OPT passes. (Maybe there is more to do..)

26.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.20. Executing OPT_DFF pass (perform DFF optimizations).

26.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.23. Finished OPT passes. (There is nothing left to do.)

26.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:168$1155 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:171$1156 ($add).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:172$1157 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:172$1157 ($and).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:172$1157 ($and).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:173$1158 ($or).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:173$1158 ($or).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:173$1158 ($or).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$xor$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:174$1159 ($xor).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$xor$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:174$1159 ($xor).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$xor$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:174$1159 ($xor).
Removed top 16 bits (of 17) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:180$1163 ($add).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:212$1173 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:213$1174 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:214$1176 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:215$1178 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:216$1180 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:217$1182 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:218$1184 ($and).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1229 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1229 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1230 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1231 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1241 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1241 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1242 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1243 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1253 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1253 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1254 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1255 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1265 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1265 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1266 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1267 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269 ($add).
Removed top 1 bits (of 17) from wire omsp_alu.alu_and.
Removed top 1 bits (of 17) from wire omsp_alu.alu_or.
Removed top 1 bits (of 17) from wire omsp_alu.alu_shift.
Removed top 1 bits (of 17) from wire omsp_alu.alu_swpb.
Removed top 1 bits (of 17) from wire omsp_alu.alu_sxt.
Removed top 1 bits (of 17) from wire omsp_alu.op_dst_in.
Removed top 2 bits (of 17) from wire omsp_alu.op_src_in.
Removed top 8 bits (of 11) from port B of cell omsp_clock_module.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:172$859 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_clock_module.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:178$861 ($eq).
Removed top 8 bits (of 16) from port A of cell omsp_clock_module.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:178$865 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:178$865 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:178$865 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:187$871 ($and).
Removed top 8 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:187$871 ($and).
Removed top 1 bits (of 9) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:187$871 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:187$871 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:188$872 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:188$872 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:188$872 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:189$873 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:189$873 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:189$873 ($and).
Removed top 2 bits (of 8) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:298$885 ($and).
Removed top 4 bits (of 8) from port A of cell omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:299$887 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:301$889 ($or).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:946$898 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:952$909 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1134$918 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1144$931 ($add).
Removed top 8 bits (of 16) from wire omsp_clock_module.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:178$862_Y.
Removed top 2 bits (of 8) from wire omsp_clock_module.bcsctl1.
Removed top 4 bits (of 8) from wire omsp_clock_module.bcsctl2.
Removed top 1 bits (of 4) from wire omsp_clock_module.reg_addr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_dec.
Removed top 8 bits (of 16) from wire omsp_clock_module.reg_hi_wr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_lo_wr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_rd.
Removed top 27 address bits (of 32) from memory init port omsp_dbg.$auto$mem.cc:328:emit$1937 ($auto$proc_rom.cc:155:do_switch$1935).
Removed top 17 bits (of 25) from port Y of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:285$137 ($and).
Removed top 17 bits (of 25) from port A of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:285$137 ($and).
Removed top 17 bits (of 25) from port B of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:285$137 ($and).
Removed top 8 bits (of 16) from mux cell omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:411$156 ($mux).
Removed top 15 bits (of 16) from mux cell omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:431$171 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:430$172 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:429$173 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_dbg.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:436$175 ($add).
Removed top 9 bits (of 16) from port A of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:623$185 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:624$186 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:625$187 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_dbg.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:673$212 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:764$253 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$procmux$2743_CMP0 ($eq).
Removed top 8 bits (of 16) from wire omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:411$156_Y.
Removed top 14 bits (of 16) from wire omsp_dbg.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:430$172_Y.
Removed top 1 bits (of 8) from wire omsp_dbg.cpu_ctl_full.
Removed top 4 bits (of 8) from wire omsp_dbg.cpu_stat_full.
Removed top 14 bits (of 16) from wire omsp_dbg.mem_addr_inc.
Removed top 4 bits (of 8) from wire omsp_dbg.mem_ctl_full.
Removed top 17 bits (of 25) from wire omsp_dbg.reg_wr.
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:243$982 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:242$983 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:241$984 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:252$990 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:251$991 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:256$993 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:255$994 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:260$996 ($mux).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:282$1005 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:282$1007 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:289$1020 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:333$1050 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:334$1051 ($eq).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:363$1059 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:362$1060 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:361$1061 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:360$1062 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:369$1067 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:371$1068 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:368$1069 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:367$1070 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:366$1071 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:375$1075 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:374$1076 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:385$1087 ($mux).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:400$1092 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:401$1094 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:458$1108 ($eq).
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:241$984_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:242$983_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:243$982_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:251$991_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:252$990_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:255$994_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:360$1062_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:361$1061_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:362$1060_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:363$1059_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:366$1071_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:367$1070_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:368$1069_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:369$1067_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:371$1068_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:374$1076_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:375$1075_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:385$1087_Y.
Removed top 3 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:160$1283 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:160$1284 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:162$1298 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:163$1303 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:226$1325 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:229$1332 ($eq).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:383$1492 ($mux).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:382$1493 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:266$327 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:265$328 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:264$329 ($mux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$ne$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$333 ($ne).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:281$337 ($eq).
Removed top 4 bits (of 63) from port B of cell omsp_frontend.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:320$366 ($or).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$567 ($and).
Removed top 1 bits (of 64) from port A of cell omsp_frontend.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$567 ($and).
Removed top 1 bits (of 64) from port B of cell omsp_frontend.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:347$567 ($and).
Removed top 14 bits (of 16) from port B of cell omsp_frontend.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:409$568 ($add).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:412$570 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:453$586 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:537$619 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:695$644 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:702$645 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:772$652 ($eq).
Removed top 1 bits (of 2) from port A of cell omsp_frontend.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:810$669 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:810$669 ($add).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:856$697 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:857$699 ($eq).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:872$708 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:871$709 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:890$716 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:893$717 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:892$718 ($mux).
Removed top 3 bits (of 4) from mux cell omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:895$720 ($mux).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$772 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$772 ($neg).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$shift$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$773 ($shift).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$784 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$784 ($neg).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$796 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$796 ($neg).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$808 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$808 ($neg).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$820 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$820 ($neg).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$832 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$832 ($neg).
Converting cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$844 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$844 ($neg).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2075_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2074_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2072_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2071_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2070_CMP0 ($eq).
Removed top 9 bits (of 13) from mux cell omsp_frontend.$procmux$2220 ($pmux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$procmux$2221_CMP0 ($eq).
Removed top 4 bits (of 13) from mux cell omsp_frontend.$procmux$2267 ($pmux).
Removed top 1 bits (of 8) from mux cell omsp_frontend.$procmux$2138 ($mux).
Removed top 3 bits (of 8) from mux cell omsp_frontend.$procmux$2117 ($mux).
Removed top 7 bits (of 13) from mux cell omsp_frontend.$procmux$2238 ($pmux).
Removed top 6 bits (of 8) from mux cell omsp_frontend.$procmux$2104 ($mux).
Removed top 5 bits (of 6) from mux cell omsp_frontend.$procmux$2707 ($mux).
Removed top 1 bits (of 8) from wire omsp_frontend.$3\inst_ad_nxt[7:0].
Removed top 3 bits (of 8) from wire omsp_frontend.$5\inst_ad_nxt[7:0].
Removed top 4 bits (of 13) from wire omsp_frontend.$5\inst_as_nxt[12:0].
Removed top 7 bits (of 13) from wire omsp_frontend.$7\inst_as_nxt[12:0].
Removed top 9 bits (of 13) from wire omsp_frontend.$8\inst_as_nxt[12:0].
Removed top 5 bits (of 6) from wire omsp_frontend.$procmux$2707_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:264$329_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:265$328_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:266$327_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:871$709_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:872$708_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:890$716_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:892$718_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:893$717_Y.
Removed top 3 bits (of 4) from wire omsp_frontend.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:895$720_Y.
Removed top 1 bits (of 64) from wire omsp_frontend.irq_acc_all.
Removed top 9 bits (of 16) from wire omsp_frontend.irq_addr.
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:227$1764 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:228$1765 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:236$1769 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:237$1770 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:256$1783 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:261$1789 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:266$1792 ($ge).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:286$1807 ($lt).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:293$1809 ($lt).
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768_Y.
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798_Y.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.eu_dmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.eu_pmem_addr.
Removed top 1 bits (of 2) from wire omsp_mem_backbone.ext_mem_din_sel.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.ext_pmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.fe_pmem_addr.
Removed top 6 bits (of 11) from port B of cell omsp_multiplier.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:124$1685 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:131$1689 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1691 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1691 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1691 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:132$1692 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1694 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1694 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1694 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:133$1695 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1697 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1697 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1697 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1700 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1700 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1700 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1703 ($or).
Removed top 5 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1703 ($or).
Removed top 5 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1703 ($or).
Removed top 5 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1706 ($or).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1706 ($or).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1706 ($or).
Removed top 3 bits (of 16) from port A of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1709 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1709 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1709 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:144$1715 ($and).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:144$1715 ($and).
Removed top 2 bits (of 15) from port A of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:144$1715 ($and).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:144$1715 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:145$1716 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:145$1716 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:145$1716 ($and).
Removed top 2 bits (of 26) from port Y of cell omsp_multiplier.$mul$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:396$1752 ($mul).
Removed top 1 bits (of 33) from port A of cell omsp_multiplier.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:402$1755 ($add).
Removed top 1 bits (of 33) from port B of cell omsp_multiplier.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:402$1755 ($add).
Removed top 15 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1688_Y.
Removed top 13 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:131$1690_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:132$1693_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:133$1696_Y.
Removed top 7 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:134$1699_Y.
Removed top 5 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:135$1702_Y.
Removed top 3 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:136$1705_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:137$1708_Y.
Removed top 13 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1691_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1694_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1697_Y.
Removed top 7 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1700_Y.
Removed top 5 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1703_Y.
Removed top 3 bits (of 16) from wire omsp_multiplier.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:130$1706_Y.
Removed top 1 bits (of 9) from wire omsp_multiplier.op2_lo_xp.
Removed top 2 bits (of 26) from wire omsp_multiplier.product.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_dec.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_rd.
Removed top 3 bits (of 16) from wire omsp_multiplier.reg_wr.
Removed top 10 bits (of 16) from wire omsp_multiplier.reshi_nxt.
Removed top 11 bits (of 33) from wire omsp_multiplier.result_nxt.
Removed top 14 bits (of 16) from mux cell omsp_register_file.$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:121$3 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_register_file.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:122$4 ($add).
Removed top 7 bits (of 16) from mux cell omsp_register_file.$procmux$2848 ($mux).
Removed top 7 bits (of 16) from wire omsp_register_file.$0\r2[15:0].
Removed top 14 bits (of 16) from wire omsp_register_file.incr_op.
Removed top 2 bits (of 3) from port B of cell omsp_sfr.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:144$1899 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1901 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1901 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1901 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:145$1902 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1904 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1904 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1904 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:146$1905 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1907 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1907 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1907 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1910 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1910 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1910 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:156$1917 ($and).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:156$1917 ($and).
Removed top 6 bits (of 9) from port A of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:156$1917 ($and).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:156$1917 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:157$1918 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:157$1918 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:157$1918 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:274$1923 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:275$1925 ($and).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1930 ($or).
Removed top 8 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1930 ($or).
Removed top 8 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1930 ($or).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1931 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1931 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1931 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:280$1932 ($or).
Removed top 15 bits (of 16) from wire omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1898_Y.
Removed top 13 bits (of 16) from wire omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:144$1900_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:145$1903_Y.
Removed top 9 bits (of 16) from wire omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:146$1906_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:147$1909_Y.
Removed top 13 bits (of 16) from wire omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1901_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_sfr.v:143$1904_Y.
Removed top 1 bits (of 16) from wire omsp_sfr.cpu_id_lo_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ie1_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ifg1_rd.
Removed top 1 bits (of 4) from wire omsp_sfr.reg_addr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_dec.
Removed top 13 bits (of 16) from wire omsp_sfr.reg_lo_wr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_rd.
Removed top 1 bits (of 2) from port B of cell omsp_watchdog.$procmux$1977_CMP0 ($eq).
Removed top 6 bits (of 13) from port B of cell omsp_watchdog.$eq$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:136$1835 ($eq).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:149$1844 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:149$1844 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:149$1844 ($and).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:150$1845 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:150$1845 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:150$1845 ($and).
Removed top 1 bits (of 8) from port B of cell omsp_watchdog.$ne$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:200$1848 ($ne).
Removed top 1 bits (of 16) from port A of cell omsp_watchdog.$and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:226$1851 ($and).
Removed top 15 bits (of 16) from port B of cell omsp_watchdog.$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:500$1859 ($add).
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_dec.
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_rd.

26.10. Executing PEEPOPT pass (run peephole optimizers).

26.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 107 unused wires.
<suppressed ~10 debug messages>

26.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module omsp_alu:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1229 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1230 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1241 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1242 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1253 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1254 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1265 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1266 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:171$1156 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:180$1163 ($add).
  merging $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1265 into $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1266.
  merging $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1253 into $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1254.
  merging $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1241 into $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1242.
  merging $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1229 into $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1230.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1266.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1254.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1242.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:171$1156.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1230.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:180$1163.
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1231 ($lt): new $alu
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1243 ($lt): new $alu
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1255 ($lt): new $alu
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1267 ($lt): new $alu
  creating $alu cell for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1267: $auto$alumacc.cc:495:replace_alu$3449
  creating $alu cell for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1255: $auto$alumacc.cc:495:replace_alu$3454
  creating $alu cell for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1243: $auto$alumacc.cc:495:replace_alu$3459
  creating $alu cell for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:101$1231: $auto$alumacc.cc:495:replace_alu$3464
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:180$1163: $auto$alumacc.cc:495:replace_alu$3469
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1230: $auto$alumacc.cc:495:replace_alu$3472
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:171$1156: $auto$alumacc.cc:495:replace_alu$3475
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1242: $auto$alumacc.cc:495:replace_alu$3478
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269: $auto$alumacc.cc:495:replace_alu$3481
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1254: $auto$alumacc.cc:495:replace_alu$3484
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257: $auto$alumacc.cc:495:replace_alu$3487
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:100$1266: $auto$alumacc.cc:495:replace_alu$3490
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233: $auto$alumacc.cc:495:replace_alu$3493
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245: $auto$alumacc.cc:495:replace_alu$3496
  created 14 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_clock_module:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1144$931 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:952$909 ($add).
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:952$909.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1144$931.
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:1144$931: $auto$alumacc.cc:495:replace_alu$3499
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_clock_module.v:952$909: $auto$alumacc.cc:495:replace_alu$3502
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:436$175 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:449$182 ($add).
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:449$182.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:436$175.
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:436$175: $auto$alumacc.cc:495:replace_alu$3505
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:449$182: $auto$alumacc.cc:495:replace_alu$3508
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg_i2c:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_execution_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_frontend:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:409$568 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:458$600 ($add).
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:810$669 ($add).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$772 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$784 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$796 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$808 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$820 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$832 ($neg).
  creating $macc model for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$844 ($neg).
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$844.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$832.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$820.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$808.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$796.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$784.
  creating $alu model for $macc $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$772.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:810$669.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:458$600.
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:409$568.
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:409$568: $auto$alumacc.cc:495:replace_alu$3511
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:458$600: $auto$alumacc.cc:495:replace_alu$3514
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:810$669: $auto$alumacc.cc:495:replace_alu$3517
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$772: $auto$alumacc.cc:495:replace_alu$3520
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$784: $auto$alumacc.cc:495:replace_alu$3523
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$796: $auto$alumacc.cc:495:replace_alu$3526
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$808: $auto$alumacc.cc:495:replace_alu$3529
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$820: $auto$alumacc.cc:495:replace_alu$3532
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$832: $auto$alumacc.cc:495:replace_alu$3535
  creating $alu cell for $neg$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:0$844: $auto$alumacc.cc:495:replace_alu$3538
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_mem_backbone:
  creating $macc model for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768 ($sub).
  creating $macc model for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775 ($sub).
  creating $macc model for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788 ($sub).
  creating $macc model for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791 ($sub).
  creating $macc model for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798 ($sub).
  creating $alu model for $macc $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798.
  creating $alu model for $macc $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791.
  creating $alu model for $macc $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788.
  creating $alu model for $macc $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775.
  creating $alu model for $macc $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768.
  creating $alu model for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:227$1764 ($ge): new $alu
  creating $alu model for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:236$1769 ($ge): new $alu
  creating $alu model for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:256$1783 ($ge): new $alu
  creating $alu model for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:261$1789 ($ge): new $alu
  creating $alu model for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:266$1792 ($ge): new $alu
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:228$1765 ($lt): merged with $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:256$1783.
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:237$1770 ($lt): merged with $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:266$1792.
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:286$1807 ($lt): merged with $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:227$1764.
  creating $alu model for $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:293$1809 ($lt): merged with $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:236$1769.
  creating $alu cell for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:266$1792, $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:237$1770: $auto$alumacc.cc:495:replace_alu$3546
  creating $alu cell for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:261$1789: $auto$alumacc.cc:495:replace_alu$3559
  creating $alu cell for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:256$1783, $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:228$1765: $auto$alumacc.cc:495:replace_alu$3572
  creating $alu cell for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:236$1769, $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:293$1809: $auto$alumacc.cc:495:replace_alu$3585
  creating $alu cell for $ge$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:227$1764, $lt$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:286$1807: $auto$alumacc.cc:495:replace_alu$3598
  creating $alu cell for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:230$1768: $auto$alumacc.cc:495:replace_alu$3611
  creating $alu cell for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:239$1775: $auto$alumacc.cc:495:replace_alu$3614
  creating $alu cell for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:258$1788: $auto$alumacc.cc:495:replace_alu$3617
  creating $alu cell for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:263$1791: $auto$alumacc.cc:495:replace_alu$3620
  creating $alu cell for $sub$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_mem_backbone.v:268$1798: $auto$alumacc.cc:495:replace_alu$3623
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_multiplier:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:402$1755 ($add).
  creating $macc model for $mul$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:396$1752 ($mul).
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:402$1755.
  creating $macc cell for $mul$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:396$1752: $auto$alumacc.cc:365:replace_macc$3626
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:402$1755: $auto$alumacc.cc:495:replace_alu$3627
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module omsp_register_file:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:122$4 ($add).
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:122$4.
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:122$4: $auto$alumacc.cc:495:replace_alu$3630
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sfr:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_cell:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_reset:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_watchdog:
  creating $macc model for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:500$1859 ($add).
  creating $alu model for $macc $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:500$1859.
  creating $alu cell for $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_watchdog.v:500$1859: $auto$alumacc.cc:495:replace_alu$3633
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module openMSP430:
  created 0 $alu and 0 $macc cells.

26.13. Executing SHARE pass (SAT-based resource sharing).

26.14. Executing OPT pass (performing simple optimizations).

26.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~4 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
<suppressed ~5 debug messages>
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.

26.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 13 unused cells and 36 unused wires.
<suppressed ~20 debug messages>

26.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.9. Rerunning OPT passes. (Maybe there is more to do..)

26.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.16. Finished OPT passes. (There is nothing left to do.)

26.15. Executing MEMORY pass.

26.15.1. Executing OPT_MEM pass (optimize memories).
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 8
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 9
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 10
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 11
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 12
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 13
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 14
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 15
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 16
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 17
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 18
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 19
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 20
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 21
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 22
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 23
Performed a total of 1 transformations.

26.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

26.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

26.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

26.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:155:do_switch$1935'[0] in module `\omsp_dbg': no output FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$1935'[0] in module `\omsp_dbg': no address FF found.

26.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

26.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.17. Executing OPT pass (performing simple optimizations).

26.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~105 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~54 debug messages>
Optimizing module omsp_dbg.
<suppressed ~46 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~14 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~186 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~11 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~67 debug messages>
Optimizing module omsp_register_file.
<suppressed ~43 debug messages>
Optimizing module omsp_sfr.
<suppressed ~99 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~16 debug messages>
Optimizing module openMSP430.

26.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~141 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~78 debug messages>
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 73 cells.

26.17.3. Executing OPT_DFF pass (perform DFF optimizations).

26.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 5 unused cells and 472 unused wires.
<suppressed ~16 debug messages>

26.17.5. Finished fast OPT passes.

26.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:155:do_switch$1935 in module \omsp_dbg:
  created 32 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

26.19. Executing OPT pass (performing simple optimizations).

26.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~19 debug messages>
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~1 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

26.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $procmux$2001:
      Old ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Z_[4:0]$1264, B={ $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269_Y [4:1] $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Z_[4:0]$1264 [0] }, Y=\alu_dadd3
      New ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Z_[4:0]$1264 [4:1], B=$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1269_Y [4:1], Y=\alu_dadd3 [4:1]
      New connections: \alu_dadd3 [0] = $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:188$1127.Z_[4:0]$1264 [0]
    Consolidated identical input bits for $mux cell $procmux$2004:
      Old ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Z_[4:0]$1252, B={ $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257_Y [4:1] $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Z_[4:0]$1252 [0] }, Y=\alu_dadd2
      New ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Z_[4:0]$1252 [4:1], B=$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1257_Y [4:1], Y=\alu_dadd2 [4:1]
      New connections: \alu_dadd2 [0] = $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:187$1126.Z_[4:0]$1252 [0]
    Consolidated identical input bits for $mux cell $procmux$2007:
      Old ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Z_[4:0]$1240, B={ $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245_Y [4:1] $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Z_[4:0]$1240 [0] }, Y=\alu_dadd1
      New ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Z_[4:0]$1240 [4:1], B=$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1245_Y [4:1], Y=\alu_dadd1 [4:1]
      New connections: \alu_dadd1 [0] = $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:186$1125.Z_[4:0]$1240 [0]
    Consolidated identical input bits for $mux cell $procmux$2010:
      Old ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Z_[4:0]$1228, B={ $add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233_Y [4:1] $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Z_[4:0]$1228 [0] }, Y=\alu_dadd0
      New ports: A=$0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Z_[4:0]$1228 [4:1], B=$add$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:102$1233_Y [4:1], Y=\alu_dadd0 [4:1]
      New connections: \alu_dadd0 [0] = $0\bcd_add$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:185$1124.Z_[4:0]$1228 [0]
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217:
      Old ports: A={ \V \N \Z \C }, B={ \V_xor \N \Z $not$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1215_Y }, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y
      New ports: A={ \V \C }, B={ \V_xor $not$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1215_Y }, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y [3] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y [2:1] = { \N \Z }
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:250$1221:
      Old ports: A=4'0000, B=4'1111, Y=\alu_stat_wr
      New ports: A=1'0, B=1'1, Y=\alu_stat_wr [0]
      New connections: \alu_stat_wr [3:1] = { \alu_stat_wr [0] \alu_stat_wr [0] \alu_stat_wr [0] }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y, B={ 1'0 \N \Z $not$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1215_Y }, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y
      New ports: A={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y [3] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:248$1217_Y [0] }, B={ 1'0 $not$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1215_Y }, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y [3] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:246$1219:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y, B={ 1'0 \N \Z \op_src_inv [0] }, Y=\alu_stat
      New ports: A={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y [3] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_alu.v:247$1218_Y [0] }, B={ 1'0 \op_src_inv [0] }, Y={ \alu_stat [3] \alu_stat [0] }
      New connections: \alu_stat [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][12]$4080:
      Old ports: A=9'100000000, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4039
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4039 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4039 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][2]$4050:
      Old ports: A=9'000010000, B=9'000100000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024 [5:4]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024 [8:6] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024 [3:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][3]$4053:
      Old ports: A=9'001000000, B=9'010000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025 [7:6]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025 [8] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025 [5:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][1]$4047:
      Old ports: A=9'000000100, B=9'000001000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022 [3:2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022 [8:4] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][0]$4044:
      Old ports: A=9'000000001, B=9'000000010, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4021
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4021 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4021 [8:2] = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$2783:
      Old ports: A={ $auto$proc_rom.cc:154:do_switch$1934 [24] 16'0000000000000000 $auto$proc_rom.cc:154:do_switch$1934 [7:0] }, B=25'0000000000000000000000000, Y=\reg_dec
      New ports: A={ $auto$proc_rom.cc:154:do_switch$1934 [24] $auto$proc_rom.cc:154:do_switch$1934 [7:0] }, B=9'000000000, Y={ \reg_dec [24] \reg_dec [7:0] }
      New connections: \reg_dec [23:8] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [15:1] = { $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:749$248:
      Old ports: A=2'01, B=2'11, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:749$248_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:749$248_Y [1]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:749$248_Y [0] = 1'1
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$4023:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4024 [5:4] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4025 [7:6] 2'00 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010 [7:4]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010 [8] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$4020:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4021, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4009
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4021 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4022 [3:2] 2'00 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4009 [3:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4009 [8:4] = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$4038:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4039, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4018
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4039 [8], B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4018 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4018 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:443$180:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y, B=16'0000000000000000, Y=\mem_cnt_dec
      New ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:444$179_Y [0], B=1'0, Y=\mem_cnt_dec [0]
      New connections: \mem_cnt_dec [15:1] = { \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] }
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$4017:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4018, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4007
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4018 [8], B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4007 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4007 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$4008:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4009, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4003
      New ports: A={ 4'0000 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4009 [3:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4010 [7:4] 4'0000 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4003 [7:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4003 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$4005:
      Old ports: A=9'000000000, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4007, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$4001
      New ports: A=1'0, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4007 [8], Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$4001 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$4001 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$4002:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4003, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$4000
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4003 [7:0], B=8'00000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$4000 [7:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$4000 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:248$986:
      Old ports: A=3'010, B=3'100, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:248$986_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:248$986_Y [2:1]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:248$986_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:259$997:
      Old ports: A={ 2'10 \shift_tx_data_done }, B=3'000, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:259$997_Y
      New ports: A={ 1'1 \shift_tx_data_done }, B=2'00, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:259$997_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:259$997_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:259$997_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000:
      Old ports: A=3'100, B=3'000, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000_Y [2]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:301$1039:
      Old ports: A={ \shift_buf [7:0] 1'0 }, B={ \shift_buf [7:0] \sda_in }, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:301$1039_Y
      New ports: A=1'0, B=\sda_in, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:301$1039_Y [0]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:301$1039_Y [8:1] = \shift_buf [7:0]
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:363$1059:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3370 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3370 [1]
      New connections: $auto$wreduce.cc:514:run$3370 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:371$1068:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$3375 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3375 [1]
      New connections: $auto$wreduce.cc:514:run$3375 [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082:
      Old ports: A=3'100, B=3'000, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082_Y [2]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:385$1087:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:514:run$3378 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$3378 [0]
      New connections: $auto$wreduce.cc:514:run$3378 [1] = $auto$wreduce.cc:514:run$3378 [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001:
      Old ports: A=3'101, B=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000_Y, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y
      New ports: A=2'11, B={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:265$1000_Y [2] 1'0 }, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082_Y, B=3'100, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083_Y
      New ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:381$1082_Y [2], B=1'1, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083_Y [2]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:514:run$3378 [1:0] }, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088_Y
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:514:run$3378 [0] }, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088_Y [1] = $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:384$1088_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:263$1002:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y, B=3'000, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:263$1002_Y
      New ports: A={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:264$1001_Y [0] }, B=2'00, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:263$1002_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:263$1002_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:263$1002_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083_Y, B=3'011, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y
      New ports: A={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:380$1083_Y [2] 1'0 }, B=2'01, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [1] = $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085:
      Old ports: A=3'011, B=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085_Y
      New ports: A=2'01, B={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:379$1084_Y [0] }, Y={ $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085_Y [2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085_Y [0] }
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085_Y [1] = $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg_i2c.v:378$1085_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1]
      New connections: { $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [15:2] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [0] } = { $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:292$1441_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_execution_unit.v:374$1489:
      Old ports: A=\mdb_out_nxt, B={ \mdb_out_nxt [7:0] \mdb_out_nxt [7:0] }, Y=\mdb_out
      New ports: A=\mdb_out_nxt [15:8], B=\mdb_out_nxt [7:0], Y=\mdb_out [15:8]
      New connections: \mdb_out [7:0] = \mdb_out_nxt [7:0]
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2117:
      Old ports: A=5'00001, B=5'10000, Y=$5\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $5\inst_ad_nxt[7:0] [4] $5\inst_ad_nxt[7:0] [0] }
      New connections: $5\inst_ad_nxt[7:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2128:
      Old ports: A={ 6'000000 $6\inst_ad_nxt[7:0] [1:0] }, B={ 3'000 $5\inst_ad_nxt[7:0] }, Y=$4\inst_ad_nxt[7:0]
      New ports: A={ 3'000 $6\inst_ad_nxt[7:0] [1:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New connections: $4\inst_ad_nxt[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2138:
      Old ports: A=7'0000001, B=7'1000000, Y=$3\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }
      New connections: $3\inst_ad_nxt[7:0] [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$2155:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$6\sconst_nxt[15:0]
      New ports: A=1'0, B=1'1, Y=$6\sconst_nxt[15:0] [0]
      New connections: $6\sconst_nxt[15:0] [15:1] = { $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$2238:
      Old ports: A=6'000001, B=18'100000000100010000, Y=$7\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100000100100, Y={ $7\inst_as_nxt[12:0] [5:4] $7\inst_as_nxt[12:0] [2] $7\inst_as_nxt[12:0] [0] }
      New connections: { $7\inst_as_nxt[12:0] [3] $7\inst_as_nxt[12:0] [1] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2254:
      Old ports: A={ 9'000000000 $8\inst_as_nxt[12:0] }, B={ 7'0000000 $7\inst_as_nxt[12:0] }, Y=$6\inst_as_nxt[12:0]
      New ports: A={ 2'00 $8\inst_as_nxt[12:0] }, B=$7\inst_as_nxt[12:0], Y=$6\inst_as_nxt[12:0] [5:0]
      New connections: $6\inst_as_nxt[12:0] [12:6] = 7'0000000
    Consolidated identical input bits for $pmux cell $procmux$2267:
      Old ports: A=9'000000001, B=27'100000000010000000001000000, Y=$5\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y={ $5\inst_as_nxt[12:0] [8:6] $5\inst_as_nxt[12:0] [0] }
      New connections: $5\inst_as_nxt[12:0] [5:1] = 5'00000
    Consolidated identical input bits for $pmux cell $procmux$2290:
      Old ports: A=13'0001000000000, B=39'100000000000001000000000000010000000000, Y=$3\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y=$3\inst_as_nxt[12:0] [12:9]
      New connections: $3\inst_as_nxt[12:0] [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $procmux$2701:
      Old ports: A={ 5'11111 $3\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$379 [0] }, B=6'111101, Y=$4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382
      New ports: A={ 1'1 $3\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$379 [0] }, B=2'01, Y=$4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382 [1:0]
      New connections: $4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316:
      Old ports: A=3'101, B=3'010, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y [1:0]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y [2] = $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334:
      Old ports: A=3'010, B=3'100, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334_Y [2:1]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:453$599:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=\ext_incr
      New ports: A=1'0, B=1'1, Y=\ext_incr [1]
      New connections: { \ext_incr [15:2] \ext_incr [0] } = { \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:872$708:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3389 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3389 [1]
      New connections: $auto$wreduce.cc:514:run$3389 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:893$717:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3392 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3392 [1]
      New connections: $auto$wreduce.cc:514:run$3392 [0] = 1'1
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$383: $4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2128:
      Old ports: A={ 3'000 $6\inst_ad_nxt[7:0] [1:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New ports: A={ 1'0 $6\inst_ad_nxt[7:0] [1:0] }, B={ $5\inst_ad_nxt[7:0] [4] 1'0 $5\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New connections: $4\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2146:
      Old ports: A=$4\inst_ad_nxt[7:0], B={ 1'0 $3\inst_ad_nxt[7:0] }, Y=$2\inst_ad_nxt[7:0]
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New connections: { $2\inst_ad_nxt[7:0] [7] $2\inst_ad_nxt[7:0] [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2173:
      Old ports: A=$6\sconst_nxt[15:0], B=16'0000000000000010, Y=$5\sconst_nxt[15:0]
      New ports: A={ $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }, B=2'10, Y=$5\sconst_nxt[15:0] [1:0]
      New connections: $5\sconst_nxt[15:0] [15:2] = { $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$2280:
      Old ports: A=$6\inst_as_nxt[12:0], B={ 4'0000 $5\inst_as_nxt[12:0] }, Y=$4\inst_as_nxt[12:0]
      New ports: A={ 3'000 $6\inst_as_nxt[12:0] [5:0] }, B={ $5\inst_as_nxt[12:0] [8:6] 5'00000 $5\inst_as_nxt[12:0] [0] }, Y=$4\inst_as_nxt[12:0] [8:0]
      New connections: $4\inst_as_nxt[12:0] [12:9] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2695:
      Old ports: A=$4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382, B=6'111100, Y=$5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385
      New ports: A=$4\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$382 [1:0], B=2'00, Y=$5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385 [1:0]
      New connections: $5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:257$317:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y, B=3'000, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:257$317_Y
      New ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:258$316_Y [1:0], B=2'00, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:257$317_Y [1:0]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:257$317_Y [2] = $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:257$317_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:267$335:
      Old ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334_Y, B=3'010, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:267$335_Y
      New ports: A=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:268$334_Y [2:1], B=2'01, Y=$ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:267$335_Y [2:1]
      New connections: $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:267$335_Y [0] = 1'0
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$386: $5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2146:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New connections: $2\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2152:
      Old ports: A=8'00000000, B=$2\inst_ad_nxt[7:0], Y=\inst_ad_nxt
      New ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New connections: { \inst_ad_nxt [7] \inst_ad_nxt [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2188:
      Old ports: A=$5\sconst_nxt[15:0], B=16'0000000000000001, Y=$4\sconst_nxt[15:0]
      New ports: A={ $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [1:0] }, B=3'001, Y=$4\sconst_nxt[15:0] [2:0]
      New connections: $4\sconst_nxt[15:0] [15:3] = { $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2689:
      Old ports: A=$5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385, B=6'111011, Y=$6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388
      New ports: A={ 1'1 $5\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$385 [1:0] }, B=3'011, Y=$6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388 [2:0]
      New connections: $6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$389: $6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2152:
      Old ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New ports: A=4'0000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4] \inst_ad_nxt [1:0] }
      New connections: \inst_ad_nxt [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2200:
      Old ports: A=$4\sconst_nxt[15:0], B=16'0000000000000000, Y=$3\sconst_nxt[15:0]
      New ports: A=$4\sconst_nxt[15:0] [2:0], B=3'000, Y=$3\sconst_nxt[15:0] [2:0]
      New connections: $3\sconst_nxt[15:0] [15:3] = { $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2683:
      Old ports: A=$6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388, B=6'111010, Y=$7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391
      New ports: A=$6\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$388 [2:0], B=3'010, Y=$7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391 [2:0]
      New connections: $7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$392: $7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2209:
      Old ports: A=$3\sconst_nxt[15:0], B=16'0000000000001000, Y=$2\sconst_nxt[15:0]
      New ports: A={ $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2:0] }, B=4'1000, Y=$2\sconst_nxt[15:0] [3:0]
      New connections: $2\sconst_nxt[15:0] [15:4] = { $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2677:
      Old ports: A=$7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391, B=6'111001, Y=$8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394
      New ports: A=$7\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$391 [2:0], B=3'001, Y=$8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394 [2:0]
      New connections: $8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$395: $8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2215:
      Old ports: A=$2\sconst_nxt[15:0], B=16'0000000000000100, Y=\sconst_nxt
      New ports: A={ $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [3:0] }, B=5'00100, Y=\sconst_nxt [4:0]
      New connections: \sconst_nxt [15:5] = { \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] }
    Consolidated identical input bits for $mux cell $procmux$2671:
      Old ports: A=$8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394, B=6'111000, Y=$9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397
      New ports: A=$8\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$394 [2:0], B=3'000, Y=$9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397 [2:0]
      New connections: $9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$398: $9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2665:
      Old ports: A=$9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397, B=6'110111, Y=$10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400
      New ports: A={ 1'1 $9\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$397 [2:0] }, B=4'0111, Y=$10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400 [3:0]
      New connections: $10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$401: $10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2659:
      Old ports: A=$10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400, B=6'110110, Y=$11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403
      New ports: A=$10\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$400 [3:0], B=4'0110, Y=$11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403 [3:0]
      New connections: $11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$404: $11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2653:
      Old ports: A=$11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403, B=6'110101, Y=$12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406
      New ports: A=$11\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$403 [3:0], B=4'0101, Y=$12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406 [3:0]
      New connections: $12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$407: $12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2647:
      Old ports: A=$12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406, B=6'110100, Y=$13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409
      New ports: A=$12\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$406 [3:0], B=4'0100, Y=$13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409 [3:0]
      New connections: $13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$410: $13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2641:
      Old ports: A=$13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409, B=6'110011, Y=$14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412
      New ports: A=$13\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$409 [3:0], B=4'0011, Y=$14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412 [3:0]
      New connections: $14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$413: $14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2635:
      Old ports: A=$14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412, B=6'110010, Y=$15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415
      New ports: A=$14\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$412 [3:0], B=4'0010, Y=$15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415 [3:0]
      New connections: $15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$416: $15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2629:
      Old ports: A=$15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415, B=6'110001, Y=$16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418
      New ports: A=$15\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$415 [3:0], B=4'0001, Y=$16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418 [3:0]
      New connections: $16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:194$419: $16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2623:
      Old ports: A=$16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418, B=6'110000, Y=$17\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$421
      New ports: A=$16\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$418 [3:0], B=4'0000, Y=$17\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$421 [3:0]
      New connections: $17\get_irq_num$func$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_frontend.v:341$283.$result[5:0]$421 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_multiplier.v:279$1728:
      Old ports: A={ \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s }, B={ \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt }, Y=\sumext_rd
      New ports: A=\sumext_s, B=\sumext_s_nxt, Y=\sumext_rd [1:0]
      New connections: \sumext_rd [15:2] = { \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] }
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2848:
      Old ports: A={ \r2_v \r2_nxt [4] 1'0 \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=9'000000000, Y=$0\r2[15:0]
      New ports: A={ \r2_v \r2_nxt [4] \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=8'00000000, Y={ $0\r2[15:0] [8:7] $0\r2[15:0] [5:0] }
      New connections: $0\r2[15:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2853:
      Old ports: A={ \reg_incr_val [15:1] 1'0 }, B={ \reg_sp_val [15:1] 1'0 }, Y=$procmux$2853_Y
      New ports: A=\reg_incr_val [15:1], B=\reg_sp_val [15:1], Y=$procmux$2853_Y [15:1]
      New connections: $procmux$2853_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_register_file.v:124$5:
      Old ports: A=\reg_dest_val, B={ 8'00000000 \reg_dest_val [7:0] }, Y={ \pc_sw [15:9] \reg_dest_val_in [8:0] }
      New ports: A=\reg_dest_val [15:8], B=8'00000000, Y={ \pc_sw [15:9] \reg_dest_val_in [8] }
      New connections: \reg_dest_val_in [7:0] = \reg_dest_val [7:0]
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2856:
      Old ports: A=$procmux$2853_Y, B={ \pc_sw [15:9] \reg_dest_val_in [8:1] 1'0 }, Y=$0\r1[15:0]
      New ports: A=$procmux$2853_Y [15:1], B={ \pc_sw [15:9] \reg_dest_val_in [8] \reg_dest_val [7:1] }, Y=$0\r1[15:0] [15:1]
      New connections: $0\r1[15:0] [0] = 1'0
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 98 changes.

26.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 9 cells.

26.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$2778 in front of them:
        $or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:356$150
        $or$/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/verilog/omsp_dbg.v:357$151

26.19.7. Executing OPT_DFF pass (perform DFF optimizations).

26.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 61 unused wires.
<suppressed ~3 debug messages>

26.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~1 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~6 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~5 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~4 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.10. Rerunning OPT passes. (Maybe there is more to do..)

26.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2128:
      Old ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 $3\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }
      New connections: $4\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2146:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1] }
      New connections: $2\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 2 changes.

26.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 2 cells.

26.19.14. Executing OPT_SHARE pass.

26.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$3227 ($adffe) from module omsp_frontend.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$3227 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3274 ($adffe) from module omsp_register_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3646 ($adff) from module omsp_register_file.

26.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 11 unused wires.
<suppressed ~6 debug messages>

26.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~6 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
<suppressed ~52 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.18. Rerunning OPT passes. (Maybe there is more to do..)

26.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~5 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.19.22. Executing OPT_SHARE pass.

26.19.23. Executing OPT_DFF pass (perform DFF optimizations).

26.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 1 unused cells and 19 unused wires.
<suppressed ~3 debug messages>

26.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.26. Rerunning OPT passes. (Maybe there is more to do..)

26.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.30. Executing OPT_SHARE pass.

26.19.31. Executing OPT_DFF pass (perform DFF optimizations).

26.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.34. Finished OPT passes. (There is nothing left to do.)

26.20. Executing TECHMAP pass (map to technology primitives).

26.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

26.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { \op1_xp [16] \op1 } * \op2_xp (17x9 bits, signed)
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$constmap:84fa33867e79bd6c85762b9977b713b833117330$paramod$46277efa0d7553e1020971d8555c16df3f831f21\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$3ace65afedd5f6a6849996376b6c02262a5f23eb\_90_alu for cells of type $alu.
Using template $paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$d66a711d7e97d14a7c7a9fd9e900c39b1fc36cfa\_90_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$f956edc9fe4df758d9fdb10bfc518a364c99e75e\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
No more expansions possible.
<suppressed ~4927 debug messages>

26.21. Executing OPT pass (performing simple optimizations).

26.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~338 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~59 debug messages>
Optimizing module omsp_dbg.
<suppressed ~141 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~87 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~54 debug messages>
Optimizing module omsp_frontend.
<suppressed ~1779 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~48 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~430 debug messages>
Optimizing module omsp_register_file.
<suppressed ~85 debug messages>
Optimizing module omsp_sfr.
<suppressed ~12 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~114 debug messages>
Optimizing module openMSP430.

26.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~249 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~30 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~75 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~105 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~81 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~264 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~81 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~288 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
<suppressed ~9 debug messages>
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 395 cells.

26.21.3. Executing OPT_DFF pass (perform DFF optimizations).

26.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 319 unused cells and 2072 unused wires.
<suppressed ~330 debug messages>

26.21.5. Finished fast OPT passes.

26.22. Executing ABC pass (technology mapping using ABC).

26.22.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 689 gates and 751 wires to a netlist network with 61 inputs and 37 outputs.

26.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       53
ABC RESULTS:            ANDNOT cells:      195
ABC RESULTS:               MUX cells:       60
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:       55
ABC RESULTS:               NOT cells:       61
ABC RESULTS:                OR cells:      160
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:       85
ABC RESULTS:        internal signals:      653
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

26.22.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 127 wires to a netlist network with 40 inputs and 22 outputs.

26.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       22
Removing temp directory.

26.22.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 646 gates and 840 wires to a netlist network with 192 inputs and 106 outputs.

26.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:      201
ABC RESULTS:               MUX cells:      101
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:       24
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:      190
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       28
ABC RESULTS:        internal signals:      542
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:      106
Removing temp directory.

26.22.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 283 gates and 341 wires to a netlist network with 56 inputs and 47 outputs.

26.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       23
ABC RESULTS:            ANDNOT cells:       83
ABC RESULTS:               MUX cells:       24
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:      238
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       47
Removing temp directory.

26.22.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 357 gates and 551 wires to a netlist network with 192 inputs and 78 outputs.

26.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       57
ABC RESULTS:               MUX cells:      184
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:        internal signals:      281
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:       78
Removing temp directory.

26.22.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1197 gates and 1314 wires to a netlist network with 115 inputs and 168 outputs.

26.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       17
ABC RESULTS:            ANDNOT cells:      288
ABC RESULTS:               MUX cells:      107
ABC RESULTS:              NAND cells:       33
ABC RESULTS:               NOR cells:      100
ABC RESULTS:               NOT cells:       29
ABC RESULTS:                OR cells:      371
ABC RESULTS:             ORNOT cells:      105
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       56
ABC RESULTS:        internal signals:     1031
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:      168
Removing temp directory.

26.22.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 326 gates and 482 wires to a netlist network with 155 inputs and 137 outputs.

26.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               MUX cells:      170
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:      190
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:      137
Removing temp directory.

26.22.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1524 gates and 1628 wires to a netlist network with 103 inputs and 65 outputs.

26.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:      596
ABC RESULTS:               MUX cells:       99
ABC RESULTS:              NAND cells:       76
ABC RESULTS:               NOR cells:       60
ABC RESULTS:               NOT cells:       91
ABC RESULTS:                OR cells:      244
ABC RESULTS:             ORNOT cells:       31
ABC RESULTS:              XNOR cells:      103
ABC RESULTS:               XOR cells:      264
ABC RESULTS:        internal signals:     1460
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:       65
Removing temp directory.

26.22.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Replacing 3 occurrences of constant undef bits with constant zero bits
Extracted 1319 gates and 1647 wires to a netlist network with 325 inputs and 276 outputs.

26.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      264
ABC RESULTS:            ANDNOT cells:      340
ABC RESULTS:               MUX cells:      227
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               NOR cells:        7
ABC RESULTS:               NOT cells:        8
ABC RESULTS:                OR cells:      430
ABC RESULTS:             ORNOT cells:       22
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:     1046
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      276
Removing temp directory.

26.22.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 69 gates and 105 wires to a netlist network with 36 inputs and 19 outputs.

26.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:       28
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       19
Removing temp directory.

26.22.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.22.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.22.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 129 gates and 185 wires to a netlist network with 55 inputs and 28 outputs.

26.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        9
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       25
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       11
ABC RESULTS:        internal signals:      102
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       28
Removing temp directory.

26.22.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

26.22.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       64
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

26.23. Executing OPT pass (performing simple optimizations).

26.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~19 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~24 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~1 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~8 debug messages>
Optimizing module omsp_frontend.
<suppressed ~88 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~34 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 3 cells.

26.23.3. Executing OPT_DFF pass (perform DFF optimizations).

26.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 9 unused cells and 4109 unused wires.
<suppressed ~202 debug messages>

26.23.5. Finished fast OPT passes.

26.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `openMSP430'. Setting top module to openMSP430.

26.24.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog

26.24.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog
Removed 0 unused modules.

26.25. Printing statistics.

=== omsp_alu ===

   Number of wires:                721
   Number of wire bits:            995
   Number of public wires:          48
   Number of public wire bits:     322
   Number of ports:                 13
   Number of port bits:            107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                710
     $_ANDNOT_                     195
     $_AND_                         53
     $_MUX_                         60
     $_NAND_                        11
     $_NOR_                         55
     $_NOT_                         59
     $_ORNOT_                        1
     $_OR_                         160
     $_XNOR_                        31
     $_XOR_                         85

=== omsp_clock_module ===

   Number of wires:                144
   Number of wire bits:            348
   Number of public wires:          90
   Number of public wire bits:     286
   Number of ports:                 39
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $_ANDNOT_                      19
     $_AND_                          3
     $_DFFE_PN0P_                   11
     $_DFF_PN0_                      2
     $_DFF_PP0_                      1
     $_DFF_PP1_                      1
     $_MUX_                          4
     $_NAND_                         5
     $_NOR_                          3
     $_NOT_                          5
     $_ORNOT_                        6
     $_OR_                          18
     $_XNOR_                         1
     $_XOR_                          3
     omsp_sync_cell                  2
     omsp_sync_reset                 1

=== omsp_dbg ===

   Number of wires:                629
   Number of wire bits:           1163
   Number of public wires:          93
   Number of public wire bits:     580
   Number of ports:                 32
   Number of port bits:            196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                698
     $_ANDNOT_                     201
     $_AND_                         16
     $_DFFE_PP0P_                   24
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     42
     $_MUX_                        101
     $_NAND_                        25
     $_NOR_                         23
     $_NOT_                         14
     $_ORNOT_                       12
     $_OR_                         190
     $_XNOR_                        20
     $_XOR_                         28
     omsp_dbg_i2c                    1

=== omsp_dbg_i2c ===

   Number of wires:                249
   Number of wire bits:            355
   Number of public wires:          43
   Number of public wire bits:     137
   Number of ports:                 17
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $_ANDNOT_                      83
     $_AND_                         23
     $_DFFE_PP0P_                   32
     $_DFFE_PP1N_                    1
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     10
     $_DFF_PP1_                      6
     $_MUX_                         24
     $_NAND_                         7
     $_NOR_                         10
     $_NOT_                         10
     $_ORNOT_                       20
     $_OR_                          56
     $_XNOR_                         1
     $_XOR_                          6
     omsp_sync_cell                  2

=== omsp_execution_unit ===

   Number of wires:                327
   Number of wire bits:            711
   Number of public wires:          66
   Number of public wire bits:     435
   Number of ports:                 36
   Number of port bits:            261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                371
     $_ANDNOT_                      57
     $_AND_                          6
     $_DFFE_PP0P_                   34
     $_DFF_PP0_                      1
     $_MUX_                        184
     $_NAND_                         6
     $_NOR_                         11
     $_NOT_                          8
     $_ORNOT_                        6
     $_OR_                          56
     omsp_alu                        1
     omsp_register_file              1

=== omsp_frontend ===

   Number of wires:               1065
   Number of wire bits:           1612
   Number of public wires:         110
   Number of public wire bits:     637
   Number of ports:                 47
   Number of port bits:            255
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1222
     $_ANDNOT_                     287
     $_AND_                         17
     $_DFFE_PP0N_                   48
     $_DFFE_PP0P_                   36
     $_DFFE_PP1N_                    4
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     24
     $_DFF_PP1_                      1
     $_MUX_                        107
     $_NAND_                        33
     $_NOR_                        100
     $_NOT_                         26
     $_ORNOT_                      104
     $_OR_                         371
     $_XNOR_                         7
     $_XOR_                         56

=== omsp_mem_backbone ===

   Number of wires:                157
   Number of wire bits:            650
   Number of public wires:          73
   Number of public wire bits:     566
   Number of ports:                 43
   Number of port bits:            338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $_ANDNOT_                      15
     $_AND_                          2
     $_DFFE_PP0P_                   17
     $_DFF_PP0_                     21
     $_MUX_                        170
     $_NAND_                         4
     $_NOR_                          3
     $_NOT_                          5
     $_ORNOT_                        1
     $_OR_                          19

=== omsp_multiplier ===

   Number of wires:               1567
   Number of wire bits:           1915
   Number of public wires:          42
   Number of public wire bits:     359
   Number of ports:                  8
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1652
     $_ANDNOT_                     596
     $_AND_                         19
     $_DFFE_PP0P_                   68
     $_DFF_PP0_                      2
     $_MUX_                         99
     $_NAND_                        76
     $_NOR_                         60
     $_NOT_                         90
     $_ORNOT_                       31
     $_OR_                         244
     $_XNOR_                       103
     $_XOR_                        264

=== omsp_register_file ===

   Number of wires:               1148
   Number of wire bits:           1810
   Number of public wires:          67
   Number of public wire bits:     526
   Number of ports:                 27
   Number of port bits:            156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1556
     $_ANDNOT_                     340
     $_AND_                        264
     $_DFFE_PP0P_                  230
     $_DFF_PP0_                      1
     $_MUX_                        227
     $_NAND_                        10
     $_NOR_                          7
     $_NOT_                          8
     $_ORNOT_                       22
     $_OR_                         430
     $_XNOR_                         7
     $_XOR_                         10

=== omsp_sfr ===

   Number of wires:                 88
   Number of wire bits:            330
   Number of public wires:          49
   Number of public wire bits:     291
   Number of ports:                 20
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_ANDNOT_                      19
     $_DFFE_PP0P_                    1
     $_NAND_                         2
     $_NOR_                          5
     $_ORNOT_                        4
     $_OR_                          28

=== omsp_sync_cell ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP0_                      2

=== omsp_sync_reset ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP1_                      2

=== omsp_watchdog ===

   Number of wires:                126
   Number of wire bits:            241
   Number of public wires:          39
   Number of public wire bits:     139
   Number of ports:                 24
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                134
     $_ANDNOT_                      31
     $_AND_                          9
     $_DFFE_PP0P_                   22
     $_DFF_PP0_                      1
     $_MUX_                          2
     $_NAND_                        12
     $_NOR_                          6
     $_NOT_                          1
     $_ORNOT_                       10
     $_OR_                          25
     $_XNOR_                         4
     $_XOR_                         11

=== openMSP430 ===

   Number of wires:                178
   Number of wire bits:            798
   Number of public wires:         130
   Number of public wire bits:     750
   Number of ports:                 53
   Number of port bits:            267
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $_OR_                          64
     omsp_clock_module               1
     omsp_dbg                        1
     omsp_execution_unit             1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

=== design hierarchy ===

   openMSP430                        1
     omsp_clock_module               1
       omsp_sync_cell                2
       omsp_sync_reset               1
     omsp_dbg                        1
       omsp_dbg_i2c                  1
         omsp_sync_cell              2
     omsp_execution_unit             1
       omsp_alu                      1
       omsp_register_file            1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

   Number of wires:               6423
   Number of wire bits:          10957
   Number of public wires:         874
   Number of public wire bits:    5057
   Number of ports:                378
   Number of port bits:           1975
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7102
     $_ANDNOT_                    1843
     $_AND_                        412
     $_DFFE_PN0P_                   11
     $_DFFE_PP0N_                   48
     $_DFFE_PP0P_                  464
     $_DFFE_PP1N_                    5
     $_DFFE_PP1P_                    3
     $_DFF_PN0_                      2
     $_DFF_PP0_                    111
     $_DFF_PP1_                     10
     $_MUX_                        978
     $_NAND_                       191
     $_NOR_                        283
     $_NOT_                        226
     $_ORNOT_                      217
     $_OR_                        1661
     $_XNOR_                       174
     $_XOR_                        463

26.26. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing PROC pass (convert processes to netlists).

28.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.4. Executing PROC_INIT pass (extract init attributes).

28.5. Executing PROC_ARST pass (detect async resets in processes).

28.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29. Executing MEMORY pass.

29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 205 unused wires.
<suppressed ~198 debug messages>

29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 113 unused wires.
<suppressed ~113 debug messages>

29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

29.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

30.9. Finished OPT passes. (There is nothing left to do.)

31. Executing FSM pass (extract and optimize FSM).

31.1. Executing FSM_DETECT pass (finding FSMs in design).

31.2. Executing FSM_EXTRACT pass (extracting FSM from design).

31.3. Executing FSM_OPT pass (simple optimizations of FSMs).

31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

31.5. Executing FSM_OPT pass (simple optimizations of FSMs).

31.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

31.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

31.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

32.9. Finished OPT passes. (There is nothing left to do.)

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

34.9. Finished OPT passes. (There is nothing left to do.)

35. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

35.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\omsp_alu':
Mapping DFF cells in module `\omsp_clock_module':
  mapped 15 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg':
  mapped 67 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg_i2c':
  mapped 50 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_execution_unit':
  mapped 35 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_frontend':
  mapped 114 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_mem_backbone':
  mapped 38 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_multiplier':
  mapped 70 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_register_file':
  mapped 231 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sfr':
  mapped 1 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_cell':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_reset':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_watchdog':
  mapped 23 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\openMSP430':

36. Executing ABC pass (technology mapping using ABC).

36.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 710 gates and 771 wires to a netlist network with 61 inputs and 37 outputs.

36.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       29
ABC RESULTS:           AOI21X1 cells:       88
ABC RESULTS:           AOI22X1 cells:       34
ABC RESULTS:             INVX1 cells:       45
ABC RESULTS:            MUX2X1 cells:        4
ABC RESULTS:           NAND2X1 cells:       74
ABC RESULTS:           NAND3X1 cells:       21
ABC RESULTS:            NOR2X1 cells:       78
ABC RESULTS:            NOR3X1 cells:       11
ABC RESULTS:           OAI21X1 cells:      111
ABC RESULTS:           OAI22X1 cells:        9
ABC RESULTS:             OR2X1 cells:       16
ABC RESULTS:           XNOR2X1 cells:       44
ABC RESULTS:            XOR2X1 cells:       16
ABC RESULTS:        internal signals:      673
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

36.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 80 gates and 125 wires to a netlist network with 45 inputs and 25 outputs.

36.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        6
ABC RESULTS:           AOI21X1 cells:        5
ABC RESULTS:             INVX1 cells:       22
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:           NAND2X1 cells:        7
ABC RESULTS:           NAND3X1 cells:       10
ABC RESULTS:            NOR2X1 cells:       13
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:        5
ABC RESULTS:             OR2X1 cells:        3
ABC RESULTS:           XNOR2X1 cells:        5
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       25
Removing temp directory.

36.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 722 gates and 915 wires to a netlist network with 193 inputs and 175 outputs.

36.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       21
ABC RESULTS:           AOI21X1 cells:       32
ABC RESULTS:           AOI22X1 cells:       53
ABC RESULTS:             INVX1 cells:      139
ABC RESULTS:            MUX2X1 cells:       19
ABC RESULTS:           NAND2X1 cells:       80
ABC RESULTS:           NAND3X1 cells:       31
ABC RESULTS:            NOR2X1 cells:       64
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:      100
ABC RESULTS:           OAI22X1 cells:       15
ABC RESULTS:             OR2X1 cells:       11
ABC RESULTS:           XNOR2X1 cells:       14
ABC RESULTS:            XOR2X1 cells:        5
ABC RESULTS:        internal signals:      547
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      175
Removing temp directory.

36.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 324 gates and 404 wires to a netlist network with 80 inputs and 99 outputs.

36.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        9
ABC RESULTS:           AOI21X1 cells:       12
ABC RESULTS:           AOI22X1 cells:        8
ABC RESULTS:             INVX1 cells:      103
ABC RESULTS:            MUX2X1 cells:       32
ABC RESULTS:           NAND2X1 cells:       29
ABC RESULTS:           NAND3X1 cells:       14
ABC RESULTS:            NOR2X1 cells:       21
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:       23
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X1 cells:       12
ABC RESULTS:           XNOR2X1 cells:        1
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:      225
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       99
Removing temp directory.

36.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 403 gates and 596 wires to a netlist network with 193 inputs and 120 outputs.

36.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        7
ABC RESULTS:           AOI21X1 cells:       55
ABC RESULTS:           AOI22X1 cells:       33
ABC RESULTS:             INVX1 cells:       92
ABC RESULTS:            MUX2X1 cells:       32
ABC RESULTS:           NAND2X1 cells:       82
ABC RESULTS:           NAND3X1 cells:        8
ABC RESULTS:            NOR2X1 cells:       45
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:      132
ABC RESULTS:             OR2X1 cells:        6
ABC RESULTS:        internal signals:      283
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      120
Removing temp directory.

36.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1311 gates and 1484 wires to a netlist network with 172 inputs and 285 outputs.

36.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       23
ABC RESULTS:           AOI21X1 cells:       67
ABC RESULTS:           AOI22X1 cells:        6
ABC RESULTS:             INVX1 cells:      243
ABC RESULTS:            MUX2X1 cells:        9
ABC RESULTS:           NAND2X1 cells:      122
ABC RESULTS:           NAND3X1 cells:       56
ABC RESULTS:            NOR2X1 cells:      132
ABC RESULTS:            NOR3X1 cells:        9
ABC RESULTS:           OAI21X1 cells:      210
ABC RESULTS:           OAI22X1 cells:       40
ABC RESULTS:             OR2X1 cells:       64
ABC RESULTS:           XNOR2X1 cells:       21
ABC RESULTS:            XOR2X1 cells:        4
ABC RESULTS:        internal signals:     1027
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      285
Removing temp directory.

36.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 274 gates and 430 wires to a netlist network with 156 inputs and 190 outputs.

36.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.7.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        1
ABC RESULTS:             INVX1 cells:      138
ABC RESULTS:            MUX2X1 cells:      138
ABC RESULTS:           NAND2X1 cells:       57
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:        8
ABC RESULTS:           OAI21X1 cells:       51
ABC RESULTS:             OR2X1 cells:        1
ABC RESULTS:        internal signals:       84
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      190
Removing temp directory.

36.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1720 gates and 1824 wires to a netlist network with 104 inputs and 155 outputs.

36.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       34
ABC RESULTS:           AOI21X1 cells:       80
ABC RESULTS:           AOI22X1 cells:       20
ABC RESULTS:             INVX1 cells:      259
ABC RESULTS:            MUX2X1 cells:       24
ABC RESULTS:           NAND2X1 cells:      291
ABC RESULTS:           NAND3X1 cells:       29
ABC RESULTS:            NOR2X1 cells:      136
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:      323
ABC RESULTS:           OAI22X1 cells:       21
ABC RESULTS:             OR2X1 cells:       51
ABC RESULTS:           XNOR2X1 cells:      199
ABC RESULTS:            XOR2X1 cells:      111
ABC RESULTS:        internal signals:     1565
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:      155
Removing temp directory.

36.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 1786 gates and 2112 wires to a netlist network with 326 inputs and 504 outputs.

36.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       43
ABC RESULTS:           AOI21X1 cells:       61
ABC RESULTS:           AOI22X1 cells:      411
ABC RESULTS:             INVX1 cells:      294
ABC RESULTS:            MUX2X1 cells:        3
ABC RESULTS:           NAND2X1 cells:      173
ABC RESULTS:           NAND3X1 cells:       69
ABC RESULTS:            NOR2X1 cells:       60
ABC RESULTS:            NOR3X1 cells:       11
ABC RESULTS:           OAI21X1 cells:      253
ABC RESULTS:             OR2X1 cells:       16
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:        internal signals:     1282
ABC RESULTS:           input signals:      326
ABC RESULTS:          output signals:      504
Removing temp directory.

36.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 60 gates and 97 wires to a netlist network with 37 inputs and 20 outputs.

36.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.10.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             INVX1 cells:       21
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        6
ABC RESULTS:           NAND3X1 cells:        7
ABC RESULTS:            NOR2X1 cells:       23
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:        5
ABC RESULTS:             OR2X1 cells:        2
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       20
Removing temp directory.

36.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

36.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.11.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

36.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

36.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.12.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

36.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 218 wires to a netlist network with 62 inputs and 53 outputs.

36.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.13.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        9
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:           AOI22X1 cells:        3
ABC RESULTS:             INVX1 cells:       47
ABC RESULTS:            MUX2X1 cells:        6
ABC RESULTS:           NAND2X1 cells:       13
ABC RESULTS:           NAND3X1 cells:       19
ABC RESULTS:            NOR2X1 cells:       44
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:       14
ABC RESULTS:             OR2X1 cells:        6
ABC RESULTS:           XNOR2X1 cells:        6
ABC RESULTS:            XOR2X1 cells:        3
ABC RESULTS:        internal signals:      103
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       53
Removing temp directory.

36.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

36.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/anoushka-tripathi/TCL_WORKSHOP/monksynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.14.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:           NAND3X1 cells:       16
ABC RESULTS:            NOR2X1 cells:       32
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

37. Executing FLATTEN pass (flatten design).
Deleting now unused module omsp_alu.
Deleting now unused module omsp_clock_module.
Deleting now unused module omsp_dbg.
Deleting now unused module omsp_dbg_i2c.
Deleting now unused module omsp_execution_unit.
Deleting now unused module omsp_frontend.
Deleting now unused module omsp_mem_backbone.
Deleting now unused module omsp_multiplier.
Deleting now unused module omsp_register_file.
Deleting now unused module omsp_sfr.
Deleting now unused module omsp_sync_cell.
Deleting now unused module omsp_sync_reset.
Deleting now unused module omsp_watchdog.
<suppressed ~16 debug messages>
Removed 6 unused cells and 12526 unused wires.

38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port openMSP430.aclk using BUFX2.
Mapping port openMSP430.aclk_en using BUFX2.
Don't map input port openMSP430.cpu_en: Missing option -inpad.
Don't map input port openMSP430.dbg_en: Missing option -inpad.
Mapping port openMSP430.dbg_freeze using BUFX2.
Don't map input port openMSP430.dbg_i2c_addr_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_scl: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_sda_in: Missing option -inpad.
Mapping port openMSP430.dbg_i2c_sda_out using BUFX2.
Don't map input port openMSP430.dbg_uart_rxd: Missing option -inpad.
Mapping port openMSP430.dbg_uart_txd using BUFX2.
Don't map input port openMSP430.dco_clk: Missing option -inpad.
Mapping port openMSP430.dco_enable using BUFX2.
Mapping port openMSP430.dco_wkup using BUFX2.
Don't map input port openMSP430.dma_addr_10_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_11_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_12_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_13_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_14_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_15_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_7_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_8_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_9_: Missing option -inpad.
Don't map input port openMSP430.dma_din_0_: Missing option -inpad.
Don't map input port openMSP430.dma_din_10_: Missing option -inpad.
Don't map input port openMSP430.dma_din_11_: Missing option -inpad.
Don't map input port openMSP430.dma_din_12_: Missing option -inpad.
Don't map input port openMSP430.dma_din_13_: Missing option -inpad.
Don't map input port openMSP430.dma_din_14_: Missing option -inpad.
Don't map input port openMSP430.dma_din_15_: Missing option -inpad.
Don't map input port openMSP430.dma_din_1_: Missing option -inpad.
Don't map input port openMSP430.dma_din_2_: Missing option -inpad.
Don't map input port openMSP430.dma_din_3_: Missing option -inpad.
Don't map input port openMSP430.dma_din_4_: Missing option -inpad.
Don't map input port openMSP430.dma_din_5_: Missing option -inpad.
Don't map input port openMSP430.dma_din_6_: Missing option -inpad.
Don't map input port openMSP430.dma_din_7_: Missing option -inpad.
Don't map input port openMSP430.dma_din_8_: Missing option -inpad.
Don't map input port openMSP430.dma_din_9_: Missing option -inpad.
Mapping port openMSP430.dma_dout_0_ using BUFX2.
Mapping port openMSP430.dma_dout_10_ using BUFX2.
Mapping port openMSP430.dma_dout_11_ using BUFX2.
Mapping port openMSP430.dma_dout_12_ using BUFX2.
Mapping port openMSP430.dma_dout_13_ using BUFX2.
Mapping port openMSP430.dma_dout_14_ using BUFX2.
Mapping port openMSP430.dma_dout_15_ using BUFX2.
Mapping port openMSP430.dma_dout_1_ using BUFX2.
Mapping port openMSP430.dma_dout_2_ using BUFX2.
Mapping port openMSP430.dma_dout_3_ using BUFX2.
Mapping port openMSP430.dma_dout_4_ using BUFX2.
Mapping port openMSP430.dma_dout_5_ using BUFX2.
Mapping port openMSP430.dma_dout_6_ using BUFX2.
Mapping port openMSP430.dma_dout_7_ using BUFX2.
Mapping port openMSP430.dma_dout_8_ using BUFX2.
Mapping port openMSP430.dma_dout_9_ using BUFX2.
Don't map input port openMSP430.dma_en: Missing option -inpad.
Don't map input port openMSP430.dma_priority: Missing option -inpad.
Mapping port openMSP430.dma_ready using BUFX2.
Mapping port openMSP430.dma_resp using BUFX2.
Don't map input port openMSP430.dma_we_0_: Missing option -inpad.
Don't map input port openMSP430.dma_we_1_: Missing option -inpad.
Don't map input port openMSP430.dma_wkup: Missing option -inpad.
Mapping port openMSP430.dmem_addr_0_ using BUFX2.
Mapping port openMSP430.dmem_addr_10_ using BUFX2.
Mapping port openMSP430.dmem_addr_11_ using BUFX2.
Mapping port openMSP430.dmem_addr_12_ using BUFX2.
Mapping port openMSP430.dmem_addr_1_ using BUFX2.
Mapping port openMSP430.dmem_addr_2_ using BUFX2.
Mapping port openMSP430.dmem_addr_3_ using BUFX2.
Mapping port openMSP430.dmem_addr_4_ using BUFX2.
Mapping port openMSP430.dmem_addr_5_ using BUFX2.
Mapping port openMSP430.dmem_addr_6_ using BUFX2.
Mapping port openMSP430.dmem_addr_7_ using BUFX2.
Mapping port openMSP430.dmem_addr_8_ using BUFX2.
Mapping port openMSP430.dmem_addr_9_ using BUFX2.
Mapping port openMSP430.dmem_cen using BUFX2.
Mapping port openMSP430.dmem_din_0_ using BUFX2.
Mapping port openMSP430.dmem_din_10_ using BUFX2.
Mapping port openMSP430.dmem_din_11_ using BUFX2.
Mapping port openMSP430.dmem_din_12_ using BUFX2.
Mapping port openMSP430.dmem_din_13_ using BUFX2.
Mapping port openMSP430.dmem_din_14_ using BUFX2.
Mapping port openMSP430.dmem_din_15_ using BUFX2.
Mapping port openMSP430.dmem_din_1_ using BUFX2.
Mapping port openMSP430.dmem_din_2_ using BUFX2.
Mapping port openMSP430.dmem_din_3_ using BUFX2.
Mapping port openMSP430.dmem_din_4_ using BUFX2.
Mapping port openMSP430.dmem_din_5_ using BUFX2.
Mapping port openMSP430.dmem_din_6_ using BUFX2.
Mapping port openMSP430.dmem_din_7_ using BUFX2.
Mapping port openMSP430.dmem_din_8_ using BUFX2.
Mapping port openMSP430.dmem_din_9_ using BUFX2.
Don't map input port openMSP430.dmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.dmem_wen_0_ using BUFX2.
Mapping port openMSP430.dmem_wen_1_ using BUFX2.
Don't map input port openMSP430.irq_0_: Missing option -inpad.
Don't map input port openMSP430.irq_10_: Missing option -inpad.
Don't map input port openMSP430.irq_11_: Missing option -inpad.
Don't map input port openMSP430.irq_12_: Missing option -inpad.
Don't map input port openMSP430.irq_13_: Missing option -inpad.
Don't map input port openMSP430.irq_1_: Missing option -inpad.
Don't map input port openMSP430.irq_2_: Missing option -inpad.
Don't map input port openMSP430.irq_3_: Missing option -inpad.
Don't map input port openMSP430.irq_4_: Missing option -inpad.
Don't map input port openMSP430.irq_5_: Missing option -inpad.
Don't map input port openMSP430.irq_6_: Missing option -inpad.
Don't map input port openMSP430.irq_7_: Missing option -inpad.
Don't map input port openMSP430.irq_8_: Missing option -inpad.
Don't map input port openMSP430.irq_9_: Missing option -inpad.
Mapping port openMSP430.irq_acc_0_ using BUFX2.
Mapping port openMSP430.irq_acc_10_ using BUFX2.
Mapping port openMSP430.irq_acc_11_ using BUFX2.
Mapping port openMSP430.irq_acc_12_ using BUFX2.
Mapping port openMSP430.irq_acc_13_ using BUFX2.
Mapping port openMSP430.irq_acc_1_ using BUFX2.
Mapping port openMSP430.irq_acc_2_ using BUFX2.
Mapping port openMSP430.irq_acc_3_ using BUFX2.
Mapping port openMSP430.irq_acc_4_ using BUFX2.
Mapping port openMSP430.irq_acc_5_ using BUFX2.
Mapping port openMSP430.irq_acc_6_ using BUFX2.
Mapping port openMSP430.irq_acc_7_ using BUFX2.
Mapping port openMSP430.irq_acc_8_ using BUFX2.
Mapping port openMSP430.irq_acc_9_ using BUFX2.
Don't map input port openMSP430.lfxt_clk: Missing option -inpad.
Mapping port openMSP430.lfxt_enable using BUFX2.
Mapping port openMSP430.lfxt_wkup using BUFX2.
Mapping port openMSP430.mclk using BUFX2.
Don't map input port openMSP430.nmi: Missing option -inpad.
Mapping port openMSP430.per_addr_0_ using BUFX2.
Mapping port openMSP430.per_addr_10_ using BUFX2.
Mapping port openMSP430.per_addr_11_ using BUFX2.
Mapping port openMSP430.per_addr_12_ using BUFX2.
Mapping port openMSP430.per_addr_13_ using BUFX2.
Mapping port openMSP430.per_addr_1_ using BUFX2.
Mapping port openMSP430.per_addr_2_ using BUFX2.
Mapping port openMSP430.per_addr_3_ using BUFX2.
Mapping port openMSP430.per_addr_4_ using BUFX2.
Mapping port openMSP430.per_addr_5_ using BUFX2.
Mapping port openMSP430.per_addr_6_ using BUFX2.
Mapping port openMSP430.per_addr_7_ using BUFX2.
Mapping port openMSP430.per_addr_8_ using BUFX2.
Mapping port openMSP430.per_addr_9_ using BUFX2.
Mapping port openMSP430.per_din_0_ using BUFX2.
Mapping port openMSP430.per_din_10_ using BUFX2.
Mapping port openMSP430.per_din_11_ using BUFX2.
Mapping port openMSP430.per_din_12_ using BUFX2.
Mapping port openMSP430.per_din_13_ using BUFX2.
Mapping port openMSP430.per_din_14_ using BUFX2.
Mapping port openMSP430.per_din_15_ using BUFX2.
Mapping port openMSP430.per_din_1_ using BUFX2.
Mapping port openMSP430.per_din_2_ using BUFX2.
Mapping port openMSP430.per_din_3_ using BUFX2.
Mapping port openMSP430.per_din_4_ using BUFX2.
Mapping port openMSP430.per_din_5_ using BUFX2.
Mapping port openMSP430.per_din_6_ using BUFX2.
Mapping port openMSP430.per_din_7_ using BUFX2.
Mapping port openMSP430.per_din_8_ using BUFX2.
Mapping port openMSP430.per_din_9_ using BUFX2.
Don't map input port openMSP430.per_dout_0_: Missing option -inpad.
Don't map input port openMSP430.per_dout_10_: Missing option -inpad.
Don't map input port openMSP430.per_dout_11_: Missing option -inpad.
Don't map input port openMSP430.per_dout_12_: Missing option -inpad.
Don't map input port openMSP430.per_dout_13_: Missing option -inpad.
Don't map input port openMSP430.per_dout_14_: Missing option -inpad.
Don't map input port openMSP430.per_dout_15_: Missing option -inpad.
Don't map input port openMSP430.per_dout_1_: Missing option -inpad.
Don't map input port openMSP430.per_dout_2_: Missing option -inpad.
Don't map input port openMSP430.per_dout_3_: Missing option -inpad.
Don't map input port openMSP430.per_dout_4_: Missing option -inpad.
Don't map input port openMSP430.per_dout_5_: Missing option -inpad.
Don't map input port openMSP430.per_dout_6_: Missing option -inpad.
Don't map input port openMSP430.per_dout_7_: Missing option -inpad.
Don't map input port openMSP430.per_dout_8_: Missing option -inpad.
Don't map input port openMSP430.per_dout_9_: Missing option -inpad.
Mapping port openMSP430.per_en using BUFX2.
Mapping port openMSP430.per_we_0_ using BUFX2.
Mapping port openMSP430.per_we_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_0_ using BUFX2.
Mapping port openMSP430.pmem_addr_10_ using BUFX2.
Mapping port openMSP430.pmem_addr_11_ using BUFX2.
Mapping port openMSP430.pmem_addr_12_ using BUFX2.
Mapping port openMSP430.pmem_addr_13_ using BUFX2.
Mapping port openMSP430.pmem_addr_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_2_ using BUFX2.
Mapping port openMSP430.pmem_addr_3_ using BUFX2.
Mapping port openMSP430.pmem_addr_4_ using BUFX2.
Mapping port openMSP430.pmem_addr_5_ using BUFX2.
Mapping port openMSP430.pmem_addr_6_ using BUFX2.
Mapping port openMSP430.pmem_addr_7_ using BUFX2.
Mapping port openMSP430.pmem_addr_8_ using BUFX2.
Mapping port openMSP430.pmem_addr_9_ using BUFX2.
Mapping port openMSP430.pmem_cen using BUFX2.
Mapping port openMSP430.pmem_din_0_ using BUFX2.
Mapping port openMSP430.pmem_din_10_ using BUFX2.
Mapping port openMSP430.pmem_din_11_ using BUFX2.
Mapping port openMSP430.pmem_din_12_ using BUFX2.
Mapping port openMSP430.pmem_din_13_ using BUFX2.
Mapping port openMSP430.pmem_din_14_ using BUFX2.
Mapping port openMSP430.pmem_din_15_ using BUFX2.
Mapping port openMSP430.pmem_din_1_ using BUFX2.
Mapping port openMSP430.pmem_din_2_ using BUFX2.
Mapping port openMSP430.pmem_din_3_ using BUFX2.
Mapping port openMSP430.pmem_din_4_ using BUFX2.
Mapping port openMSP430.pmem_din_5_ using BUFX2.
Mapping port openMSP430.pmem_din_6_ using BUFX2.
Mapping port openMSP430.pmem_din_7_ using BUFX2.
Mapping port openMSP430.pmem_din_8_ using BUFX2.
Mapping port openMSP430.pmem_din_9_ using BUFX2.
Don't map input port openMSP430.pmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.pmem_wen_0_ using BUFX2.
Mapping port openMSP430.pmem_wen_1_ using BUFX2.
Mapping port openMSP430.puc_rst using BUFX2.
Don't map input port openMSP430.reset_n: Missing option -inpad.
Don't map input port openMSP430.scan_enable: Missing option -inpad.
Don't map input port openMSP430.scan_mode: Missing option -inpad.
Mapping port openMSP430.smclk using BUFX2.
Mapping port openMSP430.smclk_en using BUFX2.
Don't map input port openMSP430.wkup: Missing option -inpad.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.16. Finished OPT passes. (There is nothing left to do.)

40. Executing Verilog backend.

40.1. Executing BMUXMAP pass.

40.2. Executing DEMUXMAP pass.
Dumping module `\openMSP430'.

End of script. Logfile hash: 7f52cf1e9b, CPU: user 2.44s system 0.02s, MEM: 64.37 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 14.2.0-19ubuntu2 -fPIC -O3)
Time spent: 45% 2x abc (1 sec), 13% 38x opt_clean (0 sec), ...
