{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:35:50 2014 " "Info: Processing started: Wed Mar 19 15:35:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_lab4_2 -c g31_lab4_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[0\] " "Warning: Node \"day_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[1\] " "Warning: Node \"day_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[4\] " "Warning: Node \"year_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[0\] " "Warning: Node \"year_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[1\] " "Warning: Node \"year_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[2\] " "Warning: Node \"day_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[2\] " "Warning: Node \"year_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[3\] " "Warning: Node \"day_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[3\] " "Warning: Node \"year_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[4\] " "Warning: Node \"day_set\[4\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[0\] " "Warning: Node \"month_set\[0\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[1\] " "Warning: Node \"month_set\[1\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[2\] " "Warning: Node \"month_set\[2\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[3\] " "Warning: Node \"month_set\[3\]\" is a latch" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_d " "Info: Assuming node \"load_d\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_y " "Info: Assuming node \"load_y\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_m " "Info: Assuming node \"load_m\" is a latch enable. Will not compute fmax for this pin." {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] register g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 171.91 MHz 5.817 ns Internal " "Info: Clock \"clock\" has Internal fmax of 171.91 MHz between source register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]\" and destination register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]\" (period= 5.817 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.578 ns + Longest register register " "Info: + Longest register to register delay is 5.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 1 REG LCFF_X45_Y21_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.485 ns) 1.430 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|LessThan0~0 2 COMB LCCOMB_X46_Y19_N14 1 " "Info: 2: + IC(0.945 ns) + CELL(0.485 ns) = 1.430 ns; Loc. = LCCOMB_X46_Y19_N14; Fanout = 1; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.430 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 2.058 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|LessThan0~3 3 COMB LCCOMB_X46_Y19_N4 2 " "Info: 3: + IC(0.306 ns) + CELL(0.322 ns) = 2.058 ns; Loc. = LCCOMB_X46_Y19_N4; Fanout = 2; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.628 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 2.691 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out~0 4 COMB LCCOMB_X46_Y19_N28 8 " "Info: 4: + IC(0.311 ns) + CELL(0.322 ns) = 2.691 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 8; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.521 ns) 3.544 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~2 5 COMB LCCOMB_X46_Y19_N12 5 " "Info: 5: + IC(0.332 ns) + CELL(0.521 ns) = 3.544 ns; Loc. = LCCOMB_X46_Y19_N12; Fanout = 5; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.853 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.491 ns) 5.482 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]~7 6 COMB LCCOMB_X45_Y21_N2 1 " "Info: 6: + IC(1.447 ns) + CELL(0.491 ns) = 5.482 ns; Loc. = LCCOMB_X45_Y21_N2; Fanout = 1; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.938 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.578 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 7 REG LCFF_X45_Y21_N3 6 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 5.578 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.237 ns ( 40.10 % ) " "Info: Total cell delay = 2.237 ns ( 40.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.341 ns ( 59.90 % ) " "Info: Total interconnect delay = 3.341 ns ( 59.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.578 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.578 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.945ns 0.306ns 0.311ns 0.332ns 1.447ns 0.000ns } { 0.000ns 0.485ns 0.322ns 0.322ns 0.521ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.853 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 3 REG LCFF_X45_Y21_N3 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.853 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 3 REG LCFF_X45_Y21_N3 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.578 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.578 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|LessThan0~3 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.945ns 0.306ns 0.311ns 0.332ns 1.447ns 0.000ns } { 0.000ns 0.485ns 0.322ns 0.322ns 0.521ns 0.491ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] reset clock 7.927 ns register " "Info: tsu for register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.927 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.818 ns + Longest pin register " "Info: + Longest pin to register delay is 10.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.546 ns) + CELL(0.521 ns) 7.931 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out~0 2 COMB LCCOMB_X46_Y19_N28 8 " "Info: 2: + IC(6.546 ns) + CELL(0.521 ns) = 7.931 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 8; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.067 ns" { reset g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.521 ns) 8.784 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~2 3 COMB LCCOMB_X46_Y19_N12 5 " "Info: 3: + IC(0.332 ns) + CELL(0.521 ns) = 8.784 ns; Loc. = LCCOMB_X46_Y19_N12; Fanout = 5; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.853 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.491 ns) 10.722 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]~7 4 COMB LCCOMB_X45_Y21_N2 1 " "Info: 4: + IC(1.447 ns) + CELL(0.491 ns) = 10.722 ns; Loc. = LCCOMB_X45_Y21_N2; Fanout = 1; COMB Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.938 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.818 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 5 REG LCFF_X45_Y21_N3 6 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 10.818 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.493 ns ( 23.04 % ) " "Info: Total cell delay = 2.493 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.325 ns ( 76.96 % ) " "Info: Total interconnect delay = 8.325 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.818 ns" { reset g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.818 ns" { reset {} reset~combout {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 6.546ns 0.332ns 1.447ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 3 REG LCFF_X45_Y21_N3 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X45_Y21_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "../Lab4.1/g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.818 ns" { reset g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.818 ns" { reset {} reset~combout {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out~0 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[4]~2 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3]~7 {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 6.546ns 0.332ns 1.447ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.491ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segments2\[3\] g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 16.716 ns memory " "Info: tco from clock \"clock\" to destination pin \"segments2\[3\]\" through memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0\" is 16.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.921 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.747 ns) 2.921 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y19 8 " "Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.921 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.70 % ) " "Info: Total cell delay = 1.773 ns ( 60.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 39.30 % ) " "Info: Total interconnect delay = 1.148 ns ( 39.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.921 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.561 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[6\] 2 MEM M4K_X17_Y19 8 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y19; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_2\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.2/db/altsyncram_e501.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.450 ns) 5.703 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux0~0 3 COMB LCCOMB_X5_Y22_N0 7 " "Info: 3: + IC(1.876 ns) + CELL(0.450 ns) = 5.703 ns; Loc. = LCCOMB_X5_Y22_N0; Fanout = 7; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.326 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.516 ns) 7.120 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1 4 COMB LCCOMB_X2_Y23_N18 6 " "Info: 4: + IC(0.901 ns) + CELL(0.516 ns) = 7.120 ns; Loc. = LCCOMB_X2_Y23_N18; Fanout = 6; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.417 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.521 ns) 8.576 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux4~0 5 COMB LCCOMB_X3_Y19_N6 1 " "Info: 5: + IC(0.935 ns) + CELL(0.521 ns) = 8.576 ns; Loc. = LCCOMB_X3_Y19_N6; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.456 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.516 ns) 9.610 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux4~1 6 COMB LCCOMB_X3_Y19_N0 1 " "Info: 6: + IC(0.518 ns) + CELL(0.516 ns) = 9.610 ns; Loc. = LCCOMB_X3_Y19_N0; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg2\|Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.034 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 } "NODE_NAME" } } { "../Lab4.1/g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(2.830 ns) 13.561 ns segments2\[3\] 7 PIN PIN_H4 0 " "Info: 7: + IC(1.121 ns) + CELL(2.830 ns) = 13.561 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'segments2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.951 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 segments2[3] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.210 ns ( 60.54 % ) " "Info: Total cell delay = 8.210 ns ( 60.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.351 ns ( 39.46 % ) " "Info: Total interconnect delay = 5.351 ns ( 39.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.561 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 segments2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.561 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 {} segments2[3] {} } { 0.000ns 0.000ns 1.876ns 0.901ns 0.935ns 0.518ns 1.121ns } { 0.000ns 3.377ns 0.450ns 0.516ns 0.521ns 0.516ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.921 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.561 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 segments2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.561 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_2|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[6] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg2|Mux4~1 {} segments2[3] {} } { 0.000ns 0.000ns 1.876ns 0.901ns 0.935ns 0.518ns 1.121ns } { 0.000ns 3.377ns 0.450ns 0.516ns 0.521ns 0.516ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "year_set\[1\] Initial_Set\[1\] load_y 0.721 ns register " "Info: th for register \"year_set\[1\]\" (data pin = \"Initial_Set\[1\]\", clock pin = \"load_y\") is 0.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_y destination 3.368 ns + Longest register " "Info: + Longest clock path from clock \"load_y\" to destination register is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns load_y 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'load_y'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_y } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.319 ns) 3.368 ns year_set\[1\] 2 REG LCCOMB_X46_Y18_N28 1 " "Info: 2: + IC(2.175 ns) + CELL(0.319 ns) = 3.368 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'year_set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.494 ns" { load_y year_set[1] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 35.42 % ) " "Info: Total cell delay = 1.193 ns ( 35.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 64.58 % ) " "Info: Total interconnect delay = 2.175 ns ( 64.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.368 ns" { load_y year_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.368 ns" { load_y {} load_y~combout {} year_set[1] {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.874ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.647 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Initial_Set\[1\] 1 PIN PIN_L21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 3; PIN Node = 'Initial_Set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Initial_Set[1] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.521 ns) 2.647 ns year_set\[1\] 2 REG LCCOMB_X46_Y18_N28 1 " "Info: 2: + IC(1.100 ns) + CELL(0.521 ns) = 2.647 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'year_set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.621 ns" { Initial_Set[1] year_set[1] } "NODE_NAME" } } { "../Lab4.1/g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns ( 58.44 % ) " "Info: Total cell delay = 1.547 ns ( 58.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 41.56 % ) " "Info: Total interconnect delay = 1.100 ns ( 41.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { Initial_Set[1] year_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.647 ns" { Initial_Set[1] {} Initial_Set[1]~combout {} year_set[1] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.026ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.368 ns" { load_y year_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.368 ns" { load_y {} load_y~combout {} year_set[1] {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.874ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { Initial_Set[1] year_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.647 ns" { Initial_Set[1] {} Initial_Set[1]~combout {} year_set[1] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.026ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:35:50 2014 " "Info: Processing ended: Wed Mar 19 15:35:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
