$comment
	File created using the following command:
		vcd file master_mind.msim.vcd -direction
$end
$date
	Sat Jun 06 19:04:29 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module master_mind_vlg_vec_tst $end
$var reg 1 ! ja_pino0 $end
$var reg 1 " ja_pino1 $end
$var reg 1 # ja_pino2 $end
$var reg 1 $ ja_pino3 $end
$var reg 1 % ja_pino4 $end
$var reg 1 & jb_pino0 $end
$var reg 1 ' jb_pino1 $end
$var reg 1 ( jb_pino2 $end
$var reg 1 ) jb_pino3 $end
$var reg 1 * jb_pino4 $end
$var wire 1 + flag $end
$var wire 1 , led0 $end
$var wire 1 - led1 $end
$var wire 1 . led2 $end
$var wire 1 / led3 $end
$var wire 1 0 led4 $end
$var wire 1 1 sampler $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 ja_pino0~input_o $end
$var wire 1 9 jb_pino0~input_o $end
$var wire 1 : led0~output_o $end
$var wire 1 ; led1~output_o $end
$var wire 1 < led2~output_o $end
$var wire 1 = led3~output_o $end
$var wire 1 > led4~output_o $end
$var wire 1 ? flag~output_o $end
$var wire 1 @ ja_pino1~input_o $end
$var wire 1 A jb_pino1~input_o $end
$var wire 1 B process_0~0_combout $end
$var wire 1 C ja_pino2~input_o $end
$var wire 1 D jb_pino2~input_o $end
$var wire 1 E process_0~1_combout $end
$var wire 1 F ja_pino3~input_o $end
$var wire 1 G jb_pino3~input_o $end
$var wire 1 H process_0~2_combout $end
$var wire 1 I ja_pino4~input_o $end
$var wire 1 J jb_pino4~input_o $end
$var wire 1 K process_0~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
1&
0'
0(
0)
0*
1+
1,
1-
1.
1/
10
x1
02
13
x4
15
16
17
18
19
1:
1;
1<
1=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#1000000
