Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr  2 21:44:13 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_module_control_sets_placed.rpt
| Design       : calculator_top_module
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                            |                       |                1 |              1 |
|  clk_IBUF_BUFG | keypad_input/number_nxt_inferred__0/i__n_0 | reset_db/reset_btn_db |                1 |              4 |
|  clk_IBUF_BUFG | reset_db/count[0]_i_1_n_0                  |                       |                6 |             21 |
|  clk_IBUF_BUFG |                                            | reset_db/reset_btn_db |                7 |             28 |
+----------------+--------------------------------------------+-----------------------+------------------+----------------+


