module top
#(parameter param388 = {{({((8'ha7) << (8'h9f)), (~(8'hbd))} ? ((~(8'hbb)) ? ((8'hbe) ? (8'hbd) : (8'hbe)) : ((8'ha7) < (7'h42))) : (~&((8'ha3) ? (7'h43) : (8'ha8))))}}, 
parameter param389 = {(~|param388), (param388 ? (((+param388) ? param388 : (param388 > param388)) ? (+((8'had) ? param388 : param388)) : param388) : (+(~^(~|param388))))})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h368):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire4;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire signed [(3'h4):(1'h0)] wire373;
  wire [(4'hc):(1'h0)] wire67;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire375;
  wire [(4'hd):(1'h0)] wire379;
  wire signed [(4'h8):(1'h0)] wire380;
  wire signed [(5'h13):(1'h0)] wire386;
  reg [(4'hd):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg64 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg63 = (1'h0);
  reg [(4'hc):(1'h0)] reg62 = (1'h0);
  reg [(2'h2):(1'h0)] reg61 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg60 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg59 = (1'h0);
  reg [(3'h7):(1'h0)] reg58 = (1'h0);
  reg [(4'hf):(1'h0)] reg57 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg56 = (1'h0);
  reg [(5'h10):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg54 = (1'h0);
  reg [(3'h7):(1'h0)] reg53 = (1'h0);
  reg [(4'hb):(1'h0)] reg52 = (1'h0);
  reg [(3'h5):(1'h0)] reg51 = (1'h0);
  reg [(4'h9):(1'h0)] reg50 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg49 = (1'h0);
  reg [(4'hf):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg46 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg [(4'ha):(1'h0)] reg44 = (1'h0);
  reg [(2'h3):(1'h0)] reg43 = (1'h0);
  reg [(4'hd):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg41 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg40 = (1'h0);
  reg [(3'h6):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg37 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(4'hc):(1'h0)] reg34 = (1'h0);
  reg [(4'ha):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg31 = (1'h0);
  reg [(2'h2):(1'h0)] reg30 = (1'h0);
  reg [(4'ha):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg27 = (1'h0);
  reg [(5'h12):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg25 = (1'h0);
  reg [(4'ha):(1'h0)] reg24 = (1'h0);
  reg [(3'h6):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg21 = (1'h0);
  reg [(3'h7):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg18 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg15 = (1'h0);
  reg signed [(4'he):(1'h0)] reg14 = (1'h0);
  reg [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(4'hc):(1'h0)] reg8 = (1'h0);
  reg [(4'h8):(1'h0)] reg7 = (1'h0);
  reg [(4'hc):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg376 = (1'h0);
  reg [(5'h11):(1'h0)] reg377 = (1'h0);
  reg [(3'h4):(1'h0)] reg378 = (1'h0);
  reg [(4'hb):(1'h0)] reg381 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg382 = (1'h0);
  reg [(5'h13):(1'h0)] reg383 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg384 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg385 = (1'h0);
  assign y = {wire373,
                 wire67,
                 wire5,
                 wire375,
                 wire379,
                 wire380,
                 wire386,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg376,
                 reg377,
                 reg378,
                 reg381,
                 reg382,
                 reg383,
                 reg384,
                 reg385,
                 (1'h0)};
  assign wire5 = ((^$unsigned(((~|wire4) ?
                     wire2[(4'h8):(3'h5)] : wire3[(3'h6):(2'h2)]))) << (wire3 ?
                     (^~{$unsigned((8'h9c))}) : (^~wire3)));
  always
    @(posedge clk) begin
      if ((&$signed(wire1)))
        begin
          reg6 <= $unsigned((wire1[(4'hb):(2'h3)] ?
              {$signed({(8'hb0), (8'hb2)}),
                  $signed(((8'h9e) ^ wire0))} : (~|(8'h9d))));
          reg7 <= (^$unsigned((wire4[(3'h7):(2'h3)] ?
              wire2[(2'h3):(1'h0)] : wire5[(2'h2):(1'h1)])));
          reg8 <= (wire4 ?
              (-(wire4[(4'h8):(3'h6)] ?
                  $unsigned(wire4) : $signed($unsigned(wire5)))) : $unsigned(wire0));
          reg9 <= wire0;
          reg10 <= reg8[(4'hc):(4'h8)];
        end
      else
        begin
          reg6 <= wire5;
        end
    end
  always
    @(posedge clk) begin
      reg11 <= {(((reg7[(2'h3):(2'h3)] ? $signed(wire5) : $unsigned(wire4)) ?
              $signed($signed(wire1)) : ((wire4 ? reg8 : wire5) ?
                  $unsigned(wire2) : $signed(wire4))) < $signed($unsigned($unsigned(wire2))))};
      reg12 <= ((reg6 << reg6) ? $unsigned(wire0[(1'h1):(1'h0)]) : wire1);
      reg13 <= $unsigned(($signed(wire5) ?
          $signed((~$signed(wire5))) : (($signed(wire1) ? (^~wire4) : reg9) ?
              reg11[(2'h2):(1'h0)] : ($unsigned(reg12) ^~ (wire2 >> wire1)))));
      reg14 <= {(reg6[(4'h9):(4'h9)] <= wire3[(3'h4):(2'h3)]),
          $signed(($unsigned(reg7[(1'h0):(1'h0)]) ?
              reg7 : $unsigned(wire2[(3'h6):(1'h1)])))};
      if (wire5)
        begin
          reg15 <= reg7[(2'h2):(1'h1)];
          reg16 <= $unsigned(((^~(~|wire0)) ?
              (~^$unsigned((!reg11))) : ($signed(((8'hb4) >= wire5)) <<< {$unsigned(wire3)})));
          reg17 <= (~&($signed($signed(reg14)) ?
              ({$signed((7'h41)), $signed(reg12)} ?
                  (wire0[(3'h7):(2'h3)] ?
                      (wire3 ?
                          reg12 : wire1) : wire2) : $unsigned($unsigned(wire0))) : $signed((^~{wire2,
                  wire3}))));
          reg18 <= (reg13[(3'h6):(1'h1)] + (((~&((8'hb1) <= reg10)) ?
                  {((7'h41) ? reg14 : reg9),
                      reg10[(3'h5):(3'h4)]} : (-(~(8'ha7)))) ?
              (reg15 < wire5[(4'h8):(3'h5)]) : ($signed($signed(reg7)) & ($signed(wire3) && $unsigned(reg12)))));
          reg19 <= reg10[(3'h6):(2'h2)];
        end
      else
        begin
          reg15 <= (7'h44);
          reg16 <= $signed(reg11[(1'h1):(1'h0)]);
          reg17 <= (8'hb3);
          reg18 <= reg15[(3'h6):(2'h3)];
          reg19 <= (reg14 ?
              (reg14 | $unsigned(reg10[(2'h3):(2'h2)])) : $unsigned({(~&(wire0 ^~ reg15)),
                  (+reg8[(4'hc):(4'h9)])}));
        end
    end
  always
    @(posedge clk) begin
      if (((&$unsigned(($signed((8'had)) ?
          (reg19 == (8'haa)) : $signed(reg6)))) >>> (^$signed({reg10}))))
        begin
          reg20 <= ((wire3 ? (~&$signed($unsigned(reg6))) : (7'h40)) ?
              reg6 : wire3[(2'h3):(1'h0)]);
          if (wire4[(2'h2):(1'h1)])
            begin
              reg21 <= ((reg6 ?
                  ($signed(reg13) ?
                      reg19 : ((&reg15) <= (&(8'h9d)))) : (((reg20 ~^ reg17) ?
                          $signed(reg9) : {(8'h9e), wire1}) ?
                      {(reg20 ? reg18 : (8'haa)),
                          {reg15}} : $signed($unsigned(reg11)))) && reg17);
              reg22 <= (-$unsigned($unsigned(wire2[(4'h8):(2'h2)])));
              reg23 <= reg6;
              reg24 <= $signed(($unsigned({(wire4 ? (7'h41) : reg10), reg8}) ?
                  $signed((&$signed(reg7))) : reg6[(3'h5):(1'h1)]));
            end
          else
            begin
              reg21 <= ((($unsigned({wire3}) - $signed((-reg15))) ?
                  (reg11 >= wire1) : (8'haf)) == reg21[(5'h10):(3'h5)]);
              reg22 <= $unsigned($signed(reg7));
              reg23 <= reg17;
            end
          reg25 <= (wire1 ^~ (~|{(-$unsigned(reg6))}));
          if ($signed($unsigned(reg6)))
            begin
              reg26 <= (($unsigned(($signed(reg17) >> $signed((7'h44)))) ?
                  $signed($unsigned((reg14 ?
                      reg24 : reg23))) : ((|reg25[(4'hc):(4'hb)]) ?
                      (((8'hbd) ^~ (8'ha1)) ?
                          $signed((8'hb2)) : ((8'hb1) <= reg23)) : wire5[(1'h1):(1'h1)])) && ((-(~|reg10[(1'h1):(1'h1)])) ?
                  (|reg11[(2'h2):(2'h2)]) : $signed(wire5)));
              reg27 <= (wire0 >= $unsigned(((((8'hb1) ? (8'hb3) : reg17) ?
                      $unsigned((8'ha9)) : (wire4 & reg9)) ?
                  reg17 : ((reg22 ? reg19 : reg10) ?
                      (~&reg15) : (reg15 ? wire0 : reg13)))));
            end
          else
            begin
              reg26 <= ($signed(reg8) ? reg7 : wire5);
              reg27 <= (reg13[(3'h5):(2'h3)] >= $unsigned(($unsigned(reg8) ?
                  (reg25 + (reg10 ? reg18 : wire0)) : reg14[(3'h5):(2'h3)])));
              reg28 <= ($unsigned({(reg8 ? (~^(8'hb8)) : (reg16 || reg27))}) ?
                  reg16 : reg12[(4'h9):(2'h2)]);
            end
        end
      else
        begin
          reg20 <= $unsigned((-(~{$signed(reg18), (reg27 >> reg18)})));
        end
      if ((|reg20[(3'h7):(3'h4)]))
        begin
          reg29 <= (&{($unsigned(reg28[(2'h3):(1'h1)]) ?
                  (&$signed((8'ha5))) : reg9[(3'h6):(3'h5)]),
              (^wire2[(2'h3):(1'h1)])});
          if ($unsigned((reg20[(3'h6):(2'h2)] ?
              (~&(~^(reg24 <= reg27))) : (reg11 ?
                  ({(8'ha6)} ?
                      (reg12 ? reg14 : reg8) : wire3) : $unsigned({reg28,
                      reg26})))))
            begin
              reg30 <= ({reg19} ? $unsigned(reg18) : {reg29});
              reg31 <= {(-$unsigned($signed(wire0[(4'h9):(4'h9)]))),
                  ((~&{reg13, (!reg11)}) ?
                      {{{reg7}, (reg22 ? reg12 : reg9)},
                          reg16[(1'h0):(1'h0)]} : reg28[(3'h4):(2'h2)])};
              reg32 <= (!(($signed($signed(reg7)) ?
                  (((7'h40) * reg27) | ((8'hb7) ?
                      wire3 : wire1)) : (wire1[(1'h1):(1'h1)] ?
                      (&reg7) : (8'h9c))) & (reg7 <<< reg27)));
              reg33 <= (reg29 > (-$signed(((-reg31) & reg13[(4'ha):(3'h5)]))));
            end
          else
            begin
              reg30 <= $unsigned({wire2[(2'h3):(2'h2)],
                  (({wire3, wire0} < $signed((8'h9e))) ?
                      reg30[(1'h0):(1'h0)] : (reg26 == reg6[(3'h4):(2'h2)]))});
              reg31 <= $signed(($unsigned(reg15) ?
                  $unsigned((~^$signed(reg14))) : $signed((wire0[(1'h1):(1'h1)] << (~^reg33)))));
            end
          if ((~&reg20))
            begin
              reg34 <= $unsigned($unsigned((~|reg6)));
              reg35 <= ($unsigned((($signed(reg6) <<< $signed(wire3)) ?
                      ($signed(reg24) != {wire0}) : reg28)) ?
                  reg6 : $signed({reg33[(1'h1):(1'h0)],
                      ($signed(reg6) ? $unsigned((8'hbb)) : (~|(8'hb0)))}));
              reg36 <= $signed(reg35);
            end
          else
            begin
              reg34 <= ((^~reg18) ?
                  reg11 : $signed(((wire2 ?
                      reg20 : $unsigned(reg35)) < reg25[(2'h3):(1'h0)])));
              reg35 <= wire3[(1'h1):(1'h0)];
              reg36 <= reg32[(1'h0):(1'h0)];
              reg37 <= reg30;
            end
          if ((~&reg15))
            begin
              reg38 <= $signed($unsigned($signed((+$unsigned(reg28)))));
              reg39 <= $signed((8'h9f));
              reg40 <= {$signed((^~(~&(reg16 ^ (8'ha9)))))};
            end
          else
            begin
              reg38 <= ({(8'ha0)} == ((^~(^$unsigned(reg11))) > $unsigned(((wire5 ?
                      reg39 : reg34) ?
                  {reg26, reg20} : reg12))));
              reg39 <= (^(~^($unsigned($unsigned(reg33)) <= $unsigned($signed((8'hb0))))));
              reg40 <= (($unsigned((-$signed(reg31))) ?
                  $signed(reg22) : (+$unsigned((wire5 ?
                      reg30 : reg38)))) > ($signed((~|$unsigned(reg39))) ^~ (($signed(reg26) < (reg8 - reg29)) ?
                  (~|reg38[(3'h7):(3'h5)]) : ((reg19 ? reg17 : reg14) ?
                      wire2 : $unsigned((8'hb8))))));
              reg41 <= (($unsigned($signed({reg30})) == (~|(+$signed(reg18)))) ~^ (reg37 ?
                  ({reg18, (~reg13)} ?
                      {$signed(reg22),
                          $unsigned(reg24)} : wire5[(1'h0):(1'h0)]) : (reg18 >= (+(reg11 ^ reg14)))));
            end
          if ($unsigned(reg25))
            begin
              reg42 <= (-($unsigned((8'hb1)) ?
                  $unsigned(reg23) : $unsigned($unsigned((~^reg10)))));
              reg43 <= (^$signed(reg14));
              reg44 <= $unsigned(($signed($signed((~&(8'hab)))) << ((reg21[(4'hc):(2'h3)] ^ (8'ha3)) - $unsigned((wire2 >> reg36)))));
              reg45 <= $signed($unsigned($unsigned((reg16 <<< (reg7 << reg12)))));
              reg46 <= reg42;
            end
          else
            begin
              reg42 <= reg26;
            end
        end
      else
        begin
          reg29 <= ($unsigned((&$signed((reg30 >= (8'hbb))))) ?
              reg21 : (^$signed(({reg25} ^~ (reg6 ? reg41 : (8'hb7))))));
          reg30 <= ((-(8'haf)) - (+reg29[(2'h3):(1'h0)]));
          reg31 <= (reg20 ?
              ({reg12[(3'h5):(1'h1)], reg9} ?
                  (8'ha5) : $unsigned((^~(reg14 ^ reg17)))) : $signed($unsigned({(^~reg6),
                  reg46})));
          reg32 <= $unsigned(reg34);
        end
      if ($unsigned(reg7[(4'h8):(3'h7)]))
        begin
          if ($unsigned((8'h9c)))
            begin
              reg47 <= $signed($unsigned((($signed(reg15) * $unsigned(reg32)) != $unsigned($unsigned(reg40)))));
              reg48 <= (8'hb3);
              reg49 <= $signed({$unsigned(reg14[(4'h9):(3'h7)]),
                  $unsigned(wire5[(2'h3):(2'h2)])});
              reg50 <= $unsigned(reg42[(3'h7):(2'h2)]);
            end
          else
            begin
              reg47 <= ($unsigned(reg47) ?
                  (($signed($unsigned(reg10)) ?
                          {(reg24 + reg35),
                              ((7'h43) * reg47)} : ((wire4 < reg24) << reg25)) ?
                      ($unsigned((^reg44)) <= wire3) : ((~&{wire3,
                          (8'ha3)}) | reg40)) : (reg26[(4'hf):(3'h6)] | $signed(reg18[(4'hc):(1'h0)])));
              reg48 <= (~|$signed((+$signed((^reg11)))));
              reg49 <= (reg36 & reg49[(4'hb):(1'h1)]);
              reg50 <= (|((|(!wire5)) > $unsigned($signed($unsigned(reg31)))));
              reg51 <= reg47[(5'h13):(2'h3)];
            end
          reg52 <= ((~|$signed((&(8'ha8)))) <<< {$signed((((8'ha8) >>> wire5) ?
                  reg14[(3'h6):(2'h2)] : $unsigned(reg17))),
              $unsigned(($unsigned(reg28) ? reg28[(3'h5):(1'h1)] : reg27))});
          reg53 <= reg37[(4'hd):(2'h3)];
          if ($unsigned({((^~{reg22, reg36}) ? wire0[(4'h9):(2'h3)] : reg38),
              (~^(7'h43))}))
            begin
              reg54 <= $signed($unsigned((~|reg44[(3'h4):(2'h2)])));
              reg55 <= (reg34[(2'h2):(1'h1)] - ($unsigned((!{reg20})) <= reg9));
              reg56 <= reg22[(2'h3):(1'h1)];
              reg57 <= ((&reg46[(4'h9):(4'h9)]) ?
                  (^reg34) : (reg31 & ($unsigned(reg25[(4'h8):(1'h1)]) ?
                      ((reg24 <<< reg43) || wire4) : (((8'hbf) ?
                          reg16 : wire4) < reg15))));
              reg58 <= reg19;
            end
          else
            begin
              reg54 <= wire0[(2'h2):(1'h1)];
              reg55 <= (reg10[(3'h5):(2'h2)] ? reg6[(4'hc):(2'h3)] : (8'hba));
              reg56 <= reg54[(4'hb):(3'h4)];
            end
        end
      else
        begin
          reg47 <= reg52;
          reg48 <= reg38[(4'h9):(3'h7)];
          if ({(^reg13[(4'hb):(4'hb)])})
            begin
              reg49 <= wire1;
              reg50 <= reg38;
              reg51 <= reg24[(2'h3):(2'h2)];
            end
          else
            begin
              reg49 <= $unsigned(wire0[(4'h8):(3'h4)]);
              reg50 <= reg10[(3'h6):(2'h3)];
              reg51 <= reg15;
            end
        end
      if (((wire2[(4'h8):(1'h1)] ? (^~($signed(reg30) ~^ reg43)) : reg42) ?
          reg41[(3'h4):(1'h0)] : reg58))
        begin
          if (reg54[(4'hb):(4'h8)])
            begin
              reg59 <= (($signed((^$unsigned(reg20))) >>> ((reg50[(3'h6):(1'h0)] >> (8'ha7)) ?
                  ((reg9 ?
                      reg51 : (8'hbf)) == $unsigned(wire0)) : reg55)) | (((!reg52) <= ($unsigned(reg26) ^~ $signed(reg48))) ?
                  (((reg56 << (7'h42)) <= $unsigned(wire1)) ?
                      $unsigned((wire0 ? reg17 : reg13)) : ((reg25 <= reg13) ?
                          (~^reg32) : $unsigned(reg10))) : reg36));
              reg60 <= reg48[(3'h4):(2'h2)];
              reg61 <= reg52;
              reg62 <= reg59[(3'h4):(2'h3)];
            end
          else
            begin
              reg59 <= $signed(reg48[(3'h7):(1'h1)]);
            end
        end
      else
        begin
          reg59 <= {reg16[(3'h4):(1'h1)]};
          reg60 <= (~|(^(~({reg6, reg15} >> reg48))));
          reg61 <= (~|$unsigned((^$signed((!reg47)))));
        end
    end
  always
    @(posedge clk) begin
      reg63 <= {((({reg52} ? (+reg25) : {reg35}) ?
                  (-((8'h9d) ? reg61 : reg7)) : (^~$unsigned(reg26))) ?
              ($unsigned($signed(reg41)) ?
                  ($signed((8'ha4)) <= (wire3 ?
                      reg49 : reg36)) : {(reg37 <= reg36),
                      reg57[(4'hd):(3'h4)]}) : (reg11 ?
                  ($unsigned(reg18) - (reg14 != reg25)) : wire3))};
      reg64 <= (|(^(((wire0 * reg32) > reg35[(4'hd):(3'h6)]) ^ ((reg12 ?
          reg45 : reg37) == ((8'hb9) ? reg57 : reg29)))));
      reg65 <= $signed((reg31[(4'h8):(2'h3)] != ((reg38[(1'h1):(1'h0)] < $unsigned((8'hb8))) ~^ (8'ha5))));
      reg66 <= ((reg6[(3'h7):(1'h0)] < reg6[(3'h6):(1'h0)]) ?
          reg59[(3'h4):(3'h4)] : {$unsigned(reg10[(2'h3):(1'h0)])});
    end
  assign wire67 = reg38[(3'h4):(1'h0)];
  module68 #() modinst374 (wire373, clk, reg18, wire3, reg65, reg62);
  assign wire375 = reg66;
  always
    @(posedge clk) begin
      reg376 <= reg52;
      reg377 <= (~^$signed(reg52));
      reg378 <= reg42;
    end
  assign wire379 = (&($signed({reg20, (reg24 >= reg35)}) ?
                       (((~^reg18) > {wire375}) ?
                           {(reg12 ?
                                   reg50 : reg43)} : (7'h42)) : $signed(((|reg17) ?
                           $unsigned(reg29) : reg63))));
  assign wire380 = reg66;
  always
    @(posedge clk) begin
      reg381 <= {$signed((~|reg54)), $unsigned(wire373[(1'h0):(1'h0)])};
      reg382 <= (reg22 ?
          ({$signed($signed(reg59))} && ((reg55 ?
                  (reg65 ? reg25 : reg376) : reg59[(1'h1):(1'h1)]) ?
              (reg16[(2'h3):(2'h3)] ?
                  {(8'ha3),
                      reg26} : (reg24 >= reg41)) : (reg66 <= $signed(reg38)))) : (reg32[(4'h9):(2'h3)] - reg8));
      reg383 <= reg32[(4'hb):(4'ha)];
      reg384 <= $unsigned($unsigned($unsigned((((8'hab) ?
          wire379 : wire2) | reg32))));
      reg385 <= ({reg9[(4'ha):(3'h6)],
          ((|((8'ha4) * wire5)) << reg46)} ^ $signed(((~((8'h9d) ~^ reg24)) * (wire380 ?
          $signed(wire0) : (^reg35)))));
    end
  module96 #() modinst387 (.wire100(reg7), .y(wire386), .wire98(reg48), .clk(clk), .wire97(reg19), .wire99(wire4));
endmodule

module module68  (y, clk, wire72, wire71, wire70, wire69);
  output wire [(32'h38b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire72;
  input wire [(5'h12):(1'h0)] wire71;
  input wire signed [(5'h13):(1'h0)] wire70;
  input wire signed [(4'hc):(1'h0)] wire69;
  wire signed [(4'hc):(1'h0)] wire371;
  wire [(3'h6):(1'h0)] wire289;
  wire signed [(5'h14):(1'h0)] wire288;
  wire [(2'h2):(1'h0)] wire287;
  wire signed [(5'h15):(1'h0)] wire286;
  wire [(4'hd):(1'h0)] wire285;
  wire signed [(2'h2):(1'h0)] wire258;
  wire signed [(5'h14):(1'h0)] wire256;
  wire signed [(5'h11):(1'h0)] wire169;
  wire [(5'h10):(1'h0)] wire157;
  wire signed [(4'hf):(1'h0)] wire145;
  wire signed [(4'hf):(1'h0)] wire144;
  wire [(3'h5):(1'h0)] wire142;
  wire [(4'h9):(1'h0)] wire116;
  wire signed [(5'h15):(1'h0)] wire114;
  wire [(3'h5):(1'h0)] wire93;
  wire [(5'h10):(1'h0)] wire73;
  reg signed [(5'h10):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg167 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg166 = (1'h0);
  reg [(4'hf):(1'h0)] reg165 = (1'h0);
  reg [(4'hd):(1'h0)] reg164 = (1'h0);
  reg [(4'hf):(1'h0)] reg163 = (1'h0);
  reg [(2'h2):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg161 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg160 = (1'h0);
  reg [(4'h9):(1'h0)] reg159 = (1'h0);
  reg [(2'h2):(1'h0)] reg74 = (1'h0);
  reg [(5'h10):(1'h0)] reg75 = (1'h0);
  reg [(5'h12):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg78 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg79 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg80 = (1'h0);
  reg [(4'hf):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg82 = (1'h0);
  reg [(3'h6):(1'h0)] reg83 = (1'h0);
  reg [(4'ha):(1'h0)] reg84 = (1'h0);
  reg [(4'hf):(1'h0)] reg85 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg86 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg88 = (1'h0);
  reg [(4'ha):(1'h0)] reg89 = (1'h0);
  reg [(5'h13):(1'h0)] reg90 = (1'h0);
  reg [(4'h9):(1'h0)] reg91 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg94 = (1'h0);
  reg [(5'h12):(1'h0)] reg95 = (1'h0);
  reg [(5'h15):(1'h0)] reg117 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg118 = (1'h0);
  reg [(5'h11):(1'h0)] reg119 = (1'h0);
  reg [(5'h10):(1'h0)] reg259 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg260 = (1'h0);
  reg [(2'h2):(1'h0)] reg261 = (1'h0);
  reg [(5'h12):(1'h0)] reg262 = (1'h0);
  reg [(5'h11):(1'h0)] reg263 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg264 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg265 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg266 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg267 = (1'h0);
  reg [(4'h9):(1'h0)] reg268 = (1'h0);
  reg [(4'he):(1'h0)] reg269 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg270 = (1'h0);
  reg [(2'h2):(1'h0)] reg271 = (1'h0);
  reg [(2'h3):(1'h0)] reg272 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg273 = (1'h0);
  reg [(4'hf):(1'h0)] reg274 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg275 = (1'h0);
  reg [(3'h5):(1'h0)] reg276 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg277 = (1'h0);
  reg [(2'h2):(1'h0)] reg278 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg279 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg280 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg281 = (1'h0);
  reg [(4'h9):(1'h0)] reg282 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg283 = (1'h0);
  reg [(4'h8):(1'h0)] reg284 = (1'h0);
  assign y = {wire371,
                 wire289,
                 wire288,
                 wire287,
                 wire286,
                 wire285,
                 wire258,
                 wire256,
                 wire169,
                 wire157,
                 wire145,
                 wire144,
                 wire142,
                 wire116,
                 wire114,
                 wire93,
                 wire73,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg74,
                 reg75,
                 reg76,
                 reg77,
                 reg78,
                 reg79,
                 reg80,
                 reg81,
                 reg82,
                 reg83,
                 reg84,
                 reg85,
                 reg86,
                 reg87,
                 reg88,
                 reg89,
                 reg90,
                 reg91,
                 reg92,
                 reg94,
                 reg95,
                 reg117,
                 reg118,
                 reg119,
                 reg259,
                 reg260,
                 reg261,
                 reg262,
                 reg263,
                 reg264,
                 reg265,
                 reg266,
                 reg267,
                 reg268,
                 reg269,
                 reg270,
                 reg271,
                 reg272,
                 reg273,
                 reg274,
                 reg275,
                 reg276,
                 reg277,
                 reg278,
                 reg279,
                 reg280,
                 reg281,
                 reg282,
                 reg283,
                 reg284,
                 (1'h0)};
  assign wire73 = (-($unsigned($unsigned($unsigned(wire70))) * ({wire69[(3'h5):(2'h2)],
                      wire71[(3'h7):(1'h0)]} >> $signed((wire71 >>> wire72)))));
  always
    @(posedge clk) begin
      if ((~wire72))
        begin
          reg74 <= $unsigned((~|wire69[(3'h6):(1'h0)]));
          reg75 <= (wire72[(4'ha):(1'h0)] ?
              wire70 : $unsigned((~|((wire69 >> wire71) ?
                  ((7'h40) ? wire70 : reg74) : (+wire71)))));
          if ({(~(wire73[(4'hf):(3'h4)] < $unsigned((^~wire73)))),
              (wire72 ?
                  wire72 : (|((reg75 ? reg74 : wire69) ?
                      {wire69, reg75} : (wire73 >>> reg74))))})
            begin
              reg76 <= ($unsigned((+((-reg75) <<< reg75[(3'h6):(3'h5)]))) ?
                  (~^{($signed((7'h41)) <= (~^wire71))}) : (wire70 ?
                      (8'ha5) : wire70));
              reg77 <= (~^$signed(reg74[(1'h0):(1'h0)]));
              reg78 <= (reg74[(2'h2):(1'h0)] >= ({($unsigned(reg76) ?
                      (wire69 << wire70) : ((8'had) ? (8'ha4) : wire69)),
                  (|(wire69 ?
                      reg77 : (8'ha1)))} > (($unsigned(reg77) << (~wire71)) ?
                  (wire72 ?
                      ((8'hb7) ? reg74 : reg75) : (wire70 ?
                          reg76 : wire70)) : $unsigned($unsigned(wire69)))));
              reg79 <= ($signed(((&(~(8'ha4))) ?
                  (((8'hb6) >>> reg77) || (wire69 ?
                      wire72 : wire69)) : (-{wire73, wire72}))) >= {(|({wire69,
                      wire72} >= wire73)),
                  (((wire70 >>> reg75) ?
                      (~reg74) : $unsigned((8'hbb))) ~^ (reg74 ~^ (&reg75)))});
              reg80 <= reg79[(3'h4):(2'h2)];
            end
          else
            begin
              reg76 <= (-(wire70[(4'hd):(4'hb)] ~^ $unsigned($unsigned($unsigned(reg74)))));
            end
        end
      else
        begin
          reg74 <= reg80;
          reg75 <= $unsigned($unsigned((~&wire71)));
        end
      reg81 <= (-($unsigned($unsigned(((8'h9f) ?
          reg77 : (8'hbb)))) >= $unsigned(((&reg76) ?
          (8'ha7) : $unsigned(wire72)))));
      if (wire73)
        begin
          if ({{(~&(+(wire69 ^~ (8'ha1))))},
              ((8'hb3) ?
                  reg77 : ((wire71 >>> $signed(wire71)) ?
                      ($unsigned(wire69) | wire69) : ((wire69 ? reg81 : reg77) ?
                          reg77[(2'h2):(2'h2)] : reg74)))})
            begin
              reg82 <= ($unsigned($signed(({reg81, reg79} ?
                      (~reg74) : (+wire71)))) ?
                  reg77[(3'h5):(2'h3)] : ($unsigned($unsigned((~&wire70))) || reg78[(3'h7):(2'h3)]));
              reg83 <= $signed((~&$unsigned({$unsigned((8'hb2))})));
              reg84 <= wire73[(4'hc):(4'h9)];
              reg85 <= ((reg78[(1'h0):(1'h0)] != reg79[(5'h11):(4'hd)]) ~^ (8'h9d));
            end
          else
            begin
              reg82 <= reg81[(4'hd):(1'h0)];
              reg83 <= (&reg77[(2'h2):(2'h2)]);
            end
          if (reg78[(1'h1):(1'h1)])
            begin
              reg86 <= ((~|$unsigned(reg76)) ^~ {{{{wire73, reg76}},
                      wire70[(5'h11):(1'h1)]}});
              reg87 <= {(|$signed((reg77[(3'h6):(2'h2)] - $signed(reg79)))),
                  $signed(($signed((reg86 ? reg75 : reg74)) ?
                      (^~((8'hac) >= reg86)) : wire71[(5'h11):(4'hb)]))};
              reg88 <= (reg76[(3'h5):(3'h5)] ^ wire71[(1'h1):(1'h0)]);
            end
          else
            begin
              reg86 <= (~|$unsigned($signed(wire71[(4'hd):(4'ha)])));
              reg87 <= $unsigned(reg75[(2'h3):(1'h0)]);
              reg88 <= $unsigned({(~|((reg76 ? reg76 : reg74) <<< (reg75 ?
                      (8'hb0) : reg86))),
                  (~|reg88[(2'h2):(1'h0)])});
            end
          if ({$unsigned(reg74),
              {(reg88[(2'h2):(2'h2)] ?
                      ($signed(reg87) ?
                          $unsigned(reg86) : $unsigned(wire69)) : (wire70 ?
                          $signed((8'hae)) : (~&wire69))),
                  (-$signed((!wire73)))}})
            begin
              reg89 <= $unsigned(reg74);
            end
          else
            begin
              reg89 <= reg85;
              reg90 <= ($signed((^~(~|{wire69}))) ?
                  wire71 : (({$signed(reg81)} ?
                      reg84 : ($unsigned(reg75) >= wire71[(4'hb):(3'h6)])) >= (~&(+wire72[(4'h9):(3'h4)]))));
              reg91 <= $unsigned(reg79);
            end
          reg92 <= $unsigned(reg78[(4'hc):(4'hb)]);
        end
      else
        begin
          reg82 <= (8'hbe);
        end
    end
  assign wire93 = ({reg86, (~^wire70)} ?
                      ($unsigned(((^wire72) < {reg78})) * $signed($unsigned(reg90[(4'ha):(1'h1)]))) : (~&((8'ha6) ?
                          (~^$unsigned(reg85)) : ({reg85} ?
                              (^wire71) : (reg88 & reg91)))));
  always
    @(posedge clk) begin
      reg94 <= reg85[(2'h3):(2'h3)];
      reg95 <= reg81[(2'h2):(2'h2)];
    end
  module96 #() modinst115 (wire114, clk, reg90, reg84, reg95, reg86);
  assign wire116 = $unsigned($unsigned(reg79));
  always
    @(posedge clk) begin
      reg117 <= (~&reg94);
      reg118 <= reg95[(4'hf):(4'hb)];
      reg119 <= $unsigned($signed((~^reg74[(1'h1):(1'h0)])));
    end
  module120 #() modinst143 (wire142, clk, reg89, reg119, reg77, reg91, reg95);
  assign wire144 = $unsigned((8'hac));
  assign wire145 = $signed((~&(wire69 ?
                       reg86[(4'h9):(1'h1)] : $unsigned(((8'ha0) > wire93)))));
  module146 #() modinst158 (wire157, clk, reg82, reg95, reg92, reg117);
  always
    @(posedge clk) begin
      reg159 <= (wire71[(4'ha):(3'h6)] ? (8'hbf) : (&$signed((8'hb1))));
      if ($signed((|({(-wire72), (reg86 | reg85)} && (&(&wire73))))))
        begin
          reg160 <= {({wire72,
                  reg95[(5'h10):(5'h10)]} ^ (wire72[(4'ha):(3'h5)] | $signed($unsigned((8'hb1))))),
              (|((^~(^wire114)) * reg80[(3'h4):(3'h4)]))};
        end
      else
        begin
          if ((!($signed($signed($unsigned(reg74))) ?
              (($unsigned(wire114) ? $unsigned(wire93) : $signed((8'ha1))) ?
                  reg160[(2'h2):(2'h2)] : (reg74 ?
                      $unsigned(reg82) : reg117[(5'h11):(2'h3)])) : ({(!reg91),
                  $unsigned(reg119)} != wire71))))
            begin
              reg160 <= {(7'h41)};
              reg161 <= ($unsigned(((reg88 ?
                          $signed(wire142) : $signed(wire114)) ?
                      ((reg83 ?
                          reg81 : (7'h42)) > $unsigned(reg160)) : wire142)) ?
                  (8'hab) : $unsigned(reg82[(4'h8):(2'h3)]));
              reg162 <= ($unsigned(((~^reg74[(1'h0):(1'h0)]) ?
                  $signed({reg87,
                      reg117}) : $signed((reg117 + (7'h41))))) && ($unsigned($unsigned($signed(reg80))) >> reg84));
              reg163 <= ({(((wire145 ? wire93 : reg80) && (reg87 >= reg89)) ?
                      $unsigned($unsigned(reg88)) : (8'hbb)),
                  (+{(~|wire72),
                      (reg119 >> reg88)})} << (-$signed((!$unsigned(reg95)))));
            end
          else
            begin
              reg160 <= (wire72[(3'h5):(1'h1)] ?
                  ($signed((reg119[(4'ha):(2'h2)] <<< (&(7'h40)))) ?
                      {(reg83 ? (^~reg119) : reg92)} : (reg94 ?
                          ($signed(reg92) >> (reg74 ?
                              wire73 : reg78)) : ((reg74 >> reg85) == $signed(reg75)))) : ($signed((reg79[(5'h10):(3'h5)] <<< ((8'hb9) != reg76))) ?
                      $signed(wire93) : $signed((8'h9f))));
            end
          reg164 <= $unsigned($unsigned($signed($unsigned($unsigned(reg90)))));
          reg165 <= ($signed((reg162 ?
              reg90[(1'h0):(1'h0)] : (8'hbd))) >> reg159[(1'h0):(1'h0)]);
        end
      reg166 <= (8'h9c);
      reg167 <= $signed($signed(reg164));
      reg168 <= reg87[(3'h6):(3'h6)];
    end
  assign wire169 = ((^~($unsigned(reg84) || (reg90 ?
                       wire142 : $signed(reg84)))) >= reg118);
  module170 #() modinst257 (wire256, clk, reg117, reg75, reg79, wire157, wire145);
  assign wire258 = reg76;
  always
    @(posedge clk) begin
      reg259 <= (($unsigned(reg159[(3'h6):(3'h6)]) ?
          ($unsigned($signed((8'haf))) ?
              (|(~reg168)) : wire71) : (8'hb1)) >> (($unsigned($unsigned((8'ha7))) >= (wire71 + (reg165 ?
              reg92 : reg84))) ?
          wire71 : (~^((|wire72) ? {(8'ha4)} : $unsigned(wire142)))));
      if (wire142)
        begin
          reg260 <= $signed(reg77[(3'h4):(2'h2)]);
          reg261 <= (^~reg94);
          if ($signed(reg90[(2'h3):(1'h1)]))
            begin
              reg262 <= reg89[(3'h6):(2'h2)];
              reg263 <= $unsigned($unsigned($signed((~&$unsigned((8'had))))));
              reg264 <= (wire70[(2'h2):(1'h1)] ?
                  (~|wire144[(1'h1):(1'h1)]) : $unsigned(reg161[(4'h8):(2'h2)]));
              reg265 <= (7'h42);
            end
          else
            begin
              reg262 <= (((^$unsigned(reg89)) ?
                  ({wire71[(4'hc):(3'h4)], reg80[(4'hc):(1'h0)]} ?
                      ((|wire157) << reg163[(4'hc):(2'h3)]) : reg161[(5'h10):(4'hb)]) : (~$signed(reg94))) >= ($signed((~reg163)) ?
                  (-((~reg259) ?
                      reg259[(1'h1):(1'h0)] : (reg81 < reg78))) : $unsigned(reg262)));
              reg263 <= ($unsigned((($signed((8'ha8)) ?
                          (~|reg74) : $signed(reg264)) ?
                      (8'hac) : ($signed(wire116) ?
                          wire157 : wire71[(1'h1):(1'h1)]))) ?
                  {({(reg262 ? reg163 : reg85)} ^~ ((wire71 + reg164) ?
                          (reg84 ?
                              wire157 : (8'h9e)) : wire142[(1'h0):(1'h0)]))} : $unsigned(reg88));
              reg264 <= reg92;
              reg265 <= (^~($signed(reg86[(4'h8):(3'h6)]) ?
                  (wire70[(5'h10):(4'hb)] || reg84) : (reg80 ?
                      $unsigned((reg92 ? (8'hbb) : reg76)) : wire142)));
            end
          if (($unsigned(wire144) ?
              wire72 : (-$signed($signed($unsigned(wire258))))))
            begin
              reg266 <= $unsigned(wire142);
              reg267 <= ((~|($unsigned(reg165[(3'h5):(3'h4)]) ?
                      (+(reg85 ? reg259 : wire116)) : reg75)) ?
                  (8'hb1) : reg161);
              reg268 <= (+(+wire144));
              reg269 <= ((reg77[(3'h4):(2'h3)] ?
                  (7'h41) : wire144[(4'hc):(2'h3)]) == wire258);
              reg270 <= $unsigned(((~reg162) ?
                  reg95[(4'hc):(4'h9)] : $signed(wire142[(2'h3):(2'h3)])));
            end
          else
            begin
              reg266 <= (wire73[(4'hb):(2'h3)] ?
                  $signed((reg85[(4'hb):(4'hb)] ?
                      $signed(reg261[(2'h2):(2'h2)]) : reg76)) : (!((!reg88[(2'h2):(2'h2)]) >>> wire71)));
            end
        end
      else
        begin
          if (reg270[(4'ha):(4'ha)])
            begin
              reg260 <= ($unsigned((+reg90[(4'he):(4'hc)])) ?
                  ($signed((reg79[(1'h0):(1'h0)] - {reg270,
                      wire256})) != (((reg81 > (8'ha1)) ^ (reg264 - reg166)) < ($signed(reg160) > $signed(reg118)))) : {wire72});
              reg261 <= (reg90 >> ((-reg117[(4'ha):(3'h5)]) != (^~$signed($signed(reg77)))));
              reg262 <= (~&((~|(~&wire73[(5'h10):(4'hd)])) ?
                  {$signed(reg86)} : {$unsigned($unsigned(reg77))}));
              reg263 <= $signed((reg160[(3'h6):(3'h5)] ?
                  reg261[(1'h0):(1'h0)] : reg159[(2'h2):(1'h0)]));
              reg264 <= {$signed((8'h9d))};
            end
          else
            begin
              reg260 <= (8'hb5);
              reg261 <= reg266[(4'h8):(3'h7)];
              reg262 <= (wire114 ? (^$unsigned({reg266})) : reg159);
              reg263 <= $signed((!(reg161[(2'h3):(1'h1)] ?
                  $signed((~(8'had))) : $unsigned($unsigned(reg270)))));
              reg264 <= {(reg167[(4'h9):(4'h8)] | reg87), reg90};
            end
          reg265 <= {((|((-(8'hb4)) ?
                      {reg83, reg166} : (wire256 ? reg267 : reg77))) ?
                  ($unsigned((8'hb9)) ?
                      (reg118 || $unsigned(reg161)) : ($unsigned((7'h41)) < (reg91 ?
                          reg263 : reg163))) : (~{reg259[(4'hd):(3'h7)]})),
              reg164};
          reg266 <= reg167;
        end
      if ((reg168[(4'hb):(4'ha)] ? {reg94, reg164} : $signed($signed(wire73))))
        begin
          if ((~^reg163[(4'hd):(4'hc)]))
            begin
              reg271 <= {$signed((8'hbc)), reg162};
              reg272 <= $signed($signed((reg271 ?
                  (|$signed((8'ha2))) : ((~|wire157) ?
                      reg162 : (reg90 * (8'hb2))))));
              reg273 <= ((({$unsigned(reg78),
                      {reg165}} == ((reg89 ^~ reg86) << $signed(wire258))) * $unsigned(reg265)) ?
                  reg92 : $signed($signed(wire258)));
              reg274 <= reg90[(5'h12):(4'he)];
              reg275 <= $unsigned($signed($unsigned(wire258)));
            end
          else
            begin
              reg271 <= $signed((~&(+$signed(reg273))));
              reg272 <= {$signed((reg272[(2'h2):(1'h1)] ?
                      $signed((reg261 >>> reg87)) : (~|$signed(reg75)))),
                  $signed(reg90)};
              reg273 <= (&{((reg87[(3'h5):(1'h0)] ?
                          (^reg159) : (reg87 >>> reg118)) ?
                      $unsigned(wire114) : reg164)});
            end
          reg276 <= $unsigned((($unsigned((reg84 && (8'ha8))) > $unsigned((reg274 ?
                  wire93 : wire73))) ?
              reg274 : $signed(((+wire256) ?
                  ((8'haa) ? (8'ha2) : (8'hac)) : ((8'ha9) <= reg262)))));
          reg277 <= reg272;
          reg278 <= {$signed((($signed(reg82) ?
                  (reg268 >> reg265) : (~|reg262)) == ((wire142 ?
                      reg92 : reg84) ?
                  (wire157 + (7'h43)) : $signed(reg274))))};
        end
      else
        begin
          reg271 <= reg263[(1'h1):(1'h1)];
          reg272 <= reg77[(3'h5):(1'h0)];
          reg273 <= wire142[(2'h3):(1'h1)];
          if (reg261[(2'h2):(2'h2)])
            begin
              reg274 <= ((~($signed((reg118 | wire72)) * ($signed(reg76) > $signed(reg76)))) ?
                  reg82 : {(|$unsigned($unsigned(wire73))),
                      ($unsigned((&reg274)) >= {reg90[(3'h6):(3'h6)],
                          (reg166 ? reg92 : wire71)})});
              reg275 <= ($unsigned($signed($unsigned(reg81))) ?
                  reg86 : $signed(reg273[(3'h6):(3'h6)]));
              reg276 <= (reg79 ?
                  (((~|(reg273 ? reg85 : wire258)) < $signed((wire73 ?
                          wire258 : reg159))) ?
                      wire256 : (((reg95 ? reg168 : reg269) ?
                              ((8'ha1) ? reg262 : reg271) : (^wire72)) ?
                          {reg94, (reg160 ? wire70 : reg118)} : {reg163,
                              wire144[(4'hc):(3'h6)]})) : ((reg272 - (^reg266)) ?
                      reg87 : (($unsigned(reg92) >> (&reg166)) || ($unsigned(reg119) ?
                          (reg271 ? reg88 : (7'h40)) : $unsigned(reg259)))));
            end
          else
            begin
              reg274 <= ((($signed(reg265) < reg165[(4'h8):(1'h0)]) ~^ $unsigned(reg165)) || {($signed(wire157[(3'h4):(2'h2)]) != {$signed((8'ha3))}),
                  {reg265}});
              reg275 <= $unsigned((~^(((reg277 ?
                  reg276 : reg90) >= (~^reg91)) ~^ (~^reg76))));
              reg276 <= (reg74 != $unsigned($unsigned((^reg278))));
              reg277 <= $signed(($unsigned((~&$signed(reg277))) ?
                  ((^$unsigned(reg163)) ?
                      (reg79[(5'h12):(2'h3)] ?
                          ((8'hbd) ?
                              (8'hbd) : reg82) : reg267[(1'h0):(1'h0)]) : reg268) : $unsigned(reg161[(3'h5):(1'h0)])));
              reg278 <= (8'h9f);
            end
          reg279 <= {(({(reg94 || reg83), reg274[(4'ha):(1'h0)]} >= ((reg159 ?
                          (8'hb1) : reg160) ?
                      (reg94 ? wire142 : reg162) : $unsigned(wire142))) ?
                  (-((^~reg271) ?
                      $signed(reg273) : $signed(reg269))) : (+reg94[(2'h3):(2'h2)]))};
        end
      if ((($unsigned(reg87[(3'h6):(1'h0)]) ^ $unsigned(((reg118 > reg94) ?
              {reg89, reg168} : reg94[(3'h4):(2'h2)]))) ?
          (^~$signed({wire142})) : reg90[(3'h6):(3'h5)]))
        begin
          reg280 <= $signed(reg259);
          reg281 <= {(($unsigned($signed(reg259)) <= {$signed(wire114),
                      wire69}) ?
                  wire258[(1'h1):(1'h0)] : (~|wire70))};
          reg282 <= (8'hb5);
          reg283 <= $signed((-reg282[(1'h1):(1'h0)]));
        end
      else
        begin
          reg280 <= reg95[(5'h11):(3'h6)];
        end
      reg284 <= (-(-(($signed((8'hbc)) ?
          (reg277 || wire73) : wire73) >> reg163)));
    end
  assign wire285 = wire144[(4'h9):(1'h1)];
  assign wire286 = reg86;
  assign wire287 = $unsigned(reg273[(2'h3):(1'h0)]);
  assign wire288 = $unsigned($signed($signed(reg160[(3'h7):(1'h0)])));
  assign wire289 = wire71[(5'h12):(2'h3)];
  module290 #() modinst372 (.wire293(reg283), .wire292(reg273), .wire294(reg74), .wire295(wire288), .clk(clk), .y(wire371), .wire291(wire256));
endmodule

module module290
#(parameter param370 = (^~((({(8'ha3), (8'hae)} ? {(8'hb7), (8'ha0)} : ((8'hb5) ? (8'ha3) : (8'ha8))) ~^ (((7'h40) ? (8'haa) : (8'h9c)) <<< ((7'h44) > (8'ha1)))) ? (((8'hbc) ? ((8'hb4) <<< (8'hb5)) : {(7'h43)}) ^ (((8'h9d) ? (8'hb2) : (8'hb8)) ? ((8'hbf) ? (8'ha4) : (8'hb1)) : ((7'h41) ? (8'hb2) : (8'h9d)))) : (~&(~{(8'haa), (7'h43)})))))
(y, clk, wire295, wire294, wire293, wire292, wire291);
  output wire [(32'h360):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire295;
  input wire signed [(2'h2):(1'h0)] wire294;
  input wire signed [(3'h7):(1'h0)] wire293;
  input wire signed [(2'h2):(1'h0)] wire292;
  input wire signed [(5'h12):(1'h0)] wire291;
  wire signed [(5'h11):(1'h0)] wire369;
  wire signed [(2'h3):(1'h0)] wire368;
  wire signed [(4'hc):(1'h0)] wire367;
  wire [(4'hc):(1'h0)] wire352;
  wire signed [(2'h2):(1'h0)] wire351;
  wire [(3'h5):(1'h0)] wire339;
  wire [(3'h7):(1'h0)] wire338;
  wire signed [(3'h7):(1'h0)] wire337;
  wire signed [(5'h15):(1'h0)] wire328;
  wire [(4'hd):(1'h0)] wire327;
  wire [(5'h14):(1'h0)] wire326;
  wire [(4'h8):(1'h0)] wire325;
  wire [(2'h3):(1'h0)] wire324;
  wire signed [(5'h10):(1'h0)] wire298;
  reg [(5'h15):(1'h0)] reg366 = (1'h0);
  reg [(3'h6):(1'h0)] reg365 = (1'h0);
  reg [(5'h11):(1'h0)] reg364 = (1'h0);
  reg [(4'hb):(1'h0)] reg363 = (1'h0);
  reg signed [(4'he):(1'h0)] reg362 = (1'h0);
  reg [(2'h2):(1'h0)] reg361 = (1'h0);
  reg [(5'h13):(1'h0)] reg360 = (1'h0);
  reg [(5'h12):(1'h0)] reg359 = (1'h0);
  reg [(3'h7):(1'h0)] reg358 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg357 = (1'h0);
  reg [(5'h10):(1'h0)] reg356 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg355 = (1'h0);
  reg [(5'h15):(1'h0)] reg354 = (1'h0);
  reg [(4'hf):(1'h0)] reg353 = (1'h0);
  reg [(3'h5):(1'h0)] reg350 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg349 = (1'h0);
  reg [(3'h6):(1'h0)] reg348 = (1'h0);
  reg [(5'h11):(1'h0)] reg347 = (1'h0);
  reg [(4'hf):(1'h0)] reg346 = (1'h0);
  reg [(4'hf):(1'h0)] reg345 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg344 = (1'h0);
  reg [(2'h3):(1'h0)] reg343 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg342 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg341 = (1'h0);
  reg [(4'ha):(1'h0)] reg340 = (1'h0);
  reg [(3'h6):(1'h0)] reg336 = (1'h0);
  reg [(3'h5):(1'h0)] reg335 = (1'h0);
  reg [(4'hd):(1'h0)] reg334 = (1'h0);
  reg [(5'h11):(1'h0)] reg333 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg332 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg331 = (1'h0);
  reg [(5'h11):(1'h0)] reg330 = (1'h0);
  reg [(4'he):(1'h0)] reg329 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg323 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg322 = (1'h0);
  reg [(5'h11):(1'h0)] reg321 = (1'h0);
  reg [(2'h2):(1'h0)] reg320 = (1'h0);
  reg [(4'hd):(1'h0)] reg319 = (1'h0);
  reg [(5'h11):(1'h0)] reg318 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg317 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg316 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg315 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg314 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg313 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg312 = (1'h0);
  reg [(4'hb):(1'h0)] reg311 = (1'h0);
  reg [(5'h10):(1'h0)] reg310 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg309 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg308 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg307 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg306 = (1'h0);
  reg [(5'h13):(1'h0)] reg305 = (1'h0);
  reg signed [(4'he):(1'h0)] reg304 = (1'h0);
  reg [(4'hb):(1'h0)] reg303 = (1'h0);
  reg [(5'h10):(1'h0)] reg302 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg301 = (1'h0);
  reg [(5'h12):(1'h0)] reg300 = (1'h0);
  reg [(2'h3):(1'h0)] reg299 = (1'h0);
  reg [(3'h4):(1'h0)] reg297 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg296 = (1'h0);
  assign y = {wire369,
                 wire368,
                 wire367,
                 wire352,
                 wire351,
                 wire339,
                 wire338,
                 wire337,
                 wire328,
                 wire327,
                 wire326,
                 wire325,
                 wire324,
                 wire298,
                 reg366,
                 reg365,
                 reg364,
                 reg363,
                 reg362,
                 reg361,
                 reg360,
                 reg359,
                 reg358,
                 reg357,
                 reg356,
                 reg355,
                 reg354,
                 reg353,
                 reg350,
                 reg349,
                 reg348,
                 reg347,
                 reg346,
                 reg345,
                 reg344,
                 reg343,
                 reg342,
                 reg341,
                 reg340,
                 reg336,
                 reg335,
                 reg334,
                 reg333,
                 reg332,
                 reg331,
                 reg330,
                 reg329,
                 reg323,
                 reg322,
                 reg321,
                 reg320,
                 reg319,
                 reg318,
                 reg317,
                 reg316,
                 reg315,
                 reg314,
                 reg313,
                 reg312,
                 reg311,
                 reg310,
                 reg309,
                 reg308,
                 reg307,
                 reg306,
                 reg305,
                 reg304,
                 reg303,
                 reg302,
                 reg301,
                 reg300,
                 reg299,
                 reg297,
                 reg296,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg296 <= $unsigned(wire292);
      reg297 <= wire294;
    end
  assign wire298 = reg297;
  always
    @(posedge clk) begin
      if ((&(wire292[(2'h2):(1'h1)] >= ($signed((~^reg297)) ?
          ($unsigned(wire291) | $signed(wire298)) : wire293[(3'h5):(2'h3)]))))
        begin
          if (($signed((&$unsigned((~&wire294)))) != wire293))
            begin
              reg299 <= $unsigned($unsigned(($signed((reg297 ?
                      wire291 : wire295)) ?
                  $unsigned({wire293}) : wire291[(4'hb):(1'h0)])));
              reg300 <= $signed(wire291[(4'ha):(1'h0)]);
            end
          else
            begin
              reg299 <= wire294;
              reg300 <= $signed(wire294);
            end
          reg301 <= $signed((wire295[(3'h5):(1'h1)] + (-(8'haf))));
          reg302 <= {(!({$unsigned(wire295),
                  reg300} >= wire292[(2'h2):(1'h1)])),
              $unsigned(wire295)};
        end
      else
        begin
          reg299 <= ((((~^wire298[(4'hf):(3'h6)]) ?
              ((wire294 << wire291) ?
                  (~|(8'haa)) : $unsigned(reg299)) : $signed((reg302 ?
                  reg299 : wire294))) <= {reg299,
              $signed($signed(reg301))}) || $signed(({wire295, wire295} ?
              $unsigned($unsigned(wire294)) : ((wire293 || reg302) >= (!wire292)))));
          if ((^~$signed((7'h43))))
            begin
              reg300 <= ((wire298[(4'he):(1'h1)] ?
                  (~^$unsigned($signed(reg297))) : (reg301[(2'h2):(1'h1)] != (wire294 ?
                      $signed(reg299) : reg301))) - (~^wire298));
              reg301 <= wire295;
              reg302 <= ($signed((~|wire298[(2'h2):(1'h0)])) ?
                  (((8'hb7) > ($signed(wire298) ?
                          ((8'hba) <<< wire294) : reg302)) ?
                      wire298[(3'h5):(3'h4)] : reg302[(1'h0):(1'h0)]) : ((((&wire291) ?
                          $signed(wire291) : reg302) ?
                      $unsigned($unsigned(wire292)) : $signed(reg300[(2'h2):(1'h0)])) >>> wire294));
              reg303 <= ((8'h9e) ?
                  ({((reg296 ? wire294 : reg302) ?
                          $unsigned(wire291) : (reg300 <= wire293)),
                      $unsigned($unsigned((8'h9c)))} + (~^(~$unsigned(wire294)))) : ((^~reg300) >= $unsigned($signed((~&reg301)))));
              reg304 <= reg297[(3'h4):(2'h2)];
            end
          else
            begin
              reg300 <= (~&((&(wire293[(1'h1):(1'h1)] ?
                  (wire292 * reg303) : $signed(reg301))) | (($signed(reg303) ?
                      (^~reg303) : $unsigned(reg301)) ?
                  (reg304[(1'h0):(1'h0)] >>> wire293[(3'h5):(3'h4)]) : ((|reg303) ?
                      $signed(wire298) : {wire293}))));
              reg301 <= wire293;
            end
          reg305 <= (^reg300[(2'h2):(1'h0)]);
          reg306 <= (^reg296);
          reg307 <= $unsigned(wire294[(2'h2):(1'h0)]);
        end
      if ($signed(((reg303 ?
              (reg296[(2'h2):(1'h0)] ? reg306 : $unsigned(reg307)) : reg301) ?
          (((~^reg305) ? (reg301 ? reg301 : reg296) : (^wire295)) ?
              ({(8'ha4)} ?
                  wire291[(4'he):(4'ha)] : (^~(8'hb7))) : reg296[(1'h0):(1'h0)]) : (8'had))))
        begin
          if ($signed(wire298[(3'h7):(3'h5)]))
            begin
              reg308 <= $signed((reg303[(1'h1):(1'h1)] ^~ (8'ha4)));
              reg309 <= reg296;
              reg310 <= $signed((reg305[(4'hd):(1'h1)] && $unsigned(((-reg303) ?
                  reg304[(1'h0):(1'h0)] : reg300[(4'ha):(4'h9)]))));
              reg311 <= $signed($signed(((8'hb2) == $unsigned((&reg300)))));
            end
          else
            begin
              reg308 <= (reg307[(1'h0):(1'h0)] << wire293[(2'h3):(1'h0)]);
            end
          reg312 <= ((reg302[(3'h7):(3'h5)] ?
                  ({(reg305 ? reg305 : reg299)} ?
                      reg307[(1'h1):(1'h0)] : ($signed(reg305) >= $signed(wire292))) : (7'h40)) ?
              ((($unsigned(wire291) - reg301[(1'h1):(1'h1)]) - $unsigned(reg305)) ?
                  $unsigned($signed($unsigned(reg299))) : $unsigned(reg304)) : reg307[(3'h4):(3'h4)]);
          reg313 <= $signed(reg307[(3'h4):(2'h3)]);
          reg314 <= $signed(($unsigned(({wire293} ?
              (reg302 ^ reg304) : $unsigned(reg304))) == (&(7'h40))));
          reg315 <= ($signed((!(|reg308[(1'h1):(1'h1)]))) ^~ wire293);
        end
      else
        begin
          reg308 <= {$unsigned((^(reg313[(2'h2):(1'h1)] ?
                  $unsigned(reg311) : $signed(wire293))))};
          reg309 <= $signed({$signed((reg306 ? (|(8'ha7)) : (~reg302))),
              {((wire292 ? reg307 : (8'hb5)) ?
                      wire298[(4'h9):(4'h9)] : $unsigned(reg314))}});
        end
      if ((reg315[(1'h1):(1'h1)] ?
          $unsigned((~|(^~{reg309,
              reg300}))) : {$unsigned(reg312[(1'h0):(1'h0)])}))
        begin
          reg316 <= (reg312 ? reg311 : reg314[(4'h9):(3'h7)]);
          reg317 <= (~^(!{($unsigned(reg314) || $unsigned(wire294))}));
          reg318 <= (~|$signed((-reg310)));
          reg319 <= $signed((~^($signed((^~wire294)) >= $unsigned({reg308}))));
          if (reg314)
            begin
              reg320 <= wire292[(1'h0):(1'h0)];
              reg321 <= $unsigned(($signed(reg308[(1'h0):(1'h0)]) ^~ $signed((^(wire293 - reg318)))));
              reg322 <= (reg301[(4'hd):(4'hd)] ?
                  reg318 : ({((!reg315) || (-reg315)),
                      (~&$unsigned((8'hbd)))} << reg312));
            end
          else
            begin
              reg320 <= ((+(reg300[(4'hd):(3'h4)] ?
                      {wire298[(3'h5):(3'h5)]} : $unsigned((|(8'ha6))))) ?
                  reg304[(1'h0):(1'h0)] : ((8'ha5) ?
                      $unsigned(($unsigned((8'hb1)) ?
                          reg319[(3'h5):(1'h0)] : ((8'h9e) ?
                              reg301 : reg299))) : reg307));
              reg321 <= $unsigned((8'ha8));
              reg322 <= $signed({$unsigned($unsigned({wire294, reg300}))});
            end
        end
      else
        begin
          reg316 <= ({(8'h9e),
              (~$unsigned((reg309 ?
                  wire294 : reg314)))} == reg309[(3'h5):(2'h3)]);
        end
      reg323 <= $unsigned(wire291);
    end
  assign wire324 = reg302[(5'h10):(3'h4)];
  assign wire325 = wire293[(3'h6):(3'h4)];
  assign wire326 = wire292;
  assign wire327 = ((reg314[(3'h4):(3'h4)] ?
                       $signed((((8'haa) ?
                           reg323 : (8'hb4)) << $unsigned(wire325))) : $unsigned((&(wire294 <<< reg320)))) <= wire324[(1'h1):(1'h0)]);
  assign wire328 = (reg306 ^~ reg320[(2'h2):(1'h0)]);
  always
    @(posedge clk) begin
      if (reg307)
        begin
          reg329 <= {$signed($unsigned((-(wire294 ? reg322 : wire325)))),
              (~^(|wire295[(4'he):(3'h6)]))};
          reg330 <= $unsigned(reg306);
          reg331 <= (-(-reg306));
          reg332 <= (reg306 ~^ {(^~((&wire295) - (~^reg304)))});
        end
      else
        begin
          if ((!reg310))
            begin
              reg329 <= ($unsigned($signed(({wire291} ?
                  reg321 : (~reg310)))) >> (|wire325));
            end
          else
            begin
              reg329 <= reg316[(4'hb):(2'h3)];
            end
          reg330 <= (!$unsigned(((reg302 ? reg315 : $unsigned(reg314)) ?
              $signed((wire291 ?
                  wire328 : reg306)) : $unsigned($unsigned(reg310)))));
          reg331 <= reg297;
          reg332 <= (wire294[(1'h1):(1'h1)] ?
              reg315[(3'h7):(3'h6)] : (reg312 ?
                  {((~reg331) ?
                          wire295 : reg304[(3'h6):(1'h0)])} : reg331[(4'ha):(3'h4)]));
        end
      reg333 <= (~$signed($unsigned(reg306)));
      reg334 <= {$unsigned($unsigned(reg321))};
      reg335 <= (-$unsigned((~|(8'haf))));
      reg336 <= reg319[(4'h8):(3'h7)];
    end
  assign wire337 = $unsigned(reg312);
  assign wire338 = ($unsigned($signed($unsigned((&wire327)))) ?
                       reg299 : $unsigned(($unsigned((wire292 << reg317)) != $signed((wire292 ?
                           reg307 : wire291)))));
  assign wire339 = (~reg336);
  always
    @(posedge clk) begin
      reg340 <= {reg306};
      if ({(reg300 ? $signed(reg307[(2'h2):(1'h1)]) : $unsigned(reg296))})
        begin
          reg341 <= ({reg315[(3'h4):(2'h2)],
              reg320[(1'h1):(1'h1)]} != $unsigned((~^$unsigned((reg335 << wire326)))));
          if (reg321[(3'h5):(3'h4)])
            begin
              reg342 <= (^~(~^(((reg307 ? reg317 : reg309) ?
                      $signed(reg314) : ((7'h42) ? reg307 : reg302)) ?
                  reg322[(4'ha):(4'h9)] : reg318[(4'hd):(3'h7)])));
              reg343 <= $signed((^$unsigned({reg307[(3'h4):(2'h2)]})));
              reg344 <= (|(wire338 ?
                  reg333 : ($signed({wire324}) ?
                      $signed((reg331 || wire324)) : reg305)));
              reg345 <= $signed((+($unsigned(wire293[(2'h3):(1'h1)]) ?
                  ((reg300 == reg323) ?
                      (&wire338) : (^~wire324)) : (~reg307))));
              reg346 <= $signed($unsigned((($signed(wire292) >= {reg310,
                      reg333}) ?
                  reg299[(2'h2):(1'h1)] : ($signed(wire326) ?
                      ((7'h41) ? reg332 : reg300) : (~^reg342)))));
            end
          else
            begin
              reg342 <= wire338;
              reg343 <= reg312[(2'h2):(2'h2)];
              reg344 <= (~((((^wire298) ? (|reg306) : wire293) >= (reg343 ?
                      $signed(wire337) : (!(8'h9f)))) ?
                  $signed($signed((wire338 ^ reg310))) : {($unsigned(reg346) != $unsigned(wire298)),
                      $unsigned((reg317 == reg329))}));
              reg345 <= ({reg310[(4'he):(2'h2)],
                  wire293[(3'h7):(3'h4)]} ~^ wire328);
              reg346 <= ({(~{$unsigned(reg310), wire337[(1'h1):(1'h0)]}),
                  ({{reg336}} ?
                      (((8'hac) <= reg321) ?
                          (reg344 != reg307) : {wire339,
                              (8'haf)}) : (wire292[(2'h2):(1'h0)] ?
                          (reg310 ?
                              reg322 : wire338) : $unsigned((8'hbf))))} * $signed(((|{reg309,
                  reg342}) + $signed(reg296))));
            end
          reg347 <= (-{$signed($unsigned($signed(reg303)))});
        end
      else
        begin
          reg341 <= ({(~|$signed($signed(reg332)))} < $unsigned(({(+wire338),
                  $signed(reg301)} ?
              (reg322 ^ wire295) : ((reg319 ? wire337 : (8'hb7)) + {wire291,
                  (8'hb8)}))));
          if ((reg299[(1'h0):(1'h0)] - reg308))
            begin
              reg342 <= $unsigned($signed(((~&(reg344 ?
                  reg307 : reg323)) <= (&$signed((7'h44))))));
            end
          else
            begin
              reg342 <= ($signed((reg316[(4'hc):(4'hb)] ?
                      reg314[(2'h2):(1'h1)] : reg312[(1'h0):(1'h0)])) ?
                  (((reg336 << $signed(wire325)) || ((reg330 ?
                          reg296 : reg342) ?
                      reg312 : (~^reg343))) ^~ $unsigned(((8'ha5) >> $signed(reg297)))) : (((&reg340[(3'h5):(1'h1)]) ?
                      (~&(reg319 ^~ wire298)) : $unsigned({reg299})) ^~ $unsigned((~^(~&reg297)))));
              reg343 <= (reg314[(4'h8):(3'h5)] ?
                  ($unsigned(reg319[(2'h2):(2'h2)]) <<< (~(8'haa))) : {($signed((wire292 ?
                          reg315 : reg334)) - (+$unsigned(wire293))),
                      ((8'ha6) ?
                          ({(8'hbe), wire338} ?
                              (8'h9f) : (wire338 ?
                                  wire327 : wire293)) : ($signed(reg296) ^~ (reg321 ?
                              reg333 : reg310)))});
              reg344 <= $signed($unsigned(reg330[(5'h11):(4'hc)]));
            end
          if ($signed(((-{wire326[(1'h0):(1'h0)],
              reg320}) == $unsigned((+$signed(reg309))))))
            begin
              reg345 <= (+(reg307 && reg312));
              reg346 <= $signed((8'hbb));
            end
          else
            begin
              reg345 <= (8'ha5);
              reg346 <= $signed(reg331[(1'h0):(1'h0)]);
              reg347 <= (($signed(reg299) ?
                      reg314 : $unsigned(($unsigned(reg320) >> reg346[(4'hd):(4'hb)]))) ?
                  wire324[(1'h0):(1'h0)] : {$signed($unsigned(reg335[(3'h5):(3'h4)])),
                      $signed((reg320 ~^ (reg344 ? reg344 : wire327)))});
            end
          reg348 <= ({($signed({reg340}) ?
                      (~|(8'hb7)) : {reg343, $signed((8'hab))})} ?
              (reg347[(1'h0):(1'h0)] == (^wire326)) : $unsigned(reg321));
          reg349 <= ($unsigned($signed((wire324[(1'h0):(1'h0)] ^~ $unsigned(reg309)))) <<< $signed(reg348));
        end
      reg350 <= $unsigned(reg311[(1'h0):(1'h0)]);
    end
  assign wire351 = $unsigned(((8'ha6) ?
                       $signed((~&reg320)) : (wire293 ?
                           (reg313[(3'h4):(3'h4)] ?
                               $signed(reg319) : (8'hb8)) : $signed($signed(reg301)))));
  assign wire352 = wire292[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      reg353 <= {(~$unsigned({$unsigned(reg299), $unsigned(reg303)}))};
      if (reg319[(2'h3):(2'h2)])
        begin
          reg354 <= wire339[(1'h0):(1'h0)];
          reg355 <= $signed($unsigned(reg346));
        end
      else
        begin
          reg354 <= reg334[(3'h5):(1'h1)];
        end
      if (reg341)
        begin
          reg356 <= reg347[(3'h4):(1'h1)];
          reg357 <= $signed($signed(reg312[(3'h7):(3'h6)]));
          if ({$signed($unsigned(reg356[(4'hc):(3'h5)])),
              {(reg354 == (((8'hb1) ? (8'h9f) : (8'ha3)) ?
                      $unsigned((8'hb5)) : {reg342})),
                  $signed($unsigned((wire351 ? (8'hba) : reg297)))}})
            begin
              reg358 <= reg317[(4'hb):(4'hb)];
              reg359 <= ((reg303 & $unsigned({reg308[(2'h2):(1'h1)],
                      reg358[(1'h1):(1'h0)]})) ?
                  reg357 : $unsigned({$unsigned((wire338 ?
                          (8'hb4) : reg299))}));
            end
          else
            begin
              reg358 <= ({reg307, ((~reg342) < (-$signed(reg306)))} ?
                  (8'hb7) : (~&reg336[(3'h4):(2'h2)]));
              reg359 <= ($signed({reg323[(1'h1):(1'h1)]}) != reg316[(4'hb):(4'hb)]);
              reg360 <= $unsigned($signed((reg318[(2'h3):(2'h2)] ^~ ((reg354 > reg322) * (reg310 ?
                  reg353 : reg311)))));
              reg361 <= (({$unsigned(reg356)} ?
                  (&(|(reg320 ?
                      (8'ha3) : wire292))) : $signed($unsigned((reg303 ?
                      reg349 : reg335)))) >= (&$unsigned(($signed(reg342) ?
                  (~|reg344) : reg306[(3'h5):(2'h2)]))));
              reg362 <= $signed((~&{(reg341 ?
                      (~^wire325) : reg310[(1'h0):(1'h0)]),
                  reg347}));
            end
          if (wire338)
            begin
              reg363 <= $unsigned(((!reg358) ? (8'haa) : $signed(reg329)));
              reg364 <= $unsigned((~&$unsigned(reg357[(4'ha):(2'h3)])));
              reg365 <= reg331;
            end
          else
            begin
              reg363 <= ((reg303[(3'h7):(1'h0)] || wire291) ?
                  ({(reg299 ?
                          reg317[(4'hc):(4'hc)] : reg359[(5'h12):(4'hd)])} <<< (8'haf)) : {$unsigned(reg346)});
              reg364 <= $unsigned($unsigned((&$unsigned({reg361}))));
              reg365 <= reg360[(4'hf):(4'hb)];
            end
        end
      else
        begin
          reg356 <= (!$unsigned($unsigned($unsigned((^reg322)))));
          if ({wire352, $unsigned(reg333[(4'h8):(3'h4)])})
            begin
              reg357 <= ((~(-($unsigned(reg297) ?
                      $signed(reg310) : $signed(wire293)))) ?
                  (8'h9f) : $unsigned((reg356[(4'hd):(3'h4)] ^ reg304)));
              reg358 <= (~^$unsigned((8'ha0)));
              reg359 <= $signed(reg358);
              reg360 <= reg305[(3'h7):(3'h6)];
              reg361 <= $unsigned($unsigned($unsigned((8'hac))));
            end
          else
            begin
              reg357 <= (8'hac);
              reg358 <= reg331;
              reg359 <= (8'ha7);
              reg360 <= (reg309 >>> (reg303[(4'h9):(3'h6)] ?
                  reg347[(2'h2):(1'h1)] : {({reg334} || $unsigned(reg309))}));
            end
          reg362 <= reg301;
          reg363 <= $unsigned((7'h42));
          reg364 <= ({(~&reg363),
              reg296} == (reg359 + (reg346 || reg330[(3'h6):(1'h1)])));
        end
      reg366 <= $unsigned(($signed(reg353) ^~ reg304[(3'h5):(3'h4)]));
    end
  assign wire367 = ($signed((|{(wire352 ? wire326 : reg301)})) >>> reg361);
  assign wire368 = reg343[(1'h1):(1'h1)];
  assign wire369 = {($signed(wire298[(3'h4):(3'h4)]) ?
                           (~^wire291[(5'h10):(2'h2)]) : (($unsigned(wire293) ?
                               {wire351} : (reg364 >> reg306)) || (|reg301[(3'h6):(3'h5)])))};
endmodule

module module170
#(parameter param254 = ((((+(|(8'h9d))) - (((8'hbd) <= (8'hbc)) ? (^(8'hbd)) : (8'h9c))) ^~ ((((7'h44) ^~ (8'hbd)) == ((8'hac) ? (8'hb1) : (8'hb8))) ? ({(7'h44), (8'h9c)} && ((8'hb3) >> (8'ha4))) : ((8'hbf) <= {(8'ha7), (8'h9f)}))) + {({(8'hb8), ((8'hb3) != (8'hbc))} ? ((~&(8'hb2)) ? ((8'ha8) ? (8'ha1) : (8'hbc)) : ((8'ha6) == (8'hb6))) : ((8'hb7) ? ((8'h9f) <= (8'hb2)) : {(8'hb1), (8'hb1)}))}), 
parameter param255 = {(~&(((^param254) ? ((8'ha4) <= param254) : (param254 ? param254 : param254)) ? (param254 >= {param254, (7'h42)}) : ((param254 ? param254 : param254) - (param254 ? param254 : param254))))})
(y, clk, wire175, wire174, wire173, wire172, wire171);
  output wire [(32'h395):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire175;
  input wire [(5'h10):(1'h0)] wire174;
  input wire signed [(4'h9):(1'h0)] wire173;
  input wire [(4'h8):(1'h0)] wire172;
  input wire signed [(4'hf):(1'h0)] wire171;
  wire signed [(4'hd):(1'h0)] wire243;
  wire signed [(2'h3):(1'h0)] wire242;
  wire [(4'he):(1'h0)] wire241;
  wire [(4'ha):(1'h0)] wire239;
  wire [(3'h4):(1'h0)] wire238;
  wire signed [(5'h11):(1'h0)] wire237;
  wire signed [(5'h13):(1'h0)] wire236;
  wire signed [(4'hf):(1'h0)] wire235;
  wire signed [(5'h14):(1'h0)] wire234;
  wire signed [(4'he):(1'h0)] wire233;
  wire [(4'hd):(1'h0)] wire228;
  wire signed [(4'h8):(1'h0)] wire227;
  wire signed [(3'h7):(1'h0)] wire176;
  reg signed [(5'h12):(1'h0)] reg253 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg252 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg251 = (1'h0);
  reg [(4'hc):(1'h0)] reg250 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg249 = (1'h0);
  reg [(5'h14):(1'h0)] reg248 = (1'h0);
  reg [(4'ha):(1'h0)] reg247 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg246 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg245 = (1'h0);
  reg [(5'h15):(1'h0)] reg244 = (1'h0);
  reg [(4'hd):(1'h0)] reg240 = (1'h0);
  reg [(2'h3):(1'h0)] reg232 = (1'h0);
  reg [(4'hc):(1'h0)] reg231 = (1'h0);
  reg [(3'h7):(1'h0)] reg230 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg229 = (1'h0);
  reg [(4'hb):(1'h0)] reg226 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg225 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg224 = (1'h0);
  reg [(4'hf):(1'h0)] reg223 = (1'h0);
  reg [(4'hb):(1'h0)] reg222 = (1'h0);
  reg [(3'h5):(1'h0)] reg221 = (1'h0);
  reg [(5'h10):(1'h0)] reg220 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg219 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg218 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg217 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg216 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg215 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg214 = (1'h0);
  reg [(4'h8):(1'h0)] reg213 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg212 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg211 = (1'h0);
  reg signed [(4'he):(1'h0)] reg210 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg209 = (1'h0);
  reg [(5'h11):(1'h0)] reg208 = (1'h0);
  reg [(4'he):(1'h0)] reg207 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg206 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg205 = (1'h0);
  reg [(5'h14):(1'h0)] reg204 = (1'h0);
  reg [(5'h10):(1'h0)] reg203 = (1'h0);
  reg signed [(4'he):(1'h0)] reg202 = (1'h0);
  reg [(3'h4):(1'h0)] reg201 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg200 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg199 = (1'h0);
  reg [(4'h8):(1'h0)] reg198 = (1'h0);
  reg [(3'h5):(1'h0)] reg197 = (1'h0);
  reg [(5'h10):(1'h0)] reg196 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg195 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg194 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg193 = (1'h0);
  reg [(4'he):(1'h0)] reg192 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg191 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg190 = (1'h0);
  reg [(3'h7):(1'h0)] reg189 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg188 = (1'h0);
  reg signed [(4'he):(1'h0)] reg187 = (1'h0);
  reg [(3'h7):(1'h0)] reg186 = (1'h0);
  reg [(5'h12):(1'h0)] reg185 = (1'h0);
  reg [(5'h12):(1'h0)] reg184 = (1'h0);
  reg [(3'h7):(1'h0)] reg183 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg182 = (1'h0);
  reg [(4'hb):(1'h0)] reg181 = (1'h0);
  reg [(3'h4):(1'h0)] reg180 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg179 = (1'h0);
  reg [(2'h2):(1'h0)] reg178 = (1'h0);
  reg [(3'h7):(1'h0)] reg177 = (1'h0);
  assign y = {wire243,
                 wire242,
                 wire241,
                 wire239,
                 wire238,
                 wire237,
                 wire236,
                 wire235,
                 wire234,
                 wire233,
                 wire228,
                 wire227,
                 wire176,
                 reg253,
                 reg252,
                 reg251,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg240,
                 reg232,
                 reg231,
                 reg230,
                 reg229,
                 reg226,
                 reg225,
                 reg224,
                 reg223,
                 reg222,
                 reg221,
                 reg220,
                 reg219,
                 reg218,
                 reg217,
                 reg216,
                 reg215,
                 reg214,
                 reg213,
                 reg212,
                 reg211,
                 reg210,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 (1'h0)};
  assign wire176 = ($signed($signed(((wire173 >= wire172) - {wire175,
                           (8'hb1)}))) ?
                       wire175 : (&((wire171 ? wire174 : (|(8'hb2))) ?
                           (-(+(8'hbe))) : (+(!wire171)))));
  always
    @(posedge clk) begin
      reg177 <= wire173[(3'h6):(2'h2)];
      if ((-$unsigned($unsigned((((8'ha5) ?
          wire172 : wire176) && (wire174 >>> wire176))))))
        begin
          if ((|($unsigned(wire173) < (reg177 > $signed($unsigned(wire175))))))
            begin
              reg178 <= {wire171[(1'h1):(1'h1)]};
              reg179 <= ((~reg178[(1'h1):(1'h0)]) + wire175);
              reg180 <= ($unsigned($signed(wire171)) == (wire173[(2'h3):(1'h1)] ?
                  $signed($signed((reg177 ?
                      reg179 : reg178))) : $signed((~reg179[(2'h2):(1'h0)]))));
              reg181 <= wire176;
            end
          else
            begin
              reg178 <= ($unsigned(((reg180 <<< wire172[(2'h3):(1'h1)]) ^~ (~^$unsigned(wire174)))) + {(!$unsigned($signed(reg180))),
                  {wire174, $unsigned((reg180 ? wire172 : reg179))}});
            end
        end
      else
        begin
          if (wire171)
            begin
              reg178 <= ((wire172[(3'h6):(2'h3)] ?
                  ({(-reg180)} ?
                      reg178 : reg178[(2'h2):(1'h0)]) : (-{(wire176 != wire176),
                      $signed((8'ha0))})) >>> wire176);
              reg179 <= (($unsigned(wire172[(2'h3):(2'h3)]) ~^ ({(^reg177),
                      (reg178 == wire171)} ^~ ((-wire171) ?
                      reg181[(3'h4):(1'h1)] : $signed(reg181)))) ?
                  (~&(&$signed($unsigned(reg180)))) : ({$signed((+wire173)),
                          reg178} ?
                      (!wire173[(2'h3):(2'h2)]) : $unsigned(((+wire173) | $unsigned(wire176)))));
              reg180 <= $signed(wire172[(3'h6):(3'h4)]);
              reg181 <= ((8'ha0) ?
                  ((8'ha4) ?
                      wire173 : {(~&(~|wire171))}) : (^$signed($unsigned(wire175[(3'h5):(1'h0)]))));
              reg182 <= wire175[(3'h4):(2'h2)];
            end
          else
            begin
              reg178 <= $unsigned((&wire174));
              reg179 <= $signed($unsigned($signed({$unsigned(reg180),
                  $signed(reg177)})));
              reg180 <= (+reg182);
              reg181 <= (({(wire173[(3'h6):(2'h3)] == $signed(wire173))} ?
                      reg178 : (reg177 - $signed($signed(wire173)))) ?
                  reg177 : reg177);
            end
          reg183 <= (($unsigned(reg181) ?
                  $unsigned($signed(((8'ha6) <= wire173))) : {(reg179 ?
                          reg179 : (wire174 ? (8'hb0) : wire175)),
                      ((wire176 ? wire176 : reg178) ?
                          (wire174 ? wire173 : wire172) : $unsigned(reg179))}) ?
              (wire175[(2'h2):(1'h1)] == ($signed((-wire172)) ?
                  (reg179 ?
                      (-reg181) : (8'hae)) : ((wire171 + reg181) >> {reg178}))) : ($signed($unsigned((reg179 ?
                      wire172 : wire174))) ?
                  {(wire176[(2'h3):(1'h0)] <= $signed(reg180)),
                      $unsigned($unsigned(wire176))} : (8'hb9)));
          if (({((-reg178) ?
                      wire176[(1'h1):(1'h0)] : ((!wire171) * (+wire172)))} ?
              ((+(~&((8'hab) >> wire172))) ?
                  wire173 : $signed($signed($unsigned(wire175)))) : reg181))
            begin
              reg184 <= $signed(((&(~(|reg181))) - $unsigned(((^reg183) >>> reg177))));
              reg185 <= (((-$unsigned((reg183 - wire176))) * ((^~wire173[(3'h6):(2'h2)]) ?
                      reg178 : (^wire171[(4'h9):(2'h2)]))) ?
                  ((&(~^$signed((8'hbf)))) && wire171) : wire176[(2'h3):(2'h3)]);
              reg186 <= (((~^$unsigned($signed(wire172))) <= reg184[(3'h7):(1'h1)]) ?
                  wire175 : reg185[(4'hb):(3'h5)]);
            end
          else
            begin
              reg184 <= reg179;
              reg185 <= wire176;
              reg186 <= wire172[(2'h3):(2'h3)];
              reg187 <= ((8'hb4) >>> $unsigned((((8'ha5) | ((8'hb0) ?
                      wire176 : reg180)) ?
                  ((+reg183) ?
                      (wire174 ~^ reg186) : $signed(wire174)) : {$signed(reg183)})));
            end
          if (reg186)
            begin
              reg188 <= $signed($signed(reg185));
              reg189 <= $signed(($unsigned($unsigned(reg181)) ?
                  ($unsigned(reg182[(3'h4):(2'h3)]) ?
                      (!reg187[(3'h7):(1'h1)]) : $signed(((8'hbb) - wire175))) : $unsigned((|$signed(wire173)))));
              reg190 <= {$unsigned($signed(($signed((8'hbe)) ?
                      wire174 : reg187[(1'h0):(1'h0)])))};
            end
          else
            begin
              reg188 <= reg182[(4'h8):(3'h4)];
              reg189 <= $unsigned((~&$unsigned(reg184)));
              reg190 <= reg187[(4'h8):(2'h2)];
              reg191 <= $unsigned(((reg190 ^~ reg179) & (7'h40)));
            end
        end
      reg192 <= $signed($signed(wire171[(2'h2):(2'h2)]));
      reg193 <= reg179;
      reg194 <= $signed($signed((8'hb5)));
    end
  always
    @(posedge clk) begin
      if (wire173)
        begin
          reg195 <= ($unsigned(({reg185[(3'h5):(2'h3)]} ?
              ({reg181} ? reg179 : reg189[(2'h2):(2'h2)]) : (~^((8'hb0) ?
                  reg184 : reg192)))) << reg185[(4'hf):(3'h6)]);
          if ((reg181 ?
              ($signed({reg194,
                  (reg190 ?
                      wire171 : reg191)}) && (~^wire173[(4'h8):(3'h7)])) : $unsigned((|{$signed(reg184),
                  (&(8'hb3))}))))
            begin
              reg196 <= ($unsigned(reg179[(5'h12):(4'hf)]) ?
                  (((^~(&reg195)) * ($unsigned((8'h9d)) ?
                          (reg183 == reg194) : (reg187 <= reg192))) ?
                      ((8'ha4) ?
                          reg181[(2'h3):(1'h1)] : (reg193 ~^ {reg184,
                              reg193})) : ((reg190[(3'h7):(2'h3)] ?
                              (reg187 >>> reg185) : $unsigned(wire171)) ?
                          ((~|reg182) ?
                              reg181 : $unsigned((8'ha6))) : reg193)) : $signed(reg193[(5'h11):(3'h6)]));
              reg197 <= $signed((wire174 ? reg180 : reg182));
              reg198 <= ((|reg187) * reg184);
              reg199 <= {wire174[(3'h7):(3'h5)],
                  ((~|((~|reg188) ? {(8'ha8)} : $signed(reg198))) ?
                      $unsigned(($signed(wire172) < (^~(8'h9e)))) : {$unsigned((wire175 != reg187)),
                          ((wire172 ? wire172 : (8'ha8)) ?
                              {wire175, (8'hb7)} : (reg179 ?
                                  wire175 : wire173))})};
              reg200 <= reg189[(3'h5):(1'h0)];
            end
          else
            begin
              reg196 <= $signed((reg183 << (((8'ha8) <= wire172[(1'h0):(1'h0)]) ^~ reg183[(2'h2):(1'h0)])));
              reg197 <= (~^reg185[(5'h12):(4'hd)]);
              reg198 <= $unsigned((&$unsigned(reg188[(3'h4):(2'h3)])));
              reg199 <= reg178;
            end
          reg201 <= reg186[(3'h7):(3'h7)];
          reg202 <= $signed({(-wire176[(2'h3):(2'h2)]),
              (^(+reg183[(3'h6):(2'h2)]))});
        end
      else
        begin
          reg195 <= $unsigned(($signed(($unsigned((8'ha7)) > {reg189})) ?
              ({(8'hb8)} ?
                  (|reg183) : reg193) : $signed(wire174[(4'he):(4'h9)])));
          reg196 <= wire173[(2'h2):(1'h0)];
          reg197 <= reg199[(3'h7):(1'h0)];
        end
      if (((~&reg192) ?
          (~(reg194[(1'h1):(1'h1)] || reg196[(3'h7):(3'h5)])) : wire175))
        begin
          reg203 <= {wire173[(1'h0):(1'h0)]};
          if ($signed(wire175))
            begin
              reg204 <= $signed((~|$signed($signed(wire176))));
            end
          else
            begin
              reg204 <= reg201;
              reg205 <= ((reg200[(1'h0):(1'h0)] ?
                  ({$signed(reg203), $unsigned(reg193)} > $signed((reg193 ?
                      reg186 : reg196))) : (reg182[(4'ha):(3'h5)] * reg187[(4'hc):(2'h2)])) + $signed($signed(wire176[(1'h0):(1'h0)])));
              reg206 <= wire172[(1'h1):(1'h0)];
              reg207 <= $unsigned(($unsigned(({wire174} ?
                  wire172[(1'h1):(1'h1)] : (reg177 ?
                      reg200 : reg206))) < ((reg199 ?
                      $signed(wire175) : (reg193 ? reg196 : reg206)) ?
                  $signed($signed(reg183)) : ((^reg184) == (^wire171)))));
              reg208 <= $unsigned($signed(reg178[(2'h2):(1'h0)]));
            end
          reg209 <= reg177;
          reg210 <= (8'ha9);
        end
      else
        begin
          if ($signed({(($signed(reg199) ?
                  (reg198 ?
                      reg196 : (7'h41)) : $unsigned(reg195)) >>> (reg204 ~^ (reg206 > (8'hba))))}))
            begin
              reg203 <= ($signed(reg200) ?
                  (reg186[(3'h6):(1'h0)] <<< wire175) : reg193);
            end
          else
            begin
              reg203 <= {$signed(((&reg183[(1'h1):(1'h1)]) ?
                      $unsigned((^~reg195)) : wire174[(4'h9):(2'h3)])),
                  $signed((~|$signed({reg195, reg182})))};
              reg204 <= ({reg193,
                  {{(reg184 << reg192), reg209[(3'h5):(3'h4)]},
                      ((~^(8'ha6)) ?
                          (reg191 && reg197) : reg180[(2'h2):(1'h1)])}} < (+reg210));
              reg205 <= (((~((reg199 ? reg188 : reg194) ?
                          $unsigned(reg207) : (wire175 ? reg202 : reg207))) ?
                      $unsigned((!reg203)) : reg188) ?
                  (~|(reg207 ?
                      {(|reg209),
                          reg198[(3'h4):(2'h3)]} : reg189[(3'h7):(2'h2)])) : reg203[(3'h4):(2'h3)]);
              reg206 <= $unsigned((-reg196[(4'ha):(3'h6)]));
              reg207 <= wire171;
            end
          if (reg180[(1'h0):(1'h0)])
            begin
              reg208 <= reg194[(3'h7):(1'h1)];
              reg209 <= reg189[(3'h5):(1'h0)];
              reg210 <= $unsigned($unsigned((wire171 > ((reg209 ^ wire172) != ((8'h9c) ?
                  reg195 : wire172)))));
            end
          else
            begin
              reg208 <= reg188[(3'h5):(1'h0)];
            end
          if (reg182)
            begin
              reg211 <= ((reg189[(3'h4):(2'h3)] != reg178[(1'h1):(1'h1)]) + (^~(-(~&$signed(reg208)))));
            end
          else
            begin
              reg211 <= reg209;
              reg212 <= ((({(reg179 ^ reg186),
                      $signed(reg192)} ^ reg194) && $unsigned({(reg193 - reg186)})) ?
                  $unsigned({$signed((reg185 == (8'ha8))),
                      $signed({reg206, wire174})}) : (({$signed(wire176),
                          (~reg202)} ?
                      (~$unsigned((8'hbd))) : (^reg187)) <<< $signed((reg209[(3'h4):(1'h0)] ?
                      (reg200 || reg185) : reg211))));
              reg213 <= (^reg180);
              reg214 <= {(8'ha0),
                  ((|reg212) ?
                      (-{(reg210 ?
                              (7'h43) : reg203)}) : $unsigned(((reg191 >= reg203) ?
                          ((8'hac) << wire172) : (reg189 ? reg209 : reg180))))};
            end
          reg215 <= $signed($signed($signed(($signed(reg185) ?
              (|(8'ha4)) : (reg186 ? reg190 : reg183)))));
          reg216 <= $signed((reg202 >>> $unsigned({$unsigned(wire171)})));
        end
      if ((reg193 ?
          $unsigned((~&$unsigned($unsigned(reg199)))) : ($unsigned($signed({reg198,
                  reg204})) ?
              (|{{(8'hb4), reg203}, $signed(reg200)}) : (((reg203 > reg193) ?
                      $unsigned(reg191) : $unsigned(reg177)) ?
                  (^~$unsigned(reg213)) : ($signed(reg206) & {reg212,
                      reg213})))))
        begin
          reg217 <= ((~^(!(+$signed(reg207)))) ?
              (~^($unsigned((reg210 != wire175)) ^ (((7'h43) >> wire171) <= $unsigned(reg186)))) : $unsigned((+({(8'hbe),
                  reg190} ~^ (reg205 < (8'hba))))));
          reg218 <= ((reg204 ? reg183 : (^reg201)) < reg212);
          reg219 <= ({$unsigned(reg177),
              $unsigned($unsigned((reg217 ?
                  reg188 : (8'hb5))))} - ($signed($signed(((8'ha0) ?
                  reg183 : wire171))) ?
              (($signed(reg210) ?
                  reg203[(4'hd):(4'ha)] : $signed(reg210)) << ({(8'hb0),
                  reg180} != $signed(reg184))) : (+$signed(reg181))));
          if ($signed(wire175))
            begin
              reg220 <= (^$signed($signed($unsigned((~&reg188)))));
              reg221 <= $unsigned(reg193[(3'h6):(2'h2)]);
              reg222 <= (reg189[(3'h7):(1'h0)] ?
                  (-{$signed(reg190[(2'h3):(2'h2)]),
                      $signed((reg202 != reg207))}) : {(~&((~&reg218) ?
                          $unsigned(reg189) : reg213))});
              reg223 <= ((reg217[(5'h10):(4'hd)] ?
                  $unsigned(((reg183 ? reg181 : wire172) ?
                      (reg184 ?
                          reg215 : reg198) : $unsigned(reg182))) : $signed((|(reg221 ?
                      reg217 : reg219)))) << ((~^((^reg222) ?
                      (reg210 ? (8'h9f) : reg179) : reg216)) ?
                  reg220 : $signed(reg209[(4'hd):(3'h7)])));
            end
          else
            begin
              reg220 <= (~^reg218);
            end
          if (reg223)
            begin
              reg224 <= $unsigned(reg199);
              reg225 <= (7'h40);
              reg226 <= $signed($signed(($unsigned((reg197 ?
                  wire171 : reg206)) >>> $signed((reg192 ? reg221 : reg223)))));
            end
          else
            begin
              reg224 <= $unsigned(wire174);
            end
        end
      else
        begin
          if ((reg184 ?
              $signed(((~|(wire173 == reg179)) ?
                  (~|(reg217 ?
                      reg213 : reg209)) : reg204)) : (+$signed($unsigned(reg211)))))
            begin
              reg217 <= $signed(reg177);
              reg218 <= (+((((^~reg180) ?
                      {(8'hb4)} : $signed(reg189)) <= (reg184[(4'hb):(3'h5)] <<< reg194)) ?
                  reg198[(1'h0):(1'h0)] : $signed($signed({reg211}))));
            end
          else
            begin
              reg217 <= $signed(($unsigned($signed($signed((8'hb1)))) ?
                  reg215[(5'h11):(4'ha)] : reg189));
            end
          reg219 <= $unsigned($signed((-(reg207[(3'h7):(3'h4)] || {reg218}))));
          if (reg213[(4'h8):(2'h2)])
            begin
              reg220 <= $unsigned(reg211);
              reg221 <= wire174;
              reg222 <= (|$unsigned((reg205 ?
                  wire172 : (reg180[(2'h2):(1'h0)] << (reg215 ?
                      reg183 : reg206)))));
              reg223 <= $unsigned((((^~(8'hb3)) <<< ((~reg179) ?
                  $unsigned(reg211) : (+reg211))) >= (reg188 != $signed($unsigned(reg186)))));
              reg224 <= (~{($signed((^reg223)) ?
                      (|$unsigned(wire173)) : (~^reg202[(1'h1):(1'h1)])),
                  (((reg217 ? wire172 : reg200) ? (&reg206) : (-wire174)) ?
                      ((reg200 >>> reg177) ?
                          (reg180 ? (8'hbd) : reg208) : (!reg179)) : reg221)});
            end
          else
            begin
              reg220 <= reg212;
              reg221 <= (reg221 == reg224[(4'hc):(4'ha)]);
              reg222 <= (+$signed(reg183));
            end
          reg225 <= ($signed($unsigned($signed(reg211[(3'h6):(1'h1)]))) == $unsigned(reg179));
          reg226 <= wire174;
        end
    end
  assign wire227 = $signed({(!((~|wire176) ?
                           reg221 : (reg209 ? (8'h9e) : reg203))),
                       reg210[(4'hd):(4'hc)]});
  assign wire228 = reg189[(2'h2):(1'h1)];
  always
    @(posedge clk) begin
      reg229 <= $unsigned(reg200[(3'h4):(1'h0)]);
      reg230 <= $unsigned((8'hae));
    end
  always
    @(posedge clk) begin
      reg231 <= (+$unsigned($signed((~^$signed(reg198)))));
      reg232 <= (8'hbe);
    end
  assign wire233 = $unsigned(wire228);
  assign wire234 = ((!reg215[(4'hc):(2'h3)]) != ($signed($unsigned((wire172 ?
                           reg223 : wire233))) ?
                       (^~(|$unsigned(wire227))) : reg194[(4'h8):(4'h8)]));
  assign wire235 = (|reg184[(5'h12):(1'h1)]);
  assign wire236 = {$unsigned(($unsigned(reg219) || {((8'hbc) ?
                               reg214 : reg224),
                           (~reg220)})),
                       ((~|($signed(reg213) << reg198)) ?
                           ($signed(wire176) ?
                               reg225 : ((wire233 != wire175) ?
                                   $unsigned(reg215) : $unsigned(reg187))) : reg211)};
  assign wire237 = $signed({$unsigned(reg200[(3'h5):(2'h2)]),
                       ((+(wire227 ? reg195 : reg189)) >= (reg209 ?
                           reg177[(3'h5):(3'h5)] : (reg181 == reg219)))});
  assign wire238 = wire237[(2'h3):(1'h1)];
  assign wire239 = (wire176[(3'h7):(3'h4)] || $unsigned(reg210[(4'hc):(4'hc)]));
  always
    @(posedge clk) begin
      reg240 <= reg211;
    end
  assign wire241 = $signed(({$signed($signed(reg214)), reg195[(2'h3):(2'h2)]} ?
                       ((|$signed(reg183)) ?
                           ((~^reg226) ?
                               reg198 : (&(8'ha4))) : ($signed(reg206) > wire227[(1'h1):(1'h0)])) : {(reg193[(4'hc):(4'ha)] ~^ (reg209 ?
                               reg180 : (7'h41)))}));
  assign wire242 = $signed((!$signed((((8'had) ?
                       reg221 : reg186) ~^ (|reg188)))));
  assign wire243 = $signed($unsigned(reg224[(1'h0):(1'h0)]));
  always
    @(posedge clk) begin
      reg244 <= ($signed($signed((reg220[(3'h6):(3'h4)] - (!reg181)))) ?
          $unsigned($signed(wire235[(3'h7):(3'h4)])) : (8'hbf));
      if ((7'h40))
        begin
          reg245 <= (reg244 ^~ ($unsigned(reg212) <<< $unsigned($signed(((8'ha3) >> reg184)))));
        end
      else
        begin
          reg245 <= ({$unsigned((!reg229)), (^~$signed((|reg192)))} ?
              wire239 : reg184);
          reg246 <= wire238[(1'h1):(1'h1)];
          reg247 <= $unsigned(reg224);
        end
      if ((8'hb4))
        begin
          if ($unsigned({({reg190} && ((reg203 ?
                  reg183 : (7'h44)) ^ (~reg213)))}))
            begin
              reg248 <= (-{(reg195[(5'h10):(3'h5)] ?
                      (^~(reg180 ~^ reg185)) : reg198[(3'h6):(2'h3)])});
              reg249 <= $unsigned((reg188[(4'hd):(2'h3)] ~^ ((wire237 ?
                      (~reg245) : (reg221 ? reg194 : reg183)) ?
                  ({reg192,
                      reg216} ^ (reg206 | wire234)) : $signed(wire176[(1'h0):(1'h0)]))));
              reg250 <= (~$signed($signed($unsigned({reg191, reg194}))));
              reg251 <= (($signed(wire241) ?
                  ($unsigned(((8'ha0) || reg197)) ?
                      $signed(wire234) : $unsigned(wire228[(2'h2):(2'h2)])) : (~wire235[(3'h4):(1'h0)])) >= (~^$signed(((reg205 >>> reg187) >>> ((8'haa) ?
                  reg201 : reg209)))));
              reg252 <= $unsigned(wire239);
            end
          else
            begin
              reg248 <= reg244;
              reg249 <= {(|reg209[(3'h5):(1'h0)])};
              reg250 <= wire242;
              reg251 <= wire242[(1'h0):(1'h0)];
            end
          reg253 <= $signed($unsigned(($signed(reg206) ?
              $unsigned($unsigned(reg185)) : ($signed(wire238) ?
                  $signed(reg214) : (reg217 ? reg207 : reg190)))));
        end
      else
        begin
          reg248 <= ($signed($unsigned({$unsigned(reg195),
                  $unsigned(reg205)})) ?
              (~^reg189) : (&reg231));
          if ($unsigned($signed((((reg209 >> reg225) ^~ (reg206 ?
                  reg244 : reg181)) ?
              $signed($signed(reg193)) : {(&wire175)}))))
            begin
              reg249 <= reg183[(2'h3):(1'h1)];
              reg250 <= $unsigned(($signed(wire227) | $signed(reg181)));
              reg251 <= $signed((((^(~wire172)) ^~ (|(reg184 ?
                  reg219 : reg226))) >= ((&(~reg240)) ?
                  (7'h44) : ({reg205, reg191} >> $signed(reg213)))));
            end
          else
            begin
              reg249 <= $signed((~|reg229));
            end
        end
    end
endmodule

module module146
#(parameter param156 = ((~&(8'ha1)) && (~(((~|(8'hba)) == (+(8'ha6))) << ((&(8'haa)) ? ((8'hbb) ? (8'ha1) : (8'hb4)) : ((7'h43) >= (8'hbc)))))))
(y, clk, wire150, wire149, wire148, wire147);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire150;
  input wire signed [(5'h12):(1'h0)] wire149;
  input wire signed [(5'h12):(1'h0)] wire148;
  input wire [(4'h8):(1'h0)] wire147;
  wire [(4'hc):(1'h0)] wire155;
  wire [(5'h14):(1'h0)] wire154;
  wire signed [(4'ha):(1'h0)] wire152;
  wire [(5'h14):(1'h0)] wire151;
  reg signed [(5'h11):(1'h0)] reg153 = (1'h0);
  assign y = {wire155, wire154, wire152, wire151, reg153, (1'h0)};
  assign wire151 = (wire150 ? wire149[(1'h0):(1'h0)] : (7'h40));
  assign wire152 = $unsigned((($signed((wire151 + (8'hbd))) & wire151) ?
                       wire147 : wire147));
  always
    @(posedge clk) begin
      reg153 <= (($unsigned((wire149[(2'h3):(1'h0)] ?
                  (wire147 && wire151) : $signed(wire152))) ?
              wire148 : ($signed(wire152[(4'h9):(3'h7)]) ?
                  ({wire147} ?
                      wire151[(4'h8):(3'h7)] : $signed(wire151)) : $signed((wire151 != wire147)))) ?
          $unsigned(($unsigned($signed((8'hb0))) ?
              ((wire148 ? wire147 : (8'hb3)) || (wire147 ?
                  (8'ha3) : wire150)) : {wire147})) : wire152[(1'h0):(1'h0)]);
    end
  assign wire154 = (~(!($unsigned((^~wire151)) ?
                       {(~&wire149), (wire151 ? wire149 : wire149)} : ((reg153 ?
                           wire152 : (8'hb1)) && {wire148}))));
  assign wire155 = $unsigned(($signed((8'hac)) ?
                       {wire149,
                           ((wire152 > wire147) || reg153[(4'hd):(3'h4)])} : $signed((reg153[(4'hf):(4'hd)] >> wire151))));
endmodule

module module120
#(parameter param141 = ({((8'hae) >>> ((~&(8'ha8)) ? {(8'ha9), (8'hb7)} : {(8'ha9), (7'h40)}))} == (((7'h43) >>> {((8'hbf) < (8'ha3))}) >> (^~(^~(+(8'hba)))))))
(y, clk, wire125, wire124, wire123, wire122, wire121);
  output wire [(32'hba):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire125;
  input wire [(3'h4):(1'h0)] wire124;
  input wire [(4'h8):(1'h0)] wire123;
  input wire [(4'h9):(1'h0)] wire122;
  input wire [(2'h3):(1'h0)] wire121;
  wire signed [(5'h15):(1'h0)] wire140;
  wire [(4'hf):(1'h0)] wire139;
  wire [(2'h3):(1'h0)] wire138;
  wire [(2'h2):(1'h0)] wire137;
  wire [(4'hd):(1'h0)] wire136;
  wire signed [(4'h9):(1'h0)] wire133;
  wire signed [(4'hf):(1'h0)] wire132;
  wire signed [(4'hd):(1'h0)] wire131;
  wire [(4'hf):(1'h0)] wire130;
  wire [(4'hd):(1'h0)] wire129;
  wire [(4'ha):(1'h0)] wire128;
  wire signed [(5'h12):(1'h0)] wire127;
  wire [(3'h4):(1'h0)] wire126;
  reg [(5'h11):(1'h0)] reg135 = (1'h0);
  reg [(5'h11):(1'h0)] reg134 = (1'h0);
  assign y = {wire140,
                 wire139,
                 wire138,
                 wire137,
                 wire136,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 reg135,
                 reg134,
                 (1'h0)};
  assign wire126 = wire123[(2'h3):(1'h1)];
  assign wire127 = (~|$unsigned({wire125[(4'h8):(3'h7)]}));
  assign wire128 = ((8'hab) + ($unsigned($unsigned((wire122 > wire123))) ?
                       ($unsigned((wire122 & wire124)) ?
                           ($unsigned(wire123) ^~ (wire124 >= wire127)) : $signed($signed(wire121))) : {$signed($signed(wire125)),
                           wire123}));
  assign wire129 = $unsigned(({$signed((wire123 < wire128))} ?
                       (!$unsigned(wire124)) : ({(wire125 ?
                               wire127 : (8'h9d))} >>> wire128[(3'h4):(3'h4)])));
  assign wire130 = (((~^wire128) < ((&$signed(wire129)) ?
                           wire121[(1'h0):(1'h0)] : wire121[(1'h1):(1'h0)])) ?
                       (wire124 * wire122) : $signed(wire129[(4'hb):(4'ha)]));
  assign wire131 = $signed(wire121[(1'h1):(1'h0)]);
  assign wire132 = (~^wire131);
  assign wire133 = $unsigned($unsigned(($unsigned({wire127,
                       (8'ha5)}) >> wire122)));
  always
    @(posedge clk) begin
      reg134 <= wire129;
      reg135 <= {(($unsigned(wire132) << ((!wire123) ?
              (wire125 <= wire121) : (wire133 >> reg134))) == ($signed((wire131 ?
                  (8'hab) : (8'ha8))) ?
              (~(~wire123)) : (-(8'hb9)))),
          wire121[(2'h2):(2'h2)]};
    end
  assign wire136 = {$unsigned($signed(wire121[(2'h3):(2'h2)]))};
  assign wire137 = (~^reg135);
  assign wire138 = $unsigned($signed((^$signed((wire137 ?
                       wire126 : wire132)))));
  assign wire139 = (((~$unsigned($signed(wire130))) >> {(((8'h9c) ~^ wire128) << wire130[(4'h9):(3'h5)]),
                           ((^wire128) ? $signed(wire131) : wire128)}) ?
                       wire128[(3'h5):(1'h0)] : (wire137 != wire123[(2'h3):(2'h3)]));
  assign wire140 = (^~$signed(wire121));
endmodule

module module96
#(parameter param112 = ({({(8'hb9), ((8'h9e) <<< (8'hbb))} ? (~&(|(8'hab))) : (((7'h42) < (8'hac)) ^ ((8'hae) ? (8'hb5) : (8'hbe))))} >= (|({(~^(8'hb7)), (-(8'had))} && (((8'hb9) < (8'ha5)) <<< ((7'h41) ? (7'h40) : (8'hb0)))))), 
parameter param113 = (((~^((param112 >= param112) ? (|param112) : (param112 ? param112 : param112))) & param112) == param112))
(y, clk, wire100, wire99, wire98, wire97);
  output wire [(32'h70):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire100;
  input wire signed [(4'ha):(1'h0)] wire99;
  input wire [(4'hf):(1'h0)] wire98;
  input wire signed [(4'h9):(1'h0)] wire97;
  wire [(3'h5):(1'h0)] wire111;
  wire signed [(3'h6):(1'h0)] wire104;
  wire signed [(4'hc):(1'h0)] wire103;
  wire signed [(3'h4):(1'h0)] wire102;
  wire signed [(4'hc):(1'h0)] wire101;
  reg [(3'h5):(1'h0)] reg110 = (1'h0);
  reg [(4'he):(1'h0)] reg109 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg108 = (1'h0);
  reg [(3'h6):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg106 = (1'h0);
  reg [(4'he):(1'h0)] reg105 = (1'h0);
  assign y = {wire111,
                 wire104,
                 wire103,
                 wire102,
                 wire101,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 (1'h0)};
  assign wire101 = (&wire99[(4'h9):(2'h3)]);
  assign wire102 = ($unsigned($signed((wire98 ?
                           $unsigned(wire98) : ((8'hab) ? wire99 : wire97)))) ?
                       $unsigned(((wire98 ?
                           $unsigned(wire97) : wire97[(3'h4):(2'h2)]) ^~ $signed(((7'h43) ?
                           (8'hbc) : wire100)))) : (^~{$unsigned($signed((8'ha5)))}));
  assign wire103 = $signed(wire100[(1'h1):(1'h0)]);
  assign wire104 = $unsigned({($unsigned($unsigned((8'ha4))) ?
                           $signed((~|wire99)) : wire102),
                       $unsigned((^~$unsigned(wire100)))});
  always
    @(posedge clk) begin
      if (((8'hbc) ^~ (+{(~^(wire101 ? wire99 : wire101))})))
        begin
          reg105 <= (((({(8'hb7)} ?
                  wire103[(1'h0):(1'h0)] : $unsigned(wire104)) < $unsigned($unsigned(wire99))) ?
              $unsigned((~(^~wire102))) : (((wire99 == wire99) ?
                  (wire97 >>> wire97) : (8'hb8)) <= $unsigned(((8'had) != wire99)))) ~^ (wire101[(2'h3):(2'h3)] ?
              (wire97[(1'h1):(1'h1)] ?
                  ($unsigned(wire101) && wire100[(2'h2):(1'h1)]) : ((^~wire98) ^ $unsigned((8'hb4)))) : (($signed(wire99) + wire97[(2'h2):(1'h0)]) || ((8'ha2) > ((7'h42) ?
                  wire103 : wire97)))));
          reg106 <= ($signed((!({wire100} ^ $signed(wire100)))) ?
              $signed(wire98[(3'h6):(1'h1)]) : $unsigned({(+$unsigned(wire103)),
                  {$signed(wire103)}}));
        end
      else
        begin
          reg105 <= wire100[(2'h2):(1'h1)];
        end
      reg107 <= (+$unsigned(wire98));
      reg108 <= (((wire98[(4'ha):(4'h8)] ?
          ((wire99 ?
              (7'h40) : (8'hbb)) - ((8'hba) == wire97)) : reg106) | {{{reg107,
                  (8'hb5)}},
          wire104}) == (+wire98[(4'hc):(3'h7)]));
      reg109 <= {reg107[(3'h4):(2'h2)]};
      reg110 <= wire98;
    end
  assign wire111 = ($signed((((reg108 <<< reg110) >> {reg110}) ?
                       (^$signed(wire97)) : (7'h42))) < (reg109[(3'h6):(1'h1)] ?
                       wire103[(2'h2):(1'h1)] : ({{reg109,
                               reg106}} == (wire98[(1'h1):(1'h0)] << $unsigned(reg106)))));
endmodule
