[Files List]
C:/Aldec/Active-HDL-Student-Edition/vlib/std/src/standard.vhd=S
C:/dev/DIC_SRAM/Integrated_circuits/Verilog/Bitcell_NOR/src/Verilog_XOR.v=S
