# RISC_V_base
A single cycle non-pipelined risc-v processor,designed using system verilog. It executes only four types of instructions.Each instruction takes single cycle,so it is highly clock period depende.The clock period it will need,needs to be sufficiently high.
