{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478293097677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478293097678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  4 17:58:17 2016 " "Processing started: Fri Nov  4 17:58:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478293097678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478293097678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpupem -c cpupem " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpupem -c cpupem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478293097679 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478293097857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpupem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpupem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpupem " "Found entity 1: cpupem" {  } { { "cpupem.v" "" { Text "/home/layhana/Desktop/cpupem/cpupem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478293097913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478293097913 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier ram.v(8) " "Verilog HDL syntax error at ram.v(8) near text \"=\";  expecting \".\", or an identifier" {  } { { "ram.v" "" { Text "/home/layhana/Desktop/cpupem/ram.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier ram.v(9) " "Verilog HDL syntax error at ram.v(9) near text \"=\";  expecting \".\", or an identifier" {  } { { "ram.v" "" { Text "/home/layhana/Desktop/cpupem/ram.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier ram.v(10) " "Verilog HDL syntax error at ram.v(10) near text \"=\";  expecting \".\", or an identifier" {  } { { "ram.v" "" { Text "/home/layhana/Desktop/cpupem/ram.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier ram.v(11) " "Verilog HDL syntax error at ram.v(11) near text \"=\";  expecting \".\", or an identifier" {  } { { "ram.v" "" { Text "/home/layhana/Desktop/cpupem/ram.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ram ram.v(1) " "Ignored design unit \"ram\" at ram.v(1) due to previous errors" {  } { { "ram.v" "" { Text "/home/layhana/Desktop/cpupem/ram.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "cpupem.v(13) " "Verilog HDL Event Control warning at cpupem.v(13): event expression is a constant" {  } { { "../processador-pem/cpupem.v" "" { Text "/home/layhana/Desktop/processador-pem/cpupem.v" 13 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Quartus II" 0 -1 1478293097914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/layhana/Desktop/processador-pem/cpupem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/layhana/Desktop/processador-pem/cpupem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../processador-pem/cpupem.v" "" { Text "/home/layhana/Desktop/processador-pem/cpupem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478293097915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478293097915 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478293097982 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov  4 17:58:17 2016 " "Processing ended: Fri Nov  4 17:58:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478293097982 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478293097982 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478293097982 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478293097982 ""}
