$date
	Thu Nov 06 18:14:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sram_decoder_tb $end
$var wire 1 ! PenOut0 $end
$var wire 1 " PenOut0Bar $end
$var wire 1 # PenOut1 $end
$var wire 1 $ PenOut1Bar $end
$var wire 1 % WordA0 $end
$var wire 1 & WordA1 $end
$var wire 10 ' clkneg [9:0] $end
$var wire 1 ( in0ABar $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var wire 1 + instFlag $end
$var wire 10 , clkpos [9:0] $end
$var wire 1 - RegWrtBar $end
$var wire 1 . Mclk $end
$var reg 1 / ReadEn $end
$var reg 1 0 WriteEn $end
$var reg 1 1 clk $end
$var reg 5 2 inA [4:0] $end
$var reg 1 3 reset $end
$scope module bennett $end
$var wire 1 1 clk $end
$var wire 1 3 reset $end
$var parameter 65 4 MAX_STATE $end
$var parameter 32 5 PHASES $end
$var parameter 32 6 STATE_WIDTH $end
$var reg 1 . Mclk $end
$var reg 10 7 clkp [9:0] $end
$var reg 1 + instFlag $end
$var reg 5 8 state [4:0] $end
$scope begin $unm_blk_13 $end
$var integer 32 9 i [31:0] $end
$upscope $end
$upscope $end
$scope module dut $end
$var wire 1 ! PenOut0 $end
$var wire 1 " PenOut0Bar $end
$var wire 1 # PenOut1 $end
$var wire 1 $ PenOut1Bar $end
$var wire 1 / ReadEn $end
$var wire 1 - RegWrtBar $end
$var wire 1 % WordA0 $end
$var wire 1 & WordA1 $end
$var wire 1 0 WriteEn $end
$var wire 1 : clkneg $end
$var wire 1 ; clkneg2 $end
$var wire 1 < clkneg3 $end
$var wire 1 = clkpos $end
$var wire 1 > clkpos2 $end
$var wire 1 ? clkpos3 $end
$var wire 1 @ in0A $end
$var wire 1 ( in0ABar $end
$var wire 1 A in1A $end
$var wire 1 B in2A $end
$var wire 1 C in3A $end
$var wire 1 D in4A $end
$var wire 1 E net029 $end
$var wire 1 F net040 $end
$var wire 1 G net044 $end
$var wire 1 H net065 $end
$var wire 1 I net071 $end
$var wire 1 J net076 $end
$var wire 1 K net1 $end
$var wire 1 L net3 $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 144 M CDS_CELLNAME $end
$var parameter 48 N CDS_LIBNAME $end
$var parameter 72 O CDS_VIEWNAME $end
$scope module I10 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 ; clkneg $end
$var wire 1 > clkpos $end
$var wire 1 P net016 $end
$var wire 1 J out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 112 Q CDS_CELLNAME $end
$var parameter 48 R CDS_LIBNAME $end
$var parameter 72 S CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 J d $end
$var wire 1 E g $end
$var wire 1 ; s $end
$var wire 1 T vdd $end
$var wire 1 U vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 J d $end
$var wire 1 F g $end
$var wire 1 ; s $end
$var wire 1 V vdd $end
$var wire 1 W vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 > d $end
$var wire 1 E g $end
$var wire 1 P s $end
$var wire 1 X vdd $end
$var wire 1 Y vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 P d $end
$var wire 1 F g $end
$var wire 1 J s $end
$var wire 1 Z vdd $end
$var wire 1 [ vss $end
$upscope $end
$upscope $end
$scope module I12 $end
$var wire 1 A a $end
$var wire 1 @ b $end
$var wire 1 : clkneg $end
$var wire 1 = clkpos $end
$var wire 1 \ net014 $end
$var wire 1 F out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 88 ] CDS_CELLNAME $end
$var parameter 48 ^ CDS_LIBNAME $end
$var parameter 72 _ CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 \ d $end
$var wire 1 A g $end
$var wire 1 : s $end
$var wire 1 ` vdd $end
$var wire 1 a vss $end
$upscope $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 F d $end
$var wire 1 @ g $end
$var wire 1 \ s $end
$var wire 1 b vdd $end
$var wire 1 c vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 @ g $end
$var wire 1 F s $end
$var wire 1 d vdd $end
$var wire 1 e vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 A g $end
$var wire 1 F s $end
$var wire 1 f vdd $end
$var wire 1 g vss $end
$upscope $end
$upscope $end
$scope module I18 $end
$var wire 1 K a $end
$var wire 1 H b $end
$var wire 1 h net016 $end
$var wire 1 % out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 144 i CDS_CELLNAME $end
$var parameter 48 j CDS_LIBNAME $end
$var parameter 72 k CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 % d $end
$var wire 1 K g $end
$var wire 1 * s $end
$var wire 1 l vdd $end
$var wire 1 m vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 % d $end
$var wire 1 H g $end
$var wire 1 * s $end
$var wire 1 n vdd $end
$var wire 1 o vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 ) d $end
$var wire 1 K g $end
$var wire 1 h s $end
$var wire 1 p vdd $end
$var wire 1 q vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 h d $end
$var wire 1 H g $end
$var wire 1 % s $end
$var wire 1 r vdd $end
$var wire 1 s vss $end
$upscope $end
$upscope $end
$scope module I19 $end
$var wire 1 0 a $end
$var wire 1 / b $end
$var wire 1 t net016 $end
$var wire 1 H out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 112 u CDS_CELLNAME $end
$var parameter 48 v CDS_LIBNAME $end
$var parameter 72 w CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 H d $end
$var wire 1 0 g $end
$var wire 1 * s $end
$var wire 1 x vdd $end
$var wire 1 y vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 H d $end
$var wire 1 / g $end
$var wire 1 * s $end
$var wire 1 z vdd $end
$var wire 1 { vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 ) d $end
$var wire 1 0 g $end
$var wire 1 t s $end
$var wire 1 | vdd $end
$var wire 1 } vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 t d $end
$var wire 1 / g $end
$var wire 1 H s $end
$var wire 1 ~ vdd $end
$var wire 1 !" vss $end
$upscope $end
$upscope $end
$scope module I20 $end
$var wire 1 E a $end
$var wire 1 - b $end
$var wire 1 L c $end
$var wire 1 ; clkneg $end
$var wire 1 > clkpos $end
$var wire 1 "" net016 $end
$var wire 1 #" net022 $end
$var wire 1 ! out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 80 $" CDS_CELLNAME $end
$var parameter 48 %" CDS_LIBNAME $end
$var parameter 72 &" CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 ! d $end
$var wire 1 - g $end
$var wire 1 ; s $end
$var wire 1 '" vdd $end
$var wire 1 (" vss $end
$upscope $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 ! d $end
$var wire 1 E g $end
$var wire 1 ; s $end
$var wire 1 )" vdd $end
$var wire 1 *" vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 ! d $end
$var wire 1 L g $end
$var wire 1 ; s $end
$var wire 1 +" vdd $end
$var wire 1 ," vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 #" d $end
$var wire 1 - g $end
$var wire 1 "" s $end
$var wire 1 -" vdd $end
$var wire 1 ." vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 > d $end
$var wire 1 E g $end
$var wire 1 #" s $end
$var wire 1 /" vdd $end
$var wire 1 0" vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 "" d $end
$var wire 1 L g $end
$var wire 1 ! s $end
$var wire 1 1" vdd $end
$var wire 1 2" vss $end
$upscope $end
$upscope $end
$scope module I24 $end
$var wire 1 < clkneg $end
$var wire 1 ? clkpos $end
$var wire 1 ! in $end
$var wire 1 " out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 96 3" CDS_CELLNAME $end
$var parameter 48 4" CDS_LIBNAME $end
$var parameter 72 5" CDS_VIEWNAME $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 " d $end
$var wire 1 ! g $end
$var wire 1 < s $end
$var wire 1 6" vdd $end
$var wire 1 7" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 ? d $end
$var wire 1 ! g $end
$var wire 1 " s $end
$var wire 1 8" vdd $end
$var wire 1 9" vss $end
$upscope $end
$upscope $end
$scope module I34 $end
$var wire 1 I a $end
$var wire 1 H b $end
$var wire 1 :" net016 $end
$var wire 1 & out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 144 ;" CDS_CELLNAME $end
$var parameter 48 <" CDS_LIBNAME $end
$var parameter 72 =" CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 & d $end
$var wire 1 I g $end
$var wire 1 * s $end
$var wire 1 >" vdd $end
$var wire 1 ?" vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 & d $end
$var wire 1 H g $end
$var wire 1 * s $end
$var wire 1 @" vdd $end
$var wire 1 A" vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 ) d $end
$var wire 1 I g $end
$var wire 1 :" s $end
$var wire 1 B" vdd $end
$var wire 1 C" vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 :" d $end
$var wire 1 H g $end
$var wire 1 & s $end
$var wire 1 D" vdd $end
$var wire 1 E" vss $end
$upscope $end
$upscope $end
$scope module I38 $end
$var wire 1 D a $end
$var wire 1 C b $end
$var wire 1 B c $end
$var wire 1 : clkneg $end
$var wire 1 = clkpos $end
$var wire 1 F" net014 $end
$var wire 1 G" net018 $end
$var wire 1 E out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 88 H" CDS_CELLNAME $end
$var parameter 48 I" CDS_LIBNAME $end
$var parameter 72 J" CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 F" d $end
$var wire 1 C g $end
$var wire 1 G" s $end
$var wire 1 K" vdd $end
$var wire 1 L" vss $end
$upscope $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 E d $end
$var wire 1 B g $end
$var wire 1 F" s $end
$var wire 1 M" vdd $end
$var wire 1 N" vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 G" d $end
$var wire 1 D g $end
$var wire 1 : s $end
$var wire 1 O" vdd $end
$var wire 1 P" vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 B g $end
$var wire 1 E s $end
$var wire 1 Q" vdd $end
$var wire 1 R" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 C g $end
$var wire 1 E s $end
$var wire 1 S" vdd $end
$var wire 1 T" vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 D g $end
$var wire 1 E s $end
$var wire 1 U" vdd $end
$var wire 1 V" vss $end
$upscope $end
$upscope $end
$scope module I40 $end
$var wire 1 E a $end
$var wire 1 - b $end
$var wire 1 F c $end
$var wire 1 ; clkneg $end
$var wire 1 > clkpos $end
$var wire 1 W" net016 $end
$var wire 1 X" net022 $end
$var wire 1 # out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 80 Y" CDS_CELLNAME $end
$var parameter 48 Z" CDS_LIBNAME $end
$var parameter 72 [" CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 # d $end
$var wire 1 - g $end
$var wire 1 ; s $end
$var wire 1 \" vdd $end
$var wire 1 ]" vss $end
$upscope $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 # d $end
$var wire 1 E g $end
$var wire 1 ; s $end
$var wire 1 ^" vdd $end
$var wire 1 _" vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 # d $end
$var wire 1 F g $end
$var wire 1 ; s $end
$var wire 1 `" vdd $end
$var wire 1 a" vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 X" d $end
$var wire 1 - g $end
$var wire 1 W" s $end
$var wire 1 b" vdd $end
$var wire 1 c" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 > d $end
$var wire 1 E g $end
$var wire 1 X" s $end
$var wire 1 d" vdd $end
$var wire 1 e" vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 W" d $end
$var wire 1 F g $end
$var wire 1 # s $end
$var wire 1 f" vdd $end
$var wire 1 g" vss $end
$upscope $end
$upscope $end
$scope module I41 $end
$var wire 1 < clkneg $end
$var wire 1 ? clkpos $end
$var wire 1 # in $end
$var wire 1 $ out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 96 h" CDS_CELLNAME $end
$var parameter 48 i" CDS_LIBNAME $end
$var parameter 72 j" CDS_VIEWNAME $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 $ d $end
$var wire 1 # g $end
$var wire 1 < s $end
$var wire 1 k" vdd $end
$var wire 1 l" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 ? d $end
$var wire 1 # g $end
$var wire 1 $ s $end
$var wire 1 m" vdd $end
$var wire 1 n" vss $end
$upscope $end
$upscope $end
$scope module I42 $end
$var wire 1 < clkneg $end
$var wire 1 ? clkpos $end
$var wire 1 G in $end
$var wire 1 K out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 96 o" CDS_CELLNAME $end
$var parameter 48 p" CDS_LIBNAME $end
$var parameter 72 q" CDS_VIEWNAME $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 K d $end
$var wire 1 G g $end
$var wire 1 < s $end
$var wire 1 r" vdd $end
$var wire 1 s" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 ? d $end
$var wire 1 G g $end
$var wire 1 K s $end
$var wire 1 t" vdd $end
$var wire 1 u" vss $end
$upscope $end
$upscope $end
$scope module I43 $end
$var wire 1 < clkneg $end
$var wire 1 ? clkpos $end
$var wire 1 J in $end
$var wire 1 I out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 96 v" CDS_CELLNAME $end
$var parameter 48 w" CDS_LIBNAME $end
$var parameter 72 x" CDS_VIEWNAME $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 I d $end
$var wire 1 J g $end
$var wire 1 < s $end
$var wire 1 y" vdd $end
$var wire 1 z" vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 ? d $end
$var wire 1 J g $end
$var wire 1 I s $end
$var wire 1 {" vdd $end
$var wire 1 |" vss $end
$upscope $end
$upscope $end
$scope module I7 $end
$var wire 1 A a $end
$var wire 1 ( b $end
$var wire 1 : clkneg $end
$var wire 1 = clkpos $end
$var wire 1 }" net014 $end
$var wire 1 L out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 88 ~" CDS_CELLNAME $end
$var parameter 48 !# CDS_LIBNAME $end
$var parameter 72 "# CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 }" d $end
$var wire 1 A g $end
$var wire 1 : s $end
$var wire 1 ## vdd $end
$var wire 1 $# vss $end
$upscope $end
$scope module MN1 $end
$var wire 1 * b $end
$var wire 1 L d $end
$var wire 1 ( g $end
$var wire 1 }" s $end
$var wire 1 %# vdd $end
$var wire 1 &# vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 ( g $end
$var wire 1 L s $end
$var wire 1 '# vdd $end
$var wire 1 (# vss $end
$upscope $end
$scope module MP1 $end
$var wire 1 ) b $end
$var wire 1 = d $end
$var wire 1 A g $end
$var wire 1 L s $end
$var wire 1 )# vdd $end
$var wire 1 *# vss $end
$upscope $end
$upscope $end
$scope module I8 $end
$var wire 1 E a $end
$var wire 1 L b $end
$var wire 1 ; clkneg $end
$var wire 1 > clkpos $end
$var wire 1 +# net016 $end
$var wire 1 G out $end
$var wire 1 ) vdd $end
$var wire 1 * vss $end
$var parameter 112 ,# CDS_CELLNAME $end
$var parameter 48 -# CDS_LIBNAME $end
$var parameter 72 .# CDS_VIEWNAME $end
$scope module MN0 $end
$var wire 1 * b $end
$var wire 1 G d $end
$var wire 1 E g $end
$var wire 1 ; s $end
$var wire 1 /# vdd $end
$var wire 1 0# vss $end
$upscope $end
$scope module MN2 $end
$var wire 1 * b $end
$var wire 1 G d $end
$var wire 1 L g $end
$var wire 1 ; s $end
$var wire 1 1# vdd $end
$var wire 1 2# vss $end
$upscope $end
$scope module MP0 $end
$var wire 1 ) b $end
$var wire 1 > d $end
$var wire 1 E g $end
$var wire 1 +# s $end
$var wire 1 3# vdd $end
$var wire 1 4# vss $end
$upscope $end
$scope module MP2 $end
$var wire 1 ) b $end
$var wire 1 +# d $end
$var wire 1 L g $end
$var wire 1 G s $end
$var wire 1 5# vdd $end
$var wire 1 6# vss $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11100110110001101101000011001010110110101100001011101000110100101100011 .#
b10011010100100101010000010100110011001000110101 -#
b111001101110010011000010110110101011111011011100110111101110010001100100110001001010000011010000110100100110010 ,#
b11100110110001101101000011001010110110101100001011101000110100101100011 "#
b10011010100100101010000010100110011001000110101 !#
b111001101110010011000010110110101011111011011100110000101101110011001000011001001100010 ~"
b11100110110001101101000011001010110110101100001011101000110100101100011 x"
b10011010100100101010000010100110011001000110101 w"
b11100110111001001100001011011010101111101101001011011100111011001010000011010000110100100110010 v"
b11100110110001101101000011001010110110101100001011101000110100101100011 q"
b10011010100100101010000010100110011001000110101 p"
b11100110111001001100001011011010101111101101001011011100111011001010000011010000110100100110010 o"
b11100110110001101101000011001010110110101100001011101000110100101100011 j"
b10011010100100101010000010100110011001000110101 i"
b11100110111001001100001011011010101111101101001011011100111011001010000011010000110100100110010 h"
b11100110110001101101000011001010110110101100001011101000110100101100011 ["
b10011010100100101010000010100110011001000110101 Z"
b1110011011100100110000101101101010111110110111001101111011100100011001101100010 Y"
b11100110110001101101000011001010110110101100001011101000110100101100011 J"
b10011010100100101010000010100110011001000110101 I"
b111001101110010011000010110110101011111011011100110000101101110011001000011001101100010 H"
b11100110110001101101000011001010110110101100001011101000110100101100011 ="
b10011010100100101010000010100110011001000110101 <"
b11100110111001001100001011011010101111101101110011011110111001000110010011000100101111101100110011011110011010001011111011010010111001001110010 ;"
b11100110110001101101000011001010110110101100001011101000110100101100011 5"
b10011010100100101010000010100110011001000110101 4"
b11100110111001001100001011011010101111101101001011011100111011001010000011010000110100100110010 3"
b11100110110001101101000011001010110110101100001011101000110100101100011 &"
b10011010100100101010000010100110011001000110101 %"
b1110011011100100110000101101101010111110110111001101111011100100011001101100010 $"
b11100110110001101101000011001010110110101100001011101000110100101100011 w
b10011010100100101010000010100110011001000110101 v
b111001101110010011000010110110101011111011011100110111101110010001100100110001001011111011010010111001001110010 u
b11100110110001101101000011001010110110101100001011101000110100101100011 k
b10011010100100101010000010100110011001000110101 j
b11100110111001001100001011011010101111101101110011011110111001000110010011000100101111101100110011011110011010001011111011010010111001001110010 i
b11100110110001101101000011001010110110101100001011101000110100101100011 _
b10011010100100101010000010100110011001000110101 ^
b111001101110010011000010110110101011111011011100110000101101110011001000011001001100010 ]
b11100110110001101101000011001010110110101100001011101000110100101100011 S
b10011010100100101010000010100110011001000110101 R
b111001101110010011000010110110101011111011011100110111101110010001100100110001001010000011010000110100100110010 Q
b11100110110001101101000011001010110110101100001011101000110100101100011 O
b10011010100100101010000010100110011001000110101 N
b11100110111001001100001011011010101111101100100011001010110001101101111011001000110010101110010010000010101111101000111010011000101001100110010 M
b101 6
b1010 5
b10101 4
$end
#0
$dumpvars
06#
15#
04#
13#
02#
11#
00#
1/#
x+#
0*#
1)#
0(#
1'#
0&#
1%#
0$#
1##
x}"
0|"
1{"
0z"
1y"
0u"
1t"
0s"
1r"
0n"
1m"
0l"
1k"
0g"
1f"
0e"
1d"
0c"
1b"
0a"
1`"
0_"
1^"
0]"
1\"
xX"
xW"
0V"
1U"
0T"
1S"
0R"
1Q"
0P"
1O"
0N"
1M"
0L"
1K"
xG"
xF"
0E"
1D"
0C"
1B"
0A"
1@"
0?"
1>"
x:"
09"
18"
07"
16"
02"
11"
00"
1/"
0."
1-"
0,"
1+"
0*"
1)"
0("
1'"
x#"
x""
0!"
1~
0}
1|
0{
1z
0y
1x
xt
0s
1r
0q
1p
0o
1n
0m
1l
xh
0g
1f
0e
1d
0c
1b
0a
1`
x\
0[
1Z
0Y
1X
0W
1V
0U
1T
xP
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
bx 9
b0 8
b0 7
13
bx 2
01
x0
x/
x.
1-
b0 ,
1+
0*
1)
x(
b1111111111 '
x&
x%
x$
x#
x"
x!
$end
#5
0.
11
#10
z\
0F
xh
0%
x:"
0&
zF"
zG"
0E
1:
0}"
0=
0L
1(
0@
0A
0B
0C
0D
1t
1H
01
b0 2
00
0/
03
#15
b111111111x '
b0x ,
b0x 7
b1010 9
0+
b1 8
11
#20
01
#25
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10 8
11
#30
01
#35
0P
0J
0\
0#"
1""
1!
0X"
1W"
1#
z}"
1;
0>
0+#
0G
0(
1@
b1 2
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b11 8
11
#40
01
#45
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b100 8
11
#50
01
#55
x\
xF
1"
xE
1$
0K
1<
0?
0I
x:
x=
xL
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b101 8
11
#60
01
#65
xP
xJ
1\
1F
1h
x#"
x""
x!
1:"
1E
xX"
xW"
x#
0:
1=
1L
x;
x>
x+#
xG
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b110 8
11
#70
01
#75
zP
0J
z#"
z""
0!
x"
zX"
zW"
0#
x$
xK
x<
x?
xI
0;
1>
z+#
0G
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b111 8
11
#80
01
#85
xh
1"
x:"
1$
1K
0<
1?
1I
0-
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1000 8
11
#90
01
#95
zh
0t
0H
z:"
10
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1001 8
11
#100
01
#105
0h
1t
1H
0:"
00
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1010 8
11
#110
01
#115
b0 '
b1111111111 ,
b1111111111 7
b1011 8
1.
11
#120
01
#125
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1100 8
11
#130
01
#135
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1101 8
11
#140
01
#145
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1110 8
11
#150
01
#155
zh
x"
z:"
x$
xK
x<
x?
xI
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b1111 8
11
#160
01
#165
xJ
xh
x!
0"
x:"
x#
0$
0K
1<
0?
0I
x;
x>
xG
1-
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b10000 8
11
#170
01
#175
1J
x\
xF
1h
1!
x"
1:"
xE
1#
x$
xK
x<
x?
xI
x:
x=
xL
1;
0>
1G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b10001 8
11
#180
01
#185
xP
xJ
0\
0F
xh
x#"
x""
x!
1"
x:"
0E
xX"
xW"
x#
1$
1K
1<
0?
1I
1:
0=
0L
x;
x>
x+#
xG
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b10010 8
11
#190
01
#195
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b10011 8
11
#200
01
#205
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10100 8
11
#210
01
#215
b111111111x '
b0x ,
b0x 7
b1010 9
b10101 8
11
#220
01
#225
b1111111111 '
1+
b0 ,
b0 7
b0 8
11
#230
01
#235
b111111111x '
b0x ,
b0x 7
b1010 9
0+
b1 8
0.
11
#240
01
#245
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10 8
11
#250
01
#255
0P
0J
1\
1F
zh
0#"
1""
1!
x"
z:"
1F"
1G"
1E
0X"
1W"
1#
x$
xK
x<
x?
xI
1}"
1;
0>
0+#
0G
1A
1B
1C
1D
b11111 2
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b11 8
11
#260
01
#265
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b100 8
11
#270
01
#275
zP
1J
x\
xF
xh
z#"
1"
x:"
xF"
xG"
xE
zX"
zW"
1$
0K
1<
0?
0I
x:
x}"
x=
xL
1+#
1G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b101 8
11
#280
01
#285
xP
xJ
0\
0F
1h
x#"
x""
x!
1:"
0F"
0G"
0E
xX"
xW"
x#
1K
1I
0:
0}"
1=
1L
x;
x>
x+#
xG
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b110 8
11
#290
01
#295
zh
x"
z:"
x$
xK
x<
x?
xI
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b111 8
11
#300
01
#305
1P
1J
xh
1#"
1""
0!
x:"
1X"
1W"
1#
0;
1>
1+#
0G
0-
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1000 8
11
#310
01
#315
0t
0H
1"
0$
1K
0<
1?
0I
10
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1001 8
11
#320
01
#325
0h
1t
1H
1:"
1&
00
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1010 8
11
#330
01
#335
b0 '
b1111111111 ,
b1111111111 7
b1011 8
1.
11
#340
01
#345
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1100 8
11
#350
01
#355
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1101 8
11
#360
01
#365
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1110 8
11
#370
01
#375
xP
xJ
zh
x#"
x""
x!
x"
0&
xX"
xW"
x#
x$
xK
x<
x?
xI
x;
x>
x+#
xG
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b1111 8
11
#380
01
#385
xh
z""
x:"
1-
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b10000 8
11
#390
01
#395
0P
0J
x\
xF
0#"
1!
xF"
xG"
xE
0X"
1W"
1#
x:
x}"
x=
xL
1;
0>
0+#
1G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b10001 8
11
#400
01
#405
xP
xJ
1\
1F
x#"
x""
x!
1"
1F"
1G"
1E
xX"
xW"
x#
1$
1K
1<
0?
0I
1:
1}"
0=
0L
x;
x>
x+#
xG
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b10010 8
11
#410
01
#415
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b10011 8
11
#420
01
#425
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10100 8
11
#430
01
#435
b111111111x '
b0x ,
b0x 7
b1010 9
b10101 8
11
#440
01
#445
b1111111111 '
1+
b0 ,
b0 7
b0 8
11
#450
01
#455
b111111111x '
b0x ,
b0x 7
b1010 9
0+
b1 8
0.
11
#460
01
#465
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10 8
11
#470
01
#475
zP
1J
zh
z#"
1""
1!
x"
1:"
zF"
zG"
0E
zX"
zW"
1#
x$
xK
x<
x?
xI
1;
0>
1+#
1G
0B
0C
0D
b11 2
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b11 8
11
#480
01
#485
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b100 8
11
#490
01
#495
0P
x\
xF
xh
0#"
1"
x:"
xE
0X"
1$
1K
1<
0?
1I
x:
x}"
x=
xL
0+#
0G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b101 8
11
#500
01
#505
xP
xJ
0\
0F
zh
x#"
x""
x!
z:"
1E
xX"
xW"
x#
0K
0:
0}"
1=
1L
x;
x>
x+#
xG
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b110 8
11
#510
01
#515
0H
x:"
1/
0P
0J
xh
z#"
z""
0!
x"
xX"
0W"
0#
x$
xK
x<
x?
xI
0;
1>
z+#
0G
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b111 8
11
#520
01
#525
xh
x%
1"
x:"
x&
0X"
1$
1K
0<
1?
1I
0-
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1000 8
11
#530
01
#535
0h
0%
1H
0:"
0&
0/
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1001 8
11
#540
01
#545
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1010 8
11
#550
01
#555
b0 '
b1111111111 ,
b1111111111 7
b1011 8
1.
11
#560
01
#565
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1100 8
11
#570
01
#575
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1101 8
11
#580
01
#585
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1110 8
11
#590
01
#595
zh
x"
z:"
xX"
x$
xK
x<
x?
xI
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b1111 8
11
#600
01
#605
xP
xJ
xh
x!
0"
x:"
zX"
xW"
x#
0$
0K
1<
0?
0I
x;
x>
xG
1-
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b10000 8
11
#610
01
#615
1P
1J
x\
xF
1h
1!
x"
1:"
xE
1W"
1#
x$
xK
x<
x?
xI
x:
x}"
x=
xL
1;
0>
1G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b10001 8
11
#620
01
#625
xP
xJ
1\
1F
xh
x#"
x""
x!
1"
x:"
0E
xX"
xW"
x#
1$
1K
1<
0?
1I
1:
1}"
0=
0L
x;
x>
x+#
xG
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b10010 8
11
#630
01
#635
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b10011 8
11
#640
01
#645
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10100 8
11
#650
01
#655
b111111111x '
b0x ,
b0x 7
b1010 9
b10101 8
11
#660
01
#665
b1111111111 '
1+
b0 ,
b0 7
b0 8
11
#670
01
#675
b111111111x '
b0x ,
b0x 7
b1010 9
0+
b1 8
0.
11
#680
01
#685
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10 8
11
#690
01
#695
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b11 8
11
#700
01
#705
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b100 8
11
#710
01
#715
0P
1J
x\
xF
zh
0#"
1""
1!
x"
z:"
xE
0X"
zW"
1#
x$
xK
x<
x?
xI
x:
x}"
x=
xL
1;
0>
0+#
0G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b101 8
11
#720
01
#725
xP
xJ
0\
0F
xh
x#"
x""
x!
1"
x:"
1E
xX"
xW"
x#
1$
0K
1<
0?
1I
0:
0}"
1=
1L
x;
x>
x+#
xG
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b110 8
11
#730
01
#735
0P
0J
1h
z#"
z""
0!
x"
z:"
xX"
0W"
0#
x$
xK
x<
x?
xI
0;
1>
z+#
0G
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b111 8
11
#740
01
#745
xh
1"
x:"
0X"
1$
1K
0<
1?
1I
0-
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1000 8
11
#750
01
#755
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1001 8
11
#760
01
#765
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1010 8
11
#770
01
#775
b0 '
b1111111111 ,
b1111111111 7
b1011 8
1.
11
#780
01
#785
bx000000000 '
bx111111111 ,
bx111111111 7
b1010 9
b1100 8
11
#790
01
#795
b1x00000000 '
b0x11111111 ,
b0x11111111 7
b1010 9
b1101 8
11
#800
01
#805
b11x0000000 '
b0x1111111 ,
b0x1111111 7
b1010 9
b1110 8
11
#810
01
#815
zh
x"
z:"
xX"
x$
xK
x<
x?
xI
x-
b111x000000 '
b0x111111 ,
b0x111111 7
b1010 9
b1111 8
11
#820
01
#825
xP
xJ
xh
x!
0"
x:"
zX"
xW"
x#
0$
0K
1<
0?
0I
x;
x>
xG
1-
b1111x00000 '
b0x11111 ,
b0x11111 7
b1010 9
b10000 8
11
#830
01
#835
1P
1J
x\
xF
1h
1!
x"
1:"
xE
1W"
1#
x$
xK
x<
x?
xI
x:
x}"
x=
xL
1;
0>
1G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b10001 8
11
#840
01
#845
xP
xJ
1\
1F
xh
x#"
x""
x!
1"
x:"
0E
xX"
xW"
x#
1$
1K
1<
0?
1I
1:
1}"
0=
0L
x;
x>
x+#
xG
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b10010 8
11
#850
01
#855
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b10011 8
11
#860
01
#865
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10100 8
11
#870
01
#875
b111111111x '
b0x ,
b0x 7
b1010 9
b10101 8
11
#880
01
#885
b1111111111 '
1+
b0 ,
b0 7
b0 8
11
#890
01
#895
b111111111x '
b0x ,
b0x 7
b1010 9
0+
b1 8
0.
11
#900
01
#905
b11111111x0 '
b0x1 ,
b0x1 7
b1010 9
b10 8
11
#910
01
#915
b1111111x00 '
b0x11 ,
b0x11 7
b1010 9
b11 8
11
#920
01
#925
b111111x000 '
b0x111 ,
b0x111 7
b1010 9
b100 8
11
#930
01
#935
0P
1J
x\
xF
zh
0#"
1""
1!
x"
z:"
xE
0X"
zW"
1#
x$
xK
x<
x?
xI
x:
x}"
x=
xL
1;
0>
0+#
0G
b11111x0000 '
b0x1111 ,
b0x1111 7
b1010 9
b101 8
11
