# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Feb 05 21:20:08 2018


##### DESIGN INFO #######################################################

Top View:                "leon3mp"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                Requested     Requested     Clock        Clock                   Clock
Clock                                Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------
chk_control|CS_inferred_clock[1]     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     76903
leon3mp|clk                          100.0 MHz     10.000        inferred     Inferred_clkgroup_0     7170 
===========================================================================================================
