 
****************************************
Report : qor
Design : dct
Version: U-2022.12-SP5
Date   : Sun Oct 27 03:49:03 2024
****************************************


  Timing Path Group 'comb'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.86
  Critical Path Slack:           0.26
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'inputs'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.14
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'output'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.12
  Critical Path Slack:           1.02
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:          1.17
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       6165
  Leaf Cell Count:             174696
  Buf/Inv Cell Count:           10555
  Buf Cell Count:                 473
  Inv Cell Count:               10082
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    135732
  Sequential Cell Count:        38964
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    62749.107870
  Noncombinational Area: 44441.811535
  Buf/Inv Area:           1720.154950
  Total Buffer Area:           144.69
  Total Inverter Area:        1575.47
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            107190.919406
  Design Area:          107190.919406


  Design Rules
  -----------------------------------
  Total Number of Nets:        204086
  Nets With Violations:             3
  Max Trans Violations:             1
  Max Cap Violations:               3
  -----------------------------------


  Hostname: ece-sion

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                 24.58
  Mapping Optimization:             1087.37
  -----------------------------------------
  Overall Compile Time:             1805.33
  Overall Compile Wall Clock Time:  1813.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
