
*** Running vivado
    with args -log OFB.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OFB.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source OFB.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.934 ; gain = 198.992
Command: link_design -top OFB -part xc7a200tiffg1156-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tiffg1156-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2403.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'OFB' is not ideal for floorplanning, since the cellview 'OFB' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/Code/xdc.xdc]
Finished Parsing XDC File [C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/Code/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2554.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2558.473 ; gain = 609.941
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.438 ; gain = 17.965

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13d340ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3148.695 ; gain = 572.258

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13d340ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 107ccdf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.622 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cc1ed20f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.763 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cc1ed20f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.894 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2b73867e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b73867e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3497.066 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2b73867e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3497.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2b73867e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3497.066 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2b73867e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3497.066 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3497.066 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2b73867e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3497.066 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3497.066 ; gain = 938.594
INFO: [runtcl-4] Executing : report_drc -file OFB_drc_opted.rpt -pb OFB_drc_opted.pb -rpx OFB_drc_opted.rpx
Command: report_drc -file OFB_drc_opted.rpt -pb OFB_drc_opted.pb -rpx OFB_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/COPYRIGHT_XILINX/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3497.066 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 07007816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3497.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138136d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14deab0ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14deab0ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3497.066 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14deab0ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1518388dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 218019bc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 218019bc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1877df01e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2503 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 490 nets or LUTs. Breaked 0 LUT, combined 490 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3497.066 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            490  |                   490  |           0  |           1  |  00:00:07  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            490  |                   490  |           0  |           4  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 173ceb5e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3497.066 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 163825bcd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3497.066 ; gain = 0.000
Phase 2 Global Placement | Checksum: 163825bcd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1764fcbb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 125a75861

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ef054333

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ef054333

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fac2355a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 118b7c6d2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: eb830e08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: eb830e08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 777fc0d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3497.066 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 777fc0d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3497.066 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a669759d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=16.303 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11538e495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 3551.441 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11538e495

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 3551.441 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a669759d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3551.441 ; gain = 54.375

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.303. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dc243a28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3551.441 ; gain = 54.375

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3551.441 ; gain = 54.375
Phase 4.1 Post Commit Optimization | Checksum: 1dc243a28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dc243a28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dc243a28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375
Phase 4.3 Placer Reporting | Checksum: 1dc243a28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3551.441 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152404628

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375
Ending Placer Task | Checksum: 66e1e22d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 3551.441 ; gain = 54.375
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 3551.441 ; gain = 54.375
INFO: [runtcl-4] Executing : report_io -file OFB_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3551.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file OFB_utilization_placed.rpt -pb OFB_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OFB_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3551.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 3564.043 ; gain = 5.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.855 . Memory (MB): peak = 3578.543 ; gain = 14.340
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 3596.418 ; gain = 14.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2053ab4f ConstDB: 0 ShapeSum: 468e36de RouteDB: 0
Post Restoration Checksum: NetGraph: b48c5832 | NumContArr: 7caadc5c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 14a418a3b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 3805.598 ; gain = 200.027

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14a418a3b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 3805.598 ; gain = 200.027

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14a418a3b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 3805.598 ; gain = 200.027
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 145880c15

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 3821.660 ; gain = 216.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.593 | TNS=0.000  | WHS=8.895  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11191
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11191
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 125048abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 3827.793 ; gain = 222.223

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 125048abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 3827.793 ; gain = 222.223
Phase 3 Initial Routing | Checksum: 17413dd42

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 3827.793 ; gain = 222.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13966
 Number of Nodes with overlaps = 8162
 Number of Nodes with overlaps = 4386
 Number of Nodes with overlaps = 2423
 Number of Nodes with overlaps = 1027
 Number of Nodes with overlaps = 564
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.442  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1a9c138d8

Time (s): cpu = 00:02:22 ; elapsed = 00:02:08 . Memory (MB): peak = 3838.820 ; gain = 233.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14393
 Number of Nodes with overlaps = 6778
 Number of Nodes with overlaps = 3140
 Number of Nodes with overlaps = 1524
 Number of Nodes with overlaps = 576
 Number of Nodes with overlaps = 245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 157dae594

Time (s): cpu = 00:05:04 ; elapsed = 00:04:18 . Memory (MB): peak = 3863.891 ; gain = 258.320

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8377
 Number of Nodes with overlaps = 4160
 Number of Nodes with overlaps = 2135
 Number of Nodes with overlaps = 1084
 Number of Nodes with overlaps = 427
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.161 | TNS=-5.235 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 138ae93be

Time (s): cpu = 00:12:39 ; elapsed = 00:09:51 . Memory (MB): peak = 3880.773 ; gain = 275.203

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 28631
 Number of Nodes with overlaps = 10408
 Number of Nodes with overlaps = 5304
Phase 4.4 Global Iteration 3 | Checksum: 15d1295d2

Time (s): cpu = 00:17:16 ; elapsed = 00:13:00 . Memory (MB): peak = 3881.801 ; gain = 276.230
Phase 4 Rip-up And Reroute | Checksum: 15d1295d2

Time (s): cpu = 00:17:16 ; elapsed = 00:13:00 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22322f598

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.067 | TNS=-4.889 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 134fa23ac

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 134fa23ac

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230
Phase 5 Delay and Skew Optimization | Checksum: 134fa23ac

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16e6fdf7d

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.393  | TNS=0.000  | WHS=13.861 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e6fdf7d

Time (s): cpu = 00:17:17 ; elapsed = 00:13:01 . Memory (MB): peak = 3881.801 ; gain = 276.230
Phase 6 Post Hold Fix | Checksum: 16e6fdf7d

Time (s): cpu = 00:17:17 ; elapsed = 00:13:02 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.72602 %
  Global Horizontal Routing Utilization  = 3.24078 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 186663617

Time (s): cpu = 00:17:17 ; elapsed = 00:13:02 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 186663617

Time (s): cpu = 00:17:17 ; elapsed = 00:13:02 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17ffe26ad

Time (s): cpu = 00:17:18 ; elapsed = 00:13:02 . Memory (MB): peak = 3881.801 ; gain = 276.230

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.393  | TNS=0.000  | WHS=13.861 | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17ffe26ad

Time (s): cpu = 00:17:18 ; elapsed = 00:13:03 . Memory (MB): peak = 3881.801 ; gain = 276.230
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13d28969d

Time (s): cpu = 00:17:18 ; elapsed = 00:13:03 . Memory (MB): peak = 3881.801 ; gain = 276.230

Time (s): cpu = 00:17:18 ; elapsed = 00:13:03 . Memory (MB): peak = 3881.801 ; gain = 276.230

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:20 ; elapsed = 00:13:04 . Memory (MB): peak = 3881.801 ; gain = 285.383
INFO: [runtcl-4] Executing : report_drc -file OFB_drc_routed.rpt -pb OFB_drc_routed.pb -rpx OFB_drc_routed.rpx
Command: report_drc -file OFB_drc_routed.rpt -pb OFB_drc_routed.pb -rpx OFB_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OFB_methodology_drc_routed.rpt -pb OFB_methodology_drc_routed.pb -rpx OFB_methodology_drc_routed.rpx
Command: report_methodology -file OFB_methodology_drc_routed.rpt -pb OFB_methodology_drc_routed.pb -rpx OFB_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OFB_power_routed.rpt -pb OFB_power_summary_routed.pb -rpx OFB_power_routed.rpx
Command: report_power -file OFB_power_routed.rpt -pb OFB_power_summary_routed.pb -rpx OFB_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4117.246 ; gain = 197.047
INFO: [runtcl-4] Executing : report_route_status -file OFB_route_status.rpt -pb OFB_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file OFB_timing_summary_routed.rpt -pb OFB_timing_summary_routed.pb -rpx OFB_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4117.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file OFB_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file OFB_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OFB_bus_skew_routed.rpt -pb OFB_bus_skew_routed.pb -rpx OFB_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 4117.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/13tht/Desktop/THIET_KE_VI_MACH_SO/VIVADO/TEAxOFB/TEAxOFB.runs/impl_1/OFB_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 05:41:35 2024...
