
ubuntu-preinstalled/sg_write_buffer:     file format elf32-littlearm


Disassembly of section .init:

000009a8 <.init>:
 9a8:	push	{r3, lr}
 9ac:	bl	14dc <__snprintf_chk@plt+0x9a8>
 9b0:	pop	{r3, pc}

Disassembly of section .plt:

000009b4 <sg_set_binary_mode@plt-0x14>:
 9b4:	push	{lr}		; (str lr, [sp, #-4]!)
 9b8:	ldr	lr, [pc, #4]	; 9c4 <sg_set_binary_mode@plt-0x4>
 9bc:	add	lr, pc, lr
 9c0:	ldr	pc, [lr, #8]!
 9c4:	andeq	r2, r1, ip, lsl #11

000009c8 <sg_set_binary_mode@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #73728	; 0x12000
 9d0:	ldr	pc, [ip, #1420]!	; 0x58c

000009d4 <strcmp@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #73728	; 0x12000
 9dc:	ldr	pc, [ip, #1412]!	; 0x584

000009e0 <__cxa_finalize@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #73728	; 0x12000
 9e8:	ldr	pc, [ip, #1404]!	; 0x57c

000009ec <read@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #73728	; 0x12000
 9f4:	ldr	pc, [ip, #1396]!	; 0x574

000009f8 <free@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #73728	; 0x12000
 a00:	ldr	pc, [ip, #1388]!	; 0x56c

00000a04 <sg_cmds_close_device@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #73728	; 0x12000
 a0c:	ldr	pc, [ip, #1380]!	; 0x564

00000a10 <__stack_chk_fail@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #73728	; 0x12000
 a18:	ldr	pc, [ip, #1372]!	; 0x55c

00000a1c <pr2serr@plt>:
 a1c:			; <UNDEFINED> instruction: 0xe7fd4778
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1360]!	; 0x550

00000a2c <perror@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1352]!	; 0x548

00000a38 <lseek64@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1344]!	; 0x540

00000a44 <open64@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1336]!	; 0x538

00000a50 <__libc_start_main@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1328]!	; 0x530

00000a5c <__gmon_start__@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1320]!	; 0x528

00000a68 <getopt_long@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1312]!	; 0x520

00000a74 <__ctype_b_loc@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1304]!	; 0x518

00000a80 <strlen@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1296]!	; 0x510

00000a8c <strchr@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1288]!	; 0x508

00000a98 <sg_if_can2stderr@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1280]!	; 0x500

00000aa4 <__errno_location@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1272]!	; 0x4f8

00000ab0 <memset@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1264]!	; 0x4f0

00000abc <sg_convert_errno@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1256]!	; 0x4e8

00000ac8 <safe_strerror@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1248]!	; 0x4e0

00000ad4 <sg_ll_write_buffer_v2@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1240]!	; 0x4d8

00000ae0 <sg_get_category_sense_str@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aec <sg_get_num@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1224]!	; 0x4c8

00000af8 <sg_cmds_open_device@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #73728	; 0x12000
 b00:	ldr	pc, [ip, #1216]!	; 0x4c0

00000b04 <sg_memalign@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #73728	; 0x12000
 b0c:	ldr	pc, [ip, #1208]!	; 0x4b8

00000b10 <strncmp@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #73728	; 0x12000
 b18:	ldr	pc, [ip, #1200]!	; 0x4b0

00000b1c <abort@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #73728	; 0x12000
 b24:	ldr	pc, [ip, #1192]!	; 0x4a8

00000b28 <close@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #73728	; 0x12000
 b30:	ldr	pc, [ip, #1184]!	; 0x4a0

00000b34 <__snprintf_chk@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #73728	; 0x12000
 b3c:	ldr	pc, [ip, #1176]!	; 0x498

Disassembly of section .text:

00000b40 <.text>:
     b40:	svcmi	0x00f0e92d
     b44:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
     b48:	strmi	r8, [r9], r4, lsl #22
     b4c:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b50:	orrsvc	pc, r6, pc, asr #8
     b54:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b58:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
     b5c:	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b60:	ldrbtmi	fp, [sl], #-221	; 0xffffff23
     b64:	ldmdage	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b68:	tstls	lr, pc, ror r4
     b6c:			; <UNDEFINED> instruction: 0xf8df461c
     b70:	ldrbtmi	r1, [sl], #2124	; 0x84c
     b74:	bge	6653d0 <__snprintf_chk@plt+0x66489c>
     b78:	tstcc	r1, #3358720	; 0x334000
     b7c:	andsls	r3, r6, #180, 14	; 0x2d00000
     b80:	movwls	sl, #56602	; 0xdd1a
     b84:	movwls	r9, #45844	; 0xb314
     b88:	stmib	sp, {r4, r8, r9, ip, pc}^
     b8c:	movwls	r3, #37639	; 0x9307
     b90:	movwls	r9, #25363	; 0x6313
     b94:	movwls	r9, #41743	; 0xa30f
     b98:			; <UNDEFINED> instruction: 0xf8df930c
     b9c:	stmdapl	r1, {r2, r5, fp, ip, sp, pc}^
     ba0:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
     ba4:			; <UNDEFINED> instruction: 0xf04f915b
     ba8:	tstls	r9, #0, 2
     bac:	strls	r4, [r0, #-1618]	; 0xfffff9ae
     bb0:			; <UNDEFINED> instruction: 0x4649463b
     bb4:	strcs	r4, [r0], -r0, asr #12
     bb8:			; <UNDEFINED> instruction: 0xf7ff602e
     bbc:	mcrrne	15, 5, lr, r2, cr6
     bc0:	teqhi	r4, r0	; <UNPREDICTABLE>
     bc4:	eorseq	pc, pc, #160, 2	; 0x28
     bc8:	vpmin.s8	d2, d0, d23
     bcc:	ldm	pc, {r0, r1, r6, r7, pc}^	; <UNPREDICTABLE>
     bd0:	adcseq	pc, sp, r2, lsl r0	; <UNPREDICTABLE>
     bd4:	sbceq	r0, r1, r1, asr #1
     bd8:	sbceq	r0, r1, r1, asr #1
     bdc:	sbceq	r0, r1, r1, asr #1
     be0:	sbceq	r0, r1, r1, asr #1
     be4:	adcseq	r0, r7, r1, asr #1
     be8:	sbceq	r0, r1, r1, asr #1
     bec:	sbceq	r0, r1, r1, asr #1
     bf0:	sbceq	r0, r1, r1, asr #1
     bf4:	sbceq	r0, r1, r1, asr #1
     bf8:	eorseq	r0, pc, r1, asr #1
     bfc:	sbceq	r0, r1, r1, asr #1
     c00:	sbceq	r0, r1, ip, lsr r0
     c04:	sbceq	r0, r1, r1, asr #1
     c08:	sbceq	r0, r1, r1, asr #1
     c0c:	sbceq	r0, r1, r1, asr #1
     c10:	sbceq	r0, r1, r1, asr #1
     c14:	sbceq	r0, r1, r1, asr #1
     c18:	sbceq	r0, r1, sp, rrx
     c1c:	sbceq	r0, r1, r7, lsl #2
     c20:	sbceq	r0, r1, r1, asr #1
     c24:	ldrheq	r0, [sp], #-13
     c28:	sbceq	r0, r1, r1, asr #1
     c2c:	addseq	r0, sp, pc, asr #32
     c30:	addeq	r0, ip, r1, asr #1
     c34:	sbceq	r0, r1, r1, asr #1
     c38:	rscseq	r0, r6, r8, lsr r0
     c3c:	sbceq	r0, r1, r5, ror #1
     c40:			; <UNDEFINED> instruction: 0xf8df00df
     c44:	ldrbtmi	r4, [ip], #-1920	; 0xfffff880
     c48:	movwcs	lr, #6064	; 0x17b0
     c4c:	str	r9, [sp, r6, lsl #6]!
     c50:			; <UNDEFINED> instruction: 0x3774f8df
     c54:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c58:			; <UNDEFINED> instruction: 0xf7ff6818
     c5c:	stmdacs	r7, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
     c60:	stmible	r3!, {r0, r4, ip, pc}
     c64:			; <UNDEFINED> instruction: 0x0764f8df
     c68:			; <UNDEFINED> instruction: 0xf7ff4478
     c6c:	ldrsbt	lr, [ip], #-234	; 0xffffff16
     c70:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
     c74:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c78:			; <UNDEFINED> instruction: 0xf7ff6818
     c7c:	mcrne	15, 0, lr, cr3, cr8, {1}
     c80:	vsubw.s8	<illegal reg q12.5>, q0, d11
     c84:	movwcs	r8, #4715	; 0x126b
     c88:	usada8	pc, r3, r3, r9	; <UNPREDICTABLE>
     c8c:			; <UNDEFINED> instruction: 0x3738f8df
     c90:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c94:			; <UNDEFINED> instruction: 0xf7ff6818
     c98:	ldmcs	pc!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     c9c:	stmible	r5, {r4, ip, pc}
     ca0:			; <UNDEFINED> instruction: 0x072cf8df
     ca4:			; <UNDEFINED> instruction: 0xf7ff4478
     ca8:	ldrh	lr, [lr], #-236	; 0xffffff14
     cac:			; <UNDEFINED> instruction: 0x3718f8df
     cb0:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     cb4:			; <UNDEFINED> instruction: 0xf7ff6830
     cb8:	mcrne	15, 0, lr, cr3, cr10, {0}
     cbc:	vsubw.s8	<illegal reg q12.5>, q0, d9
     cc0:	ldmdavs	r0!, {r3, r6, r9, pc}
     cc4:			; <UNDEFINED> instruction: 0xf7ff212c
     cc8:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     ccc:	svcge	0x006ef43f
     cd0:			; <UNDEFINED> instruction: 0xf8df1c41
     cd4:	andcs	r0, r3, #0, 14
     cd8:			; <UNDEFINED> instruction: 0xf7ff4478
     cdc:	blls	33c94c <__snprintf_chk@plt+0x33be18>
     ce0:	svclt	0x00082800
     ce4:	movwls	r2, #49921	; 0xc301
     ce8:			; <UNDEFINED> instruction: 0xf8dfe760
     cec:			; <UNDEFINED> instruction: 0xf85b36dc
     cf0:	ldmdavs	r8, {r0, r1, ip, sp}
     cf4:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     cf8:	movwls	r1, #56835	; 0xde03
     cfc:	svcge	0x0056f6bf
     d00:			; <UNDEFINED> instruction: 0x06d4f8df
     d04:			; <UNDEFINED> instruction: 0xf7ff4478
     d08:	eor	lr, lr, ip, lsl #29
     d0c:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     d10:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
     d14:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d18:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
     d1c:	strmi	r6, [r8], -r2, lsl #16
     d20:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
     d24:	ldrble	r0, [lr, #-1307]	; 0xfffffae5
     d28:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d2c:	andsls	r2, r4, pc, lsl r8
     d30:	svcge	0x003cf67f
     d34:	ssateq	pc, #5, pc, asr #17	; <UNPREDICTABLE>
     d38:			; <UNDEFINED> instruction: 0xf7ff4478
     d3c:	ands	lr, r4, r2, ror lr
     d40:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
     d44:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d48:			; <UNDEFINED> instruction: 0xe72f681c
     d4c:	movwcc	r9, #6919	; 0x1b07
     d50:	str	r9, [fp, -r7, lsl #6]!
     d54:			; <UNDEFINED> instruction: 0xf8df4601
     d58:	ldrbtmi	r0, [r8], #-1672	; 0xfffff978
     d5c:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d60:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
     d64:			; <UNDEFINED> instruction: 0xf7ff4478
     d68:	movwcs	lr, #7772	; 0x1e5c
     d6c:			; <UNDEFINED> instruction: 0xf8df9307
     d70:			; <UNDEFINED> instruction: 0xf8df2678
     d74:	ldrbtmi	r3, [sl], #-1608	; 0xfffff9b8
     d78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     d7c:	subsmi	r9, sl, fp, asr fp
     d80:	tsthi	r1, #64	; 0x40	; <UNPREDICTABLE>
     d84:	subslt	r9, sp, r7, lsl #16
     d88:	blhi	13c084 <__snprintf_chk@plt+0x13b550>
     d8c:	svchi	0x00f0e8bd
     d90:	movwcc	r9, #6920	; 0x1b08
     d94:	movwcs	r9, #4872	; 0x1308
     d98:	str	r9, [r7, -pc, lsl #6]
     d9c:			; <UNDEFINED> instruction: 0x3628f8df
     da0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     da4:			; <UNDEFINED> instruction: 0xf7ff6818
     da8:	cdpne	14, 0, cr14, cr3, cr2, {5}
     dac:			; <UNDEFINED> instruction: 0xf6bf930e
     db0:			; <UNDEFINED> instruction: 0xf8dfaefd
     db4:	ldrbtmi	r0, [r8], #-1592	; 0xfffff9c8
     db8:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     dbc:			; <UNDEFINED> instruction: 0xf8dfe7d5
     dc0:			; <UNDEFINED> instruction: 0xf85b3608
     dc4:	ldmdavs	r8, {r0, r1, ip, sp}
     dc8:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
     dcc:	tstls	r2, #3, 28	; 0x30
     dd0:	mcrge	6, 7, pc, cr12, cr15, {5}	; <UNPREDICTABLE>
     dd4:			; <UNDEFINED> instruction: 0x0618f8df
     dd8:			; <UNDEFINED> instruction: 0xf7ff4478
     ddc:	strb	lr, [r4, r2, lsr #28]
     de0:	movwls	r2, #41729	; 0xa301
     de4:	tstls	r4, r2, ror #13
     de8:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     dec:			; <UNDEFINED> instruction: 0x46029e15
     df0:	stmdacs	r0, {r4, r5, fp, sp, lr}
     df4:	andshi	pc, r4, #0
     df8:			; <UNDEFINED> instruction: 0xf8cd9914
     dfc:	ssatmi	fp, #4, ip, asr #0
     e00:			; <UNDEFINED> instruction: 0x46159514
     e04:	and	r4, r4, ip, lsl #12
     e08:	svceq	0x000cf856
     e0c:			; <UNDEFINED> instruction: 0xf0002800
     e10:	strtmi	r8, [sl], -r7, lsl #4
     e14:			; <UNDEFINED> instruction: 0xf7ff4621
     e18:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     e1c:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
     e20:	ldcls	6, cr4, [r4, #-368]	; 0xfffffe90
     e24:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
     e28:	ssat	r9, #32, r4, lsl #6
     e2c:	blcs	27a50 <__snprintf_chk@plt+0x26f1c>
     e30:			; <UNDEFINED> instruction: 0xf8dfd151
     e34:			; <UNDEFINED> instruction: 0xf85b35c0
     e38:	ldmdavs	r2!, {r0, r1, sp, lr}
     e3c:	ble	16d234c <__snprintf_chk@plt+0x16d1818>
     e40:			; <UNDEFINED> instruction: 0xf8591c53
     e44:	strbmi	r5, [r3, #-34]	; 0xffffffde
     e48:	vmvn.i32	d22, #3	; 0x00000003
     e4c:	blls	3e11d0 <__snprintf_chk@plt+0x3e069c>
     e50:	subsle	r2, r3, r0, lsl #22
     e54:	blcs	27a74 <__snprintf_chk@plt+0x26f40>
     e58:	stfcsd	f5, [r0, #-336]	; 0xfffffeb0
     e5c:	orrhi	pc, r3, r0
     e60:	bls	267a94 <__snprintf_chk@plt+0x266f60>
     e64:	svclt	0x00d42b00
     e68:	strcs	r2, [r1], -r0, lsl #12
     e6c:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
     e70:	cmple	ip, r0, lsl #28
     e74:	tstcs	r0, r8, lsl #20
     e78:			; <UNDEFINED> instruction: 0xf7ff4628
     e7c:	mcrne	14, 0, lr, cr7, cr14, {1}
     e80:	sbcshi	pc, r8, r0, asr #5
     e84:			; <UNDEFINED> instruction: 0xf0402c00
     e88:	mcrcs	1, 0, r8, cr0, cr13, {2}
     e8c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
     e90:	blcs	27abc <__snprintf_chk@plt+0x26f88>
     e94:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
     e98:	teqlt	fp, ip, lsl #22
     e9c:	blcs	27ac4 <__snprintf_chk@plt+0x26f90>
     ea0:	andhi	pc, r5, #64	; 0x40
     ea4:	blcs	27ad4 <__snprintf_chk@plt+0x26fa0>
     ea8:	bichi	pc, r3, r0
     eac:	ldmdavs	r8, {r1, r2, r4, r8, r9, fp, ip, pc}
     eb0:			; <UNDEFINED> instruction: 0xf7ffb108
     eb4:	ldrtmi	lr, [r8], -r2, lsr #27
     eb8:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     ebc:	vmlal.s8	q9, d0, d0
     ec0:	blls	22143c <__snprintf_chk@plt+0x220908>
     ec4:			; <UNDEFINED> instruction: 0xf0002b00
     ec8:	blls	1e11e0 <__snprintf_chk@plt+0x1e06ac>
     ecc:	svclt	0x00b82b00
     ed0:	movwls	r2, #29539	; 0x7363
     ed4:	blls	1fac08 <__snprintf_chk@plt+0x1fa0d4>
     ed8:	eorle	r2, r1, r1, lsl #22
     edc:	ldreq	pc, [r8, #-2271]	; 0xfffff721
     ee0:	ldrbtmi	r9, [r8], #-1543	; 0xfffff9f9
     ee4:	ldc	7, cr15, [ip, #1020]	; 0x3fc
     ee8:	ldreq	pc, [r0, #-2271]	; 0xfffff721
     eec:			; <UNDEFINED> instruction: 0xf7ff4478
     ef0:			; <UNDEFINED> instruction: 0xf000ed98
     ef4:			; <UNDEFINED> instruction: 0xe73afb57
     ef8:	str	r9, [r8, r7, lsl #26]!
     efc:	blcs	27b1c <__snprintf_chk@plt+0x26fe8>
     f00:	and	sp, r4, fp, lsr #1
     f04:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     f08:			; <UNDEFINED> instruction: 0xf7ff4478
     f0c:			; <UNDEFINED> instruction: 0xf8dfed8a
     f10:			; <UNDEFINED> instruction: 0xf8df14f4
     f14:	ldrbtmi	r0, [r9], #-1268	; 0xfffffb0c
     f18:			; <UNDEFINED> instruction: 0xf7ff4478
     f1c:	str	lr, [r6, -r2, lsl #27]!
     f20:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     f24:	ldrbtmi	r9, [r8], #-1543	; 0xfffff9f9
     f28:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     f2c:			; <UNDEFINED> instruction: 0xf8dfe71f
     f30:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
     f34:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     f38:	tstcs	r0, r8, lsl #20
     f3c:			; <UNDEFINED> instruction: 0xf7ff4628
     f40:	mcrne	13, 0, lr, cr7, cr12, {6}
     f44:	blls	2f7d24 <__snprintf_chk@plt+0x2f71f0>
     f48:	movwcs	r9, #777	; 0x309
     f4c:	stmdals	fp, {r1, r2, r4, r9, fp, ip, pc}
     f50:			; <UNDEFINED> instruction: 0xf7ff4619
     f54:	pkhtbmi	lr, r3, r8, asr #27
     f58:			; <UNDEFINED> instruction: 0xf0002800
     f5c:	bls	2e15d4 <__snprintf_chk@plt+0x2e0aa0>
     f60:			; <UNDEFINED> instruction: 0xf7ff21ff
     f64:	teqlt	r4, #10624	; 0x2980
     f68:	strtne	pc, [r8], #2271	; 0x8df
     f6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     f70:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f74:	stmdacs	r0, {r1, r2, r9, sl, lr}
     f78:	msrhi	SPSR_fs, r0, asr #32
     f7c:	blcs	27bcc <__snprintf_chk@plt+0x27098>
     f80:			; <UNDEFINED> instruction: 0x81a1f040
     f84:	ldrbmi	r9, [r9], -fp, lsl #20
     f88:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f8c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     f90:	mvnhi	pc, r0, asr #5
     f94:	strbmi	r9, [r3, #-2827]	; 0xfffff4f5
     f98:	ldrtmi	sp, [r5], -sp, lsl #26
     f9c:	blcs	27bf0 <__snprintf_chk@plt+0x270bc>
     fa0:	bichi	pc, r0, r0, asr #32
     fa4:	blcs	27bcc <__snprintf_chk@plt+0x27098>
     fa8:	addhi	pc, sp, r0, asr #32
     fac:			; <UNDEFINED> instruction: 0xf0402e00
     fb0:			; <UNDEFINED> instruction: 0xf8cd816c
     fb4:	blls	26106c <__snprintf_chk@plt+0x260538>
     fb8:			; <UNDEFINED> instruction: 0xf0002b00
     fbc:			; <UNDEFINED> instruction: 0xf8df80ba
     fc0:	cfmvsr	mvf8, r8
     fc4:			; <UNDEFINED> instruction: 0xf8df7a10
     fc8:	strcs	r9, [r0], #-1108	; 0xfffffbac
     fcc:	mcrls	4, 0, r4, cr11, cr8, {7}
     fd0:			; <UNDEFINED> instruction: 0xf8cd44f9
     fd4:	cdp	0, 0, cr11, cr8, cr12, {1}
     fd8:	svcls	0x00088a90
     fdc:	bls	43c808 <__snprintf_chk@plt+0x43bcd4>
     fe0:	ldrdlt	pc, [r4], #-141	; 0xffffff73
     fe4:	ldrdhi	pc, [r0], #-141	; 0xffffff73
     fe8:	beq	7d12c <__snprintf_chk@plt+0x7c5f8>
     fec:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
     ff0:	vrshr.s64	d4, d20, #64
     ff4:	blls	261560 <__snprintf_chk@plt+0x260a2c>
     ff8:	addsmi	r1, sp, #54272	; 0xd400
     ffc:	ldrmi	fp, [sp], -r8, lsr #31
    1000:	cmnle	lr, r0, lsl #30
    1004:	orrlt	r9, fp, #10240	; 0x2800
    1008:	ldrb	r4, [r1, ip, lsr #8]!
    100c:	ldrmi	pc, [r0], #-2271	; 0xfffff721
    1010:			; <UNDEFINED> instruction: 0xf859447c
    1014:	strtmi	r1, [r0], -r3, lsr #32
    1018:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    101c:	movwcc	r6, #6195	; 0x1833
    1020:	strbmi	r6, [r3, #-51]	; 0xffffffcd
    1024:	ldmmi	pc!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1028:	movwls	r2, #29441	; 0x7301
    102c:			; <UNDEFINED> instruction: 0xf7ff4478
    1030:			; <UNDEFINED> instruction: 0xe69cecf8
    1034:	rsbsmi	r9, pc, #8, 22	; 0x2000
    1038:	blcs	12920 <__snprintf_chk@plt+0x11dec>
    103c:	adcshi	pc, r0, r0, asr #32
    1040:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1044:	ldmdavs	fp, {r1, r2, r4, r8, r9, fp, ip, pc}
    1048:	tstlt	r3, r7
    104c:			; <UNDEFINED> instruction: 0xf7ff4618
    1050:	ldmmi	r5!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    1054:	ldrbtmi	r9, [r8], #-2311	; 0xfffff6f9
    1058:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    105c:			; <UNDEFINED> instruction: 0xf47f2800
    1060:	ldmmi	r2!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}^
    1064:			; <UNDEFINED> instruction: 0xf7ff4478
    1068:			; <UNDEFINED> instruction: 0xe72eecdc
    106c:	stmiane	r3!, {r0, r2, r3, r8, r9, fp, ip, pc}^
    1070:	bls	3a5c90 <__snprintf_chk@plt+0x3a515c>
    1074:	stmdals	r6, {r0, r3, r6, r9, sl, lr}
    1078:	andls	r9, r3, #11264	; 0x2c00
    107c:	bl	d29ec <__snprintf_chk@plt+0xd1eb8>
    1080:	andls	r0, r0, r4, lsl #24
    1084:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx3
    1088:	smladls	r5, r0, sl, r0
    108c:	andsge	pc, r0, sp, asr #17
    1090:			; <UNDEFINED> instruction: 0xf8cd9502
    1094:			; <UNDEFINED> instruction: 0xf7ffc004
    1098:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    109c:	blls	335374 <__snprintf_chk@plt+0x334840>
    10a0:	bvc	43c908 <__snprintf_chk@plt+0x43bdd4>
    10a4:			; <UNDEFINED> instruction: 0xf0402b00
    10a8:	strhls	r8, [r7], -lr
    10ac:	blls	22c120 <__snprintf_chk@plt+0x22b5ec>
    10b0:	cmpcs	r0, r7, lsl #16
    10b4:			; <UNDEFINED> instruction: 0xf7ff4622
    10b8:	ldmmi	sp, {r2, r4, r8, sl, fp, sp, lr, pc}^
    10bc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    10c0:	stc	7, cr15, [lr], #1020	; 0x3fc
    10c4:			; <UNDEFINED> instruction: 0x4622e6f2
    10c8:	ldmmi	sl, {r0, r1, r3, sl, fp, ip, pc}^
    10cc:	strtmi	r4, [r1], -r3, asr #12
    10d0:			; <UNDEFINED> instruction: 0xf7ff4478
    10d4:	ldmmi	r8, {r1, r2, r5, r7, sl, fp, sp, lr, pc}^
    10d8:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    10dc:	stc	7, cr15, [r0], #1020	; 0x3fc
    10e0:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    10e4:	msrhi	LR_mon, r0
    10e8:	vhsub.u8	d20, d16, d12
    10ec:	ldmmi	r3, {r0, r3, r5, r8, pc}^
    10f0:			; <UNDEFINED> instruction: 0xf7ff4478
    10f4:	mcrcs	12, 0, lr, cr0, cr6, {4}
    10f8:	sbchi	pc, r7, r0, asr #32
    10fc:	eorhi	pc, ip, sp, asr #17
    1100:	blls	37ae7c <__snprintf_chk@plt+0x37a348>
    1104:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx9
    1108:	stmiane	r3!, {r4, r7, r9, fp}^
    110c:	movwls	r9, #25857	; 0x6501
    1110:			; <UNDEFINED> instruction: 0x4643461a
    1114:	ldrbmi	r9, [sl], -r0, lsl #4
    1118:	stc	7, cr15, [r2], {255}	; 0xff
    111c:	blcs	27d4c <__snprintf_chk@plt+0x27218>
    1120:	cdp	0, 1, cr13, cr9, cr7, {5}
    1124:	strtmi	r0, [ip], #-2576	; 0xfffff5f0
    1128:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    112c:	ldrmi	lr, [fp], r0, ror #14
    1130:	blls	225d64 <__snprintf_chk@plt+0x225230>
    1134:	cmnle	r0, r0, lsl #22
    1138:	blcs	27d68 <__snprintf_chk@plt+0x27234>
    113c:	blls	235258 <__snprintf_chk@plt+0x234724>
    1140:	ldrt	r9, [r3], r7, lsl #6
    1144:	blcs	27d78 <__snprintf_chk@plt+0x27244>
    1148:			; <UNDEFINED> instruction: 0xf44fbf08
    114c:	movwls	r0, #45824	; 0xb300
    1150:	ldmmi	fp!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    1154:			; <UNDEFINED> instruction: 0xf7ff4478
    1158:	str	lr, [r6], -r4, ror #24
    115c:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    1160:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1164:	ldmmi	r8!, {r0, r9, sl, sp, lr, pc}
    1168:	movwls	r2, #29441	; 0x7301
    116c:			; <UNDEFINED> instruction: 0xf7ff4478
    1170:	ldmmi	r6!, {r3, r4, r6, sl, fp, sp, lr, pc}
    1174:			; <UNDEFINED> instruction: 0xf7ff4478
    1178:	ldrb	lr, [r8, #3156]!	; 0xc54
    117c:	strtmi	r4, [r0], -r4, asr #4
    1180:	stc	7, cr15, [r2], #1020	; 0x3fc
    1184:	ldmmi	r2!, {r0, r9, sl, lr}
    1188:			; <UNDEFINED> instruction: 0xf7ff4478
    118c:	blls	1fc2bc <__snprintf_chk@plt+0x1fb788>
    1190:			; <UNDEFINED> instruction: 0xf47f2b00
    1194:			; <UNDEFINED> instruction: 0x4620ae96
    1198:	ldc	7, cr15, [r0], {255}	; 0xff
    119c:	ldr	r9, [r0], r7
    11a0:	ldc	7, cr15, [r2], {255}	; 0xff
    11a4:	strmi	r4, [r2], -r9, lsr #12
    11a8:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
    11ac:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    11b0:			; <UNDEFINED> instruction: 0xf7ff4638
    11b4:	blls	5bc3cc <__snprintf_chk@plt+0x5bb898>
    11b8:	andls	r6, r7, fp, lsl r8
    11bc:			; <UNDEFINED> instruction: 0xf43f2b00
    11c0:	ldrmi	sl, [r8], -r4, lsl #29
    11c4:	ldc	7, cr15, [r8], {255}	; 0xff
    11c8:	blls	23abcc <__snprintf_chk@plt+0x23a098>
    11cc:	bls	38a1d8 <__snprintf_chk@plt+0x3896a4>
    11d0:	stmdals	sp, {r0, r1, r3, r8, fp, ip, pc}
    11d4:	andls	r9, r3, #335544320	; 0x14000000
    11d8:	andls	r9, r0, r2, lsl #2
    11dc:	blls	412ac4 <__snprintf_chk@plt+0x411f90>
    11e0:	ldmdbls	r4, {r0, r4, r9, fp, ip, pc}
    11e4:	andlt	pc, r4, sp, asr #17
    11e8:			; <UNDEFINED> instruction: 0xf7ff9404
    11ec:	andls	lr, r7, r4, ror ip
    11f0:	blcs	27e14 <__snprintf_chk@plt+0x272e0>
    11f4:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {1}
    11f8:	blls	2faf60 <__snprintf_chk@plt+0x2fa42c>
    11fc:	ldmmi	r6, {r0, r2, r3, r9, fp, ip, pc}
    1200:	andls	r9, r0, #67108864	; 0x4000000
    1204:	blls	4123ec <__snprintf_chk@plt+0x4118b8>
    1208:	ldmdbls	r4, {r0, r4, r9, fp, ip, pc}
    120c:	stc	7, cr15, [r8], {255}	; 0xff
    1210:	blcs	27e40 <__snprintf_chk@plt+0x2730c>
    1214:	ldmmi	r1, {r0, r3, r4, r6, r7, ip, lr, pc}
    1218:			; <UNDEFINED> instruction: 0xf7ff4478
    121c:	strb	lr, [r5], -r2, lsl #24
    1220:			; <UNDEFINED> instruction: 0xf9c0f000
    1224:	blls	23a8b0 <__snprintf_chk@plt+0x239d7c>
    1228:	stmmi	sp, {r0, r1, r3, r4, r8, ip, sp, pc}
    122c:			; <UNDEFINED> instruction: 0xf7ff4478
    1230:	bls	23c218 <__snprintf_chk@plt+0x23b6e4>
    1234:	andcs	r2, r1, r0, lsl #6
    1238:	andls	r2, r4, pc, lsl #2
    123c:	andls	r4, r5, #56, 12	; 0x3800000
    1240:	movwls	r9, #6670	; 0x1a0e
    1244:	stmib	sp, {r8, r9, ip, pc}^
    1248:	ldrmi	r3, [sl], -r2, lsl #4
    124c:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1250:	strb	r9, [sp, r7]
    1254:	strtmi	r2, [r0], -r0, lsl #2
    1258:	bl	ffd3f25c <__snprintf_chk@plt+0xffd3e728>
    125c:	vmull.p8	<illegal reg q8.5>, d0, d5
    1260:			; <UNDEFINED> instruction: 0xf7ff8099
    1264:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1268:	addhi	pc, pc, r0, asr #5
    126c:	bllt	fe2e7ebc <__snprintf_chk@plt+0xfe2e7388>
    1270:	ldrbmi	r9, [r9], -fp, lsl #20
    1274:			; <UNDEFINED> instruction: 0xf7ff4628
    1278:			; <UNDEFINED> instruction: 0xf1b0ebba
    127c:	blle	1903284 <__snprintf_chk@plt+0x1902750>
    1280:	strbmi	r9, [r3, #-2827]	; 0xfffff4f5
    1284:	mcrge	7, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    1288:			; <UNDEFINED> instruction: 0x46284698
    128c:	eorhi	pc, ip, sp, asr #17
    1290:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1294:	ldmdami	r3!, {r0, r1, r2, r3, r7, r9, sl, sp, lr, pc}^
    1298:			; <UNDEFINED> instruction: 0xf7ff4478
    129c:	andcs	lr, ip, r2, asr #23
    12a0:	stc	7, cr15, [ip], {255}	; 0xff
    12a4:	str	r9, [r1], -r7
    12a8:	bvc	43cb10 <__snprintf_chk@plt+0x43bfdc>
    12ac:	stmdami	lr!, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    12b0:			; <UNDEFINED> instruction: 0xf7ff4478
    12b4:	blls	2bc194 <__snprintf_chk@plt+0x2bb660>
    12b8:	adcsle	r2, sl, r0, lsl #22
    12bc:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    12c0:	bl	febbf2c4 <__snprintf_chk@plt+0xfebbe790>
    12c4:	stmdami	sl!, {r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    12c8:	movwls	r2, #29455	; 0x730f
    12cc:			; <UNDEFINED> instruction: 0xf7ff4478
    12d0:	strb	lr, [fp, #2984]!	; 0xba8
    12d4:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    12d8:	ldrmi	r2, [sl], -r0, lsl #2
    12dc:	strbmi	r4, [fp], -r8, lsr #12
    12e0:			; <UNDEFINED> instruction: 0xf7ff9100
    12e4:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    12e8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    12ec:			; <UNDEFINED> instruction: 0xf7ffdac0
    12f0:	vmovmi.8	d16[6], lr
    12f4:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    12f8:	bl	ff83f2fc <__snprintf_chk@plt+0xff83e7c8>
    12fc:	strls	r4, [r1], #-1668	; 0xfffff97c
    1300:			; <UNDEFINED> instruction: 0xf44fac1b
    1304:	andcs	r7, r1, #128, 6
    1308:			; <UNDEFINED> instruction: 0x46204619
    130c:			; <UNDEFINED> instruction: 0xf8cd9600
    1310:			; <UNDEFINED> instruction: 0xf7ffc01c
    1314:			; <UNDEFINED> instruction: 0x4620ec10
    1318:	bl	fe23f31c <__snprintf_chk@plt+0xfe23e7e8>
    131c:			; <UNDEFINED> instruction: 0xf7ff4628
    1320:	strb	lr, [r3, #3076]	; 0xc04
    1324:			; <UNDEFINED> instruction: 0xf8dd4643
    1328:	ldmdami	r3, {r2, r3, r5, pc}^
    132c:	strbmi	r4, [r1], -r2, lsr #12
    1330:			; <UNDEFINED> instruction: 0xf7ff4478
    1334:	ldmdami	r1, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1338:			; <UNDEFINED> instruction: 0xf7ff4478
    133c:			; <UNDEFINED> instruction: 0xe635eb72
    1340:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    1344:	bl	1b3f348 <__snprintf_chk@plt+0x1b3e814>
    1348:			; <UNDEFINED> instruction: 0xf7ffe630
    134c:	vmlami.f64	d30, d29, d28
    1350:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    1354:	bl	fecbf358 <__snprintf_chk@plt+0xfecbe824>
    1358:	ldrb	r4, [r0, r4, lsl #13]
    135c:	bl	fe8bf360 <__snprintf_chk@plt+0xfe8be82c>
    1360:	ldrbtmi	r4, [sp], #-3401	; 0xfffff2b7
    1364:			; <UNDEFINED> instruction: 0xf7ff6800
    1368:	strmi	lr, [r6], -sl, lsr #23
    136c:	cfldrsge	mvf9, [fp], {1}
    1370:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1374:	strtmi	r2, [r0], -r1, lsl #4
    1378:	strls	r4, [r0, #-1561]	; 0xfffff9e7
    137c:			; <UNDEFINED> instruction: 0xf7ff9607
    1380:			; <UNDEFINED> instruction: 0x4620ebda
    1384:	bl	14bf388 <__snprintf_chk@plt+0x14be854>
    1388:	stmdami	r0, {r4, r7, r8, sl, sp, lr, pc}^
    138c:			; <UNDEFINED> instruction: 0xf7ff4478
    1390:	strb	lr, [fp, -lr, asr #22]!
    1394:	bl	fe1bf398 <__snprintf_chk@plt+0xfe1be864>
    1398:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
    139c:			; <UNDEFINED> instruction: 0xf7ff6800
    13a0:	strmi	lr, [r6], -lr, lsl #23
    13a4:			; <UNDEFINED> instruction: 0xf7ffe7e2
    13a8:	svclt	0x0000eb34
    13ac:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    13b0:	andeq	r2, r1, r2, lsr #9
    13b4:	muleq	r1, ip, r4
    13b8:			; <UNDEFINED> instruction: 0x00000bbe
    13bc:	muleq	r0, r4, r0
    13c0:	andeq	r2, r1, ip, lsr #7
    13c4:	andeq	r0, r0, r6, ror #21
    13c8:	andeq	r0, r0, ip, lsr #1
    13cc:	ldrdeq	r0, [r0], -r8
    13d0:	ldrdeq	r0, [r0], -ip
    13d4:	andeq	r0, r0, r4, lsr #21
    13d8:	andeq	r0, r0, r4, lsl #22
    13dc:	muleq	r0, r8, sl
    13e0:	andeq	r0, r0, sl, lsr fp
    13e4:	andeq	r0, r0, r4, asr fp
    13e8:	ldrdeq	r2, [r1], -r6
    13ec:			; <UNDEFINED> instruction: 0x00000aba
    13f0:	andeq	r0, r0, ip, asr #20
    13f4:	muleq	r0, r8, r0
    13f8:	ldrdeq	r0, [r0], -r6
    13fc:	andeq	r0, r0, r0, asr r9
    1400:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1404:	andeq	r1, r0, r6, lsl r0
    1408:	andeq	r1, r0, r4, lsr #32
    140c:	muleq	r0, r2, r9
    1410:	andeq	r1, r0, r2, lsr r0
    1414:			; <UNDEFINED> instruction: 0x000007be
    1418:	andeq	r1, r0, ip, asr r1
    141c:	andeq	r1, r0, r0, lsr #3
    1420:	andeq	r0, r0, r8, asr #29
    1424:	andeq	r0, r0, ip, lsl #17
    1428:	andeq	r1, r0, sl, ror #4
    142c:	andeq	r1, r0, r8, ror r2
    1430:	ldrdeq	r1, [r0], -r2
    1434:	andeq	r0, r0, r8, asr #31
    1438:	andeq	r1, r0, r2, lsl r0
    143c:	andeq	r1, r0, r0, lsl r0
    1440:	strdeq	r0, [r0], -r4
    1444:	andeq	r0, r0, r6, asr r6
    1448:	andeq	r0, r0, r0, ror #27
    144c:	andeq	r0, r0, r4, asr #14
    1450:	andeq	r1, r0, r4, lsr #2
    1454:	andeq	r0, r0, r6, ror #27
    1458:	andeq	r1, r0, r4
    145c:	andeq	r1, r0, ip, lsr r0
    1460:	andeq	r0, r0, r4, ror pc
    1464:	andeq	r0, r0, r0, lsr #26
    1468:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    146c:	andeq	r0, r0, lr, lsl #30
    1470:	andeq	r0, r0, ip, lsl #26
    1474:	andeq	r0, r0, r0, asr #26
    1478:	andeq	r0, r0, r8, ror #26
    147c:	muleq	r0, r0, sp
    1480:	strdeq	r0, [r0], -sl
    1484:	andeq	r0, r0, r0, lsr #26
    1488:	andeq	r0, r0, lr, lsl #26
    148c:	muleq	r0, r4, ip
    1490:	andeq	r0, r0, r6, asr ip
    1494:	bleq	3d5d8 <__snprintf_chk@plt+0x3caa4>
    1498:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    149c:	strbtmi	fp, [sl], -r2, lsl #24
    14a0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14a4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14a8:	ldrmi	sl, [sl], #776	; 0x308
    14ac:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14b0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14b4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14b8:			; <UNDEFINED> instruction: 0xf85a4b06
    14bc:	stmdami	r6, {r0, r1, ip, sp}
    14c0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14c4:	b	ff13f4c8 <__snprintf_chk@plt+0xff13e994>
    14c8:	bl	a3f4cc <__snprintf_chk@plt+0xa3e998>
    14cc:	andeq	r1, r1, r4, lsl #21
    14d0:	andeq	r0, r0, r8, lsl #1
    14d4:	andeq	r0, r0, r0, lsr #1
    14d8:	andeq	r0, r0, r4, lsr #1
    14dc:	ldr	r3, [pc, #20]	; 14f8 <__snprintf_chk@plt+0x9c4>
    14e0:	ldr	r2, [pc, #20]	; 14fc <__snprintf_chk@plt+0x9c8>
    14e4:	add	r3, pc, r3
    14e8:	ldr	r2, [r3, r2]
    14ec:	cmp	r2, #0
    14f0:	bxeq	lr
    14f4:	b	a5c <__gmon_start__@plt>
    14f8:	andeq	r1, r1, r4, ror #20
    14fc:	muleq	r0, ip, r0
    1500:	blmi	1d3520 <__snprintf_chk@plt+0x1d29ec>
    1504:	bmi	1d26ec <__snprintf_chk@plt+0x1d1bb8>
    1508:	addmi	r4, r3, #2063597568	; 0x7b000000
    150c:	andle	r4, r3, sl, ror r4
    1510:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1514:	ldrmi	fp, [r8, -r3, lsl #2]
    1518:	svclt	0x00004770
    151c:	ldrdeq	r1, [r1], -r4
    1520:	ldrdeq	r1, [r1], -r0
    1524:	andeq	r1, r1, r0, asr #20
    1528:	muleq	r0, r0, r0
    152c:	stmdbmi	r9, {r3, fp, lr}
    1530:	bmi	252718 <__snprintf_chk@plt+0x251be4>
    1534:	bne	252720 <__snprintf_chk@plt+0x251bec>
    1538:	svceq	0x00cb447a
    153c:			; <UNDEFINED> instruction: 0x01a1eb03
    1540:	andle	r1, r3, r9, asr #32
    1544:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1548:	ldrmi	fp, [r8, -r3, lsl #2]
    154c:	svclt	0x00004770
    1550:	andeq	r1, r1, r8, lsr #25
    1554:	andeq	r1, r1, r4, lsr #25
    1558:	andeq	r1, r1, r4, lsl sl
    155c:	andeq	r0, r0, r8, lsr #1
    1560:	blmi	2ae988 <__snprintf_chk@plt+0x2ade54>
    1564:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1568:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    156c:	blmi	26fb20 <__snprintf_chk@plt+0x26efec>
    1570:	ldrdlt	r5, [r3, -r3]!
    1574:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1578:			; <UNDEFINED> instruction: 0xf7ff6818
    157c:			; <UNDEFINED> instruction: 0xf7ffea32
    1580:	blmi	1c1484 <__snprintf_chk@plt+0x1c0950>
    1584:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1588:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    158c:	andeq	r1, r1, r2, ror ip
    1590:	andeq	r1, r1, r4, ror #19
    1594:	andeq	r0, r0, ip, lsl #1
    1598:	andeq	r1, r1, sl, lsl #21
    159c:	andeq	r1, r1, r2, asr ip
    15a0:	svclt	0x0000e7c4
    15a4:	addlt	fp, r2, r0, ror r5
    15a8:	stmdami	lr, {r0, r2, r3, sl, fp, lr}
    15ac:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    15b0:	b	dbf5b4 <__snprintf_chk@plt+0xdbea80>
    15b4:	cmnlt	r3, r3, lsr #16
    15b8:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
    15bc:	strcs	lr, [r1, #-2516]	; 0xfffff62c
    15c0:			; <UNDEFINED> instruction: 0x46114630
    15c4:			; <UNDEFINED> instruction: 0xf7ff9500
    15c8:			; <UNDEFINED> instruction: 0xf854ea2c
    15cc:	blcs	11204 <__snprintf_chk@plt+0x106d0>
    15d0:	stmdami	r6, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    15d4:	andlt	r4, r2, r8, ror r4
    15d8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    15dc:	blt	7bf5e0 <__snprintf_chk@plt+0x7beaac>
    15e0:	andeq	r1, r1, r8, asr sl
    15e4:	andeq	r0, r0, lr, lsl #1
    15e8:	andeq	r0, r0, lr, asr #1
    15ec:	andeq	r0, r0, ip, asr #1
    15f0:	mvnsmi	lr, #737280	; 0xb4000
    15f4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    15f8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    15fc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1600:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1604:	blne	1d92800 <__snprintf_chk@plt+0x1d91ccc>
    1608:	strhle	r1, [sl], -r6
    160c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1610:	svccc	0x0004f855
    1614:	strbmi	r3, [sl], -r1, lsl #8
    1618:	ldrtmi	r4, [r8], -r1, asr #12
    161c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1620:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1624:	svclt	0x000083f8
    1628:	andeq	r1, r1, r2, asr #16
    162c:	andeq	r1, r1, r8, lsr r8
    1630:	svclt	0x00004770

Disassembly of section .fini:

00001634 <.fini>:
    1634:	push	{r3, lr}
    1638:	pop	{r3, pc}
