
library ieee;
use ieee.std_logic_1164.all;

entity Full_adder is
    port
        ( a:in std_logic;
           b:in std_logic;
           cin:in std_logic;
           sum: out std_logic;
           cout: out std_logic
        );
end Full_adder;

architecture Behavioral of Full_adder is 
begin 
    sum <= a xor b xor cin;
    cout<= (a and b) or (b and cin) or (a and cin);
end Behavioral;