[INF:CM0023] Creating log file ../../build/regression/VarRangeTypedef/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<42> s<41> l<1:1> el<1:0>
n<> u<2> t<Package> p<39> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<39> s<19> l<1:9> el<1:12>
n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:12> el<2:18>
n<> u<6> t<Packed_keyword> p<14> s<13> l<2:19> el<2:25>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:7> el<3:12>
n<> u<8> t<Data_type> p<9> c<7> l<3:7> el<3:12>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:7> el<3:12>
n<x> u<10> t<StringConst> p<11> l<3:16> el<3:17>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:16> el<3:17>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:16> el<3:17>
n<> u<13> t<Struct_union_member> p<14> c<9> l<3:7> el<3:18>
n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:12> el<4:5>
n<a> u<15> t<StringConst> p<16> l<4:6> el<4:7>
n<> u<16> t<Type_declaration> p<17> c<14> l<2:4> el<4:8>
n<> u<17> t<Data_declaration> p<18> c<16> l<2:4> el<4:8>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<4:8>
n<> u<19> t<Package_item> p<39> c<18> s<37> l<2:4> el<4:8>
n<a> u<20> t<StringConst> p<21> l<5:12> el<5:13>
n<> u<21> t<Data_type> p<34> c<20> s<22> l<5:12> el<5:13>
n<b> u<22> t<StringConst> p<34> s<33> l<5:14> el<5:15>
n<5> u<23> t<IntConst> p<24> l<5:16> el<5:17>
n<> u<24> t<Primary_literal> p<25> c<23> l<5:16> el<5:17>
n<> u<25> t<Constant_primary> p<26> c<24> l<5:16> el<5:17>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<5:16> el<5:17>
n<0> u<27> t<IntConst> p<28> l<5:18> el<5:19>
n<> u<28> t<Primary_literal> p<29> c<27> l<5:18> el<5:19>
n<> u<29> t<Constant_primary> p<30> c<28> l<5:18> el<5:19>
n<> u<30> t<Constant_expression> p<31> c<29> l<5:18> el<5:19>
n<> u<31> t<Constant_range> p<32> c<26> l<5:16> el<5:19>
n<> u<32> t<Unpacked_dimension> p<33> c<31> l<5:15> el<5:20>
n<> u<33> t<Variable_dimension> p<34> c<32> l<5:15> el<5:20>
n<> u<34> t<Type_declaration> p<35> c<21> l<5:4> el<5:21>
n<> u<35> t<Data_declaration> p<36> c<34> l<5:4> el<5:21>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5:4> el<5:21>
n<> u<37> t<Package_item> p<39> c<36> s<38> l<5:4> el<5:21>
n<> u<38> t<Endpackage> p<39> l<6:1> el<6:11>
n<> u<39> t<Package_declaration> p<40> c<2> l<1:1> el<6:11>
n<> u<40> t<Description> p<41> c<39> l<1:1> el<6:11>
n<> u<41> t<Source_text> p<42> c<40> l<1:1> el<6:11>
n<> u<42> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/VarRangeTypedef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/VarRangeTypedef/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/VarRangeTypedef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:2:18, parent:pkg::
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17, parent:pkg::a
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18, parent:pkg::
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12
        |vpiInstance:
        \_package: (pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
  |vpiParent:
  \_design: (unnamed)
|uhdmtopPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:2:18, parent:pkg::
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17, parent:pkg::a
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18, parent:pkg::
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12
        |vpiInstance:
        \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiTypedef:
  \_array_typespec: (pkg::b), parent:pkg::
    |vpiName:pkg::b
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
    |vpiRange:
    \_range: , line:5:16, endln:5:19
      |vpiLeftRange:
      \_constant: , line:5:16, endln:5:17
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiParent:
        \_range: , line:5:16, endln:5:19
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:5:18, endln:5:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , line:5:16, endln:5:19
        |vpiConstType:9
    |vpiElemTypespec:
    \_struct_typespec: (pkg::a), line:2:12, endln:2:18
      |vpiName:pkg::a
      |vpiTypedefAlias:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18, parent:pkg::
      |vpiInstance:
      \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), line:3:16, endln:3:17, parent:pkg::a
        |vpiParent:
        \_struct_typespec: (pkg::a), line:2:12, endln:2:18
        |vpiName:x
        |vpiTypespec:
        \_logic_typespec: , line:3:7, endln:3:12, parent:x
          |vpiInstance:
          \_package: pkg (pkg::) dut.sv:1:1: , endln:6:11, parent:unnamed
          |vpiParent:
          \_typespec_member: (x), line:3:16, endln:3:17, parent:pkg::a
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:12
  |vpiDefName:pkg
  |vpiTop:1
  |vpiParent:
  \_design: (unnamed)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/VarRangeTypedef/dut.sv | ${SURELOG_DIR}/build/regression/VarRangeTypedef/roundtrip/dut_000.sv | 1 | 6 | 

