{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570212608615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570212608623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 15:10:08 2019 " "Processing started: Fri Oct 04 15:10:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570212608623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212608623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_UC -c CPU_UC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_UC -c CPU_UC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212608623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570212609271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570212609272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/cpunouc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/cpunouc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CpuNoUc-comportamento " "Found design unit 1: CpuNoUc-comportamento" {  } { { "../Componentes/CpuNoUc.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/CpuNoUc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621132 ""} { "Info" "ISGN_ENTITY_NAME" "1 CpuNoUc " "Found entity 1: CpuNoUc" {  } { { "../Componentes/CpuNoUc.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/CpuNoUc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "../Componentes/UC.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/UC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621137 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../Componentes/UC.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Arch " "Found design unit 1: MUX2_1-Arch" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/MUX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621140 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoDeRegistradores-comportamento " "Found design unit 1: BancoDeRegistradores-comportamento" {  } { { "../Componentes/BancoDeRegistradores.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/BancoDeRegistradores.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621146 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistradores " "Found entity 1: BancoDeRegistradores" {  } { { "../Componentes/BancoDeRegistradores.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/BancoDeRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621155 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/romnomif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/romnomif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RomNoMif-assincrona " "Found design unit 1: RomNoMif-assincrona" {  } { { "../Componentes/RomNoMif.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/RomNoMif.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621159 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomNoMif " "Found entity 1: RomNoMif" {  } { { "../Componentes/RomNoMif.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/RomNoMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621164 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-assincrona " "Found design unit 1: PC-assincrona" {  } { { "../Componentes/PC.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621168 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Componentes/PC.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu-comportamento " "Found design unit 1: Cpu-comportamento" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621172 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu " "Found entity 1: Cpu" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/projeto_testes2/banco_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/relogio_vhdl/projeto_testes2/banco_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_ULA-comportamento " "Found design unit 1: Banco_ULA-comportamento" {  } { { "../Projeto_Testes2/Banco_ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes2/Banco_ULA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_ULA " "Found entity 1: Banco_ULA" {  } { { "../Projeto_Testes2/Banco_ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes2/Banco_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570212621176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cpu " "Elaborating entity \"Cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570212621234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CpuNoUc CpuNoUc:CPUnoUC " "Elaborating entity \"CpuNoUc\" for hierarchy \"CpuNoUc:CPUnoUC\"" {  } { { "Cpu.vhd" "CPUnoUC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_ULA CpuNoUc:CPUnoUC\|Banco_ULA:BncULA " "Elaborating entity \"Banco_ULA\" for hierarchy \"CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\"" {  } { { "../Componentes/CpuNoUc.vhd" "BncULA" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/CpuNoUc.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoDeRegistradores CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco " "Elaborating entity \"BancoDeRegistradores\" for hierarchy \"CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\"" {  } { { "../Projeto_Testes2/Banco_ULA.vhd" "Banco" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes2/Banco_ULA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula " "Elaborating entity \"ULA\" for hierarchy \"CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\"" {  } { { "../Projeto_Testes2/Banco_ULA.vhd" "Ula" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes2/Banco_ULA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621356 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA.vhd(38) " "VHDL Process Statement warning at ULA.vhd(38): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621356 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(38) " "VHDL Process Statement warning at ULA.vhd(38): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621356 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(40) " "VHDL Process Statement warning at ULA.vhd(40): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621356 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA.vhd(42) " "VHDL Process Statement warning at ULA.vhd(42): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621356 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(42) " "VHDL Process Statement warning at ULA.vhd(42): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621357 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570212621357 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570212621357 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ULA.vhd(30) " "Inferred latch for \"zero\[0\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621357 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.vhd(30) " "Inferred latch for \"resultado\[0\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.vhd(30) " "Inferred latch for \"resultado\[1\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.vhd(30) " "Inferred latch for \"resultado\[2\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.vhd(30) " "Inferred latch for \"resultado\[3\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.vhd(30) " "Inferred latch for \"resultado\[4\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.vhd(30) " "Inferred latch for \"resultado\[5\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.vhd(30) " "Inferred latch for \"resultado\[6\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA.vhd(30) " "Inferred latch for \"resultado\[7\]\" at ULA.vhd(30)" {  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212621358 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|registrador:Zero " "Elaborating entity \"registrador\" for hierarchy \"CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|registrador:Zero\"" {  } { { "../Projeto_Testes2/Banco_ULA.vhd" "Zero" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes2/Banco_ULA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621377 "|Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|registrador:Zero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CpuNoUc:CPUnoUC\|PC:Pc " "Elaborating entity \"PC\" for hierarchy \"CpuNoUc:CPUnoUC\|PC:Pc\"" {  } { { "../Componentes/CpuNoUc.vhd" "Pc" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/CpuNoUc.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 CpuNoUc:CPUnoUC\|PC:Pc\|MUX2_1:Mux " "Elaborating entity \"MUX2_1\" for hierarchy \"CpuNoUc:CPUnoUC\|PC:Pc\|MUX2_1:Mux\"" {  } { { "../Componentes/PC.vhd" "Mux" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/PC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico CpuNoUc:CPUnoUC\|PC:Pc\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"CpuNoUc:CPUnoUC\|PC:Pc\|somadorGenerico:Somador\"" {  } { { "../Componentes/PC.vhd" "Somador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador CpuNoUc:CPUnoUC\|PC:Pc\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"CpuNoUc:CPUnoUC\|PC:Pc\|registrador:PC\"" {  } { { "../Componentes/PC.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/PC.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621392 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570212621393 "|Cpu|CpuNoUc:CPUnoUC|PC:Pc|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 CpuNoUc:CPUnoUC\|MUX2_1:Mux " "Elaborating entity \"MUX2_1\" for hierarchy \"CpuNoUc:CPUnoUC\|MUX2_1:Mux\"" {  } { { "../Componentes/CpuNoUc.vhd" "Mux" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/CpuNoUc.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:Uc " "Elaborating entity \"UC\" for hierarchy \"UC:Uc\"" {  } { { "Cpu.vhd" "Uc" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212621403 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\|registrador " "RAM logic \"CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\|registrador\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/BancoDeRegistradores.vhd" "registrador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/BancoDeRegistradores.vhd" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1570212621863 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570212621863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[0\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622093 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[1\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622093 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[2\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622093 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[3\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622093 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[4\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622093 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[5\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622094 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[6\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622094 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[7\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622094 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|zero\[0\] " "Latch CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|zero\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DadoROM\[11\] " "Ports D and ENA on the latch are fed by the same signal DadoROM\[11\]" {  } { { "Cpu.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Projeto_Testes5/Cpu.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570212622094 ""}  } { { "../Componentes/ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/Relogio_VHDL/Componentes/ULA.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570212622094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570212622218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570212622606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570212622606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570212622689 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570212622689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570212622689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570212622689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570212622728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 15:10:22 2019 " "Processing ended: Fri Oct 04 15:10:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570212622728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570212622728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570212622728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570212622728 ""}
