Warning: Design 'des3' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'des3' contains 4 high-fanout nets. A fanout number of 10 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : des3
Version: V-2023.12-SP2
Date   : Tue Jun 17 00:34:42 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.80
  Critical Path Slack:           0.10
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        223
  Leaf Cell Count:               2893
  Buf/Inv Cell Count:            1455
  Buf Cell Count:                1133
  Inv Cell Count:                 322
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2765
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2407.565979
  Noncombinational Area:   646.911987
  Buf/Inv Area:           1075.437977
  Total Buffer Area:           904.13
  Total Inverter Area:         171.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3054.477966
  Design Area:            3054.477966


  Design Rules
  -----------------------------------
  Total Number of Nets:          3164
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hl279-cmp-00.egr.duke.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.48
  Logic Optimization:                  1.16
  Mapping Optimization:                6.72
  -----------------------------------------
  Overall Compile Time:               11.94
  Overall Compile Wall Clock Time:    28.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
