{"vcs1":{"timestamp_begin":1747832737.196575497, "rt":8.94, "ut":9.08, "st":0.62}}
{"vcselab":{"timestamp_begin":1747832746.220194046, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747832746.648200860, "rt":0.41, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832736.554900715}
{"VCS_COMP_START_TIME": 1747832736.554900715}
{"VCS_COMP_END_TIME": 1747832747.199736331}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488672}}
{"vcselab": {"peak_mem": 183888}}
