--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.934ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X78Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.685ns (-0.225 - -0.910)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y107.DMUX   Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X78Y109.AX     net (fanout=19)       0.280   RX_SELECT
    SLICE_X78Y109.CLK    Tdick                 0.058   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.317ns logic, 0.280ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/orSof (SLICE_X35Y133.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/orSof (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.820 - 0.795)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof to SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y71.DQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
    SLICE_X35Y133.AX     net (fanout=4)        6.353   SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
    SLICE_X35Y133.CLK    Tdick                 0.063   SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    -------------------------------------------------  ---------------------------
    Total                                      6.824ns (0.471ns logic, 6.353ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN (SLICE_X88Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.809 - 0.786)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1 to SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.BQ     Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
    SLICE_X88Y37.AX      net (fanout=12)       6.133   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn<1>
    SLICE_X88Y37.CLK     Tdick                 0.136   ETH_TX_EN_OBUF
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (0.527ns logic, 6.133ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2 (SLICE_X60Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2 to SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y105.CQ     Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
    SLICE_X60Y105.C5     net (fanout=1)        0.060   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<2>
    SLICE_X60Y105.CLK    Tah         (-Th)    -0.121   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<2>_rt
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM (RAMB16_X4Y32.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.100 - 0.087)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1 to SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y68.BQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1
    RAMB16_X4Y32.ADDRB4  net (fanout=5)        0.264   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<1>
    RAMB16_X4Y32.CLKB    Trckc_ADDRB (-Th)     0.066   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.134ns logic, 0.264ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM (RAMB16_X4Y32.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.100 - 0.087)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3 to SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y68.DQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3
    RAMB16_X4Y32.ADDRB6  net (fanout=5)        0.264   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<3>
    RAMB16_X4Y32.CLKB    Trckc_ADDRB (-Th)     0.066   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.134ns logic, 0.264ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X5Y32.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X4Y32.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X3Y64.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.141ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X17Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      -0.236ns (1.612 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X17Y120.SR     net (fanout=892)      2.830   rst_sync
    SLICE_X17Y120.CLK    Trck                  0.313   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (0.704ns logic, 2.830ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X17Y120.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y120.DQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X17Y120.D6     net (fanout=2)        0.128   int_clk_33m_90
    SLICE_X17Y120.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.713ns logic, 0.128ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X17Y120.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y120.DQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X17Y120.D6     net (fanout=2)        0.026   int_clk_33m_90
    SLICE_X17Y120.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X17Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.976 - 0.787)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X17Y120.SR     net (fanout=892)      1.699   rst_sync
    SLICE_X17Y120.CLK    Tremck      (-Th)    -0.150   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.348ns logic, 1.699ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140907 paths analyzed, 27796 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.337ns.
--------------------------------------------------------------------------------

Paths for end point rbcp_reg/regX91Data_4 (SLICE_X32Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regWd_4 (FF)
  Destination:          rbcp_reg/regX91Data_4 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.188ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.820 - 0.854)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regWd_4 to rbcp_reg/regX91Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.AQ      Tcko                  0.447   rbcp_reg/regWd<7>
                                                       rbcp_reg/regWd_4
    SLICE_X32Y132.AX     net (fanout=147)      6.655   rbcp_reg/regWd<4>
    SLICE_X32Y132.CLK    Tdick                 0.086   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_4
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (0.533ns logic, 6.655ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point rbcp_reg/muxRegDataA_7 (SLICE_X15Y90.A4), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_0 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.749 - 0.782)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_0 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.AQ      Tcko                  0.408   rbcp_reg/regAddr<0>
                                                       rbcp_reg/regAddr_0
    SLICE_X32Y85.C3      net (fanout=413)      3.072   rbcp_reg/regAddr<0>
    SLICE_X32Y85.BMUX    Topcb                 0.386   rbcp_reg/mux7_8_f8
                                                       rbcp_reg/mux7_111
                                                       rbcp_reg/mux7_10_f7
                                                       rbcp_reg/mux7_8_f8
    SLICE_X15Y90.D5      net (fanout=1)        2.024   rbcp_reg/mux7_8_f8
    SLICE_X15Y90.DMUX    Tilo                  0.313   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/mux7_4
    SLICE_X15Y90.A4      net (fanout=1)        0.663   rbcp_reg/mux7_4
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (1.429ns logic, 5.759ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_0 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.749 - 0.782)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_0 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.AQ      Tcko                  0.408   rbcp_reg/regAddr<0>
                                                       rbcp_reg/regAddr_0
    SLICE_X32Y85.D6      net (fanout=413)      2.866   rbcp_reg/regAddr<0>
    SLICE_X32Y85.BMUX    Topdb                 0.393   rbcp_reg/mux7_8_f8
                                                       rbcp_reg/mux7_12
                                                       rbcp_reg/mux7_10_f7
                                                       rbcp_reg/mux7_8_f8
    SLICE_X15Y90.D5      net (fanout=1)        2.024   rbcp_reg/mux7_8_f8
    SLICE_X15Y90.DMUX    Tilo                  0.313   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/mux7_4
    SLICE_X15Y90.A4      net (fanout=1)        0.663   rbcp_reg/mux7_4
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (1.436ns logic, 5.553ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_1 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.276 - 0.297)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_1 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.BQ      Tcko                  0.408   rbcp_reg/regAddr<1>
                                                       rbcp_reg/regAddr_1
    SLICE_X32Y85.C5      net (fanout=413)      2.884   rbcp_reg/regAddr<1>
    SLICE_X32Y85.BMUX    Topcb                 0.386   rbcp_reg/mux7_8_f8
                                                       rbcp_reg/mux7_111
                                                       rbcp_reg/mux7_10_f7
                                                       rbcp_reg/mux7_8_f8
    SLICE_X15Y90.D5      net (fanout=1)        2.024   rbcp_reg/mux7_8_f8
    SLICE_X15Y90.DMUX    Tilo                  0.313   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/mux7_4
    SLICE_X15Y90.A4      net (fanout=1)        0.663   rbcp_reg/mux7_4
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (1.429ns logic, 5.571ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point rbcp_reg/muxRegDataA_7 (SLICE_X15Y90.A3), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.836 - 0.850)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y132.DQ     Tcko                  0.447   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X18Y96.D6      net (fanout=21)       4.201   rbcp_reg/regX91Data<7>
    SLICE_X18Y96.BMUX    Topdb                 0.366   rbcp_reg/mux7_10_f8
                                                       rbcp_reg/mux7_14
                                                       rbcp_reg/mux7_12_f7
                                                       rbcp_reg/mux7_10_f8
    SLICE_X17Y91.A3      net (fanout=1)        0.780   rbcp_reg/mux7_10_f8
    SLICE_X17Y91.A       Tilo                  0.259   rbcp_reg/mux7_5
                                                       rbcp_reg/mux7_5
    SLICE_X15Y90.A3      net (fanout=1)        0.827   rbcp_reg/mux7_5
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (1.394ns logic, 5.808ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_1 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.276 - 0.297)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_1 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.BQ      Tcko                  0.408   rbcp_reg/regAddr<1>
                                                       rbcp_reg/regAddr_1
    SLICE_X22Y99.C5      net (fanout=413)      3.447   rbcp_reg/regAddr<1>
    SLICE_X22Y99.BMUX    Topcb                 0.371   rbcp_reg/mux7_9_f8
                                                       rbcp_reg/mux7_122
                                                       rbcp_reg/mux7_11_f7
                                                       rbcp_reg/mux7_9_f8
    SLICE_X17Y91.A2      net (fanout=1)        1.550   rbcp_reg/mux7_9_f8
    SLICE_X17Y91.A       Tilo                  0.259   rbcp_reg/mux7_5
                                                       rbcp_reg/mux7_5
    SLICE_X15Y90.A3      net (fanout=1)        0.827   rbcp_reg/mux7_5
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (1.360ns logic, 5.824ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_1 (FF)
  Destination:          rbcp_reg/muxRegDataA_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.276 - 0.297)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_1 to rbcp_reg/muxRegDataA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.BQ      Tcko                  0.408   rbcp_reg/regAddr<1>
                                                       rbcp_reg/regAddr_1
    SLICE_X22Y99.B5      net (fanout=413)      3.281   rbcp_reg/regAddr<1>
    SLICE_X22Y99.BMUX    Topbb                 0.364   rbcp_reg/mux7_9_f8
                                                       rbcp_reg/mux7_121
                                                       rbcp_reg/mux7_10_f7_0
                                                       rbcp_reg/mux7_9_f8
    SLICE_X17Y91.A2      net (fanout=1)        1.550   rbcp_reg/mux7_9_f8
    SLICE_X17Y91.A       Tilo                  0.259   rbcp_reg/mux7_5
                                                       rbcp_reg/mux7_5
    SLICE_X15Y90.A3      net (fanout=1)        0.827   rbcp_reg/mux7_5
    SLICE_X15Y90.CLK     Tas                   0.322   rbcp_reg/muxRegDataA<7>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_518_OUT<7>_inv1
                                                       rbcp_reg/muxRegDataA_7
    -------------------------------------------------  ---------------------------
    Total                                      7.011ns (1.353ns logic, 5.658ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X38Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.992 - 0.804)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.BQ     Tcko                  0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X38Y107.BX     net (fanout=1)        0.194   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X38Y107.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.246ns logic, 0.194ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X38Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.992 - 0.804)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.AQ     Tcko                  0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X38Y107.AX     net (fanout=1)        0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X38Y107.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.246ns logic, 0.198ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X47Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.943 - 0.751)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.BQ      Tcko                  0.200   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X47Y77.DX      net (fanout=1)        0.190   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X47Y77.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X5Y64.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X5Y66.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X5Y32.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126140 paths analyzed, 16901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.944ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (SLICE_X18Y146.B3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.218ns (1.617 - 1.835)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_0 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.408   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_0
    SLICE_X27Y116.A2     net (fanout=2)        1.075   rbcp_reg/regX9BData<0>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X18Y146.B3     net (fanout=24)       3.582   DRS_CALREAD
    SLICE_X18Y146.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.267ns logic, 5.738ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.218ns (1.617 - 1.835)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_1 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.408   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_1
    SLICE_X27Y116.A1     net (fanout=2)        1.073   rbcp_reg/regX9BData<1>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X18Y146.B3     net (fanout=24)       3.582   DRS_CALREAD
    SLICE_X18Y146.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.267ns logic, 5.736ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_4 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.234ns (1.617 - 1.851)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_4 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y110.AQ     Tcko                  0.391   rbcp_reg/regX9BData<7>
                                                       rbcp_reg/regX9BData_4
    SLICE_X27Y116.A5     net (fanout=2)        1.053   rbcp_reg/regX9BData<4>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X18Y146.B3     net (fanout=24)       3.582   DRS_CALREAD
    SLICE_X18Y146.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (1.250ns logic, 5.716ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_CAL_GEN[7].ODDR2_DRS_CAL (OLOGIC_X3Y175.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX99Data_1 (FF)
  Destination:          DRS_CAL_GEN[7].ODDR2_DRS_CAL (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.232ns (2.094 - 1.862)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX99Data_1 to DRS_CAL_GEN[7].ODDR2_DRS_CAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y147.BQ     Tcko                  0.391   rbcp_reg/regX99Data<1>
                                                       rbcp_reg/regX99Data_1
    SLICE_X39Y165.A5     net (fanout=2)        1.269   rbcp_reg/regX99Data<1>
    SLICE_X39Y165.A      Tilo                  0.259   DRS_CLKOUT_ENABLE[1]_INV_89_o
                                                       DRS_CLKOUT_ENABLE[1]_INV_89_o1_INV_0
    OLOGIC_X3Y175.D1     net (fanout=8)        5.025   DRS_CLKOUT_ENABLE[1]_INV_89_o
    OLOGIC_X3Y175.CLK0   Todck                 0.483   drs_cal<7>
                                                       DRS_CAL_GEN[7].ODDR2_DRS_CAL
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (1.133ns logic, 6.294ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0 (SLICE_X22Y149.C1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_0 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.243ns (1.592 - 1.835)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_0 to DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.408   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_0
    SLICE_X27Y116.A2     net (fanout=2)        1.075   rbcp_reg/regX9BData<0>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X22Y149.C1     net (fanout=24)       3.437   DRS_CALREAD
    SLICE_X22Y149.CLK    Tas                   0.412   DRS_READ_GEN[6].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013_G
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (1.338ns logic, 5.593ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_1 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.243ns (1.592 - 1.835)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_1 to DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.408   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_1
    SLICE_X27Y116.A1     net (fanout=2)        1.073   rbcp_reg/regX9BData<1>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X22Y149.C1     net (fanout=24)       3.437   DRS_CALREAD
    SLICE_X22Y149.CLK    Tas                   0.412   DRS_READ_GEN[6].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013_G
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.929ns (1.338ns logic, 5.591ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_4 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.259ns (1.592 - 1.851)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_4 to DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y110.AQ     Tcko                  0.391   rbcp_reg/regX9BData<7>
                                                       rbcp_reg/regX9BData_4
    SLICE_X27Y116.A5     net (fanout=2)        1.053   rbcp_reg/regX9BData<4>
    SLICE_X27Y116.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X30Y123.A1     net (fanout=1)        1.081   N24
    SLICE_X30Y123.A      Tilo                  0.205   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X22Y149.C1     net (fanout=24)       3.437   DRS_CALREAD
    SLICE_X22Y149.CLK    Tas                   0.412   DRS_READ_GEN[6].drs_read_i/drs_rdaddr<0>
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013_G
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n043013
                                                       DRS_READ_GEN[6].drs_read_i/drs_rdaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.321ns logic, 5.571ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_25 (SLICE_X18Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB2Data_1 (FF)
  Destination:          scb/scb_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.983 - 0.795)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB2Data_1 to scb/scb_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.BQ      Tcko                  0.198   rbcp_reg/regXB2Data<3>
                                                       rbcp_reg/regXB2Data_1
    SLICE_X18Y78.A5      net (fanout=2)        0.051   rbcp_reg/regXB2Data<1>
    SLICE_X18Y78.CLK     Tah         (-Th)    -0.190   scb/scb_sr<28>
                                                       scb/_n1641<25>1
                                                       scb/scb_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.388ns logic, 0.051ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (SLICE_X14Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (1.004 - 0.815)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y111.BQ     Tcko                  0.198   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13
    SLICE_X14Y111.AX     net (fanout=1)        0.195   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
    SLICE_X14Y111.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X77Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.940 - 0.749)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y109.AQ     Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X77Y110.AX     net (fanout=1)        0.189   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X77Y110.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y52.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y48.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y48.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.839ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X41Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X41Y183.DX     net (fanout=1)        4.380   adc_ddrout1<7>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.791ns logic, 4.380ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_6 (SLICE_X41Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout1_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q3     Tickq                 0.728   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X41Y183.CX     net (fanout=1)        4.349   adc_ddrout1<6>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.791ns logic, 4.349ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X41Y183.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.728   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X41Y183.BX     net (fanout=1)        4.324   adc_ddrout1<5>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.791ns logic, 4.324ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout0_ir (SLICE_X42Y188.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout0_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.843ns (1.731 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: IDDR2_ADCFCO to adc_fcoddrout0_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q4    Tickq                 0.591   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X42Y188.AX     net (fanout=1)        0.285   adc_fcoddrout0
    SLICE_X42Y188.CLK    Tckdi       (-Th)    -0.048   adc_fcoddrout0_ir
                                                       adc_fcoddrout0_ir
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.639ns logic, 0.285ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      1.548ns (2.955 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y183.AX     net (fanout=1)        0.940   adc_ddrout1<4>
    SLICE_X41Y183.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.733ns logic, 0.940ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X66Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.727ns (1.245 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.420   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X66Y183.CX     net (fanout=1)        0.604   adc_ddrout1<2>
    SLICE_X66Y183.CLK    Tckdi       (-Th)    -0.041   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.461ns logic, 0.604ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<53>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA/CLK
  Location pin: SLICE_X12Y161.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<53>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1/CLK
  Location pin: SLICE_X12Y161.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.209ns.
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X24Y105.A2), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.236 - 0.327)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y107.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A1      net (fanout=1)        1.265   drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X24Y105.A2     net (fanout=15)       2.230   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X24Y105.CLK    Tas                   0.289   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.346ns logic, 4.587ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.236 - 0.321)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A1      net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X4Y109.A4      net (fanout=1)        0.785   drs_sampfreq_TenMreg_5
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X24Y105.A2     net (fanout=15)       2.230   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X24Y105.CLK    Tas                   0.289   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (1.346ns logic, 4.516ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.236 - 0.327)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A4      net (fanout=1)        0.829   drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X24Y105.A2     net (fanout=15)       2.230   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X24Y105.CLK    Tas                   0.289   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (1.402ns logic, 4.151ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_P_6 (SLICE_X2Y105.DX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.314 - 0.327)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y107.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A1      net (fanout=1)        1.265   drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X4Y106.A3      net (fanout=15)       0.682   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X4Y106.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_6_C_6
                                                       mux1411
    SLICE_X2Y105.DX      net (fanout=2)        0.768   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X2Y105.CLK     Tdick                 0.136   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.454ns logic, 3.807ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.314 - 0.321)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A1      net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X4Y109.A4      net (fanout=1)        0.785   drs_sampfreq_TenMreg_5
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X4Y106.A3      net (fanout=15)       0.682   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X4Y106.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_6_C_6
                                                       mux1411
    SLICE_X2Y105.DX      net (fanout=2)        0.768   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X2Y105.CLK     Tdick                 0.136   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (1.454ns logic, 3.736ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.314 - 0.327)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A4      net (fanout=1)        0.829   drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X4Y106.A3      net (fanout=15)       0.682   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X4Y106.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_6_C_6
                                                       mux1411
    SLICE_X2Y105.DX      net (fanout=2)        0.768   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X2Y105.CLK     Tdick                 0.136   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.510ns logic, 3.371ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_C_1 (SLICE_X5Y111.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_sampfreq_TenMreg_1_C_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_sampfreq_TenMreg_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y107.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A1      net (fanout=1)        1.265   drs_sampfreq_TenMreg_4_P_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X5Y110.A2      net (fanout=15)       0.634   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X5Y110.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_P_1
                                                       mux911
    SLICE_X5Y111.AX      net (fanout=2)        0.763   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<1>
    SLICE_X5Y111.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (1.433ns logic, 3.754ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_1_C_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.156 - 0.153)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A1      net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X5Y105.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X4Y109.A4      net (fanout=1)        0.785   drs_sampfreq_TenMreg_5
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X5Y110.A2      net (fanout=15)       0.634   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X5Y110.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_P_1
                                                       mux911
    SLICE_X5Y111.AX      net (fanout=2)        0.763   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<1>
    SLICE_X5Y111.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.433ns logic, 3.683ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_1_C_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A4      net (fanout=1)        0.829   drs_sampfreq_TenMreg_4_C_4
    SLICE_X5Y107.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X4Y109.A3      net (fanout=1)        0.626   drs_sampfreq_TenMreg_4
    SLICE_X4Y109.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X4Y109.C1      net (fanout=4)        0.466   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X4Y109.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X5Y110.A2      net (fanout=15)       0.634   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X5Y110.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_P_1
                                                       mux911
    SLICE_X5Y111.AX      net (fanout=2)        0.763   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<1>
    SLICE_X5Y111.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.489ns logic, 3.318ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X24Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y105.AQ     Tcko                  0.234   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X24Y105.A6     net (fanout=2)        0.023   drs_refclkTenM
    SLICE_X24Y105.CLK    Tah         (-Th)    -0.197   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X40Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_freq_c_29 (FF)
  Destination:          scb/scb_tpext_freq_c_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_freq_c_29 to scb/scb_tpext_freq_c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.234   scb/scb_tpext_freq_c<29>
                                                       scb/scb_tpext_freq_c_29
    SLICE_X40Y90.A6      net (fanout=2)        0.026   scb/scb_tpext_freq_c<29>
    SLICE_X40Y90.CLK     Tah         (-Th)    -0.243   scb/scb_tpext_freq_c<29>
                                                       scb/Mcount_scb_tpext_freq_c_lut<29>
                                                       scb/Mcount_scb_tpext_freq_c_xor<29>
                                                       scb/scb_tpext_freq_c_29
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_6 (SLICE_X30Y93.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_width_c_6 (FF)
  Destination:          scb/scb_tpext_width_c_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_width_c_6 to scb/scb_tpext_width_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y93.BQ      Tcko                  0.200   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_6
    SLICE_X30Y93.B5      net (fanout=2)        0.075   scb/scb_tpext_width_c<6>
    SLICE_X30Y93.CLK     Tah         (-Th)    -0.234   scb/scb_tpext_width_c<8>
                                                       scb/Mcount_scb_tpext_width_c_lut<6>
                                                       scb/Mcount_scb_tpext_width_c_cy<8>
                                                       scb/scb_tpext_width_c_6
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: scb/scb_tpext_width_c<0>/CLK
  Logical resource: scb/scb_tpext_width_c_0/CK
  Location pin: SLICE_X30Y91.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: scb/scb_tpext_width_c<0>/SR
  Logical resource: scb/scb_tpext_width_c_0/SR
  Location pin: SLICE_X30Y91.SR
  Clock network: scb/rst_refclk_and
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.391ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X35Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y96.C3      net (fanout=595)      0.950   rst_read_sync
    SLICE_X34Y96.CMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X35Y96.SR      net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X35Y96.CLK     Trck                  0.302   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.944ns logic, 1.447ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X34Y96.C5      net (fanout=4)        0.588   rbcp_reg/regXCDData<6>
    SLICE_X34Y96.CMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X35Y96.SR      net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X35Y96.CLK     Trck                  0.302   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.944ns logic, 1.085ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X35Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.394ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.105ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y96.C3      net (fanout=595)      0.950   rst_read_sync
    SLICE_X34Y96.C       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X35Y96.CLK     net (fanout=2)        0.559   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.596ns logic, 1.509ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.756ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X34Y96.C5      net (fanout=4)        0.588   rbcp_reg/regXCDData<6>
    SLICE_X34Y96.C       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X35Y96.CLK     net (fanout=2)        0.559   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.596ns logic, 1.147ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X35Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X34Y96.C5      net (fanout=4)        0.319   rbcp_reg/regXCDData<6>
    SLICE_X34Y96.CMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X35Y96.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X35Y96.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.546ns logic, 0.615ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y96.C3      net (fanout=595)      0.574   rst_read_sync
    SLICE_X34Y96.CMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X35Y96.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X35Y96.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.546ns logic, 0.870ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X35Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.863ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X34Y96.C5      net (fanout=4)        0.319   rbcp_reg/regXCDData<6>
    SLICE_X34Y96.C       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X35Y96.CLK     net (fanout=2)        0.204   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.340ns logic, 0.523ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X35Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y96.C3      net (fanout=595)      0.574   rst_read_sync
    SLICE_X34Y96.C       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X35Y96.CLK     net (fanout=2)        0.204   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.340ns logic, 0.778ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.140ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y94.C2      net (fanout=595)      1.360   rst_read_sync
    SLICE_X36Y94.CMUX    Tilo                  0.261   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X37Y94.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X37Y94.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.932ns logic, 2.208ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X36Y94.C5      net (fanout=4)        0.636   rbcp_reg/regXCDData<3>
    SLICE_X36Y94.CMUX    Tilo                  0.261   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X37Y94.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X37Y94.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.932ns logic, 1.484ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.070ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y94.C2      net (fanout=595)      1.360   rst_read_sync
    SLICE_X36Y94.C       Tilo                  0.204   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X37Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.595ns logic, 1.834ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.794ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X36Y94.C5      net (fanout=4)        0.636   rbcp_reg/regXCDData<3>
    SLICE_X36Y94.C       Tilo                  0.204   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X37Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.595ns logic, 1.110ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X36Y94.C5      net (fanout=4)        0.326   rbcp_reg/regXCDData<3>
    SLICE_X36Y94.CMUX    Tilo                  0.191   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X37Y94.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X37Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.544ns logic, 0.762ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y94.C2      net (fanout=595)      0.858   rst_read_sync
    SLICE_X36Y94.CMUX    Tilo                  0.191   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X37Y94.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X37Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.544ns logic, 1.294ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.971ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      0.971ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X36Y94.C5      net (fanout=4)        0.326   rbcp_reg/regXCDData<3>
    SLICE_X36Y94.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X37Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.354ns logic, 0.617ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X37Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.503ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y94.C2      net (fanout=595)      0.858   rst_read_sync
    SLICE_X36Y94.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X37Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.354ns logic, 1.149ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.614ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X37Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X35Y95.C1      net (fanout=595)      1.135   rst_read_sync
    SLICE_X35Y95.CMUX    Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X37Y95.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X37Y95.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.984ns logic, 1.630ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X35Y95.C4      net (fanout=4)        0.505   rbcp_reg/regXCDData<5>
    SLICE_X35Y95.CMUX    Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X37Y95.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X37Y95.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.984ns logic, 1.000ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X37Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.221ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X35Y95.C1      net (fanout=595)      1.135   rst_read_sync
    SLICE_X35Y95.C       Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X37Y95.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.650ns logic, 1.628ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.851ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X35Y95.C4      net (fanout=4)        0.505   rbcp_reg/regXCDData<5>
    SLICE_X35Y95.C       Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X37Y95.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.650ns logic, 0.998ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X37Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X35Y95.C4      net (fanout=4)        0.224   rbcp_reg/regXCDData<5>
    SLICE_X35Y95.CMUX    Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X37Y95.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X37Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.556ns logic, 0.497ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X35Y95.C1      net (fanout=595)      0.711   rst_read_sync
    SLICE_X35Y95.CMUX    Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X37Y95.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X37Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.556ns logic, 0.984ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X37Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.847ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X35Y95.C4      net (fanout=4)        0.224   rbcp_reg/regXCDData<5>
    SLICE_X35Y95.C       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X37Y95.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.354ns logic, 0.493ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X37Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.334ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X35Y95.C1      net (fanout=595)      0.711   rst_read_sync
    SLICE_X35Y95.C       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X37Y95.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.354ns logic, 0.980ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.952ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X39Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y95.B3      net (fanout=595)      1.504   rst_read_sync
    SLICE_X38Y95.BMUX    Tilo                  0.251   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X39Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X39Y96.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.922ns logic, 2.030ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X38Y95.B2      net (fanout=4)        0.879   rbcp_reg/regXCDData<4>
    SLICE_X38Y95.BMUX    Tilo                  0.251   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X39Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X39Y96.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.922ns logic, 1.405ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X39Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.859ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.640ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y95.B3      net (fanout=595)      1.504   rst_read_sync
    SLICE_X38Y95.B       Tilo                  0.205   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X39Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.596ns logic, 2.044ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.484ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.015ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X38Y95.B2      net (fanout=4)        0.879   rbcp_reg/regXCDData<4>
    SLICE_X38Y95.B       Tilo                  0.205   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X39Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.596ns logic, 1.419ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X39Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X38Y95.B2      net (fanout=4)        0.514   rbcp_reg/regXCDData<4>
    SLICE_X38Y95.BMUX    Tilo                  0.183   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X39Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X39Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.536ns logic, 0.813ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y95.B3      net (fanout=595)      0.913   rst_read_sync
    SLICE_X38Y95.BMUX    Tilo                  0.183   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X39Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X39Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.536ns logic, 1.212ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X39Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.131ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.131ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X38Y95.B2      net (fanout=4)        0.514   rbcp_reg/regXCDData<4>
    SLICE_X38Y95.B       Tilo                  0.142   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X39Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.340ns logic, 0.791ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X39Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.530ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y95.B3      net (fanout=595)      0.913   rst_read_sync
    SLICE_X38Y95.B       Tilo                  0.142   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X39Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.340ns logic, 1.190ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.883ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X43Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y95.C2      net (fanout=595)      1.650   rst_read_sync
    SLICE_X42Y95.CMUX    Tilo                  0.251   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X43Y95.SR      net (fanout=2)        1.311   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X43Y95.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.922ns logic, 2.961ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X42Y95.C4      net (fanout=4)        0.897   rbcp_reg/regXCDData<0>
    SLICE_X42Y95.CMUX    Tilo                  0.251   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X43Y95.SR      net (fanout=2)        1.311   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X43Y95.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.922ns logic, 2.208ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X43Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.779ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y95.C2      net (fanout=595)      1.650   rst_read_sync
    SLICE_X42Y95.C       Tilo                  0.205   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X43Y95.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.596ns logic, 2.124ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.532ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X42Y95.C4      net (fanout=4)        0.897   rbcp_reg/regXCDData<0>
    SLICE_X42Y95.C       Tilo                  0.205   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X43Y95.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.596ns logic, 1.371ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X43Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X42Y95.C4      net (fanout=4)        0.458   rbcp_reg/regXCDData<0>
    SLICE_X42Y95.CMUX    Tilo                  0.183   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X43Y95.SR      net (fanout=2)        0.899   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X43Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.536ns logic, 1.357ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y95.C2      net (fanout=595)      0.994   rst_read_sync
    SLICE_X42Y95.CMUX    Tilo                  0.183   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X43Y95.SR      net (fanout=2)        0.899   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X43Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.536ns logic, 1.893ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X43Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.089ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X42Y95.C4      net (fanout=4)        0.458   rbcp_reg/regXCDData<0>
    SLICE_X42Y95.C       Tilo                  0.142   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X43Y95.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.340ns logic, 0.749ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X43Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.625ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y95.C2      net (fanout=595)      0.994   rst_read_sync
    SLICE_X42Y95.C       Tilo                  0.142   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X43Y95.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.340ns logic, 1.285ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.186ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X40Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y96.C1      net (fanout=595)      1.387   rst_read_sync
    SLICE_X41Y96.CMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.880   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X40Y96.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.919ns logic, 2.267ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X41Y96.C5      net (fanout=4)        0.583   rbcp_reg/regXCDData<2>
    SLICE_X41Y96.CMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.880   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X40Y96.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.919ns logic, 1.463ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.155ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y96.C1      net (fanout=595)      1.387   rst_read_sync
    SLICE_X41Y96.C       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.650ns logic, 1.694ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.959ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X41Y96.C5      net (fanout=4)        0.583   rbcp_reg/regXCDData<2>
    SLICE_X41Y96.C       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.650ns logic, 0.890ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X40Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X41Y96.C5      net (fanout=4)        0.317   rbcp_reg/regXCDData<2>
    SLICE_X41Y96.CMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.488   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X40Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.486ns logic, 0.805ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y96.C1      net (fanout=595)      0.835   rst_read_sync
    SLICE_X41Y96.CMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.488   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X40Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.486ns logic, 1.323ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.833ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X41Y96.C5      net (fanout=4)        0.317   rbcp_reg/regXCDData<2>
    SLICE_X41Y96.C       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.354ns logic, 0.479ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.351ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X41Y96.C1      net (fanout=595)      0.835   rst_read_sync
    SLICE_X41Y96.C       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.354ns logic, 0.997ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.532ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X42Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.967ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.532ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y93.A3      net (fanout=595)      1.765   rst_read_sync
    SLICE_X43Y93.A       Tilo                  0.259   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X42Y93.CLK     net (fanout=2)        1.117   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (0.650ns logic, 2.882ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.323ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.176ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X43Y93.A5      net (fanout=4)        0.409   rbcp_reg/regXCDData<1>
    SLICE_X43Y93.A       Tilo                  0.259   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X42Y93.CLK     net (fanout=2)        1.117   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.650ns logic, 1.526ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X42Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y93.A3      net (fanout=595)      1.765   rst_read_sync
    SLICE_X43Y93.AMUX    Tilo                  0.313   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X42Y93.SR      net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X42Y93.CLK     Trck                  0.193   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.897ns logic, 2.242ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X43Y93.A5      net (fanout=4)        0.409   rbcp_reg/regXCDData<1>
    SLICE_X43Y93.AMUX    Tilo                  0.313   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X42Y93.SR      net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X42Y93.CLK     Trck                  0.193   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.897ns logic, 0.886ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X42Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X43Y93.A5      net (fanout=4)        0.217   rbcp_reg/regXCDData<1>
    SLICE_X43Y93.AMUX    Tilo                  0.203   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X42Y93.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X42Y93.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.484ns logic, 0.513ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y93.A3      net (fanout=595)      1.049   rst_read_sync
    SLICE_X43Y93.AMUX    Tilo                  0.203   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X42Y93.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X42Y93.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.484ns logic, 1.345ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X42Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.361ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.361ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y92.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X43Y93.A5      net (fanout=4)        0.217   rbcp_reg/regXCDData<1>
    SLICE_X43Y93.A       Tilo                  0.156   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X42Y93.CLK     net (fanout=2)        0.790   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.354ns logic, 1.007ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X42Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.193ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      2.193ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y93.A3      net (fanout=595)      1.049   rst_read_sync
    SLICE_X43Y93.A       Tilo                  0.156   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X42Y93.CLK     net (fanout=2)        0.790   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.354ns logic, 1.839ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.934ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X41Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y93.A3      net (fanout=595)      1.491   rst_read_sync
    SLICE_X38Y93.AMUX    Tilo                  0.251   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X41Y93.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.922ns logic, 2.012ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X38Y93.A2      net (fanout=4)        0.802   rbcp_reg/regXCEData<5>
    SLICE_X38Y93.AMUX    Tilo                  0.251   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X41Y93.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.922ns logic, 1.323ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.780ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y93.A3      net (fanout=595)      1.491   rst_read_sync
    SLICE_X38Y93.A       Tilo                  0.205   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.632   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.596ns logic, 2.123ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.469ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X38Y93.A2      net (fanout=4)        0.802   rbcp_reg/regXCEData<5>
    SLICE_X38Y93.A       Tilo                  0.205   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.632   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.596ns logic, 1.434ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X41Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X38Y93.A2      net (fanout=4)        0.488   rbcp_reg/regXCEData<5>
    SLICE_X38Y93.AMUX    Tilo                  0.183   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X41Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.536ns logic, 0.767ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y93.A3      net (fanout=595)      0.913   rst_read_sync
    SLICE_X38Y93.AMUX    Tilo                  0.183   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X41Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.536ns logic, 1.192ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.145ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X38Y93.A2      net (fanout=4)        0.488   rbcp_reg/regXCEData<5>
    SLICE_X38Y93.A       Tilo                  0.142   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.317   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.340ns logic, 0.805ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.570ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.570ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y93.A3      net (fanout=595)      0.913   rst_read_sync
    SLICE_X38Y93.A       Tilo                  0.142   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.317   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.340ns logic, 1.230ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.729ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X41Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y94.C2      net (fanout=595)      1.850   rst_read_sync
    SLICE_X40Y94.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X41Y94.SR      net (fanout=2)        0.947   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X41Y94.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.932ns logic, 2.797ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X40Y94.C3      net (fanout=4)        1.112   rbcp_reg/regXCEData<7>
    SLICE_X40Y94.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X41Y94.SR      net (fanout=2)        0.947   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X41Y94.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.932ns logic, 2.059ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X41Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.580ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y94.C2      net (fanout=595)      1.850   rst_read_sync
    SLICE_X40Y94.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X41Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.595ns logic, 2.324ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.318ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X40Y94.C3      net (fanout=4)        1.112   rbcp_reg/regXCEData<7>
    SLICE_X40Y94.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X41Y94.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.595ns logic, 1.586ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X41Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X40Y94.C3      net (fanout=4)        0.652   rbcp_reg/regXCEData<7>
    SLICE_X40Y94.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X41Y94.SR      net (fanout=2)        0.511   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X41Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.544ns logic, 1.163ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y94.C2      net (fanout=595)      1.144   rst_read_sync
    SLICE_X40Y94.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X41Y94.SR      net (fanout=2)        0.511   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X41Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.544ns logic, 1.655ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X41Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.297ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X40Y94.C3      net (fanout=4)        0.652   rbcp_reg/regXCEData<7>
    SLICE_X40Y94.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X41Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.354ns logic, 0.943ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X41Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.789ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.789ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X40Y94.C2      net (fanout=595)      1.144   rst_read_sync
    SLICE_X40Y94.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X41Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.354ns logic, 1.435ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.725ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X46Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y93.B2      net (fanout=595)      2.322   rst_read_sync
    SLICE_X44Y93.BMUX    Tilo                  0.261   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X46Y93.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X46Y93.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.882ns logic, 2.843ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X44Y93.B4      net (fanout=4)        1.129   rbcp_reg/regXCEData<6>
    SLICE_X44Y93.BMUX    Tilo                  0.261   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X46Y93.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X46Y93.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.882ns logic, 1.650ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X46Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.090ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y93.B2      net (fanout=595)      2.322   rst_read_sync
    SLICE_X44Y93.B       Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X46Y93.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.594ns logic, 2.815ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.283ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X44Y93.B4      net (fanout=4)        1.129   rbcp_reg/regXCEData<6>
    SLICE_X44Y93.B       Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X46Y93.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.594ns logic, 1.622ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X46Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X44Y93.B4      net (fanout=4)        0.736   rbcp_reg/regXCEData<6>
    SLICE_X44Y93.BMUX    Tilo                  0.191   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X46Y93.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X46Y93.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.496ns logic, 1.015ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y93.B2      net (fanout=595)      1.436   rst_read_sync
    SLICE_X44Y93.BMUX    Tilo                  0.191   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X46Y93.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X46Y93.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.496ns logic, 1.715ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X46Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.359ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X44Y93.B4      net (fanout=4)        0.736   rbcp_reg/regXCEData<6>
    SLICE_X44Y93.B       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X46Y93.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.354ns logic, 1.005ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X46Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.059ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y93.B2      net (fanout=595)      1.436   rst_read_sync
    SLICE_X44Y93.B       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X46Y93.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.354ns logic, 1.705ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.957ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X40Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.542ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y91.A3      net (fanout=595)      1.968   rst_read_sync
    SLICE_X42Y91.A       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X40Y92.CLK     net (fanout=2)        1.393   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.596ns logic, 3.361ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.486ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X42Y91.A1      net (fanout=4)        1.024   rbcp_reg/regXCEData<4>
    SLICE_X42Y91.A       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X40Y92.CLK     net (fanout=2)        1.393   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.596ns logic, 2.417ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X40Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y91.A3      net (fanout=595)      1.968   rst_read_sync
    SLICE_X42Y91.AMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X40Y92.SR      net (fanout=2)        0.681   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X40Y92.CLK     Trck                  0.215   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.857ns logic, 2.649ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X42Y91.A1      net (fanout=4)        1.024   rbcp_reg/regXCEData<4>
    SLICE_X42Y91.AMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X40Y92.SR      net (fanout=2)        0.681   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X40Y92.CLK     Trck                  0.215   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.857ns logic, 1.705ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X40Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X42Y91.A1      net (fanout=4)        0.603   rbcp_reg/regXCEData<4>
    SLICE_X42Y91.AMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X40Y92.SR      net (fanout=2)        0.375   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X40Y92.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.466ns logic, 0.978ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y91.A3      net (fanout=595)      1.160   rst_read_sync
    SLICE_X42Y91.AMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X40Y92.SR      net (fanout=2)        0.375   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X40Y92.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.466ns logic, 1.535ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X40Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.918ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X42Y91.A1      net (fanout=4)        0.603   rbcp_reg/regXCEData<4>
    SLICE_X42Y91.A       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X40Y92.CLK     net (fanout=2)        0.975   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.340ns logic, 1.578ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X40Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.475ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      2.475ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X42Y91.A3      net (fanout=595)      1.160   rst_read_sync
    SLICE_X42Y91.A       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X40Y92.CLK     net (fanout=2)        0.975   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.340ns logic, 2.135ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.576ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X39Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y92.C2      net (fanout=595)      1.806   rst_read_sync
    SLICE_X38Y92.CMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X39Y92.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (0.922ns logic, 2.654ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X38Y92.C4      net (fanout=4)        0.778   rbcp_reg/regXCEData<3>
    SLICE_X38Y92.CMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X39Y92.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.939ns logic, 1.626ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.623ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y92.C2      net (fanout=595)      1.806   rst_read_sync
    SLICE_X38Y92.C       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.596ns logic, 2.280ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.634ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X38Y92.C4      net (fanout=4)        0.778   rbcp_reg/regXCEData<3>
    SLICE_X38Y92.C       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.613ns logic, 1.252ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X39Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X38Y92.C4      net (fanout=4)        0.377   rbcp_reg/regXCEData<3>
    SLICE_X38Y92.CMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X39Y92.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.538ns logic, 0.813ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.077ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y92.C2      net (fanout=595)      1.105   rst_read_sync
    SLICE_X38Y92.CMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X39Y92.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.536ns logic, 1.541ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.010ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.010ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X38Y92.C4      net (fanout=4)        0.377   rbcp_reg/regXCEData<3>
    SLICE_X38Y92.C       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.342ns logic, 0.668ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.736ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y92.C2      net (fanout=595)      1.105   rst_read_sync
    SLICE_X38Y92.C       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.340ns logic, 1.396ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.529ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X45Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y89.C2      net (fanout=595)      2.749   rst_read_sync
    SLICE_X44Y89.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X45Y89.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X45Y89.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.932ns logic, 3.597ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X44Y89.C4      net (fanout=4)        0.678   rbcp_reg/regXCEData<2>
    SLICE_X44Y89.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X45Y89.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X45Y89.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.949ns logic, 1.526ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X45Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.681ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y89.C2      net (fanout=595)      2.749   rst_read_sync
    SLICE_X44Y89.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X45Y89.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (0.595ns logic, 3.223ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.735ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X44Y89.C4      net (fanout=4)        0.678   rbcp_reg/regXCEData<2>
    SLICE_X44Y89.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X45Y89.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.612ns logic, 1.152ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X45Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X44Y89.C4      net (fanout=4)        0.469   rbcp_reg/regXCEData<2>
    SLICE_X44Y89.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X45Y89.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X45Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.546ns logic, 0.905ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y89.C2      net (fanout=595)      1.742   rst_read_sync
    SLICE_X44Y89.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X45Y89.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X45Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.544ns logic, 2.178ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X45Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.116ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X44Y89.C4      net (fanout=4)        0.469   rbcp_reg/regXCEData<2>
    SLICE_X44Y89.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X45Y89.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.356ns logic, 0.760ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X45Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.387ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X44Y89.C2      net (fanout=595)      1.742   rst_read_sync
    SLICE_X44Y89.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X45Y89.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.354ns logic, 2.033ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.759ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X46Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y92.C3      net (fanout=595)      2.392   rst_read_sync
    SLICE_X46Y92.CMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X46Y91.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X46Y91.CLK     Trck                  0.230   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (0.872ns logic, 2.887ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X46Y92.C4      net (fanout=4)        0.897   rbcp_reg/regXCEData<1>
    SLICE_X46Y92.CMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X46Y91.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X46Y91.CLK     Trck                  0.230   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (0.889ns logic, 1.392ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X46Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.043ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.456ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y92.C3      net (fanout=595)      2.392   rst_read_sync
    SLICE_X46Y92.C       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X46Y91.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.596ns logic, 2.860ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.521ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X46Y92.C4      net (fanout=4)        0.897   rbcp_reg/regXCEData<1>
    SLICE_X46Y92.C       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X46Y91.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.613ns logic, 1.365ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X46Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X46Y92.C4      net (fanout=4)        0.496   rbcp_reg/regXCEData<1>
    SLICE_X46Y92.CMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X46Y91.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X46Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.490ns logic, 0.764ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y92.C3      net (fanout=595)      1.517   rst_read_sync
    SLICE_X46Y92.CMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X46Y91.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X46Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.488ns logic, 1.785ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X46Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.097ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X46Y92.C4      net (fanout=4)        0.496   rbcp_reg/regXCEData<1>
    SLICE_X46Y92.C       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X46Y91.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.342ns logic, 0.755ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X46Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.116ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y92.C3      net (fanout=595)      1.517   rst_read_sync
    SLICE_X46Y92.C       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X46Y91.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.340ns logic, 1.776ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.980ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X0Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X0Y107.A3      net (fanout=892)      3.799   rst_sync
    SLICE_X0Y107.AMUX    Tilo                  0.261   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X0Y108.SR      net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X0Y108.CLK     Trck                  0.215   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (0.867ns logic, 4.113ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X0Y107.A4      net (fanout=5)        1.340   rbcp_reg/regX94Data<7>
    SLICE_X0Y107.AMUX    Tilo                  0.261   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X0Y108.SR      net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X0Y108.CLK     Trck                  0.215   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.923ns logic, 1.654ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X0Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.140ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X0Y107.A3      net (fanout=892)      3.799   rst_sync
    SLICE_X0Y107.A       Tilo                  0.203   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X0Y108.CLK     net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.594ns logic, 4.266ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.543ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X0Y107.A4      net (fanout=5)        1.340   rbcp_reg/regX94Data<7>
    SLICE_X0Y107.A       Tilo                  0.203   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X0Y108.CLK     net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.650ns logic, 1.807ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X0Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X0Y107.A4      net (fanout=5)        0.795   rbcp_reg/regX94Data<7>
    SLICE_X0Y107.AMUX    Tilo                  0.191   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X0Y108.SR      net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X0Y108.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.510ns logic, 0.919ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X0Y107.A3      net (fanout=892)      2.364   rst_sync
    SLICE_X0Y107.AMUX    Tilo                  0.191   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X0Y108.SR      net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X0Y108.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.474ns logic, 2.488ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X0Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.443ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X0Y107.A4      net (fanout=5)        0.795   rbcp_reg/regX94Data<7>
    SLICE_X0Y107.A       Tilo                  0.156   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X0Y108.CLK     net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.390ns logic, 1.053ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X0Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.976ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      2.976ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X0Y107.A3      net (fanout=892)      2.364   rst_sync
    SLICE_X0Y107.A       Tilo                  0.156   drs_sampfreq_reg_7_P_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X0Y108.CLK     net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.354ns logic, 2.622ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.266ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X1Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X0Y106.C3      net (fanout=892)      3.587   rst_sync
    SLICE_X0Y106.CMUX    Tilo                  0.261   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X1Y106.SR      net (fanout=2)        0.747   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X1Y106.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (0.932ns logic, 4.334ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X0Y106.C4      net (fanout=5)        1.567   rbcp_reg/regX94Data<6>
    SLICE_X0Y106.CMUX    Tilo                  0.261   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X1Y106.SR      net (fanout=2)        0.747   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X1Y106.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (0.988ns logic, 2.314ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X1Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.862ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X0Y106.C3      net (fanout=892)      3.587   rst_sync
    SLICE_X0Y106.C       Tilo                  0.204   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X1Y106.CLK     net (fanout=2)        0.956   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (0.595ns logic, 4.543ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.826ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X0Y106.C4      net (fanout=5)        1.567   rbcp_reg/regX94Data<6>
    SLICE_X0Y106.C       Tilo                  0.204   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X1Y106.CLK     net (fanout=2)        0.956   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.651ns logic, 2.523ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X1Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X0Y106.C4      net (fanout=5)        0.995   rbcp_reg/regX94Data<6>
    SLICE_X0Y106.CMUX    Tilo                  0.191   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X1Y106.SR      net (fanout=2)        0.420   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X1Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.580ns logic, 1.415ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X0Y106.C3      net (fanout=892)      2.257   rst_sync
    SLICE_X0Y106.CMUX    Tilo                  0.191   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X1Y106.SR      net (fanout=2)        0.420   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X1Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.544ns logic, 2.677ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X1Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.887ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X0Y106.C4      net (fanout=5)        0.995   rbcp_reg/regX94Data<6>
    SLICE_X0Y106.C       Tilo                  0.156   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X1Y106.CLK     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.390ns logic, 1.497ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X1Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.113ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X0Y106.C3      net (fanout=892)      2.257   rst_sync
    SLICE_X0Y106.C       Tilo                  0.156   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X1Y106.CLK     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (0.354ns logic, 2.759ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.490ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X2Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X1Y111.C5      net (fanout=892)      4.061   rst_sync
    SLICE_X1Y111.CMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X2Y111.SR      net (fanout=2)        0.495   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X2Y111.CLK     Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (0.934ns logic, 4.556ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X1Y111.C3      net (fanout=5)        1.739   rbcp_reg/regX94Data<3>
    SLICE_X1Y111.CMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X2Y111.SR      net (fanout=2)        0.495   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X2Y111.CLK     Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.934ns logic, 2.234ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X2Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.797ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X1Y111.C5      net (fanout=892)      4.061   rst_sync
    SLICE_X1Y111.C       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X2Y111.CLK     net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (0.650ns logic, 4.553ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.119ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X1Y111.C3      net (fanout=5)        1.739   rbcp_reg/regX94Data<3>
    SLICE_X1Y111.C       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X2Y111.CLK     net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.650ns logic, 2.231ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X2Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X1Y111.C3      net (fanout=5)        1.091   rbcp_reg/regX94Data<3>
    SLICE_X1Y111.CMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X2Y111.SR      net (fanout=2)        0.273   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X2Y111.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.508ns logic, 1.364ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X1Y111.C5      net (fanout=892)      2.511   rst_sync
    SLICE_X1Y111.CMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X2Y111.SR      net (fanout=2)        0.273   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X2Y111.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.508ns logic, 2.784ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X2Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.713ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X1Y111.C3      net (fanout=5)        1.091   rbcp_reg/regX94Data<3>
    SLICE_X1Y111.C       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X2Y111.CLK     net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.354ns logic, 1.359ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X2Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.133ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X1Y111.C5      net (fanout=892)      2.511   rst_sync
    SLICE_X1Y111.C       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X2Y111.CLK     net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.354ns logic, 2.779ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.050ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X5Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.050ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X3Y106.B4      net (fanout=892)      3.389   rst_sync
    SLICE_X3Y106.BMUX    Tilo                  0.313   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X5Y106.SR      net (fanout=2)        0.677   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X5Y106.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (0.984ns logic, 4.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X3Y106.B2      net (fanout=5)        1.740   rbcp_reg/regX94Data<5>
    SLICE_X3Y106.BMUX    Tilo                  0.313   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X5Y106.SR      net (fanout=2)        0.677   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X5Y106.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.040ns logic, 2.417ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X5Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.287ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X3Y106.B4      net (fanout=892)      3.389   rst_sync
    SLICE_X3Y106.B       Tilo                  0.259   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X5Y106.CLK     net (fanout=2)        0.674   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (0.650ns logic, 4.063ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.880ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X3Y106.B2      net (fanout=5)        1.740   rbcp_reg/regX94Data<5>
    SLICE_X3Y106.B       Tilo                  0.259   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X5Y106.CLK     net (fanout=2)        0.674   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.706ns logic, 2.414ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X5Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X3Y106.B2      net (fanout=5)        1.119   rbcp_reg/regX94Data<5>
    SLICE_X3Y106.BMUX    Tilo                  0.203   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X5Y106.SR      net (fanout=2)        0.449   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X5Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.592ns logic, 1.568ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X3Y106.B4      net (fanout=892)      2.069   rst_sync
    SLICE_X3Y106.BMUX    Tilo                  0.203   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X5Y106.SR      net (fanout=2)        0.449   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X5Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.556ns logic, 2.518ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X5Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.953ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X3Y106.B2      net (fanout=5)        1.119   rbcp_reg/regX94Data<5>
    SLICE_X3Y106.B       Tilo                  0.156   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X5Y106.CLK     net (fanout=2)        0.444   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.390ns logic, 1.563ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X5Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.867ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.867ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X3Y106.B4      net (fanout=892)      2.069   rst_sync
    SLICE_X3Y106.B       Tilo                  0.156   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X5Y106.CLK     net (fanout=2)        0.444   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (0.354ns logic, 2.513ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.549ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X1Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.451ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X1Y110.A3      net (fanout=892)      3.983   rst_sync
    SLICE_X1Y110.A       Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X1Y110.CLK     net (fanout=2)        0.916   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (0.650ns logic, 4.899ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.974ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.026ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X1Y110.A5      net (fanout=5)        1.404   rbcp_reg/regX94Data<4>
    SLICE_X1Y110.A       Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X1Y110.CLK     net (fanout=2)        0.916   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.706ns logic, 2.320ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X1Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X1Y110.A3      net (fanout=892)      3.983   rst_sync
    SLICE_X1Y110.AMUX    Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X1Y110.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X1Y110.CLK     Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (0.984ns logic, 4.452ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X1Y110.A5      net (fanout=5)        1.404   rbcp_reg/regX94Data<4>
    SLICE_X1Y110.AMUX    Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X1Y110.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X1Y110.CLK     Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.040ns logic, 1.873ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X1Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X1Y110.A5      net (fanout=5)        0.869   rbcp_reg/regX94Data<4>
    SLICE_X1Y110.AMUX    Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X1Y110.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X1Y110.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.592ns logic, 1.157ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X1Y110.A3      net (fanout=892)      2.507   rst_sync
    SLICE_X1Y110.AMUX    Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X1Y110.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X1Y110.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.556ns logic, 2.795ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X1Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.757ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X1Y110.A5      net (fanout=5)        0.869   rbcp_reg/regX94Data<4>
    SLICE_X1Y110.A       Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X1Y110.CLK     net (fanout=2)        0.498   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.390ns logic, 1.367ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X1Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.359ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X1Y110.A3      net (fanout=892)      2.507   rst_sync
    SLICE_X1Y110.A       Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X1Y110.CLK     net (fanout=2)        0.498   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (0.354ns logic, 3.005ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.115ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X1Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X3Y108.B4      net (fanout=892)      3.635   rst_sync
    SLICE_X3Y108.BMUX    Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X1Y108.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X1Y108.CLK     Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.984ns logic, 4.131ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X3Y108.B2      net (fanout=5)        1.419   rbcp_reg/regX94Data<0>
    SLICE_X3Y108.BMUX    Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X1Y108.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X1Y108.CLK     Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.984ns logic, 1.915ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X1Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.404ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X3Y108.B4      net (fanout=892)      3.635   rst_sync
    SLICE_X3Y108.B       Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X1Y108.CLK     net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.650ns logic, 3.946ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.620ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X3Y108.B2      net (fanout=5)        1.419   rbcp_reg/regX94Data<0>
    SLICE_X3Y108.B       Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X1Y108.CLK     net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.650ns logic, 1.730ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X1Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X3Y108.B2      net (fanout=5)        0.906   rbcp_reg/regX94Data<0>
    SLICE_X3Y108.BMUX    Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X1Y108.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X1Y108.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.556ns logic, 1.180ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X3Y108.B4      net (fanout=892)      2.213   rst_sync
    SLICE_X3Y108.BMUX    Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X1Y108.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X1Y108.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.556ns logic, 2.487ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X1Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X3Y108.B2      net (fanout=5)        0.906   rbcp_reg/regX94Data<0>
    SLICE_X3Y108.B       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X1Y108.CLK     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.354ns logic, 1.030ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X1Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.691ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.691ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X3Y108.B4      net (fanout=892)      2.213   rst_sync
    SLICE_X3Y108.B       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X1Y108.CLK     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (0.354ns logic, 2.337ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.449ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X0Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X2Y110.C2      net (fanout=892)      3.911   rst_sync
    SLICE_X2Y110.CMUX    Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X0Y109.SR      net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X0Y109.CLK     Trck                  0.215   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (0.857ns logic, 4.592ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X2Y110.C4      net (fanout=5)        1.572   rbcp_reg/regX94Data<2>
    SLICE_X2Y110.CMUX    Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X0Y109.SR      net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X0Y109.CLK     Trck                  0.215   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.857ns logic, 2.253ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X0Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.976ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X2Y110.C2      net (fanout=892)      3.911   rst_sync
    SLICE_X2Y110.C       Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X0Y109.CLK     net (fanout=2)        0.517   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (0.596ns logic, 4.428ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.315ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X2Y110.C4      net (fanout=5)        1.572   rbcp_reg/regX94Data<2>
    SLICE_X2Y110.C       Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X0Y109.CLK     net (fanout=2)        0.517   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.596ns logic, 2.089ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X0Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X2Y110.C4      net (fanout=5)        0.919   rbcp_reg/regX94Data<2>
    SLICE_X2Y110.CMUX    Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X0Y109.SR      net (fanout=2)        0.375   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X0Y109.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.466ns logic, 1.294ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X2Y110.C2      net (fanout=892)      2.457   rst_sync
    SLICE_X2Y110.CMUX    Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X0Y109.SR      net (fanout=2)        0.375   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X0Y109.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.466ns logic, 2.832ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X0Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.555ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X2Y110.C4      net (fanout=5)        0.919   rbcp_reg/regX94Data<2>
    SLICE_X2Y110.C       Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X0Y109.CLK     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.340ns logic, 1.215ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X0Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.093ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X2Y110.C2      net (fanout=892)      2.457   rst_sync
    SLICE_X2Y110.C       Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X0Y109.CLK     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (0.340ns logic, 2.753ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.638ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X3Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X2Y112.A4      net (fanout=892)      3.938   rst_sync
    SLICE_X2Y112.AMUX    Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X3Y111.SR      net (fanout=2)        0.778   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X3Y111.CLK     Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (0.922ns logic, 4.716ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X2Y112.A2      net (fanout=5)        1.746   rbcp_reg/regX94Data<1>
    SLICE_X2Y112.AMUX    Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X3Y111.SR      net (fanout=2)        0.778   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X3Y111.CLK     Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (0.922ns logic, 2.524ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X3Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.181ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X2Y112.A4      net (fanout=892)      3.938   rst_sync
    SLICE_X2Y112.A       Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X3Y111.CLK     net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.596ns logic, 4.223ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.373ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X2Y112.A2      net (fanout=5)        1.746   rbcp_reg/regX94Data<1>
    SLICE_X2Y112.A       Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X3Y111.CLK     net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.596ns logic, 2.031ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X3Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X2Y112.A2      net (fanout=5)        1.120   rbcp_reg/regX94Data<1>
    SLICE_X2Y112.AMUX    Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X3Y111.SR      net (fanout=2)        0.403   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X3Y111.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.536ns logic, 1.523ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X2Y112.A4      net (fanout=892)      2.445   rst_sync
    SLICE_X2Y112.AMUX    Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X3Y111.SR      net (fanout=2)        0.403   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X3Y111.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.536ns logic, 2.848ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X3Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.573ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X2Y112.A2      net (fanout=5)        1.120   rbcp_reg/regX94Data<1>
    SLICE_X2Y112.A       Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X3Y111.CLK     net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.340ns logic, 1.233ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X3Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.898ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.898ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X2Y112.A4      net (fanout=892)      2.445   rst_sync
    SLICE_X2Y112.A       Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X3Y111.CLK     net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.340ns logic, 2.558ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.337ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X6Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.D4      net (fanout=12)       0.881   rst_refclk
    SLICE_X7Y105.DMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X6Y106.SR      net (fanout=2)        0.522   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X6Y106.CLK     Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.934ns logic, 1.403ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X7Y105.D5      net (fanout=5)        0.722   rbcp_reg/regX94Data<7>
    SLICE_X7Y105.DMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X6Y106.SR      net (fanout=2)        0.522   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X6Y106.CLK     Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.990ns logic, 1.244ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X6Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.836ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.D4      net (fanout=12)       0.881   rst_refclk
    SLICE_X7Y105.D       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X6Y106.CLK     net (fanout=2)        0.633   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.650ns logic, 1.514ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.939ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X7Y105.D5      net (fanout=5)        0.722   rbcp_reg/regX94Data<7>
    SLICE_X7Y105.D       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X6Y106.CLK     net (fanout=2)        0.633   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.706ns logic, 1.355ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X6Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X7Y105.D5      net (fanout=5)        0.390   rbcp_reg/regX94Data<7>
    SLICE_X7Y105.DMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X6Y106.SR      net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X6Y106.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.544ns logic, 0.651ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.D4      net (fanout=12)       0.498   rst_refclk
    SLICE_X7Y105.DMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X6Y106.SR      net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X6Y106.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.508ns logic, 0.759ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X6Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X7Y105.D5      net (fanout=5)        0.390   rbcp_reg/regX94Data<7>
    SLICE_X7Y105.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X6Y106.CLK     net (fanout=2)        0.386   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.390ns logic, 0.776ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X6Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.238ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.D4      net (fanout=12)       0.498   rst_refclk
    SLICE_X7Y105.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X6Y106.CLK     net (fanout=2)        0.386   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.354ns logic, 0.884ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.612ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X6Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y107.A2      net (fanout=12)       1.238   rst_refclk
    SLICE_X6Y107.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X6Y107.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X6Y107.CLK     Trck                  0.230   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.872ns logic, 1.740ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X6Y107.A3      net (fanout=5)        0.941   rbcp_reg/regX94Data<4>
    SLICE_X6Y107.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X6Y107.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X6Y107.CLK     Trck                  0.230   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.928ns logic, 1.443ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X6Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.485ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y107.A2      net (fanout=12)       1.238   rst_refclk
    SLICE_X6Y107.A       Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X6Y107.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.596ns logic, 1.919ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.726ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X6Y107.A3      net (fanout=5)        0.941   rbcp_reg/regX94Data<4>
    SLICE_X6Y107.A       Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X6Y107.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.652ns logic, 1.622ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X6Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X6Y107.A3      net (fanout=5)        0.546   rbcp_reg/regX94Data<4>
    SLICE_X6Y107.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X6Y107.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X6Y107.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.524ns logic, 0.847ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y107.A2      net (fanout=12)       0.748   rst_refclk
    SLICE_X6Y107.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X6Y107.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X6Y107.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.488ns logic, 1.049ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X6Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.276ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X6Y107.A3      net (fanout=5)        0.546   rbcp_reg/regX94Data<4>
    SLICE_X6Y107.A       Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X6Y107.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.376ns logic, 0.900ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X6Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.442ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y107.A2      net (fanout=12)       0.748   rst_refclk
    SLICE_X6Y107.A       Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X6Y107.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.340ns logic, 1.102ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.386ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X4Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.C4      net (fanout=12)       0.941   rst_refclk
    SLICE_X7Y105.CMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X4Y105.SR      net (fanout=2)        0.526   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X4Y105.CLK     Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.919ns logic, 1.467ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y105.C5      net (fanout=5)        0.834   rbcp_reg/regX94Data<6>
    SLICE_X7Y105.CMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X4Y105.SR      net (fanout=2)        0.526   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X4Y105.CLK     Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.975ns logic, 1.360ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X4Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.916ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.C4      net (fanout=12)       0.941   rst_refclk
    SLICE_X7Y105.C       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X4Y105.CLK     net (fanout=2)        0.493   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.650ns logic, 1.434ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.967ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y105.C5      net (fanout=5)        0.834   rbcp_reg/regX94Data<6>
    SLICE_X7Y105.C       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X4Y105.CLK     net (fanout=2)        0.493   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.706ns logic, 1.327ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X4Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.C4      net (fanout=12)       0.484   rst_refclk
    SLICE_X7Y105.CMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X4Y105.SR      net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X4Y105.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.486ns logic, 0.791ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y105.C5      net (fanout=5)        0.495   rbcp_reg/regX94Data<6>
    SLICE_X7Y105.CMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X4Y105.SR      net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X4Y105.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.522ns logic, 0.802ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X4Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.107ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.C4      net (fanout=12)       0.484   rst_refclk
    SLICE_X7Y105.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X4Y105.CLK     net (fanout=2)        0.269   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.354ns logic, 0.753ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X4Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.154ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X7Y105.C5      net (fanout=5)        0.495   rbcp_reg/regX94Data<6>
    SLICE_X7Y105.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X4Y105.CLK     net (fanout=2)        0.269   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.390ns logic, 0.764ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.535ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X7Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.A1      net (fanout=12)       1.081   rst_refclk
    SLICE_X7Y105.AMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X7Y104.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X7Y104.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.984ns logic, 1.551ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X7Y105.A5      net (fanout=5)        0.689   rbcp_reg/regX94Data<5>
    SLICE_X7Y105.AMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X7Y104.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X7Y104.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (1.040ns logic, 1.159ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X7Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.981ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.A1      net (fanout=12)       1.081   rst_refclk
    SLICE_X7Y105.A       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X7Y104.CLK     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.650ns logic, 1.369ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.317ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X7Y105.A5      net (fanout=5)        0.689   rbcp_reg/regX94Data<5>
    SLICE_X7Y105.A       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X7Y104.CLK     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.706ns logic, 0.977ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X7Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X7Y105.A5      net (fanout=5)        0.395   rbcp_reg/regX94Data<5>
    SLICE_X7Y105.AMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X7Y104.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X7Y104.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.592ns logic, 0.658ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.A1      net (fanout=12)       0.644   rst_refclk
    SLICE_X7Y105.AMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X7Y104.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X7Y104.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.556ns logic, 0.907ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X7Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.901ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X7Y105.A5      net (fanout=5)        0.395   rbcp_reg/regX94Data<5>
    SLICE_X7Y105.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X7Y104.CLK     net (fanout=2)        0.116   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.390ns logic, 0.511ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X7Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.114ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.A1      net (fanout=12)       0.644   rst_refclk
    SLICE_X7Y105.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X7Y104.CLK     net (fanout=2)        0.116   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.354ns logic, 0.760ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.698ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X2Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X2Y109.A2      net (fanout=12)       2.329   rst_refclk
    SLICE_X2Y109.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X2Y109.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X2Y109.CLK     Trck                  0.230   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.872ns logic, 2.826ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    96.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X2Y109.A1      net (fanout=5)        1.654   rbcp_reg/regX94Data<3>
    SLICE_X2Y109.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X2Y109.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X2Y109.CLK     Trck                  0.230   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.872ns logic, 2.151ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X2Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.507ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X2Y109.A2      net (fanout=12)       2.329   rst_refclk
    SLICE_X2Y109.A       Tilo                  0.205   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X2Y109.CLK     net (fanout=2)        0.568   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.596ns logic, 2.897ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.182ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X2Y109.A1      net (fanout=5)        1.654   rbcp_reg/regX94Data<3>
    SLICE_X2Y109.A       Tilo                  0.205   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X2Y109.CLK     net (fanout=2)        0.568   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (0.596ns logic, 2.222ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X2Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X2Y109.A1      net (fanout=5)        1.042   rbcp_reg/regX94Data<3>
    SLICE_X2Y109.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X2Y109.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X2Y109.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.488ns logic, 1.338ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X2Y109.A2      net (fanout=12)       1.465   rst_refclk
    SLICE_X2Y109.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X2Y109.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X2Y109.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.488ns logic, 1.761ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X2Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.669ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.669ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X2Y109.A1      net (fanout=5)        1.042   rbcp_reg/regX94Data<3>
    SLICE_X2Y109.A       Tilo                  0.142   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X2Y109.CLK     net (fanout=2)        0.287   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.340ns logic, 1.329ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X2Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.092ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X2Y109.A2      net (fanout=12)       1.465   rst_refclk
    SLICE_X2Y109.A       Tilo                  0.142   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X2Y109.CLK     net (fanout=2)        0.287   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.340ns logic, 1.752ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.150ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X7Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X7Y105.B5      net (fanout=5)        0.696   rbcp_reg/regX94Data<2>
    SLICE_X7Y105.BMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X7Y106.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X7Y106.CLK     Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.984ns logic, 1.166ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.B1      net (fanout=12)       0.449   rst_refclk
    SLICE_X7Y105.BMUX    Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X7Y106.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X7Y106.CLK     Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.984ns logic, 0.919ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X7Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.184ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X7Y105.B5      net (fanout=5)        0.696   rbcp_reg/regX94Data<2>
    SLICE_X7Y105.B       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X7Y106.CLK     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.650ns logic, 1.166ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.431ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.B1      net (fanout=12)       0.449   rst_refclk
    SLICE_X7Y105.B       Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X7Y106.CLK     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.650ns logic, 0.919ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X7Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.B1      net (fanout=12)       0.285   rst_refclk
    SLICE_X7Y105.BMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X7Y106.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X7Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.556ns logic, 0.548ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X7Y105.B5      net (fanout=5)        0.393   rbcp_reg/regX94Data<2>
    SLICE_X7Y105.BMUX    Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X7Y106.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X7Y106.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.556ns logic, 0.656ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X7Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.900ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X7Y105.B1      net (fanout=12)       0.285   rst_refclk
    SLICE_X7Y105.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X7Y106.CLK     net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.354ns logic, 0.546ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X7Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.008ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X7Y105.B5      net (fanout=5)        0.393   rbcp_reg/regX94Data<2>
    SLICE_X7Y105.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X7Y106.CLK     net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.354ns logic, 0.654ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.455ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X6Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X6Y110.A2      net (fanout=5)        1.078   rbcp_reg/regX94Data<1>
    SLICE_X6Y110.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X6Y110.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X6Y110.CLK     Trck                  0.230   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.872ns logic, 1.583ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y110.A4      net (fanout=12)       0.659   rst_refclk
    SLICE_X6Y110.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X6Y110.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X6Y110.CLK     Trck                  0.230   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.872ns logic, 1.164ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X6Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.645ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X6Y110.A2      net (fanout=5)        1.078   rbcp_reg/regX94Data<1>
    SLICE_X6Y110.A       Tilo                  0.205   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X6Y110.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.596ns logic, 1.759ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.064ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y110.A4      net (fanout=12)       0.659   rst_refclk
    SLICE_X6Y110.A       Tilo                  0.205   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X6Y110.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.596ns logic, 1.340ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X6Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y110.A4      net (fanout=12)       0.351   rst_refclk
    SLICE_X6Y110.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X6Y110.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X6Y110.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.488ns logic, 0.655ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.453ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X6Y110.A2      net (fanout=5)        0.661   rbcp_reg/regX94Data<1>
    SLICE_X6Y110.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X6Y110.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X6Y110.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.488ns logic, 0.965ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X6Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.045ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.045ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y110.A4      net (fanout=12)       0.351   rst_refclk
    SLICE_X6Y110.A       Tilo                  0.142   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X6Y110.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.340ns logic, 0.705ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X6Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X6Y110.A2      net (fanout=5)        0.661   rbcp_reg/regX94Data<1>
    SLICE_X6Y110.A       Tilo                  0.142   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X6Y110.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.340ns logic, 1.015ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.777ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X6Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y108.A2      net (fanout=12)       1.408   rst_refclk
    SLICE_X6Y108.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X6Y108.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X6Y108.CLK     Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.872ns logic, 1.905ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X6Y108.A4      net (fanout=5)        0.880   rbcp_reg/regX94Data<0>
    SLICE_X6Y108.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X6Y108.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X6Y108.CLK     Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.872ns logic, 1.377ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X6Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.315ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X6Y108.A2      net (fanout=12)       1.408   rst_refclk
    SLICE_X6Y108.A       Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X6Y108.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.596ns logic, 2.089ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.843ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.157ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X6Y108.A4      net (fanout=5)        0.880   rbcp_reg/regX94Data<0>
    SLICE_X6Y108.A       Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X6Y108.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.596ns logic, 1.561ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X6Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X6Y108.A4      net (fanout=5)        0.503   rbcp_reg/regX94Data<0>
    SLICE_X6Y108.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X6Y108.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X6Y108.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.488ns logic, 0.799ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y108.A2      net (fanout=12)       0.854   rst_refclk
    SLICE_X6Y108.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X6Y108.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X6Y108.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.488ns logic, 1.150ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X6Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.197ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X6Y108.A4      net (fanout=5)        0.503   rbcp_reg/regX94Data<0>
    SLICE_X6Y108.A       Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X6Y108.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.340ns logic, 0.857ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X6Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.548ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.548ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X6Y108.A2      net (fanout=12)       0.854   rst_refclk
    SLICE_X6Y108.A       Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X6Y108.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.340ns logic, 1.208ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.809ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X46Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y90.B3      net (fanout=595)      2.416   rst_read_sync
    SLICE_X45Y90.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X46Y90.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X46Y90.CLK     Trck                  0.193   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.897ns logic, 2.912ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X45Y90.B1      net (fanout=4)        0.888   rbcp_reg/regXCEData<0>
    SLICE_X45Y90.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X46Y90.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X46Y90.CLK     Trck                  0.193   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.914ns logic, 1.384ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X46Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.937ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y90.B3      net (fanout=595)      2.416   rst_read_sync
    SLICE_X45Y90.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X46Y90.CLK     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (0.650ns logic, 2.912ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.448ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X45Y90.B1      net (fanout=4)        0.888   rbcp_reg/regXCEData<0>
    SLICE_X45Y90.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X46Y90.CLK     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.667ns logic, 1.384ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X46Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X45Y90.B1      net (fanout=4)        0.648   rbcp_reg/regXCEData<0>
    SLICE_X45Y90.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X46Y90.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X46Y90.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.486ns logic, 0.922ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y90.B3      net (fanout=595)      1.540   rst_read_sync
    SLICE_X45Y90.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X46Y90.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X46Y90.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.484ns logic, 1.814ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X46Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.276ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X45Y90.B1      net (fanout=4)        0.648   rbcp_reg/regXCEData<0>
    SLICE_X45Y90.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X46Y90.CLK     net (fanout=2)        0.272   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.356ns logic, 0.920ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X46Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.166ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y90.B3      net (fanout=595)      1.540   rst_read_sync
    SLICE_X45Y90.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X46Y90.CLK     net (fanout=2)        0.272   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.354ns logic, 1.812ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.453ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X63Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y117.D4     net (fanout=595)      3.943   rst_read_sync
    SLICE_X63Y117.DMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X63Y116.SR     net (fanout=2)        0.526   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X63Y116.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (0.984ns logic, 4.469ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y119.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y117.D5     net (fanout=4)        1.652   cfifo_progfull
    SLICE_X63Y117.DMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X63Y116.SR     net (fanout=2)        0.526   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X63Y116.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.040ns logic, 2.178ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X63Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.939ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y117.D4     net (fanout=595)      3.943   rst_read_sync
    SLICE_X63Y117.D      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X63Y116.CLK    net (fanout=2)        0.468   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.650ns logic, 4.411ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.174ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y119.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y117.D5     net (fanout=4)        1.652   cfifo_progfull
    SLICE_X63Y117.D      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X63Y116.CLK    net (fanout=2)        0.468   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.706ns logic, 2.120ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X63Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y119.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y117.D5     net (fanout=4)        0.983   cfifo_progfull
    SLICE_X63Y117.DMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X63Y116.SR     net (fanout=2)        0.265   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X63Y116.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.592ns logic, 1.248ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y117.D4     net (fanout=595)      2.436   rst_read_sync
    SLICE_X63Y117.DMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X63Y116.SR     net (fanout=2)        0.265   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X63Y116.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.556ns logic, 2.701ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X63Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.632ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y119.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y117.D5     net (fanout=4)        0.983   cfifo_progfull
    SLICE_X63Y117.D      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X63Y116.CLK    net (fanout=2)        0.259   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.390ns logic, 1.242ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X63Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.049ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y117.D4     net (fanout=595)      2.436   rst_read_sync
    SLICE_X63Y117.D      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X63Y116.CLK    net (fanout=2)        0.259   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.354ns logic, 2.695ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.505ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y111.B4     net (fanout=595)      2.243   rst_read_sync
    SLICE_X48Y111.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X49Y111.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X49Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.932ns logic, 2.573ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y111.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y111.B5     net (fanout=4)        0.431   dfifo_progfull<0>
    SLICE_X48Y111.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X49Y111.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X49Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.988ns logic, 0.761ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.689ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y111.B4     net (fanout=595)      2.243   rst_read_sync
    SLICE_X48Y111.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X49Y111.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.594ns logic, 2.717ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.445ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y111.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y111.B5     net (fanout=4)        0.431   dfifo_progfull<0>
    SLICE_X48Y111.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X49Y111.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.650ns logic, 0.905ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y111.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y111.B5     net (fanout=4)        0.217   dfifo_progfull<0>
    SLICE_X48Y111.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X49Y111.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X49Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.580ns logic, 0.384ns route)
                                                       (60.2% logic, 39.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y111.B4     net (fanout=595)      1.364   rst_read_sync
    SLICE_X48Y111.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X49Y111.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X49Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.544ns logic, 1.531ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.898ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y111.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y111.B5     net (fanout=4)        0.217   dfifo_progfull<0>
    SLICE_X48Y111.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X49Y111.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.390ns logic, 0.508ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.009ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.009ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y111.B4     net (fanout=595)      1.364   rst_read_sync
    SLICE_X48Y111.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X49Y111.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.354ns logic, 1.655ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.421ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X33Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X32Y120.B5     net (fanout=595)      2.159   rst_read_sync
    SLICE_X32Y120.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X33Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X33Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.932ns logic, 2.489ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y119.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X32Y120.B2     net (fanout=4)        1.332   dfifo_progfull<3>
    SLICE_X32Y120.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X33Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X33Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.949ns logic, 1.662ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X33Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.773ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X32Y120.B5     net (fanout=595)      2.159   rst_read_sync
    SLICE_X32Y120.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X33Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.594ns logic, 2.633ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.583ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y119.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X32Y120.B2     net (fanout=4)        1.332   dfifo_progfull<3>
    SLICE_X32Y120.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X33Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.611ns logic, 1.806ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X33Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y119.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X32Y120.B2     net (fanout=4)        0.800   dfifo_progfull<3>
    SLICE_X32Y120.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X33Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X33Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.546ns logic, 0.967ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X32Y120.B5     net (fanout=595)      1.292   rst_read_sync
    SLICE_X32Y120.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X33Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X33Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.544ns logic, 1.459ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X33Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.447ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y119.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X32Y120.B2     net (fanout=4)        0.800   dfifo_progfull<3>
    SLICE_X32Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X33Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.356ns logic, 1.091ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X33Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.937ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X32Y120.B5     net (fanout=595)      1.292   rst_read_sync
    SLICE_X32Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X33Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.354ns logic, 1.583ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.165ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y116.B4     net (fanout=595)      2.802   rst_read_sync
    SLICE_X48Y116.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X48Y115.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X48Y115.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.867ns logic, 3.298ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y116.B5     net (fanout=4)        0.797   dfifo_progfull<1>
    SLICE_X48Y116.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X48Y115.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X48Y115.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.884ns logic, 1.293ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.901ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y116.B4     net (fanout=595)      2.802   rst_read_sync
    SLICE_X48Y116.B      Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X48Y115.CLK    net (fanout=2)        0.703   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (0.594ns logic, 3.505ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.889ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y116.B5     net (fanout=4)        0.797   dfifo_progfull<1>
    SLICE_X48Y116.B      Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X48Y115.CLK    net (fanout=2)        0.703   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.611ns logic, 1.500ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y116.B5     net (fanout=4)        0.452   dfifo_progfull<1>
    SLICE_X48Y116.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X48Y115.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X48Y115.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.476ns logic, 0.721ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y116.B4     net (fanout=595)      1.707   rst_read_sync
    SLICE_X48Y116.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X48Y115.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X48Y115.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.474ns logic, 1.976ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.211ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y116.B5     net (fanout=4)        0.452   dfifo_progfull<1>
    SLICE_X48Y116.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X48Y115.CLK    net (fanout=2)        0.403   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.356ns logic, 0.855ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X48Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.464ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.464ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y116.B4     net (fanout=595)      1.707   rst_read_sync
    SLICE_X48Y116.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X48Y115.CLK    net (fanout=2)        0.403   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.354ns logic, 2.110ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.142ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y115.D3     net (fanout=595)      2.919   rst_read_sync
    SLICE_X47Y115.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X46Y114.SR     net (fanout=2)        0.289   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X46Y114.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.934ns logic, 3.208ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y115.D2     net (fanout=4)        1.378   dfifo_progfull<2>
    SLICE_X47Y115.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X46Y114.SR     net (fanout=2)        0.289   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X46Y114.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.990ns logic, 1.667ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.964ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y115.D3     net (fanout=595)      2.919   rst_read_sync
    SLICE_X47Y115.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X46Y114.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.650ns logic, 3.386ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.449ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y115.D2     net (fanout=4)        1.378   dfifo_progfull<2>
    SLICE_X47Y115.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X46Y114.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (0.706ns logic, 1.845ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y115.D2     net (fanout=4)        0.897   dfifo_progfull<2>
    SLICE_X47Y115.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X46Y114.SR     net (fanout=2)        0.119   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X46Y114.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.544ns logic, 1.016ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y115.D3     net (fanout=595)      1.804   rst_read_sync
    SLICE_X47Y115.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X46Y114.SR     net (fanout=2)        0.119   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X46Y114.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.508ns logic, 1.923ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.545ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y115.D2     net (fanout=4)        0.897   dfifo_progfull<2>
    SLICE_X47Y115.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X46Y114.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.390ns logic, 1.155ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X46Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.416ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y115.D3     net (fanout=595)      1.804   rst_read_sync
    SLICE_X47Y115.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X46Y114.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.354ns logic, 2.062ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.134ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X48Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.866ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y114.A4     net (fanout=595)      2.671   rst_read_sync
    SLICE_X47Y114.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X48Y114.CLK    net (fanout=2)        0.813   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (0.650ns logic, 3.484ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.842ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y122.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y114.A5     net (fanout=4)        1.639   dfifo_progfull<6>
    SLICE_X47Y114.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X48Y114.CLK    net (fanout=2)        0.813   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.706ns logic, 2.452ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X48Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y114.A4     net (fanout=595)      2.671   rst_read_sync
    SLICE_X47Y114.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X48Y114.SR     net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X48Y114.CLK    Trck                  0.215   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (0.919ns logic, 3.166ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y122.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y114.A5     net (fanout=4)        1.639   dfifo_progfull<6>
    SLICE_X47Y114.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X48Y114.SR     net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X48Y114.CLK    Trck                  0.215   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.975ns logic, 2.134ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X48Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y122.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y114.A5     net (fanout=4)        1.063   dfifo_progfull<6>
    SLICE_X47Y114.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X48Y114.SR     net (fanout=2)        0.273   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X48Y114.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.522ns logic, 1.336ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y114.A4     net (fanout=595)      1.630   rst_read_sync
    SLICE_X47Y114.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X48Y114.SR     net (fanout=2)        0.273   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X48Y114.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.486ns logic, 1.903ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X48Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.914ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y122.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y114.A5     net (fanout=4)        1.063   dfifo_progfull<6>
    SLICE_X47Y114.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X48Y114.CLK    net (fanout=2)        0.461   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.390ns logic, 1.524ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X48Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.445ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.445ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y114.A4     net (fanout=595)      1.630   rst_read_sync
    SLICE_X47Y114.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X48Y114.CLK    net (fanout=2)        0.461   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.354ns logic, 2.091ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.651ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X41Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y120.B5     net (fanout=595)      2.171   rst_read_sync
    SLICE_X39Y120.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X41Y120.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X41Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (0.984ns logic, 2.667ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y120.B1     net (fanout=4)        1.201   dfifo_progfull<4>
    SLICE_X39Y120.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X41Y120.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X41Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (1.001ns logic, 1.697ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X41Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.686ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y120.B5     net (fanout=595)      2.171   rst_read_sync
    SLICE_X39Y120.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X41Y120.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.650ns logic, 2.664ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.639ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y120.B1     net (fanout=4)        1.201   dfifo_progfull<4>
    SLICE_X39Y120.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X41Y120.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.667ns logic, 1.694ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X41Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y120.B1     net (fanout=4)        0.780   dfifo_progfull<4>
    SLICE_X39Y120.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X41Y120.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X41Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.558ns logic, 1.054ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.124ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y120.B5     net (fanout=595)      1.294   rst_read_sync
    SLICE_X39Y120.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X41Y120.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X41Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.556ns logic, 1.568ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X41Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.405ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y120.B1     net (fanout=4)        0.780   dfifo_progfull<4>
    SLICE_X39Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X41Y120.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.356ns logic, 1.049ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X41Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.917ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y120.B5     net (fanout=595)      1.294   rst_read_sync
    SLICE_X39Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X41Y120.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.354ns logic, 1.563ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.824ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X50Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y114.B5     net (fanout=595)      2.588   rst_read_sync
    SLICE_X51Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X50Y114.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X50Y114.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (0.934ns logic, 2.890ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.AQ     Tcko                  0.408   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y114.B1     net (fanout=4)        1.480   dfifo_progfull<5>
    SLICE_X51Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X50Y114.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X50Y114.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (0.951ns logic, 1.782ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X50Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.452ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y114.B5     net (fanout=595)      2.588   rst_read_sync
    SLICE_X51Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X50Y114.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.650ns logic, 2.898ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.543ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.AQ     Tcko                  0.408   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y114.B1     net (fanout=4)        1.480   dfifo_progfull<5>
    SLICE_X51Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X50Y114.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.667ns logic, 1.790ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X50Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.AQ     Tcko                  0.200   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y114.B1     net (fanout=4)        0.923   dfifo_progfull<5>
    SLICE_X51Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X50Y114.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X50Y114.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.510ns logic, 1.082ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y114.B5     net (fanout=595)      1.590   rst_read_sync
    SLICE_X51Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X50Y114.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X50Y114.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.508ns logic, 1.749ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X50Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.444ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.AQ     Tcko                  0.200   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y114.B1     net (fanout=4)        0.923   dfifo_progfull<5>
    SLICE_X51Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X50Y114.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.356ns logic, 1.088ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X50Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.109ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y114.B5     net (fanout=595)      1.590   rst_read_sync
    SLICE_X51Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X50Y114.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.354ns logic, 1.755ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.244ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X38Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y118.B5     net (fanout=595)      2.008   rst_read_sync
    SLICE_X39Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X38Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X38Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.934ns logic, 2.310ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y123.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y118.B1     net (fanout=4)        0.834   dfifo_progfull<7>
    SLICE_X39Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X38Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X38Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.951ns logic, 1.136ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X38Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.035ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y118.B5     net (fanout=595)      2.008   rst_read_sync
    SLICE_X39Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X38Y118.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.650ns logic, 2.315ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.192ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y123.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y118.B1     net (fanout=4)        0.834   dfifo_progfull<7>
    SLICE_X39Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X38Y118.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.667ns logic, 1.141ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X38Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y123.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y118.B1     net (fanout=4)        0.504   dfifo_progfull<7>
    SLICE_X39Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X38Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X38Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.510ns logic, 0.663ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.864ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y118.B5     net (fanout=595)      1.197   rst_read_sync
    SLICE_X39Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X38Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X38Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.508ns logic, 1.356ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X38Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.022ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y123.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X39Y118.B1     net (fanout=4)        0.504   dfifo_progfull<7>
    SLICE_X39Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X38Y118.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.356ns logic, 0.666ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X38Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.713ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X39Y118.B5     net (fanout=595)      1.197   rst_read_sync
    SLICE_X39Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X38Y118.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.354ns logic, 1.359ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.970ns|            0|            0|            0|       269413|
| TS_dcm_gmii_clk0              |      8.000ns|      6.934ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     16.141ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.337ns|      4.529ns|            0|            0|       140907|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      2.391ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      3.140ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      2.614ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      2.952ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      3.883ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      3.186ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      3.532ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      2.934ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      3.729ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      3.725ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      3.957ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      3.576ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      4.529ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      3.759ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      3.809ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.944ns|      5.638ns|            0|            0|       126140|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      4.980ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.266ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      5.490ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      5.050ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      5.549ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      5.115ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      5.449ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      5.638ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      5.453ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      3.505ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      3.421ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.165ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.142ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.134ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      3.651ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      3.824ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      3.244ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.839ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.839ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      6.209ns|      3.698ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.337ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.612ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.386ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.535ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      3.698ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      2.150ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      2.455ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      2.777ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.209|         |         |         |
BP_EXTCLK_P    |    6.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.209|         |         |         |
BP_EXTCLK_P    |    6.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.934|         |         |         |
OSC            |    6.934|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.934|         |         |         |
OSC            |   13.602|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 312519 paths, 0 nets, and 52058 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   5.638ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 6 FEB 22:22:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 650 MB



