INSTRUCTION REGISTERS ARGUMENT
x:PC_SEL[1]:MEM_LOAD[1]:WB_SEL[1]:B_SEL[1]:OPCODE[3]:xx:REG_RES[2]:REG_B[2]:REG_A[2]:ARG[8]
0 0         0           0         1        110       00 00         00       00       00000001 ;; load R0, 0x1
0 0         0           0         1        110       00 01         00       00       00000001 ;; load R1, 0x1
0 0         0           0         0        000       00 00         00       01       00000000 ;; add R0, R1, R0
0 0         1           0         0        111       00 00         00       00       00000000 ;; store R0, M[R0]
0 1         0           1         1        111       00 00         00       00       00000010 ;; jump 0x2
