# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/ipshared/3bbb/COMP.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/src/H_comps_DS_COMP_16B_0_0/sim/H_comps_DS_COMP_16B_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/src/H_comps_WidthEQ_0/sim/H_comps_WidthEQ_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/src/H_comps_Width_FPEQ1_0/sim/H_comps_Width_FPEQ1_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/src/H_comps_Width_FP_SyncEQ2_0/sim/H_comps_Width_FP_SyncEQ2_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ipshared/b238/sim/H_comps.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_H_comps_0_0/sim/H_Comps_test_H_comps_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_c_counter_binary_0_0/sim/H_Comps_test_c_counter_binary_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/sim/H_Comps_test.vhd" \
"../../../../VGA_Controller_v2.srcs/sources_1/bd/H_Comps_test/hdl/H_Comps_test_wrapper.vhd" \
"../../../../VGA_Controller_v2.srcs/sources_1/bd/H_Comps_test/hdl/H_Comps_test_TB.vhd" \

# Do not sort compile order
nosort
