#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  7 12:42:28 2024
# Process ID: 11728
# Current directory: F:/Desktop/Vivado_prj/current_cnn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18536 F:\Desktop\Vivado_prj\current_cnn\current_cnn.xpr
# Log file: F:/Desktop/Vivado_prj/current_cnn/vivado.log
# Journal file: F:/Desktop/Vivado_prj/current_cnn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/current_cnn/current_cnn.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0} [current_project]
update_ip_catalog
open_bd_design {F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets conv_0_m_axi_gmem] [get_bd_cells conv_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc_1} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_gmem]
endgroup
regenerate_bd_layout
validate_bd_design
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_conv_0_1] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_conv_0_1_synth_1
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets conv_0_m_axi_gmem] [get_bd_cells conv_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property  ip_repo_paths  f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc_1} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_gmem]
endgroup
regenerate_bd_layout
validate_bd_design
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_conv_0_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_conv_0_0_synth_1
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
