strict digraph "" {
	node [label="\N"];
	"197:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2c21be92d0>",
		fillcolor=turquoise,
		label="197:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"198:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be91d0>",
		fillcolor=springgreen,
		label="198:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"197:BL" -> "198:IF"	 [cond="[]",
		lineno=None];
	"201:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4350>",
		fillcolor=firebrick,
		label="201:NS
AddressMiss <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_196:AL"	 [def_var="['AddressMiss']",
		label="Leaf_196:AL"];
	"201:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"200:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9350>",
		fillcolor=springgreen,
		label="200:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"198:IF" -> "200:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=198];
	"199:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc44d0>",
		fillcolor=firebrick,
		label="199:NS
AddressMiss <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc44d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"198:IF" -> "199:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=198];
	"202:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9790>",
		fillcolor=springgreen,
		label="202:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"203:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9e50>",
		fillcolor=firebrick,
		label="203:NS
AddressMiss <= ~(UnicastOK | BroadcastOK | MulticastOK | PassAll & ControlFrmAddressOK);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"202:IF" -> "203:NS"	 [cond="['ByteCntEq7', 'RxCheckEn']",
		label="(ByteCntEq7 & RxCheckEn)",
		lineno=202];
	"200:IF" -> "201:NS"	 [cond="['ByteCntEq0']",
		label=ByteCntEq0,
		lineno=200];
	"200:IF" -> "202:IF"	 [cond="['ByteCntEq0']",
		label="!(ByteCntEq0)",
		lineno=200];
	"203:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"199:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"196:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2c21bc4690>",
		clk_sens=True,
		fillcolor=gold,
		label="196:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MulticastOK', 'PassAll', 'ControlFrmAddressOK', 'RxCheckEn', 'BroadcastOK', 'ByteCntEq7', 'UnicastOK', 'ByteCntEq0']"];
	"196:AL" -> "197:BL"	 [cond="[]",
		lineno=None];
}
