{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_address0",
          "name": "A_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_ce0",
          "name": "A_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_q0",
          "name": "A_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_address0",
          "name": "A_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_ce0",
          "name": "A_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_q0",
          "name": "A_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_address0",
          "name": "A_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_ce0",
          "name": "A_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_q0",
          "name": "A_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_3_address0",
          "name": "A_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_ce0",
          "name": "A_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_q0",
          "name": "A_3_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_4_address0",
          "name": "A_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_ce0",
          "name": "A_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_q0",
          "name": "A_4_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_5_address0",
          "name": "A_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_ce0",
          "name": "A_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_q0",
          "name": "A_5_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_6_address0",
          "name": "A_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_ce0",
          "name": "A_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_q0",
          "name": "A_6_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_7_address0",
          "name": "A_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_ce0",
          "name": "A_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_q0",
          "name": "A_7_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0_address0",
          "name": "C_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_ce0",
          "name": "C_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_we0",
          "name": "C_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_d0",
          "name": "C_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_address0",
          "name": "C_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_ce0",
          "name": "C_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_we0",
          "name": "C_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_d0",
          "name": "C_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_address0",
          "name": "C_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_ce0",
          "name": "C_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_we0",
          "name": "C_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_d0",
          "name": "C_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_address0",
          "name": "C_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_ce0",
          "name": "C_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_we0",
          "name": "C_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_d0",
          "name": "C_3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_address0",
          "name": "C_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_ce0",
          "name": "C_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_we0",
          "name": "C_4_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_d0",
          "name": "C_4_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_address0",
          "name": "C_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_ce0",
          "name": "C_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_we0",
          "name": "C_5_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_d0",
          "name": "C_5_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_address0",
          "name": "C_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_ce0",
          "name": "C_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_we0",
          "name": "C_6_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_d0",
          "name": "C_6_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_address0",
          "name": "C_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_ce0",
          "name": "C_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_we0",
          "name": "C_7_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_d0",
          "name": "C_7_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "34066",
    "Latency": "34065"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453691",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_31_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_Apply_Scales_Loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_Row_Processing_Loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_31_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_Apply_Scales_Loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_Row_Processing_Loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_0_address0": "DATA"},
      "ports": ["A_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_0_q0": "DATA"},
      "ports": ["A_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_1_address0": "DATA"},
      "ports": ["A_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_1_q0": "DATA"},
      "ports": ["A_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_2_address0": "DATA"},
      "ports": ["A_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_2_q0": "DATA"},
      "ports": ["A_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_3_address0": "DATA"},
      "ports": ["A_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_3_q0": "DATA"},
      "ports": ["A_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_4_address0": "DATA"},
      "ports": ["A_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_4_q0": "DATA"},
      "ports": ["A_4_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_5_address0": "DATA"},
      "ports": ["A_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_5_q0": "DATA"},
      "ports": ["A_5_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_6_address0": "DATA"},
      "ports": ["A_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_6_q0": "DATA"},
      "ports": ["A_6_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_7_address0": "DATA"},
      "ports": ["A_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_7_q0": "DATA"},
      "ports": ["A_7_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_0_address0": "DATA"},
      "ports": ["C_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_0_d0": "DATA"},
      "ports": ["C_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_1_address0": "DATA"},
      "ports": ["C_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_1_d0": "DATA"},
      "ports": ["C_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_2_address0": "DATA"},
      "ports": ["C_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_2_d0": "DATA"},
      "ports": ["C_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_3_address0": "DATA"},
      "ports": ["C_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_3_d0": "DATA"},
      "ports": ["C_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_4_address0": "DATA"},
      "ports": ["C_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_4_d0": "DATA"},
      "ports": ["C_4_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_5_address0": "DATA"},
      "ports": ["C_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_5_d0": "DATA"},
      "ports": ["C_5_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_6_address0": "DATA"},
      "ports": ["C_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_6_d0": "DATA"},
      "ports": ["C_6_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_7_address0": "DATA"},
      "ports": ["C_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_7_d0": "DATA"},
      "ports": ["C_7_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_0_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_1_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_2_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_2_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_3_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_3_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_4_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_4_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_5_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_5_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_6_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_6_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_7_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_7_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_2_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_3_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_4_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_5_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_6_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_7_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln62_fu_1314_p2 add_ln62_fu_1320_p2 add_ln71_fu_1607_p2 xor_ln71_fu_1633_p2 and_ln71_fu_1639_p2 xor_ln71_1_fu_1645_p2 select_ln71_fu_1651_p3 denom_1_fu_1659_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_66_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630",
          "BindInstances": "icmp_ln66_fu_236_p2 add_ln66_fu_242_p2 sparsemux_17_3_24_1_1_U1 add_ln68_fu_337_p2 add_ln68_1_fu_343_p2 xor_ln68_fu_365_p2 and_ln68_fu_371_p2 xor_ln68_1_fu_377_p2 select_ln68_fu_383_p3 select_ln68_1_fu_391_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_88_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652",
          "BindInstances": "icmp_ln88_fu_1480_p2 add_ln88_fu_1486_p2 sparsemux_17_3_24_1_1_U120 mul_40s_42ns_81_1_1_U112 sub_ln92_fu_2087_p2 select_ln92_1_fu_2111_p3 sub_ln92_1_fu_2122_p2 select_ln92_3_fu_2128_p3 or_ln92_fu_2166_p2 xor_ln92_fu_2172_p2 and_ln92_fu_2178_p2 and_ln92_16_fu_2184_p2 xor_ln92_1_fu_2190_p2 and_ln92_1_fu_2196_p2 select_ln92_fu_2202_p3 or_ln92_1_fu_2210_p2 scale_bank_64_fu_2216_p3 sparsemux_17_3_24_1_1_U121 mul_40s_42ns_81_1_1_U113 sub_ln92_2_fu_2224_p2 select_ln92_7_fu_2248_p3 sub_ln92_3_fu_2259_p2 select_ln92_9_fu_2265_p3 or_ln92_2_fu_2303_p2 xor_ln92_2_fu_2309_p2 and_ln92_2_fu_2315_p2 and_ln92_17_fu_2321_p2 xor_ln92_3_fu_2327_p2 and_ln92_3_fu_2333_p2 select_ln92_2_fu_2339_p3 or_ln92_3_fu_2347_p2 scale_bank_65_fu_2353_p3 sparsemux_17_3_24_1_1_U122 mul_40s_42ns_81_1_1_U114 sub_ln92_4_fu_2361_p2 select_ln92_13_fu_2385_p3 sub_ln92_5_fu_2396_p2 select_ln92_15_fu_2402_p3 or_ln92_4_fu_2440_p2 xor_ln92_4_fu_2446_p2 and_ln92_4_fu_2452_p2 and_ln92_18_fu_2458_p2 xor_ln92_5_fu_2464_p2 and_ln92_5_fu_2470_p2 select_ln92_4_fu_2476_p3 or_ln92_5_fu_2484_p2 scale_bank_66_fu_2490_p3 sparsemux_17_3_24_1_1_U123 mul_40s_42ns_81_1_1_U115 sub_ln92_6_fu_2498_p2 select_ln92_17_fu_2522_p3 sub_ln92_7_fu_2533_p2 select_ln92_18_fu_2539_p3 or_ln92_6_fu_2577_p2 xor_ln92_6_fu_2583_p2 and_ln92_6_fu_2589_p2 and_ln92_19_fu_2595_p2 xor_ln92_7_fu_2601_p2 and_ln92_7_fu_2607_p2 select_ln92_6_fu_2613_p3 or_ln92_7_fu_2621_p2 scale_bank_67_fu_2627_p3 sparsemux_17_3_24_1_1_U124 mul_40s_42ns_81_1_1_U116 sub_ln92_8_fu_2635_p2 select_ln92_20_fu_2659_p3 sub_ln92_9_fu_2670_p2 select_ln92_21_fu_2676_p3 or_ln92_8_fu_2714_p2 xor_ln92_8_fu_2720_p2 and_ln92_8_fu_2726_p2 and_ln92_20_fu_2732_p2 xor_ln92_9_fu_2738_p2 and_ln92_9_fu_2744_p2 select_ln92_8_fu_2750_p3 or_ln92_9_fu_2758_p2 scale_bank_68_fu_2764_p3 sparsemux_17_3_24_1_1_U125 mul_40s_42ns_81_1_1_U117 sub_ln92_10_fu_2772_p2 select_ln92_23_fu_2796_p3 sub_ln92_11_fu_2807_p2 select_ln92_24_fu_2813_p3 or_ln92_10_fu_2851_p2 xor_ln92_10_fu_2857_p2 and_ln92_10_fu_2863_p2 and_ln92_21_fu_2869_p2 xor_ln92_11_fu_2875_p2 and_ln92_11_fu_2881_p2 select_ln92_10_fu_2887_p3 or_ln92_11_fu_2895_p2 scale_bank_69_fu_2901_p3 sparsemux_17_3_24_1_1_U126 mul_40s_42ns_81_1_1_U118 sub_ln92_12_fu_2909_p2 select_ln92_26_fu_2933_p3 sub_ln92_13_fu_2944_p2 select_ln92_27_fu_2950_p3 or_ln92_12_fu_2988_p2 xor_ln92_12_fu_2994_p2 and_ln92_12_fu_3000_p2 and_ln92_22_fu_3006_p2 xor_ln92_13_fu_3012_p2 and_ln92_13_fu_3018_p2 select_ln92_12_fu_3024_p3 or_ln92_13_fu_3032_p2 scale_bank_70_fu_3038_p3 sparsemux_17_3_24_1_1_U127 mul_40s_42ns_81_1_1_U119 sub_ln92_14_fu_3046_p2 select_ln92_29_fu_3070_p3 sub_ln92_15_fu_3081_p2 select_ln92_30_fu_3087_p3 or_ln92_14_fu_3125_p2 xor_ln92_14_fu_3131_p2 and_ln92_14_fu_3137_p2 and_ln92_23_fu_3143_p2 xor_ln92_15_fu_3149_p2 and_ln92_15_fu_3155_p2 select_ln92_14_fu_3161_p3 or_ln92_15_fu_3169_p2 scale_bank_71_fu_3175_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_74_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784",
          "BindInstances": "icmp_ln74_fu_1648_p2 add_ln74_fu_1654_p2 add_ln80_fu_1664_p2 sdiv_40ns_24s_40_44_1_U13 icmp_ln79_fu_1825_p2 icmp_ln79_1_fu_1831_p2 or_ln79_fu_1837_p2 xor_ln79_fu_1843_p2 and_ln79_fu_1849_p2 xor_ln79_1_fu_1855_p2 or_ln79_1_fu_1861_p2 and_ln79_1_fu_1867_p2 select_ln79_fu_1873_p3 or_ln79_2_fu_1881_p2 t_1_fu_1887_p3 sparsemux_17_3_24_1_1_U21 col_sum_bank_64_fu_1943_p2 add_ln82_1_fu_1949_p2 icmp_ln82_fu_1955_p2 xor_ln82_fu_1994_p2 and_ln82_fu_2000_p2 xor_ln82_1_fu_2006_p2 and_ln82_1_fu_2012_p2 xor_ln82_2_fu_2018_p2 sdiv_40ns_24s_40_44_1_U14 icmp_ln79_2_fu_2071_p2 icmp_ln79_3_fu_2077_p2 or_ln79_3_fu_2083_p2 xor_ln79_2_fu_2089_p2 and_ln79_2_fu_2095_p2 xor_ln79_3_fu_2101_p2 or_ln79_4_fu_2107_p2 and_ln79_3_fu_2113_p2 select_ln79_2_fu_2119_p3 or_ln79_5_fu_2127_p2 t_3_fu_2133_p3 sparsemux_17_3_24_1_1_U22 col_sum_bank_65_fu_2189_p2 add_ln82_2_fu_2195_p2 icmp_ln82_3_fu_2201_p2 xor_ln82_3_fu_2240_p2 and_ln82_2_fu_2246_p2 xor_ln82_4_fu_2252_p2 and_ln82_3_fu_2258_p2 xor_ln82_5_fu_2264_p2 sdiv_40ns_24s_40_44_1_U15 icmp_ln79_4_fu_2317_p2 icmp_ln79_5_fu_2323_p2 or_ln79_6_fu_2329_p2 xor_ln79_4_fu_2335_p2 and_ln79_4_fu_2341_p2 xor_ln79_5_fu_2347_p2 or_ln79_7_fu_2353_p2 and_ln79_5_fu_2359_p2 select_ln79_4_fu_2365_p3 or_ln79_8_fu_2373_p2 t_5_fu_2379_p3 sparsemux_17_3_24_1_1_U23 col_sum_bank_66_fu_2435_p2 add_ln82_3_fu_2441_p2 icmp_ln82_4_fu_2447_p2 xor_ln82_6_fu_2486_p2 and_ln82_4_fu_2492_p2 xor_ln82_7_fu_2498_p2 and_ln82_5_fu_2504_p2 xor_ln82_8_fu_2510_p2 sdiv_40ns_24s_40_44_1_U16 icmp_ln79_6_fu_2563_p2 icmp_ln79_7_fu_2569_p2 or_ln79_9_fu_2575_p2 xor_ln79_6_fu_2581_p2 and_ln79_6_fu_2587_p2 xor_ln79_7_fu_2593_p2 or_ln79_10_fu_2599_p2 and_ln79_7_fu_2605_p2 select_ln79_6_fu_2611_p3 or_ln79_11_fu_2619_p2 t_7_fu_2625_p3 sparsemux_17_3_24_1_1_U24 col_sum_bank_67_fu_2681_p2 add_ln82_4_fu_2687_p2 icmp_ln82_5_fu_2693_p2 xor_ln82_9_fu_2732_p2 and_ln82_6_fu_2738_p2 xor_ln82_10_fu_2744_p2 and_ln82_7_fu_2750_p2 xor_ln82_11_fu_2756_p2 sdiv_40ns_24s_40_44_1_U17 icmp_ln79_8_fu_2809_p2 icmp_ln79_9_fu_2815_p2 or_ln79_12_fu_2821_p2 xor_ln79_8_fu_2827_p2 and_ln79_8_fu_2833_p2 xor_ln79_9_fu_2839_p2 or_ln79_13_fu_2845_p2 and_ln79_9_fu_2851_p2 select_ln79_8_fu_2857_p3 or_ln79_14_fu_2865_p2 t_9_fu_2871_p3 sparsemux_17_3_24_1_1_U25 col_sum_bank_68_fu_2927_p2 add_ln82_5_fu_2933_p2 icmp_ln82_6_fu_2939_p2 xor_ln82_12_fu_2978_p2 and_ln82_8_fu_2984_p2 xor_ln82_13_fu_2990_p2 and_ln82_9_fu_2996_p2 xor_ln82_14_fu_3002_p2 sdiv_40ns_24s_40_44_1_U18 icmp_ln79_10_fu_3055_p2 icmp_ln79_11_fu_3061_p2 or_ln79_15_fu_3067_p2 xor_ln79_10_fu_3073_p2 and_ln79_10_fu_3079_p2 xor_ln79_11_fu_3085_p2 or_ln79_16_fu_3091_p2 and_ln79_11_fu_3097_p2 select_ln79_10_fu_3103_p3 or_ln79_17_fu_3111_p2 t_11_fu_3117_p3 sparsemux_17_3_24_1_1_U26 col_sum_bank_69_fu_3173_p2 add_ln82_6_fu_3179_p2 icmp_ln82_7_fu_3185_p2 xor_ln82_15_fu_3224_p2 and_ln82_10_fu_3230_p2 xor_ln82_16_fu_3236_p2 and_ln82_11_fu_3242_p2 xor_ln82_17_fu_3248_p2 sdiv_40ns_24s_40_44_1_U19 icmp_ln79_12_fu_3301_p2 icmp_ln79_13_fu_3307_p2 or_ln79_18_fu_3313_p2 xor_ln79_12_fu_3319_p2 and_ln79_12_fu_3325_p2 xor_ln79_13_fu_3331_p2 or_ln79_19_fu_3337_p2 and_ln79_13_fu_3343_p2 select_ln79_12_fu_3349_p3 or_ln79_20_fu_3357_p2 t_13_fu_3363_p3 sparsemux_17_3_24_1_1_U27 col_sum_bank_70_fu_3419_p2 add_ln82_7_fu_3425_p2 icmp_ln82_8_fu_3431_p2 xor_ln82_18_fu_3470_p2 and_ln82_12_fu_3476_p2 xor_ln82_19_fu_3482_p2 and_ln82_13_fu_3488_p2 xor_ln82_20_fu_3494_p2 sdiv_40ns_24s_40_44_1_U20 icmp_ln79_14_fu_3547_p2 icmp_ln79_15_fu_3553_p2 or_ln79_21_fu_3559_p2 xor_ln79_14_fu_3565_p2 and_ln79_14_fu_3571_p2 xor_ln79_15_fu_3577_p2 or_ln79_22_fu_3583_p2 and_ln79_15_fu_3589_p2 select_ln79_14_fu_3595_p3 or_ln79_23_fu_3603_p2 t_15_fu_3609_p3 sparsemux_17_3_24_1_1_U28 col_sum_bank_71_fu_3665_p2 add_ln82_8_fu_3671_p2 icmp_ln82_9_fu_3677_p2 xor_ln82_21_fu_3716_p2 and_ln82_14_fu_3722_p2 xor_ln82_22_fu_3728_p2 and_ln82_15_fu_3734_p2 xor_ln82_23_fu_3740_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886",
          "BindInstances": "icmp_ln100_fu_914_p2 add_ln100_1_fu_920_p2 add_ln100_fu_932_p2 icmp_ln101_fu_938_p2 select_ln100_fu_944_p3 select_ln100_1_fu_952_p3 add_ln106_8_fu_976_p2 sparsemux_17_3_24_1_1_U265 mul_24s_24s_48_1_1_U257 add_ln106_fu_1386_p2 xor_ln106_fu_1400_p2 and_ln106_fu_1406_p2 icmp_ln106_fu_1428_p2 icmp_ln106_1_fu_1442_p2 icmp_ln106_2_fu_1448_p2 select_ln106_fu_1454_p3 xor_ln106_1_fu_1462_p2 and_ln106_1_fu_1468_p2 select_ln106_1_fu_1474_p3 and_ln106_2_fu_1482_p2 xor_ln106_2_fu_1488_p2 or_ln106_fu_1494_p2 xor_ln106_3_fu_1500_p2 and_ln106_3_fu_1506_p2 and_ln106_4_fu_1512_p2 or_ln106_16_fu_1518_p2 xor_ln106_4_fu_1524_p2 and_ln106_5_fu_1530_p2 select_ln106_2_fu_1536_p3 or_ln106_1_fu_1544_p2 select_ln106_3_fu_1550_p3 sparsemux_17_3_24_1_1_U266 mul_24s_24s_48_1_1_U258 add_ln106_1_fu_1605_p2 xor_ln106_5_fu_1619_p2 and_ln106_6_fu_1625_p2 icmp_ln106_3_fu_1647_p2 icmp_ln106_4_fu_1661_p2 icmp_ln106_5_fu_1667_p2 select_ln106_4_fu_1673_p3 xor_ln106_6_fu_1681_p2 and_ln106_7_fu_1687_p2 select_ln106_5_fu_1693_p3 and_ln106_8_fu_1701_p2 xor_ln106_7_fu_1707_p2 or_ln106_2_fu_1713_p2 xor_ln106_8_fu_1719_p2 and_ln106_9_fu_1725_p2 and_ln106_10_fu_1731_p2 or_ln106_17_fu_1737_p2 xor_ln106_9_fu_1743_p2 and_ln106_11_fu_1749_p2 select_ln106_6_fu_1755_p3 or_ln106_3_fu_1763_p2 select_ln106_7_fu_1769_p3 sparsemux_17_3_24_1_1_U267 mul_24s_24s_48_1_1_U259 add_ln106_2_fu_1824_p2 xor_ln106_10_fu_1838_p2 and_ln106_12_fu_1844_p2 icmp_ln106_6_fu_1866_p2 icmp_ln106_7_fu_1880_p2 icmp_ln106_8_fu_1886_p2 select_ln106_8_fu_1892_p3 xor_ln106_11_fu_1900_p2 and_ln106_13_fu_1906_p2 select_ln106_9_fu_1912_p3 and_ln106_14_fu_1920_p2 xor_ln106_12_fu_1926_p2 or_ln106_4_fu_1932_p2 xor_ln106_13_fu_1938_p2 and_ln106_15_fu_1944_p2 and_ln106_16_fu_1950_p2 or_ln106_18_fu_1956_p2 xor_ln106_14_fu_1962_p2 and_ln106_17_fu_1968_p2 select_ln106_10_fu_1974_p3 or_ln106_5_fu_1982_p2 select_ln106_11_fu_1988_p3 sparsemux_17_3_24_1_1_U268 mul_24s_24s_48_1_1_U260 add_ln106_3_fu_2043_p2 xor_ln106_15_fu_2057_p2 and_ln106_18_fu_2063_p2 icmp_ln106_9_fu_2085_p2 icmp_ln106_10_fu_2099_p2 icmp_ln106_11_fu_2105_p2 select_ln106_12_fu_2111_p3 xor_ln106_16_fu_2119_p2 and_ln106_19_fu_2125_p2 select_ln106_13_fu_2131_p3 and_ln106_20_fu_2139_p2 xor_ln106_17_fu_2145_p2 or_ln106_6_fu_2151_p2 xor_ln106_18_fu_2157_p2 and_ln106_21_fu_2163_p2 and_ln106_22_fu_2169_p2 or_ln106_19_fu_2175_p2 xor_ln106_19_fu_2181_p2 and_ln106_23_fu_2187_p2 select_ln106_14_fu_2193_p3 or_ln106_7_fu_2201_p2 select_ln106_15_fu_2207_p3 sparsemux_17_3_24_1_1_U269 mul_24s_24s_48_1_1_U261 add_ln106_4_fu_2262_p2 xor_ln106_20_fu_2276_p2 and_ln106_24_fu_2282_p2 icmp_ln106_12_fu_2304_p2 icmp_ln106_13_fu_2318_p2 icmp_ln106_14_fu_2324_p2 select_ln106_16_fu_2330_p3 xor_ln106_21_fu_2338_p2 and_ln106_25_fu_2344_p2 select_ln106_17_fu_2350_p3 and_ln106_26_fu_2358_p2 xor_ln106_22_fu_2364_p2 or_ln106_8_fu_2370_p2 xor_ln106_23_fu_2376_p2 and_ln106_27_fu_2382_p2 and_ln106_28_fu_2388_p2 or_ln106_20_fu_2394_p2 xor_ln106_24_fu_2400_p2 and_ln106_29_fu_2406_p2 select_ln106_18_fu_2412_p3 or_ln106_9_fu_2420_p2 select_ln106_19_fu_2426_p3 sparsemux_17_3_24_1_1_U270 mul_24s_24s_48_1_1_U262 add_ln106_5_fu_2481_p2 xor_ln106_25_fu_2495_p2 and_ln106_30_fu_2501_p2 icmp_ln106_15_fu_2523_p2 icmp_ln106_16_fu_2537_p2 icmp_ln106_17_fu_2543_p2 select_ln106_20_fu_2549_p3 xor_ln106_26_fu_2557_p2 and_ln106_31_fu_2563_p2 select_ln106_21_fu_2569_p3 and_ln106_32_fu_2577_p2 xor_ln106_27_fu_2583_p2 or_ln106_10_fu_2589_p2 xor_ln106_28_fu_2595_p2 and_ln106_33_fu_2601_p2 and_ln106_34_fu_2607_p2 or_ln106_21_fu_2613_p2 xor_ln106_29_fu_2619_p2 and_ln106_35_fu_2625_p2 select_ln106_22_fu_2631_p3 or_ln106_11_fu_2639_p2 select_ln106_23_fu_2645_p3 sparsemux_17_3_24_1_1_U271 mul_24s_24s_48_1_1_U263 add_ln106_6_fu_2700_p2 xor_ln106_30_fu_2714_p2 and_ln106_36_fu_2720_p2 icmp_ln106_18_fu_2742_p2 icmp_ln106_19_fu_2756_p2 icmp_ln106_20_fu_2762_p2 select_ln106_24_fu_2768_p3 xor_ln106_31_fu_2776_p2 and_ln106_37_fu_2782_p2 select_ln106_25_fu_2788_p3 and_ln106_38_fu_2796_p2 xor_ln106_32_fu_2802_p2 or_ln106_12_fu_2808_p2 xor_ln106_33_fu_2814_p2 and_ln106_39_fu_2820_p2 and_ln106_40_fu_2826_p2 or_ln106_22_fu_2832_p2 xor_ln106_34_fu_2838_p2 and_ln106_41_fu_2844_p2 select_ln106_26_fu_2850_p3 or_ln106_13_fu_2858_p2 select_ln106_27_fu_2864_p3 sparsemux_17_3_24_1_1_U272 mul_24s_24s_48_1_1_U264 add_ln106_7_fu_2919_p2 xor_ln106_35_fu_2933_p2 and_ln106_42_fu_2939_p2 icmp_ln106_21_fu_2961_p2 icmp_ln106_22_fu_2975_p2 icmp_ln106_23_fu_2981_p2 select_ln106_28_fu_2987_p3 xor_ln106_36_fu_2995_p2 and_ln106_43_fu_3001_p2 select_ln106_29_fu_3007_p3 and_ln106_44_fu_3015_p2 xor_ln106_37_fu_3021_p2 or_ln106_14_fu_3027_p2 xor_ln106_38_fu_3033_p2 and_ln106_45_fu_3039_p2 and_ln106_46_fu_3045_p2 or_ln106_23_fu_3051_p2 xor_ln106_39_fu_3057_p2 and_ln106_47_fu_3063_p2 select_ln106_30_fu_3069_p3 or_ln106_15_fu_3077_p2 select_ln106_31_fu_3083_p3 add_ln101_fu_1318_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_66_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_74_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_88_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_66_4": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.223"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_4",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "236",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_74_5": {
        "Latency": {
          "LatencyBest": "55",
          "LatencyAvg": "55",
          "LatencyWorst": "55",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.737"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_74_5",
            "TripCount": "8",
            "Latency": "53",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "28551",
          "AVAIL_FF": "141120",
          "UTIL_FF": "20",
          "LUT": "25568",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "36",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_88_7": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.590"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_7",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "11",
          "FF": "2346",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2262",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_9_VITIS_LOOP_101_10",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "436",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2079",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "34065",
          "LatencyAvg": "34065",
          "LatencyWorst": "34065",
          "PipelineII": "34066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_3",
            "TripCount": "256",
            "Latency": "32000",
            "PipelineII": "",
            "PipelineDepth": "125"
          }],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "56",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "15",
          "FF": "32967",
          "AVAIL_FF": "141120",
          "UTIL_FF": "23",
          "LUT": "31418",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "44",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-27 00:51:11 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
