<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
time_elapsed: 0.004s
ram usage: 10268 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e test <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>:5-25:
   | 
   |     $display(`MY_NUMBER);
   |     ^^^^^^^^^^^^^^^^^^^^ 

warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>:5-25:
   | 
   |     $display(`MY_STRING);
   |     ^^^^^^^^^^^^^^^^^^^^ 

warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>:5-20:
   | 
   |     $display(2 + 2);
   |     ^^^^^^^^^^^^^^^ 

warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>:5-25:
   | 
   |     $display(`ADD2PLUS2);
   |     ^^^^^^^^^^^^^^^^^^^^ 

warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:24</a>:7-29:
   | 
   |       $display(&#34;No feature&#34;);
   |       ^^^^^^^^^^^^^^^^^^^^^^ 

error: cannot cast a value of type `int` to `reg [7:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:19</a>:9-10:
   | 
   |     a = 1;
   |         ^ 
   = note: `int` can be cast to an intermediate `logic unsigned [7:0]`, but
   = note: `logic unsigned [7:0]` cannot be cast to the final `reg [7:0]`

 ERROR moore_svlog::typeck &gt; Inferred type: UnpackedType { core: Packed(PackedType { core: IntAtom(Int), sign: signed, sign_explicit: false, dims: [], resolved: None, resolved_full: None }), dims: [], resolved: None, resolved_full: None }
 ERROR moore_svlog::typeck &gt; Context type: UnpackedType { core: Packed(PackedType { core: IntVec(Reg), sign: unsigned, sign_explicit: false, dims: [Range([7:0])], resolved: None, resolved_full: None }), dims: [], resolved: None, resolved_full: None }
 ERROR moore_svlog::typeck &gt; Cast chain thus far: int -&gt; PackSBVT bit signed [31:0] -&gt; Range([7:0], true) bit signed [7:0] -&gt; Sign(unsigned) bit unsigned [7:0] -&gt; Domain(FourValued) logic unsigned [7:0]

</pre>
</body>