# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/ram_module.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/bitmapmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/dmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sim_1/new/init_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
