<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:35:06.384+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:35:02.365+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1006a4def&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2063.480 ; gain = 92.836&#xD;&#xD;&#xA;Post Restoration Checksum: NetGraph: e972776b NumContArr: 16f7d684 Constraints: 0 Timing: 0&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1006a4def&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2085.324 ; gain = 114.680&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1006a4def&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2085.324 ; gain = 114.680&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1006a4def&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2085.324 ; gain = 114.680&#xD;&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1f743f2b4&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2085.324 ; gain = 114.680&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:56.354+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.486+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.476+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.476+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.476+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.466+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;U_scale[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;U_scale[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="yuv_filter.prj" solutionName="solution3" date="2021-11-02T13:34:30.466+0800" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
