<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86MCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides X86 specific target descriptions.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">class </span>formatted_raw_ostream;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCContext;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCInst;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCInstPrinter;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCObjectTargetWriter;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCObjectWriter;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MCRegister;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCStreamer;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MCTargetOptions;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MCTargetStreamer;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>Triple;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>StringRef;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// Flavour of dwarf regnumbers</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html">   41</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>DWARFFlavour {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca47a98b5535026debf4229e5cdbfbaaf1">   43</a></span>&#160;    <a class="code" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca47a98b5535026debf4229e5cdbfbaaf1">X86_64</a> = 0, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca529ca38d33e9ba250143e21df7effe94">X86_32_DarwinEH</a> = 1, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca62d2f8cbc59370b03dc64f223493d3f3">X86_32_Generic</a> = 2</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  };</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">///  Native X86 register numbers</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html">   49</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>N86 {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a303dfe7256beaf60eaaa93d1c418965b">   51</a></span>&#160;    <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a488c3a2a57ed8f23f0c48d8b40348af0">EAX</a> = 0, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a667b758702693d9dfb46e55025fc559d">ECX</a> = 1, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63af870f9ec8a932e6d114847c22e7e9121">EDX</a> = 2, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a3037fe2787fbbc55d78cbf8ba4768dc8">EBX</a> = 3, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a303dfe7256beaf60eaaa93d1c418965b">ESP</a> = 4, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a85b6ab9236a61c8ddb3dd0928a8795c6">EBP</a> = 5, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a284bf8e8d0ea2e707e824d67dc5c398f">ESI</a> = 6, <a class="code" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a90cd412049931c87618e68595357afb8">EDI</a> = 7</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  };</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">namespace </span>X86_MC {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;std::string <a class="code" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">ParseX86Triple</a>(<span class="keyword">const</span> Triple &amp;TT);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a>(<span class="keyword">const</span> Triple &amp;TT, <span class="keywordtype">bool</span> isEH);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">initLLVMToSEHAndCVRegMapping</a>(MCRegisterInfo *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// Returns true if this instruction has a LOCK prefix.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">hasLockPrefix</a>(<span class="keyword">const</span> MCInst &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 16-bit memory operand.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a4c4cc9236e2a4f99e7e616a7f6740f16">is16BitMemOperand</a>(<span class="keyword">const</span> MCInst &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                       <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 32-bit memory operand.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a3a4743c3cd4e0961c692360c298d97f5">is32BitMemOperand</a>(<span class="keyword">const</span> MCInst &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 64-bit memory operand.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#af0debe625b7e83a944ae3614d7d51cae">is64BitMemOperand</a>(<span class="keyword">const</span> MCInst &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// Returns true if this instruction needs an Address-Size override prefix.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">needsAddressSizeOverride</a>(<span class="keyword">const</span> MCInst &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                              <span class="keywordtype">int</span> MemoryOperand, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// Create a X86 MCSubtargetInfo instance. This is exposed so Asm parser, etc.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// do not need to go through TargetRegistry.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>MCSubtargetInfo *<a class="code" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">createX86MCSubtargetInfo</a>(<span class="keyword">const</span> Triple &amp;TT, StringRef CPU,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                          StringRef <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;MCCodeEmitter *<a class="code" href="namespacellvm.html#a34ed0845f8ed3b20f6b9f70e9d103186">createX86MCCodeEmitter</a>(<span class="keyword">const</span> MCInstrInfo &amp;MCII,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                      MCContext &amp;Ctx);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">createX86_32AsmBackend</a>(<span class="keyword">const</span> Target &amp;T,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                     <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                     <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                     <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">createX86_64AsmBackend</a>(<span class="keyword">const</span> Target &amp;T,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                     <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                     <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                     <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// Implements X86-only directives for assembly emission.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>MCTargetStreamer *<a class="code" href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">createX86AsmTargetStreamer</a>(MCStreamer &amp;<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                             formatted_raw_ostream &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                             MCInstPrinter *InstPrinter,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                             <span class="keywordtype">bool</span> IsVerboseAsm);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/// Implements X86-only directives for object files.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>MCTargetStreamer *<a class="code" href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">createX86ObjectTargetStreamer</a>(MCStreamer &amp;<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                                <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// Construct an X86 Windows COFF machine code streamer which will generate</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// PE/COFF format object files.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/// Takes ownership of \p AB and \p CE.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>MCStreamer *<a class="code" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">createX86WinCOFFStreamer</a>(MCContext &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                     std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;AB,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                     std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                     std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;CE,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                     <span class="keywordtype">bool</span> RelaxAll,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                     <span class="keywordtype">bool</span> IncrementalLinkerCompatible);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/// Construct an X86 Mach-O object writer.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<a class="code" href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">createX86MachObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">CPUType</a>, <a class="code" href="classuint32__t.html">uint32_t</a> CPUSubtype);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/// Construct an X86 ELF object writer.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<a class="code" href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">createX86ELFObjectWriter</a>(<span class="keywordtype">bool</span> IsELF64, uint8_t OSABI, <a class="code" href="classuint16__t.html">uint16_t</a> EMachine);<span class="comment"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/// Construct an X86 Win COFF object writer.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<a class="code" href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">createX86WinCOFFObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/// \param Reg speicifed register.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/// \param Size the bit size of returned register.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// \param High requires the high register.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/// \returns the sub or super register of a specific X86 register.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span>MCRegister <a class="code" href="namespacellvm.html#a27b344a283e0620f484144889fe32064">getX86SubSuperRegister</a>(MCRegister <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                  <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Defines symbolic names for X86 registers.  This defines a mapping from</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// register name to register number.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">  151</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Defines symbolic names for the X86 instructions.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">  156</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">  157</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">  160</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a8d6b78f05cc4a6a87636d1f0f0d609af">  163</a></span>&#160;<span class="preprocessor">#define GET_X86_MNEMONIC_TABLES_H</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#include &quot;X86GenMnemonicTables.inc&quot;</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00061">X86MCTargetDesc.cpp:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_aa70e27203f31ce8fcdd19e77996a12f8"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">llvm::X86_MC::needsAddressSizeOverride</a></div><div class="ttdeci">bool needsAddressSizeOverride(const MCInst &amp;MI, const MCSubtargetInfo &amp;STI, int MemoryOperand, uint64_t TSFlags)</div><div class="ttdoc">Returns true if this instruction needs an Address-Size override prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00115">X86MCTargetDesc.cpp:115</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aeacd5a862acec7f49bca3dbfcd8be69ca62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdeci">@ X86_32_Generic</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00043">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a5c25db35754b1e2c9df08e429b0b9a7d"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">llvm::X86_MC::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix(const MCInst &amp;MI)</div><div class="ttdoc">Returns true if this instruction has a LOCK prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00073">X86MCTargetDesc.cpp:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_af0debe625b7e83a944ae3614d7d51cae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af0debe625b7e83a944ae3614d7d51cae">llvm::X86_MC::is64BitMemOperand</a></div><div class="ttdeci">bool is64BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00110">X86MCTargetDesc.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_html_a71184a623a8ace5441b7403a23214b82"><div class="ttname"><a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a></div><div class="ttdeci">MCStreamer * createX86WinCOFFStreamer(MCContext &amp;C, std::unique_ptr&lt; MCAsmBackend &gt; &amp;&amp;AB, std::unique_ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique_ptr&lt; MCCodeEmitter &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</div><div class="ttdoc">Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFStreamer_8cpp_source.html#l00069">X86WinCOFFStreamer.cpp:69</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdeci">@ ECX</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_html_acb451d6d9cdcbf17e68e77abdf013ba5"><div class="ttname"><a href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">llvm::createX86ELFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86ELFObjectWriter(bool IsELF64, uint8_t OSABI, uint16_t EMachine)</div><div class="ttdoc">Construct an X86 ELF object writer.</div><div class="ttdef"><b>Definition:</b> <a href="X86ELFObjectWriter_8cpp_source.html#l00346">X86ELFObjectWriter.cpp:346</a></div></div>
<div class="ttc" id="anamespacellvm_html_a31429fcdd046d803b847ff5a5c35c846"><div class="ttname"><a href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">llvm::createX86WinCOFFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86WinCOFFObjectWriter(bool Is64Bit)</div><div class="ttdoc">Construct an X86 Win COFF object writer.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFObjectWriter_8cpp_source.html#l00118">X86WinCOFFObjectWriter.cpp:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MachO_html_af2acbc063e449084ba33f738a700ce47"><div class="ttname"><a href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">llvm::MachO::CPUType</a></div><div class="ttdeci">CPUType</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2MachO_8h_source.html#l01560">MachO.h:1560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63af870f9ec8a932e6d114847c22e7e9121"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a></div><div class="ttdeci">@ EDX</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a3a4743c3cd4e0961c692360c298d97f5"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a3a4743c3cd4e0961c692360c298d97f5">llvm::X86_MC::is32BitMemOperand</a></div><div class="ttdeci">bool is32BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00097">X86MCTargetDesc.cpp:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aeacd5a862acec7f49bca3dbfcd8be69ca529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdeci">@ X86_32_DarwinEH</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00043">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdeci">@ EBP</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdeci">@ ESP</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_html_a27b344a283e0620f484144889fe32064"><div class="ttname"><a href="namespacellvm.html#a27b344a283e0620f484144889fe32064">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister Reg, unsigned Size, bool High=false)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00745">X86MCTargetDesc.cpp:745</a></div></div>
<div class="ttc" id="anamespacellvm_html_a156c0ad16b9a22a06c6502f59f207f2a"><div class="ttname"><a href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">llvm::createX86ObjectTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &amp;S, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">Implements X86-only directives for object files.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00456">X86WinCOFFTargetStreamer.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae35ef2e57b2c31572d967cb78484ffaa"><div class="ttname"><a href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01514">X86AsmBackend.cpp:1514</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdeci">@ ESI</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ad4e26a8fdece2198ba75eff89753cd22"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00635">RISCVInsertVSETVLI.cpp:635</a></div></div>
<div class="ttc" id="anamespacellvm_html_a34ed0845f8ed3b20f6b9f70e9d103186"><div class="ttname"><a href="namespacellvm.html#a34ed0845f8ed3b20f6b9f70e9d103186">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01787">X86MCCodeEmitter.cpp:1787</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdeci">@ EDI</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ae5725b4767b5ffa093fcf5c21fc2bb27"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS)</div><div class="ttdoc">Create a X86 MCSubtargetInfo instance.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00390">X86MCTargetDesc.cpp:390</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00168">X86MCTargetDesc.cpp:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a4c4cc9236e2a4f99e7e616a7f6740f16"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a4c4cc9236e2a4f99e7e616a7f6740f16">llvm::X86_MC::is16BitMemOperand</a></div><div class="ttdeci">bool is16BitMemOperand(const MCInst &amp;MI, unsigned Op, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00086">X86MCTargetDesc.cpp:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86AS_html_aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdeci">@ FS</div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00201">X86.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdeci">@ EAX</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aeacd5a862acec7f49bca3dbfcd8be69ca47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdeci">@ X86_64</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00043">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa8a8b20f4994dde24ebfec833804982e"><div class="ttname"><a href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">llvm::createX86MachObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86MachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)</div><div class="ttdoc">Construct an X86 Mach-O object writer.</div><div class="ttdef"><b>Definition:</b> <a href="X86MachObjectWriter_8cpp_source.html#l00603">X86MachObjectWriter.cpp:603</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_a004aaa5711c58178d0371ab88bf1bd63a3037fe2787fbbc55d78cbf8ba4768dc8"><div class="ttname"><a href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a></div><div class="ttdeci">@ EBX</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_html_a306674e8951ad0f9c77cda2f70219ab9"><div class="ttname"><a href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01533">X86AsmBackend.cpp:1533</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ac799d914344a144a68709ea5dc541439"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00047">X86MCTargetDesc.cpp:47</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac67e15e7dea7403c55108f4902a9f1b6"><div class="ttname"><a href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">llvm::createX86AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrinter, bool IsVerboseAsm)</div><div class="ttdoc">Implements X86-only directives for assembly emission.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00446">X86WinCOFFTargetStreamer.cpp:446</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:21:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
