# RISC-V Core
This Repository contains the source files and test files for the design of RISC-V RV32I Core and It's Implementation using Verilog.

### File Structure
***
- alu_module.v
        - _This module implements the Arithmetic logic Unit._
- branch_mod.v
        - _This module implements branching._
- control_logic.v
        - _This module implements the control logic unit._
- data_mem.v
        - _This module describes the data memory unit._
- instruction_mem.v
        - _This module implements the Instruction memory._
- instr_decode.v
        - _This module describes the Instruction decoder._
- load_mod.v
        - _This module describes the selection of load instructions._
- store_mod.v
        - _This module describes the selection of store instructions._
- register_file.v
        - _This module implements the register file._
- pc_logic.v
        - _This module implements the program counters._
- main.v
        - _This file integrates all the individual verilog modules._</br>
