

================================================================
== Vivado HLS Report for 'imf2'
================================================================
* Date:           Tue Feb 11 19:58:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.71 ns | 2.361 ns |   0.34 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 18.970 ns | 18.970 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) nounwind" [imf2.c:5]   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3_load = load i4* @i_3, align 1" [imf2.c:22]   --->   Operation 10 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.08ns)   --->   "%icmp_ln22 = icmp eq i4 %i_3_load, 0" [imf2.c:22]   --->   Operation 11 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %1, label %._crit_edge_ifconv" [imf2.c:22]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i18 %x_read, i18* @in_2, align 4" [imf2.c:23]   --->   Operation 13 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv" [imf2.c:24]   --->   Operation 14 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %i_3_load to i64" [imf2.c:27]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr inbounds [12 x i18]* @c_1, i64 0, i64 %zext_ln27" [imf2.c:27]   --->   Operation 16 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.33ns)   --->   "%c_1_load = load i18* %c_1_addr, align 4" [imf2.c:27]   --->   Operation 17 'load' 'c_1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 12> <ROM>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 18 [1/2] (1.33ns)   --->   "%c_1_load = load i18* %c_1_addr, align 4" [imf2.c:27]   --->   Operation 18 'load' 'c_1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 12> <ROM>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%in_2_load = load i18* @in_2, align 4" [imf2.c:27]   --->   Operation 19 'load' 'in_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i18 %c_1_load to i36" [mac.c:36->imf2.c:27]   --->   Operation 20 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i18 %in_2_load to i36" [mac.c:36->imf2.c:27]   --->   Operation 21 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [4/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln36, %sext_ln36_1" [mac.c:36->imf2.c:27]   --->   Operation 22 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 23 [1/1] (1.32ns)   --->   "%inc = add i4 1, %i_3_load" [imf2.c:25]   --->   Operation 23 'add' 'inc' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [3/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln36, %sext_ln36_1" [mac.c:36->imf2.c:27]   --->   Operation 24 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%ch_2_load = load i1* @ch_2, align 1" [imf2.c:27]   --->   Operation 25 'load' 'ch_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %inc, i1 %ch_2_load)" [imf2.c:27]   --->   Operation 26 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %tmp_6 to i64" [imf2.c:27]   --->   Operation 27 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_p_1_addr_1 = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %zext_ln27_1" [imf2.c:27]   --->   Operation 28 'getelementptr' 'shift_reg_p_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (1.42ns)   --->   "%shift_reg_p_1_load = load i38* %shift_reg_p_1_addr_1, align 8" [imf2.c:27]   --->   Operation 29 'load' 'shift_reg_p_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 26> <RAM>
ST_5 : Operation 30 [2/4] (1.82ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln36, %sext_ln36_1" [mac.c:36->imf2.c:27]   --->   Operation 30 'mul' 'm' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.36>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%init_3_load = load i1* @init_3, align 1" [imf2.c:27]   --->   Operation 31 'load' 'init_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (1.42ns)   --->   "%shift_reg_p_1_load = load i38* %shift_reg_p_1_addr_1, align 8" [imf2.c:27]   --->   Operation 32 'load' 'shift_reg_p_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 26> <RAM>
ST_6 : Operation 33 [1/1] (1.08ns)   --->   "%icmp_ln27 = icmp eq i4 %i_3_load, -5" [imf2.c:27]   --->   Operation 33 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (1.08ns)   --->   "%icmp_ln27_1 = icmp eq i4 %i_3_load, 5" [imf2.c:27]   --->   Operation 34 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%xor_ln27 = xor i1 %init_3_load, true" [imf2.c:27]   --->   Operation 35 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27, %icmp_ln27_1" [imf2.c:27]   --->   Operation 36 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%and_ln27 = and i1 %or_ln27, %xor_ln27" [imf2.c:27]   --->   Operation 37 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27_1 = or i1 %and_ln27, %init_3_load" [imf2.c:27]   --->   Operation 38 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %or_ln27_1, i38 0, i38 %shift_reg_p_1_load" [imf2.c:27]   --->   Operation 39 'select' 'select_ln27' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln36, %sext_ln36_1" [mac.c:36->imf2.c:27]   --->   Operation 40 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i36 %m to i35" [mac.c:37->imf2.c:27]   --->   Operation 41 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i38 %select_ln27 to i35" [mac.c:37->imf2.c:27]   --->   Operation 42 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.74>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i36 %m to i38" [mac.c:37->imf2.c:27]   --->   Operation 43 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.71ns)   --->   "%sum = add nsw i38 %sext_ln37, %select_ln27" [mac.c:37->imf2.c:27]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (1.74ns)   --->   "%add_ln37_1 = add i35 %trunc_ln37_1, %trunc_ln37" [mac.c:37->imf2.c:27]   --->   Operation 45 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_3_load, i1 %ch_2_load)" [imf2.c:29]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %tmp to i64" [imf2.c:29]   --->   Operation 47 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%shift_reg_p_1_addr = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %zext_ln29" [imf2.c:29]   --->   Operation 48 'getelementptr' 'shift_reg_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (1.42ns)   --->   "store i38 %sum, i38* %shift_reg_p_1_addr, align 8" [imf2.c:29]   --->   Operation 49 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 26> <RAM>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %2, label %._crit_edge8_ifconv" [imf2.c:30]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%cnt_load = load i2* @cnt, align 1" [imf2.c:31]   --->   Operation 51 'load' 'cnt_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.64ns)   --->   "%icmp_ln31 = icmp eq i2 %cnt_load, -1" [imf2.c:31]   --->   Operation 52 'icmp' 'icmp_ln31' <Predicate = (icmp_ln27)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %._crit_edge9" [imf2.c:31]   --->   Operation 53 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %ch_2_load, label %4, label %._crit_edge10" [imf2.c:32]   --->   Operation 54 'br' <Predicate = (icmp_ln27 & icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_3, align 1" [imf2.c:32]   --->   Operation 55 'store' <Predicate = (icmp_ln27 & icmp_ln31 & ch_2_load)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [imf2.c:32]   --->   Operation 56 'br' <Predicate = (icmp_ln27 & icmp_ln31 & ch_2_load)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.61ns)   --->   "%xor_ln33 = xor i1 %ch_2_load, true" [imf2.c:33]   --->   Operation 57 'xor' 'xor_ln33' <Predicate = (icmp_ln27 & icmp_ln31)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "store i1 %xor_ln33, i1* @ch_2, align 1" [imf2.c:33]   --->   Operation 58 'store' <Predicate = (icmp_ln27 & icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [imf2.c:34]   --->   Operation 59 'br' <Predicate = (icmp_ln27 & icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.00ns)   --->   "%add_ln35 = add i2 %cnt_load, 1" [imf2.c:35]   --->   Operation 60 'add' 'add_ln35' <Predicate = (icmp_ln27)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "store i2 %add_ln35, i2* @cnt, align 1" [imf2.c:35]   --->   Operation 61 'store' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "br label %._crit_edge8_ifconv" [imf2.c:36]   --->   Operation 62 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%y_write_assign = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln37_1, i32 17, i32 34)" [imf2.c:40]   --->   Operation 63 'partselect' 'y_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.66ns)   --->   "%inc_3 = select i1 %icmp_ln27, i4 0, i4 %inc" [imf2.c:43]   --->   Operation 64 'select' 'inc_3' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %inc_3, i4* @i_3, align 1" [imf2.c:43]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "ret i18 %y_write_assign" [imf2.c:44]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 000000000]
i_3_load             (load          ) [ 001111111]
icmp_ln22            (icmp          ) [ 010000000]
br_ln22              (br            ) [ 000000000]
store_ln23           (store         ) [ 000000000]
br_ln24              (br            ) [ 000000000]
zext_ln27            (zext          ) [ 000000000]
c_1_addr             (getelementptr ) [ 001000000]
c_1_load             (load          ) [ 000100000]
in_2_load            (load          ) [ 000000000]
sext_ln36            (sext          ) [ 000011100]
sext_ln36_1          (sext          ) [ 000011100]
inc                  (add           ) [ 000001111]
ch_2_load            (load          ) [ 000000111]
tmp_6                (bitconcatenate) [ 000000000]
zext_ln27_1          (zext          ) [ 000000000]
shift_reg_p_1_addr_1 (getelementptr ) [ 000000100]
init_3_load          (load          ) [ 000000000]
shift_reg_p_1_load   (load          ) [ 000000000]
icmp_ln27            (icmp          ) [ 000000011]
icmp_ln27_1          (icmp          ) [ 000000000]
xor_ln27             (xor           ) [ 000000000]
or_ln27              (or            ) [ 000000000]
and_ln27             (and           ) [ 000000000]
or_ln27_1            (or            ) [ 000000000]
select_ln27          (select        ) [ 000000010]
m                    (mul           ) [ 000000010]
trunc_ln37           (trunc         ) [ 000000010]
trunc_ln37_1         (trunc         ) [ 000000010]
sext_ln37            (sext          ) [ 000000000]
sum                  (add           ) [ 000000001]
add_ln37_1           (add           ) [ 000000001]
tmp                  (bitconcatenate) [ 000000000]
zext_ln29            (zext          ) [ 000000000]
shift_reg_p_1_addr   (getelementptr ) [ 000000000]
store_ln29           (store         ) [ 000000000]
br_ln30              (br            ) [ 000000000]
cnt_load             (load          ) [ 000000000]
icmp_ln31            (icmp          ) [ 000000001]
br_ln31              (br            ) [ 000000000]
br_ln32              (br            ) [ 000000000]
store_ln32           (store         ) [ 000000000]
br_ln32              (br            ) [ 000000000]
xor_ln33             (xor           ) [ 000000000]
store_ln33           (store         ) [ 000000000]
br_ln34              (br            ) [ 000000000]
add_ln35             (add           ) [ 000000000]
store_ln35           (store         ) [ 000000000]
br_ln36              (br            ) [ 000000000]
y_write_assign       (partselect    ) [ 000000000]
inc_3                (select        ) [ 000000000]
store_ln43           (store         ) [ 000000000]
ret_ln44             (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_p_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cnt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="18" slack="0"/>
<pin id="48" dir="0" index="1" bw="18" slack="0"/>
<pin id="49" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="c_1_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="shift_reg_p_1_addr_1_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="38" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_1_addr_1/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="38" slack="1"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_1_load/5 store_ln29/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="shift_reg_p_1_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="38" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_1_addr/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_3_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln22_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln23_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="18" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln27_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="in_2_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="18" slack="0"/>
<pin id="109" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln36_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="1"/>
<pin id="113" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln36_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="3"/>
<pin id="121" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ch_2_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_2_load/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="1"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln27_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="init_3_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_3_load/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln27_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="5"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln27_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="5"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln27_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln27_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln27_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="or_ln27_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln27_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="38" slack="0"/>
<pin id="181" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln37_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="36" slack="0"/>
<pin id="187" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln37_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="38" slack="0"/>
<pin id="190" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_1/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln37_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="36" slack="1"/>
<pin id="194" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sum_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="36" slack="0"/>
<pin id="197" dir="0" index="1" bw="38" slack="1"/>
<pin id="198" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln37_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="35" slack="1"/>
<pin id="202" dir="0" index="1" bw="35" slack="1"/>
<pin id="203" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="7"/>
<pin id="207" dir="0" index="2" bw="1" slack="3"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln29_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cnt_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln31_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln32_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="3"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln33_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln35_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln35_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_write_assign_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="0" index="1" bw="35" slack="1"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_write_assign/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="inc_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="2"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="4"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_3/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln43_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="275" class="1007" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="18" slack="0"/>
<pin id="277" dir="0" index="1" bw="18" slack="0"/>
<pin id="278" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_3_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="3"/>
<pin id="284" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="i_3_load "/>
</bind>
</comp>

<comp id="293" class="1005" name="c_1_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="c_1_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="1"/>
<pin id="300" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_1_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="sext_ln36_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="36" slack="1"/>
<pin id="305" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="308" class="1005" name="sext_ln36_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="36" slack="1"/>
<pin id="310" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="inc_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="319" class="1005" name="ch_2_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="3"/>
<pin id="321" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ch_2_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="shift_reg_p_1_addr_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="1"/>
<pin id="327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_1_addr_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln27_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln27_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="38" slack="1"/>
<pin id="337" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="340" class="1005" name="m_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="36" slack="1"/>
<pin id="342" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="345" class="1005" name="trunc_ln37_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="35" slack="1"/>
<pin id="347" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="350" class="1005" name="trunc_ln37_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="35" slack="1"/>
<pin id="352" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="sum_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="38" slack="1"/>
<pin id="357" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln37_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="35" slack="1"/>
<pin id="362" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="46" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="86" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="143" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="148" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="153" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="139" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="72" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="191"><net_src comp="177" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="215" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="111" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="114" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="285"><net_src comp="86" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="296"><net_src comp="52" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="301"><net_src comp="59" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="306"><net_src comp="111" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="311"><net_src comp="114" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="316"><net_src comp="118" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="322"><net_src comp="123" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="328"><net_src comp="65" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="333"><net_src comp="143" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="338"><net_src comp="177" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="343"><net_src comp="275" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="348"><net_src comp="185" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="353"><net_src comp="188" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="358"><net_src comp="195" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="363"><net_src comp="200" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="254" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_3 | {8 }
	Port: in_2 | {1 }
	Port: init_3 | {8 }
	Port: ch_2 | {8 }
	Port: shift_reg_p_1 | {8 }
	Port: cnt | {8 }
 - Input state : 
	Port: imf2 : x | {1 }
	Port: imf2 : i_3 | {1 }
	Port: imf2 : in_2 | {3 }
	Port: imf2 : c_1 | {1 2 }
	Port: imf2 : init_3 | {6 }
	Port: imf2 : ch_2 | {5 }
	Port: imf2 : shift_reg_p_1 | {5 6 }
	Port: imf2 : cnt | {8 }
  - Chain level:
	State 1
		icmp_ln22 : 1
		br_ln22 : 2
		zext_ln27 : 1
		c_1_addr : 2
		c_1_load : 3
	State 2
	State 3
		sext_ln36_1 : 1
		m : 2
	State 4
	State 5
		tmp_6 : 1
		zext_ln27_1 : 2
		shift_reg_p_1_addr_1 : 3
		shift_reg_p_1_load : 4
	State 6
		xor_ln27 : 1
		or_ln27 : 1
		and_ln27 : 1
		or_ln27_1 : 1
		select_ln27 : 1
		trunc_ln37 : 1
		trunc_ln37_1 : 2
	State 7
		sum : 1
	State 8
		zext_ln29 : 1
		shift_reg_p_1_addr : 2
		store_ln29 : 3
		icmp_ln31 : 1
		br_ln31 : 2
		add_ln35 : 1
		store_ln35 : 2
		store_ln43 : 1
		ret_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       inc_fu_118      |    0    |    0    |    13   |
|    add   |       sum_fu_195      |    0    |    0    |    45   |
|          |   add_ln37_1_fu_200   |    0    |    0    |    42   |
|          |    add_ln35_fu_242    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln27_fu_177  |    0    |    0    |    38   |
|          |      inc_3_fu_263     |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln22_fu_90    |    0    |    0    |    9    |
|   icmp   |    icmp_ln27_fu_143   |    0    |    0    |    9    |
|          |   icmp_ln27_1_fu_148  |    0    |    0    |    9    |
|          |    icmp_ln31_fu_219   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln27_fu_153    |    0    |    0    |    6    |
|          |    xor_ln33_fu_231    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln27_fu_159    |    0    |    0    |    6    |
|          |    or_ln27_1_fu_171   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln27_fu_165    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_275      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_46   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln27_fu_102   |    0    |    0    |    0    |
|   zext   |   zext_ln27_1_fu_134  |    0    |    0    |    0    |
|          |    zext_ln29_fu_210   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln36_fu_111   |    0    |    0    |    0    |
|   sext   |   sext_ln36_1_fu_114  |    0    |    0    |    0    |
|          |    sext_ln37_fu_192   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_6_fu_127     |    0    |    0    |    0    |
|          |       tmp_fu_204      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln37_fu_185   |    0    |    0    |    0    |
|          |  trunc_ln37_1_fu_188  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect| y_write_assign_fu_254 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   217   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln37_1_reg_360     |   35   |
|      c_1_addr_reg_293      |    4   |
|      c_1_load_reg_298      |   18   |
|      ch_2_load_reg_319     |    1   |
|      i_3_load_reg_282      |    4   |
|      icmp_ln27_reg_330     |    1   |
|         inc_reg_313        |    4   |
|          m_reg_340         |   36   |
|     select_ln27_reg_335    |   38   |
|     sext_ln36_1_reg_308    |   36   |
|      sext_ln36_reg_303     |   36   |
|shift_reg_p_1_addr_1_reg_325|    5   |
|         sum_reg_355        |   38   |
|    trunc_ln37_1_reg_350    |   35   |
|     trunc_ln37_reg_345     |   35   |
+----------------------------+--------+
|            Total           |   326  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_72 |  p0  |   3  |   5  |   15   ||    15   |
|    grp_fu_275    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_275    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   95   ||  4.3125 ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   42   |
|  Register |    -   |    -   |   326  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   326  |   259  |
+-----------+--------+--------+--------+--------+
