// Seed: 179840488
macromodule module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5
    , id_10,
    output wor id_6,
    output tri0 id_7,
    output supply0 id_8
);
  wire id_11;
  wire id_12;
  wire id_13;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5
    , id_9,
    input tri0 id_6,
    input supply0 id_7
);
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0
  );
  assign id_1 = id_7;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
