// Seed: 946711601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_1.id_13 = 0;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_20;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output logic id_3,
    input supply0 id_4,
    output wire id_5,
    input supply0 id_6,
    output wire id_7,
    output tri id_8,
    input supply1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    output tri id_15,
    output tri id_16,
    input supply0 id_17,
    input wire id_18,
    input supply1 id_19,
    output uwire id_20
);
  always @(posedge "")
    if (1'b0) begin : LABEL_0
      id_3 = 1 / -1 - 1;
    end
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
