Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu Mar 14 18:16:45 2024
| Host         : DESKTOP-8AMLJMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sw_timing_summary_routed.rpt -pb sw_timing_summary_routed.pb -rpx sw_timing_summary_routed.rpx -warn_on_violation
| Design       : sw
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 5.336ns (52.381%)  route 4.851ns (47.619%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.563     4.008    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.152     4.160 r  D1_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.289     6.449    D1_seg_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    10.188 r  D1_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.188    D1_seg[3]
    C2                                                                r  D1_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 5.105ns (50.451%)  route 5.014ns (49.549%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.912     4.373    sw_IBUF[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.497 r  D1_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.101     6.598    D1_seg_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    10.119 r  D1_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.119    D1_seg[6]
    D1                                                                r  D1_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.954ns  (logic 5.324ns (53.487%)  route 4.630ns (46.513%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.564     4.009    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.152     4.161 r  D1_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     6.227    D1_seg_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.727     9.954 r  D1_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.954    D1_seg[0]
    F4                                                                r  D1_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 5.107ns (51.774%)  route 4.757ns (48.226%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           2.619     4.072    sw_IBUF[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.124     4.196 r  D1_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.139     6.334    D1_seg_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531     9.865 r  D1_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.865    D1_seg[4]
    B1                                                                r  D1_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.810ns  (logic 5.317ns (54.202%)  route 4.493ns (45.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           2.619     4.072    sw_IBUF[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.154     4.226 r  D1_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     6.100    D1_seg_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.711     9.810 r  D1_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.810    D1_seg[5]
    H4                                                                r  D1_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.397ns  (logic 5.114ns (54.417%)  route 4.284ns (45.583%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.563     4.008    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.132 r  D1_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721     5.853    D1_seg_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544     9.397 r  D1_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.397    D1_seg[2]
    D2                                                                r  D1_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 5.058ns (54.469%)  route 4.228ns (45.531%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.564     4.009    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.133 r  D1_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.797    D1_seg_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488     9.286 r  D1_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.286    D1_seg[1]
    J3                                                                r  D1_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.463ns (53.391%)  route 1.277ns (46.609%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.946     1.175    sw_IBUF[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.220 r  D1_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.551    D1_seg_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     2.741 r  D1_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.741    D1_seg[1]
    J3                                                                r  D1_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.480ns (52.975%)  route 1.314ns (47.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.815     1.028    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.073 r  D1_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.499     1.572    D1_seg_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     2.794 r  D1_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.794    D1_seg[6]
    D1                                                                r  D1_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.511ns (53.639%)  route 1.306ns (46.361%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.943     1.164    sw_IBUF[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.209 r  D1_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.572    D1_seg_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     2.817 r  D1_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.817    D1_seg[2]
    D2                                                                r  D1_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.529ns (53.794%)  route 1.314ns (46.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.892     1.105    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.042     1.147 r  D1_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.569    D1_seg_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.274     2.843 r  D1_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.843    D1_seg[5]
    H4                                                                r  D1_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D1_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.490ns (50.801%)  route 1.443ns (49.199%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.892     1.105    sw_IBUF[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.150 r  D1_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.552     1.702    D1_seg_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     2.933 r  D1_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.933    D1_seg[4]
    B1                                                                r  D1_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D1_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.558ns (51.724%)  route 1.454ns (48.276%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.946     1.175    sw_IBUF[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.042     1.217 r  D1_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.725    D1_seg_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.288     3.013 r  D1_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.013    D1_seg[0]
    F4                                                                r  D1_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D1_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.123ns  (logic 1.569ns (50.227%)  route 1.554ns (49.773%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.943     1.164    sw_IBUF[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.049     1.213 r  D1_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.612     1.824    D1_seg_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.299     3.123 r  D1_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.123    D1_seg[3]
    C2                                                                r  D1_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





