# RISC-V simulator
This RISC-V simulator is from the work done by [Simon Rokicki](http://people.irisa.fr/Simon.Rokicki/) on [Hybrid Dynamic binary translation](https://github.com/srokicki/HybridDBT)
This serves as a golden reference for the development of this processor.
