 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : s9234
Version: F-2011.09-SP4
Date   : Mon Apr 11 21:37:14 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1058/ZN (INVX0)                         0.32       1.43 f
  U1080/QN (AOI221X1)                      1.84       3.27 r
  U1079/QN (NOR2X0)                        0.14       3.41 f
  U1315/QN (NAND3X0)                       0.15       3.56 r
  U1187/QN (NAND2X1)                       0.18       3.74 f
  U837/Q (XOR2X1)                          0.45       4.19 r
  U1360/Q (AND2X1)                         0.37       4.56 r
  U1405/QN (NAND2X0)                       0.32       4.89 f
  U1452/ZN (INVX0)                         0.24       5.13 r
  U438/Q (AO221X1)                         0.27       5.40 r
  U1647/Q (AO22X1)                         0.44       5.84 r
  U918/Q (XOR2X1)                          0.62       6.46 f
  U1120/QN (NAND2X1)                       0.13       6.59 r
  U1121/Q (AND2X1)                         0.23       6.82 r
  U1333/QN (NAND2X1)                       0.15       6.96 f
  U1266/QN (NAND2X1)                       0.15       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_142/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_142/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_142/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_142/Q (dff_68)                       0.00       1.22 f
  U1529/ZN (INVX0)                         0.91       2.13 r
  U858/Q (XOR2X2)                          0.61       2.74 f
  U1270/QN (NOR2X0)                        0.98       3.72 r
  U1269/Z (NBUFFX2)                        0.40       4.12 r
  U451/Q (XOR2X1)                          0.61       4.73 f
  U1475/QN (NAND2X0)                       0.25       4.98 r
  U1277/QN (NAND3X1)                       0.38       5.36 f
  U1362/QN (NAND2X1)                       0.14       5.51 r
  U1406/QN (NAND2X0)                       0.53       6.04 f
  U344/Q (AO221X1)                         0.51       6.56 f
  U1110/QN (NAND2X1)                       0.14       6.69 r
  U1117/Q (AO222X1)                        0.41       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.03       1.78 r
  U1507/ZN (INVX0)                         0.92       2.70 f
  U1493/QN (NOR2X0)                        0.31       3.01 r
  U1420/ZN (INVX0)                         0.24       3.25 f
  U1104/Q (AO22X1)                         0.28       3.54 f
  U1227/QN (NAND2X0)                       0.28       3.81 r
  U1240/Q (AND2X1)                         0.46       4.27 r
  U569/QN (AOI22X1)                        0.55       4.82 f
  U1481/QN (OAI21X1)                       0.38       5.20 r
  U1645/ZN (INVX0)                         0.26       5.47 f
  U1657/ZN (INVX0)                         0.26       5.73 r
  U1199/Q (AND4X1)                         0.46       6.19 r
  U1683/ZN (INVX0)                         0.28       6.47 f
  U1380/ZN (INVX0)                         0.27       6.73 r
  U535/Q (AO21X1)                          0.38       7.11 r
  DFF_155/D (dff_55)                       0.00       7.11 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.03       1.78 r
  U1507/ZN (INVX0)                         0.92       2.70 f
  U1493/QN (NOR2X0)                        0.31       3.01 r
  U1420/ZN (INVX0)                         0.24       3.25 f
  U1104/Q (AO22X1)                         0.28       3.54 f
  U1227/QN (NAND2X0)                       0.28       3.81 r
  U1240/Q (AND2X1)                         0.46       4.27 r
  U569/QN (AOI22X1)                        0.55       4.82 f
  U1481/QN (OAI21X1)                       0.38       5.20 r
  U1645/ZN (INVX0)                         0.26       5.47 f
  U1657/ZN (INVX0)                         0.26       5.73 r
  U1199/Q (AND4X1)                         0.46       6.19 r
  U1683/ZN (INVX0)                         0.28       6.47 f
  U1381/ZN (INVX0)                         0.27       6.73 r
  U549/Q (AO21X1)                          0.38       7.11 r
  DFF_210/D (dff_0)                        0.00       7.11 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.03       1.78 r
  U1507/ZN (INVX0)                         0.92       2.70 f
  U1493/QN (NOR2X0)                        0.31       3.01 r
  U1420/ZN (INVX0)                         0.24       3.25 f
  U1104/Q (AO22X1)                         0.28       3.54 f
  U1227/QN (NAND2X0)                       0.28       3.81 r
  U1240/Q (AND2X1)                         0.46       4.27 r
  U569/QN (AOI22X1)                        0.55       4.82 f
  U1481/QN (OAI21X1)                       0.38       5.20 r
  U1645/ZN (INVX0)                         0.26       5.47 f
  U1657/ZN (INVX0)                         0.26       5.73 r
  U1199/Q (AND4X1)                         0.46       6.19 r
  U1683/ZN (INVX0)                         0.28       6.47 f
  U1381/ZN (INVX0)                         0.27       6.73 r
  U553/Q (AO21X1)                          0.38       7.11 r
  DFF_150/D (dff_60)                       0.00       7.11 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.03       1.78 r
  U1507/ZN (INVX0)                         0.92       2.70 f
  U1493/QN (NOR2X0)                        0.31       3.01 r
  U1420/ZN (INVX0)                         0.24       3.25 f
  U1104/Q (AO22X1)                         0.28       3.54 f
  U1227/QN (NAND2X0)                       0.28       3.81 r
  U1240/Q (AND2X1)                         0.46       4.27 r
  U569/QN (AOI22X1)                        0.55       4.82 f
  U1481/QN (OAI21X1)                       0.38       5.20 r
  U1645/ZN (INVX0)                         0.26       5.47 f
  U1657/ZN (INVX0)                         0.26       5.73 r
  U1199/Q (AND4X1)                         0.46       6.19 r
  U1683/ZN (INVX0)                         0.28       6.47 f
  U1380/ZN (INVX0)                         0.27       6.73 r
  U546/Q (AO21X1)                          0.38       7.11 r
  DFF_206/D (dff_4)                        0.00       7.11 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1215/Z (NBUFFX2)                        0.37       1.47 r
  U1621/QN (NAND2X0)                       0.88       2.35 f
  U1052/Z (NBUFFX2)                        0.42       2.77 f
  U458/Q (OA22X1)                          0.67       3.43 f
  U1183/QN (NAND2X0)                       0.14       3.57 r
  U1187/QN (NAND2X1)                       0.17       3.74 f
  U837/Q (XOR2X1)                          0.45       4.19 r
  U1360/Q (AND2X1)                         0.37       4.56 r
  U1405/QN (NAND2X0)                       0.32       4.89 f
  U1452/ZN (INVX0)                         0.24       5.13 r
  U438/Q (AO221X1)                         0.27       5.40 r
  U1647/Q (AO22X1)                         0.44       5.84 r
  U918/Q (XOR2X1)                          0.62       6.45 f
  U1120/QN (NAND2X1)                       0.13       6.59 r
  U1121/Q (AND2X1)                         0.23       6.82 r
  U1333/QN (NAND2X1)                       0.15       6.96 f
  U1266/QN (NAND2X1)                       0.15       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_47/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_47/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_47/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_47/Q (dff_163)                       0.00       1.22 f
  U1501/ZN (INVX0)                         0.99       2.21 r
  U854/QN (NOR4X1)                         0.61       2.82 f
  U1216/Q (AND3X1)                         0.70       3.52 f
  U1235/Z (NBUFFX2)                        0.37       3.89 f
  U1045/QN (NAND3X0)                       0.36       4.26 r
  U1044/Z (NBUFFX2)                        0.64       4.90 r
  U1286/QN (NAND2X1)                       0.61       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.19 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U1268/ZN (INVX0)                         0.32       6.78 f
  U473/QN (NAND4X0)                        0.30       7.08 r
  DFF_167/D (dff_43)                       0.00       7.08 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1058/ZN (INVX0)                         0.32       1.43 f
  U1080/QN (AOI221X1)                      1.84       3.27 r
  U1079/QN (NOR2X0)                        0.14       3.41 f
  U1315/QN (NAND3X0)                       0.15       3.56 r
  U1187/QN (NAND2X1)                       0.18       3.74 f
  U837/Q (XOR2X1)                          0.45       4.19 r
  U1360/Q (AND2X1)                         0.37       4.56 r
  U1405/QN (NAND2X0)                       0.32       4.89 f
  U1452/ZN (INVX0)                         0.24       5.13 r
  U438/Q (AO221X1)                         0.27       5.40 r
  U1361/Z (NBUFFX2)                        0.36       5.76 r
  U1406/QN (NAND2X0)                       0.28       6.04 f
  U344/Q (AO221X1)                         0.51       6.55 f
  U1110/QN (NAND2X1)                       0.14       6.69 r
  U1117/Q (AO222X1)                        0.41       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_47/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_47/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_47/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_47/Q (dff_163)                       0.00       1.22 f
  U1501/ZN (INVX0)                         0.99       2.21 r
  U854/QN (NOR4X1)                         0.61       2.82 f
  U1216/Q (AND3X1)                         0.70       3.52 f
  U1235/Z (NBUFFX2)                        0.37       3.89 f
  U1045/QN (NAND3X0)                       0.36       4.26 r
  U1044/Z (NBUFFX2)                        0.64       4.90 r
  U1286/QN (NAND2X1)                       0.61       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.19 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U1268/ZN (INVX0)                         0.32       6.78 f
  U477/QN (NAND4X0)                        0.30       7.08 r
  DFF_187/D (dff_23)                       0.00       7.08 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_43/U3/ZN (INVX0)                     0.14       1.16 f
  DFF_43/Q (dff_167)                       0.00       1.16 f
  U1215/Z (NBUFFX2)                        0.36       1.52 f
  U1621/QN (NAND2X0)                       0.86       2.38 r
  U1642/QN (NOR2X0)                        0.37       2.75 f
  U1254/QN (NAND2X0)                       0.31       3.06 r
  U1263/QN (NOR2X0)                        0.35       3.41 f
  U1270/QN (NOR2X0)                        0.30       3.72 r
  U1269/Z (NBUFFX2)                        0.40       4.11 r
  U451/Q (XOR2X1)                          0.61       4.73 f
  U1475/QN (NAND2X0)                       0.25       4.98 r
  U1277/QN (NAND3X1)                       0.38       5.36 f
  U1362/QN (NAND2X1)                       0.14       5.50 r
  U1406/QN (NAND2X0)                       0.53       6.04 f
  U344/Q (AO221X1)                         0.51       6.55 f
  U1110/QN (NAND2X1)                       0.14       6.69 r
  U1117/Q (AO222X1)                        0.41       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g310 (in)                                0.02       1.77 f
  U1707/QN (NOR2X0)                        0.99       2.76 r
  U1348/Q (AND3X1)                         0.44       3.20 r
  U906/QN (OAI21X1)                        0.47       3.67 f
  U1617/ZN (INVX0)                         0.27       3.93 r
  U1225/ZN (INVX0)                         0.28       4.22 f
  U1171/QN (NAND3X0)                       0.54       4.76 r
  U891/Q (OR2X1)                           0.41       5.17 r
  U544/Q (OA222X1)                         1.04       6.21 r
  U1735/QN (NOR2X0)                        0.17       6.38 f
  U845/Q (XOR2X1)                          0.44       6.82 r
  U542/Q (AO21X1)                          0.30       7.11 r
  DFF_65/D (dff_145)                       0.00       7.11 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g98 (in)                                 0.03       1.78 r
  U808/Q (OR2X1)                           1.05       2.84 r
  U806/Q (AND2X1)                          0.39       3.23 r
  U658/Q (AO22X1)                          0.44       3.67 r
  U1197/QN (NAND3X1)                       0.77       4.43 f
  U1149/Q (OR2X1)                          0.40       4.83 f
  U653/Q (OA22X1)                          0.41       5.24 f
  U1132/Q (OR2X1)                          0.43       5.68 f
  U1131/QN (NAND2X0)                       0.25       5.93 r
  U1250/QN (NAND2X0)                       0.19       6.11 f
  U1162/ZN (INVX0)                         0.28       6.40 r
  U1251/ZN (INVX0)                         0.27       6.67 f
  U956/QN (OAI21X1)                        0.46       7.13 r
  DFF_29/D (dff_181)                       0.00       7.13 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.18 r
  data arrival time                                   7.18

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.18
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1215/Z (NBUFFX2)                        0.37       1.47 r
  U1621/QN (NAND2X0)                       0.88       2.35 f
  U1052/Z (NBUFFX2)                        0.42       2.77 f
  U458/Q (OA22X1)                          0.67       3.43 f
  U1183/QN (NAND2X0)                       0.14       3.57 r
  U1187/QN (NAND2X1)                       0.17       3.74 f
  U837/Q (XOR2X1)                          0.45       4.19 r
  U1360/Q (AND2X1)                         0.37       4.56 r
  U1405/QN (NAND2X0)                       0.32       4.89 f
  U1452/ZN (INVX0)                         0.24       5.13 r
  U438/Q (AO221X1)                         0.27       5.40 r
  U1361/Z (NBUFFX2)                        0.36       5.75 r
  U1406/QN (NAND2X0)                       0.28       6.04 f
  U344/Q (AO221X1)                         0.51       6.55 f
  U1110/QN (NAND2X1)                       0.14       6.69 r
  U1117/Q (AO222X1)                        0.41       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g89 (input port clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g89 (in)                                 0.02       1.77 r
  U1508/ZN (INVX0)                         0.47       2.24 f
  U1090/Q (AND3X1)                         0.98       3.22 f
  U869/QN (OAI21X1)                        0.54       3.77 r
  U1008/ZN (INVX0)                         0.26       4.03 f
  U1634/ZN (INVX0)                         0.27       4.30 r
  U1392/Q (AND2X1)                         0.62       4.93 r
  U1669/ZN (INVX0)                         0.29       5.22 f
  U625/Q (OA221X1)                         1.12       6.34 f
  U624/Q (XOR2X1)                          0.46       6.80 r
  U1255/QN (NAND2X0)                       0.15       6.95 f
  U1163/QN (NAND2X0)                       0.14       7.09 r
  DFF_22/D (dff_188)                       0.00       7.09 r
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g310 (in)                                0.03       1.78 r
  U1707/QN (NOR2X0)                        0.98       2.76 f
  U1348/Q (AND3X1)                         0.40       3.16 f
  U906/QN (OAI21X1)                        0.49       3.65 r
  U1617/ZN (INVX0)                         0.27       3.92 f
  U1225/ZN (INVX0)                         0.27       4.20 r
  U556/QN (NAND4X0)                        0.58       4.77 f
  U1081/Q (OR2X1)                          0.41       5.18 f
  U1118/Z (NBUFFX2)                        0.34       5.53 f
  U1138/QN (NAND3X1)                       0.67       6.20 r
  U1726/QN (NAND2X0)                       0.17       6.37 f
  U1000/Q (XOR2X1)                         0.45       6.81 r
  U549/Q (AO21X1)                          0.30       7.11 r
  DFF_210/D (dff_0)                        0.00       7.11 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.58       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U473/QN (NAND4X0)                        0.30       7.07 r
  DFF_167/D (dff_43)                       0.00       7.07 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.59       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U473/QN (NAND4X0)                        0.30       7.07 r
  DFF_167/D (dff_43)                       0.00       7.07 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.58       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U477/QN (NAND4X0)                        0.30       7.07 r
  DFF_187/D (dff_23)                       0.00       7.07 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.59       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U477/QN (NAND4X0)                        0.30       7.07 r
  DFF_187/D (dff_23)                       0.00       7.07 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g301 (in)                                0.02       1.77 r
  U1488/ZN (INVX0)                         0.46       2.23 f
  U1348/Q (AND3X1)                         0.92       3.16 f
  U906/QN (OAI21X1)                        0.49       3.65 r
  U1617/ZN (INVX0)                         0.27       3.92 f
  U1225/ZN (INVX0)                         0.27       4.19 r
  U556/QN (NAND4X0)                        0.58       4.77 f
  U1081/Q (OR2X1)                          0.41       5.18 f
  U1118/Z (NBUFFX2)                        0.34       5.52 f
  U1138/QN (NAND3X1)                       0.67       6.19 r
  U1726/QN (NAND2X0)                       0.17       6.36 f
  U1000/Q (XOR2X1)                         0.45       6.81 r
  U549/Q (AO21X1)                          0.30       7.10 r
  DFF_210/D (dff_0)                        0.00       7.10 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1114/ZN (INVX0)                         1.61       2.79 f
  U823/QN (NOR4X1)                         0.87       3.65 r
  U1239/Q (AND2X1)                         0.36       4.02 r
  U1240/Q (AND2X1)                         0.24       4.26 r
  U569/QN (AOI22X1)                        0.55       4.81 f
  U1481/QN (OAI21X1)                       0.38       5.19 r
  U1645/ZN (INVX0)                         0.26       5.46 f
  U1657/ZN (INVX0)                         0.26       5.72 r
  U1199/Q (AND4X1)                         0.46       6.18 r
  U1683/ZN (INVX0)                         0.28       6.46 f
  U1380/ZN (INVX0)                         0.27       6.72 r
  U535/Q (AO21X1)                          0.38       7.10 r
  DFF_155/D (dff_55)                       0.00       7.10 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1114/ZN (INVX0)                         1.61       2.79 f
  U823/QN (NOR4X1)                         0.87       3.65 r
  U1239/Q (AND2X1)                         0.36       4.02 r
  U1240/Q (AND2X1)                         0.24       4.26 r
  U569/QN (AOI22X1)                        0.55       4.81 f
  U1481/QN (OAI21X1)                       0.38       5.19 r
  U1645/ZN (INVX0)                         0.26       5.46 f
  U1657/ZN (INVX0)                         0.26       5.72 r
  U1199/Q (AND4X1)                         0.46       6.18 r
  U1683/ZN (INVX0)                         0.28       6.46 f
  U1381/ZN (INVX0)                         0.27       6.72 r
  U549/Q (AO21X1)                          0.38       7.10 r
  DFF_210/D (dff_0)                        0.00       7.10 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1114/ZN (INVX0)                         1.61       2.79 f
  U823/QN (NOR4X1)                         0.87       3.65 r
  U1239/Q (AND2X1)                         0.36       4.02 r
  U1240/Q (AND2X1)                         0.24       4.26 r
  U569/QN (AOI22X1)                        0.55       4.81 f
  U1481/QN (OAI21X1)                       0.38       5.19 r
  U1645/ZN (INVX0)                         0.26       5.46 f
  U1657/ZN (INVX0)                         0.26       5.72 r
  U1199/Q (AND4X1)                         0.46       6.18 r
  U1683/ZN (INVX0)                         0.28       6.46 f
  U1381/ZN (INVX0)                         0.27       6.72 r
  U553/Q (AO21X1)                          0.38       7.10 r
  DFF_150/D (dff_60)                       0.00       7.10 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1114/ZN (INVX0)                         1.61       2.79 f
  U823/QN (NOR4X1)                         0.87       3.65 r
  U1239/Q (AND2X1)                         0.36       4.02 r
  U1240/Q (AND2X1)                         0.24       4.26 r
  U569/QN (AOI22X1)                        0.55       4.81 f
  U1481/QN (OAI21X1)                       0.38       5.19 r
  U1645/ZN (INVX0)                         0.26       5.46 f
  U1657/ZN (INVX0)                         0.26       5.72 r
  U1199/Q (AND4X1)                         0.46       6.18 r
  U1683/ZN (INVX0)                         0.28       6.46 f
  U1380/ZN (INVX0)                         0.27       6.72 r
  U546/Q (AO21X1)                          0.38       7.10 r
  DFF_206/D (dff_4)                        0.00       7.10 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.59       3.17 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.04 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.29 r
  U1286/QN (NAND2X1)                       0.21       5.50 f
  U1237/QN (NOR2X0)                        0.36       5.86 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U473/QN (NAND4X0)                        0.30       7.07 r
  DFF_167/D (dff_43)                       0.00       7.07 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1215/Z (NBUFFX2)                        0.37       1.47 r
  U1621/QN (NAND2X0)                       0.88       2.35 f
  U1052/Z (NBUFFX2)                        0.42       2.77 f
  U1050/Q (OR2X1)                          0.62       3.38 f
  U1315/QN (NAND3X0)                       0.17       3.55 r
  U1187/QN (NAND2X1)                       0.18       3.73 f
  U837/Q (XOR2X1)                          0.45       4.18 r
  U1360/Q (AND2X1)                         0.37       4.55 r
  U1405/QN (NAND2X0)                       0.32       4.87 f
  U1452/ZN (INVX0)                         0.24       5.12 r
  U438/Q (AO221X1)                         0.27       5.39 r
  U1647/Q (AO22X1)                         0.44       5.83 r
  U918/Q (XOR2X1)                          0.62       6.44 f
  U1120/QN (NAND2X1)                       0.13       6.58 r
  U1121/Q (AND2X1)                         0.23       6.80 r
  U1333/QN (NAND2X1)                       0.15       6.95 f
  U1266/QN (NAND2X1)                       0.15       7.10 r
  DFF_119/D (dff_91)                       0.00       7.10 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_179/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_179/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_179/Q_reg/Q (DFFX1)                  0.62       1.17 r
  DFF_179/Q (dff_31)                       0.00       1.17 r
  U1717/ZN (INVX0)                         1.33       2.50 f
  U1102/Z (NBUFFX2)                        0.37       2.87 f
  U1065/ZN (INVX0)                         0.55       3.42 r
  U1143/ZN (INVX0)                         0.79       4.21 f
  U1306/QN (NAND3X0)                       1.46       5.67 r
  U1696/Q (AND2X1)                         0.26       5.93 r
  U1695/QN (NAND4X0)                       0.18       6.10 f
  U1699/Q (AO22X1)                         0.34       6.45 f
  U1714/Q (AND2X1)                         0.22       6.66 f
  U1312/QN (NAND2X1)                       0.12       6.79 r
  U1323/QN (NAND2X0)                       0.16       6.95 f
  U1266/QN (NAND2X1)                       0.15       7.10 r
  DFF_119/D (dff_91)                       0.00       7.10 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_47/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_47/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_47/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_47/Q (dff_163)                       0.00       1.22 f
  U1501/ZN (INVX0)                         0.99       2.21 r
  U854/QN (NOR4X1)                         0.61       2.82 f
  U1216/Q (AND3X1)                         0.70       3.52 f
  U1235/Z (NBUFFX2)                        0.37       3.89 f
  U1045/QN (NAND3X0)                       0.36       4.26 r
  U1044/Z (NBUFFX2)                        0.64       4.90 r
  U1286/QN (NAND2X1)                       0.61       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.19 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U482/QN (AOI221X1)                       0.50       6.96 f
  U1096/QN (NAND2X0)                       0.13       7.08 r
  DFF_63/D (dff_147)                       0.00       7.08 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.59       3.17 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.04 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.29 r
  U1286/QN (NAND2X1)                       0.21       5.50 f
  U1237/QN (NOR2X0)                        0.36       5.86 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U1268/ZN (INVX0)                         0.32       6.77 f
  U477/QN (NAND4X0)                        0.30       7.07 r
  DFF_187/D (dff_23)                       0.00       7.07 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g98 (in)                                 0.03       1.78 f
  U808/Q (OR2X1)                           1.08       2.85 f
  U806/Q (AND2X1)                          0.38       3.23 f
  U658/Q (AO22X1)                          0.45       3.68 f
  U864/Q (OR3X1)                           0.69       4.38 f
  U1153/Q (OR2X1)                          0.41       4.79 f
  U653/Q (OA22X1)                          0.44       5.23 f
  U1132/Q (OR2X1)                          0.43       5.67 f
  U1131/QN (NAND2X0)                       0.25       5.91 r
  U1250/QN (NAND2X0)                       0.19       6.10 f
  U1162/ZN (INVX0)                         0.28       6.38 r
  U1251/ZN (INVX0)                         0.27       6.66 f
  U956/QN (OAI21X1)                        0.46       7.12 r
  DFF_29/D (dff_181)                       0.00       7.12 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g301 (in)                                0.02       1.77 f
  U1488/ZN (INVX0)                         0.46       2.23 r
  U1348/Q (AND3X1)                         0.96       3.19 r
  U906/QN (OAI21X1)                        0.47       3.66 f
  U1617/ZN (INVX0)                         0.27       3.92 r
  U1225/ZN (INVX0)                         0.28       4.20 f
  U1171/QN (NAND3X0)                       0.54       4.74 r
  U891/Q (OR2X1)                           0.41       5.16 r
  U544/Q (OA222X1)                         1.04       6.19 r
  U1735/QN (NOR2X0)                        0.17       6.37 f
  U845/Q (XOR2X1)                          0.44       6.81 r
  U542/Q (AO21X1)                          0.30       7.10 r
  DFF_65/D (dff_145)                       0.00       7.10 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.42       0.97 f
  DFF_43/U3/ZN (INVX0)                     0.14       1.11 r
  DFF_43/Q (dff_167)                       0.00       1.11 r
  U1215/Z (NBUFFX2)                        0.37       1.47 r
  U1621/QN (NAND2X0)                       0.88       2.35 f
  U1052/Z (NBUFFX2)                        0.42       2.77 f
  U1050/Q (OR2X1)                          0.62       3.38 f
  U1315/QN (NAND3X0)                       0.17       3.55 r
  U1187/QN (NAND2X1)                       0.18       3.73 f
  U837/Q (XOR2X1)                          0.45       4.18 r
  U1360/Q (AND2X1)                         0.37       4.55 r
  U1405/QN (NAND2X0)                       0.32       4.87 f
  U1452/ZN (INVX0)                         0.24       5.12 r
  U438/Q (AO221X1)                         0.27       5.39 r
  U1361/Z (NBUFFX2)                        0.36       5.74 r
  U1406/QN (NAND2X0)                       0.28       6.03 f
  U344/Q (AO221X1)                         0.51       6.54 f
  U1110/QN (NAND2X1)                       0.14       6.68 r
  U1117/Q (AO222X1)                        0.41       7.09 r
  DFF_2/D (dff_208)                        0.00       7.09 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_169/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_41             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_169/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_169/Q_reg/QN (DFFX1)                 0.42       0.97 f
  DFF_169/U3/ZN (INVX0)                    0.14       1.11 r
  DFF_169/Q (dff_41)                       0.00       1.11 r
  U851/ZN (INVX0)                          0.30       1.41 f
  U1387/ZN (INVX0)                         0.93       2.34 r
  U1004/ZN (INVX0)                         0.56       2.89 f
  U1655/ZN (INVX0)                         0.55       3.44 r
  U358/Q (AO22X1)                          1.01       4.45 r
  U922/Q (AND2X1)                          0.60       5.06 r
  U355/QN (OAI221X1)                       0.54       5.60 f
  U886/QN (AOI222X1)                       0.59       6.19 r
  U1012/Q (AND2X1)                         0.39       6.58 r
  U1110/QN (NAND2X1)                       0.15       6.73 f
  U1117/Q (AO222X1)                        0.47       7.19 f
  DFF_2/D (dff_208)                        0.00       7.19 f
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.19       7.26
  data required time                                  7.26
  -----------------------------------------------------------
  data required time                                  7.26
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_141/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_89/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_141/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_141/Q_reg/Q (DFFX1)                  0.63       1.18 r
  DFF_141/Q (dff_69)                       0.00       1.18 r
  U791/Q (AND2X1)                          2.47       3.65 r
  U787/Q (AND2X1)                          0.36       4.01 r
  U754/Q (AND2X1)                          0.76       4.77 r
  U742/Q (AND2X1)                          0.76       5.53 r
  U737/Q (AND2X1)                          0.75       6.28 r
  U1230/Q (XNOR2X2)                        0.64       6.92 f
  U1213/QN (NOR2X0)                        0.16       7.08 r
  DFF_89/D (dff_121)                       0.00       7.08 r
  DFF_89/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_89/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.58       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.46 r
  U482/QN (AOI221X1)                       0.50       6.95 f
  U1096/QN (NAND2X0)                       0.13       7.08 r
  DFF_63/D (dff_147)                       0.00       7.08 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_35/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_35/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_35/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_35/Q (dff_175)                       0.00       1.19 f
  U1345/ZN (INVX0)                         0.17       1.36 r
  U1346/ZN (INVX0)                         1.21       2.56 f
  U1196/QN (NAND3X0)                       1.89       4.45 r
  U503/QN (NAND3X0)                        0.43       4.88 f
  U829/QN (NOR4X1)                         0.77       5.65 r
  U1236/QN (NAND2X0)                       0.52       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U1268/ZN (INVX0)                         0.32       6.76 f
  U473/QN (NAND4X0)                        0.30       7.06 r
  DFF_167/D (dff_43)                       0.00       7.06 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.59       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.94 f
  U1372/QN (NOR3X0)                        0.36       5.30 r
  U1286/QN (NAND2X1)                       0.21       5.51 f
  U1237/QN (NOR2X0)                        0.36       5.87 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U482/QN (AOI221X1)                       0.50       6.95 f
  U1096/QN (NAND2X0)                       0.13       7.08 r
  DFF_63/D (dff_147)                       0.00       7.08 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.41       2.58 f
  U1344/Q (XNOR2X2)                        0.58       3.16 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.03 f
  U1116/QN (NAND3X1)                       0.63       4.66 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.28 r
  U1286/QN (NAND2X1)                       0.21       5.49 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U1268/ZN (INVX0)                         0.32       6.76 f
  U473/QN (NAND4X0)                        0.30       7.06 r
  DFF_167/D (dff_43)                       0.00       7.06 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_35/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_35/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_35/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_35/Q (dff_175)                       0.00       1.19 f
  U1345/ZN (INVX0)                         0.17       1.36 r
  U1346/ZN (INVX0)                         1.21       2.56 f
  U1196/QN (NAND3X0)                       1.89       4.45 r
  U503/QN (NAND3X0)                        0.43       4.88 f
  U829/QN (NOR4X1)                         0.77       5.65 r
  U1236/QN (NAND2X0)                       0.52       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U1268/ZN (INVX0)                         0.32       6.76 f
  U477/QN (NAND4X0)                        0.30       7.06 r
  DFF_187/D (dff_23)                       0.00       7.06 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.41       2.58 f
  U1344/Q (XNOR2X2)                        0.58       3.16 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.03 f
  U1116/QN (NAND3X1)                       0.63       4.66 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.28 r
  U1286/QN (NAND2X1)                       0.21       5.49 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U1268/ZN (INVX0)                         0.32       6.76 f
  U477/QN (NAND4X0)                        0.30       7.06 r
  DFF_187/D (dff_23)                       0.00       7.06 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g98 (in)                                 0.03       1.78 r
  U1480/QN (NOR2X0)                        0.99       2.77 f
  U1090/Q (AND3X1)                         0.43       3.20 f
  U869/QN (OAI21X1)                        0.54       3.75 r
  U1008/ZN (INVX0)                         0.26       4.01 f
  U1634/ZN (INVX0)                         0.27       4.28 r
  U1392/Q (AND2X1)                         0.62       4.91 r
  U1669/ZN (INVX0)                         0.29       5.20 f
  U625/Q (OA221X1)                         1.12       6.32 f
  U624/Q (XOR2X1)                          0.46       6.78 r
  U1255/QN (NAND2X0)                       0.15       6.93 f
  U1163/QN (NAND2X0)                       0.14       7.08 r
  DFF_22/D (dff_188)                       0.00       7.08 r
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g310 (in)                                0.02       1.77 f
  U1707/QN (NOR2X0)                        0.99       2.76 r
  U1348/Q (AND3X1)                         0.44       3.20 r
  U906/QN (OAI21X1)                        0.47       3.67 f
  U1617/ZN (INVX0)                         0.27       3.93 r
  U1225/ZN (INVX0)                         0.28       4.22 f
  U556/QN (NAND4X0)                        0.55       4.77 r
  U1081/Q (OR2X1)                          0.40       5.17 r
  U1118/Z (NBUFFX2)                        0.33       5.50 r
  U544/Q (OA222X1)                         0.68       6.19 r
  U1735/QN (NOR2X0)                        0.17       6.36 f
  U845/Q (XOR2X1)                          0.44       6.80 r
  U542/Q (AO21X1)                          0.30       7.09 r
  DFF_65/D (dff_145)                       0.00       7.09 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.59       3.17 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.04 f
  U1116/QN (NAND3X1)                       0.63       4.67 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.29 r
  U1286/QN (NAND2X1)                       0.21       5.50 f
  U1237/QN (NOR2X0)                        0.36       5.86 r
  U1236/QN (NAND2X0)                       0.31       6.18 f
  U1267/ZN (INVX0)                         0.27       6.45 r
  U482/QN (AOI221X1)                       0.50       6.95 f
  U1096/QN (NAND2X0)                       0.13       7.07 r
  DFF_63/D (dff_147)                       0.00       7.07 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_106/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g310 (in)                                0.02       1.77 f
  U1707/QN (NOR2X0)                        0.99       2.76 r
  U1348/Q (AND3X1)                         0.44       3.20 r
  U906/QN (OAI21X1)                        0.47       3.67 f
  U1617/ZN (INVX0)                         0.27       3.93 r
  U1225/ZN (INVX0)                         0.28       4.22 f
  U1171/QN (NAND3X0)                       0.54       4.76 r
  U891/Q (OR2X1)                           0.41       5.17 r
  U1089/Q (OA222X1)                        1.00       6.17 r
  U1088/QN (NOR2X0)                        0.17       6.35 f
  U1200/Q (XOR2X1)                         0.44       6.79 r
  U539/Q (AO21X1)                          0.30       7.09 r
  DFF_106/D (dff_104)                      0.00       7.09 r
  DFF_106/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_106/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_168/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_27/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_168/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_168/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_168/Q (dff_42)                       0.00       1.21 f
  U1611/QN (NAND2X0)                       0.55       1.76 r
  U1619/QN (NOR2X0)                        0.39       2.15 f
  U1252/QN (NAND2X0)                       0.89       3.04 r
  U1292/QN (NOR2X0)                        0.36       3.40 f
  U1291/QN (NOR2X0)                        0.35       3.75 r
  U1638/QN (NOR2X0)                        0.38       4.13 f
  U1390/ZN (INVX0)                         0.31       4.44 r
  U1371/ZN (INVX0)                         0.56       5.00 f
  U1383/QN (NOR3X0)                        0.48       5.49 r
  U962/Q (AO22X1)                          0.72       6.20 r
  U490/QN (AOI22X1)                        0.52       6.73 f
  U1723/QN (NAND2X1)                       0.13       6.86 r
  U1463/Q (OR2X1)                          0.24       7.10 r
  DFF_27/D (dff_183)                       0.00       7.10 r
  DFF_27/Q_reg/D (DFFX1)                   0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_27/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_209/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_209/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_209/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_209/Q (dff_1)                        0.00       1.20 f
  U832/Q (XOR2X1)                          0.62       1.83 r
  U1466/Q (XNOR3X1)                        0.74       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.16 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_6/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_6/Q_reg/CLK (DFFX1)                  0.00       0.55 r
  DFF_6/Q_reg/Q (DFFX1)                    0.66       1.21 f
  DFF_6/Q (dff_204)                        0.00       1.21 f
  U1336/Q (XOR2X1)                         0.63       1.84 r
  U1466/Q (XNOR3X1)                        0.72       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.60       3.20 r
  U1152/Q (OA21X1)                         0.44       3.64 r
  U1209/Q (AND4X1)                         0.46       4.10 r
  U1670/QN (NAND3X1)                       0.66       4.76 f
  U503/QN (NAND3X0)                        0.18       4.94 r
  U909/Z (NBUFFX2)                         0.65       5.59 r
  U1078/Z (NBUFFX2)                        0.34       5.94 r
  U1130/Q (AO21X1)                         0.61       6.55 r
  U499/QN (AOI221X1)                       0.33       6.87 f
  U498/QN (NAND4X0)                        0.18       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.36       2.16 r
  U1466/Q (XNOR3X1)                        0.42       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_209/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_209/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_209/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_209/Q (dff_1)                        0.00       1.20 f
  U832/Q (XOR2X1)                          0.62       1.83 r
  U1466/Q (XNOR3X1)                        0.74       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.16 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.61       3.20 r
  U1152/Q (OA21X1)                         0.44       3.64 r
  U1209/Q (AND4X1)                         0.46       4.10 r
  U1670/QN (NAND3X1)                       0.66       4.76 f
  U503/QN (NAND3X0)                        0.18       4.94 r
  U909/Z (NBUFFX2)                         0.65       5.59 r
  U1078/Z (NBUFFX2)                        0.34       5.93 r
  U1130/Q (AO21X1)                         0.61       6.54 r
  U499/QN (AOI221X1)                       0.33       6.87 f
  U498/QN (NAND4X0)                        0.18       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_6/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_6/Q_reg/CLK (DFFX1)                  0.00       0.55 r
  DFF_6/Q_reg/Q (DFFX1)                    0.66       1.21 f
  DFF_6/Q (dff_204)                        0.00       1.21 f
  U1336/Q (XOR2X1)                         0.63       1.84 r
  U1466/Q (XNOR3X1)                        0.72       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.36       2.16 r
  U1466/Q (XNOR3X1)                        0.42       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.38       2.56 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_35/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_35/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_35/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_35/Q (dff_175)                       0.00       1.19 f
  U1345/ZN (INVX0)                         0.17       1.36 r
  U1346/ZN (INVX0)                         1.21       2.56 f
  U1196/QN (NAND3X0)                       1.89       4.45 r
  U503/QN (NAND3X0)                        0.43       4.88 f
  U829/QN (NOR4X1)                         0.77       5.65 r
  U1236/QN (NAND2X0)                       0.52       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U482/QN (AOI221X1)                       0.50       6.94 f
  U1096/QN (NAND2X0)                       0.13       7.07 r
  DFF_63/D (dff_147)                       0.00       7.07 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.38       2.56 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_117/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_117/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_117/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_117/Q (dff_93)                       0.00       1.21 f
  U1467/Q (XNOR3X1)                        0.95       2.16 f
  U1466/Q (XNOR3X1)                        0.41       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.59 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.64 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.41       2.58 f
  U1344/Q (XNOR2X2)                        0.58       3.16 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.03 f
  U1116/QN (NAND3X1)                       0.63       4.66 r
  U1395/ZN (INVX0)                         0.27       4.93 f
  U1372/QN (NOR3X0)                        0.36       5.28 r
  U1286/QN (NAND2X1)                       0.21       5.49 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.17 f
  U1267/ZN (INVX0)                         0.27       6.44 r
  U482/QN (AOI221X1)                       0.50       6.94 f
  U1096/QN (NAND2X0)                       0.13       7.06 r
  DFF_63/D (dff_147)                       0.00       7.06 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_18/Q_reg/Q (DFFX1)                   0.61       1.16 r
  DFF_18/Q (dff_192)                       0.00       1.16 r
  U1492/QN (NOR2X0)                        0.73       1.89 f
  U1675/QN (NAND2X0)                       0.58       2.47 r
  U748/QN (NOR3X0)                         0.74       3.21 f
  U869/QN (OAI21X1)                        0.53       3.74 r
  U1008/ZN (INVX0)                         0.26       4.00 f
  U1634/ZN (INVX0)                         0.27       4.27 r
  U1392/Q (AND2X1)                         0.62       4.90 r
  U1669/ZN (INVX0)                         0.29       5.19 f
  U625/Q (OA221X1)                         1.12       6.31 f
  U624/Q (XOR2X1)                          0.46       6.77 r
  U1255/QN (NAND2X0)                       0.15       6.92 f
  U1163/QN (NAND2X0)                       0.14       7.06 r
  DFF_22/D (dff_188)                       0.00       7.06 r
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_92/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_92/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_92/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_92/Q (dff_118)                       0.00       1.21 f
  U1499/QN (NAND2X0)                       0.64       1.86 r
  U854/QN (NOR4X1)                         0.93       2.79 f
  U1216/Q (AND3X1)                         0.70       3.49 f
  U1235/Z (NBUFFX2)                        0.37       3.86 f
  U1045/QN (NAND3X0)                       0.36       4.23 r
  U1044/Z (NBUFFX2)                        0.64       4.87 r
  U1286/QN (NAND2X1)                       0.61       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_117/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_117/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_117/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_117/Q (dff_93)                       0.00       1.21 f
  U1467/Q (XNOR3X1)                        0.95       2.16 f
  U1466/Q (XNOR3X1)                        0.41       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.59 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.64 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g310 (in)                                0.02       1.77 f
  U1707/QN (NOR2X0)                        0.99       2.76 r
  U1348/Q (AND3X1)                         0.44       3.20 r
  U906/QN (OAI21X1)                        0.47       3.67 f
  U1617/ZN (INVX0)                         0.27       3.93 r
  U1225/ZN (INVX0)                         0.28       4.22 f
  U1171/QN (NAND3X0)                       0.54       4.76 r
  U891/Q (OR2X1)                           0.41       5.17 r
  U1113/Q (OA222X1)                        1.00       6.17 r
  U1734/QN (NOR2X0)                        0.17       6.35 f
  U547/Q (XOR2X1)                          0.44       6.79 r
  U546/Q (AO21X1)                          0.30       7.08 r
  DFF_206/D (dff_4)                        0.00       7.08 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g301 (in)                                0.02       1.77 f
  U1488/ZN (INVX0)                         0.46       2.23 r
  U1348/Q (AND3X1)                         0.96       3.19 r
  U906/QN (OAI21X1)                        0.47       3.66 f
  U1617/ZN (INVX0)                         0.27       3.92 r
  U1225/ZN (INVX0)                         0.28       4.20 f
  U556/QN (NAND4X0)                        0.55       4.75 r
  U1081/Q (OR2X1)                          0.40       5.16 r
  U1118/Z (NBUFFX2)                        0.33       5.49 r
  U544/Q (OA222X1)                         0.68       6.17 r
  U1735/QN (NOR2X0)                        0.17       6.35 f
  U845/Q (XOR2X1)                          0.44       6.79 r
  U542/Q (AO21X1)                          0.30       7.08 r
  DFF_65/D (dff_145)                       0.00       7.08 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.58       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1670/QN (NAND3X1)                       0.62       4.67 r
  U503/QN (NAND3X0)                        0.20       4.87 f
  U829/QN (NOR4X1)                         0.77       5.64 r
  U1236/QN (NAND2X0)                       0.52       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_92/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_92/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_92/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_92/Q (dff_118)                       0.00       1.21 f
  U1499/QN (NAND2X0)                       0.64       1.86 r
  U854/QN (NOR4X1)                         0.93       2.79 f
  U1216/Q (AND3X1)                         0.70       3.49 f
  U1235/Z (NBUFFX2)                        0.37       3.86 f
  U1045/QN (NAND3X0)                       0.36       4.23 r
  U1044/Z (NBUFFX2)                        0.64       4.87 r
  U1286/QN (NAND2X1)                       0.61       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.59       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1670/QN (NAND3X1)                       0.62       4.67 r
  U503/QN (NAND3X0)                        0.20       4.87 f
  U829/QN (NOR4X1)                         0.77       5.64 r
  U1236/QN (NAND2X0)                       0.52       6.15 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U473/QN (NAND4X0)                        0.30       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.41       2.59 f
  U1344/Q (XNOR2X2)                        0.58       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1670/QN (NAND3X1)                       0.62       4.67 r
  U503/QN (NAND3X0)                        0.20       4.87 f
  U829/QN (NOR4X1)                         0.77       5.64 r
  U1236/QN (NAND2X0)                       0.52       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_168/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_202/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_168/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_168/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_168/Q (dff_42)                       0.00       1.21 f
  U1015/ZN (INVX0)                         0.54       1.75 r
  U857/QN (NAND3X1)                        1.57       3.32 f
  U1022/Q (AND2X1)                         0.21       3.53 f
  U1365/QN (NAND2X1)                       0.14       3.67 r
  U1308/QN (NAND2X1)                       0.17       3.84 f
  U926/Q (XOR2X1)                          0.45       4.29 r
  U1212/Q (AND2X1)                         0.37       4.65 r
  U1411/QN (NAND2X0)                       0.34       4.99 f
  U1455/ZN (INVX0)                         0.29       5.28 r
  U444/Q (AO221X1)                         0.28       5.56 r
  U1407/QN (NAND2X0)                       0.55       6.11 f
  U1205/QN (NAND2X0)                       0.31       6.42 r
  U1201/QN (NAND2X0)                       0.17       6.59 f
  U352/QN (NAND3X0)                        0.15       6.74 r
  U1356/Q (AO22X1)                         0.34       7.08 r
  DFF_202/D (dff_8)                        0.00       7.08 r
  DFF_202/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_202/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_127/Q (dff_83)                       0.00       1.21 f
  U832/Q (XOR2X1)                          0.64       1.85 r
  U1466/Q (XNOR3X1)                        0.74       2.59 r
  U1344/Q (XNOR2X2)                        0.59       3.18 f
  U1152/Q (OA21X1)                         0.44       3.62 f
  U1209/Q (AND4X1)                         0.43       4.05 f
  U1670/QN (NAND3X1)                       0.62       4.67 r
  U503/QN (NAND3X0)                        0.20       4.87 f
  U829/QN (NOR4X1)                         0.77       5.64 r
  U1236/QN (NAND2X0)                       0.52       6.15 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U1268/ZN (INVX0)                         0.32       6.75 f
  U477/QN (NAND4X0)                        0.30       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.61       3.19 r
  U1152/Q (OA21X1)                         0.44       3.63 r
  U1209/Q (AND4X1)                         0.46       4.09 r
  U1670/QN (NAND3X1)                       0.66       4.75 f
  U503/QN (NAND3X0)                        0.18       4.94 r
  U909/Z (NBUFFX2)                         0.65       5.59 r
  U1078/Z (NBUFFX2)                        0.34       5.93 r
  U1130/Q (AO21X1)                         0.61       6.54 r
  U499/QN (AOI221X1)                       0.33       6.87 f
  U498/QN (NAND4X0)                        0.18       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_35/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_35/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_35/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_35/Q (dff_175)                       0.00       1.19 f
  U1345/ZN (INVX0)                         0.17       1.36 r
  U1346/ZN (INVX0)                         1.21       2.56 f
  U1196/QN (NAND3X0)                       1.89       4.45 r
  U503/QN (NAND3X0)                        0.43       4.88 f
  U829/QN (NOR4X1)                         0.77       5.65 r
  U1101/Q (AND2X1)                         0.58       6.23 r
  U1094/Q (AO21X1)                         0.37       6.60 r
  U492/QN (AOI221X1)                       0.33       6.93 f
  U1191/QN (NAND3X0)                       0.13       7.06 r
  DFF_186/D (dff_24)                       0.00       7.06 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_106/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g301 (in)                                0.02       1.77 f
  U1488/ZN (INVX0)                         0.46       2.23 r
  U1348/Q (AND3X1)                         0.96       3.19 r
  U906/QN (OAI21X1)                        0.47       3.66 f
  U1617/ZN (INVX0)                         0.27       3.92 r
  U1225/ZN (INVX0)                         0.28       4.20 f
  U1171/QN (NAND3X0)                       0.54       4.74 r
  U891/Q (OR2X1)                           0.41       5.16 r
  U1089/Q (OA222X1)                        1.00       6.16 r
  U1088/QN (NOR2X0)                        0.17       6.33 f
  U1200/Q (XOR2X1)                         0.44       6.77 r
  U539/Q (AO21X1)                          0.30       7.08 r
  DFF_106/D (dff_104)                      0.00       7.08 r
  DFF_106/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_106/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g94 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g94 (in)                                 0.02       1.77 r
  U1043/ZN (INVX0)                         0.51       2.29 f
  U1107/Q (AND2X1)                         0.37       2.66 f
  U1106/QN (NAND2X0)                       0.14       2.80 r
  U806/Q (AND2X1)                          0.39       3.19 r
  U658/Q (AO22X1)                          0.44       3.63 r
  U1197/QN (NAND3X1)                       0.77       4.40 f
  U1149/Q (OR2X1)                          0.40       4.80 f
  U653/Q (OA22X1)                          0.41       5.21 f
  U1132/Q (OR2X1)                          0.43       5.64 f
  U1131/QN (NAND2X0)                       0.25       5.89 r
  U1250/QN (NAND2X0)                       0.19       6.07 f
  U1162/ZN (INVX0)                         0.28       6.36 r
  U1251/ZN (INVX0)                         0.27       6.63 f
  U956/QN (OAI21X1)                        0.46       7.09 r
  DFF_29/D (dff_181)                       0.00       7.09 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g306 (in)                                0.02       1.77 f
  U1707/QN (NOR2X0)                        0.95       2.72 r
  U1348/Q (AND3X1)                         0.44       3.16 r
  U906/QN (OAI21X1)                        0.47       3.63 f
  U1617/ZN (INVX0)                         0.27       3.90 r
  U1225/ZN (INVX0)                         0.28       4.18 f
  U1171/QN (NAND3X0)                       0.54       4.72 r
  U891/Q (OR2X1)                           0.41       5.13 r
  U544/Q (OA222X1)                         1.04       6.17 r
  U1735/QN (NOR2X0)                        0.17       6.34 f
  U845/Q (XOR2X1)                          0.44       6.78 r
  U542/Q (AO21X1)                          0.30       7.08 r
  DFF_65/D (dff_145)                       0.00       7.08 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_43/U3/ZN (INVX0)                     0.14       1.16 f
  DFF_43/Q (dff_167)                       0.00       1.16 f
  U1215/Z (NBUFFX2)                        0.36       1.52 f
  U1621/QN (NAND2X0)                       0.86       2.38 r
  U1052/Z (NBUFFX2)                        0.42       2.80 r
  U458/Q (OA22X1)                          0.63       3.42 r
  U1183/QN (NAND2X0)                       0.15       3.58 f
  U1187/QN (NAND2X1)                       0.15       3.73 r
  U837/Q (XOR2X1)                          0.43       4.17 f
  U1360/Q (AND2X1)                         0.36       4.53 f
  U1405/QN (NAND2X0)                       0.30       4.83 r
  U1277/QN (NAND3X1)                       0.50       5.32 f
  U1362/QN (NAND2X1)                       0.14       5.47 r
  U1406/QN (NAND2X0)                       0.53       6.00 f
  U344/Q (AO221X1)                         0.51       6.52 f
  U1110/QN (NAND2X1)                       0.14       6.65 r
  U1117/Q (AO222X1)                        0.41       7.06 r
  DFF_2/D (dff_208)                        0.00       7.06 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.42       0.97 f
  DFF_123/U3/ZN (INVX0)                    0.15       1.12 r
  DFF_123/Q (dff_87)                       0.00       1.12 r
  U1271/Q (XNOR2X1)                        0.64       1.76 r
  U1467/Q (XNOR3X1)                        0.39       2.15 f
  U1466/Q (XNOR3X1)                        0.41       2.56 f
  U1344/Q (XNOR2X2)                        0.58       3.14 f
  U1152/Q (OA21X1)                         0.44       3.59 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.64 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U473/QN (NAND4X0)                        0.30       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.59       3.17 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.04 f
  U1670/QN (NAND3X1)                       0.62       4.66 r
  U503/QN (NAND3X0)                        0.20       4.86 f
  U829/QN (NOR4X1)                         0.77       5.63 r
  U1236/QN (NAND2X0)                       0.52       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U473/QN (NAND4X0)                        0.30       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.42       0.97 f
  DFF_123/U3/ZN (INVX0)                    0.15       1.12 r
  DFF_123/Q (dff_87)                       0.00       1.12 r
  U1271/Q (XNOR2X1)                        0.64       1.76 r
  U1467/Q (XNOR3X1)                        0.39       2.15 f
  U1466/Q (XNOR3X1)                        0.41       2.56 f
  U1344/Q (XNOR2X2)                        0.58       3.14 f
  U1152/Q (OA21X1)                         0.44       3.59 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.64 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U477/QN (NAND4X0)                        0.30       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_209/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_209/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_209/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_209/Q (dff_1)                        0.00       1.20 f
  U832/Q (XOR2X1)                          0.62       1.83 r
  U1466/Q (XNOR3X1)                        0.74       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.16 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.93 f
  U1096/QN (NAND2X0)                       0.13       7.06 r
  DFF_63/D (dff_147)                       0.00       7.06 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_128/Q (dff_82)                       0.00       1.21 f
  U1336/Q (XOR2X1)                         0.65       1.86 r
  U1466/Q (XNOR3X1)                        0.72       2.58 r
  U1344/Q (XNOR2X2)                        0.59       3.17 f
  U1152/Q (OA21X1)                         0.44       3.61 f
  U1209/Q (AND4X1)                         0.43       4.04 f
  U1670/QN (NAND3X1)                       0.62       4.66 r
  U503/QN (NAND3X0)                        0.20       4.86 f
  U829/QN (NOR4X1)                         0.77       5.63 r
  U1236/QN (NAND2X0)                       0.52       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U477/QN (NAND4X0)                        0.30       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_6/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_6/Q_reg/CLK (DFFX1)                  0.00       0.55 r
  DFF_6/Q_reg/Q (DFFX1)                    0.66       1.21 f
  DFF_6/Q (dff_204)                        0.00       1.21 f
  U1336/Q (XOR2X1)                         0.63       1.84 r
  U1466/Q (XNOR3X1)                        0.72       2.57 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.93 f
  U1096/QN (NAND2X0)                       0.13       7.05 r
  DFF_63/D (dff_147)                       0.00       7.05 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.36       2.16 r
  U1466/Q (XNOR3X1)                        0.42       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.92 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.85 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.93 f
  U1096/QN (NAND2X0)                       0.13       7.05 r
  DFF_63/D (dff_147)                       0.00       7.05 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_43/U3/ZN (INVX0)                     0.14       1.16 f
  DFF_43/Q (dff_167)                       0.00       1.16 f
  U1058/ZN (INVX0)                         0.31       1.47 r
  U1080/QN (AOI221X1)                      1.77       3.24 f
  U1079/QN (NOR2X0)                        0.15       3.39 r
  U1315/QN (NAND3X0)                       0.17       3.56 f
  U1187/QN (NAND2X1)                       0.17       3.73 r
  U837/Q (XOR2X1)                          0.43       4.16 f
  U1360/Q (AND2X1)                         0.36       4.52 f
  U1405/QN (NAND2X0)                       0.30       4.82 r
  U1277/QN (NAND3X1)                       0.50       5.32 f
  U1362/QN (NAND2X1)                       0.14       5.46 r
  U1406/QN (NAND2X0)                       0.53       6.00 f
  U344/Q (AO221X1)                         0.51       6.51 f
  U1110/QN (NAND2X1)                       0.14       6.65 r
  U1117/Q (AO222X1)                        0.41       7.06 r
  DFF_2/D (dff_208)                        0.00       7.06 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g94 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g94 (in)                                 0.02       1.77 f
  U1043/ZN (INVX0)                         0.51       2.28 r
  U1107/Q (AND2X1)                         0.39       2.67 r
  U1106/QN (NAND2X0)                       0.16       2.83 f
  U806/Q (AND2X1)                          0.37       3.20 f
  U658/Q (AO22X1)                          0.45       3.65 f
  U864/Q (OR3X1)                           0.69       4.35 f
  U1153/Q (OR2X1)                          0.41       4.76 f
  U653/Q (OA22X1)                          0.44       5.20 f
  U1132/Q (OR2X1)                          0.43       5.64 f
  U1131/QN (NAND2X0)                       0.25       5.88 r
  U1250/QN (NAND2X0)                       0.19       6.07 f
  U1162/ZN (INVX0)                         0.28       6.35 r
  U1251/ZN (INVX0)                         0.27       6.63 f
  U956/QN (OAI21X1)                        0.46       7.09 r
  DFF_29/D (dff_181)                       0.00       7.09 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.41       2.58 f
  U1344/Q (XNOR2X2)                        0.60       3.18 r
  U1152/Q (OA21X1)                         0.44       3.62 r
  U1209/Q (AND4X1)                         0.46       4.09 r
  U1670/QN (NAND3X1)                       0.66       4.75 f
  U503/QN (NAND3X0)                        0.18       4.93 r
  U909/Z (NBUFFX2)                         0.65       5.58 r
  U1078/Z (NBUFFX2)                        0.34       5.92 r
  U1130/Q (AO21X1)                         0.61       6.53 r
  U499/QN (AOI221X1)                       0.33       6.86 f
  U498/QN (NAND4X0)                        0.18       7.04 r
  DFF_44/D (dff_166)                       0.00       7.04 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.36       2.14 r
  U1466/Q (XNOR3X1)                        0.42       2.56 f
  U1344/Q (XNOR2X2)                        0.58       3.14 f
  U1152/Q (OA21X1)                         0.44       3.58 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.63 r
  U1395/ZN (INVX0)                         0.27       4.90 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.83 r
  U1236/QN (NAND2X0)                       0.31       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U473/QN (NAND4X0)                        0.30       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.08 r
  data arrival time                                   7.08

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_123/Q (dff_87)                       0.00       1.17 f
  U1271/Q (XNOR2X1)                        0.63       1.79 r
  U1467/Q (XNOR3X1)                        0.39       2.18 f
  U1466/Q (XNOR3X1)                        0.38       2.56 r
  U1344/Q (XNOR2X2)                        0.59       3.15 f
  U1152/Q (OA21X1)                         0.44       3.60 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.65 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.93 f
  U1096/QN (NAND2X0)                       0.13       7.05 r
  DFF_63/D (dff_147)                       0.00       7.05 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.36       2.14 r
  U1466/Q (XNOR3X1)                        0.42       2.56 f
  U1344/Q (XNOR2X2)                        0.58       3.14 f
  U1152/Q (OA21X1)                         0.44       3.58 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.63 r
  U1395/ZN (INVX0)                         0.27       4.90 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.83 r
  U1236/QN (NAND2X0)                       0.31       6.15 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.74 f
  U477/QN (NAND4X0)                        0.30       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.08 r
  data arrival time                                   7.08

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_117/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_117/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_117/Q_reg/Q (DFFX1)                  0.66       1.21 f
  DFF_117/Q (dff_93)                       0.00       1.21 f
  U1467/Q (XNOR3X1)                        0.95       2.16 f
  U1466/Q (XNOR3X1)                        0.41       2.57 f
  U1344/Q (XNOR2X2)                        0.58       3.15 f
  U1152/Q (OA21X1)                         0.44       3.59 f
  U1209/Q (AND4X1)                         0.43       4.02 f
  U1116/QN (NAND3X1)                       0.63       4.64 r
  U1395/ZN (INVX0)                         0.27       4.91 f
  U1372/QN (NOR3X0)                        0.36       5.27 r
  U1286/QN (NAND2X1)                       0.21       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.93 f
  U1096/QN (NAND2X0)                       0.13       7.05 r
  DFF_63/D (dff_147)                       0.00       7.05 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_43/U3/ZN (INVX0)                     0.14       1.16 f
  DFF_43/Q (dff_167)                       0.00       1.16 f
  U1215/Z (NBUFFX2)                        0.36       1.52 f
  U1621/QN (NAND2X0)                       0.86       2.38 r
  U1052/Z (NBUFFX2)                        0.42       2.80 r
  U1050/Q (OR2X1)                          0.59       3.38 r
  U1315/QN (NAND3X0)                       0.18       3.56 f
  U1187/QN (NAND2X1)                       0.17       3.73 r
  U837/Q (XOR2X1)                          0.43       4.16 f
  U1360/Q (AND2X1)                         0.36       4.52 f
  U1405/QN (NAND2X0)                       0.30       4.82 r
  U1277/QN (NAND3X1)                       0.50       5.32 f
  U1362/QN (NAND2X1)                       0.14       5.46 r
  U1406/QN (NAND2X0)                       0.53       6.00 f
  U344/Q (AO221X1)                         0.51       6.51 f
  U1110/QN (NAND2X1)                       0.14       6.65 r
  U1117/Q (AO222X1)                        0.41       7.06 r
  DFF_2/D (dff_208)                        0.00       7.06 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_82/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_82/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_82/Q_reg/Q (DFFX1)                   0.63       1.18 r
  DFF_82/Q (dff_128)                       0.00       1.18 r
  U1720/ZN (INVX0)                         2.12       3.30 f
  U1686/Z (NBUFFX2)                        0.66       3.95 f
  U1687/Z (NBUFFX2)                        1.11       5.07 f
  U913/Q (AO22X1)                          0.67       5.73 f
  U416/Q (AO221X1)                         0.58       6.31 f
  U1010/Q (AND3X1)                         0.30       6.61 f
  U1312/QN (NAND2X1)                       0.15       6.75 r
  U1323/QN (NAND2X0)                       0.16       6.92 f
  U1266/QN (NAND2X1)                       0.15       7.07 r
  DFF_119/D (dff_91)                       0.00       7.07 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.38       2.55 r
  U1344/Q (XNOR2X2)                        0.59       3.14 f
  U1152/Q (OA21X1)                         0.44       3.58 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.63 r
  U1395/ZN (INVX0)                         0.27       4.90 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.83 r
  U1236/QN (NAND2X0)                       0.31       6.14 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.73 f
  U473/QN (NAND4X0)                        0.30       7.03 r
  DFF_167/D (dff_43)                       0.00       7.03 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.08 r
  data arrival time                                   7.08

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_142/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_142/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_142/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_142/Q (dff_68)                       0.00       1.22 f
  U1529/ZN (INVX0)                         0.91       2.13 r
  U858/Q (XOR2X2)                          0.61       2.74 f
  U1270/QN (NOR2X0)                        0.98       3.72 r
  U1086/Z (NBUFFX2)                        0.39       4.11 r
  U1632/QN (NOR2X0)                        0.16       4.27 f
  U1374/ZN (INVX0)                         0.30       4.56 r
  U1373/ZN (INVX0)                         0.51       5.07 f
  U1391/QN (NOR3X0)                        0.47       5.54 r
  U1705/Z (NBUFFX2)                        0.41       5.95 r
  U855/Q (AO22X2)                          0.42       6.37 r
  U1303/QN (AOI222X1)                      0.53       6.90 f
  U498/QN (NAND4X0)                        0.14       7.04 r
  DFF_44/D (dff_166)                       0.00       7.04 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.03       1.78 r
  U1707/QN (NOR2X0)                        0.94       2.72 f
  U1348/Q (AND3X1)                         0.40       3.12 f
  U906/QN (OAI21X1)                        0.49       3.61 r
  U1617/ZN (INVX0)                         0.27       3.88 f
  U1225/ZN (INVX0)                         0.27       4.16 r
  U556/QN (NAND4X0)                        0.58       4.73 f
  U1081/Q (OR2X1)                          0.41       5.14 f
  U1118/Z (NBUFFX2)                        0.34       5.49 f
  U1138/QN (NAND3X1)                       0.67       6.16 r
  U1726/QN (NAND2X0)                       0.17       6.33 f
  U1000/Q (XOR2X1)                         0.45       6.77 r
  U549/Q (AO21X1)                          0.30       7.07 r
  DFF_210/D (dff_0)                        0.00       7.07 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g301 (in)                                0.02       1.77 f
  U1488/ZN (INVX0)                         0.46       2.23 r
  U1348/Q (AND3X1)                         0.96       3.19 r
  U906/QN (OAI21X1)                        0.47       3.66 f
  U1617/ZN (INVX0)                         0.27       3.92 r
  U1225/ZN (INVX0)                         0.28       4.20 f
  U1171/QN (NAND3X0)                       0.54       4.74 r
  U891/Q (OR2X1)                           0.41       5.16 r
  U1113/Q (OA222X1)                        1.00       6.16 r
  U1734/QN (NOR2X0)                        0.17       6.33 f
  U547/Q (XOR2X1)                          0.44       6.77 r
  U546/Q (AO21X1)                          0.30       7.07 r
  DFF_206/D (dff_4)                        0.00       7.07 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_92/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_63/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_92/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_92/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_92/Q (dff_118)                       0.00       1.21 f
  U1499/QN (NAND2X0)                       0.64       1.86 r
  U854/QN (NOR4X1)                         0.93       2.79 f
  U1216/Q (AND3X1)                         0.70       3.49 f
  U1235/Z (NBUFFX2)                        0.37       3.86 f
  U1045/QN (NAND3X0)                       0.36       4.23 r
  U1044/Z (NBUFFX2)                        0.64       4.87 r
  U1286/QN (NAND2X1)                       0.61       5.48 f
  U1237/QN (NOR2X0)                        0.36       5.84 r
  U1236/QN (NAND2X0)                       0.31       6.16 f
  U1267/ZN (INVX0)                         0.27       6.43 r
  U482/QN (AOI221X1)                       0.50       6.92 f
  U1096/QN (NAND2X0)                       0.13       7.05 r
  DFF_63/D (dff_147)                       0.00       7.05 r
  DFF_63/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_63/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX1)                  0.46       1.01 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.16 f
  DFF_98/Q (dff_112)                       0.00       1.16 f
  U1271/Q (XNOR2X1)                        0.62       1.78 r
  U1467/Q (XNOR3X1)                        0.39       2.17 f
  U1466/Q (XNOR3X1)                        0.38       2.55 r
  U1344/Q (XNOR2X2)                        0.59       3.14 f
  U1152/Q (OA21X1)                         0.44       3.58 f
  U1209/Q (AND4X1)                         0.43       4.01 f
  U1116/QN (NAND3X1)                       0.63       4.63 r
  U1395/ZN (INVX0)                         0.27       4.90 f
  U1372/QN (NOR3X0)                        0.36       5.26 r
  U1286/QN (NAND2X1)                       0.21       5.47 f
  U1237/QN (NOR2X0)                        0.36       5.83 r
  U1236/QN (NAND2X0)                       0.31       6.14 f
  U1267/ZN (INVX0)                         0.27       6.42 r
  U1268/ZN (INVX0)                         0.32       6.73 f
  U477/QN (NAND4X0)                        0.30       7.03 r
  DFF_187/D (dff_23)                       0.00       7.03 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.08 r
  data arrival time                                   7.08

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.68       1.23 f
  DFF_32/Q (dff_178)                       0.00       1.23 f
  U1114/ZN (INVX0)                         1.60       2.84 r
  U823/QN (NOR4X1)                         0.86       3.69 f
  U1239/Q (AND2X1)                         0.35       4.04 f
  U1240/Q (AND2X1)                         0.23       4.27 f
  U569/QN (AOI22X1)                        0.57       4.84 r
  U1481/QN (OAI21X1)                       0.35       5.19 f
  U1049/ZN (INVX0)                         0.30       5.49 r
  U542/Q (AO21X1)                          1.58       7.07 r
  DFF_65/D (dff_145)                       0.00       7.07 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.68       1.23 f
  DFF_32/Q (dff_178)                       0.00       1.23 f
  U1114/ZN (INVX0)                         1.60       2.84 r
  U823/QN (NOR4X1)                         0.86       3.69 f
  U1239/Q (AND2X1)                         0.35       4.04 f
  U1240/Q (AND2X1)                         0.23       4.27 f
  U569/QN (AOI22X1)                        0.57       4.84 r
  U1481/QN (OAI21X1)                       0.35       5.19 f
  U1049/ZN (INVX0)                         0.30       5.49 r
  U546/Q (AO21X1)                          1.58       7.07 r
  DFF_206/D (dff_4)                        0.00       7.07 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
