<!DOCTYPE html>
<html>
  <h1>RISC-V Base Instruction Set (aka RV64I)</h1>
  <h2>Friday, July 14th, 2023</h2>
  <p>This is a cheatsheet for RV64I, which does not contain any multiply or
    divide instructions. RISC-V is split into different formats of instructions,
    each of which are 32 bits long.</p>
  <h3>R-Type Instructions</h3>
  <h4>funct7 rs2 rs1 funct3 rd opcode</h4>
  <p>R-type instructions perform an operation on two operands, like adding two
    registers, shifting one register left or right a certain number of times 
    specified in a second register, etc. R-type means do something with two
    values located in two registers.
  </p>
  <p><b>add, addw</b></p>
  <p>add, add word</p>
  <p><b>sub, subw</b></p>
  <p>subtract, subtract word</p>
  <p><b>and</b></p>
  <p>and</p>
  <p><b>or</b></p>
  <p>or</p>
  <p><b>xor</b></p>
  <p>exclusive or</p>
  <p><b>sll, sllw</b></p>
  <p>shift logical left, shift logical left word</p>
  <p><b>srl, srlw</b></p>
  <p>shift logical right, shift logical right word</p>
  <p><b>sra, sraw</b></p>
  <p>shift arithmetic right, shift arithmetic right word</p>
  <p><b>slt, sltu</b></p>
  <p>set if less than, set if less than unsigned</p>
 
 
 
  
  
</html>