// Seed: 629828933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_8[-1] = id_5;
  assign id_1[1] = id_2 * id_6 * id_5 * -1 * id_4 * (id_5 == 1) * 1 * id_4 + -1;
  assign id_1 = (id_6);
endmodule
module module_1 #(
    parameter id_8 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_17,
      id_14,
      id_3,
      id_5,
      id_2,
      id_5,
      id_21,
      id_20,
      id_9,
      id_15,
      id_1,
      id_10,
      id_13,
      id_17,
      id_1
  );
  always @(negedge -1'd0) $unsigned(2);
  ;
endmodule
