{
  "module_name": "clk-mt6797-venc.c",
  "hash_id": "81e75932a9a10d338f97c148739c3ee26209c6078246eac646e8ca851f224269",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6797-venc.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt6797-clk.h>\n\nstatic const struct mtk_gate_regs venc_cg_regs = {\n\t.set_ofs = 0x0004,\n\t.clr_ofs = 0x0008,\n\t.sta_ofs = 0x0000,\n};\n\n#define GATE_VENC(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &venc_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate venc_clks[] = {\n\tGATE_VENC(CLK_VENC_0, \"venc_0\", \"mm_sel\", 0),\n\tGATE_VENC(CLK_VENC_1, \"venc_1\", \"venc_sel\", 4),\n\tGATE_VENC(CLK_VENC_2, \"venc_2\", \"venc_sel\", 8),\n\tGATE_VENC(CLK_VENC_3, \"venc_3\", \"venc_sel\", 12),\n};\n\nstatic const struct mtk_clk_desc venc_desc = {\n\t.clks = venc_clks,\n\t.num_clks = ARRAY_SIZE(venc_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt6797_venc[] = {\n\t{\n\t\t.compatible = \"mediatek,mt6797-vencsys\",\n\t\t.data = &venc_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6797_venc);\n\nstatic struct platform_driver clk_mt6797_venc_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt6797-venc\",\n\t\t.of_match_table = of_match_clk_mt6797_venc,\n\t},\n};\nmodule_platform_driver(clk_mt6797_venc_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}