{"files":[{"patch":"@@ -121,1 +121,1 @@\n-   \/\/ (imm[31:28] == 0x7ff && imm[19] == 1), upper = imm[63:32] + 1.\n+   \/\/ (imm[31:20] == 0x7ff && imm[19] == 1), upper = imm[63:32] + 1.\n@@ -276,1 +276,1 @@\n-  uintptr_t imm64 = (uintptr_t)addr;\n+  int64_t imm64 = (int64_t)addr;\n@@ -284,1 +284,1 @@\n-  assert(is_unsigned_imm_in_range(imm64, 47, 0) || (imm64 == (uintptr_t)-1),\n+  assert(is_unsigned_imm_in_range(imm64, 47, 0) || (imm64 == (int64_t)-1),\n@@ -287,1 +287,1 @@\n-  int32_t imm = imm64 >> 17;\n+  int64_t imm = imm64 >> 17;\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -1225,1 +1225,1 @@\n-  \/\/ Load upper 32 bits. Upper = target[63:32], but if target[31] = 1 or (target[31:28] == 0x7ff && target[19] == 1),\n+  \/\/ Load upper 32 bits. Upper = target[63:32], but if target[31] = 1 or (target[31:20] == 0x7ff && target[19] == 1),\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}