; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_convolution_div_max_pool2d_with_indices_pow_relu_sub_sum_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %8 = and i32 %7, 31, !dbg !11
  %9 = lshr i32 %7, 5, !dbg !11
  %10 = shl i32 %7, 2, !dbg !11
  %11 = and i32 %10, 252, !dbg !11
  %12 = shl i32 %6, 8, !dbg !12
  %13 = or disjoint i32 %12, %11, !dbg !13
  %14 = sext i32 %13 to i64, !dbg !14
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !14
  %16 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %15, i1 true) #3, !dbg !15
  %17 = extractvalue { i32, i32, i32, i32 } %16, 0, !dbg !15
  %18 = extractvalue { i32, i32, i32, i32 } %16, 1, !dbg !15
  %19 = extractvalue { i32, i32, i32, i32 } %16, 2, !dbg !15
  %20 = extractvalue { i32, i32, i32, i32 } %16, 3, !dbg !15
  %21 = zext nneg i32 %11 to i64, !dbg !16
  %22 = getelementptr float, ptr addrspace(1) %1, i64 %21, !dbg !16
  %23 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !17
  %24 = extractvalue { i32, i32, i32, i32 } %23, 0, !dbg !17
  %25 = extractvalue { i32, i32, i32, i32 } %23, 1, !dbg !17
  %26 = extractvalue { i32, i32, i32, i32 } %23, 2, !dbg !17
  %27 = extractvalue { i32, i32, i32, i32 } %23, 3, !dbg !17
  %28 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !15
  %29 = insertelement <2 x i32> %28, i32 %18, i64 1, !dbg !15
  %30 = bitcast <2 x i32> %29 to <2 x float>, !dbg !15
  %31 = insertelement <2 x i32> poison, i32 %24, i64 0, !dbg !17
  %32 = insertelement <2 x i32> %31, i32 %25, i64 1, !dbg !17
  %33 = bitcast <2 x i32> %32 to <2 x float>, !dbg !17
  %34 = fadd <2 x float> %30, %33, !dbg !18
  %35 = fcmp olt <2 x float> %34, zeroinitializer, !dbg !19
  %36 = select <2 x i1> %35, <2 x float> zeroinitializer, <2 x float> %34, !dbg !23
  %37 = fmul <2 x float> %36, %36, !dbg !24
  %38 = insertelement <2 x i32> poison, i32 %20, i64 0, !dbg !15
  %39 = insertelement <2 x i32> %38, i32 %19, i64 1, !dbg !15
  %40 = bitcast <2 x i32> %39 to <2 x float>, !dbg !15
  %41 = insertelement <2 x i32> poison, i32 %27, i64 0, !dbg !17
  %42 = insertelement <2 x i32> %41, i32 %26, i64 1, !dbg !17
  %43 = bitcast <2 x i32> %42 to <2 x float>, !dbg !17
  %44 = fadd <2 x float> %40, %43, !dbg !18
  %45 = fcmp olt <2 x float> %44, zeroinitializer, !dbg !19
  %46 = select <2 x i1> %45, <2 x float> zeroinitializer, <2 x float> %44, !dbg !23
  %47 = fmul <2 x float> %46, %46, !dbg !24
  %shift = shufflevector <2 x float> %37, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !25
  %48 = fadd <2 x float> %37, %shift, !dbg !25
  %shift1 = shufflevector <2 x float> %47, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !25
  %49 = fadd <2 x float> %shift1, %48, !dbg !25
  %50 = fadd <2 x float> %47, %49, !dbg !25
  %51 = extractelement <2 x float> %50, i64 0, !dbg !25
  %52 = bitcast float %51 to i32, !dbg !30
  %53 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %52, i32 16, i32 31), !dbg !30
  %54 = bitcast i32 %53 to float, !dbg !30
  %55 = fadd float %51, %54, !dbg !25
  %56 = bitcast float %55 to i32, !dbg !30
  %57 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 8, i32 31), !dbg !30
  %58 = bitcast i32 %57 to float, !dbg !30
  %59 = fadd float %55, %58, !dbg !25
  %60 = bitcast float %59 to i32, !dbg !30
  %61 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %60, i32 4, i32 31), !dbg !30
  %62 = bitcast i32 %61 to float, !dbg !30
  %63 = fadd float %59, %62, !dbg !25
  %64 = bitcast float %63 to i32, !dbg !30
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 2, i32 31), !dbg !30
  %66 = bitcast i32 %65 to float, !dbg !30
  %67 = fadd float %63, %66, !dbg !25
  %68 = bitcast float %67 to i32, !dbg !30
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 1, i32 31), !dbg !30
  %70 = bitcast i32 %69 to float, !dbg !30
  %71 = fadd float %67, %70, !dbg !25
  %72 = icmp eq i32 %8, 0, !dbg !30
  %73 = and i32 %9, 1, !dbg !30
  %74 = getelementptr float, ptr addrspace(3) @global_smem, i32 %73, !dbg !30
  %75 = bitcast float %71 to <1 x i32>, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %75, i1 %72) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %76 = icmp slt i32 %7, 2, !dbg !30
  %77 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !30
  %78 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %77, i1 %76) #3, !dbg !30
  %79 = bitcast i32 %78 to float, !dbg !30
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %78, i32 1, i32 31), !dbg !30
  %81 = bitcast i32 %80 to float, !dbg !30
  %82 = fadd float %79, %81, !dbg !25
  %83 = and i32 %7, 1, !dbg !30
  %84 = icmp eq i32 %83, 0, !dbg !30
  %85 = and i1 %76, %84, !dbg !30
  %86 = bitcast float %82 to <1 x i32>, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %77, <1 x i32> %86, i1 %85) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %87 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !30
  %88 = fadd float %87, 0.000000e+00, !dbg !31
  %bc = bitcast <2 x float> %36 to <2 x i32>, !dbg !33
  %89 = extractelement <2 x i32> %bc, i64 0, !dbg !33
  %bc2 = bitcast <2 x float> %36 to <2 x i32>, !dbg !33
  %90 = extractelement <2 x i32> %bc2, i64 1, !dbg !33
  %bc3 = bitcast <2 x float> %46 to <2 x i32>, !dbg !33
  %91 = extractelement <2 x i32> %bc3, i64 1, !dbg !33
  %bc4 = bitcast <2 x float> %46 to <2 x i32>, !dbg !33
  %92 = extractelement <2 x i32> %bc4, i64 0, !dbg !33
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %89, i32 %90, i32 %91, i32 %92, ptr addrspace(1) %15, i1 true) #3, !dbg !33
  %93 = sext i32 %6 to i64, !dbg !34
  %94 = getelementptr float, ptr addrspace(1) %2, i64 %93, !dbg !34
  %urem = and i32 %7, 63, !dbg !35
  %95 = icmp eq i32 %urem, 0, !dbg !35
  %96 = bitcast float %88 to i32, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %96, ptr addrspace(1) %94, i1 %95) #3, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmgdpyuyblaoycy6fnhreisklpk5n3v2lowb5ruuejwwrrrjluo4.py", directory: "inductor_cache/mg")
!4 = !{ptr @triton_per_fused_convolution_div_max_pool2d_with_indices_pow_relu_sub_sum_16, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_convolution_div_max_pool2d_with_indices_pow_relu_sub_sum_16, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_convolution_div_max_pool2d_with_indices_pow_relu_sub_sum_16", linkageName: "triton_per_fused_convolution_div_max_pool2d_with_indices_pow_relu_sub_sum_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 32, column: 43, scope: !7)
!13 = !DILocation(line: 32, column: 39, scope: !7)
!14 = !DILocation(line: 32, column: 34, scope: !7)
!15 = !DILocation(line: 32, column: 48, scope: !7)
!16 = !DILocation(line: 33, column: 30, scope: !7)
!17 = !DILocation(line: 33, column: 35, scope: !7)
!18 = !DILocation(line: 34, column: 18, scope: !7)
!19 = !DILocation(line: 118, column: 15, scope: !20, inlinedAt: !22)
!20 = distinct !DILexicalBlockFile(scope: !7, file: !21, discriminator: 0)
!21 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!22 = !DILocation(line: 36, column: 40, scope: !7)
!23 = !DILocation(line: 121, column: 29, scope: !20, inlinedAt: !22)
!24 = !DILocation(line: 37, column: 18, scope: !7)
!25 = !DILocation(line: 256, column: 15, scope: !26, inlinedAt: !29)
!26 = distinct !DILexicalBlockFile(scope: !28, file: !27, discriminator: 0)
!27 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!28 = distinct !DILexicalBlockFile(scope: !7, file: !27, discriminator: 0)
!29 = !DILocation(line: 39, column: 57, scope: !7)
!30 = !DILocation(line: 267, column: 36, scope: !28, inlinedAt: !29)
!31 = !DILocation(line: 73, column: 15, scope: !20, inlinedAt: !32)
!32 = !DILocation(line: 39, column: 44, scope: !7)
!33 = !DILocation(line: 40, column: 48, scope: !7)
!34 = !DILocation(line: 41, column: 25, scope: !7)
!35 = !DILocation(line: 41, column: 36, scope: !7)
!36 = !DILocation(line: 41, column: 4, scope: !7)
