# ALU
Designed ALU and self-checking testbench using VHDL


------------------------------------
| 000 | A & B (bitwise AND)        |
| 001 | A | B (bitwise OR)         |
| 010 | A + B (bitwise addition)   |
| 011 | Not Assigned               |
| 100 | A & ~B (bitwise AND)       |
| 101 | A | ~B (bitwise OR)        |
| 110 | A - B (bitwise subtraction)|
| 111 | Set-on-Less-Than (SLT)     |
------------------------------------
