package peripherals

//The Rx Module from the Chisel Book by Martin Schoeberl

import chisel3._
import chisel3.util._

class UartIO extends DecoupledIO(UInt(8.W)) {}

class Rx(frequency: Int, baudRate: Int) extends Module {
  val io = IO(new Bundle {
    val rxd     = Input(UInt(1.W))
    val channel = new UartIO()
  })
  val BIT_CNT   = (frequency + baudRate / 2) / baudRate - 1
  val START_CNT = (3 * frequency / 2 + baudRate / 2) / baudRate - 2 // -2 for the falling delay

  // Sync in the asynchronous RX data
  val rxReg   = RegNext(RegNext(io.rxd, 0.U), 0.U)
  val falling = !rxReg && (RegNext(rxReg) === 1.U)

  val shiftReg = RegInit(0.U(8.W))
  val cntReg   = RegInit(BIT_CNT.U(20.W)) // have some idle time before listening
  val bitsReg  = RegInit(0.U(4.W))
  val valReg   = RegInit(false.B)

  when(cntReg =/= 0.U) {
    cntReg := cntReg - 1.U
  }.elsewhen(bitsReg =/= 0.U) {
    cntReg   := BIT_CNT.U
    shiftReg := Cat(rxReg, shiftReg >> 1)
    bitsReg  := bitsReg - 1.U
    // the last shifted in
    when(bitsReg === 1.U) {
      valReg := true.B
    }
  }.elsewhen(falling) { // wait 1.5 bits after falling edge of start
    cntReg  := START_CNT.U
    bitsReg := 8.U
  }
  when(valReg && io.channel.ready) {
    valReg := false.B
  }
  io.channel.bits  := shiftReg
  io.channel.valid := valReg
}
