
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b34c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000285c  0801b530  0801b530  0001c530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dd8c  0801dd8c  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dd8c  0801dd8c  0001ed8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dd94  0801dd94  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dd94  0801dd94  0001ed94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dd98  0801dd98  0001ed98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801dd9c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b80  20000368  0801e104  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee8  0801e104  0001fee8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003044c  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007eaa  00000000  00000000  0004f7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025e0  00000000  00000000  00057690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cd8  00000000  00000000  00059c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000300d0  00000000  00000000  0005b948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003dec5  00000000  00000000  0008ba18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0221  00000000  00000000  000c98dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9afe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ab70  00000000  00000000  001a9b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b46b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801b514 	.word	0x0801b514

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801b514 	.word	0x0801b514

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 ff1e 	bl	8002d9c <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 ffd8 	bl	8002f1c <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 fa1a 	bl	80033ac <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fd22 	bl	80039c8 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 f8a9 	bl	80040ec <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f003 f89e 	bl	80040ec <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 feeb 	bl	8002ddc <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f9ec 	bl	80033ec <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f003 f8a5 	bl	800416c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f003 f89e 	bl	800416c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f018 f813 	bl	801937a <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f018 f820 	bl	80193ae <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 f905 	bl	80025d6 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f001 f8e7 	bl	80025d6 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f018 f81b 	bl	80194ae <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f005 f866 	bl	8006554 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 f899 	bl	80025d6 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fe92 	bl	80041ec <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 f9e8 	bl	80038b8 <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fc1d 	bl	8003d28 <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f001 fe4a 	bl	8003188 <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f017 ff57 	bl	80193ae <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f003 f845 	bl	80045b0 <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f001 f84d 	bl	8002606 <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f001 f82b 	bl	8002606 <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 ffc4 	bl	8006554 <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f000 fffa 	bl	8002606 <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 ffd9 	bl	8002606 <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f017 ff11 	bl	80194ae <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 ff53 	bl	8006554 <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f017 fee5 	bl	80194ae <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fe2d 	bl	8004350 <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:
static int8_t offsetX = 0;
static int8_t offsetY = 0;
static uint32_t lastShiftTime = 0;
const uint32_t shiftIntervalMs = 1000; // Cannot be less than how often display_StatusPage is called. 60000: every minute

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f001 f8e8 	bl	80028f4 <ssd1306_Init>

	// Entropy source
	srand(HAL_GetTick()); // seed the random number generator
 8001724:	f007 faf4 	bl	8008d10 <HAL_GetTick>
 8001728:	4603      	mov	r3, r0
 800172a:	4618      	mov	r0, r3
 800172c:	f017 f806 	bl	801873c <srand>
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <display_Boot>:

void display_Boot(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800173a:	2000      	movs	r0, #0
 800173c:	f001 f944 	bl	80029c8 <ssd1306_Fill>
	ssd1306_SetCursor(10, 10);
 8001740:	210a      	movs	r1, #10
 8001742:	200a      	movs	r0, #10
 8001744:	f001 fa8c 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <display_Boot+0x44>)
 800174a:	2201      	movs	r2, #1
 800174c:	9200      	str	r2, [sp, #0]
 800174e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001750:	480a      	ldr	r0, [pc, #40]	@ (800177c <display_Boot+0x48>)
 8001752:	f001 fa5f 	bl	8002c14 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 35);
 8001756:	2123      	movs	r1, #35	@ 0x23
 8001758:	2019      	movs	r0, #25
 800175a:	f001 fa81 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 800175e:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <display_Boot+0x4c>)
 8001760:	2201      	movs	r2, #1
 8001762:	9200      	str	r2, [sp, #0]
 8001764:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001766:	4807      	ldr	r0, [pc, #28]	@ (8001784 <display_Boot+0x50>)
 8001768:	f001 fa54 	bl	8002c14 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800176c:	f001 f944 	bl	80029f8 <ssd1306_UpdateScreen>
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	0801d530 	.word	0x0801d530
 800177c:	0801b530 	.word	0x0801b530
 8001780:	0801d524 	.word	0x0801d524
 8001784:	0801b53c 	.word	0x0801b53c

08001788 <display_SetCursor>:

static void display_SetCursor(uint8_t x, uint8_t y) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	460a      	mov	r2, r1
 8001792:	71fb      	strb	r3, [r7, #7]
 8001794:	4613      	mov	r3, r2
 8001796:	71bb      	strb	r3, [r7, #6]
	ssd1306_SetCursor(x + offsetX, y + offsetY);
 8001798:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <display_SetCursor+0x3c>)
 800179a:	f993 3000 	ldrsb.w	r3, [r3]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	4413      	add	r3, r2
 80017a4:	b2d8      	uxtb	r0, r3
 80017a6:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <display_SetCursor+0x40>)
 80017a8:	f993 3000 	ldrsb.w	r3, [r3]
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	79bb      	ldrb	r3, [r7, #6]
 80017b0:	4413      	add	r3, r2
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	4619      	mov	r1, r3
 80017b6:	f001 fa53 	bl	8002c60 <ssd1306_SetCursor>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000648 	.word	0x20000648
 80017c8:	20000649 	.word	0x20000649

080017cc <display_RandOffset>:

static int8_t display_RandOffset(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
	return (rand() % 3) - 1; // random number from -1 to 1
 80017d0:	f016 ffe2 	bl	8018798 <rand>
 80017d4:	4602      	mov	r2, r0
 80017d6:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <display_RandOffset+0x28>)
 80017d8:	fb83 3102 	smull	r3, r1, r3, r2
 80017dc:	17d3      	asrs	r3, r2, #31
 80017de:	1ac9      	subs	r1, r1, r3
 80017e0:	460b      	mov	r3, r1
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	440b      	add	r3, r1
 80017e6:	1ad1      	subs	r1, r2, r3
 80017e8:	b2cb      	uxtb	r3, r1
 80017ea:	3b01      	subs	r3, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	b25b      	sxtb	r3, r3
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	55555556 	.word	0x55555556

080017f8 <display_StatusPage>:

void display_StatusPage(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b096      	sub	sp, #88	@ 0x58
 80017fc:	af02      	add	r7, sp, #8
	uint32_t now = HAL_GetTick();
 80017fe:	f007 fa87 	bl	8008d10 <HAL_GetTick>
 8001802:	64f8      	str	r0, [r7, #76]	@ 0x4c

	if ((uint32_t)(now - lastShiftTime) > shiftIntervalMs) {
 8001804:	4bb8      	ldr	r3, [pc, #736]	@ (8001ae8 <display_StatusPage+0x2f0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001810:	4293      	cmp	r3, r2
 8001812:	d912      	bls.n	800183a <display_StatusPage+0x42>
		offsetX = display_RandOffset();
 8001814:	f7ff ffda 	bl	80017cc <display_RandOffset>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4bb3      	ldr	r3, [pc, #716]	@ (8001aec <display_StatusPage+0x2f4>)
 800181e:	701a      	strb	r2, [r3, #0]
		offsetY = abs(display_RandOffset());
 8001820:	f7ff ffd4 	bl	80017cc <display_RandOffset>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	bfb8      	it	lt
 800182a:	425b      	neglt	r3, r3
 800182c:	b2db      	uxtb	r3, r3
 800182e:	b25a      	sxtb	r2, r3
 8001830:	4baf      	ldr	r3, [pc, #700]	@ (8001af0 <display_StatusPage+0x2f8>)
 8001832:	701a      	strb	r2, [r3, #0]
		lastShiftTime = now;
 8001834:	4aac      	ldr	r2, [pc, #688]	@ (8001ae8 <display_StatusPage+0x2f0>)
 8001836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001838:	6013      	str	r3, [r2, #0]
	}

	char buf[32]; // buffer for formatted strings

	ssd1306_Fill(Black);
 800183a:	2000      	movs	r0, #0
 800183c:	f001 f8c4 	bl	80029c8 <ssd1306_Fill>

	switch(currentPage) {
 8001840:	4bac      	ldr	r3, [pc, #688]	@ (8001af4 <display_StatusPage+0x2fc>)
 8001842:	881b      	ldrh	r3, [r3, #0]
 8001844:	2b0a      	cmp	r3, #10
 8001846:	f200 84d8 	bhi.w	80021fa <display_StatusPage+0xa02>
 800184a:	a201      	add	r2, pc, #4	@ (adr r2, 8001850 <display_StatusPage+0x58>)
 800184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001850:	0800187d 	.word	0x0800187d
 8001854:	0800195d 	.word	0x0800195d
 8001858:	08001a4d 	.word	0x08001a4d
 800185c:	08001b8f 	.word	0x08001b8f
 8001860:	08001c03 	.word	0x08001c03
 8001864:	08001c97 	.word	0x08001c97
 8001868:	08001d67 	.word	0x08001d67
 800186c:	08001eb5 	.word	0x08001eb5
 8001870:	08001f69 	.word	0x08001f69
 8001874:	08001feb 	.word	0x08001feb
 8001878:	080020c1 	.word	0x080020c1
		case 0:
			display_SetCursor(25, 0);
 800187c:	2100      	movs	r1, #0
 800187e:	2019      	movs	r0, #25
 8001880:	f7ff ff82 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001884:	4b9c      	ldr	r3, [pc, #624]	@ (8001af8 <display_StatusPage+0x300>)
 8001886:	2201      	movs	r2, #1
 8001888:	9200      	str	r2, [sp, #0]
 800188a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800188c:	489b      	ldr	r0, [pc, #620]	@ (8001afc <display_StatusPage+0x304>)
 800188e:	f001 f9c1 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001892:	2119      	movs	r1, #25
 8001894:	2002      	movs	r0, #2
 8001896:	f7ff ff77 	bl	8001788 <display_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 800189a:	f004 fe4f 	bl	800653c <modbusGetSlaveAddress>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a6:	4996      	ldr	r1, [pc, #600]	@ (8001b00 <display_StatusPage+0x308>)
 80018a8:	4618      	mov	r0, r3
 80018aa:	f017 fd01 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018ae:	4b95      	ldr	r3, [pc, #596]	@ (8001b04 <display_StatusPage+0x30c>)
 80018b0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80018b4:	2201      	movs	r2, #1
 80018b6:	9200      	str	r2, [sp, #0]
 80018b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ba:	f001 f9ab 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 80018be:	2128      	movs	r1, #40	@ 0x28
 80018c0:	2002      	movs	r0, #2
 80018c2:	f7ff ff61 	bl	8001788 <display_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80018c6:	f000 ffa7 	bl	8002818 <INA226_ReadBusVoltage>
 80018ca:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80018ce:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80018d2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80018d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	dd0a      	ble.n	80018f6 <display_StatusPage+0xfe>
 80018e0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80018e2:	f7fe fe59 	bl	8000598 <__aeabi_f2d>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80018ee:	4986      	ldr	r1, [pc, #536]	@ (8001b08 <display_StatusPage+0x310>)
 80018f0:	f017 fcde 	bl	80192b0 <siprintf>
 80018f4:	e009      	b.n	800190a <display_StatusPage+0x112>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80018f6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80018f8:	f7fe fe4e 	bl	8000598 <__aeabi_f2d>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001904:	4981      	ldr	r1, [pc, #516]	@ (8001b0c <display_StatusPage+0x314>)
 8001906:	f017 fcd3 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800190a:	4b7e      	ldr	r3, [pc, #504]	@ (8001b04 <display_StatusPage+0x30c>)
 800190c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001910:	2201      	movs	r2, #1
 8001912:	9200      	str	r2, [sp, #0]
 8001914:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001916:	f001 f97d 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 55);
 800191a:	2137      	movs	r1, #55	@ 0x37
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff ff33 	bl	8001788 <display_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001922:	f000 ff99 	bl	8002858 <INA226_ReadCurrent>
 8001926:	eef0 7a40 	vmov.f32	s15, s0
 800192a:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001b10 <display_StatusPage+0x318>
 800192e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001932:	ee17 0a90 	vmov	r0, s15
 8001936:	f7fe fe2f 	bl	8000598 <__aeabi_f2d>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001942:	4974      	ldr	r1, [pc, #464]	@ (8001b14 <display_StatusPage+0x31c>)
 8001944:	f017 fcb4 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001948:	4b6e      	ldr	r3, [pc, #440]	@ (8001b04 <display_StatusPage+0x30c>)
 800194a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800194e:	2201      	movs	r2, #1
 8001950:	9200      	str	r2, [sp, #0]
 8001952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001954:	f001 f95e 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001958:	f000 bc4f 	b.w	80021fa <display_StatusPage+0xa02>
		case 1:
			display_SetCursor(30, 0);
 800195c:	2100      	movs	r1, #0
 800195e:	201e      	movs	r0, #30
 8001960:	f7ff ff12 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001964:	4b64      	ldr	r3, [pc, #400]	@ (8001af8 <display_StatusPage+0x300>)
 8001966:	2201      	movs	r2, #1
 8001968:	9200      	str	r2, [sp, #0]
 800196a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800196c:	486a      	ldr	r0, [pc, #424]	@ (8001b18 <display_StatusPage+0x320>)
 800196e:	f001 f951 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001972:	2119      	movs	r1, #25
 8001974:	2002      	movs	r0, #2
 8001976:	f7ff ff07 	bl	8001788 <display_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800197a:	2000      	movs	r0, #0
 800197c:	f001 fa0e 	bl	8002d9c <io_coil_read>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <display_StatusPage+0x192>
 8001986:	4a65      	ldr	r2, [pc, #404]	@ (8001b1c <display_StatusPage+0x324>)
 8001988:	e000      	b.n	800198c <display_StatusPage+0x194>
 800198a:	4a65      	ldr	r2, [pc, #404]	@ (8001b20 <display_StatusPage+0x328>)
 800198c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001990:	4964      	ldr	r1, [pc, #400]	@ (8001b24 <display_StatusPage+0x32c>)
 8001992:	4618      	mov	r0, r3
 8001994:	f017 fc8c 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001998:	4b5a      	ldr	r3, [pc, #360]	@ (8001b04 <display_StatusPage+0x30c>)
 800199a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800199e:	2201      	movs	r2, #1
 80019a0:	9200      	str	r2, [sp, #0]
 80019a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019a4:	f001 f936 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 80019a8:	2128      	movs	r1, #40	@ 0x28
 80019aa:	2002      	movs	r0, #2
 80019ac:	f7ff feec 	bl	8001788 <display_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80019b0:	2001      	movs	r0, #1
 80019b2:	f001 f9f3 	bl	8002d9c <io_coil_read>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <display_StatusPage+0x1c8>
 80019bc:	4a57      	ldr	r2, [pc, #348]	@ (8001b1c <display_StatusPage+0x324>)
 80019be:	e000      	b.n	80019c2 <display_StatusPage+0x1ca>
 80019c0:	4a57      	ldr	r2, [pc, #348]	@ (8001b20 <display_StatusPage+0x328>)
 80019c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c6:	4958      	ldr	r1, [pc, #352]	@ (8001b28 <display_StatusPage+0x330>)
 80019c8:	4618      	mov	r0, r3
 80019ca:	f017 fc71 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019ce:	4b4d      	ldr	r3, [pc, #308]	@ (8001b04 <display_StatusPage+0x30c>)
 80019d0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80019d4:	2201      	movs	r2, #1
 80019d6:	9200      	str	r2, [sp, #0]
 80019d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019da:	f001 f91b 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 25);
 80019de:	2119      	movs	r1, #25
 80019e0:	203c      	movs	r0, #60	@ 0x3c
 80019e2:	f7ff fed1 	bl	8001788 <display_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80019e6:	2002      	movs	r0, #2
 80019e8:	f001 f9d8 	bl	8002d9c <io_coil_read>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <display_StatusPage+0x1fe>
 80019f2:	4a4a      	ldr	r2, [pc, #296]	@ (8001b1c <display_StatusPage+0x324>)
 80019f4:	e000      	b.n	80019f8 <display_StatusPage+0x200>
 80019f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001b20 <display_StatusPage+0x328>)
 80019f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fc:	494b      	ldr	r1, [pc, #300]	@ (8001b2c <display_StatusPage+0x334>)
 80019fe:	4618      	mov	r0, r3
 8001a00:	f017 fc56 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a04:	4b3f      	ldr	r3, [pc, #252]	@ (8001b04 <display_StatusPage+0x30c>)
 8001a06:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	9200      	str	r2, [sp, #0]
 8001a0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a10:	f001 f900 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001a14:	2128      	movs	r1, #40	@ 0x28
 8001a16:	203c      	movs	r0, #60	@ 0x3c
 8001a18:	f7ff feb6 	bl	8001788 <display_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001a1c:	2003      	movs	r0, #3
 8001a1e:	f001 f9bd 	bl	8002d9c <io_coil_read>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <display_StatusPage+0x234>
 8001a28:	4a3c      	ldr	r2, [pc, #240]	@ (8001b1c <display_StatusPage+0x324>)
 8001a2a:	e000      	b.n	8001a2e <display_StatusPage+0x236>
 8001a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8001b20 <display_StatusPage+0x328>)
 8001a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a32:	493f      	ldr	r1, [pc, #252]	@ (8001b30 <display_StatusPage+0x338>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f017 fc3b 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a3a:	4b32      	ldr	r3, [pc, #200]	@ (8001b04 <display_StatusPage+0x30c>)
 8001a3c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a40:	2201      	movs	r2, #1
 8001a42:	9200      	str	r2, [sp, #0]
 8001a44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a46:	f001 f8e5 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001a4a:	e3d6      	b.n	80021fa <display_StatusPage+0xa02>
		case 2:
			display_SetCursor(4, 0);
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2004      	movs	r0, #4
 8001a50:	f7ff fe9a 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001a54:	4b28      	ldr	r3, [pc, #160]	@ (8001af8 <display_StatusPage+0x300>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	9200      	str	r2, [sp, #0]
 8001a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a5c:	4835      	ldr	r0, [pc, #212]	@ (8001b34 <display_StatusPage+0x33c>)
 8001a5e:	f001 f8d9 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001a62:	2119      	movs	r1, #25
 8001a64:	2002      	movs	r0, #2
 8001a66:	f7ff fe8f 	bl	8001788 <display_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f001 fa56 	bl	8002f1c <io_discrete_in_read>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <display_StatusPage+0x282>
 8001a76:	4a29      	ldr	r2, [pc, #164]	@ (8001b1c <display_StatusPage+0x324>)
 8001a78:	e000      	b.n	8001a7c <display_StatusPage+0x284>
 8001a7a:	4a29      	ldr	r2, [pc, #164]	@ (8001b20 <display_StatusPage+0x328>)
 8001a7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a80:	4928      	ldr	r1, [pc, #160]	@ (8001b24 <display_StatusPage+0x32c>)
 8001a82:	4618      	mov	r0, r3
 8001a84:	f017 fc14 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a88:	4b1e      	ldr	r3, [pc, #120]	@ (8001b04 <display_StatusPage+0x30c>)
 8001a8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a8e:	2201      	movs	r2, #1
 8001a90:	9200      	str	r2, [sp, #0]
 8001a92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a94:	f001 f8be 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001a98:	2128      	movs	r1, #40	@ 0x28
 8001a9a:	2002      	movs	r0, #2
 8001a9c:	f7ff fe74 	bl	8001788 <display_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	f001 fa3b 	bl	8002f1c <io_discrete_in_read>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <display_StatusPage+0x2b8>
 8001aac:	4a1b      	ldr	r2, [pc, #108]	@ (8001b1c <display_StatusPage+0x324>)
 8001aae:	e000      	b.n	8001ab2 <display_StatusPage+0x2ba>
 8001ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b20 <display_StatusPage+0x328>)
 8001ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab6:	491c      	ldr	r1, [pc, #112]	@ (8001b28 <display_StatusPage+0x330>)
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f017 fbf9 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001abe:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <display_StatusPage+0x30c>)
 8001ac0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	9200      	str	r2, [sp, #0]
 8001ac8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aca:	f001 f8a3 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001ace:	2119      	movs	r1, #25
 8001ad0:	203c      	movs	r0, #60	@ 0x3c
 8001ad2:	f7ff fe59 	bl	8001788 <display_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	f001 fa20 	bl	8002f1c <io_discrete_in_read>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d02a      	beq.n	8001b38 <display_StatusPage+0x340>
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <display_StatusPage+0x324>)
 8001ae4:	e029      	b.n	8001b3a <display_StatusPage+0x342>
 8001ae6:	bf00      	nop
 8001ae8:	2000064c 	.word	0x2000064c
 8001aec:	20000648 	.word	0x20000648
 8001af0:	20000649 	.word	0x20000649
 8001af4:	20000646 	.word	0x20000646
 8001af8:	0801d530 	.word	0x0801d530
 8001afc:	0801b548 	.word	0x0801b548
 8001b00:	0801b550 	.word	0x0801b550
 8001b04:	0801d518 	.word	0x0801d518
 8001b08:	0801b564 	.word	0x0801b564
 8001b0c:	0801b574 	.word	0x0801b574
 8001b10:	447a0000 	.word	0x447a0000
 8001b14:	0801b584 	.word	0x0801b584
 8001b18:	0801b594 	.word	0x0801b594
 8001b1c:	0801b59c 	.word	0x0801b59c
 8001b20:	0801b5a0 	.word	0x0801b5a0
 8001b24:	0801b5a4 	.word	0x0801b5a4
 8001b28:	0801b5ac 	.word	0x0801b5ac
 8001b2c:	0801b5b4 	.word	0x0801b5b4
 8001b30:	0801b5bc 	.word	0x0801b5bc
 8001b34:	0801b5c4 	.word	0x0801b5c4
 8001b38:	4ac6      	ldr	r2, [pc, #792]	@ (8001e54 <display_StatusPage+0x65c>)
 8001b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b3e:	49c6      	ldr	r1, [pc, #792]	@ (8001e58 <display_StatusPage+0x660>)
 8001b40:	4618      	mov	r0, r3
 8001b42:	f017 fbb5 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b46:	4bc5      	ldr	r3, [pc, #788]	@ (8001e5c <display_StatusPage+0x664>)
 8001b48:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	9200      	str	r2, [sp, #0]
 8001b50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b52:	f001 f85f 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001b56:	2128      	movs	r1, #40	@ 0x28
 8001b58:	203c      	movs	r0, #60	@ 0x3c
 8001b5a:	f7ff fe15 	bl	8001788 <display_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001b5e:	2003      	movs	r0, #3
 8001b60:	f001 f9dc 	bl	8002f1c <io_discrete_in_read>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <display_StatusPage+0x376>
 8001b6a:	4abd      	ldr	r2, [pc, #756]	@ (8001e60 <display_StatusPage+0x668>)
 8001b6c:	e000      	b.n	8001b70 <display_StatusPage+0x378>
 8001b6e:	4ab9      	ldr	r2, [pc, #740]	@ (8001e54 <display_StatusPage+0x65c>)
 8001b70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b74:	49bb      	ldr	r1, [pc, #748]	@ (8001e64 <display_StatusPage+0x66c>)
 8001b76:	4618      	mov	r0, r3
 8001b78:	f017 fb9a 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b7c:	4bb7      	ldr	r3, [pc, #732]	@ (8001e5c <display_StatusPage+0x664>)
 8001b7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001b82:	2201      	movs	r2, #1
 8001b84:	9200      	str	r2, [sp, #0]
 8001b86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b88:	f001 f844 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001b8c:	e335      	b.n	80021fa <display_StatusPage+0xa02>
		case 3:
			display_SetCursor(2, 0);
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2002      	movs	r0, #2
 8001b92:	f7ff fdf9 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b96:	4bb4      	ldr	r3, [pc, #720]	@ (8001e68 <display_StatusPage+0x670>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	9200      	str	r2, [sp, #0]
 8001b9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9e:	48b3      	ldr	r0, [pc, #716]	@ (8001e6c <display_StatusPage+0x674>)
 8001ba0:	f001 f838 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001ba4:	2119      	movs	r1, #25
 8001ba6:	2002      	movs	r0, #2
 8001ba8:	f7ff fdee 	bl	8001788 <display_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001bac:	2000      	movs	r0, #0
 8001bae:	f001 fbfd 	bl	80033ac <io_holding_reg_read>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bba:	49ad      	ldr	r1, [pc, #692]	@ (8001e70 <display_StatusPage+0x678>)
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f017 fb77 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bc2:	4ba6      	ldr	r3, [pc, #664]	@ (8001e5c <display_StatusPage+0x664>)
 8001bc4:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001bc8:	2201      	movs	r2, #1
 8001bca:	9200      	str	r2, [sp, #0]
 8001bcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bce:	f001 f821 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001bd2:	2128      	movs	r1, #40	@ 0x28
 8001bd4:	2002      	movs	r0, #2
 8001bd6:	f7ff fdd7 	bl	8001788 <display_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f001 fbe6 	bl	80033ac <io_holding_reg_read>
 8001be0:	4603      	mov	r3, r0
 8001be2:	461a      	mov	r2, r3
 8001be4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be8:	49a2      	ldr	r1, [pc, #648]	@ (8001e74 <display_StatusPage+0x67c>)
 8001bea:	4618      	mov	r0, r3
 8001bec:	f017 fb60 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bf0:	4b9a      	ldr	r3, [pc, #616]	@ (8001e5c <display_StatusPage+0x664>)
 8001bf2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	9200      	str	r2, [sp, #0]
 8001bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfc:	f001 f80a 	bl	8002c14 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			display_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001c00:	e2fb      	b.n	80021fa <display_StatusPage+0xa02>
		case 4:
			display_SetCursor(2, 0);
 8001c02:	2100      	movs	r1, #0
 8001c04:	2002      	movs	r0, #2
 8001c06:	f7ff fdbf 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001c0a:	4b97      	ldr	r3, [pc, #604]	@ (8001e68 <display_StatusPage+0x670>)
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	9200      	str	r2, [sp, #0]
 8001c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c12:	4896      	ldr	r0, [pc, #600]	@ (8001e6c <display_StatusPage+0x674>)
 8001c14:	f000 fffe 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001c18:	2119      	movs	r1, #25
 8001c1a:	2002      	movs	r0, #2
 8001c1c:	f7ff fdb4 	bl	8001788 <display_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001c20:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8001c24:	4619      	mov	r1, r3
 8001c26:	2000      	movs	r0, #0
 8001c28:	f001 fca2 	bl	8003570 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001c2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <display_StatusPage+0x440>
 8001c34:	4a90      	ldr	r2, [pc, #576]	@ (8001e78 <display_StatusPage+0x680>)
 8001c36:	e000      	b.n	8001c3a <display_StatusPage+0x442>
 8001c38:	4a90      	ldr	r2, [pc, #576]	@ (8001e7c <display_StatusPage+0x684>)
 8001c3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c3e:	4990      	ldr	r1, [pc, #576]	@ (8001e80 <display_StatusPage+0x688>)
 8001c40:	4618      	mov	r0, r3
 8001c42:	f017 fb35 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c46:	4b85      	ldr	r3, [pc, #532]	@ (8001e5c <display_StatusPage+0x664>)
 8001c48:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	9200      	str	r2, [sp, #0]
 8001c50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c52:	f000 ffdf 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001c56:	2128      	movs	r1, #40	@ 0x28
 8001c58:	2002      	movs	r0, #2
 8001c5a:	f7ff fd95 	bl	8001788 <display_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001c5e:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8001c62:	4619      	mov	r1, r3
 8001c64:	2001      	movs	r0, #1
 8001c66:	f001 fc83 	bl	8003570 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001c6a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <display_StatusPage+0x47e>
 8001c72:	4a81      	ldr	r2, [pc, #516]	@ (8001e78 <display_StatusPage+0x680>)
 8001c74:	e000      	b.n	8001c78 <display_StatusPage+0x480>
 8001c76:	4a81      	ldr	r2, [pc, #516]	@ (8001e7c <display_StatusPage+0x684>)
 8001c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c7c:	4981      	ldr	r1, [pc, #516]	@ (8001e84 <display_StatusPage+0x68c>)
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f017 fb16 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c84:	4b75      	ldr	r3, [pc, #468]	@ (8001e5c <display_StatusPage+0x664>)
 8001c86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	9200      	str	r2, [sp, #0]
 8001c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c90:	f000 ffc0 	bl	8002c14 <ssd1306_WriteString>

			break;
 8001c94:	e2b1      	b.n	80021fa <display_StatusPage+0xa02>
		case 5:
			display_SetCursor(12, 0);
 8001c96:	2100      	movs	r1, #0
 8001c98:	200c      	movs	r0, #12
 8001c9a:	f7ff fd75 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001c9e:	4b72      	ldr	r3, [pc, #456]	@ (8001e68 <display_StatusPage+0x670>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	9200      	str	r2, [sp, #0]
 8001ca4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ca6:	4878      	ldr	r0, [pc, #480]	@ (8001e88 <display_StatusPage+0x690>)
 8001ca8:	f000 ffb4 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001cac:	2119      	movs	r1, #25
 8001cae:	2002      	movs	r0, #2
 8001cb0:	f7ff fd6a 	bl	8001788 <display_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f001 fe87 	bl	80039c8 <io_input_reg_read>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cc2:	496b      	ldr	r1, [pc, #428]	@ (8001e70 <display_StatusPage+0x678>)
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f017 faf3 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cca:	4b64      	ldr	r3, [pc, #400]	@ (8001e5c <display_StatusPage+0x664>)
 8001ccc:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	9200      	str	r2, [sp, #0]
 8001cd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd6:	f000 ff9d 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001cda:	2128      	movs	r1, #40	@ 0x28
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f7ff fd53 	bl	8001788 <display_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	f001 fe70 	bl	80039c8 <io_input_reg_read>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	461a      	mov	r2, r3
 8001cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf0:	4960      	ldr	r1, [pc, #384]	@ (8001e74 <display_StatusPage+0x67c>)
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f017 fadc 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cf8:	4b58      	ldr	r3, [pc, #352]	@ (8001e5c <display_StatusPage+0x664>)
 8001cfa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001cfe:	2201      	movs	r2, #1
 8001d00:	9200      	str	r2, [sp, #0]
 8001d02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d04:	f000 ff86 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001d08:	2119      	movs	r1, #25
 8001d0a:	203c      	movs	r0, #60	@ 0x3c
 8001d0c:	f7ff fd3c 	bl	8001788 <display_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001d10:	2002      	movs	r0, #2
 8001d12:	f001 fe59 	bl	80039c8 <io_input_reg_read>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1e:	495b      	ldr	r1, [pc, #364]	@ (8001e8c <display_StatusPage+0x694>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f017 fac5 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d26:	4b4d      	ldr	r3, [pc, #308]	@ (8001e5c <display_StatusPage+0x664>)
 8001d28:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	9200      	str	r2, [sp, #0]
 8001d30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d32:	f000 ff6f 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001d36:	2128      	movs	r1, #40	@ 0x28
 8001d38:	203c      	movs	r0, #60	@ 0x3c
 8001d3a:	f7ff fd25 	bl	8001788 <display_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001d3e:	2003      	movs	r0, #3
 8001d40:	f001 fe42 	bl	80039c8 <io_input_reg_read>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d4c:	4950      	ldr	r1, [pc, #320]	@ (8001e90 <display_StatusPage+0x698>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f017 faae 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d54:	4b41      	ldr	r3, [pc, #260]	@ (8001e5c <display_StatusPage+0x664>)
 8001d56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	9200      	str	r2, [sp, #0]
 8001d5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d60:	f000 ff58 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001d64:	e249      	b.n	80021fa <display_StatusPage+0xa02>
		case 6:
			display_SetCursor(12, 0);
 8001d66:	2100      	movs	r1, #0
 8001d68:	200c      	movs	r0, #12
 8001d6a:	f7ff fd0d 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e68 <display_StatusPage+0x670>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	9200      	str	r2, [sp, #0]
 8001d74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d76:	4844      	ldr	r0, [pc, #272]	@ (8001e88 <display_StatusPage+0x690>)
 8001d78:	f000 ff4c 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001d7c:	2119      	movs	r1, #25
 8001d7e:	2002      	movs	r0, #2
 8001d80:	f7ff fd02 	bl	8001788 <display_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001d84:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8001d88:	4619      	mov	r1, r3
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f001 fee8 	bl	8003b60 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d90:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <display_StatusPage+0x5a4>
 8001d98:	4a37      	ldr	r2, [pc, #220]	@ (8001e78 <display_StatusPage+0x680>)
 8001d9a:	e000      	b.n	8001d9e <display_StatusPage+0x5a6>
 8001d9c:	4a37      	ldr	r2, [pc, #220]	@ (8001e7c <display_StatusPage+0x684>)
 8001d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da2:	4937      	ldr	r1, [pc, #220]	@ (8001e80 <display_StatusPage+0x688>)
 8001da4:	4618      	mov	r0, r3
 8001da6:	f017 fa83 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001daa:	4b2c      	ldr	r3, [pc, #176]	@ (8001e5c <display_StatusPage+0x664>)
 8001dac:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001db0:	2201      	movs	r2, #1
 8001db2:	9200      	str	r2, [sp, #0]
 8001db4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db6:	f000 ff2d 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001dba:	2128      	movs	r1, #40	@ 0x28
 8001dbc:	2002      	movs	r0, #2
 8001dbe:	f7ff fce3 	bl	8001788 <display_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001dc2:	f107 0320 	add.w	r3, r7, #32
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f001 fec9 	bl	8003b60 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001dce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <display_StatusPage+0x5e2>
 8001dd6:	4a28      	ldr	r2, [pc, #160]	@ (8001e78 <display_StatusPage+0x680>)
 8001dd8:	e000      	b.n	8001ddc <display_StatusPage+0x5e4>
 8001dda:	4a28      	ldr	r2, [pc, #160]	@ (8001e7c <display_StatusPage+0x684>)
 8001ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de0:	4928      	ldr	r1, [pc, #160]	@ (8001e84 <display_StatusPage+0x68c>)
 8001de2:	4618      	mov	r0, r3
 8001de4:	f017 fa64 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001de8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e5c <display_StatusPage+0x664>)
 8001dea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001dee:	2201      	movs	r2, #1
 8001df0:	9200      	str	r2, [sp, #0]
 8001df2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df4:	f000 ff0e 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001df8:	2119      	movs	r1, #25
 8001dfa:	203c      	movs	r0, #60	@ 0x3c
 8001dfc:	f7ff fcc4 	bl	8001788 <display_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001e00:	f107 031f 	add.w	r3, r7, #31
 8001e04:	4619      	mov	r1, r3
 8001e06:	2002      	movs	r0, #2
 8001e08:	f001 feaa 	bl	8003b60 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001e0c:	7ffb      	ldrb	r3, [r7, #31]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d101      	bne.n	8001e16 <display_StatusPage+0x61e>
 8001e12:	4a19      	ldr	r2, [pc, #100]	@ (8001e78 <display_StatusPage+0x680>)
 8001e14:	e000      	b.n	8001e18 <display_StatusPage+0x620>
 8001e16:	4a19      	ldr	r2, [pc, #100]	@ (8001e7c <display_StatusPage+0x684>)
 8001e18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e1c:	490e      	ldr	r1, [pc, #56]	@ (8001e58 <display_StatusPage+0x660>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f017 fa46 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e24:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <display_StatusPage+0x664>)
 8001e26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	9200      	str	r2, [sp, #0]
 8001e2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e30:	f000 fef0 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001e34:	2128      	movs	r1, #40	@ 0x28
 8001e36:	203c      	movs	r0, #60	@ 0x3c
 8001e38:	f7ff fca6 	bl	8001788 <display_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001e3c:	f107 031e 	add.w	r3, r7, #30
 8001e40:	4619      	mov	r1, r3
 8001e42:	2003      	movs	r0, #3
 8001e44:	f001 fe8c 	bl	8003b60 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001e48:	7fbb      	ldrb	r3, [r7, #30]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d122      	bne.n	8001e94 <display_StatusPage+0x69c>
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <display_StatusPage+0x680>)
 8001e50:	e021      	b.n	8001e96 <display_StatusPage+0x69e>
 8001e52:	bf00      	nop
 8001e54:	0801b5a0 	.word	0x0801b5a0
 8001e58:	0801b5b4 	.word	0x0801b5b4
 8001e5c:	0801d518 	.word	0x0801d518
 8001e60:	0801b59c 	.word	0x0801b59c
 8001e64:	0801b5bc 	.word	0x0801b5bc
 8001e68:	0801d530 	.word	0x0801d530
 8001e6c:	0801b5d0 	.word	0x0801b5d0
 8001e70:	0801b5dc 	.word	0x0801b5dc
 8001e74:	0801b5e4 	.word	0x0801b5e4
 8001e78:	0801b5ec 	.word	0x0801b5ec
 8001e7c:	0801b5f4 	.word	0x0801b5f4
 8001e80:	0801b5a4 	.word	0x0801b5a4
 8001e84:	0801b5ac 	.word	0x0801b5ac
 8001e88:	0801b5fc 	.word	0x0801b5fc
 8001e8c:	0801b608 	.word	0x0801b608
 8001e90:	0801b610 	.word	0x0801b610
 8001e94:	4ab7      	ldr	r2, [pc, #732]	@ (8002174 <display_StatusPage+0x97c>)
 8001e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9a:	49b7      	ldr	r1, [pc, #732]	@ (8002178 <display_StatusPage+0x980>)
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f017 fa07 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ea2:	4bb6      	ldr	r3, [pc, #728]	@ (800217c <display_StatusPage+0x984>)
 8001ea4:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	9200      	str	r2, [sp, #0]
 8001eac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eae:	f000 feb1 	bl	8002c14 <ssd1306_WriteString>

			break;
 8001eb2:	e1a2      	b.n	80021fa <display_StatusPage+0xa02>
		case 7:
			display_SetCursor(7, 0);
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2007      	movs	r0, #7
 8001eb8:	f7ff fc66 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001ebc:	4bb0      	ldr	r3, [pc, #704]	@ (8002180 <display_StatusPage+0x988>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec4:	48af      	ldr	r0, [pc, #700]	@ (8002184 <display_StatusPage+0x98c>)
 8001ec6:	f000 fea5 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001eca:	2119      	movs	r1, #25
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f7ff fc5b 	bl	8001788 <display_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001ed2:	f7ff f9db 	bl	800128c <automation_get_rule_count>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	461a      	mov	r2, r3
 8001eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ede:	49aa      	ldr	r1, [pc, #680]	@ (8002188 <display_StatusPage+0x990>)
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f017 f9e5 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ee6:	4ba5      	ldr	r3, [pc, #660]	@ (800217c <display_StatusPage+0x984>)
 8001ee8:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001eec:	2201      	movs	r2, #1
 8001eee:	9200      	str	r2, [sp, #0]
 8001ef0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef2:	f000 fe8f 	bl	8002c14 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	83bb      	strh	r3, [r7, #28]
			uint16_t virtHolding = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	837b      	strh	r3, [r7, #26]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4619      	mov	r1, r3
 8001f04:	2000      	movs	r0, #0
 8001f06:	f002 f8c9 	bl	800409c <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001f0a:	f107 031a 	add.w	r3, r7, #26
 8001f0e:	4619      	mov	r1, r3
 8001f10:	2001      	movs	r0, #1
 8001f12:	f002 f8c3 	bl	800409c <io_virtual_get_count>

			display_SetCursor(2, 40);
 8001f16:	2128      	movs	r1, #40	@ 0x28
 8001f18:	2002      	movs	r0, #2
 8001f1a:	f7ff fc35 	bl	8001788 <display_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001f1e:	8bbb      	ldrh	r3, [r7, #28]
 8001f20:	461a      	mov	r2, r3
 8001f22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f26:	4999      	ldr	r1, [pc, #612]	@ (800218c <display_StatusPage+0x994>)
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f017 f9c1 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f2e:	4b93      	ldr	r3, [pc, #588]	@ (800217c <display_StatusPage+0x984>)
 8001f30:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001f34:	2201      	movs	r2, #1
 8001f36:	9200      	str	r2, [sp, #0]
 8001f38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f3a:	f000 fe6b 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 55);
 8001f3e:	2137      	movs	r1, #55	@ 0x37
 8001f40:	2002      	movs	r0, #2
 8001f42:	f7ff fc21 	bl	8001788 <display_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001f46:	8b7b      	ldrh	r3, [r7, #26]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f4e:	4990      	ldr	r1, [pc, #576]	@ (8002190 <display_StatusPage+0x998>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f017 f9ad 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f56:	4b89      	ldr	r3, [pc, #548]	@ (800217c <display_StatusPage+0x984>)
 8001f58:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	9200      	str	r2, [sp, #0]
 8001f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f62:	f000 fe57 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001f66:	e148      	b.n	80021fa <display_StatusPage+0xa02>
		case 8:
			display_SetCursor(50, 0);
 8001f68:	2100      	movs	r1, #0
 8001f6a:	2032      	movs	r0, #50	@ 0x32
 8001f6c:	f7ff fc0c 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001f70:	4b83      	ldr	r3, [pc, #524]	@ (8002180 <display_StatusPage+0x988>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	9200      	str	r2, [sp, #0]
 8001f76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f78:	4886      	ldr	r0, [pc, #536]	@ (8002194 <display_StatusPage+0x99c>)
 8001f7a:	f000 fe4b 	bl	8002c14 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001f7e:	f107 0310 	add.w	r3, r7, #16
 8001f82:	4618      	mov	r0, r3
 8001f84:	f005 ff4e 	bl	8007e24 <DS3231_ReadTime>

			display_SetCursor(2, 25);
 8001f88:	2119      	movs	r1, #25
 8001f8a:	2002      	movs	r0, #2
 8001f8c:	f7ff fbfc 	bl	8001788 <display_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001f90:	7cbb      	ldrb	r3, [r7, #18]
 8001f92:	461a      	mov	r2, r3
 8001f94:	7c7b      	ldrb	r3, [r7, #17]
 8001f96:	4619      	mov	r1, r3
 8001f98:	7c3b      	ldrb	r3, [r7, #16]
 8001f9a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	497d      	ldr	r1, [pc, #500]	@ (8002198 <display_StatusPage+0x9a0>)
 8001fa4:	f017 f984 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fa8:	4b74      	ldr	r3, [pc, #464]	@ (800217c <display_StatusPage+0x984>)
 8001faa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb4:	f000 fe2e 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001fb8:	2128      	movs	r1, #40	@ 0x28
 8001fba:	2002      	movs	r0, #2
 8001fbc:	f7ff fbe4 	bl	8001788 <display_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001fc0:	7d3b      	ldrb	r3, [r7, #20]
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	7d7b      	ldrb	r3, [r7, #21]
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	7dbb      	ldrb	r3, [r7, #22]
 8001fca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4972      	ldr	r1, [pc, #456]	@ (800219c <display_StatusPage+0x9a4>)
 8001fd4:	f017 f96c 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fd8:	4b68      	ldr	r3, [pc, #416]	@ (800217c <display_StatusPage+0x984>)
 8001fda:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001fde:	2201      	movs	r2, #1
 8001fe0:	9200      	str	r2, [sp, #0]
 8001fe2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fe4:	f000 fe16 	bl	8002c14 <ssd1306_WriteString>
			break;
 8001fe8:	e107      	b.n	80021fa <display_StatusPage+0xa02>
		case 9:
			display_SetCursor(5, 0);
 8001fea:	2100      	movs	r1, #0
 8001fec:	2005      	movs	r0, #5
 8001fee:	f7ff fbcb 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8001ff2:	4b63      	ldr	r3, [pc, #396]	@ (8002180 <display_StatusPage+0x988>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	9200      	str	r2, [sp, #0]
 8001ff8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ffa:	4869      	ldr	r0, [pc, #420]	@ (80021a0 <display_StatusPage+0x9a8>)
 8001ffc:	f000 fe0a 	bl	8002c14 <ssd1306_WriteString>

			bool defined = emergencyStop_isDefined();
 8002000:	f001 f800 	bl	8003004 <emergencyStop_isDefined>
 8002004:	4603      	mov	r3, r0
 8002006:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

			display_SetCursor(2, 25);
 800200a:	2119      	movs	r1, #25
 800200c:	2002      	movs	r0, #2
 800200e:	f7ff fbbb 	bl	8001788 <display_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8002012:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <display_StatusPage+0x826>
 800201a:	4a62      	ldr	r2, [pc, #392]	@ (80021a4 <display_StatusPage+0x9ac>)
 800201c:	e000      	b.n	8002020 <display_StatusPage+0x828>
 800201e:	4a62      	ldr	r2, [pc, #392]	@ (80021a8 <display_StatusPage+0x9b0>)
 8002020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002024:	4961      	ldr	r1, [pc, #388]	@ (80021ac <display_StatusPage+0x9b4>)
 8002026:	4618      	mov	r0, r3
 8002028:	f017 f942 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800202c:	4b53      	ldr	r3, [pc, #332]	@ (800217c <display_StatusPage+0x984>)
 800202e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002032:	2201      	movs	r2, #1
 8002034:	9200      	str	r2, [sp, #0]
 8002036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002038:	f000 fdec 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 800203c:	2128      	movs	r1, #40	@ 0x28
 800203e:	2002      	movs	r0, #2
 8002040:	f7ff fba2 	bl	8001788 <display_SetCursor>
			if (defined) {
 8002044:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8002048:	2b00      	cmp	r3, #0
 800204a:	d00a      	beq.n	8002062 <display_StatusPage+0x86a>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 800204c:	f000 ffe6 	bl	800301c <emergencyStop_getChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	461a      	mov	r2, r3
 8002054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002058:	4955      	ldr	r1, [pc, #340]	@ (80021b0 <display_StatusPage+0x9b8>)
 800205a:	4618      	mov	r0, r3
 800205c:	f017 f928 	bl	80192b0 <siprintf>
 8002060:	e005      	b.n	800206e <display_StatusPage+0x876>
			} else {
			    sprintf(buf, "D. Input: -");
 8002062:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002066:	4953      	ldr	r1, [pc, #332]	@ (80021b4 <display_StatusPage+0x9bc>)
 8002068:	4618      	mov	r0, r3
 800206a:	f017 f921 	bl	80192b0 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 800206e:	4b43      	ldr	r3, [pc, #268]	@ (800217c <display_StatusPage+0x984>)
 8002070:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002074:	2201      	movs	r2, #1
 8002076:	9200      	str	r2, [sp, #0]
 8002078:	cb0e      	ldmia	r3, {r1, r2, r3}
 800207a:	f000 fdcb 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 55);
 800207e:	2137      	movs	r1, #55	@ 0x37
 8002080:	2002      	movs	r0, #2
 8002082:	f7ff fb81 	bl	8001788 <display_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8002086:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800208a:	2b00      	cmp	r3, #0
 800208c:	d008      	beq.n	80020a0 <display_StatusPage+0x8a8>
 800208e:	f000 ffd1 	bl	8003034 <emergencyStop_getInputMode>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <display_StatusPage+0x8a4>
 8002098:	4b47      	ldr	r3, [pc, #284]	@ (80021b8 <display_StatusPage+0x9c0>)
 800209a:	e002      	b.n	80020a2 <display_StatusPage+0x8aa>
 800209c:	4b47      	ldr	r3, [pc, #284]	@ (80021bc <display_StatusPage+0x9c4>)
 800209e:	e000      	b.n	80020a2 <display_StatusPage+0x8aa>
 80020a0:	4b47      	ldr	r3, [pc, #284]	@ (80021c0 <display_StatusPage+0x9c8>)
 80020a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80020a6:	461a      	mov	r2, r3
 80020a8:	4946      	ldr	r1, [pc, #280]	@ (80021c4 <display_StatusPage+0x9cc>)
 80020aa:	f017 f901 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80020ae:	4b33      	ldr	r3, [pc, #204]	@ (800217c <display_StatusPage+0x984>)
 80020b0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80020b4:	2201      	movs	r2, #1
 80020b6:	9200      	str	r2, [sp, #0]
 80020b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ba:	f000 fdab 	bl	8002c14 <ssd1306_WriteString>
			break;
 80020be:	e09c      	b.n	80021fa <display_StatusPage+0xa02>
		case 10:
			display_SetCursor(5, 0);
 80020c0:	2100      	movs	r1, #0
 80020c2:	2005      	movs	r0, #5
 80020c4:	f7ff fb60 	bl	8001788 <display_SetCursor>
			ssd1306_WriteString("SD Logging", Font_11x18, White);
 80020c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002180 <display_StatusPage+0x988>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	9200      	str	r2, [sp, #0]
 80020ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020d0:	483d      	ldr	r0, [pc, #244]	@ (80021c8 <display_StatusPage+0x9d0>)
 80020d2:	f000 fd9f 	bl	8002c14 <ssd1306_WriteString>

			bool isMounted = SD_IsMounted();
 80020d6:	f005 ff8d 	bl	8007ff4 <SD_IsMounted>
 80020da:	4603      	mov	r3, r0
 80020dc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

			SD_Stats stats = SD_GetStats();
 80020e0:	1d3b      	adds	r3, r7, #4
 80020e2:	4618      	mov	r0, r3
 80020e4:	f006 f846 	bl	8008174 <SD_GetStats>

			display_SetCursor(2, 25);
 80020e8:	2119      	movs	r1, #25
 80020ea:	2002      	movs	r0, #2
 80020ec:	f7ff fb4c 	bl	8001788 <display_SetCursor>
			sprintf(buf, "Mounted: %s", isMounted ? "true" : "false");
 80020f0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <display_StatusPage+0x904>
 80020f8:	4a2a      	ldr	r2, [pc, #168]	@ (80021a4 <display_StatusPage+0x9ac>)
 80020fa:	e000      	b.n	80020fe <display_StatusPage+0x906>
 80020fc:	4a2a      	ldr	r2, [pc, #168]	@ (80021a8 <display_StatusPage+0x9b0>)
 80020fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002102:	4932      	ldr	r1, [pc, #200]	@ (80021cc <display_StatusPage+0x9d4>)
 8002104:	4618      	mov	r0, r3
 8002106:	f017 f8d3 	bl	80192b0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800210a:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <display_StatusPage+0x984>)
 800210c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002110:	2201      	movs	r2, #1
 8002112:	9200      	str	r2, [sp, #0]
 8002114:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002116:	f000 fd7d 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 800211a:	2128      	movs	r1, #40	@ 0x28
 800211c:	2002      	movs	r0, #2
 800211e:	f7ff fb33 	bl	8001788 <display_SetCursor>
			if (stats.success) {
 8002122:	7b3b      	ldrb	r3, [r7, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d007      	beq.n	8002138 <display_StatusPage+0x940>
				sprintf(buf, "Size: %luMB", stats.totalMB);
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800212e:	4928      	ldr	r1, [pc, #160]	@ (80021d0 <display_StatusPage+0x9d8>)
 8002130:	4618      	mov	r0, r3
 8002132:	f017 f8bd 	bl	80192b0 <siprintf>
 8002136:	e005      	b.n	8002144 <display_StatusPage+0x94c>
			} else {
				sprintf(buf, "Size: -");
 8002138:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800213c:	4925      	ldr	r1, [pc, #148]	@ (80021d4 <display_StatusPage+0x9dc>)
 800213e:	4618      	mov	r0, r3
 8002140:	f017 f8b6 	bl	80192b0 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 8002144:	4b0d      	ldr	r3, [pc, #52]	@ (800217c <display_StatusPage+0x984>)
 8002146:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800214a:	2201      	movs	r2, #1
 800214c:	9200      	str	r2, [sp, #0]
 800214e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002150:	f000 fd60 	bl	8002c14 <ssd1306_WriteString>

			display_SetCursor(2, 55);
 8002154:	2137      	movs	r1, #55	@ 0x37
 8002156:	2002      	movs	r0, #2
 8002158:	f7ff fb16 	bl	8001788 <display_SetCursor>
			if (stats.success) {
 800215c:	7b3b      	ldrb	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d03c      	beq.n	80021dc <display_StatusPage+0x9e4>
				sprintf(buf, "Free: %luMB", stats.freeMB);
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002168:	491b      	ldr	r1, [pc, #108]	@ (80021d8 <display_StatusPage+0x9e0>)
 800216a:	4618      	mov	r0, r3
 800216c:	f017 f8a0 	bl	80192b0 <siprintf>
 8002170:	e03a      	b.n	80021e8 <display_StatusPage+0x9f0>
 8002172:	bf00      	nop
 8002174:	0801b5f4 	.word	0x0801b5f4
 8002178:	0801b5bc 	.word	0x0801b5bc
 800217c:	0801d518 	.word	0x0801d518
 8002180:	0801d530 	.word	0x0801d530
 8002184:	0801b618 	.word	0x0801b618
 8002188:	0801b624 	.word	0x0801b624
 800218c:	0801b630 	.word	0x0801b630
 8002190:	0801b640 	.word	0x0801b640
 8002194:	0801b654 	.word	0x0801b654
 8002198:	0801b658 	.word	0x0801b658
 800219c:	0801b668 	.word	0x0801b668
 80021a0:	0801b67c 	.word	0x0801b67c
 80021a4:	0801b688 	.word	0x0801b688
 80021a8:	0801b690 	.word	0x0801b690
 80021ac:	0801b698 	.word	0x0801b698
 80021b0:	0801b6a4 	.word	0x0801b6a4
 80021b4:	0801b6b4 	.word	0x0801b6b4
 80021b8:	0801b6c0 	.word	0x0801b6c0
 80021bc:	0801b6c4 	.word	0x0801b6c4
 80021c0:	0801b6c8 	.word	0x0801b6c8
 80021c4:	0801b6cc 	.word	0x0801b6cc
 80021c8:	0801b6dc 	.word	0x0801b6dc
 80021cc:	0801b6e8 	.word	0x0801b6e8
 80021d0:	0801b6f4 	.word	0x0801b6f4
 80021d4:	0801b700 	.word	0x0801b700
 80021d8:	0801b708 	.word	0x0801b708
			} else {
				sprintf(buf, "Free: -");
 80021dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e0:	4918      	ldr	r1, [pc, #96]	@ (8002244 <display_StatusPage+0xa4c>)
 80021e2:	4618      	mov	r0, r3
 80021e4:	f017 f864 	bl	80192b0 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 80021e8:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <display_StatusPage+0xa50>)
 80021ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80021ee:	2201      	movs	r2, #1
 80021f0:	9200      	str	r2, [sp, #0]
 80021f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021f4:	f000 fd0e 	bl	8002c14 <ssd1306_WriteString>
			break;
 80021f8:	bf00      	nop
	}


	if (currentPage >= 10) {
 80021fa:	4b14      	ldr	r3, [pc, #80]	@ (800224c <display_StatusPage+0xa54>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	2b09      	cmp	r3, #9
 8002200:	d904      	bls.n	800220c <display_StatusPage+0xa14>
		display_SetCursor(95, 55);
 8002202:	2137      	movs	r1, #55	@ 0x37
 8002204:	205f      	movs	r0, #95	@ 0x5f
 8002206:	f7ff fabf 	bl	8001788 <display_SetCursor>
 800220a:	e003      	b.n	8002214 <display_StatusPage+0xa1c>
	} else {
		display_SetCursor(100, 55);
 800220c:	2137      	movs	r1, #55	@ 0x37
 800220e:	2064      	movs	r0, #100	@ 0x64
 8002210:	f7ff faba 	bl	8001788 <display_SetCursor>
	}
	sprintf(buf, "%d/%d", currentPage, endPage);
 8002214:	4b0d      	ldr	r3, [pc, #52]	@ (800224c <display_StatusPage+0xa54>)
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	461a      	mov	r2, r3
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <display_StatusPage+0xa58>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002222:	490c      	ldr	r1, [pc, #48]	@ (8002254 <display_StatusPage+0xa5c>)
 8002224:	f017 f844 	bl	80192b0 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8002228:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <display_StatusPage+0xa50>)
 800222a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800222e:	2201      	movs	r2, #1
 8002230:	9200      	str	r2, [sp, #0]
 8002232:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002234:	f000 fcee 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002238:	f000 fbde 	bl	80029f8 <ssd1306_UpdateScreen>
}
 800223c:	bf00      	nop
 800223e:	3750      	adds	r7, #80	@ 0x50
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	0801b714 	.word	0x0801b714
 8002248:	0801d518 	.word	0x0801d518
 800224c:	20000646 	.word	0x20000646
 8002250:	20000000 	.word	0x20000000
 8002254:	0801b71c 	.word	0x0801b71c

08002258 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af02      	add	r7, sp, #8
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8002262:	2000      	movs	r0, #0
 8002264:	f000 fbb0 	bl	80029c8 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8002268:	2100      	movs	r1, #0
 800226a:	2019      	movs	r0, #25
 800226c:	f000 fcf8 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8002270:	4b3b      	ldr	r3, [pc, #236]	@ (8002360 <display_FactoryResetPage+0x108>)
 8002272:	2201      	movs	r2, #1
 8002274:	9200      	str	r2, [sp, #0]
 8002276:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002278:	483a      	ldr	r0, [pc, #232]	@ (8002364 <display_FactoryResetPage+0x10c>)
 800227a:	f000 fccb 	bl	8002c14 <ssd1306_WriteString>

	switch (page) {
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	2b03      	cmp	r3, #3
 8002282:	d867      	bhi.n	8002354 <display_FactoryResetPage+0xfc>
 8002284:	a201      	add	r2, pc, #4	@ (adr r2, 800228c <display_FactoryResetPage+0x34>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	0800229d 	.word	0x0800229d
 8002290:	080022cb 	.word	0x080022cb
 8002294:	080022f9 	.word	0x080022f9
 8002298:	08002327 	.word	0x08002327
		case 0:
			ssd1306_SetCursor(2, 25);
 800229c:	2119      	movs	r1, #25
 800229e:	2002      	movs	r0, #2
 80022a0:	f000 fcde 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 80022a4:	4b30      	ldr	r3, [pc, #192]	@ (8002368 <display_FactoryResetPage+0x110>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	9200      	str	r2, [sp, #0]
 80022aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ac:	482f      	ldr	r0, [pc, #188]	@ (800236c <display_FactoryResetPage+0x114>)
 80022ae:	f000 fcb1 	bl	8002c14 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80022b2:	2128      	movs	r1, #40	@ 0x28
 80022b4:	2002      	movs	r0, #2
 80022b6:	f000 fcd3 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 80022ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002368 <display_FactoryResetPage+0x110>)
 80022bc:	2201      	movs	r2, #1
 80022be:	9200      	str	r2, [sp, #0]
 80022c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c2:	482b      	ldr	r0, [pc, #172]	@ (8002370 <display_FactoryResetPage+0x118>)
 80022c4:	f000 fca6 	bl	8002c14 <ssd1306_WriteString>
			break;
 80022c8:	e044      	b.n	8002354 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 80022ca:	2119      	movs	r1, #25
 80022cc:	2002      	movs	r0, #2
 80022ce:	f000 fcc7 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 80022d2:	4b25      	ldr	r3, [pc, #148]	@ (8002368 <display_FactoryResetPage+0x110>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	9200      	str	r2, [sp, #0]
 80022d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022da:	4826      	ldr	r0, [pc, #152]	@ (8002374 <display_FactoryResetPage+0x11c>)
 80022dc:	f000 fc9a 	bl	8002c14 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80022e0:	2128      	movs	r1, #40	@ 0x28
 80022e2:	2002      	movs	r0, #2
 80022e4:	f000 fcbc 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 80022e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002368 <display_FactoryResetPage+0x110>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	9200      	str	r2, [sp, #0]
 80022ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022f0:	4821      	ldr	r0, [pc, #132]	@ (8002378 <display_FactoryResetPage+0x120>)
 80022f2:	f000 fc8f 	bl	8002c14 <ssd1306_WriteString>
			break;
 80022f6:	e02d      	b.n	8002354 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 80022f8:	2119      	movs	r1, #25
 80022fa:	2002      	movs	r0, #2
 80022fc:	f000 fcb0 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8002300:	4b19      	ldr	r3, [pc, #100]	@ (8002368 <display_FactoryResetPage+0x110>)
 8002302:	2201      	movs	r2, #1
 8002304:	9200      	str	r2, [sp, #0]
 8002306:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002308:	481c      	ldr	r0, [pc, #112]	@ (800237c <display_FactoryResetPage+0x124>)
 800230a:	f000 fc83 	bl	8002c14 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800230e:	2128      	movs	r1, #40	@ 0x28
 8002310:	2002      	movs	r0, #2
 8002312:	f000 fca5 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002316:	4b14      	ldr	r3, [pc, #80]	@ (8002368 <display_FactoryResetPage+0x110>)
 8002318:	2201      	movs	r2, #1
 800231a:	9200      	str	r2, [sp, #0]
 800231c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231e:	4816      	ldr	r0, [pc, #88]	@ (8002378 <display_FactoryResetPage+0x120>)
 8002320:	f000 fc78 	bl	8002c14 <ssd1306_WriteString>
			break;
 8002324:	e016      	b.n	8002354 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8002326:	2119      	movs	r1, #25
 8002328:	2002      	movs	r0, #2
 800232a:	f000 fc99 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 800232e:	4b0e      	ldr	r3, [pc, #56]	@ (8002368 <display_FactoryResetPage+0x110>)
 8002330:	2201      	movs	r2, #1
 8002332:	9200      	str	r2, [sp, #0]
 8002334:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002336:	4812      	ldr	r0, [pc, #72]	@ (8002380 <display_FactoryResetPage+0x128>)
 8002338:	f000 fc6c 	bl	8002c14 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800233c:	2128      	movs	r1, #40	@ 0x28
 800233e:	2002      	movs	r0, #2
 8002340:	f000 fc8e 	bl	8002c60 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002344:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <display_FactoryResetPage+0x110>)
 8002346:	2201      	movs	r2, #1
 8002348:	9200      	str	r2, [sp, #0]
 800234a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800234c:	480a      	ldr	r0, [pc, #40]	@ (8002378 <display_FactoryResetPage+0x120>)
 800234e:	f000 fc61 	bl	8002c14 <ssd1306_WriteString>
			break;
 8002352:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002354:	f000 fb50 	bl	80029f8 <ssd1306_UpdateScreen>
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	0801d530 	.word	0x0801d530
 8002364:	0801b724 	.word	0x0801b724
 8002368:	0801d518 	.word	0x0801d518
 800236c:	0801b72c 	.word	0x0801b72c
 8002370:	0801b740 	.word	0x0801b740
 8002374:	0801b750 	.word	0x0801b750
 8002378:	0801b53c 	.word	0x0801b53c
 800237c:	0801b764 	.word	0x0801b764
 8002380:	0801b778 	.word	0x0801b778

08002384 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800238a:	2000      	movs	r0, #0
 800238c:	f000 fb1c 	bl	80029c8 <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 8002390:	2100      	movs	r1, #0
 8002392:	2005      	movs	r0, #5
 8002394:	f000 fc64 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 8002398:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <display_EmergencyStop+0x58>)
 800239a:	2201      	movs	r2, #1
 800239c:	9200      	str	r2, [sp, #0]
 800239e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023a0:	480f      	ldr	r0, [pc, #60]	@ (80023e0 <display_EmergencyStop+0x5c>)
 80023a2:	f000 fc37 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 80023a6:	2119      	movs	r1, #25
 80023a8:	2002      	movs	r0, #2
 80023aa:	f000 fc59 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 80023ae:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <display_EmergencyStop+0x60>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	9200      	str	r2, [sp, #0]
 80023b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023b6:	480c      	ldr	r0, [pc, #48]	@ (80023e8 <display_EmergencyStop+0x64>)
 80023b8:	f000 fc2c 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 80023bc:	2128      	movs	r1, #40	@ 0x28
 80023be:	2002      	movs	r0, #2
 80023c0:	f000 fc4e 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 80023c4:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <display_EmergencyStop+0x60>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	9200      	str	r2, [sp, #0]
 80023ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023cc:	4807      	ldr	r0, [pc, #28]	@ (80023ec <display_EmergencyStop+0x68>)
 80023ce:	f000 fc21 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80023d2:	f000 fb11 	bl	80029f8 <ssd1306_UpdateScreen>
}
 80023d6:	bf00      	nop
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	0801d530 	.word	0x0801d530
 80023e0:	0801b78c 	.word	0x0801b78c
 80023e4:	0801d518 	.word	0x0801d518
 80023e8:	0801b798 	.word	0x0801b798
 80023ec:	0801b7b0 	.word	0x0801b7b0

080023f0 <display_dfu>:

void display_dfu(void) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80023f6:	2000      	movs	r0, #0
 80023f8:	f000 fae6 	bl	80029c8 <ssd1306_Fill>
	ssd1306_SetCursor(15, 10);
 80023fc:	210a      	movs	r1, #10
 80023fe:	200f      	movs	r0, #15
 8002400:	f000 fc2e 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 8002404:	4b10      	ldr	r3, [pc, #64]	@ (8002448 <display_dfu+0x58>)
 8002406:	2201      	movs	r2, #1
 8002408:	9200      	str	r2, [sp, #0]
 800240a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800240c:	480f      	ldr	r0, [pc, #60]	@ (800244c <display_dfu+0x5c>)
 800240e:	f000 fc01 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_SetCursor(10, 35);
 8002412:	2123      	movs	r1, #35	@ 0x23
 8002414:	200a      	movs	r0, #10
 8002416:	f000 fc23 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <display_dfu+0x60>)
 800241c:	2201      	movs	r2, #1
 800241e:	9200      	str	r2, [sp, #0]
 8002420:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002422:	480c      	ldr	r0, [pc, #48]	@ (8002454 <display_dfu+0x64>)
 8002424:	f000 fbf6 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_SetCursor(30, 45);
 8002428:	212d      	movs	r1, #45	@ 0x2d
 800242a:	201e      	movs	r0, #30
 800242c:	f000 fc18 	bl	8002c60 <ssd1306_SetCursor>
	ssd1306_WriteString("over usb.", Font_6x8, White);
 8002430:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <display_dfu+0x60>)
 8002432:	2201      	movs	r2, #1
 8002434:	9200      	str	r2, [sp, #0]
 8002436:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002438:	4807      	ldr	r0, [pc, #28]	@ (8002458 <display_dfu+0x68>)
 800243a:	f000 fbeb 	bl	8002c14 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800243e:	f000 fadb 	bl	80029f8 <ssd1306_UpdateScreen>
}
 8002442:	bf00      	nop
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	0801d530 	.word	0x0801d530
 800244c:	0801b7c4 	.word	0x0801b7c4
 8002450:	0801d518 	.word	0x0801d518
 8002454:	0801b7d0 	.word	0x0801b7d0
 8002458:	0801b7e4 	.word	0x0801b7e4

0800245c <display_BtnPress>:

void display_BtnPress() {
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <display_BtnPress+0x2c>)
 8002462:	881a      	ldrh	r2, [r3, #0]
 8002464:	4b09      	ldr	r3, [pc, #36]	@ (800248c <display_BtnPress+0x30>)
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d103      	bne.n	8002474 <display_BtnPress+0x18>
		currentPage = 0;
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <display_BtnPress+0x2c>)
 800246e:	2200      	movs	r2, #0
 8002470:	801a      	strh	r2, [r3, #0]
 8002472:	e005      	b.n	8002480 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <display_BtnPress+0x2c>)
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	3301      	adds	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	4b02      	ldr	r3, [pc, #8]	@ (8002488 <display_BtnPress+0x2c>)
 800247e:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8002480:	f7ff f9ba 	bl	80017f8 <display_StatusPage>
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20000646 	.word	0x20000646
 800248c:	20000000 	.word	0x20000000

08002490 <display_setPage>:

void display_setPage(uint16_t page) {
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800249a:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <display_setPage+0x28>)
 800249c:	881b      	ldrh	r3, [r3, #0]
 800249e:	88fa      	ldrh	r2, [r7, #6]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d803      	bhi.n	80024ac <display_setPage+0x1c>
	currentPage = page;
 80024a4:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <display_setPage+0x2c>)
 80024a6:	88fb      	ldrh	r3, [r7, #6]
 80024a8:	8013      	strh	r3, [r2, #0]
 80024aa:	e000      	b.n	80024ae <display_setPage+0x1e>
	if (page > endPage) return;
 80024ac:	bf00      	nop
}
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	20000000 	.word	0x20000000
 80024bc:	20000646 	.word	0x20000646

080024c0 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08c      	sub	sp, #48	@ 0x30
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	6039      	str	r1, [r7, #0]
 80024ca:	80fb      	strh	r3, [r7, #6]
 80024cc:	4613      	mov	r3, r2
 80024ce:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80024d0:	e04d      	b.n	800256e <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	f003 031f 	and.w	r3, r3, #31
 80024da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 80024de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80024e2:	f1c3 0320 	rsb	r3, r3, #32
 80024e6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 80024ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	88ba      	ldrh	r2, [r7, #4]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d202      	bcs.n	80024fc <EEPROM_Write+0x3c>
 80024f6:	88bb      	ldrh	r3, [r7, #4]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	e001      	b.n	8002500 <EEPROM_Write+0x40>
 80024fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002500:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	b29b      	uxth	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002514:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8002518:	f107 0308 	add.w	r3, r7, #8
 800251c:	3302      	adds	r3, #2
 800251e:	6839      	ldr	r1, [r7, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f016 ffc4 	bl	80194ae <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8002526:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800252a:	b29b      	uxth	r3, r3
 800252c:	3302      	adds	r3, #2
 800252e:	b29a      	uxth	r2, r3
 8002530:	f107 0308 	add.w	r3, r7, #8
 8002534:	4619      	mov	r1, r3
 8002536:	20ae      	movs	r0, #174	@ 0xae
 8002538:	f000 f888 	bl	800264c <I2C_Transmit>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <EEPROM_Write+0x86>
			return false;
 8002542:	2300      	movs	r3, #0
 8002544:	e017      	b.n	8002576 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002546:	2005      	movs	r0, #5
 8002548:	f006 fbee 	bl	8008d28 <HAL_Delay>

		memAddr += writeLen;
 800254c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002550:	b29a      	uxth	r2, r3
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	4413      	add	r3, r2
 8002556:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8002558:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	4413      	add	r3, r2
 8002560:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8002562:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002566:	b29b      	uxth	r3, r3
 8002568:	88ba      	ldrh	r2, [r7, #4]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800256e:	88bb      	ldrh	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ae      	bne.n	80024d2 <EEPROM_Write+0x12>
	}

	return true;
 8002574:	2301      	movs	r3, #1
}
 8002576:	4618      	mov	r0, r3
 8002578:	3730      	adds	r7, #48	@ 0x30
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800257e:	b580      	push	{r7, lr}
 8002580:	b084      	sub	sp, #16
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	6039      	str	r1, [r7, #0]
 8002588:	80fb      	strh	r3, [r7, #6]
 800258a:	4613      	mov	r3, r2
 800258c:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	0a1b      	lsrs	r3, r3, #8
 8002592:	b29b      	uxth	r3, r3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	733b      	strb	r3, [r7, #12]
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	b2db      	uxtb	r3, r3
 800259c:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	2202      	movs	r2, #2
 80025a4:	4619      	mov	r1, r3
 80025a6:	20ae      	movs	r0, #174	@ 0xae
 80025a8:	f000 f850 	bl	800264c <I2C_Transmit>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <EEPROM_Read+0x38>
		return false;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e00b      	b.n	80025ce <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 80025b6:	88bb      	ldrh	r3, [r7, #4]
 80025b8:	461a      	mov	r2, r3
 80025ba:	6839      	ldr	r1, [r7, #0]
 80025bc:	20af      	movs	r0, #175	@ 0xaf
 80025be:	f000 f85f 	bl	8002680 <I2C_Receive>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <EEPROM_Read+0x4e>
		return false;
 80025c8:	2300      	movs	r3, #0
 80025ca:	e000      	b.n	80025ce <EEPROM_Read+0x50>
	}

	return true;
 80025cc:	2301      	movs	r3, #1
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	6039      	str	r1, [r7, #0]
 80025e0:	80fb      	strh	r3, [r7, #6]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 80025e6:	88bb      	ldrh	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <EEPROM_WriteBlock+0x1a>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e006      	b.n	80025fe <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80025f0:	88ba      	ldrh	r2, [r7, #4]
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	6839      	ldr	r1, [r7, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff ff62 	bl	80024c0 <EEPROM_Write>
 80025fc:	4603      	mov	r3, r0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	6039      	str	r1, [r7, #0]
 8002610:	80fb      	strh	r3, [r7, #6]
 8002612:	4613      	mov	r3, r2
 8002614:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8002616:	88ba      	ldrh	r2, [r7, #4]
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	6839      	ldr	r1, [r7, #0]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ffae 	bl	800257e <EEPROM_Read>
 8002622:	4603      	mov	r3, r0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002634:	4a04      	ldr	r2, [pc, #16]	@ (8002648 <I2C_Setup+0x1c>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6013      	str	r3, [r2, #0]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000650 	.word	0x20000650

0800264c <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af02      	add	r7, sp, #8
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	80fb      	strh	r3, [r7, #6]
 8002658:	4613      	mov	r3, r2
 800265a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 800265c:	4b07      	ldr	r3, [pc, #28]	@ (800267c <I2C_Transmit+0x30>)
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	88bb      	ldrh	r3, [r7, #4]
 8002662:	88f9      	ldrh	r1, [r7, #6]
 8002664:	f04f 32ff 	mov.w	r2, #4294967295
 8002668:	9200      	str	r2, [sp, #0]
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	f009 f8b4 	bl	800b7d8 <HAL_I2C_Master_Transmit>
 8002670:	4603      	mov	r3, r0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000650 	.word	0x20000650

08002680 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af02      	add	r7, sp, #8
 8002686:	4603      	mov	r3, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	80fb      	strh	r3, [r7, #6]
 800268c:	4613      	mov	r3, r2
 800268e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002690:	4b07      	ldr	r3, [pc, #28]	@ (80026b0 <I2C_Receive+0x30>)
 8002692:	6818      	ldr	r0, [r3, #0]
 8002694:	88bb      	ldrh	r3, [r7, #4]
 8002696:	88f9      	ldrh	r1, [r7, #6]
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	9200      	str	r2, [sp, #0]
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	f009 f9b2 	bl	800ba08 <HAL_I2C_Master_Receive>
 80026a4:	4603      	mov	r3, r0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000650 	.word	0x20000650

080026b4 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08e      	sub	sp, #56	@ 0x38
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	4608      	mov	r0, r1
 80026be:	4611      	mov	r1, r2
 80026c0:	461a      	mov	r2, r3
 80026c2:	4603      	mov	r3, r0
 80026c4:	817b      	strh	r3, [r7, #10]
 80026c6:	460b      	mov	r3, r1
 80026c8:	727b      	strb	r3, [r7, #9]
 80026ca:	4613      	mov	r3, r2
 80026cc:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 80026ce:	897b      	ldrh	r3, [r7, #10]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f107 0109 	add.w	r1, r7, #9
 80026d8:	2201      	movs	r2, #1
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff ffb6 	bl	800264c <I2C_Transmit>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80026e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00d      	beq.n	800270a <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 80026ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026f2:	f107 0014 	add.w	r0, r7, #20
 80026f6:	4a17      	ldr	r2, [pc, #92]	@ (8002754 <I2C_Read+0xa0>)
 80026f8:	2120      	movs	r1, #32
 80026fa:	f016 fda3 	bl	8019244 <sniprintf>
		usb_serial_println(msg);
 80026fe:	f107 0314 	add.w	r3, r7, #20
 8002702:	4618      	mov	r0, r3
 8002704:	f003 f826 	bl	8005754 <usb_serial_println>
 8002708:	e020      	b.n	800274c <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800270a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	b21b      	sxth	r3, r3
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	b21b      	sxth	r3, r3
 8002718:	b29b      	uxth	r3, r3
 800271a:	88fa      	ldrh	r2, [r7, #6]
 800271c:	68f9      	ldr	r1, [r7, #12]
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff ffae 	bl	8002680 <I2C_Receive>
 8002724:	4603      	mov	r3, r0
 8002726:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800272a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00c      	beq.n	800274c <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002732:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002736:	f107 0014 	add.w	r0, r7, #20
 800273a:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <I2C_Read+0xa4>)
 800273c:	2120      	movs	r1, #32
 800273e:	f016 fd81 	bl	8019244 <sniprintf>
		usb_serial_println(msg);
 8002742:	f107 0314 	add.w	r3, r7, #20
 8002746:	4618      	mov	r0, r3
 8002748:	f003 f804 	bl	8005754 <usb_serial_println>
		return;
	}
#endif
}
 800274c:	3738      	adds	r7, #56	@ 0x38
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	0801b7f0 	.word	0x0801b7f0
 8002758:	0801b808 	.word	0x0801b808

0800275c <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	460a      	mov	r2, r1
 8002766:	71fb      	strb	r3, [r7, #7]
 8002768:	4613      	mov	r3, r2
 800276a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002770:	88bb      	ldrh	r3, [r7, #4]
 8002772:	0a1b      	lsrs	r3, r3, #8
 8002774:	b29b      	uxth	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800277a:	88bb      	ldrh	r3, [r7, #4]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002780:	f107 030c 	add.w	r3, r7, #12
 8002784:	2203      	movs	r2, #3
 8002786:	4619      	mov	r1, r3
 8002788:	2080      	movs	r0, #128	@ 0x80
 800278a:	f7ff ff5f 	bl	800264c <I2C_Transmit>
}
 800278e:	bf00      	nop
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b084      	sub	sp, #16
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80027a0:	79fa      	ldrb	r2, [r7, #7]
 80027a2:	f107 000c 	add.w	r0, r7, #12
 80027a6:	2302      	movs	r3, #2
 80027a8:	2140      	movs	r1, #64	@ 0x40
 80027aa:	f7ff ff83 	bl	80026b4 <I2C_Read>
    return (data[0] << 8) | data[1];
 80027ae:	7b3b      	ldrb	r3, [r7, #12]
 80027b0:	b21b      	sxth	r3, r3
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	b21a      	sxth	r2, r3
 80027b6:	7b7b      	ldrb	r3, [r7, #13]
 80027b8:	b21b      	sxth	r3, r3
 80027ba:	4313      	orrs	r3, r2
 80027bc:	b21b      	sxth	r3, r3
 80027be:	b29b      	uxth	r3, r3
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80027d0:	4a0a      	ldr	r2, [pc, #40]	@ (80027fc <INA226_Init+0x34>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4610      	mov	r0, r2
 80027d6:	4619      	mov	r1, r3
 80027d8:	2354      	movs	r3, #84	@ 0x54
 80027da:	461a      	mov	r2, r3
 80027dc:	f016 fe67 	bl	80194ae <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80027e0:	f244 1127 	movw	r1, #16679	@ 0x4127
 80027e4:	2000      	movs	r0, #0
 80027e6:	f7ff ffb9 	bl	800275c <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80027ea:	f240 1155 	movw	r1, #341	@ 0x155
 80027ee:	2005      	movs	r0, #5
 80027f0:	f7ff ffb4 	bl	800275c <INA226_WriteRegister>
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000654 	.word	0x20000654

08002800 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002808:	2002      	movs	r0, #2
 800280a:	f7ff ffc4 	bl	8002796 <INA226_ReadRegister>
 800280e:	4603      	mov	r3, r0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 800281c:	2000      	movs	r0, #0
 800281e:	f7ff ffef 	bl	8002800 <INA226_ReadBusVoltageRaw>
 8002822:	4603      	mov	r3, r0
 8002824:	ee07 3a90 	vmov	s15, r3
 8002828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800282c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800283c <INA226_ReadBusVoltage+0x24>
 8002830:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002834:	eeb0 0a67 	vmov.f32	s0, s15
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	3aa3d70a 	.word	0x3aa3d70a

08002840 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002848:	2004      	movs	r0, #4
 800284a:	f7ff ffa4 	bl	8002796 <INA226_ReadRegister>
 800284e:	4603      	mov	r3, r0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 800285c:	2000      	movs	r0, #0
 800285e:	f7ff ffef 	bl	8002840 <INA226_ReadCurrentRaw>
 8002862:	4603      	mov	r3, r0
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800286c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800287c <INA226_ReadCurrent+0x24>
 8002870:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002874:	eeb0 0a67 	vmov.f32	s0, s15
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	391d4952 	.word	0x391d4952

08002880 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
	...

08002890 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af04      	add	r7, sp, #16
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	2301      	movs	r3, #1
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	1dfb      	adds	r3, r7, #7
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	2301      	movs	r3, #1
 80028aa:	2200      	movs	r2, #0
 80028ac:	2178      	movs	r1, #120	@ 0x78
 80028ae:	4803      	ldr	r0, [pc, #12]	@ (80028bc <ssd1306_WriteCommand+0x2c>)
 80028b0:	f009 f9a0 	bl	800bbf4 <HAL_I2C_Mem_Write>
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	200011a4 	.word	0x200011a4

080028c0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af04      	add	r7, sp, #16
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	f04f 32ff 	mov.w	r2, #4294967295
 80028d2:	9202      	str	r2, [sp, #8]
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2301      	movs	r3, #1
 80028dc:	2240      	movs	r2, #64	@ 0x40
 80028de:	2178      	movs	r1, #120	@ 0x78
 80028e0:	4803      	ldr	r0, [pc, #12]	@ (80028f0 <ssd1306_WriteData+0x30>)
 80028e2:	f009 f987 	bl	800bbf4 <HAL_I2C_Mem_Write>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200011a4 	.word	0x200011a4

080028f4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80028f8:	f7ff ffc2 	bl	8002880 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80028fc:	2064      	movs	r0, #100	@ 0x64
 80028fe:	f006 fa13 	bl	8008d28 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002902:	2000      	movs	r0, #0
 8002904:	f000 f9d8 	bl	8002cb8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002908:	2020      	movs	r0, #32
 800290a:	f7ff ffc1 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800290e:	2000      	movs	r0, #0
 8002910:	f7ff ffbe 	bl	8002890 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002914:	20b0      	movs	r0, #176	@ 0xb0
 8002916:	f7ff ffbb 	bl	8002890 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800291a:	20c8      	movs	r0, #200	@ 0xc8
 800291c:	f7ff ffb8 	bl	8002890 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002920:	2000      	movs	r0, #0
 8002922:	f7ff ffb5 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002926:	2010      	movs	r0, #16
 8002928:	f7ff ffb2 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800292c:	2040      	movs	r0, #64	@ 0x40
 800292e:	f7ff ffaf 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002932:	20ff      	movs	r0, #255	@ 0xff
 8002934:	f000 f9ac 	bl	8002c90 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002938:	20a1      	movs	r0, #161	@ 0xa1
 800293a:	f7ff ffa9 	bl	8002890 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800293e:	20a6      	movs	r0, #166	@ 0xa6
 8002940:	f7ff ffa6 	bl	8002890 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002944:	20a8      	movs	r0, #168	@ 0xa8
 8002946:	f7ff ffa3 	bl	8002890 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800294a:	203f      	movs	r0, #63	@ 0x3f
 800294c:	f7ff ffa0 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002950:	20a4      	movs	r0, #164	@ 0xa4
 8002952:	f7ff ff9d 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002956:	20d3      	movs	r0, #211	@ 0xd3
 8002958:	f7ff ff9a 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800295c:	2000      	movs	r0, #0
 800295e:	f7ff ff97 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002962:	20d5      	movs	r0, #213	@ 0xd5
 8002964:	f7ff ff94 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002968:	20f0      	movs	r0, #240	@ 0xf0
 800296a:	f7ff ff91 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800296e:	20d9      	movs	r0, #217	@ 0xd9
 8002970:	f7ff ff8e 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002974:	2022      	movs	r0, #34	@ 0x22
 8002976:	f7ff ff8b 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800297a:	20da      	movs	r0, #218	@ 0xda
 800297c:	f7ff ff88 	bl	8002890 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002980:	2012      	movs	r0, #18
 8002982:	f7ff ff85 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002986:	20db      	movs	r0, #219	@ 0xdb
 8002988:	f7ff ff82 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800298c:	2020      	movs	r0, #32
 800298e:	f7ff ff7f 	bl	8002890 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002992:	208d      	movs	r0, #141	@ 0x8d
 8002994:	f7ff ff7c 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002998:	2014      	movs	r0, #20
 800299a:	f7ff ff79 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800299e:	2001      	movs	r0, #1
 80029a0:	f000 f98a 	bl	8002cb8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80029a4:	2000      	movs	r0, #0
 80029a6:	f000 f80f 	bl	80029c8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80029aa:	f000 f825 	bl	80029f8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80029ae:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <ssd1306_Init+0xd0>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80029b4:	4b03      	ldr	r3, [pc, #12]	@ (80029c4 <ssd1306_Init+0xd0>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80029ba:	4b02      	ldr	r3, [pc, #8]	@ (80029c4 <ssd1306_Init+0xd0>)
 80029bc:	2201      	movs	r2, #1
 80029be:	711a      	strb	r2, [r3, #4]
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000aa8 	.word	0x20000aa8

080029c8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <ssd1306_Fill+0x14>
 80029d8:	2300      	movs	r3, #0
 80029da:	e000      	b.n	80029de <ssd1306_Fill+0x16>
 80029dc:	23ff      	movs	r3, #255	@ 0xff
 80029de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029e2:	4619      	mov	r1, r3
 80029e4:	4803      	ldr	r0, [pc, #12]	@ (80029f4 <ssd1306_Fill+0x2c>)
 80029e6:	f016 fce2 	bl	80193ae <memset>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	200006a8 	.word	0x200006a8

080029f8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029fe:	2300      	movs	r3, #0
 8002a00:	71fb      	strb	r3, [r7, #7]
 8002a02:	e016      	b.n	8002a32 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	3b50      	subs	r3, #80	@ 0x50
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ff40 	bl	8002890 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002a10:	2000      	movs	r0, #0
 8002a12:	f7ff ff3d 	bl	8002890 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002a16:	2010      	movs	r0, #16
 8002a18:	f7ff ff3a 	bl	8002890 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	01db      	lsls	r3, r3, #7
 8002a20:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <ssd1306_UpdateScreen+0x4c>)
 8002a22:	4413      	add	r3, r2
 8002a24:	2180      	movs	r1, #128	@ 0x80
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ff4a 	bl	80028c0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	71fb      	strb	r3, [r7, #7]
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	2b07      	cmp	r3, #7
 8002a36:	d9e5      	bls.n	8002a04 <ssd1306_UpdateScreen+0xc>
    }
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	200006a8 	.word	0x200006a8

08002a48 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71fb      	strb	r3, [r7, #7]
 8002a52:	460b      	mov	r3, r1
 8002a54:	71bb      	strb	r3, [r7, #6]
 8002a56:	4613      	mov	r3, r2
 8002a58:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	db3d      	blt.n	8002ade <ssd1306_DrawPixel+0x96>
 8002a62:	79bb      	ldrb	r3, [r7, #6]
 8002a64:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a66:	d83a      	bhi.n	8002ade <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002a68:	797b      	ldrb	r3, [r7, #5]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d11a      	bne.n	8002aa4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002a6e:	79fa      	ldrb	r2, [r7, #7]
 8002a70:	79bb      	ldrb	r3, [r7, #6]
 8002a72:	08db      	lsrs	r3, r3, #3
 8002a74:	b2d8      	uxtb	r0, r3
 8002a76:	4603      	mov	r3, r0
 8002a78:	01db      	lsls	r3, r3, #7
 8002a7a:	4413      	add	r3, r2
 8002a7c:	4a1b      	ldr	r2, [pc, #108]	@ (8002aec <ssd1306_DrawPixel+0xa4>)
 8002a7e:	5cd3      	ldrb	r3, [r2, r3]
 8002a80:	b25a      	sxtb	r2, r3
 8002a82:	79bb      	ldrb	r3, [r7, #6]
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	2101      	movs	r1, #1
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	b25b      	sxtb	r3, r3
 8002a90:	4313      	orrs	r3, r2
 8002a92:	b259      	sxtb	r1, r3
 8002a94:	79fa      	ldrb	r2, [r7, #7]
 8002a96:	4603      	mov	r3, r0
 8002a98:	01db      	lsls	r3, r3, #7
 8002a9a:	4413      	add	r3, r2
 8002a9c:	b2c9      	uxtb	r1, r1
 8002a9e:	4a13      	ldr	r2, [pc, #76]	@ (8002aec <ssd1306_DrawPixel+0xa4>)
 8002aa0:	54d1      	strb	r1, [r2, r3]
 8002aa2:	e01d      	b.n	8002ae0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002aa4:	79fa      	ldrb	r2, [r7, #7]
 8002aa6:	79bb      	ldrb	r3, [r7, #6]
 8002aa8:	08db      	lsrs	r3, r3, #3
 8002aaa:	b2d8      	uxtb	r0, r3
 8002aac:	4603      	mov	r3, r0
 8002aae:	01db      	lsls	r3, r3, #7
 8002ab0:	4413      	add	r3, r2
 8002ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8002aec <ssd1306_DrawPixel+0xa4>)
 8002ab4:	5cd3      	ldrb	r3, [r2, r3]
 8002ab6:	b25a      	sxtb	r2, r3
 8002ab8:	79bb      	ldrb	r3, [r7, #6]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	2101      	movs	r1, #1
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	b25b      	sxtb	r3, r3
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	b25b      	sxtb	r3, r3
 8002aca:	4013      	ands	r3, r2
 8002acc:	b259      	sxtb	r1, r3
 8002ace:	79fa      	ldrb	r2, [r7, #7]
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	01db      	lsls	r3, r3, #7
 8002ad4:	4413      	add	r3, r2
 8002ad6:	b2c9      	uxtb	r1, r1
 8002ad8:	4a04      	ldr	r2, [pc, #16]	@ (8002aec <ssd1306_DrawPixel+0xa4>)
 8002ada:	54d1      	strb	r1, [r2, r3]
 8002adc:	e000      	b.n	8002ae0 <ssd1306_DrawPixel+0x98>
        return;
 8002ade:	bf00      	nop
    }
}
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	200006a8 	.word	0x200006a8

08002af0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b089      	sub	sp, #36	@ 0x24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4604      	mov	r4, r0
 8002af8:	4638      	mov	r0, r7
 8002afa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002afe:	4623      	mov	r3, r4
 8002b00:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	2b1f      	cmp	r3, #31
 8002b06:	d902      	bls.n	8002b0e <ssd1306_WriteChar+0x1e>
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
 8002b0a:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b0c:	d901      	bls.n	8002b12 <ssd1306_WriteChar+0x22>
        return 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e079      	b.n	8002c06 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <ssd1306_WriteChar+0x34>
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	3b20      	subs	r3, #32
 8002b1e:	4413      	add	r3, r2
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	e000      	b.n	8002b26 <ssd1306_WriteChar+0x36>
 8002b24:	783b      	ldrb	r3, [r7, #0]
 8002b26:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002b28:	4b39      	ldr	r3, [pc, #228]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	7dfb      	ldrb	r3, [r7, #23]
 8002b30:	4413      	add	r3, r2
 8002b32:	2b80      	cmp	r3, #128	@ 0x80
 8002b34:	dc06      	bgt.n	8002b44 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002b36:	4b36      	ldr	r3, [pc, #216]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002b38:	885b      	ldrh	r3, [r3, #2]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	787b      	ldrb	r3, [r7, #1]
 8002b3e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002b40:	2b40      	cmp	r3, #64	@ 0x40
 8002b42:	dd01      	ble.n	8002b48 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	e05e      	b.n	8002c06 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002b48:	2300      	movs	r3, #0
 8002b4a:	61fb      	str	r3, [r7, #28]
 8002b4c:	e04d      	b.n	8002bea <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	7bfb      	ldrb	r3, [r7, #15]
 8002b52:	3b20      	subs	r3, #32
 8002b54:	7879      	ldrb	r1, [r7, #1]
 8002b56:	fb01 f303 	mul.w	r3, r1, r3
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	440b      	add	r3, r1
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002b68:	2300      	movs	r3, #0
 8002b6a:	61bb      	str	r3, [r7, #24]
 8002b6c:	e036      	b.n	8002bdc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d013      	beq.n	8002ba6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	b2d8      	uxtb	r0, r3
 8002b8c:	4b20      	ldr	r3, [pc, #128]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002b8e:	885b      	ldrh	r3, [r3, #2]
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	4413      	add	r3, r2
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f7ff ff52 	bl	8002a48 <ssd1306_DrawPixel>
 8002ba4:	e017      	b.n	8002bd6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b2d8      	uxtb	r0, r3
 8002bb4:	4b16      	ldr	r3, [pc, #88]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002bb6:	885b      	ldrh	r3, [r3, #2]
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	b2d9      	uxtb	r1, r3
 8002bc2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	bf0c      	ite	eq
 8002bca:	2301      	moveq	r3, #1
 8002bcc:	2300      	movne	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	f7ff ff39 	bl	8002a48 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	61bb      	str	r3, [r7, #24]
 8002bdc:	7dfb      	ldrb	r3, [r7, #23]
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d3c4      	bcc.n	8002b6e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	3301      	adds	r3, #1
 8002be8:	61fb      	str	r3, [r7, #28]
 8002bea:	787b      	ldrb	r3, [r7, #1]
 8002bec:	461a      	mov	r2, r3
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d3ac      	bcc.n	8002b4e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002bf4:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002bf6:	881a      	ldrh	r2, [r3, #0]
 8002bf8:	7dfb      	ldrb	r3, [r7, #23]
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	4413      	add	r3, r2
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	4b03      	ldr	r3, [pc, #12]	@ (8002c10 <ssd1306_WriteChar+0x120>)
 8002c02:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3724      	adds	r7, #36	@ 0x24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd90      	pop	{r4, r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000aa8 	.word	0x20000aa8

08002c14 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	4638      	mov	r0, r7
 8002c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002c22:	e013      	b.n	8002c4c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	7818      	ldrb	r0, [r3, #0]
 8002c28:	7e3b      	ldrb	r3, [r7, #24]
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	463b      	mov	r3, r7
 8002c2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c30:	f7ff ff5e 	bl	8002af0 <ssd1306_WriteChar>
 8002c34:	4603      	mov	r3, r0
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d002      	beq.n	8002c46 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	e008      	b.n	8002c58 <ssd1306_WriteString+0x44>
        }
        str++;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1e7      	bne.n	8002c24 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	781b      	ldrb	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	460a      	mov	r2, r1
 8002c6a:	71fb      	strb	r3, [r7, #7]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	4b05      	ldr	r3, [pc, #20]	@ (8002c8c <ssd1306_SetCursor+0x2c>)
 8002c76:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002c78:	79bb      	ldrb	r3, [r7, #6]
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	4b03      	ldr	r3, [pc, #12]	@ (8002c8c <ssd1306_SetCursor+0x2c>)
 8002c7e:	805a      	strh	r2, [r3, #2]
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	20000aa8 	.word	0x20000aa8

08002c90 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002c9a:	2381      	movs	r3, #129	@ 0x81
 8002c9c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff fdf5 	bl	8002890 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002ca6:	79fb      	ldrb	r3, [r7, #7]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff fdf1 	bl	8002890 <ssd1306_WriteCommand>
}
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002cc8:	23af      	movs	r3, #175	@ 0xaf
 8002cca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ccc:	4b08      	ldr	r3, [pc, #32]	@ (8002cf0 <ssd1306_SetDisplayOn+0x38>)
 8002cce:	2201      	movs	r2, #1
 8002cd0:	715a      	strb	r2, [r3, #5]
 8002cd2:	e004      	b.n	8002cde <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002cd4:	23ae      	movs	r3, #174	@ 0xae
 8002cd6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002cd8:	4b05      	ldr	r3, [pc, #20]	@ (8002cf0 <ssd1306_SetDisplayOn+0x38>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fdd5 	bl	8002890 <ssd1306_WriteCommand>
}
 8002ce6:	bf00      	nop
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000aa8 	.word	0x20000aa8

08002cf4 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002cfe:	4b23      	ldr	r3, [pc, #140]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d00:	881b      	ldrh	r3, [r3, #0]
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	d101      	bne.n	8002d0a <io_coil_add_channel+0x16>
		return false;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e039      	b.n	8002d7e <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a20      	ldr	r2, [pc, #128]	@ (8002d90 <io_coil_add_channel+0x9c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d10b      	bne.n	8002d2a <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <io_coil_add_channel+0xa0>)
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	2b03      	cmp	r3, #3
 8002d18:	d901      	bls.n	8002d1e <io_coil_add_channel+0x2a>
			return false;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e02f      	b.n	8002d7e <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8002d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <io_coil_add_channel+0xa0>)
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	3301      	adds	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	4b1b      	ldr	r3, [pc, #108]	@ (8002d94 <io_coil_add_channel+0xa0>)
 8002d28:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002d2a:	4b18      	ldr	r3, [pc, #96]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4a19      	ldr	r2, [pc, #100]	@ (8002d98 <io_coil_add_channel+0xa4>)
 8002d32:	460b      	mov	r3, r1
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	440b      	add	r3, r1
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002d40:	4b12      	ldr	r3, [pc, #72]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	4619      	mov	r1, r3
 8002d46:	4a14      	ldr	r2, [pc, #80]	@ (8002d98 <io_coil_add_channel+0xa4>)
 8002d48:	460b      	mov	r3, r1
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	440b      	add	r3, r1
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	3304      	adds	r3, #4
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002d58:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002d98 <io_coil_add_channel+0xa4>)
 8002d60:	460b      	mov	r3, r1
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	440b      	add	r3, r1
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002d70:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	3301      	adds	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	4b04      	ldr	r3, [pc, #16]	@ (8002d8c <io_coil_add_channel+0x98>)
 8002d7a:	801a      	strh	r2, [r3, #0]
	return true;
 8002d7c:	2301      	movs	r3, #1
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20000c30 	.word	0x20000c30
 8002d90:	08002e89 	.word	0x08002e89
 8002d94:	20000c32 	.word	0x20000c32
 8002d98:	20000ab0 	.word	0x20000ab0

08002d9c <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002da6:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <io_coil_read+0x38>)
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	88fa      	ldrh	r2, [r7, #6]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d209      	bcs.n	8002dc4 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002db0:	88fa      	ldrh	r2, [r7, #6]
 8002db2:	4909      	ldr	r1, [pc, #36]	@ (8002dd8 <io_coil_read+0x3c>)
 8002db4:	4613      	mov	r3, r2
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	4413      	add	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	3308      	adds	r3, #8
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	e000      	b.n	8002dc6 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000c30 	.word	0x20000c30
 8002dd8:	20000ab0 	.word	0x20000ab0

08002ddc <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002ddc:	b590      	push	{r4, r7, lr}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	460a      	mov	r2, r1
 8002de6:	80fb      	strh	r3, [r7, #6]
 8002de8:	4613      	mov	r3, r2
 8002dea:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002dec:	4b19      	ldr	r3, [pc, #100]	@ (8002e54 <io_coil_write+0x78>)
 8002dee:	881b      	ldrh	r3, [r3, #0]
 8002df0:	88fa      	ldrh	r2, [r7, #6]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d229      	bcs.n	8002e4a <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002df6:	88fa      	ldrh	r2, [r7, #6]
 8002df8:	4917      	ldr	r1, [pc, #92]	@ (8002e58 <io_coil_write+0x7c>)
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4413      	add	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	440b      	add	r3, r1
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d015      	beq.n	8002e36 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002e0a:	88fa      	ldrh	r2, [r7, #6]
 8002e0c:	4912      	ldr	r1, [pc, #72]	@ (8002e58 <io_coil_write+0x7c>)
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	681c      	ldr	r4, [r3, #0]
 8002e1a:	88fa      	ldrh	r2, [r7, #6]
 8002e1c:	490e      	ldr	r1, [pc, #56]	@ (8002e58 <io_coil_write+0x7c>)
 8002e1e:	4613      	mov	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	3304      	adds	r3, #4
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	797a      	ldrb	r2, [r7, #5]
 8002e2e:	b292      	uxth	r2, r2
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002e36:	88fa      	ldrh	r2, [r7, #6]
 8002e38:	4907      	ldr	r1, [pc, #28]	@ (8002e58 <io_coil_write+0x7c>)
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	3308      	adds	r3, #8
 8002e46:	797a      	ldrb	r2, [r7, #5]
 8002e48:	701a      	strb	r2, [r3, #0]
	}
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd90      	pop	{r4, r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000c30 	.word	0x20000c30
 8002e58:	20000ab0 	.word	0x20000ab0

08002e5c <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002e62:	2300      	movs	r3, #0
 8002e64:	80fb      	strh	r3, [r7, #6]
 8002e66:	e007      	b.n	8002e78 <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002e68:	88fb      	ldrh	r3, [r7, #6]
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff ffb5 	bl	8002ddc <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	3301      	adds	r3, #1
 8002e76:	80fb      	strh	r3, [r7, #6]
 8002e78:	88fb      	ldrh	r3, [r7, #6]
 8002e7a:	2b1f      	cmp	r3, #31
 8002e7c:	d9f4      	bls.n	8002e68 <io_coils_emergencystop+0xc>
	}
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	889b      	ldrh	r3, [r3, #4]
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f008 fbe4 	bl	800b670 <HAL_GPIO_WritePin>
}
 8002ea8:	bf00      	nop
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a13      	ldr	r2, [pc, #76]	@ (8002f0c <io_discrete_in_add_channel+0x5c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d109      	bne.n	8002ed6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002ec2:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <io_discrete_in_add_channel+0x60>)
 8002ec4:	881b      	ldrh	r3, [r3, #0]
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	d81a      	bhi.n	8002f00 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002eca:	4b11      	ldr	r3, [pc, #68]	@ (8002f10 <io_discrete_in_add_channel+0x60>)
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f10 <io_discrete_in_add_channel+0x60>)
 8002ed4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <io_discrete_in_add_channel+0x64>)
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	4619      	mov	r1, r3
 8002edc:	4a0e      	ldr	r2, [pc, #56]	@ (8002f18 <io_discrete_in_add_channel+0x68>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <io_discrete_in_add_channel+0x64>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8002f18 <io_discrete_in_add_channel+0x68>)
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <io_discrete_in_add_channel+0x64>)
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <io_discrete_in_add_channel+0x64>)
 8002efc:	801a      	strh	r2, [r3, #0]
 8002efe:	e000      	b.n	8002f02 <io_discrete_in_add_channel+0x52>
			return;
 8002f00:	bf00      	nop
}
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	08002f5d 	.word	0x08002f5d
 8002f10:	20000c56 	.word	0x20000c56
 8002f14:	20000c54 	.word	0x20000c54
 8002f18:	20000c34 	.word	0x20000c34

08002f1c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002f26:	4b0b      	ldr	r3, [pc, #44]	@ (8002f54 <io_discrete_in_read+0x38>)
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	88fa      	ldrh	r2, [r7, #6]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d20c      	bcs.n	8002f4a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	4a09      	ldr	r2, [pc, #36]	@ (8002f58 <io_discrete_in_read+0x3c>)
 8002f34:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002f38:	88fb      	ldrh	r3, [r7, #6]
 8002f3a:	4907      	ldr	r1, [pc, #28]	@ (8002f58 <io_discrete_in_read+0x3c>)
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	440b      	add	r3, r1
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4618      	mov	r0, r3
 8002f44:	4790      	blx	r2
 8002f46:	4603      	mov	r3, r0
 8002f48:	e000      	b.n	8002f4c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000c54 	.word	0x20000c54
 8002f58:	20000c34 	.word	0x20000c34

08002f5c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	889b      	ldrh	r3, [r3, #4]
 8002f70:	4619      	mov	r1, r3
 8002f72:	4610      	mov	r0, r2
 8002f74:	f008 fb64 	bl	800b640 <HAL_GPIO_ReadPin>
 8002f78:	4603      	mov	r3, r0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002f8e:	4b07      	ldr	r3, [pc, #28]	@ (8002fac <io_discrete_in_check_channel+0x28>)
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	88fa      	ldrh	r2, [r7, #6]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d201      	bcs.n	8002f9c <io_discrete_in_check_channel+0x18>
		return true;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	20000c54 	.word	0x20000c54

08002fb0 <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	460a      	mov	r2, r1
 8002fba:	80fb      	strh	r3, [r7, #6]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002fc0:	88fb      	ldrh	r3, [r7, #6]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7ff ffde 	bl	8002f84 <io_discrete_in_check_channel>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f083 0301 	eor.w	r3, r3, #1
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <emergencyStop_setInput+0x28>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	e00b      	b.n	8002ff0 <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002fd8:	4a07      	ldr	r2, [pc, #28]	@ (8002ff8 <emergencyStop_setInput+0x48>)
 8002fda:	88fb      	ldrh	r3, [r7, #6]
 8002fdc:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002fde:	4a07      	ldr	r2, [pc, #28]	@ (8002ffc <emergencyStop_setInput+0x4c>)
 8002fe0:	797b      	ldrb	r3, [r7, #5]
 8002fe2:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <emergencyStop_setInput+0x50>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 8002fea:	f7fe f9db 	bl	80013a4 <automation_save_rules>

	return true;
 8002fee:	2301      	movs	r3, #1
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000c5a 	.word	0x20000c5a
 8002ffc:	20000c5d 	.word	0x20000c5d
 8003000:	20000c58 	.word	0x20000c58

08003004 <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
	return defined;
 8003008:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <emergencyStop_isDefined+0x14>)
 800300a:	781b      	ldrb	r3, [r3, #0]
}
 800300c:	4618      	mov	r0, r3
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20000c58 	.word	0x20000c58

0800301c <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
	return channel;
 8003020:	4b03      	ldr	r3, [pc, #12]	@ (8003030 <emergencyStop_getChannel+0x14>)
 8003022:	881b      	ldrh	r3, [r3, #0]
}
 8003024:	4618      	mov	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20000c5a 	.word	0x20000c5a

08003034 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
	return inputMode;
 8003038:	4b03      	ldr	r3, [pc, #12]	@ (8003048 <emergencyStop_getInputMode+0x14>)
 800303a:	781b      	ldrb	r3, [r3, #0]
}
 800303c:	4618      	mov	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	20000c5d 	.word	0x20000c5d

0800304c <emergencyStop_check>:

bool emergencyStop_check(void) {
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8003050:	4b1a      	ldr	r3, [pc, #104]	@ (80030bc <emergencyStop_check+0x70>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	f083 0301 	eor.w	r3, r3, #1
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <emergencyStop_check+0x16>
 800305e:	2300      	movs	r3, #0
 8003060:	e029      	b.n	80030b6 <emergencyStop_check+0x6a>
	if (latched) return true;
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <emergencyStop_check+0x74>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <emergencyStop_check+0x22>
 800306a:	2301      	movs	r3, #1
 800306c:	e023      	b.n	80030b6 <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <emergencyStop_check+0x78>)
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff ff52 	bl	8002f1c <io_discrete_in_read>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <emergencyStop_check+0x3a>
 800307e:	4b12      	ldr	r3, [pc, #72]	@ (80030c8 <emergencyStop_check+0x7c>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <emergencyStop_check+0x52>
 8003086:	4b0f      	ldr	r3, [pc, #60]	@ (80030c4 <emergencyStop_check+0x78>)
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff ff46 	bl	8002f1c <io_discrete_in_read>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10e      	bne.n	80030b4 <emergencyStop_check+0x68>
 8003096:	4b0c      	ldr	r3, [pc, #48]	@ (80030c8 <emergencyStop_check+0x7c>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d10a      	bne.n	80030b4 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 800309e:	4b08      	ldr	r3, [pc, #32]	@ (80030c0 <emergencyStop_check+0x74>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 80030a4:	f7ff f96e 	bl	8002384 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 80030a8:	f7ff fed8 	bl	8002e5c <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 80030ac:	f000 f9e4 	bl	8003478 <io_holding_reg_emergencystop>

		return true;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e000      	b.n	80030b6 <emergencyStop_check+0x6a>
	}

	return false;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000c58 	.word	0x20000c58
 80030c0:	20000c5c 	.word	0x20000c5c
 80030c4:	20000c5a 	.word	0x20000c5a
 80030c8:	20000c5d 	.word	0x20000c5d

080030cc <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 80030d6:	2300      	movs	r3, #0
 80030d8:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 80030da:	8afb      	ldrh	r3, [r7, #22]
 80030dc:	f107 0210 	add.w	r2, r7, #16
 80030e0:	4413      	add	r3, r2
 80030e2:	4a26      	ldr	r2, [pc, #152]	@ (800317c <emergencyStop_save+0xb0>)
 80030e4:	7812      	ldrb	r2, [r2, #0]
 80030e6:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 80030e8:	8afb      	ldrh	r3, [r7, #22]
 80030ea:	3301      	adds	r3, #1
 80030ec:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 80030ee:	8afb      	ldrh	r3, [r7, #22]
 80030f0:	f107 0210 	add.w	r2, r7, #16
 80030f4:	4413      	add	r3, r2
 80030f6:	4a22      	ldr	r2, [pc, #136]	@ (8003180 <emergencyStop_save+0xb4>)
 80030f8:	8812      	ldrh	r2, [r2, #0]
 80030fa:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 80030fc:	8afb      	ldrh	r3, [r7, #22]
 80030fe:	3302      	adds	r3, #2
 8003100:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8003102:	8afb      	ldrh	r3, [r7, #22]
 8003104:	f107 0210 	add.w	r2, r7, #16
 8003108:	4413      	add	r3, r2
 800310a:	4a1e      	ldr	r2, [pc, #120]	@ (8003184 <emergencyStop_save+0xb8>)
 800310c:	7812      	ldrb	r2, [r2, #0]
 800310e:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 8003110:	8afb      	ldrh	r3, [r7, #22]
 8003112:	3301      	adds	r3, #1
 8003114:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003116:	8afa      	ldrh	r2, [r7, #22]
 8003118:	f107 0110 	add.w	r1, r7, #16
 800311c:	88fb      	ldrh	r3, [r7, #6]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff fa59 	bl	80025d6 <EEPROM_WriteBlock>
 8003124:	4603      	mov	r3, r0
 8003126:	f083 0301 	eor.w	r3, r3, #1
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <emergencyStop_save+0x68>
 8003130:	2300      	movs	r3, #0
 8003132:	e01f      	b.n	8003174 <emergencyStop_save+0xa8>
	baseAddress += offset;
 8003134:	88fa      	ldrh	r2, [r7, #6]
 8003136:	8afb      	ldrh	r3, [r7, #22]
 8003138:	4413      	add	r3, r2
 800313a:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800313c:	8afa      	ldrh	r2, [r7, #22]
 800313e:	f107 0310 	add.w	r3, r7, #16
 8003142:	4611      	mov	r1, r2
 8003144:	4618      	mov	r0, r3
 8003146:	f003 fa05 	bl	8006554 <modbus_crc16>
 800314a:	4603      	mov	r3, r0
 800314c:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800314e:	f107 010e 	add.w	r1, r7, #14
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	2202      	movs	r2, #2
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fa3d 	bl	80025d6 <EEPROM_WriteBlock>
 800315c:	4603      	mov	r3, r0
 800315e:	f083 0301 	eor.w	r3, r3, #1
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <emergencyStop_save+0xa0>
 8003168:	2300      	movs	r3, #0
 800316a:	e003      	b.n	8003174 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 800316c:	88fb      	ldrh	r3, [r7, #6]
 800316e:	3302      	adds	r3, #2
 8003170:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 8003172:	2301      	movs	r3, #1
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000c58 	.word	0x20000c58
 8003180:	20000c5a 	.word	0x20000c5a
 8003184:	20000c5d 	.word	0x20000c5d

08003188 <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
	defined = false;
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <emergencyStop_clear+0x30>)
 8003194:	2200      	movs	r2, #0
 8003196:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	f083 0301 	eor.w	r3, r3, #1
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <emergencyStop_clear+0x24>
		return automation_save_rules();
 80031a4:	f7fe f8fe 	bl	80013a4 <automation_save_rules>
 80031a8:	4603      	mov	r3, r0
 80031aa:	e000      	b.n	80031ae <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80031ac:	2301      	movs	r3, #1
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000c58 	.word	0x20000c58

080031bc <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 80031bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031c0:	b089      	sub	sp, #36	@ 0x24
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	80fb      	strh	r3, [r7, #6]
 80031c8:	466b      	mov	r3, sp
 80031ca:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 80031cc:	2304      	movs	r3, #4
 80031ce:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 80031d0:	8bf9      	ldrh	r1, [r7, #30]
 80031d2:	460b      	mov	r3, r1
 80031d4:	3b01      	subs	r3, #1
 80031d6:	61bb      	str	r3, [r7, #24]
 80031d8:	b28b      	uxth	r3, r1
 80031da:	2200      	movs	r2, #0
 80031dc:	4698      	mov	r8, r3
 80031de:	4691      	mov	r9, r2
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031f4:	b28b      	uxth	r3, r1
 80031f6:	2200      	movs	r2, #0
 80031f8:	461c      	mov	r4, r3
 80031fa:	4615      	mov	r5, r2
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	00eb      	lsls	r3, r5, #3
 8003206:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800320a:	00e2      	lsls	r2, r4, #3
 800320c:	460b      	mov	r3, r1
 800320e:	3307      	adds	r3, #7
 8003210:	08db      	lsrs	r3, r3, #3
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	ebad 0d03 	sub.w	sp, sp, r3
 8003218:	466b      	mov	r3, sp
 800321a:	3300      	adds	r3, #0
 800321c:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003222:	8bfa      	ldrh	r2, [r7, #30]
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	6979      	ldr	r1, [r7, #20]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff f9ec 	bl	8002606 <EEPROM_LoadBlock>
 800322e:	4603      	mov	r3, r0
 8003230:	f083 0301 	eor.w	r3, r3, #1
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <emergencyStop_load+0x82>
		return false;
 800323a:	2300      	movs	r3, #0
 800323c:	e048      	b.n	80032d0 <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 800323e:	8a7b      	ldrh	r3, [r7, #18]
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	4413      	add	r3, r2
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 8003248:	8a7b      	ldrh	r3, [r7, #18]
 800324a:	3301      	adds	r3, #1
 800324c:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 800324e:	8a7b      	ldrh	r3, [r7, #18]
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	4413      	add	r3, r2
 8003254:	881b      	ldrh	r3, [r3, #0]
 8003256:	b29b      	uxth	r3, r3
 8003258:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 800325a:	8a7b      	ldrh	r3, [r7, #18]
 800325c:	3302      	adds	r3, #2
 800325e:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 8003260:	8a7b      	ldrh	r3, [r7, #18]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4413      	add	r3, r2
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 800326a:	8a7b      	ldrh	r3, [r7, #18]
 800326c:	3301      	adds	r3, #1
 800326e:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003270:	88fa      	ldrh	r2, [r7, #6]
 8003272:	8a7b      	ldrh	r3, [r7, #18]
 8003274:	4413      	add	r3, r2
 8003276:	b29b      	uxth	r3, r3
 8003278:	f107 0108 	add.w	r1, r7, #8
 800327c:	2202      	movs	r2, #2
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff f9c1 	bl	8002606 <EEPROM_LoadBlock>
 8003284:	4603      	mov	r3, r0
 8003286:	f083 0301 	eor.w	r3, r3, #1
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <emergencyStop_load+0xd8>
		return false;
 8003290:	2300      	movs	r3, #0
 8003292:	e01d      	b.n	80032d0 <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003294:	8a7b      	ldrh	r3, [r7, #18]
 8003296:	4619      	mov	r1, r3
 8003298:	6978      	ldr	r0, [r7, #20]
 800329a:	f003 f95b 	bl	8006554 <modbus_crc16>
 800329e:	4603      	mov	r3, r0
 80032a0:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 80032a2:	893b      	ldrh	r3, [r7, #8]
 80032a4:	8a3a      	ldrh	r2, [r7, #16]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d004      	beq.n	80032b4 <emergencyStop_load+0xf8>
		defined = false;
 80032aa:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <emergencyStop_load+0x120>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
		return false;
 80032b0:	2300      	movs	r3, #0
 80032b2:	e00d      	b.n	80032d0 <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 80032b4:	7bfa      	ldrb	r2, [r7, #15]
 80032b6:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <emergencyStop_load+0x120>)
 80032b8:	701a      	strb	r2, [r3, #0]
	if (defined) {
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <emergencyStop_load+0x120>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <emergencyStop_load+0x112>
		channel = temp_channel;
 80032c2:	89ba      	ldrh	r2, [r7, #12]
 80032c4:	4b06      	ldr	r3, [pc, #24]	@ (80032e0 <emergencyStop_load+0x124>)
 80032c6:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 80032c8:	7afa      	ldrb	r2, [r7, #11]
 80032ca:	4b06      	ldr	r3, [pc, #24]	@ (80032e4 <emergencyStop_load+0x128>)
 80032cc:	701a      	strb	r2, [r3, #0]
	}

	return true;
 80032ce:	2301      	movs	r3, #1
 80032d0:	46b5      	mov	sp, r6
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3724      	adds	r7, #36	@ 0x24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032dc:	20000c58 	.word	0x20000c58
 80032e0:	20000c5a 	.word	0x20000c5a
 80032e4:	20000c5d 	.word	0x20000c5d

080032e8 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	4613      	mov	r3, r2
 80032f4:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80032f6:	4b29      	ldr	r3, [pc, #164]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	2b20      	cmp	r3, #32
 80032fc:	d101      	bne.n	8003302 <io_holding_reg_add_channel+0x1a>
		return false;
 80032fe:	2300      	movs	r3, #0
 8003300:	e045      	b.n	800338e <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	4a26      	ldr	r2, [pc, #152]	@ (80033a0 <io_holding_reg_add_channel+0xb8>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d10b      	bne.n	8003322 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 800330a:	4b26      	ldr	r3, [pc, #152]	@ (80033a4 <io_holding_reg_add_channel+0xbc>)
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d901      	bls.n	8003316 <io_holding_reg_add_channel+0x2e>
			return false;
 8003312:	2300      	movs	r3, #0
 8003314:	e03b      	b.n	800338e <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8003316:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <io_holding_reg_add_channel+0xbc>)
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	b29a      	uxth	r2, r3
 800331e:	4b21      	ldr	r3, [pc, #132]	@ (80033a4 <io_holding_reg_add_channel+0xbc>)
 8003320:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8003322:	4b1e      	ldr	r3, [pc, #120]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	4619      	mov	r1, r3
 8003328:	4a1f      	ldr	r2, [pc, #124]	@ (80033a8 <io_holding_reg_add_channel+0xc0>)
 800332a:	460b      	mov	r3, r1
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	440b      	add	r3, r1
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8003338:	4b18      	ldr	r3, [pc, #96]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	4619      	mov	r1, r3
 800333e:	4a1a      	ldr	r2, [pc, #104]	@ (80033a8 <io_holding_reg_add_channel+0xc0>)
 8003340:	460b      	mov	r3, r1
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	440b      	add	r3, r1
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	3304      	adds	r3, #4
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8003350:	4b12      	ldr	r3, [pc, #72]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 8003352:	881b      	ldrh	r3, [r3, #0]
 8003354:	4619      	mov	r1, r3
 8003356:	4a14      	ldr	r2, [pc, #80]	@ (80033a8 <io_holding_reg_add_channel+0xc0>)
 8003358:	460b      	mov	r3, r1
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	440b      	add	r3, r1
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	3308      	adds	r3, #8
 8003364:	2200      	movs	r2, #0
 8003366:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8003368:	4b0c      	ldr	r3, [pc, #48]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	4619      	mov	r1, r3
 800336e:	4a0e      	ldr	r2, [pc, #56]	@ (80033a8 <io_holding_reg_add_channel+0xc0>)
 8003370:	460b      	mov	r3, r1
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	440b      	add	r3, r1
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	330a      	adds	r3, #10
 800337c:	79fa      	ldrb	r2, [r7, #7]
 800337e:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8003380:	4b06      	ldr	r3, [pc, #24]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	3301      	adds	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	4b04      	ldr	r3, [pc, #16]	@ (800339c <io_holding_reg_add_channel+0xb4>)
 800338a:	801a      	strh	r2, [r3, #0]
	return true;
 800338c:	2301      	movs	r3, #1
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20000de0 	.word	0x20000de0
 80033a0:	080034a5 	.word	0x080034a5
 80033a4:	20000de2 	.word	0x20000de2
 80033a8:	20000c60 	.word	0x20000c60

080033ac <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80033b6:	4b0b      	ldr	r3, [pc, #44]	@ (80033e4 <io_holding_reg_read+0x38>)
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	88fa      	ldrh	r2, [r7, #6]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d209      	bcs.n	80033d4 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	4909      	ldr	r1, [pc, #36]	@ (80033e8 <io_holding_reg_read+0x3c>)
 80033c4:	4613      	mov	r3, r2
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	4413      	add	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	3308      	adds	r3, #8
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	e000      	b.n	80033d6 <io_holding_reg_read+0x2a>
	}
	return 0;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000de0 	.word	0x20000de0
 80033e8:	20000c60 	.word	0x20000c60

080033ec <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	460a      	mov	r2, r1
 80033f6:	80fb      	strh	r3, [r7, #6]
 80033f8:	4613      	mov	r3, r2
 80033fa:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 80033fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003470 <io_holding_reg_write+0x84>)
 80033fe:	881b      	ldrh	r3, [r3, #0]
 8003400:	88fa      	ldrh	r2, [r7, #6]
 8003402:	429a      	cmp	r2, r3
 8003404:	d230      	bcs.n	8003468 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8003406:	88fa      	ldrh	r2, [r7, #6]
 8003408:	491a      	ldr	r1, [pc, #104]	@ (8003474 <io_holding_reg_write+0x88>)
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d01c      	beq.n	8003454 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 800341a:	88fa      	ldrh	r2, [r7, #6]
 800341c:	4915      	ldr	r1, [pc, #84]	@ (8003474 <io_holding_reg_write+0x88>)
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	681c      	ldr	r4, [r3, #0]
 800342a:	88fa      	ldrh	r2, [r7, #6]
 800342c:	4911      	ldr	r1, [pc, #68]	@ (8003474 <io_holding_reg_write+0x88>)
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	3304      	adds	r3, #4
 800343a:	6818      	ldr	r0, [r3, #0]
 800343c:	88fa      	ldrh	r2, [r7, #6]
 800343e:	490d      	ldr	r1, [pc, #52]	@ (8003474 <io_holding_reg_write+0x88>)
 8003440:	4613      	mov	r3, r2
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	330a      	adds	r3, #10
 800344c:	781a      	ldrb	r2, [r3, #0]
 800344e:	88bb      	ldrh	r3, [r7, #4]
 8003450:	4619      	mov	r1, r3
 8003452:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8003454:	88fa      	ldrh	r2, [r7, #6]
 8003456:	4907      	ldr	r1, [pc, #28]	@ (8003474 <io_holding_reg_write+0x88>)
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3308      	adds	r3, #8
 8003464:	88ba      	ldrh	r2, [r7, #4]
 8003466:	801a      	strh	r2, [r3, #0]
	}
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	20000de0 	.word	0x20000de0
 8003474:	20000c60 	.word	0x20000c60

08003478 <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 800347e:	2300      	movs	r3, #0
 8003480:	80fb      	strh	r3, [r7, #6]
 8003482:	e007      	b.n	8003494 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 8003484:	88fb      	ldrh	r3, [r7, #6]
 8003486:	2100      	movs	r1, #0
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ffaf 	bl	80033ec <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	3301      	adds	r3, #1
 8003492:	80fb      	strh	r3, [r7, #6]
 8003494:	88fb      	ldrh	r3, [r7, #6]
 8003496:	2b1f      	cmp	r3, #31
 8003498:	d9f4      	bls.n	8003484 <io_holding_reg_emergencystop+0xc>
	}
}
 800349a:	bf00      	nop
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	807b      	strh	r3, [r7, #2]
 80034b0:	4613      	mov	r3, r2
 80034b2:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80034b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003520 <dac_write_func+0x7c>)
 80034b6:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 80034b8:	787b      	ldrb	r3, [r7, #1]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <dac_write_func+0x20>
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d00a      	beq.n	80034d8 <dac_write_func+0x34>
 80034c2:	e01e      	b.n	8003502 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 80034c4:	887a      	ldrh	r2, [r7, #2]
 80034c6:	4613      	mov	r3, r2
 80034c8:	031b      	lsls	r3, r3, #12
 80034ca:	1a9b      	subs	r3, r3, r2
 80034cc:	4a15      	ldr	r2, [pc, #84]	@ (8003524 <dac_write_func+0x80>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	0bdb      	lsrs	r3, r3, #15
 80034d4:	617b      	str	r3, [r7, #20]
				break;
 80034d6:	e014      	b.n	8003502 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 80034d8:	f240 3311 	movw	r3, #785	@ 0x311
 80034dc:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 80034de:	f640 735c 	movw	r3, #3932	@ 0xf5c
 80034e2:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 80034e4:	89ba      	ldrh	r2, [r7, #12]
 80034e6:	89fb      	ldrh	r3, [r7, #14]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 80034ec:	89fa      	ldrh	r2, [r7, #14]
 80034ee:	887b      	ldrh	r3, [r7, #2]
 80034f0:	8979      	ldrh	r1, [r7, #10]
 80034f2:	fb01 f303 	mul.w	r3, r1, r3
 80034f6:	490b      	ldr	r1, [pc, #44]	@ (8003524 <dac_write_func+0x80>)
 80034f8:	fba1 1303 	umull	r1, r3, r1, r3
 80034fc:	0bdb      	lsrs	r3, r3, #15
 80034fe:	4413      	add	r3, r2
 8003500:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2200      	movs	r2, #0
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	6938      	ldr	r0, [r7, #16]
 800350a:	f007 f9fd 	bl	800a908 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 800350e:	6879      	ldr	r1, [r7, #4]
 8003510:	6938      	ldr	r0, [r7, #16]
 8003512:	f007 f98d 	bl	800a830 <HAL_DAC_Start>
#endif
}
 8003516:	bf00      	nop
 8003518:	3718      	adds	r7, #24
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20001190 	.word	0x20001190
 8003524:	80008001 	.word	0x80008001

08003528 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	460a      	mov	r2, r1
 8003532:	80fb      	strh	r3, [r7, #6]
 8003534:	4613      	mov	r3, r2
 8003536:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8003538:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <io_holding_reg_set_mode+0x40>)
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	88fa      	ldrh	r2, [r7, #6]
 800353e:	429a      	cmp	r2, r3
 8003540:	d20d      	bcs.n	800355e <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8003542:	88fa      	ldrh	r2, [r7, #6]
 8003544:	4909      	ldr	r1, [pc, #36]	@ (800356c <io_holding_reg_set_mode+0x44>)
 8003546:	4613      	mov	r3, r2
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	4413      	add	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	440b      	add	r3, r1
 8003550:	330a      	adds	r3, #10
 8003552:	797a      	ldrb	r2, [r7, #5]
 8003554:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8003556:	f7fd ff25 	bl	80013a4 <automation_save_rules>
 800355a:	4603      	mov	r3, r0
 800355c:	e000      	b.n	8003560 <io_holding_reg_set_mode+0x38>
	}
	return false;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	20000de0 	.word	0x20000de0
 800356c:	20000c60 	.word	0x20000c60

08003570 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	6039      	str	r1, [r7, #0]
 800357a:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800357c:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <io_holding_reg_get_mode+0x40>)
 800357e:	881b      	ldrh	r3, [r3, #0]
 8003580:	88fa      	ldrh	r2, [r7, #6]
 8003582:	429a      	cmp	r2, r3
 8003584:	d20c      	bcs.n	80035a0 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8003586:	88fa      	ldrh	r2, [r7, #6]
 8003588:	490a      	ldr	r1, [pc, #40]	@ (80035b4 <io_holding_reg_get_mode+0x44>)
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	330a      	adds	r3, #10
 8003596:	781a      	ldrb	r2, [r3, #0]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	701a      	strb	r2, [r3, #0]
		return true;
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <io_holding_reg_get_mode+0x32>
	}
	return false;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	20000de0 	.word	0x20000de0
 80035b4:	20000c60 	.word	0x20000c60

080035b8 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 80035b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035bc:	b089      	sub	sp, #36	@ 0x24
 80035be:	af00      	add	r7, sp, #0
 80035c0:	4603      	mov	r3, r0
 80035c2:	80fb      	strh	r3, [r7, #6]
 80035c4:	466b      	mov	r3, sp
 80035c6:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80035cc:	2300      	movs	r3, #0
 80035ce:	83fb      	strh	r3, [r7, #30]
 80035d0:	e011      	b.n	80035f6 <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80035d2:	8bfa      	ldrh	r2, [r7, #30]
 80035d4:	4955      	ldr	r1, [pc, #340]	@ (800372c <io_holding_reg_type_save+0x174>)
 80035d6:	4613      	mov	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a53      	ldr	r2, [pc, #332]	@ (8003730 <io_holding_reg_type_save+0x178>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d103      	bne.n	80035f0 <io_holding_reg_type_save+0x38>
			count++;
 80035e8:	89fb      	ldrh	r3, [r7, #14]
 80035ea:	3301      	adds	r3, #1
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80035f0:	8bfb      	ldrh	r3, [r7, #30]
 80035f2:	3301      	adds	r3, #1
 80035f4:	83fb      	strh	r3, [r7, #30]
 80035f6:	4b4f      	ldr	r3, [pc, #316]	@ (8003734 <io_holding_reg_type_save+0x17c>)
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	8bfa      	ldrh	r2, [r7, #30]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d3e8      	bcc.n	80035d2 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003600:	89fb      	ldrh	r3, [r7, #14]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <io_holding_reg_type_save+0x52>
 8003606:	2301      	movs	r3, #1
 8003608:	e089      	b.n	800371e <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 800360a:	89fb      	ldrh	r3, [r7, #14]
 800360c:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 800360e:	1c99      	adds	r1, r3, #2
 8003610:	460b      	mov	r3, r1
	uint8_t buffer[
 8003612:	3b01      	subs	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	2300      	movs	r3, #0
 8003618:	4688      	mov	r8, r1
 800361a:	4699      	mov	r9, r3
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003628:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800362c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003630:	2300      	movs	r3, #0
 8003632:	460c      	mov	r4, r1
 8003634:	461d      	mov	r5, r3
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	00eb      	lsls	r3, r5, #3
 8003640:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003644:	00e2      	lsls	r2, r4, #3
 8003646:	1dcb      	adds	r3, r1, #7
 8003648:	08db      	lsrs	r3, r3, #3
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	ebad 0d03 	sub.w	sp, sp, r3
 8003650:	466b      	mov	r3, sp
 8003652:	3300      	adds	r3, #0
 8003654:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8003656:	2300      	movs	r3, #0
 8003658:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 800365a:	8bbb      	ldrh	r3, [r7, #28]
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4413      	add	r3, r2
 8003660:	89fa      	ldrh	r2, [r7, #14]
 8003662:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003664:	8bbb      	ldrh	r3, [r7, #28]
 8003666:	3302      	adds	r3, #2
 8003668:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800366a:	2300      	movs	r3, #0
 800366c:	837b      	strh	r3, [r7, #26]
 800366e:	e021      	b.n	80036b4 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003670:	8b7a      	ldrh	r2, [r7, #26]
 8003672:	492e      	ldr	r1, [pc, #184]	@ (800372c <io_holding_reg_type_save+0x174>)
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2b      	ldr	r2, [pc, #172]	@ (8003730 <io_holding_reg_type_save+0x178>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d113      	bne.n	80036ae <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003686:	8b7b      	ldrh	r3, [r7, #26]
 8003688:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 800368a:	8b7a      	ldrh	r2, [r7, #26]
 800368c:	4927      	ldr	r1, [pc, #156]	@ (800372c <io_holding_reg_type_save+0x174>)
 800368e:	4613      	mov	r3, r2
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	4413      	add	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	330a      	adds	r3, #10
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 800369e:	8bbb      	ldrh	r3, [r7, #28]
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4413      	add	r3, r2
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 80036a8:	8bbb      	ldrh	r3, [r7, #28]
 80036aa:	3304      	adds	r3, #4
 80036ac:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80036ae:	8b7b      	ldrh	r3, [r7, #26]
 80036b0:	3301      	adds	r3, #1
 80036b2:	837b      	strh	r3, [r7, #26]
 80036b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003734 <io_holding_reg_type_save+0x17c>)
 80036b6:	881b      	ldrh	r3, [r3, #0]
 80036b8:	8b7a      	ldrh	r2, [r7, #26]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d3d8      	bcc.n	8003670 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80036be:	8bba      	ldrh	r2, [r7, #28]
 80036c0:	88fb      	ldrh	r3, [r7, #6]
 80036c2:	6939      	ldr	r1, [r7, #16]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fe ff86 	bl	80025d6 <EEPROM_WriteBlock>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f083 0301 	eor.w	r3, r3, #1
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <io_holding_reg_type_save+0x122>
 80036d6:	2300      	movs	r3, #0
 80036d8:	e021      	b.n	800371e <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 80036da:	88fa      	ldrh	r2, [r7, #6]
 80036dc:	8bbb      	ldrh	r3, [r7, #28]
 80036de:	4413      	add	r3, r2
 80036e0:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80036e2:	8bbb      	ldrh	r3, [r7, #28]
 80036e4:	4619      	mov	r1, r3
 80036e6:	6938      	ldr	r0, [r7, #16]
 80036e8:	f002 ff34 	bl	8006554 <modbus_crc16>
 80036ec:	4603      	mov	r3, r0
 80036ee:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80036f0:	f107 010c 	add.w	r1, r7, #12
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	2202      	movs	r2, #2
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7fe ff6c 	bl	80025d6 <EEPROM_WriteBlock>
 80036fe:	4603      	mov	r3, r0
 8003700:	f083 0301 	eor.w	r3, r3, #1
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <io_holding_reg_type_save+0x156>
 800370a:	2300      	movs	r3, #0
 800370c:	e007      	b.n	800371e <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	3302      	adds	r3, #2
 8003712:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fa46 	bl	8003ba8 <io_input_reg_type_save>
 800371c:	4603      	mov	r3, r0
 800371e:	46b5      	mov	sp, r6
}
 8003720:	4618      	mov	r0, r3
 8003722:	3724      	adds	r7, #36	@ 0x24
 8003724:	46bd      	mov	sp, r7
 8003726:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800372a:	bf00      	nop
 800372c:	20000c60 	.word	0x20000c60
 8003730:	080034a5 	.word	0x080034a5
 8003734:	20000de0 	.word	0x20000de0

08003738 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8003738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800373c:	b08b      	sub	sp, #44	@ 0x2c
 800373e:	af00      	add	r7, sp, #0
 8003740:	4603      	mov	r3, r0
 8003742:	80fb      	strh	r3, [r7, #6]
 8003744:	466b      	mov	r3, sp
 8003746:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8003748:	230c      	movs	r3, #12
 800374a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 800374c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800374e:	460b      	mov	r3, r1
 8003750:	3b01      	subs	r3, #1
 8003752:	623b      	str	r3, [r7, #32]
 8003754:	b28b      	uxth	r3, r1
 8003756:	2200      	movs	r2, #0
 8003758:	4698      	mov	r8, r3
 800375a:	4691      	mov	r9, r2
 800375c:	f04f 0200 	mov.w	r2, #0
 8003760:	f04f 0300 	mov.w	r3, #0
 8003764:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003768:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800376c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003770:	b28b      	uxth	r3, r1
 8003772:	2200      	movs	r2, #0
 8003774:	461c      	mov	r4, r3
 8003776:	4615      	mov	r5, r2
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	00eb      	lsls	r3, r5, #3
 8003782:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003786:	00e2      	lsls	r2, r4, #3
 8003788:	460b      	mov	r3, r1
 800378a:	3307      	adds	r3, #7
 800378c:	08db      	lsrs	r3, r3, #3
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	ebad 0d03 	sub.w	sp, sp, r3
 8003794:	466b      	mov	r3, sp
 8003796:	3300      	adds	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 800379a:	2300      	movs	r3, #0
 800379c:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 800379e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80037a0:	88fb      	ldrh	r3, [r7, #6]
 80037a2:	69f9      	ldr	r1, [r7, #28]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fe ff2e 	bl	8002606 <EEPROM_LoadBlock>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f083 0301 	eor.w	r3, r3, #1
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <io_holding_reg_type_load+0x82>
		return false;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e074      	b.n	80038a4 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 80037ba:	8b7b      	ldrh	r3, [r7, #26]
 80037bc:	69fa      	ldr	r2, [r7, #28]
 80037be:	4413      	add	r3, r2
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 80037c6:	8abb      	ldrh	r3, [r7, #20]
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <io_holding_reg_type_load+0x98>
		return false;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e069      	b.n	80038a4 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 80037d0:	8b7b      	ldrh	r3, [r7, #26]
 80037d2:	3302      	adds	r3, #2
 80037d4:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 80037d6:	8b7b      	ldrh	r3, [r7, #26]
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	18d1      	adds	r1, r2, r3
 80037dc:	8abb      	ldrh	r3, [r7, #20]
 80037de:	009a      	lsls	r2, r3, #2
 80037e0:	f107 030c 	add.w	r3, r7, #12
 80037e4:	4618      	mov	r0, r3
 80037e6:	f015 fe62 	bl	80194ae <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 80037ea:	8abb      	ldrh	r3, [r7, #20]
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	8b7b      	ldrh	r3, [r7, #26]
 80037f2:	4413      	add	r3, r2
 80037f4:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80037f6:	88fa      	ldrh	r2, [r7, #6]
 80037f8:	8b7b      	ldrh	r3, [r7, #26]
 80037fa:	4413      	add	r3, r2
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	f107 010a 	add.w	r1, r7, #10
 8003802:	2202      	movs	r2, #2
 8003804:	4618      	mov	r0, r3
 8003806:	f7fe fefe 	bl	8002606 <EEPROM_LoadBlock>
 800380a:	4603      	mov	r3, r0
 800380c:	f083 0301 	eor.w	r3, r3, #1
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <io_holding_reg_type_load+0xe2>
		return false;
 8003816:	2300      	movs	r3, #0
 8003818:	e044      	b.n	80038a4 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800381a:	8b7b      	ldrh	r3, [r7, #26]
 800381c:	4619      	mov	r1, r3
 800381e:	69f8      	ldr	r0, [r7, #28]
 8003820:	f002 fe98 	bl	8006554 <modbus_crc16>
 8003824:	4603      	mov	r3, r0
 8003826:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 8003828:	897b      	ldrh	r3, [r7, #10]
 800382a:	8b3a      	ldrh	r2, [r7, #24]
 800382c:	429a      	cmp	r2, r3
 800382e:	d001      	beq.n	8003834 <io_holding_reg_type_load+0xfc>
		return false;
 8003830:	2300      	movs	r3, #0
 8003832:	e037      	b.n	80038a4 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003834:	2300      	movs	r3, #0
 8003836:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003838:	e024      	b.n	8003884 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 800383a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	3328      	adds	r3, #40	@ 0x28
 8003840:	443b      	add	r3, r7
 8003842:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8003846:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 8003848:	8afa      	ldrh	r2, [r7, #22]
 800384a:	4919      	ldr	r1, [pc, #100]	@ (80038b0 <io_holding_reg_type_load+0x178>)
 800384c:	4613      	mov	r3, r2
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	4413      	add	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a16      	ldr	r2, [pc, #88]	@ (80038b4 <io_holding_reg_type_load+0x17c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d10f      	bne.n	800387e <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 800385e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003860:	8afa      	ldrh	r2, [r7, #22]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	3328      	adds	r3, #40	@ 0x28
 8003866:	443b      	add	r3, r7
 8003868:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 800386c:	4910      	ldr	r1, [pc, #64]	@ (80038b0 <io_holding_reg_type_load+0x178>)
 800386e:	4613      	mov	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	4413      	add	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	330a      	adds	r3, #10
 800387a:	4602      	mov	r2, r0
 800387c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800387e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003880:	3301      	adds	r3, #1
 8003882:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003884:	8abb      	ldrh	r3, [r7, #20]
 8003886:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003888:	429a      	cmp	r2, r3
 800388a:	d3d6      	bcc.n	800383a <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 800388c:	88fa      	ldrh	r2, [r7, #6]
 800388e:	8b7b      	ldrh	r3, [r7, #26]
 8003890:	4413      	add	r3, r2
 8003892:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003894:	88fb      	ldrh	r3, [r7, #6]
 8003896:	3302      	adds	r3, #2
 8003898:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 800389a:	88fb      	ldrh	r3, [r7, #6]
 800389c:	4618      	mov	r0, r3
 800389e:	f000 fa7d 	bl	8003d9c <io_input_reg_type_load>
 80038a2:	4603      	mov	r3, r0
 80038a4:	46b5      	mov	sp, r6
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	372c      	adds	r7, #44	@ 0x2c
 80038aa:	46bd      	mov	sp, r7
 80038ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038b0:	20000c60 	.word	0x20000c60
 80038b4:	080034a5 	.word	0x080034a5

080038b8 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80038c2:	2300      	movs	r3, #0
 80038c4:	81fb      	strh	r3, [r7, #14]
 80038c6:	e017      	b.n	80038f8 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80038c8:	89fa      	ldrh	r2, [r7, #14]
 80038ca:	4915      	ldr	r1, [pc, #84]	@ (8003920 <io_holding_reg_type_clear+0x68>)
 80038cc:	4613      	mov	r3, r2
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	4413      	add	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a12      	ldr	r2, [pc, #72]	@ (8003924 <io_holding_reg_type_clear+0x6c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d109      	bne.n	80038f2 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 80038de:	89fa      	ldrh	r2, [r7, #14]
 80038e0:	490f      	ldr	r1, [pc, #60]	@ (8003920 <io_holding_reg_type_clear+0x68>)
 80038e2:	4613      	mov	r3, r2
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	4413      	add	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	330a      	adds	r3, #10
 80038ee:	2200      	movs	r2, #0
 80038f0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80038f2:	89fb      	ldrh	r3, [r7, #14]
 80038f4:	3301      	adds	r3, #1
 80038f6:	81fb      	strh	r3, [r7, #14]
 80038f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <io_holding_reg_type_clear+0x70>)
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	89fa      	ldrh	r2, [r7, #14]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d3e2      	bcc.n	80038c8 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003902:	79fb      	ldrb	r3, [r7, #7]
 8003904:	f083 0301 	eor.w	r3, r3, #1
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 800390e:	f7fd fd49 	bl	80013a4 <automation_save_rules>
 8003912:	4603      	mov	r3, r0
 8003914:	e000      	b.n	8003918 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003916:	2301      	movs	r3, #1
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20000c60 	.word	0x20000c60
 8003924:	080034a5 	.word	0x080034a5
 8003928:	20000de0 	.word	0x20000de0

0800392c <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	4613      	mov	r3, r2
 8003938:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	4a1e      	ldr	r2, [pc, #120]	@ (80039b8 <io_input_reg_add_channel+0x8c>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d109      	bne.n	8003956 <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8003942:	4b1e      	ldr	r3, [pc, #120]	@ (80039bc <io_input_reg_add_channel+0x90>)
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	2b03      	cmp	r3, #3
 8003948:	d82f      	bhi.n	80039aa <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800394a:	4b1c      	ldr	r3, [pc, #112]	@ (80039bc <io_input_reg_add_channel+0x90>)
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	3301      	adds	r3, #1
 8003950:	b29a      	uxth	r2, r3
 8003952:	4b1a      	ldr	r3, [pc, #104]	@ (80039bc <io_input_reg_add_channel+0x90>)
 8003954:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8003956:	4b1a      	ldr	r3, [pc, #104]	@ (80039c0 <io_input_reg_add_channel+0x94>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	4619      	mov	r1, r3
 800395c:	4a19      	ldr	r2, [pc, #100]	@ (80039c4 <io_input_reg_add_channel+0x98>)
 800395e:	460b      	mov	r3, r1
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	440b      	add	r3, r1
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 800396c:	4b14      	ldr	r3, [pc, #80]	@ (80039c0 <io_input_reg_add_channel+0x94>)
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	4619      	mov	r1, r3
 8003972:	4a14      	ldr	r2, [pc, #80]	@ (80039c4 <io_input_reg_add_channel+0x98>)
 8003974:	460b      	mov	r3, r1
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	440b      	add	r3, r1
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	3304      	adds	r3, #4
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003984:	4b0e      	ldr	r3, [pc, #56]	@ (80039c0 <io_input_reg_add_channel+0x94>)
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	4619      	mov	r1, r3
 800398a:	4a0e      	ldr	r2, [pc, #56]	@ (80039c4 <io_input_reg_add_channel+0x98>)
 800398c:	460b      	mov	r3, r1
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	440b      	add	r3, r1
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	4413      	add	r3, r2
 8003996:	3308      	adds	r3, #8
 8003998:	79fa      	ldrb	r2, [r7, #7]
 800399a:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 800399c:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <io_input_reg_add_channel+0x94>)
 800399e:	881b      	ldrh	r3, [r3, #0]
 80039a0:	3301      	adds	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <io_input_reg_add_channel+0x94>)
 80039a6:	801a      	strh	r2, [r3, #0]
 80039a8:	e000      	b.n	80039ac <io_input_reg_add_channel+0x80>
			return;
 80039aa:	bf00      	nop
}
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	08003a2d 	.word	0x08003a2d
 80039bc:	20000f66 	.word	0x20000f66
 80039c0:	20000f64 	.word	0x20000f64
 80039c4:	20000de4 	.word	0x20000de4

080039c8 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	4603      	mov	r3, r0
 80039d0:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80039d2:	4b14      	ldr	r3, [pc, #80]	@ (8003a24 <io_input_reg_read+0x5c>)
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d21d      	bcs.n	8003a18 <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 80039dc:	88fa      	ldrh	r2, [r7, #6]
 80039de:	4912      	ldr	r1, [pc, #72]	@ (8003a28 <io_input_reg_read+0x60>)
 80039e0:	4613      	mov	r3, r2
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	681c      	ldr	r4, [r3, #0]
 80039ec:	88fa      	ldrh	r2, [r7, #6]
 80039ee:	490e      	ldr	r1, [pc, #56]	@ (8003a28 <io_input_reg_read+0x60>)
 80039f0:	4613      	mov	r3, r2
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	3304      	adds	r3, #4
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	88fa      	ldrh	r2, [r7, #6]
 8003a00:	4909      	ldr	r1, [pc, #36]	@ (8003a28 <io_input_reg_read+0x60>)
 8003a02:	4613      	mov	r3, r2
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	4413      	add	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	3308      	adds	r3, #8
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	4619      	mov	r1, r3
 8003a12:	47a0      	blx	r4
 8003a14:	4603      	mov	r3, r0
 8003a16:	e000      	b.n	8003a1a <io_input_reg_read+0x52>
	}
	return 0;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd90      	pop	{r4, r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000f64 	.word	0x20000f64
 8003a28:	20000de4 	.word	0x20000de4

08003a2c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b08e      	sub	sp, #56	@ 0x38
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8003a38:	4b35      	ldr	r3, [pc, #212]	@ (8003b10 <adc_read_func+0xe4>)
 8003a3a:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8003a3c:	4834      	ldr	r0, [pc, #208]	@ (8003b10 <adc_read_func+0xe4>)
 8003a3e:	f005 fe4f 	bl	80096e0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8003a42:	f107 030c 	add.w	r3, r7, #12
 8003a46:	2220      	movs	r2, #32
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f015 fcaf 	bl	80193ae <memset>
		sConfig.Channel = channel;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8003a54:	2306      	movs	r3, #6
 8003a56:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8003a58:	2304      	movs	r3, #4
 8003a5a:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8003a5c:	237f      	movs	r3, #127	@ 0x7f
 8003a5e:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8003a60:	f107 030c 	add.w	r3, r7, #12
 8003a64:	4619      	mov	r1, r3
 8003a66:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a68:	f005 ff54 	bl	8009914 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003a6c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a6e:	f005 fd7b 	bl	8009568 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003a72:	2164      	movs	r1, #100	@ 0x64
 8003a74:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a76:	f005 fe67 	bl	8009748 <HAL_ADC_PollForConversion>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d13f      	bne.n	8003b00 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8003a80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a82:	f005 ff39 	bl	80098f8 <HAL_ADC_GetValue>
 8003a86:	4603      	mov	r3, r0
 8003a88:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 8003a8a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a8c:	f005 fe28 	bl	80096e0 <HAL_ADC_Stop>

			switch (mode) {
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d002      	beq.n	8003a9c <adc_read_func+0x70>
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d00d      	beq.n	8003ab6 <adc_read_func+0x8a>
 8003a9a:	e02f      	b.n	8003afc <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003a9c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	041b      	lsls	r3, r3, #16
 8003aa2:	1a9a      	subs	r2, r3, r2
 8003aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b14 <adc_read_func+0xe8>)
 8003aa6:	fba3 1302 	umull	r1, r3, r3, r2
 8003aaa:	1ad2      	subs	r2, r2, r3
 8003aac:	0852      	lsrs	r2, r2, #1
 8003aae:	4413      	add	r3, r2
 8003ab0:	0adb      	lsrs	r3, r3, #11
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	e028      	b.n	8003b08 <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 8003ab6:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003aba:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003abc:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003ac0:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 8003ac2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003ac4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d801      	bhi.n	8003ace <adc_read_func+0xa2>
 8003aca:	2300      	movs	r3, #0
 8003acc:	e01c      	b.n	8003b08 <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003ace:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003ad0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d302      	bcc.n	8003adc <adc_read_func+0xb0>
 8003ad6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ada:	e015      	b.n	8003b08 <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003adc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003ade:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 8003ae4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003ae6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	461a      	mov	r2, r3
 8003aec:	4613      	mov	r3, r2
 8003aee:	041b      	lsls	r3, r3, #16
 8003af0:	1a9a      	subs	r2, r3, r2
 8003af2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	e005      	b.n	8003b08 <adc_read_func+0xdc>
				}

				default:
					return 0;
 8003afc:	2300      	movs	r3, #0
 8003afe:	e003      	b.n	8003b08 <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003b00:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003b02:	f005 fded 	bl	80096e0 <HAL_ADC_Stop>
#endif
	return 0;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3738      	adds	r7, #56	@ 0x38
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	20001124 	.word	0x20001124
 8003b14:	00100101 	.word	0x00100101

08003b18 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	4603      	mov	r3, r0
 8003b20:	460a      	mov	r2, r1
 8003b22:	80fb      	strh	r3, [r7, #6]
 8003b24:	4613      	mov	r3, r2
 8003b26:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 8003b28:	4b0b      	ldr	r3, [pc, #44]	@ (8003b58 <io_input_reg_set_mode+0x40>)
 8003b2a:	881b      	ldrh	r3, [r3, #0]
 8003b2c:	88fa      	ldrh	r2, [r7, #6]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d20d      	bcs.n	8003b4e <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 8003b32:	88fa      	ldrh	r2, [r7, #6]
 8003b34:	4909      	ldr	r1, [pc, #36]	@ (8003b5c <io_input_reg_set_mode+0x44>)
 8003b36:	4613      	mov	r3, r2
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	4413      	add	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	440b      	add	r3, r1
 8003b40:	3308      	adds	r3, #8
 8003b42:	797a      	ldrb	r2, [r7, #5]
 8003b44:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8003b46:	f7fd fc2d 	bl	80013a4 <automation_save_rules>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	e000      	b.n	8003b50 <io_input_reg_set_mode+0x38>
	}
	return false;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000f64 	.word	0x20000f64
 8003b5c:	20000de4 	.word	0x20000de4

08003b60 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	4603      	mov	r3, r0
 8003b68:	6039      	str	r1, [r7, #0]
 8003b6a:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba0 <io_input_reg_get_mode+0x40>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	88fa      	ldrh	r2, [r7, #6]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d20c      	bcs.n	8003b90 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 8003b76:	88fa      	ldrh	r2, [r7, #6]
 8003b78:	490a      	ldr	r1, [pc, #40]	@ (8003ba4 <io_input_reg_get_mode+0x44>)
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	3308      	adds	r3, #8
 8003b86:	781a      	ldrb	r2, [r3, #0]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	701a      	strb	r2, [r3, #0]
		return true;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e000      	b.n	8003b92 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	20000f64 	.word	0x20000f64
 8003ba4:	20000de4 	.word	0x20000de4

08003ba8 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bac:	b089      	sub	sp, #36	@ 0x24
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	80fb      	strh	r3, [r7, #6]
 8003bb4:	466b      	mov	r3, sp
 8003bb6:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	83fb      	strh	r3, [r7, #30]
 8003bc0:	e011      	b.n	8003be6 <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003bc2:	8bfa      	ldrh	r2, [r7, #30]
 8003bc4:	4955      	ldr	r1, [pc, #340]	@ (8003d1c <io_input_reg_type_save+0x174>)
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a53      	ldr	r2, [pc, #332]	@ (8003d20 <io_input_reg_type_save+0x178>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d103      	bne.n	8003be0 <io_input_reg_type_save+0x38>
			count++;
 8003bd8:	89fb      	ldrh	r3, [r7, #14]
 8003bda:	3301      	adds	r3, #1
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003be0:	8bfb      	ldrh	r3, [r7, #30]
 8003be2:	3301      	adds	r3, #1
 8003be4:	83fb      	strh	r3, [r7, #30]
 8003be6:	4b4f      	ldr	r3, [pc, #316]	@ (8003d24 <io_input_reg_type_save+0x17c>)
 8003be8:	881b      	ldrh	r3, [r3, #0]
 8003bea:	8bfa      	ldrh	r2, [r7, #30]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d3e8      	bcc.n	8003bc2 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003bf0:	89fb      	ldrh	r3, [r7, #14]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <io_input_reg_type_save+0x52>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e089      	b.n	8003d0e <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8003bfa:	89fb      	ldrh	r3, [r7, #14]
 8003bfc:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003bfe:	1c99      	adds	r1, r3, #2
 8003c00:	460b      	mov	r3, r1
	uint8_t buffer[
 8003c02:	3b01      	subs	r3, #1
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	2300      	movs	r3, #0
 8003c08:	4688      	mov	r8, r1
 8003c0a:	4699      	mov	r9, r3
 8003c0c:	f04f 0200 	mov.w	r2, #0
 8003c10:	f04f 0300 	mov.w	r3, #0
 8003c14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c20:	2300      	movs	r3, #0
 8003c22:	460c      	mov	r4, r1
 8003c24:	461d      	mov	r5, r3
 8003c26:	f04f 0200 	mov.w	r2, #0
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	00eb      	lsls	r3, r5, #3
 8003c30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c34:	00e2      	lsls	r2, r4, #3
 8003c36:	1dcb      	adds	r3, r1, #7
 8003c38:	08db      	lsrs	r3, r3, #3
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	ebad 0d03 	sub.w	sp, sp, r3
 8003c40:	466b      	mov	r3, sp
 8003c42:	3300      	adds	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 8003c46:	2300      	movs	r3, #0
 8003c48:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8003c4a:	8bbb      	ldrh	r3, [r7, #28]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4413      	add	r3, r2
 8003c50:	89fa      	ldrh	r2, [r7, #14]
 8003c52:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003c54:	8bbb      	ldrh	r3, [r7, #28]
 8003c56:	3302      	adds	r3, #2
 8003c58:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	837b      	strh	r3, [r7, #26]
 8003c5e:	e021      	b.n	8003ca4 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003c60:	8b7a      	ldrh	r2, [r7, #26]
 8003c62:	492e      	ldr	r1, [pc, #184]	@ (8003d1c <io_input_reg_type_save+0x174>)
 8003c64:	4613      	mov	r3, r2
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	440b      	add	r3, r1
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a2b      	ldr	r2, [pc, #172]	@ (8003d20 <io_input_reg_type_save+0x178>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d113      	bne.n	8003c9e <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003c76:	8b7b      	ldrh	r3, [r7, #26]
 8003c78:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8003c7a:	8b7a      	ldrh	r2, [r7, #26]
 8003c7c:	4927      	ldr	r1, [pc, #156]	@ (8003d1c <io_input_reg_type_save+0x174>)
 8003c7e:	4613      	mov	r3, r2
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	3308      	adds	r3, #8
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003c8e:	8bbb      	ldrh	r3, [r7, #28]
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4413      	add	r3, r2
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003c98:	8bbb      	ldrh	r3, [r7, #28]
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	837b      	strh	r3, [r7, #26]
 8003ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8003d24 <io_input_reg_type_save+0x17c>)
 8003ca6:	881b      	ldrh	r3, [r3, #0]
 8003ca8:	8b7a      	ldrh	r2, [r7, #26]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d3d8      	bcc.n	8003c60 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003cae:	8bba      	ldrh	r2, [r7, #28]
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	6939      	ldr	r1, [r7, #16]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe fc8e 	bl	80025d6 <EEPROM_WriteBlock>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f083 0301 	eor.w	r3, r3, #1
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <io_input_reg_type_save+0x122>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e021      	b.n	8003d0e <io_input_reg_type_save+0x166>
	baseAddress += offset;
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	8bbb      	ldrh	r3, [r7, #28]
 8003cce:	4413      	add	r3, r2
 8003cd0:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003cd2:	8bbb      	ldrh	r3, [r7, #28]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6938      	ldr	r0, [r7, #16]
 8003cd8:	f002 fc3c 	bl	8006554 <modbus_crc16>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003ce0:	f107 010c 	add.w	r1, r7, #12
 8003ce4:	88fb      	ldrh	r3, [r7, #6]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fe fc74 	bl	80025d6 <EEPROM_WriteBlock>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f083 0301 	eor.w	r3, r3, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <io_input_reg_type_save+0x156>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e007      	b.n	8003d0e <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 8003cfe:	88fb      	ldrh	r3, [r7, #6]
 8003d00:	3302      	adds	r3, #2
 8003d02:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 8003d04:	88fb      	ldrh	r3, [r7, #6]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f9e0 	bl	80030cc <emergencyStop_save>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	46b5      	mov	sp, r6
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3724      	adds	r7, #36	@ 0x24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d1a:	bf00      	nop
 8003d1c:	20000de4 	.word	0x20000de4
 8003d20:	08003a2d 	.word	0x08003a2d
 8003d24:	20000f64 	.word	0x20000f64

08003d28 <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003d32:	2300      	movs	r3, #0
 8003d34:	81fb      	strh	r3, [r7, #14]
 8003d36:	e017      	b.n	8003d68 <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003d38:	89fa      	ldrh	r2, [r7, #14]
 8003d3a:	4915      	ldr	r1, [pc, #84]	@ (8003d90 <io_input_reg_type_clear+0x68>)
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	4413      	add	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a12      	ldr	r2, [pc, #72]	@ (8003d94 <io_input_reg_type_clear+0x6c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d109      	bne.n	8003d62 <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8003d4e:	89fa      	ldrh	r2, [r7, #14]
 8003d50:	490f      	ldr	r1, [pc, #60]	@ (8003d90 <io_input_reg_type_clear+0x68>)
 8003d52:	4613      	mov	r3, r2
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	3308      	adds	r3, #8
 8003d5e:	2200      	movs	r2, #0
 8003d60:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003d62:	89fb      	ldrh	r3, [r7, #14]
 8003d64:	3301      	adds	r3, #1
 8003d66:	81fb      	strh	r3, [r7, #14]
 8003d68:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <io_input_reg_type_clear+0x70>)
 8003d6a:	881b      	ldrh	r3, [r3, #0]
 8003d6c:	89fa      	ldrh	r2, [r7, #14]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d3e2      	bcc.n	8003d38 <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003d72:	79fb      	ldrb	r3, [r7, #7]
 8003d74:	f083 0301 	eor.w	r3, r3, #1
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 8003d7e:	f7fd fb11 	bl	80013a4 <automation_save_rules>
 8003d82:	4603      	mov	r3, r0
 8003d84:	e000      	b.n	8003d88 <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003d86:	2301      	movs	r3, #1
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	20000de4 	.word	0x20000de4
 8003d94:	08003a2d 	.word	0x08003a2d
 8003d98:	20000f64 	.word	0x20000f64

08003d9c <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003da0:	b08d      	sub	sp, #52	@ 0x34
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	4603      	mov	r3, r0
 8003da6:	80fb      	strh	r3, [r7, #6]
 8003da8:	466b      	mov	r3, sp
 8003daa:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003dac:	2314      	movs	r3, #20
 8003dae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003db0:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003db2:	460b      	mov	r3, r1
 8003db4:	3b01      	subs	r3, #1
 8003db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003db8:	b28b      	uxth	r3, r1
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4698      	mov	r8, r3
 8003dbe:	4691      	mov	r9, r2
 8003dc0:	f04f 0200 	mov.w	r2, #0
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dcc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dd0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dd4:	b28b      	uxth	r3, r1
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	461c      	mov	r4, r3
 8003dda:	4615      	mov	r5, r2
 8003ddc:	f04f 0200 	mov.w	r2, #0
 8003de0:	f04f 0300 	mov.w	r3, #0
 8003de4:	00eb      	lsls	r3, r5, #3
 8003de6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dea:	00e2      	lsls	r2, r4, #3
 8003dec:	460b      	mov	r3, r1
 8003dee:	3307      	adds	r3, #7
 8003df0:	08db      	lsrs	r3, r3, #3
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	ebad 0d03 	sub.w	sp, sp, r3
 8003df8:	466b      	mov	r3, sp
 8003dfa:	3300      	adds	r3, #0
 8003dfc:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003e02:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7fe fbfc 	bl	8002606 <EEPROM_LoadBlock>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f083 0301 	eor.w	r3, r3, #1
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <io_input_reg_type_load+0x82>
		return false;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e074      	b.n	8003f08 <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003e1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e22:	4413      	add	r3, r2
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003e2a:	8bbb      	ldrh	r3, [r7, #28]
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d901      	bls.n	8003e34 <io_input_reg_type_load+0x98>
		return false;
 8003e30:	2300      	movs	r3, #0
 8003e32:	e069      	b.n	8003f08 <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003e34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e36:	3302      	adds	r3, #2
 8003e38:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003e3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3e:	18d1      	adds	r1, r2, r3
 8003e40:	8bbb      	ldrh	r3, [r7, #28]
 8003e42:	009a      	lsls	r2, r3, #2
 8003e44:	f107 030c 	add.w	r3, r7, #12
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f015 fb30 	bl	80194ae <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003e4e:	8bbb      	ldrh	r3, [r7, #28]
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e56:	4413      	add	r3, r2
 8003e58:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003e5a:	88fa      	ldrh	r2, [r7, #6]
 8003e5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e5e:	4413      	add	r3, r2
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	f107 010a 	add.w	r1, r7, #10
 8003e66:	2202      	movs	r2, #2
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe fbcc 	bl	8002606 <EEPROM_LoadBlock>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	f083 0301 	eor.w	r3, r3, #1
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <io_input_reg_type_load+0xe2>
		return false;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	e044      	b.n	8003f08 <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003e7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e80:	4619      	mov	r1, r3
 8003e82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e84:	f002 fb66 	bl	8006554 <modbus_crc16>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003e8c:	897b      	ldrh	r3, [r7, #10]
 8003e8e:	8c3a      	ldrh	r2, [r7, #32]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <io_input_reg_type_load+0xfc>
		return false;
 8003e94:	2300      	movs	r3, #0
 8003e96:	e037      	b.n	8003f08 <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003e98:	2300      	movs	r3, #0
 8003e9a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003e9c:	e024      	b.n	8003ee8 <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003e9e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	3330      	adds	r3, #48	@ 0x30
 8003ea4:	443b      	add	r3, r7
 8003ea6:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003eaa:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003eac:	8bfa      	ldrh	r2, [r7, #30]
 8003eae:	4919      	ldr	r1, [pc, #100]	@ (8003f14 <io_input_reg_type_load+0x178>)
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <io_input_reg_type_load+0x17c>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d10f      	bne.n	8003ee2 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8003ec2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ec4:	8bfa      	ldrh	r2, [r7, #30]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	3330      	adds	r3, #48	@ 0x30
 8003eca:	443b      	add	r3, r7
 8003ecc:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 8003ed0:	4910      	ldr	r1, [pc, #64]	@ (8003f14 <io_input_reg_type_load+0x178>)
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	3308      	adds	r3, #8
 8003ede:	4602      	mov	r2, r0
 8003ee0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003ee2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003ee8:	8bbb      	ldrh	r3, [r7, #28]
 8003eea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d3d6      	bcc.n	8003e9e <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 8003ef0:	88fa      	ldrh	r2, [r7, #6]
 8003ef2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ef4:	4413      	add	r3, r2
 8003ef6:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	3302      	adds	r3, #2
 8003efc:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff f95b 	bl	80031bc <emergencyStop_load>
 8003f06:	4603      	mov	r3, r0
 8003f08:	46b5      	mov	sp, r6
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3734      	adds	r7, #52	@ 0x34
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f14:	20000de4 	.word	0x20000de4
 8003f18:	08003a2d 	.word	0x08003a2d

08003f1c <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003f22:	f001 fd29 	bl	8005978 <modbus_master_is_busy>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d15a      	bne.n	8003fe2 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003f2c:	4b30      	ldr	r3, [pc, #192]	@ (8003ff0 <io_modbus_slave_poll_all+0xd4>)
 8003f2e:	2201      	movs	r2, #1
 8003f30:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003f32:	4b30      	ldr	r3, [pc, #192]	@ (8003ff4 <io_modbus_slave_poll_all+0xd8>)
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d055      	beq.n	8003fe6 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003f3a:	f002 fb9f 	bl	800667c <get_ms>
 8003f3e:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003f40:	2300      	movs	r3, #0
 8003f42:	75fb      	strb	r3, [r7, #23]
 8003f44:	e046      	b.n	8003fd4 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003f46:	4b2c      	ldr	r3, [pc, #176]	@ (8003ff8 <io_modbus_slave_poll_all+0xdc>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	7dfb      	ldrb	r3, [r7, #23]
 8003f4e:	4413      	add	r3, r2
 8003f50:	4a28      	ldr	r2, [pc, #160]	@ (8003ff4 <io_modbus_slave_poll_all+0xd8>)
 8003f52:	8812      	ldrh	r2, [r2, #0]
 8003f54:	fb93 f1f2 	sdiv	r1, r3, r2
 8003f58:	fb01 f202 	mul.w	r2, r1, r2
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003f60:	7bfa      	ldrb	r2, [r7, #15]
 8003f62:	4613      	mov	r3, r2
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	4a24      	ldr	r2, [pc, #144]	@ (8003ffc <io_modbus_slave_poll_all+0xe0>)
 8003f6c:	4413      	add	r3, r2
 8003f6e:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003f7c:	d327      	bcc.n	8003fce <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	7818      	ldrb	r0, [r3, #0]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	7859      	ldrb	r1, [r3, #1]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	885a      	ldrh	r2, [r3, #2]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	f001 fc91 	bl	80058b4 <modbus_master_request_read>
 8003f92:	4603      	mov	r3, r0
 8003f94:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d012      	beq.n	8003fc2 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003f9c:	4b14      	ldr	r3, [pc, #80]	@ (8003ff0 <io_modbus_slave_poll_all+0xd4>)
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	3301      	adds	r3, #1
 8003fac:	4a11      	ldr	r2, [pc, #68]	@ (8003ff4 <io_modbus_slave_poll_all+0xd8>)
 8003fae:	8812      	ldrh	r2, [r2, #0]
 8003fb0:	fb93 f1f2 	sdiv	r1, r3, r2
 8003fb4:	fb01 f202 	mul.w	r2, r1, r2
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <io_modbus_slave_poll_all+0xdc>)
 8003fbe:	701a      	strb	r2, [r3, #0]
				break;
 8003fc0:	e012      	b.n	8003fe8 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff0 <io_modbus_slave_poll_all+0xd4>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003fc8:	480d      	ldr	r0, [pc, #52]	@ (8004000 <io_modbus_slave_poll_all+0xe4>)
 8003fca:	f001 fbc3 	bl	8005754 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003fce:	7dfb      	ldrb	r3, [r7, #23]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	75fb      	strb	r3, [r7, #23]
 8003fd4:	7dfb      	ldrb	r3, [r7, #23]
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <io_modbus_slave_poll_all+0xd8>)
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d3b2      	bcc.n	8003f46 <io_modbus_slave_poll_all+0x2a>
 8003fe0:	e002      	b.n	8003fe8 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003fe2:	bf00      	nop
 8003fe4:	e000      	b.n	8003fe8 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003fe6:	bf00      	nop
			}
		}
	}
}
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20000f9b 	.word	0x20000f9b
 8003ff4:	20000f98 	.word	0x20000f98
 8003ff8:	20000f9a 	.word	0x20000f9a
 8003ffc:	20000f68 	.word	0x20000f68
 8004000:	0801b820 	.word	0x0801b820

08004004 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 800400e:	79fb      	ldrb	r3, [r7, #7]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d002      	beq.n	800401a <io_virtual_add+0x16>
 8004014:	2b01      	cmp	r3, #1
 8004016:	d013      	beq.n	8004040 <io_virtual_add+0x3c>
 8004018:	e026      	b.n	8004068 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 800401a:	4b1c      	ldr	r3, [pc, #112]	@ (800408c <io_virtual_add+0x88>)
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	2b80      	cmp	r3, #128	@ 0x80
 8004020:	d101      	bne.n	8004026 <io_virtual_add+0x22>
				return false;
 8004022:	2300      	movs	r3, #0
 8004024:	e02d      	b.n	8004082 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8004026:	4b19      	ldr	r3, [pc, #100]	@ (800408c <io_virtual_add+0x88>)
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	4b18      	ldr	r3, [pc, #96]	@ (8004090 <io_virtual_add+0x8c>)
 800402e:	2100      	movs	r1, #0
 8004030:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8004032:	4b16      	ldr	r3, [pc, #88]	@ (800408c <io_virtual_add+0x88>)
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	3301      	adds	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	4b14      	ldr	r3, [pc, #80]	@ (800408c <io_virtual_add+0x88>)
 800403c:	801a      	strh	r2, [r3, #0]
			break;
 800403e:	e015      	b.n	800406c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8004040:	4b14      	ldr	r3, [pc, #80]	@ (8004094 <io_virtual_add+0x90>)
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	2b80      	cmp	r3, #128	@ 0x80
 8004046:	d101      	bne.n	800404c <io_virtual_add+0x48>
				return false;
 8004048:	2300      	movs	r3, #0
 800404a:	e01a      	b.n	8004082 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 800404c:	4b11      	ldr	r3, [pc, #68]	@ (8004094 <io_virtual_add+0x90>)
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	461a      	mov	r2, r3
 8004052:	4b11      	ldr	r3, [pc, #68]	@ (8004098 <io_virtual_add+0x94>)
 8004054:	2100      	movs	r1, #0
 8004056:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 800405a:	4b0e      	ldr	r3, [pc, #56]	@ (8004094 <io_virtual_add+0x90>)
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	3301      	adds	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	4b0c      	ldr	r3, [pc, #48]	@ (8004094 <io_virtual_add+0x90>)
 8004064:	801a      	strh	r2, [r3, #0]
			break;
 8004066:	e001      	b.n	800406c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8004068:	2300      	movs	r3, #0
 800406a:	e00a      	b.n	8004082 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800406c:	f7fd f99a 	bl	80013a4 <automation_save_rules>
 8004070:	4603      	mov	r3, r0
 8004072:	f083 0301 	eor.w	r3, r3, #1
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <io_virtual_add+0x7c>
		return false;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <io_virtual_add+0x7e>
	}

	return true;
 8004080:	2301      	movs	r3, #1
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	2000101c 	.word	0x2000101c
 8004090:	20000f9c 	.word	0x20000f9c
 8004094:	20001120 	.word	0x20001120
 8004098:	20001020 	.word	0x20001020

0800409c <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	6039      	str	r1, [r7, #0]
 80040a6:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <io_virtual_get_count+0x16>
 80040ae:	2300      	movs	r3, #0
 80040b0:	e012      	b.n	80040d8 <io_virtual_get_count+0x3c>

	switch (type) {
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <io_virtual_get_count+0x22>
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d006      	beq.n	80040ca <io_virtual_get_count+0x2e>
 80040bc:	e00b      	b.n	80040d6 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 80040be:	4b09      	ldr	r3, [pc, #36]	@ (80040e4 <io_virtual_get_count+0x48>)
 80040c0:	881a      	ldrh	r2, [r3, #0]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	801a      	strh	r2, [r3, #0]
			return true;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e006      	b.n	80040d8 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <io_virtual_get_count+0x4c>)
 80040cc:	881a      	ldrh	r2, [r3, #0]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	801a      	strh	r2, [r3, #0]
			return true;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e000      	b.n	80040d8 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 80040d6:	2300      	movs	r3, #0
		}
	}
}
 80040d8:	4618      	mov	r0, r3
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr
 80040e4:	2000101c 	.word	0x2000101c
 80040e8:	20001120 	.word	0x20001120

080040ec <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	603a      	str	r2, [r7, #0]
 80040f6:	71fb      	strb	r3, [r7, #7]
 80040f8:	460b      	mov	r3, r1
 80040fa:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <io_virtual_read+0x1a>
 8004102:	2300      	movs	r3, #0
 8004104:	e024      	b.n	8004150 <io_virtual_read+0x64>

	switch (type) {
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d002      	beq.n	8004112 <io_virtual_read+0x26>
 800410c:	2b01      	cmp	r3, #1
 800410e:	d00f      	beq.n	8004130 <io_virtual_read+0x44>
 8004110:	e01d      	b.n	800414e <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8004112:	4b12      	ldr	r3, [pc, #72]	@ (800415c <io_virtual_read+0x70>)
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	88ba      	ldrh	r2, [r7, #4]
 8004118:	429a      	cmp	r2, r3
 800411a:	d301      	bcc.n	8004120 <io_virtual_read+0x34>
				return false;
 800411c:	2300      	movs	r3, #0
 800411e:	e017      	b.n	8004150 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8004120:	88bb      	ldrh	r3, [r7, #4]
 8004122:	4a0f      	ldr	r2, [pc, #60]	@ (8004160 <io_virtual_read+0x74>)
 8004124:	5cd3      	ldrb	r3, [r2, r3]
 8004126:	461a      	mov	r2, r3
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	801a      	strh	r2, [r3, #0]
			return true;
 800412c:	2301      	movs	r3, #1
 800412e:	e00f      	b.n	8004150 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8004130:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <io_virtual_read+0x78>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	88ba      	ldrh	r2, [r7, #4]
 8004136:	429a      	cmp	r2, r3
 8004138:	d301      	bcc.n	800413e <io_virtual_read+0x52>
				return false;
 800413a:	2300      	movs	r3, #0
 800413c:	e008      	b.n	8004150 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 800413e:	88bb      	ldrh	r3, [r7, #4]
 8004140:	4a09      	ldr	r2, [pc, #36]	@ (8004168 <io_virtual_read+0x7c>)
 8004142:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	801a      	strh	r2, [r3, #0]
			return true;
 800414a:	2301      	movs	r3, #1
 800414c:	e000      	b.n	8004150 <io_virtual_read+0x64>
		}
		default: {
			return false;
 800414e:	2300      	movs	r3, #0
		}
	}
}
 8004150:	4618      	mov	r0, r3
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	2000101c 	.word	0x2000101c
 8004160:	20000f9c 	.word	0x20000f9c
 8004164:	20001120 	.word	0x20001120
 8004168:	20001020 	.word	0x20001020

0800416c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	71fb      	strb	r3, [r7, #7]
 8004176:	460b      	mov	r3, r1
 8004178:	80bb      	strh	r3, [r7, #4]
 800417a:	4613      	mov	r3, r2
 800417c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800417e:	79fb      	ldrb	r3, [r7, #7]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d002      	beq.n	800418a <io_virtual_write+0x1e>
 8004184:	2b01      	cmp	r3, #1
 8004186:	d013      	beq.n	80041b0 <io_virtual_write+0x44>
 8004188:	e020      	b.n	80041cc <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 800418a:	4b14      	ldr	r3, [pc, #80]	@ (80041dc <io_virtual_write+0x70>)
 800418c:	881b      	ldrh	r3, [r3, #0]
 800418e:	88ba      	ldrh	r2, [r7, #4]
 8004190:	429a      	cmp	r2, r3
 8004192:	d301      	bcc.n	8004198 <io_virtual_write+0x2c>
				return false;
 8004194:	2300      	movs	r3, #0
 8004196:	e01a      	b.n	80041ce <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8004198:	887b      	ldrh	r3, [r7, #2]
 800419a:	2b00      	cmp	r3, #0
 800419c:	bf14      	ite	ne
 800419e:	2301      	movne	r3, #1
 80041a0:	2300      	moveq	r3, #0
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	88bb      	ldrh	r3, [r7, #4]
 80041a6:	4611      	mov	r1, r2
 80041a8:	4a0d      	ldr	r2, [pc, #52]	@ (80041e0 <io_virtual_write+0x74>)
 80041aa:	54d1      	strb	r1, [r2, r3]
			return true;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e00e      	b.n	80041ce <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80041b0:	4b0c      	ldr	r3, [pc, #48]	@ (80041e4 <io_virtual_write+0x78>)
 80041b2:	881b      	ldrh	r3, [r3, #0]
 80041b4:	88ba      	ldrh	r2, [r7, #4]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d301      	bcc.n	80041be <io_virtual_write+0x52>
				return false;
 80041ba:	2300      	movs	r3, #0
 80041bc:	e007      	b.n	80041ce <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 80041be:	88bb      	ldrh	r3, [r7, #4]
 80041c0:	4909      	ldr	r1, [pc, #36]	@ (80041e8 <io_virtual_write+0x7c>)
 80041c2:	887a      	ldrh	r2, [r7, #2]
 80041c4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <io_virtual_write+0x62>
		}
		default: {
			return false;
 80041cc:	2300      	movs	r3, #0
		}
	}
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	2000101c 	.word	0x2000101c
 80041e0:	20000f9c 	.word	0x20000f9c
 80041e4:	20001120 	.word	0x20001120
 80041e8:	20001020 	.word	0x20001020

080041ec <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b0e6      	sub	sp, #408	@ 0x198
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4602      	mov	r2, r0
 80041f4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80041f8:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80041fc:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8004204:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004208:	f107 0210 	add.w	r2, r7, #16
 800420c:	4413      	add	r3, r2
 800420e:	4a4c      	ldr	r2, [pc, #304]	@ (8004340 <io_virtual_save+0x154>)
 8004210:	8812      	ldrh	r2, [r2, #0]
 8004212:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8004214:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004218:	3302      	adds	r3, #2
 800421a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 800421e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004222:	f107 0210 	add.w	r2, r7, #16
 8004226:	4413      	add	r3, r2
 8004228:	4a45      	ldr	r2, [pc, #276]	@ (8004340 <io_virtual_save+0x154>)
 800422a:	8812      	ldrh	r2, [r2, #0]
 800422c:	4945      	ldr	r1, [pc, #276]	@ (8004344 <io_virtual_save+0x158>)
 800422e:	4618      	mov	r0, r3
 8004230:	f015 f93d 	bl	80194ae <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8004234:	4b42      	ldr	r3, [pc, #264]	@ (8004340 <io_virtual_save+0x154>)
 8004236:	881a      	ldrh	r2, [r3, #0]
 8004238:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800423c:	4413      	add	r3, r2
 800423e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8004242:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004246:	f107 0210 	add.w	r2, r7, #16
 800424a:	4413      	add	r3, r2
 800424c:	4a3e      	ldr	r2, [pc, #248]	@ (8004348 <io_virtual_save+0x15c>)
 800424e:	8812      	ldrh	r2, [r2, #0]
 8004250:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8004252:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004256:	3302      	adds	r3, #2
 8004258:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 800425c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004260:	f107 0210 	add.w	r2, r7, #16
 8004264:	4413      	add	r3, r2
 8004266:	4a38      	ldr	r2, [pc, #224]	@ (8004348 <io_virtual_save+0x15c>)
 8004268:	8812      	ldrh	r2, [r2, #0]
 800426a:	0052      	lsls	r2, r2, #1
 800426c:	4937      	ldr	r1, [pc, #220]	@ (800434c <io_virtual_save+0x160>)
 800426e:	4618      	mov	r0, r3
 8004270:	f015 f91d 	bl	80194ae <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8004274:	4b34      	ldr	r3, [pc, #208]	@ (8004348 <io_virtual_save+0x15c>)
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004280:	4413      	add	r3, r2
 8004282:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8004286:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 800428a:	f107 0110 	add.w	r1, r7, #16
 800428e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004292:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f7fe f99c 	bl	80025d6 <EEPROM_WriteBlock>
 800429e:	4603      	mov	r3, r0
 80042a0:	f083 0301 	eor.w	r3, r3, #1
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <io_virtual_save+0xc2>
 80042aa:	2300      	movs	r3, #0
 80042ac:	e042      	b.n	8004334 <io_virtual_save+0x148>
	baseAddress += offset;
 80042ae:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80042b2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80042b6:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80042ba:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80042be:	8811      	ldrh	r1, [r2, #0]
 80042c0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80042c4:	440a      	add	r2, r1
 80042c6:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80042c8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80042cc:	f107 0310 	add.w	r3, r7, #16
 80042d0:	4611      	mov	r1, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f002 f93e 	bl	8006554 <modbus_crc16>
 80042d8:	4603      	mov	r3, r0
 80042da:	461a      	mov	r2, r3
 80042dc:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80042e0:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80042e4:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80042e6:	f107 010e 	add.w	r1, r7, #14
 80042ea:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80042ee:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80042f2:	881b      	ldrh	r3, [r3, #0]
 80042f4:	2202      	movs	r2, #2
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fe f96d 	bl	80025d6 <EEPROM_WriteBlock>
 80042fc:	4603      	mov	r3, r0
 80042fe:	f083 0301 	eor.w	r3, r3, #1
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <io_virtual_save+0x120>
 8004308:	2300      	movs	r3, #0
 800430a:	e013      	b.n	8004334 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 800430c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004310:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004314:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8004318:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 800431c:	8812      	ldrh	r2, [r2, #0]
 800431e:	3202      	adds	r2, #2
 8004320:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8004322:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004326:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800432a:	881b      	ldrh	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff f943 	bl	80035b8 <io_holding_reg_type_save>
 8004332:	4603      	mov	r3, r0
}
 8004334:	4618      	mov	r0, r3
 8004336:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	2000101c 	.word	0x2000101c
 8004344:	20000f9c 	.word	0x20000f9c
 8004348:	20001120 	.word	0x20001120
 800434c:	20001020 	.word	0x20001020

08004350 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8004350:	b580      	push	{r7, lr}
 8004352:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8004356:	af00      	add	r7, sp, #0
 8004358:	4602      	mov	r2, r0
 800435a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800435e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004362:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 800436a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800436e:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8004372:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8004376:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 800437a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800437e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004382:	881b      	ldrh	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f7fe f93e 	bl	8002606 <EEPROM_LoadBlock>
 800438a:	4603      	mov	r3, r0
 800438c:	f083 0301 	eor.w	r3, r3, #1
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <io_virtual_load+0x4a>
 8004396:	2300      	movs	r3, #0
 8004398:	e0dd      	b.n	8004556 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 800439a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800439e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80043a2:	4413      	add	r3, r2
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043ac:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80043b0:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 80043b2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043b6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80043ba:	881b      	ldrh	r3, [r3, #0]
 80043bc:	2b80      	cmp	r3, #128	@ 0x80
 80043be:	d901      	bls.n	80043c4 <io_virtual_load+0x74>
 80043c0:	2300      	movs	r3, #0
 80043c2:	e0c8      	b.n	8004556 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 80043c4:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043c8:	3302      	adds	r3, #2
 80043ca:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 80043ce:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043d2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80043d6:	18d1      	adds	r1, r2, r3
 80043d8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043dc:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	461a      	mov	r2, r3
 80043e4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043e8:	4618      	mov	r0, r3
 80043ea:	f015 f860 	bl	80194ae <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80043ee:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043f2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80043f6:	881a      	ldrh	r2, [r3, #0]
 80043f8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043fc:	4413      	add	r3, r2
 80043fe:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8004402:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004406:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800440a:	4413      	add	r3, r2
 800440c:	881b      	ldrh	r3, [r3, #0]
 800440e:	b29a      	uxth	r2, r3
 8004410:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004414:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004418:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 800441a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800441e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004422:	881b      	ldrh	r3, [r3, #0]
 8004424:	2b80      	cmp	r3, #128	@ 0x80
 8004426:	d901      	bls.n	800442c <io_virtual_load+0xdc>
 8004428:	2300      	movs	r3, #0
 800442a:	e094      	b.n	8004556 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 800442c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004430:	3302      	adds	r3, #2
 8004432:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8004436:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800443a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800443e:	18d1      	adds	r1, r2, r3
 8004440:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004444:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	005a      	lsls	r2, r3, #1
 800444c:	f107 030c 	add.w	r3, r7, #12
 8004450:	4618      	mov	r0, r3
 8004452:	f015 f82c 	bl	80194ae <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8004456:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800445a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800445e:	881b      	ldrh	r3, [r3, #0]
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004468:	4413      	add	r3, r2
 800446a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 800446e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004472:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004476:	881a      	ldrh	r2, [r3, #0]
 8004478:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800447c:	4413      	add	r3, r2
 800447e:	b29b      	uxth	r3, r3
 8004480:	f107 010a 	add.w	r1, r7, #10
 8004484:	2202      	movs	r2, #2
 8004486:	4618      	mov	r0, r3
 8004488:	f7fe f8bd 	bl	8002606 <EEPROM_LoadBlock>
 800448c:	4603      	mov	r3, r0
 800448e:	f083 0301 	eor.w	r3, r3, #1
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <io_virtual_load+0x14c>
 8004498:	2300      	movs	r3, #0
 800449a:	e05c      	b.n	8004556 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800449c:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 80044a0:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 80044a4:	4611      	mov	r1, r2
 80044a6:	4618      	mov	r0, r3
 80044a8:	f002 f854 	bl	8006554 <modbus_crc16>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 80044b2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044b6:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d001      	beq.n	80044c8 <io_virtual_load+0x178>
 80044c4:	2300      	movs	r3, #0
 80044c6:	e046      	b.n	8004556 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 80044c8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044cc:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	4b23      	ldr	r3, [pc, #140]	@ (8004560 <io_virtual_load+0x210>)
 80044d4:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 80044d6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044da:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80044de:	881b      	ldrh	r3, [r3, #0]
 80044e0:	461a      	mov	r2, r3
 80044e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80044e6:	4619      	mov	r1, r3
 80044e8:	481e      	ldr	r0, [pc, #120]	@ (8004564 <io_virtual_load+0x214>)
 80044ea:	f014 ffe0 	bl	80194ae <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 80044ee:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044f2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80044f6:	881a      	ldrh	r2, [r3, #0]
 80044f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004568 <io_virtual_load+0x218>)
 80044fa:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80044fc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004500:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	005a      	lsls	r2, r3, #1
 8004508:	f107 030c 	add.w	r3, r7, #12
 800450c:	4619      	mov	r1, r3
 800450e:	4817      	ldr	r0, [pc, #92]	@ (800456c <io_virtual_load+0x21c>)
 8004510:	f014 ffcd 	bl	80194ae <memcpy>

	baseAddress += offset;
 8004514:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004518:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800451c:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004520:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004524:	8811      	ldrh	r1, [r2, #0]
 8004526:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 800452a:	440a      	add	r2, r1
 800452c:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 800452e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004532:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004536:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 800453a:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 800453e:	8812      	ldrh	r2, [r2, #0]
 8004540:	3202      	adds	r2, #2
 8004542:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8004544:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004548:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff f8f2 	bl	8003738 <io_holding_reg_type_load>
 8004554:	4603      	mov	r3, r0
}
 8004556:	4618      	mov	r0, r3
 8004558:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	2000101c 	.word	0x2000101c
 8004564:	20000f9c 	.word	0x20000f9c
 8004568:	20001120 	.word	0x20001120
 800456c:	20001020 	.word	0x20001020

08004570 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8004574:	4b0a      	ldr	r3, [pc, #40]	@ (80045a0 <io_virtual_clear+0x30>)
 8004576:	2200      	movs	r2, #0
 8004578:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <io_virtual_clear+0x34>)
 800457c:	2200      	movs	r2, #0
 800457e:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8004580:	2280      	movs	r2, #128	@ 0x80
 8004582:	2100      	movs	r1, #0
 8004584:	4808      	ldr	r0, [pc, #32]	@ (80045a8 <io_virtual_clear+0x38>)
 8004586:	f014 ff12 	bl	80193ae <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800458a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800458e:	2100      	movs	r1, #0
 8004590:	4806      	ldr	r0, [pc, #24]	@ (80045ac <io_virtual_clear+0x3c>)
 8004592:	f014 ff0c 	bl	80193ae <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8004596:	f7fc ff05 	bl	80013a4 <automation_save_rules>
 800459a:	4603      	mov	r3, r0
}
 800459c:	4618      	mov	r0, r3
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	2000101c 	.word	0x2000101c
 80045a4:	20001120 	.word	0x20001120
 80045a8:	20000f9c 	.word	0x20000f9c
 80045ac:	20001020 	.word	0x20001020

080045b0 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	4603      	mov	r3, r0
 80045b8:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 80045ba:	4b0d      	ldr	r3, [pc, #52]	@ (80045f0 <io_virtual_factory_reset+0x40>)
 80045bc:	2200      	movs	r2, #0
 80045be:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80045c0:	4b0c      	ldr	r3, [pc, #48]	@ (80045f4 <io_virtual_factory_reset+0x44>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 80045c6:	2280      	movs	r2, #128	@ 0x80
 80045c8:	2100      	movs	r1, #0
 80045ca:	480b      	ldr	r0, [pc, #44]	@ (80045f8 <io_virtual_factory_reset+0x48>)
 80045cc:	f014 feef 	bl	80193ae <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 80045d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045d4:	2100      	movs	r1, #0
 80045d6:	4809      	ldr	r0, [pc, #36]	@ (80045fc <io_virtual_factory_reset+0x4c>)
 80045d8:	f014 fee9 	bl	80193ae <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 80045dc:	88fb      	ldrh	r3, [r7, #6]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7ff fe04 	bl	80041ec <io_virtual_save>
}
 80045e4:	bf00      	nop
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	2000101c 	.word	0x2000101c
 80045f4:	20001120 	.word	0x20001120
 80045f8:	20000f9c 	.word	0x20000f9c
 80045fc:	20001020 	.word	0x20001020

08004600 <SPI_ReInit>:
static void MX_ADC1_Init(void);
static void MX_DAC1_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */

void SPI_ReInit(void) {
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
	MX_SPI1_Init();
 8004604:	f000 fb70 	bl	8004ce8 <MX_SPI1_Init>
}
 8004608:	bf00      	nop
 800460a:	bd80      	pop	{r7, pc}

0800460c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b098      	sub	sp, #96	@ 0x60
 8004610:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004612:	f004 fb18 	bl	8008c46 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004616:	f000 fa1f 	bl	8004a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800461a:	f000 fc23 	bl	8004e64 <MX_GPIO_Init>
  MX_DMA_Init();
 800461e:	f000 fbef 	bl	8004e00 <MX_DMA_Init>
  MX_I2C1_Init();
 8004622:	f000 fb21 	bl	8004c68 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8004626:	f000 fb9d 	bl	8004d64 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800462a:	f000 fa61 	bl	8004af0 <MX_ADC1_Init>
  MX_DAC1_Init();
 800462e:	f000 fad7 	bl	8004be0 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8004632:	f013 fb79 	bl	8017d28 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8004636:	f000 fb57 	bl	8004ce8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800463a:	f00e fd9f 	bl	801317c <MX_FATFS_Init>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <main+0x3c>
    Error_Handler();
 8004644:	f000 fcc8 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8004648:	f7fd f868 	bl	800171c <display_Setup>
	display_Boot();
 800464c:	f7fd f872 	bl	8001734 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8004650:	48c5      	ldr	r0, [pc, #788]	@ (8004968 <main+0x35c>)
 8004652:	f7fd ffeb 	bl	800262c <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8004656:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800465a:	f004 fb65 	bl	8008d28 <HAL_Delay>
	SD_Detect();
 800465e:	f003 fcc1 	bl	8007fe4 <SD_Detect>
	SD_Log("System booting");
 8004662:	48c2      	ldr	r0, [pc, #776]	@ (800496c <main+0x360>)
 8004664:	f003 fcd2 	bl	800800c <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8004668:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800466c:	48c0      	ldr	r0, [pc, #768]	@ (8004970 <main+0x364>)
 800466e:	f006 ffe7 	bl	800b640 <HAL_GPIO_ReadPin>
 8004672:	4603      	mov	r3, r0
 8004674:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	if (factoryResetBtn == GPIO_PIN_SET) {
 8004678:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800467c:	2b01      	cmp	r3, #1
 800467e:	d144      	bne.n	800470a <main+0xfe>
		uint32_t heldTime = 0;
 8004680:	2300      	movs	r3, #0
 8004682:	65fb      	str	r3, [r7, #92]	@ 0x5c

		SD_Log("Factory reset initiated by user");
 8004684:	48bb      	ldr	r0, [pc, #748]	@ (8004974 <main+0x368>)
 8004686:	f003 fcc1 	bl	800800c <SD_Log>
		display_FactoryResetPage(0); // main
 800468a:	2000      	movs	r0, #0
 800468c:	f7fd fde4 	bl	8002258 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8004690:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004694:	48b6      	ldr	r0, [pc, #728]	@ (8004970 <main+0x364>)
 8004696:	f006 ffd3 	bl	800b640 <HAL_GPIO_ReadPin>
 800469a:	4603      	mov	r3, r0
 800469c:	2b01      	cmp	r3, #1
 800469e:	d128      	bne.n	80046f2 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 80046a0:	2032      	movs	r0, #50	@ 0x32
 80046a2:	f004 fb41 	bl	8008d28 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 80046a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046a8:	3332      	adds	r3, #50	@ 0x32
 80046aa:	65fb      	str	r3, [r7, #92]	@ 0x5c

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 80046ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ae:	f241 3287 	movw	r2, #4999	@ 0x1387
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d9ec      	bls.n	8004690 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 80046b6:	f7fc ff11 	bl	80014dc <automation_factory_reset>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f083 0301 	eor.w	r3, r3, #1
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 80046c6:	2002      	movs	r0, #2
 80046c8:	f7fd fdc6 	bl	8002258 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 80046cc:	48aa      	ldr	r0, [pc, #680]	@ (8004978 <main+0x36c>)
 80046ce:	f003 fc9d 	bl	800800c <SD_Log>
						HAL_Delay(4000);
 80046d2:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80046d6:	f004 fb27 	bl	8008d28 <HAL_Delay>

						// Continue with boot...
						break;
 80046da:	e014      	b.n	8004706 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 80046dc:	2001      	movs	r0, #1
 80046de:	f7fd fdbb 	bl	8002258 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 80046e2:	48a6      	ldr	r0, [pc, #664]	@ (800497c <main+0x370>)
 80046e4:	f003 fc92 	bl	800800c <SD_Log>
						HAL_Delay(4000);
 80046e8:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80046ec:	f004 fb1c 	bl	8008d28 <HAL_Delay>

						// Continue with boot
						break;
 80046f0:	e009      	b.n	8004706 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 80046f2:	2003      	movs	r0, #3
 80046f4:	f7fd fdb0 	bl	8002258 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 80046f8:	48a1      	ldr	r0, [pc, #644]	@ (8004980 <main+0x374>)
 80046fa:	f003 fc87 	bl	800800c <SD_Log>
				HAL_Delay(4000);
 80046fe:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004702:	f004 fb11 	bl	8008d28 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8004706:	f7fd f815 	bl	8001734 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 800470a:	2001      	movs	r0, #1
 800470c:	f001 f940 	bl	8005990 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8004710:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004718:	f003 f940 	bl	800799c <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 800471c:	4892      	ldr	r0, [pc, #584]	@ (8004968 <main+0x35c>)
 800471e:	f7fe f853 	bl	80027c8 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8004722:	4a98      	ldr	r2, [pc, #608]	@ (8004984 <main+0x378>)
 8004724:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004728:	e892 0003 	ldmia.w	r2, {r0, r1}
 800472c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8004730:	4a95      	ldr	r2, [pc, #596]	@ (8004988 <main+0x37c>)
 8004732:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004736:	e892 0003 	ldmia.w	r2, {r0, r1}
 800473a:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 800473e:	4a93      	ldr	r2, [pc, #588]	@ (800498c <main+0x380>)
 8004740:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004744:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004748:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 800474c:	4a90      	ldr	r2, [pc, #576]	@ (8004990 <main+0x384>)
 800474e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004752:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004756:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 800475a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800475e:	4619      	mov	r1, r3
 8004760:	488c      	ldr	r0, [pc, #560]	@ (8004994 <main+0x388>)
 8004762:	f7fe fac7 	bl	8002cf4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8004766:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800476a:	4619      	mov	r1, r3
 800476c:	4889      	ldr	r0, [pc, #548]	@ (8004994 <main+0x388>)
 800476e:	f7fe fac1 	bl	8002cf4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8004772:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004776:	4619      	mov	r1, r3
 8004778:	4886      	ldr	r0, [pc, #536]	@ (8004994 <main+0x388>)
 800477a:	f7fe fabb 	bl	8002cf4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800477e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004782:	4619      	mov	r1, r3
 8004784:	4883      	ldr	r0, [pc, #524]	@ (8004994 <main+0x388>)
 8004786:	f7fe fab5 	bl	8002cf4 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800478a:	4a83      	ldr	r2, [pc, #524]	@ (8004998 <main+0x38c>)
 800478c:	f107 031c 	add.w	r3, r7, #28
 8004790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004794:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8004798:	4a80      	ldr	r2, [pc, #512]	@ (800499c <main+0x390>)
 800479a:	f107 0314 	add.w	r3, r7, #20
 800479e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047a2:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80047a6:	4a7e      	ldr	r2, [pc, #504]	@ (80049a0 <main+0x394>)
 80047a8:	f107 030c 	add.w	r3, r7, #12
 80047ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047b0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80047b4:	4a7b      	ldr	r2, [pc, #492]	@ (80049a4 <main+0x398>)
 80047b6:	1d3b      	adds	r3, r7, #4
 80047b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047bc:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80047c0:	f107 031c 	add.w	r3, r7, #28
 80047c4:	4619      	mov	r1, r3
 80047c6:	4878      	ldr	r0, [pc, #480]	@ (80049a8 <main+0x39c>)
 80047c8:	f7fe fb72 	bl	8002eb0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80047cc:	f107 0314 	add.w	r3, r7, #20
 80047d0:	4619      	mov	r1, r3
 80047d2:	4875      	ldr	r0, [pc, #468]	@ (80049a8 <main+0x39c>)
 80047d4:	f7fe fb6c 	bl	8002eb0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80047d8:	f107 030c 	add.w	r3, r7, #12
 80047dc:	4619      	mov	r1, r3
 80047de:	4872      	ldr	r0, [pc, #456]	@ (80049a8 <main+0x39c>)
 80047e0:	f7fe fb66 	bl	8002eb0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80047e4:	1d3b      	adds	r3, r7, #4
 80047e6:	4619      	mov	r1, r3
 80047e8:	486f      	ldr	r0, [pc, #444]	@ (80049a8 <main+0x39c>)
 80047ea:	f7fe fb61 	bl	8002eb0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 80047ee:	2200      	movs	r2, #0
 80047f0:	2100      	movs	r1, #0
 80047f2:	486e      	ldr	r0, [pc, #440]	@ (80049ac <main+0x3a0>)
 80047f4:	f7fe fd78 	bl	80032e8 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 80047f8:	2200      	movs	r2, #0
 80047fa:	2110      	movs	r1, #16
 80047fc:	486b      	ldr	r0, [pc, #428]	@ (80049ac <main+0x3a0>)
 80047fe:	f7fe fd73 	bl	80032e8 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8004802:	2200      	movs	r2, #0
 8004804:	496a      	ldr	r1, [pc, #424]	@ (80049b0 <main+0x3a4>)
 8004806:	486b      	ldr	r0, [pc, #428]	@ (80049b4 <main+0x3a8>)
 8004808:	f7ff f890 	bl	800392c <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 800480c:	2200      	movs	r2, #0
 800480e:	496a      	ldr	r1, [pc, #424]	@ (80049b8 <main+0x3ac>)
 8004810:	4868      	ldr	r0, [pc, #416]	@ (80049b4 <main+0x3a8>)
 8004812:	f7ff f88b 	bl	800392c <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 8004816:	2200      	movs	r2, #0
 8004818:	4968      	ldr	r1, [pc, #416]	@ (80049bc <main+0x3b0>)
 800481a:	4866      	ldr	r0, [pc, #408]	@ (80049b4 <main+0x3a8>)
 800481c:	f7ff f886 	bl	800392c <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8004820:	2200      	movs	r2, #0
 8004822:	4967      	ldr	r1, [pc, #412]	@ (80049c0 <main+0x3b4>)
 8004824:	4863      	ldr	r0, [pc, #396]	@ (80049b4 <main+0x3a8>)
 8004826:	f7ff f881 	bl	800392c <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800482a:	2200      	movs	r2, #0
 800482c:	494e      	ldr	r1, [pc, #312]	@ (8004968 <main+0x35c>)
 800482e:	4865      	ldr	r0, [pc, #404]	@ (80049c4 <main+0x3b8>)
 8004830:	f7ff f87c 	bl	800392c <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004834:	2200      	movs	r2, #0
 8004836:	494c      	ldr	r1, [pc, #304]	@ (8004968 <main+0x35c>)
 8004838:	4863      	ldr	r0, [pc, #396]	@ (80049c8 <main+0x3bc>)
 800483a:	f7ff f877 	bl	800392c <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 800483e:	f7fc fcbf 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004842:	2201      	movs	r2, #1
 8004844:	2140      	movs	r1, #64	@ 0x40
 8004846:	4861      	ldr	r0, [pc, #388]	@ (80049cc <main+0x3c0>)
 8004848:	f006 ff12 	bl	800b670 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800484c:	203c      	movs	r0, #60	@ 0x3c
 800484e:	f004 fa6b 	bl	8008d28 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004852:	2200      	movs	r2, #0
 8004854:	2140      	movs	r1, #64	@ 0x40
 8004856:	485d      	ldr	r0, [pc, #372]	@ (80049cc <main+0x3c0>)
 8004858:	f006 ff0a 	bl	800b670 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800485c:	203c      	movs	r0, #60	@ 0x3c
 800485e:	f004 fa63 	bl	8008d28 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004862:	2201      	movs	r2, #1
 8004864:	2140      	movs	r1, #64	@ 0x40
 8004866:	4859      	ldr	r0, [pc, #356]	@ (80049cc <main+0x3c0>)
 8004868:	f006 ff02 	bl	800b670 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800486c:	203c      	movs	r0, #60	@ 0x3c
 800486e:	f004 fa5b 	bl	8008d28 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004872:	2200      	movs	r2, #0
 8004874:	2140      	movs	r1, #64	@ 0x40
 8004876:	4855      	ldr	r0, [pc, #340]	@ (80049cc <main+0x3c0>)
 8004878:	f006 fefa 	bl	800b670 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 800487c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004880:	f004 fa52 	bl	8008d28 <HAL_Delay>

	SD_Log("System boot complete");
 8004884:	4852      	ldr	r0, [pc, #328]	@ (80049d0 <main+0x3c4>)
 8004886:	f003 fbc1 	bl	800800c <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800488a:	f7fc ffb5 	bl	80017f8 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 800488e:	2300      	movs	r3, #0
 8004890:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	uint32_t lastButtonPress = 0;
 8004894:	2300      	movs	r3, #0
 8004896:	657b      	str	r3, [r7, #84]	@ 0x54

	uint32_t loopCounter = 0;
 8004898:	2300      	movs	r3, #0
 800489a:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastTimeTick100ms = HAL_GetTick();
 800489c:	f004 fa38 	bl	8008d10 <HAL_GetTick>
 80048a0:	64f8      	str	r0, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick1000ms = HAL_GetTick();
 80048a2:	f004 fa35 	bl	8008d10 <HAL_GetTick>
 80048a6:	64b8      	str	r0, [r7, #72]	@ 0x48

	bool boot0_pressed = false;
 80048a8:	2300      	movs	r3, #0
 80048aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  while (1)
  {
	  loopCounter++;
 80048ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048b0:	3301      	adds	r3, #1
 80048b2:	653b      	str	r3, [r7, #80]	@ 0x50

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 80048b4:	f7fe fbca 	bl	800304c <emergencyStop_check>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f040 80c5 	bne.w	8004a4a <main+0x43e>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 80048c0:	f003 f982 	bl	8007bc8 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80048c4:	f003 f9d4 	bl	8007c70 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 80048c8:	f7ff fb28 	bl	8003f1c <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 80048cc:	f001 f83a 	bl	8005944 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 80048d0:	f7fc fc7c 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80048d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80048d8:	483c      	ldr	r0, [pc, #240]	@ (80049cc <main+0x3c0>)
 80048da:	f006 feb1 	bl	800b640 <HAL_GPIO_ReadPin>
 80048de:	4603      	mov	r3, r0
 80048e0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	  if (btn1 == GPIO_PIN_SET) {
 80048e4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d113      	bne.n	8004914 <main+0x308>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80048ec:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d116      	bne.n	8004922 <main+0x316>
 80048f4:	f004 fa0c 	bl	8008d10 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b32      	cmp	r3, #50	@ 0x32
 8004900:	d90f      	bls.n	8004922 <main+0x316>
			  display_BtnPress();
 8004902:	f7fd fdab 	bl	800245c <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8004906:	f004 fa03 	bl	8008d10 <HAL_GetTick>
 800490a:	6578      	str	r0, [r7, #84]	@ 0x54
			  btn1status = 1;
 800490c:	2301      	movs	r3, #1
 800490e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004912:	e006      	b.n	8004922 <main+0x316>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8004914:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004918:	2b00      	cmp	r3, #0
 800491a:	d102      	bne.n	8004922 <main+0x316>
		  btn1status = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	  /* CHECK INPUTS END*/


	  /* SCHEDULE BEGIN*/
	  // Every 100ms
	  if ((HAL_GetTick() - lastTimeTick100ms) >= 100 || (HAL_GetTick() < lastTimeTick100ms)) { // wraparound-safe comparison
 8004922:	f004 f9f5 	bl	8008d10 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b63      	cmp	r3, #99	@ 0x63
 800492e:	d805      	bhi.n	800493c <main+0x330>
 8004930:	f004 f9ee 	bl	8008d10 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004938:	4293      	cmp	r3, r2
 800493a:	d954      	bls.n	80049e6 <main+0x3da>
		  lastTimeTick100ms = HAL_GetTick();
 800493c:	f004 f9e8 	bl	8008d10 <HAL_GetTick>
 8004940:	64f8      	str	r0, [r7, #76]	@ 0x4c

		  // Check if BOOT0 button pressed
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 8004942:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004946:	480a      	ldr	r0, [pc, #40]	@ (8004970 <main+0x364>)
 8004948:	f006 fe7a 	bl	800b640 <HAL_GPIO_ReadPin>
 800494c:	4603      	mov	r3, r0
 800494e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
		  if (boot0 == GPIO_PIN_SET) {
 8004952:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8004956:	2b01      	cmp	r3, #1
 8004958:	d13c      	bne.n	80049d4 <main+0x3c8>
			  display_dfu();
 800495a:	f7fd fd49 	bl	80023f0 <display_dfu>
			  boot0_pressed = true;
 800495e:	2301      	movs	r3, #1
 8004960:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004964:	e03f      	b.n	80049e6 <main+0x3da>
 8004966:	bf00      	nop
 8004968:	200011a4 	.word	0x200011a4
 800496c:	0801b82c 	.word	0x0801b82c
 8004970:	48000400 	.word	0x48000400
 8004974:	0801b83c 	.word	0x0801b83c
 8004978:	0801b85c 	.word	0x0801b85c
 800497c:	0801b874 	.word	0x0801b874
 8004980:	0801b890 	.word	0x0801b890
 8004984:	0801b8c8 	.word	0x0801b8c8
 8004988:	0801b8d0 	.word	0x0801b8d0
 800498c:	0801b8d8 	.word	0x0801b8d8
 8004990:	0801b8e0 	.word	0x0801b8e0
 8004994:	08002e89 	.word	0x08002e89
 8004998:	0801b8e8 	.word	0x0801b8e8
 800499c:	0801b8f0 	.word	0x0801b8f0
 80049a0:	0801b8f8 	.word	0x0801b8f8
 80049a4:	0801b900 	.word	0x0801b900
 80049a8:	08002f5d 	.word	0x08002f5d
 80049ac:	080034a5 	.word	0x080034a5
 80049b0:	04300002 	.word	0x04300002
 80049b4:	08003a2d 	.word	0x08003a2d
 80049b8:	08600004 	.word	0x08600004
 80049bc:	2e300800 	.word	0x2e300800
 80049c0:	3ac04000 	.word	0x3ac04000
 80049c4:	08002801 	.word	0x08002801
 80049c8:	08002841 	.word	0x08002841
 80049cc:	48000800 	.word	0x48000800
 80049d0:	0801b8b0 	.word	0x0801b8b0
		  } else if (boot0_pressed) {
 80049d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d004      	beq.n	80049e6 <main+0x3da>
			  display_StatusPage();
 80049dc:	f7fc ff0c 	bl	80017f8 <display_StatusPage>
			  boot0_pressed = false;
 80049e0:	2300      	movs	r3, #0
 80049e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		  }
	  }


	  // Every second
	  if ((HAL_GetTick() - lastTimeTick1000ms) >= 1000 || (HAL_GetTick() < lastTimeTick1000ms)) { // wraparound-safe comparison
 80049e6:	f004 f993 	bl	8008d10 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049f4:	d205      	bcs.n	8004a02 <main+0x3f6>
 80049f6:	f004 f98b 	bl	8008d10 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d90f      	bls.n	8004a22 <main+0x416>
		  lastTimeTick1000ms = HAL_GetTick();
 8004a02:	f004 f985 	bl	8008d10 <HAL_GetTick>
 8004a06:	64b8      	str	r0, [r7, #72]	@ 0x48

		  loopCounter = 0;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	653b      	str	r3, [r7, #80]	@ 0x50

		  // Check for SD card insertion/removal
		  SD_Detect(); // Will automatically mount/unmount
 8004a0c:	f003 faea 	bl	8007fe4 <SD_Detect>

		  // Update display if boot0 is not pressed
		  if (boot0_pressed == false) {
 8004a10:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004a14:	f083 0301 	eor.w	r3, r3, #1
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <main+0x416>
			  display_StatusPage();
 8004a1e:	f7fc feeb 	bl	80017f8 <display_StatusPage>
		  }
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8004a22:	f004 f975 	bl	8008d10 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d806      	bhi.n	8004a42 <main+0x436>
 8004a34:	f004 f96c 	bl	8008d10 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	f67f af36 	bls.w	80048ae <main+0x2a2>
		  display_setPage(0);
 8004a42:	2000      	movs	r0, #0
 8004a44:	f7fd fd24 	bl	8002490 <display_setPage>
  {
 8004a48:	e731      	b.n	80048ae <main+0x2a2>
		  break; // Do not continue with main loop.
 8004a4a:	bf00      	nop
 8004a4c:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3760      	adds	r7, #96	@ 0x60
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop

08004a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b094      	sub	sp, #80	@ 0x50
 8004a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a5e:	f107 0318 	add.w	r3, r7, #24
 8004a62:	2238      	movs	r2, #56	@ 0x38
 8004a64:	2100      	movs	r1, #0
 8004a66:	4618      	mov	r0, r3
 8004a68:	f014 fca1 	bl	80193ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a6c:	1d3b      	adds	r3, r7, #4
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	605a      	str	r2, [r3, #4]
 8004a74:	609a      	str	r2, [r3, #8]
 8004a76:	60da      	str	r2, [r3, #12]
 8004a78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004a7e:	f009 fa5f 	bl	800df40 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004a82:	2302      	movs	r3, #2
 8004a84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004a86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004a8c:	2340      	movs	r3, #64	@ 0x40
 8004a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a90:	2302      	movs	r3, #2
 8004a92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004a94:	2302      	movs	r3, #2
 8004a96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8004a9c:	230c      	movs	r3, #12
 8004a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004aac:	f107 0318 	add.w	r3, r7, #24
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f009 faf9 	bl	800e0a8 <HAL_RCC_OscConfig>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004abc:	f000 fa8c 	bl	8004fd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ac0:	230f      	movs	r3, #15
 8004ac2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004acc:	2300      	movs	r3, #0
 8004ace:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004ad4:	1d3b      	adds	r3, r7, #4
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f009 fdf7 	bl	800e6cc <HAL_RCC_ClockConfig>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004ae4:	f000 fa78 	bl	8004fd8 <Error_Handler>
  }
}
 8004ae8:	bf00      	nop
 8004aea:	3750      	adds	r7, #80	@ 0x50
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08c      	sub	sp, #48	@ 0x30
 8004af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	605a      	str	r2, [r3, #4]
 8004b00:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004b02:	1d3b      	adds	r3, r7, #4
 8004b04:	2220      	movs	r2, #32
 8004b06:	2100      	movs	r1, #0
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f014 fc50 	bl	80193ae <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004b0e:	4b32      	ldr	r3, [pc, #200]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b10:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004b14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004b16:	4b30      	ldr	r3, [pc, #192]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b18:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b1c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004b1e:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b24:	4b2c      	ldr	r3, [pc, #176]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b30:	4b29      	ldr	r3, [pc, #164]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004b36:	4b28      	ldr	r3, [pc, #160]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b38:	2204      	movs	r2, #4
 8004b3a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004b3c:	4b26      	ldr	r3, [pc, #152]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004b42:	4b25      	ldr	r3, [pc, #148]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004b48:	4b23      	ldr	r3, [pc, #140]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b4e:	4b22      	ldr	r3, [pc, #136]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b56:	4b20      	ldr	r3, [pc, #128]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004b62:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004b70:	4b19      	ldr	r3, [pc, #100]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004b78:	4817      	ldr	r0, [pc, #92]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b7a:	f004 fb71 	bl	8009260 <HAL_ADC_Init>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d001      	beq.n	8004b88 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004b84:	f000 fa28 	bl	8004fd8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b90:	4619      	mov	r1, r3
 8004b92:	4811      	ldr	r0, [pc, #68]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004b94:	f005 fc76 	bl	800a484 <HAL_ADCEx_MultiModeConfigChannel>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004b9e:	f000 fa1b 	bl	8004fd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8004bdc <MX_ADC1_Init+0xec>)
 8004ba4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004ba6:	2306      	movs	r3, #6
 8004ba8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004baa:	2300      	movs	r3, #0
 8004bac:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004bae:	237f      	movs	r3, #127	@ 0x7f
 8004bb0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004bb2:	2304      	movs	r3, #4
 8004bb4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004bba:	1d3b      	adds	r3, r7, #4
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4806      	ldr	r0, [pc, #24]	@ (8004bd8 <MX_ADC1_Init+0xe8>)
 8004bc0:	f004 fea8 	bl	8009914 <HAL_ADC_ConfigChannel>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004bca:	f000 fa05 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004bce:	bf00      	nop
 8004bd0:	3730      	adds	r7, #48	@ 0x30
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20001124 	.word	0x20001124
 8004bdc:	04300002 	.word	0x04300002

08004be0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08c      	sub	sp, #48	@ 0x30
 8004be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004be6:	463b      	mov	r3, r7
 8004be8:	2230      	movs	r2, #48	@ 0x30
 8004bea:	2100      	movs	r1, #0
 8004bec:	4618      	mov	r0, r3
 8004bee:	f014 fbde 	bl	80193ae <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c60 <MX_DAC1_Init+0x80>)
 8004bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8004c64 <MX_DAC1_Init+0x84>)
 8004bf6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004bf8:	4819      	ldr	r0, [pc, #100]	@ (8004c60 <MX_DAC1_Init+0x80>)
 8004bfa:	f005 fdf6 	bl	800a7ea <HAL_DAC_Init>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004c04:	f000 f9e8 	bl	8004fd8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004c08:	2302      	movs	r3, #2
 8004c0a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004c10:	2300      	movs	r3, #0
 8004c12:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004c14:	2300      	movs	r3, #0
 8004c16:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004c24:	2301      	movs	r3, #1
 8004c26:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004c2c:	463b      	mov	r3, r7
 8004c2e:	2200      	movs	r2, #0
 8004c30:	4619      	mov	r1, r3
 8004c32:	480b      	ldr	r0, [pc, #44]	@ (8004c60 <MX_DAC1_Init+0x80>)
 8004c34:	f005 fe96 	bl	800a964 <HAL_DAC_ConfigChannel>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8004c3e:	f000 f9cb 	bl	8004fd8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004c42:	463b      	mov	r3, r7
 8004c44:	2210      	movs	r2, #16
 8004c46:	4619      	mov	r1, r3
 8004c48:	4805      	ldr	r0, [pc, #20]	@ (8004c60 <MX_DAC1_Init+0x80>)
 8004c4a:	f005 fe8b 	bl	800a964 <HAL_DAC_ConfigChannel>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8004c54:	f000 f9c0 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004c58:	bf00      	nop
 8004c5a:	3730      	adds	r7, #48	@ 0x30
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	20001190 	.word	0x20001190
 8004c64:	50000800 	.word	0x50000800

08004c68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ce0 <MX_I2C1_Init+0x78>)
 8004c70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8004c72:	4b1a      	ldr	r3, [pc, #104]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c74:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce4 <MX_I2C1_Init+0x7c>)
 8004c76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004c78:	4b18      	ldr	r3, [pc, #96]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004c7e:	4b17      	ldr	r3, [pc, #92]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004c84:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004c8a:	4b14      	ldr	r3, [pc, #80]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004c90:	4b12      	ldr	r3, [pc, #72]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004c96:	4b11      	ldr	r3, [pc, #68]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ca2:	480e      	ldr	r0, [pc, #56]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004ca4:	f006 fcfc 	bl	800b6a0 <HAL_I2C_Init>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004cae:	f000 f993 	bl	8004fd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	4809      	ldr	r0, [pc, #36]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004cb6:	f007 fbab 	bl	800c410 <HAL_I2CEx_ConfigAnalogFilter>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d001      	beq.n	8004cc4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004cc0:	f000 f98a 	bl	8004fd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	4805      	ldr	r0, [pc, #20]	@ (8004cdc <MX_I2C1_Init+0x74>)
 8004cc8:	f007 fbed 	bl	800c4a6 <HAL_I2CEx_ConfigDigitalFilter>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004cd2:	f000 f981 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004cd6:	bf00      	nop
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	200011a4 	.word	0x200011a4
 8004ce0:	40005400 	.word	0x40005400
 8004ce4:	00300617 	.word	0x00300617

08004ce8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004cec:	4b1b      	ldr	r3, [pc, #108]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004cee:	4a1c      	ldr	r2, [pc, #112]	@ (8004d60 <MX_SPI1_Init+0x78>)
 8004cf0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004cf4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004cf8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004cfa:	4b18      	ldr	r3, [pc, #96]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004d00:	4b16      	ldr	r3, [pc, #88]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d02:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004d06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d08:	4b14      	ldr	r3, [pc, #80]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004d0e:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004d14:	4b11      	ldr	r3, [pc, #68]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d1e:	2228      	movs	r2, #40	@ 0x28
 8004d20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004d22:	4b0e      	ldr	r3, [pc, #56]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004d28:	4b0c      	ldr	r3, [pc, #48]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004d34:	4b09      	ldr	r3, [pc, #36]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d36:	2207      	movs	r2, #7
 8004d38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004d3a:	4b08      	ldr	r3, [pc, #32]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004d40:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d42:	2208      	movs	r2, #8
 8004d44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004d46:	4805      	ldr	r0, [pc, #20]	@ (8004d5c <MX_SPI1_Init+0x74>)
 8004d48:	f00a f8cc 	bl	800eee4 <HAL_SPI_Init>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004d52:	f000 f941 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	200011f8 	.word	0x200011f8
 8004d60:	40013000 	.word	0x40013000

08004d64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004d68:	4b23      	ldr	r3, [pc, #140]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d6a:	4a24      	ldr	r2, [pc, #144]	@ (8004dfc <MX_USART1_UART_Init+0x98>)
 8004d6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004d6e:	4b22      	ldr	r3, [pc, #136]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d70:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004d74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d76:	4b20      	ldr	r3, [pc, #128]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d82:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d84:	4b1c      	ldr	r3, [pc, #112]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d8c:	220c      	movs	r2, #12
 8004d8e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d90:	4b19      	ldr	r3, [pc, #100]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d96:	4b18      	ldr	r3, [pc, #96]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d9c:	4b16      	ldr	r3, [pc, #88]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004da2:	4b15      	ldr	r3, [pc, #84]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004da8:	4b13      	ldr	r3, [pc, #76]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004dae:	4812      	ldr	r0, [pc, #72]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004db0:	f00a fe3c 	bl	800fa2c <HAL_UART_Init>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004dba:	f000 f90d 	bl	8004fd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	480d      	ldr	r0, [pc, #52]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004dc2:	f00c fa24 	bl	801120e <HAL_UARTEx_SetTxFifoThreshold>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004dcc:	f000 f904 	bl	8004fd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	4809      	ldr	r0, [pc, #36]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004dd4:	f00c fa59 	bl	801128a <HAL_UARTEx_SetRxFifoThreshold>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004dde:	f000 f8fb 	bl	8004fd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004de2:	4805      	ldr	r0, [pc, #20]	@ (8004df8 <MX_USART1_UART_Init+0x94>)
 8004de4:	f00c f9da 	bl	801119c <HAL_UARTEx_DisableFifoMode>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004dee:	f000 f8f3 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004df2:	bf00      	nop
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	2000125c 	.word	0x2000125c
 8004dfc:	40013800 	.word	0x40013800

08004e00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004e06:	4b16      	ldr	r3, [pc, #88]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e0a:	4a15      	ldr	r2, [pc, #84]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e0c:	f043 0304 	orr.w	r3, r3, #4
 8004e10:	6493      	str	r3, [r2, #72]	@ 0x48
 8004e12:	4b13      	ldr	r3, [pc, #76]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	607b      	str	r3, [r7, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004e1e:	4b10      	ldr	r3, [pc, #64]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e22:	4a0f      	ldr	r2, [pc, #60]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	6493      	str	r3, [r2, #72]	@ 0x48
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e60 <MX_DMA_Init+0x60>)
 8004e2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	603b      	str	r3, [r7, #0]
 8004e34:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004e36:	2200      	movs	r2, #0
 8004e38:	2100      	movs	r1, #0
 8004e3a:	200b      	movs	r0, #11
 8004e3c:	f005 fca1 	bl	800a782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004e40:	200b      	movs	r0, #11
 8004e42:	f005 fcb8 	bl	800a7b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004e46:	2200      	movs	r2, #0
 8004e48:	2100      	movs	r1, #0
 8004e4a:	200c      	movs	r0, #12
 8004e4c:	f005 fc99 	bl	800a782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004e50:	200c      	movs	r0, #12
 8004e52:	f005 fcb0 	bl	800a7b6 <HAL_NVIC_EnableIRQ>

}
 8004e56:	bf00      	nop
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40021000 	.word	0x40021000

08004e64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b088      	sub	sp, #32
 8004e68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e6a:	f107 030c 	add.w	r3, r7, #12
 8004e6e:	2200      	movs	r2, #0
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	605a      	str	r2, [r3, #4]
 8004e74:	609a      	str	r2, [r3, #8]
 8004e76:	60da      	str	r2, [r3, #12]
 8004e78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e7a:	4b54      	ldr	r3, [pc, #336]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7e:	4a53      	ldr	r2, [pc, #332]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004e80:	f043 0304 	orr.w	r3, r3, #4
 8004e84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e86:	4b51      	ldr	r3, [pc, #324]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e8a:	f003 0304 	and.w	r3, r3, #4
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e92:	4b4e      	ldr	r3, [pc, #312]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e96:	4a4d      	ldr	r2, [pc, #308]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e9e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea2:	f003 0301 	and.w	r3, r3, #1
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eaa:	4b48      	ldr	r3, [pc, #288]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eae:	4a47      	ldr	r2, [pc, #284]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004eb0:	f043 0302 	orr.w	r3, r3, #2
 8004eb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eb6:	4b45      	ldr	r3, [pc, #276]	@ (8004fcc <MX_GPIO_Init+0x168>)
 8004eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	603b      	str	r3, [r7, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004ec8:	4841      	ldr	r0, [pc, #260]	@ (8004fd0 <MX_GPIO_Init+0x16c>)
 8004eca:	f006 fbd1 	bl	800b670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004ece:	2200      	movs	r2, #0
 8004ed0:	2107      	movs	r1, #7
 8004ed2:	4840      	ldr	r0, [pc, #256]	@ (8004fd4 <MX_GPIO_Init+0x170>)
 8004ed4:	f006 fbcc 	bl	800b670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ee2:	f006 fbc5 	bl	800b670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004ee6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4835      	ldr	r0, [pc, #212]	@ (8004fd0 <MX_GPIO_Init+0x16c>)
 8004efc:	f006 fa1e 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004f00:	230c      	movs	r3, #12
 8004f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f04:	2300      	movs	r3, #0
 8004f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f0c:	f107 030c 	add.w	r3, r7, #12
 8004f10:	4619      	mov	r1, r3
 8004f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f16:	f006 fa11 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004f1a:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004f1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f20:	2301      	movs	r3, #1
 8004f22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f2c:	f107 030c 	add.w	r3, r7, #12
 8004f30:	4619      	mov	r1, r3
 8004f32:	4827      	ldr	r0, [pc, #156]	@ (8004fd0 <MX_GPIO_Init+0x16c>)
 8004f34:	f006 fa02 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004f38:	2307      	movs	r3, #7
 8004f3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f44:	2300      	movs	r3, #0
 8004f46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f48:	f107 030c 	add.w	r3, r7, #12
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4821      	ldr	r0, [pc, #132]	@ (8004fd4 <MX_GPIO_Init+0x170>)
 8004f50:	f006 f9f4 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin|BOOT0_Pin;
 8004f54:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 8004f58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f62:	f107 030c 	add.w	r3, r7, #12
 8004f66:	4619      	mov	r1, r3
 8004f68:	481a      	ldr	r0, [pc, #104]	@ (8004fd4 <MX_GPIO_Init+0x170>)
 8004f6a:	f006 f9e7 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004f6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f74:	2301      	movs	r3, #1
 8004f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004f80:	f107 030c 	add.w	r3, r7, #12
 8004f84:	4619      	mov	r1, r3
 8004f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f8a:	f006 f9d7 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f94:	2300      	movs	r3, #0
 8004f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004f9c:	f107 030c 	add.w	r3, r7, #12
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	480b      	ldr	r0, [pc, #44]	@ (8004fd0 <MX_GPIO_Init+0x16c>)
 8004fa4:	f006 f9ca 	bl	800b33c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004fa8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004fac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004fb6:	f107 030c 	add.w	r3, r7, #12
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4805      	ldr	r0, [pc, #20]	@ (8004fd4 <MX_GPIO_Init+0x170>)
 8004fbe:	f006 f9bd 	bl	800b33c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004fc2:	bf00      	nop
 8004fc4:	3720      	adds	r7, #32
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	48000800 	.word	0x48000800
 8004fd4:	48000400 	.word	0x48000400

08004fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fdc:	b672      	cpsid	i
}
 8004fde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fe0:	bf00      	nop
 8004fe2:	e7fd      	b.n	8004fe0 <Error_Handler+0x8>

08004fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fea:	4b0f      	ldr	r3, [pc, #60]	@ (8005028 <HAL_MspInit+0x44>)
 8004fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fee:	4a0e      	ldr	r2, [pc, #56]	@ (8005028 <HAL_MspInit+0x44>)
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8004ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8005028 <HAL_MspInit+0x44>)
 8004ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	607b      	str	r3, [r7, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005002:	4b09      	ldr	r3, [pc, #36]	@ (8005028 <HAL_MspInit+0x44>)
 8005004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005006:	4a08      	ldr	r2, [pc, #32]	@ (8005028 <HAL_MspInit+0x44>)
 8005008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800500c:	6593      	str	r3, [r2, #88]	@ 0x58
 800500e:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_MspInit+0x44>)
 8005010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005016:	603b      	str	r3, [r7, #0]
 8005018:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800501a:	f009 f835 	bl	800e088 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40021000 	.word	0x40021000

0800502c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b09c      	sub	sp, #112	@ 0x70
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005034:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	605a      	str	r2, [r3, #4]
 800503e:	609a      	str	r2, [r3, #8]
 8005040:	60da      	str	r2, [r3, #12]
 8005042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005044:	f107 0318 	add.w	r3, r7, #24
 8005048:	2244      	movs	r2, #68	@ 0x44
 800504a:	2100      	movs	r1, #0
 800504c:	4618      	mov	r0, r3
 800504e:	f014 f9ae 	bl	80193ae <memset>
  if(hadc->Instance==ADC1)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800505a:	d14d      	bne.n	80050f8 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800505c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005060:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005062:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005066:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005068:	f107 0318 	add.w	r3, r7, #24
 800506c:	4618      	mov	r0, r3
 800506e:	f009 fd49 	bl	800eb04 <HAL_RCCEx_PeriphCLKConfig>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d001      	beq.n	800507c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8005078:	f7ff ffae 	bl	8004fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800507c:	4b20      	ldr	r3, [pc, #128]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 800507e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005080:	4a1f      	ldr	r2, [pc, #124]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 8005082:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005086:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005088:	4b1d      	ldr	r3, [pc, #116]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 800508a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800508c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 8005096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005098:	4a19      	ldr	r2, [pc, #100]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 800509a:	f043 0301 	orr.w	r3, r3, #1
 800509e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050a0:	4b17      	ldr	r3, [pc, #92]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 80050a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050ac:	4b14      	ldr	r3, [pc, #80]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 80050ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050b0:	4a13      	ldr	r2, [pc, #76]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 80050b2:	f043 0302 	orr.w	r3, r3, #2
 80050b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050b8:	4b11      	ldr	r3, [pc, #68]	@ (8005100 <HAL_ADC_MspInit+0xd4>)
 80050ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80050c4:	2303      	movs	r3, #3
 80050c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050c8:	2303      	movs	r3, #3
 80050ca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80050d4:	4619      	mov	r1, r3
 80050d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050da:	f006 f92f 	bl	800b33c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80050de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80050e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050e4:	2303      	movs	r3, #3
 80050e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050ec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80050f0:	4619      	mov	r1, r3
 80050f2:	4804      	ldr	r0, [pc, #16]	@ (8005104 <HAL_ADC_MspInit+0xd8>)
 80050f4:	f006 f922 	bl	800b33c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80050f8:	bf00      	nop
 80050fa:	3770      	adds	r7, #112	@ 0x70
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	40021000 	.word	0x40021000
 8005104:	48000400 	.word	0x48000400

08005108 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b08a      	sub	sp, #40	@ 0x28
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005110:	f107 0314 	add.w	r3, r7, #20
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	605a      	str	r2, [r3, #4]
 800511a:	609a      	str	r2, [r3, #8]
 800511c:	60da      	str	r2, [r3, #12]
 800511e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a15      	ldr	r2, [pc, #84]	@ (800517c <HAL_DAC_MspInit+0x74>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d124      	bne.n	8005174 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800512a:	4b15      	ldr	r3, [pc, #84]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 800512c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512e:	4a14      	ldr	r2, [pc, #80]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 8005130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005136:	4b12      	ldr	r3, [pc, #72]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 8005138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005142:	4b0f      	ldr	r3, [pc, #60]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 8005144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005146:	4a0e      	ldr	r2, [pc, #56]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 8005148:	f043 0301 	orr.w	r3, r3, #1
 800514c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800514e:	4b0c      	ldr	r3, [pc, #48]	@ (8005180 <HAL_DAC_MspInit+0x78>)
 8005150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800515a:	2330      	movs	r3, #48	@ 0x30
 800515c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800515e:	2303      	movs	r3, #3
 8005160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005166:	f107 0314 	add.w	r3, r7, #20
 800516a:	4619      	mov	r1, r3
 800516c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005170:	f006 f8e4 	bl	800b33c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8005174:	bf00      	nop
 8005176:	3728      	adds	r7, #40	@ 0x28
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	50000800 	.word	0x50000800
 8005180:	40021000 	.word	0x40021000

08005184 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b09c      	sub	sp, #112	@ 0x70
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800518c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	605a      	str	r2, [r3, #4]
 8005196:	609a      	str	r2, [r3, #8]
 8005198:	60da      	str	r2, [r3, #12]
 800519a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800519c:	f107 0318 	add.w	r3, r7, #24
 80051a0:	2244      	movs	r2, #68	@ 0x44
 80051a2:	2100      	movs	r1, #0
 80051a4:	4618      	mov	r0, r3
 80051a6:	f014 f902 	bl	80193ae <memset>
  if(hi2c->Instance==I2C1)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a2d      	ldr	r2, [pc, #180]	@ (8005264 <HAL_I2C_MspInit+0xe0>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d153      	bne.n	800525c <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80051b4:	2340      	movs	r3, #64	@ 0x40
 80051b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80051b8:	2300      	movs	r3, #0
 80051ba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051bc:	f107 0318 	add.w	r3, r7, #24
 80051c0:	4618      	mov	r0, r3
 80051c2:	f009 fc9f 	bl	800eb04 <HAL_RCCEx_PeriphCLKConfig>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80051cc:	f7ff ff04 	bl	8004fd8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051d0:	4b25      	ldr	r3, [pc, #148]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051d4:	4a24      	ldr	r2, [pc, #144]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051dc:	4b22      	ldr	r3, [pc, #136]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051ee:	f043 0302 	orr.w	r3, r3, #2
 80051f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 80051f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	613b      	str	r3, [r7, #16]
 80051fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005200:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005204:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005206:	2312      	movs	r3, #18
 8005208:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520a:	2300      	movs	r3, #0
 800520c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800520e:	2300      	movs	r3, #0
 8005210:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005212:	2304      	movs	r3, #4
 8005214:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005216:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800521a:	4619      	mov	r1, r3
 800521c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005220:	f006 f88c 	bl	800b33c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005224:	2380      	movs	r3, #128	@ 0x80
 8005226:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005228:	2312      	movs	r3, #18
 800522a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800522c:	2300      	movs	r3, #0
 800522e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005230:	2300      	movs	r3, #0
 8005232:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005234:	2304      	movs	r3, #4
 8005236:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005238:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800523c:	4619      	mov	r1, r3
 800523e:	480b      	ldr	r0, [pc, #44]	@ (800526c <HAL_I2C_MspInit+0xe8>)
 8005240:	f006 f87c 	bl	800b33c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005244:	4b08      	ldr	r3, [pc, #32]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 8005246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005248:	4a07      	ldr	r2, [pc, #28]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 800524a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800524e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <HAL_I2C_MspInit+0xe4>)
 8005252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005258:	60fb      	str	r3, [r7, #12]
 800525a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800525c:	bf00      	nop
 800525e:	3770      	adds	r7, #112	@ 0x70
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40005400 	.word	0x40005400
 8005268:	40021000 	.word	0x40021000
 800526c:	48000400 	.word	0x48000400

08005270 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	@ 0x28
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005278:	f107 0314 	add.w	r3, r7, #20
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
 8005280:	605a      	str	r2, [r3, #4]
 8005282:	609a      	str	r2, [r3, #8]
 8005284:	60da      	str	r2, [r3, #12]
 8005286:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a25      	ldr	r2, [pc, #148]	@ (8005324 <HAL_SPI_MspInit+0xb4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d144      	bne.n	800531c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005292:	4b25      	ldr	r3, [pc, #148]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 8005294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005296:	4a24      	ldr	r2, [pc, #144]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 8005298:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800529c:	6613      	str	r3, [r2, #96]	@ 0x60
 800529e:	4b22      	ldr	r3, [pc, #136]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052a6:	613b      	str	r3, [r7, #16]
 80052a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052b0:	f043 0301 	orr.w	r3, r3, #1
 80052b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052b6:	4b1c      	ldr	r3, [pc, #112]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052c2:	4b19      	ldr	r3, [pc, #100]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c6:	4a18      	ldr	r2, [pc, #96]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052c8:	f043 0302 	orr.w	r3, r3, #2
 80052cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052ce:	4b16      	ldr	r3, [pc, #88]	@ (8005328 <HAL_SPI_MspInit+0xb8>)
 80052d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	60bb      	str	r3, [r7, #8]
 80052d8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052da:	23c0      	movs	r3, #192	@ 0xc0
 80052dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052de:	2302      	movs	r3, #2
 80052e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052e6:	2300      	movs	r3, #0
 80052e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80052ea:	2305      	movs	r3, #5
 80052ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ee:	f107 0314 	add.w	r3, r7, #20
 80052f2:	4619      	mov	r1, r3
 80052f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80052f8:	f006 f820 	bl	800b33c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80052fc:	2308      	movs	r3, #8
 80052fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005300:	2302      	movs	r3, #2
 8005302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005304:	2300      	movs	r3, #0
 8005306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005308:	2300      	movs	r3, #0
 800530a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800530c:	2305      	movs	r3, #5
 800530e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005310:	f107 0314 	add.w	r3, r7, #20
 8005314:	4619      	mov	r1, r3
 8005316:	4805      	ldr	r0, [pc, #20]	@ (800532c <HAL_SPI_MspInit+0xbc>)
 8005318:	f006 f810 	bl	800b33c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800531c:	bf00      	nop
 800531e:	3728      	adds	r7, #40	@ 0x28
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40013000 	.word	0x40013000
 8005328:	40021000 	.word	0x40021000
 800532c:	48000400 	.word	0x48000400

08005330 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b09a      	sub	sp, #104	@ 0x68
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005338:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800533c:	2200      	movs	r2, #0
 800533e:	601a      	str	r2, [r3, #0]
 8005340:	605a      	str	r2, [r3, #4]
 8005342:	609a      	str	r2, [r3, #8]
 8005344:	60da      	str	r2, [r3, #12]
 8005346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005348:	f107 0310 	add.w	r3, r7, #16
 800534c:	2244      	movs	r2, #68	@ 0x44
 800534e:	2100      	movs	r1, #0
 8005350:	4618      	mov	r0, r3
 8005352:	f014 f82c 	bl	80193ae <memset>
  if(huart->Instance==USART1)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a4d      	ldr	r2, [pc, #308]	@ (8005490 <HAL_UART_MspInit+0x160>)
 800535c:	4293      	cmp	r3, r2
 800535e:	f040 8093 	bne.w	8005488 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005362:	2301      	movs	r3, #1
 8005364:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800536a:	f107 0310 	add.w	r3, r7, #16
 800536e:	4618      	mov	r0, r3
 8005370:	f009 fbc8 	bl	800eb04 <HAL_RCCEx_PeriphCLKConfig>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800537a:	f7ff fe2d 	bl	8004fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800537e:	4b45      	ldr	r3, [pc, #276]	@ (8005494 <HAL_UART_MspInit+0x164>)
 8005380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005382:	4a44      	ldr	r2, [pc, #272]	@ (8005494 <HAL_UART_MspInit+0x164>)
 8005384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005388:	6613      	str	r3, [r2, #96]	@ 0x60
 800538a:	4b42      	ldr	r3, [pc, #264]	@ (8005494 <HAL_UART_MspInit+0x164>)
 800538c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800538e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005396:	4b3f      	ldr	r3, [pc, #252]	@ (8005494 <HAL_UART_MspInit+0x164>)
 8005398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539a:	4a3e      	ldr	r2, [pc, #248]	@ (8005494 <HAL_UART_MspInit+0x164>)
 800539c:	f043 0301 	orr.w	r3, r3, #1
 80053a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005494 <HAL_UART_MspInit+0x164>)
 80053a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	60bb      	str	r3, [r7, #8]
 80053ac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80053ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80053b2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b4:	2302      	movs	r3, #2
 80053b6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053bc:	2300      	movs	r3, #0
 80053be:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80053c0:	2307      	movs	r3, #7
 80053c2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80053c8:	4619      	mov	r1, r3
 80053ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80053ce:	f005 ffb5 	bl	800b33c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80053d2:	4b31      	ldr	r3, [pc, #196]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053d4:	4a31      	ldr	r2, [pc, #196]	@ (800549c <HAL_UART_MspInit+0x16c>)
 80053d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80053d8:	4b2f      	ldr	r3, [pc, #188]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053da:	2218      	movs	r2, #24
 80053dc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053de:	4b2e      	ldr	r3, [pc, #184]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053ea:	4b2b      	ldr	r3, [pc, #172]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053ec:	2280      	movs	r2, #128	@ 0x80
 80053ee:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053f0:	4b29      	ldr	r3, [pc, #164]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053f6:	4b28      	ldr	r3, [pc, #160]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80053fc:	4b26      	ldr	r3, [pc, #152]	@ (8005498 <HAL_UART_MspInit+0x168>)
 80053fe:	2200      	movs	r2, #0
 8005400:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005402:	4b25      	ldr	r3, [pc, #148]	@ (8005498 <HAL_UART_MspInit+0x168>)
 8005404:	2200      	movs	r2, #0
 8005406:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005408:	4823      	ldr	r0, [pc, #140]	@ (8005498 <HAL_UART_MspInit+0x168>)
 800540a:	f005 fc65 	bl	800acd8 <HAL_DMA_Init>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d001      	beq.n	8005418 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8005414:	f7ff fde0 	bl	8004fd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a1f      	ldr	r2, [pc, #124]	@ (8005498 <HAL_UART_MspInit+0x168>)
 800541c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005420:	4a1d      	ldr	r2, [pc, #116]	@ (8005498 <HAL_UART_MspInit+0x168>)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8005426:	4b1e      	ldr	r3, [pc, #120]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005428:	4a1e      	ldr	r2, [pc, #120]	@ (80054a4 <HAL_UART_MspInit+0x174>)
 800542a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800542c:	4b1c      	ldr	r3, [pc, #112]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 800542e:	2219      	movs	r2, #25
 8005430:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005432:	4b1b      	ldr	r3, [pc, #108]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005434:	2210      	movs	r2, #16
 8005436:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005438:	4b19      	ldr	r3, [pc, #100]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 800543a:	2200      	movs	r2, #0
 800543c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800543e:	4b18      	ldr	r3, [pc, #96]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005440:	2280      	movs	r2, #128	@ 0x80
 8005442:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005444:	4b16      	ldr	r3, [pc, #88]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005446:	2200      	movs	r2, #0
 8005448:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800544a:	4b15      	ldr	r3, [pc, #84]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 800544c:	2200      	movs	r2, #0
 800544e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005450:	4b13      	ldr	r3, [pc, #76]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005452:	2200      	movs	r2, #0
 8005454:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005456:	4b12      	ldr	r3, [pc, #72]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005458:	2200      	movs	r2, #0
 800545a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800545c:	4810      	ldr	r0, [pc, #64]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 800545e:	f005 fc3b 	bl	800acd8 <HAL_DMA_Init>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8005468:	f7ff fdb6 	bl	8004fd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a0c      	ldr	r2, [pc, #48]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005470:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005472:	4a0b      	ldr	r2, [pc, #44]	@ (80054a0 <HAL_UART_MspInit+0x170>)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005478:	2200      	movs	r2, #0
 800547a:	2100      	movs	r1, #0
 800547c:	2025      	movs	r0, #37	@ 0x25
 800547e:	f005 f980 	bl	800a782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005482:	2025      	movs	r0, #37	@ 0x25
 8005484:	f005 f997 	bl	800a7b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8005488:	bf00      	nop
 800548a:	3768      	adds	r7, #104	@ 0x68
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40013800 	.word	0x40013800
 8005494:	40021000 	.word	0x40021000
 8005498:	200012f0 	.word	0x200012f0
 800549c:	40020008 	.word	0x40020008
 80054a0:	20001350 	.word	0x20001350
 80054a4:	4002001c 	.word	0x4002001c

080054a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80054ac:	bf00      	nop
 80054ae:	e7fd      	b.n	80054ac <NMI_Handler+0x4>

080054b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054b4:	bf00      	nop
 80054b6:	e7fd      	b.n	80054b4 <HardFault_Handler+0x4>

080054b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054bc:	bf00      	nop
 80054be:	e7fd      	b.n	80054bc <MemManage_Handler+0x4>

080054c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054c4:	bf00      	nop
 80054c6:	e7fd      	b.n	80054c4 <BusFault_Handler+0x4>

080054c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054cc:	bf00      	nop
 80054ce:	e7fd      	b.n	80054cc <UsageFault_Handler+0x4>

080054d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054d4:	bf00      	nop
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054de:	b480      	push	{r7}
 80054e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054e2:	bf00      	nop
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054fe:	f003 fbf5 	bl	8008cec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005502:	bf00      	nop
 8005504:	bd80      	pop	{r7, pc}
	...

08005508 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800550c:	4802      	ldr	r0, [pc, #8]	@ (8005518 <DMA1_Channel1_IRQHandler+0x10>)
 800550e:	f005 fdc6 	bl	800b09e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005512:	bf00      	nop
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	200012f0 	.word	0x200012f0

0800551c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005520:	4802      	ldr	r0, [pc, #8]	@ (800552c <DMA1_Channel2_IRQHandler+0x10>)
 8005522:	f005 fdbc 	bl	800b09e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005526:	bf00      	nop
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	20001350 	.word	0x20001350

08005530 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005534:	4802      	ldr	r0, [pc, #8]	@ (8005540 <USB_LP_IRQHandler+0x10>)
 8005536:	f007 f8f2 	bl	800c71e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800553a:	bf00      	nop
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	200038a0 	.word	0x200038a0

08005544 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005548:	480c      	ldr	r0, [pc, #48]	@ (800557c <USART1_IRQHandler+0x38>)
 800554a:	f00a fb3f 	bl	800fbcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 800554e:	4b0b      	ldr	r3, [pc, #44]	@ (800557c <USART1_IRQHandler+0x38>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005558:	2b40      	cmp	r3, #64	@ 0x40
 800555a:	d10d      	bne.n	8005578 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 800555c:	4b07      	ldr	r3, [pc, #28]	@ (800557c <USART1_IRQHandler+0x38>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2240      	movs	r2, #64	@ 0x40
 8005562:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005564:	4b05      	ldr	r3, [pc, #20]	@ (800557c <USART1_IRQHandler+0x38>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	4b04      	ldr	r3, [pc, #16]	@ (800557c <USART1_IRQHandler+0x38>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005572:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8005574:	f002 fb0a 	bl	8007b8c <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8005578:	bf00      	nop
 800557a:	bd80      	pop	{r7, pc}
 800557c:	2000125c 	.word	0x2000125c

08005580 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
  return 1;
 8005584:	2301      	movs	r3, #1
}
 8005586:	4618      	mov	r0, r3
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <_kill>:

int _kill(int pid, int sig)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800559a:	f013 ff5b 	bl	8019454 <__errno>
 800559e:	4603      	mov	r3, r0
 80055a0:	2216      	movs	r2, #22
 80055a2:	601a      	str	r2, [r3, #0]
  return -1;
 80055a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3708      	adds	r7, #8
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <_exit>:

void _exit (int status)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80055b8:	f04f 31ff 	mov.w	r1, #4294967295
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7ff ffe7 	bl	8005590 <_kill>
  while (1) {}    /* Make sure we hang here */
 80055c2:	bf00      	nop
 80055c4:	e7fd      	b.n	80055c2 <_exit+0x12>

080055c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b086      	sub	sp, #24
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055d2:	2300      	movs	r3, #0
 80055d4:	617b      	str	r3, [r7, #20]
 80055d6:	e00a      	b.n	80055ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80055d8:	f3af 8000 	nop.w
 80055dc:	4601      	mov	r1, r0
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	1c5a      	adds	r2, r3, #1
 80055e2:	60ba      	str	r2, [r7, #8]
 80055e4:	b2ca      	uxtb	r2, r1
 80055e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	3301      	adds	r3, #1
 80055ec:	617b      	str	r3, [r7, #20]
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	dbf0      	blt.n	80055d8 <_read+0x12>
  }

  return len;
 80055f6:	687b      	ldr	r3, [r7, #4]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]
 8005610:	e009      	b.n	8005626 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	60ba      	str	r2, [r7, #8]
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	4618      	mov	r0, r3
 800561c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	3301      	adds	r3, #1
 8005624:	617b      	str	r3, [r7, #20]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	429a      	cmp	r2, r3
 800562c:	dbf1      	blt.n	8005612 <_write+0x12>
  }
  return len;
 800562e:	687b      	ldr	r3, [r7, #4]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <_close>:

int _close(int file)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005640:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005644:	4618      	mov	r0, r3
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005660:	605a      	str	r2, [r3, #4]
  return 0;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <_isatty>:

int _isatty(int file)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005678:	2301      	movs	r3, #1
}
 800567a:	4618      	mov	r0, r3
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005686:	b480      	push	{r7}
 8005688:	b085      	sub	sp, #20
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056a8:	4a14      	ldr	r2, [pc, #80]	@ (80056fc <_sbrk+0x5c>)
 80056aa:	4b15      	ldr	r3, [pc, #84]	@ (8005700 <_sbrk+0x60>)
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80056b4:	4b13      	ldr	r3, [pc, #76]	@ (8005704 <_sbrk+0x64>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d102      	bne.n	80056c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80056bc:	4b11      	ldr	r3, [pc, #68]	@ (8005704 <_sbrk+0x64>)
 80056be:	4a12      	ldr	r2, [pc, #72]	@ (8005708 <_sbrk+0x68>)
 80056c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056c2:	4b10      	ldr	r3, [pc, #64]	@ (8005704 <_sbrk+0x64>)
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4413      	add	r3, r2
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d207      	bcs.n	80056e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80056d0:	f013 fec0 	bl	8019454 <__errno>
 80056d4:	4603      	mov	r3, r0
 80056d6:	220c      	movs	r2, #12
 80056d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80056da:	f04f 33ff 	mov.w	r3, #4294967295
 80056de:	e009      	b.n	80056f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80056e0:	4b08      	ldr	r3, [pc, #32]	@ (8005704 <_sbrk+0x64>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80056e6:	4b07      	ldr	r3, [pc, #28]	@ (8005704 <_sbrk+0x64>)
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4413      	add	r3, r2
 80056ee:	4a05      	ldr	r2, [pc, #20]	@ (8005704 <_sbrk+0x64>)
 80056f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80056f2:	68fb      	ldr	r3, [r7, #12]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	20008000 	.word	0x20008000
 8005700:	00000400 	.word	0x00000400
 8005704:	200013b0 	.word	0x200013b0
 8005708:	20003ee8 	.word	0x20003ee8

0800570c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005710:	4b06      	ldr	r3, [pc, #24]	@ (800572c <SystemInit+0x20>)
 8005712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005716:	4a05      	ldr	r2, [pc, #20]	@ (800572c <SystemInit+0x20>)
 8005718:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800571c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005720:	bf00      	nop
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	e000ed00 	.word	0xe000ed00

08005730 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7fa fdc1 	bl	80002c0 <strlen>
 800573e:	4603      	mov	r3, r0
 8005740:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8005742:	89fb      	ldrh	r3, [r7, #14]
 8005744:	4619      	mov	r1, r3
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f012 fbac 	bl	8017ea4 <CDC_Transmit_FS>
}
 800574c:	bf00      	nop
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b0a2      	sub	sp, #136	@ 0x88
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 800575c:	f107 0008 	add.w	r0, r7, #8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a06      	ldr	r2, [pc, #24]	@ (800577c <usb_serial_println+0x28>)
 8005764:	2180      	movs	r1, #128	@ 0x80
 8005766:	f013 fd6d 	bl	8019244 <sniprintf>
	usb_serial_print(buffer);
 800576a:	f107 0308 	add.w	r3, r7, #8
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff ffde 	bl	8005730 <usb_serial_print>
}
 8005774:	bf00      	nop
 8005776:	3788      	adds	r7, #136	@ 0x88
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	0801b908 	.word	0x0801b908

08005780 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	4603      	mov	r3, r0
 8005788:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 800578a:	79fb      	ldrb	r3, [r7, #7]
 800578c:	2b03      	cmp	r3, #3
 800578e:	d813      	bhi.n	80057b8 <get_function_code+0x38>
 8005790:	a201      	add	r2, pc, #4	@ (adr r2, 8005798 <get_function_code+0x18>)
 8005792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005796:	bf00      	nop
 8005798:	080057a9 	.word	0x080057a9
 800579c:	080057ad 	.word	0x080057ad
 80057a0:	080057b1 	.word	0x080057b1
 80057a4:	080057b5 	.word	0x080057b5
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e006      	b.n	80057ba <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80057ac:	2302      	movs	r3, #2
 80057ae:	e004      	b.n	80057ba <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e002      	b.n	80057ba <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 80057b4:	2304      	movs	r3, #4
 80057b6:	e000      	b.n	80057ba <get_function_code+0x3a>
		default: return 0x00;
 80057b8:	2300      	movs	r3, #0
	}
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop

080057c8 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	460b      	mov	r3, r1
 80057d2:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 80057d4:	4b36      	ldr	r3, [pc, #216]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	f083 0301 	eor.w	r3, r3, #1
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d15a      	bne.n	8005898 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 80057e2:	887b      	ldrh	r3, [r7, #2]
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d959      	bls.n	800589c <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	785b      	ldrb	r3, [r3, #1]
 80057f2:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 80057f4:	4b2e      	ldr	r3, [pc, #184]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 80057f6:	785b      	ldrb	r3, [r3, #1]
 80057f8:	7bfa      	ldrb	r2, [r7, #15]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d150      	bne.n	80058a0 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 80057fe:	887b      	ldrh	r3, [r7, #2]
 8005800:	3b01      	subs	r3, #1
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4413      	add	r3, r2
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	b21b      	sxth	r3, r3
 800580a:	021b      	lsls	r3, r3, #8
 800580c:	b21a      	sxth	r2, r3
 800580e:	887b      	ldrh	r3, [r7, #2]
 8005810:	3b02      	subs	r3, #2
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	440b      	add	r3, r1
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	b21b      	sxth	r3, r3
 800581a:	4313      	orrs	r3, r2
 800581c:	b21b      	sxth	r3, r3
 800581e:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005820:	887b      	ldrh	r3, [r7, #2]
 8005822:	3b02      	subs	r3, #2
 8005824:	b29b      	uxth	r3, r3
 8005826:	4619      	mov	r1, r3
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fe93 	bl	8006554 <modbus_crc16>
 800582e:	4603      	mov	r3, r0
 8005830:	461a      	mov	r2, r3
 8005832:	89bb      	ldrh	r3, [r7, #12]
 8005834:	4293      	cmp	r3, r2
 8005836:	d135      	bne.n	80058a4 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005838:	4b1d      	ldr	r3, [pc, #116]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 800583a:	789b      	ldrb	r3, [r3, #2]
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff ff9f 	bl	8005780 <get_function_code>
 8005842:	4603      	mov	r3, r0
 8005844:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8005846:	7bba      	ldrb	r2, [r7, #14]
 8005848:	7afb      	ldrb	r3, [r7, #11]
 800584a:	429a      	cmp	r2, r3
 800584c:	d12c      	bne.n	80058a8 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 800584e:	4b18      	ldr	r3, [pc, #96]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d103      	bne.n	800585e <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8005856:	4b16      	ldr	r3, [pc, #88]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 8005858:	2200      	movs	r2, #0
 800585a:	701a      	strb	r2, [r3, #0]
		return;
 800585c:	e025      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 800585e:	887b      	ldrh	r3, [r7, #2]
 8005860:	2b04      	cmp	r3, #4
 8005862:	d915      	bls.n	8005890 <modbus_master_handle_frame+0xc8>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3302      	adds	r3, #2
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d910      	bls.n	8005890 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3303      	adds	r3, #3
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	b21b      	sxth	r3, r3
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	b21a      	sxth	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	3304      	adds	r3, #4
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	b21b      	sxth	r3, r3
 8005882:	4313      	orrs	r3, r2
 8005884:	b21b      	sxth	r3, r3
 8005886:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8005888:	4b09      	ldr	r3, [pc, #36]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	893a      	ldrh	r2, [r7, #8]
 800588e:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8005890:	4b07      	ldr	r3, [pc, #28]	@ (80058b0 <modbus_master_handle_frame+0xe8>)
 8005892:	2200      	movs	r2, #0
 8005894:	701a      	strb	r2, [r3, #0]
 8005896:	e008      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8005898:	bf00      	nop
 800589a:	e006      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 800589c:	bf00      	nop
 800589e:	e004      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80058a0:	bf00      	nop
 80058a2:	e002      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80058a4:	bf00      	nop
 80058a6:	e000      	b.n	80058aa <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 80058a8:	bf00      	nop
}
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	200013b4 	.word	0x200013b4

080058b4 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	603b      	str	r3, [r7, #0]
 80058bc:	4603      	mov	r3, r0
 80058be:	71fb      	strb	r3, [r7, #7]
 80058c0:	460b      	mov	r3, r1
 80058c2:	71bb      	strb	r3, [r7, #6]
 80058c4:	4613      	mov	r3, r2
 80058c6:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 80058c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005940 <modbus_master_request_read+0x8c>)
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <modbus_master_request_read+0x20>
 80058d0:	2300      	movs	r3, #0
 80058d2:	e030      	b.n	8005936 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 80058d4:	79bb      	ldrb	r3, [r7, #6]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff ff52 	bl	8005780 <get_function_code>
 80058dc:	4603      	mov	r3, r0
 80058de:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 80058e0:	79fb      	ldrb	r3, [r7, #7]
 80058e2:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 80058e4:	7dfb      	ldrb	r3, [r7, #23]
 80058e6:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 80058e8:	88bb      	ldrh	r3, [r7, #4]
 80058ea:	0a1b      	lsrs	r3, r3, #8
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 80058f2:	88bb      	ldrh	r3, [r7, #4]
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 80058f8:	2300      	movs	r3, #0
 80058fa:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 80058fc:	2301      	movs	r3, #1
 80058fe:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005900:	f107 030c 	add.w	r3, r7, #12
 8005904:	2108      	movs	r1, #8
 8005906:	4618      	mov	r0, r3
 8005908:	f000 fe62 	bl	80065d0 <modbus_send_response>

	current_request.active = true;
 800590c:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <modbus_master_request_read+0x8c>)
 800590e:	2201      	movs	r2, #1
 8005910:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005912:	4a0b      	ldr	r2, [pc, #44]	@ (8005940 <modbus_master_request_read+0x8c>)
 8005914:	79fb      	ldrb	r3, [r7, #7]
 8005916:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005918:	4a09      	ldr	r2, [pc, #36]	@ (8005940 <modbus_master_request_read+0x8c>)
 800591a:	79bb      	ldrb	r3, [r7, #6]
 800591c:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800591e:	4a08      	ldr	r2, [pc, #32]	@ (8005940 <modbus_master_request_read+0x8c>)
 8005920:	88bb      	ldrh	r3, [r7, #4]
 8005922:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005924:	4a06      	ldr	r2, [pc, #24]	@ (8005940 <modbus_master_request_read+0x8c>)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 800592a:	f000 fea7 	bl	800667c <get_ms>
 800592e:	4603      	mov	r3, r0
 8005930:	4a03      	ldr	r2, [pc, #12]	@ (8005940 <modbus_master_request_read+0x8c>)
 8005932:	6093      	str	r3, [r2, #8]

	return true;
 8005934:	2301      	movs	r3, #1
}
 8005936:	4618      	mov	r0, r3
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	200013b4 	.word	0x200013b4

08005944 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 800594a:	f000 fe97 	bl	800667c <get_ms>
 800594e:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8005950:	4b08      	ldr	r3, [pc, #32]	@ (8005974 <modbus_master_poll_timeout+0x30>)
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d008      	beq.n	800596a <modbus_master_poll_timeout+0x26>
 8005958:	4b06      	ldr	r3, [pc, #24]	@ (8005974 <modbus_master_poll_timeout+0x30>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2bc8      	cmp	r3, #200	@ 0xc8
 8005962:	d902      	bls.n	800596a <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8005964:	4b03      	ldr	r3, [pc, #12]	@ (8005974 <modbus_master_poll_timeout+0x30>)
 8005966:	2200      	movs	r2, #0
 8005968:	701a      	strb	r2, [r3, #0]
	}
}
 800596a:	bf00      	nop
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	200013b4 	.word	0x200013b4

08005978 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
	return current_request.active;
 800597c:	4b03      	ldr	r3, [pc, #12]	@ (800598c <modbus_master_is_busy+0x14>)
 800597e:	781b      	ldrb	r3, [r3, #0]
}
 8005980:	4618      	mov	r0, r3
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	200013b4 	.word	0x200013b4

08005990 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	4603      	mov	r3, r0
 8005998:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800599a:	4a04      	ldr	r2, [pc, #16]	@ (80059ac <modbus_Setup+0x1c>)
 800599c:	79fb      	ldrb	r3, [r7, #7]
 800599e:	7013      	strb	r3, [r2, #0]
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	200013c4 	.word	0x200013c4

080059b0 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b0e0      	sub	sp, #384	@ 0x180
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059be:	6018      	str	r0, [r3, #0]
 80059c0:	460a      	mov	r2, r1
 80059c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059c6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80059ca:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80059cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059d0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80059d4:	881b      	ldrh	r3, [r3, #0]
 80059d6:	2b05      	cmp	r3, #5
 80059d8:	f240 85a5 	bls.w	8006526 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 80059dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80059ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	785b      	ldrb	r3, [r3, #1]
 80059f8:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80059fc:	4bcb      	ldr	r3, [pc, #812]	@ (8005d2c <modbus_slave_handle_frame+0x37c>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005a04:	429a      	cmp	r2, r3
 8005a06:	f040 8590 	bne.w	800652a <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8005a0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a0e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005a12:	881b      	ldrh	r3, [r3, #0]
 8005a14:	3b01      	subs	r3, #1
 8005a16:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005a1a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005a1e:	6812      	ldr	r2, [r2, #0]
 8005a20:	4413      	add	r3, r2
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	b21b      	sxth	r3, r3
 8005a26:	021b      	lsls	r3, r3, #8
 8005a28:	b21a      	sxth	r2, r3
 8005a2a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a2e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005a32:	881b      	ldrh	r3, [r3, #0]
 8005a34:	3b02      	subs	r3, #2
 8005a36:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005a3a:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005a3e:	6809      	ldr	r1, [r1, #0]
 8005a40:	440b      	add	r3, r1
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	b21b      	sxth	r3, r3
 8005a46:	4313      	orrs	r3, r2
 8005a48:	b21b      	sxth	r3, r3
 8005a4a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8005a4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a52:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	3b02      	subs	r3, #2
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a64:	4611      	mov	r1, r2
 8005a66:	6818      	ldr	r0, [r3, #0]
 8005a68:	f000 fd74 	bl	8006554 <modbus_crc16>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8005a72:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8005a76:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	f040 8557 	bne.w	800652e <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8005a80:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8005a84:	3b01      	subs	r3, #1
 8005a86:	2b0f      	cmp	r3, #15
 8005a88:	f200 853f 	bhi.w	800650a <modbus_slave_handle_frame+0xb5a>
 8005a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a94 <modbus_slave_handle_frame+0xe4>)
 8005a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a92:	bf00      	nop
 8005a94:	08005ad5 	.word	0x08005ad5
 8005a98:	08005c7d 	.word	0x08005c7d
 8005a9c:	08005e31 	.word	0x08005e31
 8005aa0:	08005f9b 	.word	0x08005f9b
 8005aa4:	08006111 	.word	0x08006111
 8005aa8:	080061bd 	.word	0x080061bd
 8005aac:	0800650b 	.word	0x0800650b
 8005ab0:	0800650b 	.word	0x0800650b
 8005ab4:	0800650b 	.word	0x0800650b
 8005ab8:	0800650b 	.word	0x0800650b
 8005abc:	0800650b 	.word	0x0800650b
 8005ac0:	0800650b 	.word	0x0800650b
 8005ac4:	0800650b 	.word	0x0800650b
 8005ac8:	0800650b 	.word	0x0800650b
 8005acc:	08006255 	.word	0x08006255
 8005ad0:	080063c9 	.word	0x080063c9
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ad4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ad8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3302      	adds	r3, #2
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	b21b      	sxth	r3, r3
 8005ae4:	021b      	lsls	r3, r3, #8
 8005ae6:	b21a      	sxth	r2, r3
 8005ae8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005aec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3303      	adds	r3, #3
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	b21b      	sxth	r3, r3
 8005af8:	4313      	orrs	r3, r2
 8005afa:	b21b      	sxth	r3, r3
 8005afc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005b00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3304      	adds	r3, #4
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	b21b      	sxth	r3, r3
 8005b10:	021b      	lsls	r3, r3, #8
 8005b12:	b21a      	sxth	r2, r3
 8005b14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	3305      	adds	r3, #5
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	b21b      	sxth	r3, r3
 8005b24:	4313      	orrs	r3, r2
 8005b26:	b21b      	sxth	r3, r3
 8005b28:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005b2c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <modbus_slave_handle_frame+0x18c>
 8005b34:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005b38:	2b20      	cmp	r3, #32
 8005b3a:	d909      	bls.n	8005b50 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b3c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005b40:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005b44:	2203      	movs	r2, #3
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fd6c 	bl	8006624 <modbus_send_exception>
				return;
 8005b4c:	f000 bcf0 	b.w	8006530 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8005b50:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8005b54:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005b58:	4413      	add	r3, r2
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005b62:	4b73      	ldr	r3, [pc, #460]	@ (8005d30 <modbus_slave_handle_frame+0x380>)
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d309      	bcc.n	8005b82 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005b6e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005b72:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005b76:	2202      	movs	r2, #2
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 fd53 	bl	8006624 <modbus_send_exception>
				return;
 8005b7e:	f000 bcd7 	b.w	8006530 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005b82:	4b6a      	ldr	r3, [pc, #424]	@ (8005d2c <modbus_slave_handle_frame+0x37c>)
 8005b84:	781a      	ldrb	r2, [r3, #0]
 8005b86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b8e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005b90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b94:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b98:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005b9c:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8005b9e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005ba2:	3307      	adds	r3, #7
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	da00      	bge.n	8005baa <modbus_slave_handle_frame+0x1fa>
 8005ba8:	3307      	adds	r3, #7
 8005baa:	10db      	asrs	r3, r3, #3
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bb2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005bb6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005bb8:	2303      	movs	r3, #3
 8005bba:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005bd0:	e044      	b.n	8005c5c <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8005bd2:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fd f8e0 	bl	8002d9c <io_coil_read>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8005be2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d10b      	bne.n	8005c02 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005bea:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005bee:	2201      	movs	r2, #1
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	b25a      	sxtb	r2, r3
 8005bf6:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	b25b      	sxtb	r3, r3
 8005bfe:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005c02:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005c06:	3301      	adds	r3, #1
 8005c08:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005c0c:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d006      	beq.n	8005c22 <modbus_slave_handle_frame+0x272>
 8005c14:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d112      	bne.n	8005c48 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005c22:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c36:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005c3a:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005c48:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8005c52:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005c56:	3301      	adds	r3, #1
 8005c58:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005c5c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005c60:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005c64:	429a      	cmp	r2, r3
 8005c66:	dbb4      	blt.n	8005bd2 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8005c68:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8005c6c:	f107 030c 	add.w	r3, r7, #12
 8005c70:	4611      	mov	r1, r2
 8005c72:	4618      	mov	r0, r3
 8005c74:	f000 fcac 	bl	80065d0 <modbus_send_response>
 8005c78:	f000 bc5a 	b.w	8006530 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005c7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3302      	adds	r3, #2
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	b21b      	sxth	r3, r3
 8005c8c:	021b      	lsls	r3, r3, #8
 8005c8e:	b21a      	sxth	r2, r3
 8005c90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	3303      	adds	r3, #3
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	b21b      	sxth	r3, r3
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	b21b      	sxth	r3, r3
 8005ca4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8005ca8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	b21b      	sxth	r3, r3
 8005cb8:	021b      	lsls	r3, r3, #8
 8005cba:	b21a      	sxth	r2, r3
 8005cbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cc0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3305      	adds	r3, #5
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	b21b      	sxth	r3, r3
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	b21b      	sxth	r3, r3
 8005cd0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005cd4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d003      	beq.n	8005ce4 <modbus_slave_handle_frame+0x334>
 8005cdc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005ce0:	2b04      	cmp	r3, #4
 8005ce2:	d909      	bls.n	8005cf8 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005ce4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ce8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005cec:	2203      	movs	r2, #3
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fc98 	bl	8006624 <modbus_send_exception>
				return;
 8005cf4:	f000 bc1c 	b.w	8006530 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005cf8:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005cfc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d00:	4413      	add	r3, r2
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d34 <modbus_slave_handle_frame+0x384>)
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d310      	bcc.n	8005d38 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005d16:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005d1a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005d1e:	2202      	movs	r2, #2
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 fc7f 	bl	8006624 <modbus_send_exception>
				return;
 8005d26:	f000 bc03 	b.w	8006530 <modbus_slave_handle_frame+0xb80>
 8005d2a:	bf00      	nop
 8005d2c:	200013c4 	.word	0x200013c4
 8005d30:	20000c30 	.word	0x20000c30
 8005d34:	20000c54 	.word	0x20000c54
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005d38:	4bc3      	ldr	r3, [pc, #780]	@ (8006048 <modbus_slave_handle_frame+0x698>)
 8005d3a:	781a      	ldrb	r2, [r3, #0]
 8005d3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d40:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d44:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005d46:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d4a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d4e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005d52:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005d54:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d58:	3307      	adds	r3, #7
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	da00      	bge.n	8005d60 <modbus_slave_handle_frame+0x3b0>
 8005d5e:	3307      	adds	r3, #7
 8005d60:	10db      	asrs	r3, r3, #3
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d68:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d6c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005d6e:	2303      	movs	r3, #3
 8005d70:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005d74:	2300      	movs	r3, #0
 8005d76:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005d80:	2300      	movs	r3, #0
 8005d82:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005d86:	e044      	b.n	8005e12 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005d88:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7fd f8c5 	bl	8002f1c <io_discrete_in_read>
 8005d92:	4603      	mov	r3, r0
 8005d94:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005d98:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10b      	bne.n	8005db8 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005da0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005da4:	2201      	movs	r2, #1
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	b25a      	sxtb	r2, r3
 8005dac:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005db0:	4313      	orrs	r3, r2
 8005db2:	b25b      	sxtb	r3, r3
 8005db4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005db8:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005dc2:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005dc6:	2b08      	cmp	r3, #8
 8005dc8:	d006      	beq.n	8005dd8 <modbus_slave_handle_frame+0x428>
 8005dca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d112      	bne.n	8005dfe <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005dd8:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005de2:	4619      	mov	r1, r3
 8005de4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005de8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005dec:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005df0:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005df2:	2300      	movs	r3, #0
 8005df4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005dfe:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005e02:	3301      	adds	r3, #1
 8005e04:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005e08:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005e12:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005e16:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	dbb4      	blt.n	8005d88 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005e1e:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005e22:	f107 030c 	add.w	r3, r7, #12
 8005e26:	4611      	mov	r1, r2
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fbd1 	bl	80065d0 <modbus_send_response>
 8005e2e:	e37f      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005e30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3302      	adds	r3, #2
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	b21b      	sxth	r3, r3
 8005e40:	021b      	lsls	r3, r3, #8
 8005e42:	b21a      	sxth	r2, r3
 8005e44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	3303      	adds	r3, #3
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	b21b      	sxth	r3, r3
 8005e54:	4313      	orrs	r3, r2
 8005e56:	b21b      	sxth	r3, r3
 8005e58:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005e5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3304      	adds	r3, #4
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	b21b      	sxth	r3, r3
 8005e6c:	021b      	lsls	r3, r3, #8
 8005e6e:	b21a      	sxth	r2, r3
 8005e70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3305      	adds	r3, #5
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	b21b      	sxth	r3, r3
 8005e80:	4313      	orrs	r3, r2
 8005e82:	b21b      	sxth	r3, r3
 8005e84:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005e88:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d005      	beq.n	8005e9c <modbus_slave_handle_frame+0x4ec>
 8005e90:	4b6e      	ldr	r3, [pc, #440]	@ (800604c <modbus_slave_handle_frame+0x69c>)
 8005e92:	881b      	ldrh	r3, [r3, #0]
 8005e94:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d908      	bls.n	8005eae <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e9c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ea0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ea4:	2203      	movs	r2, #3
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fbbc 	bl	8006624 <modbus_send_exception>
				return;
 8005eac:	e340      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005eae:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005eb2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005eb6:	4413      	add	r3, r2
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005ec0:	4b62      	ldr	r3, [pc, #392]	@ (800604c <modbus_slave_handle_frame+0x69c>)
 8005ec2:	881b      	ldrh	r3, [r3, #0]
 8005ec4:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d308      	bcc.n	8005ede <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ecc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ed0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fba4 	bl	8006624 <modbus_send_exception>
				return;
 8005edc:	e328      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005ede:	4b5a      	ldr	r3, [pc, #360]	@ (8006048 <modbus_slave_handle_frame+0x698>)
 8005ee0:	781a      	ldrb	r2, [r3, #0]
 8005ee2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ee6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005eea:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005eec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ef0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ef4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005ef8:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005efa:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f08:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005f0c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005f0e:	2303      	movs	r3, #3
 8005f10:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005f14:	2300      	movs	r3, #0
 8005f16:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005f1a:	e02f      	b.n	8005f7c <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005f1c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fd fa43 	bl	80033ac <io_holding_reg_read>
 8005f26:	4603      	mov	r3, r0
 8005f28:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005f2c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005f30:	0a1b      	lsrs	r3, r3, #8
 8005f32:	b299      	uxth	r1, r3
 8005f34:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005f3e:	461a      	mov	r2, r3
 8005f40:	b2c9      	uxtb	r1, r1
 8005f42:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f46:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005f4a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005f4c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005f56:	461a      	mov	r2, r3
 8005f58:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005f5c:	b2d9      	uxtb	r1, r3
 8005f5e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f62:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005f66:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005f68:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005f72:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005f76:	3301      	adds	r3, #1
 8005f78:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005f7c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005f80:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005f84:	429a      	cmp	r2, r3
 8005f86:	dbc9      	blt.n	8005f1c <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005f88:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005f8c:	f107 030c 	add.w	r3, r7, #12
 8005f90:	4611      	mov	r1, r2
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 fb1c 	bl	80065d0 <modbus_send_response>
 8005f98:	e2ca      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005f9a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f9e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3302      	adds	r3, #2
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	b21b      	sxth	r3, r3
 8005faa:	021b      	lsls	r3, r3, #8
 8005fac:	b21a      	sxth	r2, r3
 8005fae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fb2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	3303      	adds	r3, #3
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	b21b      	sxth	r3, r3
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	b21b      	sxth	r3, r3
 8005fc2:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005fc6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	b21b      	sxth	r3, r3
 8005fd6:	021b      	lsls	r3, r3, #8
 8005fd8:	b21a      	sxth	r2, r3
 8005fda:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fde:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3305      	adds	r3, #5
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	b21b      	sxth	r3, r3
 8005fea:	4313      	orrs	r3, r2
 8005fec:	b21b      	sxth	r3, r3
 8005fee:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005ff2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d005      	beq.n	8006006 <modbus_slave_handle_frame+0x656>
 8005ffa:	4b15      	ldr	r3, [pc, #84]	@ (8006050 <modbus_slave_handle_frame+0x6a0>)
 8005ffc:	881b      	ldrh	r3, [r3, #0]
 8005ffe:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8006002:	429a      	cmp	r2, r3
 8006004:	d908      	bls.n	8006018 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006006:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800600a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800600e:	2203      	movs	r2, #3
 8006010:	4618      	mov	r0, r3
 8006012:	f000 fb07 	bl	8006624 <modbus_send_exception>
				return;
 8006016:	e28b      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8006018:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 800601c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8006020:	4413      	add	r3, r2
 8006022:	b29b      	uxth	r3, r3
 8006024:	3b01      	subs	r3, #1
 8006026:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800602a:	4b09      	ldr	r3, [pc, #36]	@ (8006050 <modbus_slave_handle_frame+0x6a0>)
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8006032:	429a      	cmp	r2, r3
 8006034:	d30e      	bcc.n	8006054 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006036:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800603a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800603e:	2202      	movs	r2, #2
 8006040:	4618      	mov	r0, r3
 8006042:	f000 faef 	bl	8006624 <modbus_send_exception>
				return;
 8006046:	e273      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
 8006048:	200013c4 	.word	0x200013c4
 800604c:	20000de0 	.word	0x20000de0
 8006050:	20000f64 	.word	0x20000f64
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8006054:	4bb2      	ldr	r3, [pc, #712]	@ (8006320 <modbus_slave_handle_frame+0x970>)
 8006056:	781a      	ldrb	r2, [r3, #0]
 8006058:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800605c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006060:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8006062:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006066:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800606a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800606e:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8006070:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8006074:	b2db      	uxtb	r3, r3
 8006076:	005b      	lsls	r3, r3, #1
 8006078:	b2da      	uxtb	r2, r3
 800607a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800607e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006082:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8006084:	2303      	movs	r3, #3
 8006086:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800608a:	2300      	movs	r3, #0
 800608c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006090:	e02f      	b.n	80060f2 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8006092:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8006096:	4618      	mov	r0, r3
 8006098:	f7fd fc96 	bl	80039c8 <io_input_reg_read>
 800609c:	4603      	mov	r3, r0
 800609e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80060a2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80060a6:	0a1b      	lsrs	r3, r3, #8
 80060a8:	b299      	uxth	r1, r3
 80060aa:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80060b4:	461a      	mov	r2, r3
 80060b6:	b2c9      	uxtb	r1, r1
 80060b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80060c0:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80060c2:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80060cc:	461a      	mov	r2, r3
 80060ce:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80060d2:	b2d9      	uxtb	r1, r3
 80060d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80060dc:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80060de:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80060e2:	3301      	adds	r3, #1
 80060e4:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80060e8:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80060ec:	3301      	adds	r3, #1
 80060ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80060f2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80060f6:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80060fa:	429a      	cmp	r2, r3
 80060fc:	dbc9      	blt.n	8006092 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 80060fe:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8006102:	f107 030c 	add.w	r3, r7, #12
 8006106:	4611      	mov	r1, r2
 8006108:	4618      	mov	r0, r3
 800610a:	f000 fa61 	bl	80065d0 <modbus_send_response>
 800610e:	e20f      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8006110:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006114:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3302      	adds	r3, #2
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	b21b      	sxth	r3, r3
 8006120:	021b      	lsls	r3, r3, #8
 8006122:	b21a      	sxth	r2, r3
 8006124:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006128:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3303      	adds	r3, #3
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	b21b      	sxth	r3, r3
 8006134:	4313      	orrs	r3, r2
 8006136:	b21b      	sxth	r3, r3
 8006138:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800613c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006140:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3304      	adds	r3, #4
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	b21b      	sxth	r3, r3
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	b21a      	sxth	r2, r3
 8006150:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006154:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3305      	adds	r3, #5
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	b21b      	sxth	r3, r3
 8006160:	4313      	orrs	r3, r2
 8006162:	b21b      	sxth	r3, r3
 8006164:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8006168:	4b6e      	ldr	r3, [pc, #440]	@ (8006324 <modbus_slave_handle_frame+0x974>)
 800616a:	881b      	ldrh	r3, [r3, #0]
 800616c:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8006170:	429a      	cmp	r2, r3
 8006172:	d308      	bcc.n	8006186 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006174:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006178:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800617c:	2202      	movs	r2, #2
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fa50 	bl	8006624 <modbus_send_exception>
				return;
 8006184:	e1d4      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8006186:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800618a:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800618e:	bf0c      	ite	eq
 8006190:	2301      	moveq	r3, #1
 8006192:	2300      	movne	r3, #0
 8006194:	b2db      	uxtb	r3, r3
 8006196:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800619a:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 800619e:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80061a2:	4611      	mov	r1, r2
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7fc fe19 	bl	8002ddc <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80061aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061ae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061b2:	2106      	movs	r1, #6
 80061b4:	6818      	ldr	r0, [r3, #0]
 80061b6:	f000 fa0b 	bl	80065d0 <modbus_send_response>
			break;
 80061ba:	e1b9      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80061bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3302      	adds	r3, #2
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	b21b      	sxth	r3, r3
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	b21a      	sxth	r2, r3
 80061d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3303      	adds	r3, #3
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b21b      	sxth	r3, r3
 80061e0:	4313      	orrs	r3, r2
 80061e2:	b21b      	sxth	r3, r3
 80061e4:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80061e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3304      	adds	r3, #4
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	b21b      	sxth	r3, r3
 80061f8:	021b      	lsls	r3, r3, #8
 80061fa:	b21a      	sxth	r2, r3
 80061fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006200:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3305      	adds	r3, #5
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	b21b      	sxth	r3, r3
 800620c:	4313      	orrs	r3, r2
 800620e:	b21b      	sxth	r3, r3
 8006210:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8006214:	4b44      	ldr	r3, [pc, #272]	@ (8006328 <modbus_slave_handle_frame+0x978>)
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 800621c:	429a      	cmp	r2, r3
 800621e:	d308      	bcc.n	8006232 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006220:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006224:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006228:	2202      	movs	r2, #2
 800622a:	4618      	mov	r0, r3
 800622c:	f000 f9fa 	bl	8006624 <modbus_send_exception>
				return;
 8006230:	e17e      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006232:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8006236:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800623a:	4611      	mov	r1, r2
 800623c:	4618      	mov	r0, r3
 800623e:	f7fd f8d5 	bl	80033ec <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006242:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006246:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800624a:	2106      	movs	r1, #6
 800624c:	6818      	ldr	r0, [r3, #0]
 800624e:	f000 f9bf 	bl	80065d0 <modbus_send_response>
			break;
 8006252:	e16d      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006254:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006258:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3302      	adds	r3, #2
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	b21b      	sxth	r3, r3
 8006264:	021b      	lsls	r3, r3, #8
 8006266:	b21a      	sxth	r2, r3
 8006268:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800626c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	3303      	adds	r3, #3
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	b21b      	sxth	r3, r3
 8006278:	4313      	orrs	r3, r2
 800627a:	b21b      	sxth	r3, r3
 800627c:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8006280:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006284:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3304      	adds	r3, #4
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	b21b      	sxth	r3, r3
 8006290:	021b      	lsls	r3, r3, #8
 8006292:	b21a      	sxth	r2, r3
 8006294:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006298:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3305      	adds	r3, #5
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	b21b      	sxth	r3, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b21b      	sxth	r3, r3
 80062a8:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80062ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	799b      	ldrb	r3, [r3, #6]
 80062b8:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80062bc:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80062c0:	3307      	adds	r3, #7
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	da00      	bge.n	80062c8 <modbus_slave_handle_frame+0x918>
 80062c6:	3307      	adds	r3, #7
 80062c8:	10db      	asrs	r3, r3, #3
 80062ca:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80062ce:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80062d2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80062d6:	4413      	add	r3, r2
 80062d8:	4a12      	ldr	r2, [pc, #72]	@ (8006324 <modbus_slave_handle_frame+0x974>)
 80062da:	8812      	ldrh	r2, [r2, #0]
 80062dc:	4293      	cmp	r3, r2
 80062de:	dd08      	ble.n	80062f2 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80062e0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80062e4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80062e8:	2202      	movs	r2, #2
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 f99a 	bl	8006624 <modbus_send_exception>
				return;
 80062f0:	e11e      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80062f2:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d008      	beq.n	8006312 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006300:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006304:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006308:	2203      	movs	r2, #3
 800630a:	4618      	mov	r0, r3
 800630c:	f000 f98a 	bl	8006624 <modbus_send_exception>
				return;
 8006310:	e10e      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8006312:	2307      	movs	r3, #7
 8006314:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8006318:	2300      	movs	r3, #0
 800631a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800631e:	e044      	b.n	80063aa <modbus_slave_handle_frame+0x9fa>
 8006320:	200013c4 	.word	0x200013c4
 8006324:	20000c30 	.word	0x20000c30
 8006328:	20000de0 	.word	0x20000de0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 800632c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006330:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006334:	4413      	add	r3, r2
 8006336:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 800633a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800633e:	08db      	lsrs	r3, r3, #3
 8006340:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8006344:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006348:	f003 0307 	and.w	r3, r3, #7
 800634c:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8006350:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8006354:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8006358:	4413      	add	r3, r2
 800635a:	461a      	mov	r2, r3
 800635c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006360:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4413      	add	r3, r2
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	461a      	mov	r2, r3
 800636c:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8006370:	fa42 f303 	asr.w	r3, r2, r3
 8006374:	b2db      	uxtb	r3, r3
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 800637e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006382:	2b00      	cmp	r3, #0
 8006384:	bf14      	ite	ne
 8006386:	2301      	movne	r3, #1
 8006388:	2300      	moveq	r3, #0
 800638a:	b2db      	uxtb	r3, r3
 800638c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8006390:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8006394:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006398:	4611      	mov	r1, r2
 800639a:	4618      	mov	r0, r3
 800639c:	f7fc fd1e 	bl	8002ddc <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80063a0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80063a4:	3301      	adds	r3, #1
 80063a6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80063aa:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80063ae:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d3ba      	bcc.n	800632c <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80063b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80063ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80063be:	2106      	movs	r1, #6
 80063c0:	6818      	ldr	r0, [r3, #0]
 80063c2:	f000 f905 	bl	80065d0 <modbus_send_response>
			break;
 80063c6:	e0b3      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80063c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80063cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3302      	adds	r3, #2
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	b21b      	sxth	r3, r3
 80063d8:	021b      	lsls	r3, r3, #8
 80063da:	b21a      	sxth	r2, r3
 80063dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80063e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3303      	adds	r3, #3
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	b21b      	sxth	r3, r3
 80063ec:	4313      	orrs	r3, r2
 80063ee:	b21b      	sxth	r3, r3
 80063f0:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80063f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80063f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	3304      	adds	r3, #4
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	b21b      	sxth	r3, r3
 8006404:	021b      	lsls	r3, r3, #8
 8006406:	b21a      	sxth	r2, r3
 8006408:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800640c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3305      	adds	r3, #5
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	b21b      	sxth	r3, r3
 8006418:	4313      	orrs	r3, r2
 800641a:	b21b      	sxth	r3, r3
 800641c:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8006420:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006424:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	799b      	ldrb	r3, [r3, #6]
 800642c:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8006430:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8006434:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006438:	4413      	add	r3, r2
 800643a:	4a3f      	ldr	r2, [pc, #252]	@ (8006538 <modbus_slave_handle_frame+0xb88>)
 800643c:	8812      	ldrh	r2, [r2, #0]
 800643e:	4293      	cmp	r3, r2
 8006440:	dd08      	ble.n	8006454 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006442:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006446:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800644a:	2202      	movs	r2, #2
 800644c:	4618      	mov	r0, r3
 800644e:	f000 f8e9 	bl	8006624 <modbus_send_exception>
				return;
 8006452:	e06d      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8006454:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8006458:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	429a      	cmp	r2, r3
 8006460:	d008      	beq.n	8006474 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006462:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006466:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800646a:	2203      	movs	r2, #3
 800646c:	4618      	mov	r0, r3
 800646e:	f000 f8d9 	bl	8006624 <modbus_send_exception>
				return;
 8006472:	e05d      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8006474:	2307      	movs	r3, #7
 8006476:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800647a:	2300      	movs	r3, #0
 800647c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006480:	e034      	b.n	80064ec <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8006482:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006486:	b29a      	uxth	r2, r3
 8006488:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 800648c:	4413      	add	r3, r2
 800648e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8006492:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006496:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800649a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800649e:	6812      	ldr	r2, [r2, #0]
 80064a0:	4413      	add	r3, r2
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	b21b      	sxth	r3, r3
 80064a6:	021b      	lsls	r3, r3, #8
 80064a8:	b21a      	sxth	r2, r3
 80064aa:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80064ae:	3301      	adds	r3, #1
 80064b0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80064b4:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80064b8:	6809      	ldr	r1, [r1, #0]
 80064ba:	440b      	add	r3, r1
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	b21b      	sxth	r3, r3
 80064c0:	4313      	orrs	r3, r2
 80064c2:	b21b      	sxth	r3, r3
 80064c4:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80064c8:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80064cc:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80064d0:	4611      	mov	r1, r2
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7fc ff8a 	bl	80033ec <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80064d8:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80064dc:	3302      	adds	r3, #2
 80064de:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80064e2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80064e6:	3301      	adds	r3, #1
 80064e8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80064ec:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80064f0:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80064f4:	429a      	cmp	r2, r3
 80064f6:	dbc4      	blt.n	8006482 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80064f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80064fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006500:	2106      	movs	r1, #6
 8006502:	6818      	ldr	r0, [r3, #0]
 8006504:	f000 f864 	bl	80065d0 <modbus_send_response>
			break;
 8006508:	e012      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 800650a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800650e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006512:	881a      	ldrh	r2, [r3, #0]
 8006514:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006518:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800651c:	4611      	mov	r1, r2
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	f000 f8b4 	bl	800668c <modbus_vendor_handle_frame>
			break;
 8006524:	e004      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8006526:	bf00      	nop
 8006528:	e002      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 800652a:	bf00      	nop
 800652c:	e000      	b.n	8006530 <modbus_slave_handle_frame+0xb80>
		return;
 800652e:	bf00      	nop
		}
	}
}
 8006530:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	20000de0 	.word	0x20000de0

0800653c <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
	return slave_address;
 8006540:	4b03      	ldr	r3, [pc, #12]	@ (8006550 <modbusGetSlaveAddress+0x14>)
 8006542:	781b      	ldrb	r3, [r3, #0]
}
 8006544:	4618      	mov	r0, r3
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	200013c4 	.word	0x200013c4

08006554 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	460b      	mov	r3, r1
 800655e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8006560:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006564:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8006566:	2300      	movs	r3, #0
 8006568:	81bb      	strh	r3, [r7, #12]
 800656a:	e026      	b.n	80065ba <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 800656c:	89bb      	ldrh	r3, [r7, #12]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	4413      	add	r3, r2
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	461a      	mov	r2, r3
 8006576:	89fb      	ldrh	r3, [r7, #14]
 8006578:	4053      	eors	r3, r2
 800657a:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 800657c:	2300      	movs	r3, #0
 800657e:	72fb      	strb	r3, [r7, #11]
 8006580:	e015      	b.n	80065ae <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8006582:	89fb      	ldrh	r3, [r7, #14]
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00a      	beq.n	80065a2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 800658c:	89fb      	ldrh	r3, [r7, #14]
 800658e:	085b      	lsrs	r3, r3, #1
 8006590:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8006592:	89fb      	ldrh	r3, [r7, #14]
 8006594:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8006598:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800659c:	43db      	mvns	r3, r3
 800659e:	81fb      	strh	r3, [r7, #14]
 80065a0:	e002      	b.n	80065a8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80065a2:	89fb      	ldrh	r3, [r7, #14]
 80065a4:	085b      	lsrs	r3, r3, #1
 80065a6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80065a8:	7afb      	ldrb	r3, [r7, #11]
 80065aa:	3301      	adds	r3, #1
 80065ac:	72fb      	strb	r3, [r7, #11]
 80065ae:	7afb      	ldrb	r3, [r7, #11]
 80065b0:	2b07      	cmp	r3, #7
 80065b2:	d9e6      	bls.n	8006582 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80065b4:	89bb      	ldrh	r3, [r7, #12]
 80065b6:	3301      	adds	r3, #1
 80065b8:	81bb      	strh	r3, [r7, #12]
 80065ba:	89ba      	ldrh	r2, [r7, #12]
 80065bc:	887b      	ldrh	r3, [r7, #2]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d3d4      	bcc.n	800656c <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80065c2:	89fb      	ldrh	r3, [r7, #14]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	460b      	mov	r3, r1
 80065da:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80065dc:	887b      	ldrh	r3, [r7, #2]
 80065de:	4619      	mov	r1, r3
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7ff ffb7 	bl	8006554 <modbus_crc16>
 80065e6:	4603      	mov	r3, r0
 80065e8:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80065ea:	887b      	ldrh	r3, [r7, #2]
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	807a      	strh	r2, [r7, #2]
 80065f0:	461a      	mov	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4413      	add	r3, r2
 80065f6:	89fa      	ldrh	r2, [r7, #14]
 80065f8:	b2d2      	uxtb	r2, r2
 80065fa:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80065fc:	89fb      	ldrh	r3, [r7, #14]
 80065fe:	0a1b      	lsrs	r3, r3, #8
 8006600:	b29a      	uxth	r2, r3
 8006602:	887b      	ldrh	r3, [r7, #2]
 8006604:	1c59      	adds	r1, r3, #1
 8006606:	8079      	strh	r1, [r7, #2]
 8006608:	4619      	mov	r1, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	440b      	add	r3, r1
 800660e:	b2d2      	uxtb	r2, r2
 8006610:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8006612:	887b      	ldrh	r3, [r7, #2]
 8006614:	4619      	mov	r1, r3
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f001 fa02 	bl	8007a20 <RS485_Transmit>
}
 800661c:	bf00      	nop
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	4603      	mov	r3, r0
 800662c:	71fb      	strb	r3, [r7, #7]
 800662e:	460b      	mov	r3, r1
 8006630:	71bb      	strb	r3, [r7, #6]
 8006632:	4613      	mov	r3, r2
 8006634:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 800663a:	79bb      	ldrb	r3, [r7, #6]
 800663c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006640:	b2db      	uxtb	r3, r3
 8006642:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8006644:	797b      	ldrb	r3, [r7, #5]
 8006646:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8006648:	f107 0308 	add.w	r3, r7, #8
 800664c:	2103      	movs	r1, #3
 800664e:	4618      	mov	r0, r3
 8006650:	f7ff ff80 	bl	8006554 <modbus_crc16>
 8006654:	4603      	mov	r3, r0
 8006656:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8006658:	89fb      	ldrh	r3, [r7, #14]
 800665a:	b2db      	uxtb	r3, r3
 800665c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800665e:	89fb      	ldrh	r3, [r7, #14]
 8006660:	0a1b      	lsrs	r3, r3, #8
 8006662:	b29b      	uxth	r3, r3
 8006664:	b2db      	uxtb	r3, r3
 8006666:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8006668:	f107 0308 	add.w	r3, r7, #8
 800666c:	2105      	movs	r1, #5
 800666e:	4618      	mov	r0, r3
 8006670:	f001 f9d6 	bl	8007a20 <RS485_Transmit>
}
 8006674:	bf00      	nop
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <get_ms>:



uint32_t get_ms(void) {
 800667c:	b580      	push	{r7, lr}
 800667e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8006680:	f002 fb46 	bl	8008d10 <HAL_GetTick>
 8006684:	4603      	mov	r3, r0
}
 8006686:	4618      	mov	r0, r3
 8006688:	bd80      	pop	{r7, pc}
	...

0800668c <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 800668c:	b580      	push	{r7, lr}
 800668e:	b0f8      	sub	sp, #480	@ 0x1e0
 8006690:	af02      	add	r7, sp, #8
 8006692:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006696:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800669a:	6018      	str	r0, [r3, #0]
 800669c:	460a      	mov	r2, r1
 800669e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066a2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80066a6:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80066a8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066ac:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	785b      	ldrb	r3, [r3, #1]
 80066b4:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 80066b8:	f7ff ff40 	bl	800653c <modbusGetSlaveAddress>
 80066bc:	4603      	mov	r3, r0
 80066be:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 80066c2:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 80066c6:	3b65      	subs	r3, #101	@ 0x65
 80066c8:	2b0e      	cmp	r3, #14
 80066ca:	f201 812a 	bhi.w	8007922 <modbus_vendor_handle_frame+0x1296>
 80066ce:	a201      	add	r2, pc, #4	@ (adr r2, 80066d4 <modbus_vendor_handle_frame+0x48>)
 80066d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d4:	08006711 	.word	0x08006711
 80066d8:	08006a9b 	.word	0x08006a9b
 80066dc:	08006b09 	.word	0x08006b09
 80066e0:	08006d5b 	.word	0x08006d5b
 80066e4:	08006e1b 	.word	0x08006e1b
 80066e8:	08006ee9 	.word	0x08006ee9
 80066ec:	08007073 	.word	0x08007073
 80066f0:	080071af 	.word	0x080071af
 80066f4:	080072b1 	.word	0x080072b1
 80066f8:	0800735d 	.word	0x0800735d
 80066fc:	08007455 	.word	0x08007455
 8006700:	08007557 	.word	0x08007557
 8006704:	08007659 	.word	0x08007659
 8006708:	08007777 	.word	0x08007777
 800670c:	08007879 	.word	0x08007879
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8006710:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006714:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	2b16      	cmp	r3, #22
 800671c:	d009      	beq.n	8006732 <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800671e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006722:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006726:	2203      	movs	r2, #3
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff ff7b 	bl	8006624 <modbus_send_exception>
				return;
 800672e:	f001 b901 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8006732:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006736:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	789b      	ldrb	r3, [r3, #2]
 800673e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8006742:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006746:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3303      	adds	r3, #3
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	b21b      	sxth	r3, r3
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	b21a      	sxth	r2, r3
 8006756:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800675a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3304      	adds	r3, #4
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	b21b      	sxth	r3, r3
 8006766:	4313      	orrs	r3, r2
 8006768:	b21b      	sxth	r3, r3
 800676a:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 800676e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006772:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	795b      	ldrb	r3, [r3, #5]
 800677a:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 800677e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006782:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3306      	adds	r3, #6
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	b21b      	sxth	r3, r3
 800678e:	021b      	lsls	r3, r3, #8
 8006790:	b21a      	sxth	r2, r3
 8006792:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006796:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	3307      	adds	r3, #7
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	b21b      	sxth	r3, r3
 80067a2:	4313      	orrs	r3, r2
 80067a4:	b21b      	sxth	r3, r3
 80067a6:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 80067aa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067ae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	7a1b      	ldrb	r3, [r3, #8]
 80067b6:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80067ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067be:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3309      	adds	r3, #9
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	b21b      	sxth	r3, r3
 80067ca:	021b      	lsls	r3, r3, #8
 80067cc:	b21a      	sxth	r2, r3
 80067ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330a      	adds	r3, #10
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	b21b      	sxth	r3, r3
 80067de:	4313      	orrs	r3, r2
 80067e0:	b21b      	sxth	r3, r3
 80067e2:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 80067e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067ea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	7adb      	ldrb	r3, [r3, #11]
 80067f2:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 80067f6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067fa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	330c      	adds	r3, #12
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	b21b      	sxth	r3, r3
 8006806:	021b      	lsls	r3, r3, #8
 8006808:	b21a      	sxth	r2, r3
 800680a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800680e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	330d      	adds	r3, #13
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	b21b      	sxth	r3, r3
 800681a:	4313      	orrs	r3, r2
 800681c:	b21b      	sxth	r3, r3
 800681e:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8006822:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006826:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	7b9b      	ldrb	r3, [r3, #14]
 800682e:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8006832:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006836:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	7bdb      	ldrb	r3, [r3, #15]
 800683e:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8006842:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006846:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3310      	adds	r3, #16
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	b21b      	sxth	r3, r3
 8006852:	021b      	lsls	r3, r3, #8
 8006854:	b21a      	sxth	r2, r3
 8006856:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800685a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3311      	adds	r3, #17
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	b21b      	sxth	r3, r3
 8006866:	4313      	orrs	r3, r2
 8006868:	b21b      	sxth	r3, r3
 800686a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 800686e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006872:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3312      	adds	r3, #18
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	b21b      	sxth	r3, r3
 800687e:	021b      	lsls	r3, r3, #8
 8006880:	b21a      	sxth	r2, r3
 8006882:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006886:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3313      	adds	r3, #19
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	b21b      	sxth	r3, r3
 8006892:	4313      	orrs	r3, r2
 8006894:	b21b      	sxth	r3, r3
 8006896:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 800689a:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00b      	beq.n	80068ba <modbus_vendor_handle_frame+0x22e>
 80068a2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80068a6:	2b06      	cmp	r3, #6
 80068a8:	d807      	bhi.n	80068ba <modbus_vendor_handle_frame+0x22e>
 80068aa:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <modbus_vendor_handle_frame+0x22e>
 80068b2:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80068b6:	2b06      	cmp	r3, #6
 80068b8:	d909      	bls.n	80068ce <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80068ba:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80068be:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80068c2:	2203      	movs	r2, #3
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fead 	bl	8006624 <modbus_send_exception>
				return;
 80068ca:	f001 b833 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 80068ce:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d011      	beq.n	80068fa <modbus_vendor_handle_frame+0x26e>
 80068d6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <modbus_vendor_handle_frame+0x25a>
 80068de:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80068e2:	2b06      	cmp	r3, #6
 80068e4:	d909      	bls.n	80068fa <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80068e6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80068ea:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80068ee:	2203      	movs	r2, #3
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7ff fe97 	bl	8006624 <modbus_send_exception>
				return;
 80068f6:	f001 b81d 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 80068fa:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d003      	beq.n	800690a <modbus_vendor_handle_frame+0x27e>
 8006902:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006906:	2b06      	cmp	r3, #6
 8006908:	d909      	bls.n	800691e <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800690a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800690e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006912:	2203      	movs	r2, #3
 8006914:	4618      	mov	r0, r3
 8006916:	f7ff fe85 	bl	8006624 <modbus_send_exception>
				return;
 800691a:	f001 b80b 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800691e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006922:	2b01      	cmp	r3, #1
 8006924:	d011      	beq.n	800694a <modbus_vendor_handle_frame+0x2be>
 8006926:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <modbus_vendor_handle_frame+0x2aa>
 800692e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006932:	2b06      	cmp	r3, #6
 8006934:	d909      	bls.n	800694a <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006936:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800693a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800693e:	2203      	movs	r2, #3
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff fe6f 	bl	8006624 <modbus_send_exception>
				return;
 8006946:	f000 bff5 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800694a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <modbus_vendor_handle_frame+0x2ce>
 8006952:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006956:	2b03      	cmp	r3, #3
 8006958:	d909      	bls.n	800696e <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800695a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800695e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006962:	2203      	movs	r2, #3
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff fe5d 	bl	8006624 <modbus_send_exception>
				return;
 800696a:	f000 bfe3 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800696e:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006972:	3b01      	subs	r3, #1
 8006974:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 8006978:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800697c:	3b01      	subs	r3, #1
 800697e:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 8006982:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006986:	3b01      	subs	r3, #1
 8006988:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 800698c:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006990:	3b01      	subs	r3, #1
 8006992:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 8006996:	2300      	movs	r3, #0
 8006998:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 80069a2:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d009      	beq.n	80069be <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 80069aa:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80069ae:	3b01      	subs	r3, #1
 80069b0:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 80069b4:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80069b8:	3b01      	subs	r3, #1
 80069ba:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 80069be:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 80069c2:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 80069c6:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 80069ca:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80069ce:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80069d2:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 80069d6:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80069da:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80069de:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 80069e2:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80069e6:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80069ea:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80069ee:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 80069f2:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 80069f6:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80069fa:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80069fe:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8006a02:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 8006a06:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006a0a:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006a0e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8006a12:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 8006a16:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006a1a:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006a1e:	2301      	movs	r3, #1
 8006a20:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 8006a24:	466b      	mov	r3, sp
 8006a26:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006a2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a2e:	6018      	str	r0, [r3, #0]
 8006a30:	3304      	adds	r3, #4
 8006a32:	8019      	strh	r1, [r3, #0]
 8006a34:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006a38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a3a:	f7fa fbe7 	bl	800120c <automation_add_rule>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 8006a44:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8006a48:	f083 0301 	eor.w	r3, r3, #1
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d002      	beq.n	8006a58 <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8006a52:	2300      	movs	r3, #0
 8006a54:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006a58:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a5c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a60:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006a64:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8006a66:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a6a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a6e:	2265      	movs	r2, #101	@ 0x65
 8006a70:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8006a72:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a76:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a7a:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 8006a7e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006a80:	2303      	movs	r3, #3
 8006a82:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 8006a86:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 8006a8a:	f107 030c 	add.w	r3, r7, #12
 8006a8e:	4611      	mov	r1, r2
 8006a90:	4618      	mov	r0, r3
 8006a92:	f7ff fd9d 	bl	80065d0 <modbus_send_response>
 8006a96:	f000 bf4d 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8006a9a:	f7fa fbf7 	bl	800128c <automation_get_rule_count>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 8006aa4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006aa8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006aac:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006ab0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8006ab2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ab6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006aba:	2265      	movs	r2, #101	@ 0x65
 8006abc:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8006abe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ac2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006aca:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006ace:	0a1b      	lsrs	r3, r3, #8
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ad8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006adc:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8006ade:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ae8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006aec:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006aee:	2305      	movs	r3, #5
 8006af0:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006af4:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006af8:	f107 030c 	add.w	r3, r7, #12
 8006afc:	4611      	mov	r1, r2
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff fd66 	bl	80065d0 <modbus_send_response>
			break;
 8006b04:	f000 bf16 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006b08:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b0c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006b10:	881b      	ldrh	r3, [r3, #0]
 8006b12:	2b06      	cmp	r3, #6
 8006b14:	d009      	beq.n	8006b2a <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b16:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b1a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b1e:	2203      	movs	r2, #3
 8006b20:	4618      	mov	r0, r3
 8006b22:	f7ff fd7f 	bl	8006624 <modbus_send_exception>
				return;
 8006b26:	f000 bf05 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006b2a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b2e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3302      	adds	r3, #2
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	b21b      	sxth	r3, r3
 8006b3a:	021b      	lsls	r3, r3, #8
 8006b3c:	b21a      	sxth	r2, r3
 8006b3e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b42:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3303      	adds	r3, #3
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	b21b      	sxth	r3, r3
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	b21b      	sxth	r3, r3
 8006b52:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8006b56:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8006b5a:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8006b5e:	4611      	mov	r1, r2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7fa fb9f 	bl	80012a4 <automation_get_rule>
 8006b66:	4603      	mov	r3, r0
 8006b68:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 8006b6c:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8006b70:	f083 0301 	eor.w	r3, r3, #1
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d009      	beq.n	8006b8e <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006b7a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b7e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b82:	2204      	movs	r2, #4
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7ff fd4d 	bl	8006624 <modbus_send_exception>
				return;
 8006b8a:	f000 bed3 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8006b8e:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8006b92:	3301      	adds	r3, #1
 8006b94:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8006b98:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8006b9c:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8006ba0:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8006baa:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8006bae:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8006bb2:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006bbc:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8006bc0:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006bc4:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006bc8:	3301      	adds	r3, #1
 8006bca:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8006bce:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8006bd2:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8006bd6:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006bda:	3301      	adds	r3, #1
 8006bdc:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8006be0:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006be4:	3301      	adds	r3, #1
 8006be6:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006bea:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006bee:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 8006bf2:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006bf6:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006bfa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bfe:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c02:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006c06:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006c08:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c0c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c10:	2267      	movs	r2, #103	@ 0x67
 8006c12:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006c14:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c18:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c1c:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006c20:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8006c22:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006c26:	0a1b      	lsrs	r3, r3, #8
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	b2da      	uxtb	r2, r3
 8006c2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c34:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8006c36:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006c3a:	b2da      	uxtb	r2, r3
 8006c3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c40:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c44:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8006c46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c4e:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 8006c52:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8006c54:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006c58:	0a1b      	lsrs	r3, r3, #8
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c62:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c66:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8006c68:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c72:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c76:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8006c78:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c7c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c80:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8006c84:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8006c86:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006c8a:	0a1b      	lsrs	r3, r3, #8
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c94:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c98:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8006c9a:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ca4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ca8:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8006caa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cb2:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8006cb6:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006cb8:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006cbc:	0a1b      	lsrs	r3, r3, #8
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cc6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cca:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006ccc:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006cd0:	b2da      	uxtb	r2, r3
 8006cd2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cd6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cda:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006cdc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ce0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ce4:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006ce8:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006cea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cee:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cf2:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006cf6:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006cf8:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006cfc:	0a1b      	lsrs	r3, r3, #8
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d06:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d0a:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006d0c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d16:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d1a:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006d1c:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006d20:	0a1b      	lsrs	r3, r3, #8
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d2a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d2e:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006d30:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006d34:	b2da      	uxtb	r2, r3
 8006d36:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d3a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d3e:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006d40:	2314      	movs	r3, #20
 8006d42:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 8006d46:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006d4a:	f107 030c 	add.w	r3, r7, #12
 8006d4e:	4611      	mov	r1, r2
 8006d50:	4618      	mov	r0, r3
 8006d52:	f7ff fc3d 	bl	80065d0 <modbus_send_response>
 8006d56:	f000 bded 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006d5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d5e:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	2b06      	cmp	r3, #6
 8006d66:	d009      	beq.n	8006d7c <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d68:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d6c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d70:	2203      	movs	r2, #3
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7ff fc56 	bl	8006624 <modbus_send_exception>
				return;
 8006d78:	f000 bddc 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006d7c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d80:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	3302      	adds	r3, #2
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	b21b      	sxth	r3, r3
 8006d8c:	021b      	lsls	r3, r3, #8
 8006d8e:	b21a      	sxth	r2, r3
 8006d90:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d94:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3303      	adds	r3, #3
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	b21b      	sxth	r3, r3
 8006da0:	4313      	orrs	r3, r2
 8006da2:	b21b      	sxth	r3, r3
 8006da4:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 8006da8:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7fa faa5 	bl	80012fc <automation_delete_rule>
 8006db2:	4603      	mov	r3, r0
 8006db4:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006db8:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006dbc:	f083 0301 	eor.w	r3, r3, #1
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d009      	beq.n	8006dda <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006dc6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006dca:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006dce:	2204      	movs	r2, #4
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7ff fc27 	bl	8006624 <modbus_send_exception>
				return;
 8006dd6:	f000 bdad 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006dda:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dde:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006de2:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006de6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006de8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006df0:	2268      	movs	r2, #104	@ 0x68
 8006df2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006df4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006df8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006e00:	2303      	movs	r3, #3
 8006e02:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006e06:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006e0a:	f107 030c 	add.w	r3, r7, #12
 8006e0e:	4611      	mov	r1, r2
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7ff fbdd 	bl	80065d0 <modbus_send_response>
 8006e16:	f000 bd8d 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006e1a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e1e:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006e22:	881b      	ldrh	r3, [r3, #0]
 8006e24:	2b06      	cmp	r3, #6
 8006e26:	d009      	beq.n	8006e3c <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e28:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e2c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e30:	2203      	movs	r2, #3
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7ff fbf6 	bl	8006624 <modbus_send_exception>
				return;
 8006e38:	f000 bd7c 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006e3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3302      	adds	r3, #2
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d008      	beq.n	8006e60 <modbus_vendor_handle_frame+0x7d4>
 8006e4e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e52:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3302      	adds	r3, #2
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d909      	bls.n	8006e74 <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e60:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e64:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e68:	2203      	movs	r2, #3
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7ff fbda 	bl	8006624 <modbus_send_exception>
				return;
 8006e70:	f000 bd60 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006e74:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e78:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3302      	adds	r3, #2
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006e88:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7fd f8b9 	bl	8004004 <io_virtual_add>
 8006e92:	4603      	mov	r3, r0
 8006e94:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006e98:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006e9c:	f083 0301 	eor.w	r3, r3, #1
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d009      	beq.n	8006eba <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006ea6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006eaa:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006eae:	2204      	movs	r2, #4
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7ff fbb7 	bl	8006624 <modbus_send_exception>
				return;
 8006eb6:	f000 bd3d 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006eba:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ebe:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006ec2:	2369      	movs	r3, #105	@ 0x69
 8006ec4:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006ed4:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006ed8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006edc:	4611      	mov	r1, r2
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7ff fb76 	bl	80065d0 <modbus_send_response>
 8006ee4:	f000 bd26 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006ee8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006eec:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006ef0:	881b      	ldrh	r3, [r3, #0]
 8006ef2:	2b07      	cmp	r3, #7
 8006ef4:	d009      	beq.n	8006f0a <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ef6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006efa:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006efe:	2203      	movs	r2, #3
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fb8f 	bl	8006624 <modbus_send_exception>
				return;
 8006f06:	f000 bd15 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006f0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f0e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3302      	adds	r3, #2
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d008      	beq.n	8006f2e <modbus_vendor_handle_frame+0x8a2>
 8006f1c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f20:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3302      	adds	r3, #2
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d909      	bls.n	8006f42 <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f2e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f32:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f36:	2203      	movs	r2, #3
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7ff fb73 	bl	8006624 <modbus_send_exception>
				return;
 8006f3e:	f000 bcf9 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006f42:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f46:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3302      	adds	r3, #2
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	3b01      	subs	r3, #1
 8006f52:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006f56:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f5a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3303      	adds	r3, #3
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b21b      	sxth	r3, r3
 8006f66:	021b      	lsls	r3, r3, #8
 8006f68:	b21a      	sxth	r2, r3
 8006f6a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f6e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	3304      	adds	r3, #4
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	b21b      	sxth	r3, r3
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	b21b      	sxth	r3, r3
 8006f7e:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006f82:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 8006f86:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006f8a:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7fd f8ac 	bl	80040ec <io_virtual_read>
 8006f94:	4603      	mov	r3, r0
 8006f96:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006f9a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006f9e:	f083 0301 	eor.w	r3, r3, #1
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d009      	beq.n	8006fbc <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006fa8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006fac:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006fb0:	2204      	movs	r2, #4
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7ff fb36 	bl	8006624 <modbus_send_exception>
				return;
 8006fb8:	f000 bcbc 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006fbc:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <modbus_vendor_handle_frame+0x93e>
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d004      	beq.n	8006fd2 <modbus_vendor_handle_frame+0x946>
 8006fc8:	e007      	b.n	8006fda <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006fd0:	e003      	b.n	8006fda <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006fd8:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006fda:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fde:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fe2:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006fe6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006fe8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ff0:	226a      	movs	r2, #106	@ 0x6a
 8006ff2:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006ff4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ff8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ffc:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8007000:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8007002:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <modbus_vendor_handle_frame+0x984>
 800700a:	2b01      	cmp	r3, #1
 800700c:	d00e      	beq.n	800702c <modbus_vendor_handle_frame+0x9a0>
 800700e:	e020      	b.n	8007052 <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8007010:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007014:	2b00      	cmp	r3, #0
 8007016:	bf14      	ite	ne
 8007018:	2301      	movne	r3, #1
 800701a:	2300      	moveq	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	461a      	mov	r2, r3
 8007020:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007024:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007028:	70da      	strb	r2, [r3, #3]
					break;
 800702a:	e012      	b.n	8007052 <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 800702c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007030:	0a1b      	lsrs	r3, r3, #8
 8007032:	b29b      	uxth	r3, r3
 8007034:	b2da      	uxtb	r2, r3
 8007036:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800703a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800703e:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8007040:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007044:	b2da      	uxtb	r2, r3
 8007046:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800704a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800704e:	711a      	strb	r2, [r3, #4]
					break;
 8007050:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8007052:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 8007056:	b29b      	uxth	r3, r3
 8007058:	3303      	adds	r3, #3
 800705a:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 800705e:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8007062:	f107 030c 	add.w	r3, r7, #12
 8007066:	4611      	mov	r1, r2
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff fab1 	bl	80065d0 <modbus_send_response>
 800706e:	f000 bc61 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8007072:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007076:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800707a:	881b      	ldrh	r3, [r3, #0]
 800707c:	2b09      	cmp	r3, #9
 800707e:	d009      	beq.n	8007094 <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007080:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007084:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007088:	2203      	movs	r2, #3
 800708a:	4618      	mov	r0, r3
 800708c:	f7ff faca 	bl	8006624 <modbus_send_exception>
				return;
 8007090:	f000 bc50 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8007094:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007098:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3302      	adds	r3, #2
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d008      	beq.n	80070b8 <modbus_vendor_handle_frame+0xa2c>
 80070a6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070aa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3302      	adds	r3, #2
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d909      	bls.n	80070cc <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80070b8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070bc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070c0:	2203      	movs	r2, #3
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff faae 	bl	8006624 <modbus_send_exception>
				return;
 80070c8:	f000 bc34 	b.w	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80070cc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070d0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	3302      	adds	r3, #2
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	3b01      	subs	r3, #1
 80070dc:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 80070e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3303      	adds	r3, #3
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	b21b      	sxth	r3, r3
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	b21a      	sxth	r2, r3
 80070f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070f8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3304      	adds	r3, #4
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	b21b      	sxth	r3, r3
 8007104:	4313      	orrs	r3, r2
 8007106:	b21b      	sxth	r3, r3
 8007108:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 800710c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007110:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3305      	adds	r3, #5
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	b21b      	sxth	r3, r3
 800711c:	021b      	lsls	r3, r3, #8
 800711e:	b21a      	sxth	r2, r3
 8007120:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007124:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3306      	adds	r3, #6
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	b21b      	sxth	r3, r3
 8007130:	4313      	orrs	r3, r2
 8007132:	b21b      	sxth	r3, r3
 8007134:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8007138:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 800713c:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8007140:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8007144:	4618      	mov	r0, r3
 8007146:	f7fd f811 	bl	800416c <io_virtual_write>
 800714a:	4603      	mov	r3, r0
 800714c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8007150:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8007154:	f083 0301 	eor.w	r3, r3, #1
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d008      	beq.n	8007170 <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800715e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007162:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007166:	2204      	movs	r2, #4
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff fa5b 	bl	8006624 <modbus_send_exception>
				return;
 800716e:	e3e1      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8007170:	2303      	movs	r3, #3
 8007172:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007176:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800717a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800717e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007182:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8007184:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007188:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800718c:	226b      	movs	r2, #107	@ 0x6b
 800718e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8007190:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007194:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007198:	2201      	movs	r2, #1
 800719a:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 800719c:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80071a0:	f107 030c 	add.w	r3, r7, #12
 80071a4:	4611      	mov	r1, r2
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7ff fa12 	bl	80065d0 <modbus_send_response>
 80071ac:	e3c2      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80071ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071b2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80071b6:	881b      	ldrh	r3, [r3, #0]
 80071b8:	2b06      	cmp	r3, #6
 80071ba:	d008      	beq.n	80071ce <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80071bc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80071c0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80071c4:	2203      	movs	r2, #3
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff fa2c 	bl	8006624 <modbus_send_exception>
				return;
 80071cc:	e3b2      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80071ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3302      	adds	r3, #2
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d008      	beq.n	80071f2 <modbus_vendor_handle_frame+0xb66>
 80071e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3302      	adds	r3, #2
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d908      	bls.n	8007204 <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80071f2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80071f6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80071fa:	2203      	movs	r2, #3
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fa11 	bl	8006624 <modbus_send_exception>
				return;
 8007202:	e397      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007204:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007208:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	3302      	adds	r3, #2
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	3b01      	subs	r3, #1
 8007214:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8007218:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 800721c:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8007220:	4611      	mov	r1, r2
 8007222:	4618      	mov	r0, r3
 8007224:	f7fc ff3a 	bl	800409c <io_virtual_get_count>
 8007228:	4603      	mov	r3, r0
 800722a:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 800722e:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8007232:	f083 0301 	eor.w	r3, r3, #1
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b00      	cmp	r3, #0
 800723a:	d008      	beq.n	800724e <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800723c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007240:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007244:	2204      	movs	r2, #4
 8007246:	4618      	mov	r0, r3
 8007248:	f7ff f9ec 	bl	8006624 <modbus_send_exception>
				return;
 800724c:	e372      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800724e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007252:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007256:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800725a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 800725c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007260:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007264:	226c      	movs	r2, #108	@ 0x6c
 8007266:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8007268:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800726c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007270:	2202      	movs	r2, #2
 8007272:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8007274:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8007278:	0a1b      	lsrs	r3, r3, #8
 800727a:	b29b      	uxth	r3, r3
 800727c:	b2da      	uxtb	r2, r3
 800727e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007282:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007286:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8007288:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800728c:	b2da      	uxtb	r2, r3
 800728e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007292:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007296:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8007298:	2305      	movs	r3, #5
 800729a:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 800729e:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80072a2:	f107 030c 	add.w	r3, r7, #12
 80072a6:	4611      	mov	r1, r2
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7ff f991 	bl	80065d0 <modbus_send_response>
 80072ae:	e341      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80072b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072b4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80072b8:	881b      	ldrh	r3, [r3, #0]
 80072ba:	2b06      	cmp	r3, #6
 80072bc:	d008      	beq.n	80072d0 <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80072be:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072c2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072c6:	2203      	movs	r2, #3
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff f9ab 	bl	8006624 <modbus_send_exception>
				return;
 80072ce:	e331      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80072d0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3302      	adds	r3, #2
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d108      	bne.n	80072f4 <modbus_vendor_handle_frame+0xc68>
 80072e2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072e6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3303      	adds	r3, #3
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d008      	beq.n	8007306 <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80072f4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072f8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072fc:	2203      	movs	r2, #3
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff f990 	bl	8006624 <modbus_send_exception>
				return;
 8007304:	e316      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 8007306:	f7fd f933 	bl	8004570 <io_virtual_clear>
 800730a:	4603      	mov	r3, r0
 800730c:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8007310:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8007314:	f083 0301 	eor.w	r3, r3, #1
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d008      	beq.n	8007330 <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800731e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007322:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007326:	2204      	movs	r2, #4
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff f97b 	bl	8006624 <modbus_send_exception>
				return;
 800732e:	e301      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8007330:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007334:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8007338:	236d      	movs	r3, #109	@ 0x6d
 800733a:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 800733e:	2301      	movs	r3, #1
 8007340:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8007344:	2303      	movs	r3, #3
 8007346:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 800734a:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 800734e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8007352:	4611      	mov	r1, r2
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff f93b 	bl	80065d0 <modbus_send_response>
 800735a:	e2eb      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 800735c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007360:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	2b0b      	cmp	r3, #11
 8007368:	d008      	beq.n	800737c <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800736a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800736e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007372:	2203      	movs	r2, #3
 8007374:	4618      	mov	r0, r3
 8007376:	f7ff f955 	bl	8006624 <modbus_send_exception>
				return;
 800737a:	e2db      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 800737c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007380:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	789b      	ldrb	r3, [r3, #2]
 8007388:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 800738c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007390:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	78db      	ldrb	r3, [r3, #3]
 8007398:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 800739c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073a0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	791b      	ldrb	r3, [r3, #4]
 80073a8:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 80073ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	795b      	ldrb	r3, [r3, #5]
 80073b8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 80073bc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073c0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	799b      	ldrb	r3, [r3, #6]
 80073c8:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 80073cc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073d0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	79db      	ldrb	r3, [r3, #7]
 80073d8:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 80073dc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073e0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	7a1b      	ldrb	r3, [r3, #8]
 80073e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 80073ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80073f0:	4618      	mov	r0, r3
 80073f2:	f000 fd83 	bl	8007efc <DS3231_SetTime>
 80073f6:	4603      	mov	r3, r0
 80073f8:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 80073fc:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8007400:	2b00      	cmp	r3, #0
 8007402:	d008      	beq.n	8007416 <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007404:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007408:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800740c:	2204      	movs	r2, #4
 800740e:	4618      	mov	r0, r3
 8007410:	f7ff f908 	bl	8006624 <modbus_send_exception>
				return;
 8007414:	e28e      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007416:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800741a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800741e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007422:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8007424:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007428:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800742c:	226e      	movs	r2, #110	@ 0x6e
 800742e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007430:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007434:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007438:	2201      	movs	r2, #1
 800743a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800743c:	2303      	movs	r3, #3
 800743e:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8007442:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8007446:	f107 030c 	add.w	r3, r7, #12
 800744a:	4611      	mov	r1, r2
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff f8bf 	bl	80065d0 <modbus_send_response>
 8007452:	e26f      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007454:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007458:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3302      	adds	r3, #2
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	b21b      	sxth	r3, r3
 8007464:	021b      	lsls	r3, r3, #8
 8007466:	b21a      	sxth	r2, r3
 8007468:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800746c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3303      	adds	r3, #3
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	b21b      	sxth	r3, r3
 8007478:	4313      	orrs	r3, r2
 800747a:	b21b      	sxth	r3, r3
 800747c:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8007480:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007484:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	3304      	adds	r3, #4
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	3b01      	subs	r3, #1
 8007490:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8007494:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007498:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	2b07      	cmp	r3, #7
 80074a0:	d008      	beq.n	80074b4 <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074a2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074a6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074aa:	2203      	movs	r2, #3
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7ff f8b9 	bl	8006624 <modbus_send_exception>
				return;
 80074b2:	e23f      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80074b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074b8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3304      	adds	r3, #4
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d008      	beq.n	80074d8 <modbus_vendor_handle_frame+0xe4c>
 80074c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3304      	adds	r3, #4
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d908      	bls.n	80074ea <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074d8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074dc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074e0:	2203      	movs	r2, #3
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7ff f89e 	bl	8006624 <modbus_send_exception>
			    return;
 80074e8:	e224      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 80074ea:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 80074ee:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 80074f2:	4611      	mov	r1, r2
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7fc f817 	bl	8003528 <io_holding_reg_set_mode>
 80074fa:	4603      	mov	r3, r0
 80074fc:	f083 0301 	eor.w	r3, r3, #1
 8007500:	b2db      	uxtb	r3, r3
 8007502:	2b00      	cmp	r3, #0
 8007504:	d008      	beq.n	8007518 <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007506:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800750a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800750e:	2204      	movs	r2, #4
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff f887 	bl	8006624 <modbus_send_exception>
				return;
 8007516:	e20d      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007518:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800751c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007520:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007524:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8007526:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800752a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800752e:	226f      	movs	r2, #111	@ 0x6f
 8007530:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007532:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007536:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800753a:	2201      	movs	r2, #1
 800753c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800753e:	2303      	movs	r3, #3
 8007540:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8007544:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8007548:	f107 030c 	add.w	r3, r7, #12
 800754c:	4611      	mov	r1, r2
 800754e:	4618      	mov	r0, r3
 8007550:	f7ff f83e 	bl	80065d0 <modbus_send_response>
 8007554:	e1ee      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007556:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800755a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3302      	adds	r3, #2
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	b21b      	sxth	r3, r3
 8007566:	021b      	lsls	r3, r3, #8
 8007568:	b21a      	sxth	r2, r3
 800756a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800756e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3303      	adds	r3, #3
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	b21b      	sxth	r3, r3
 800757a:	4313      	orrs	r3, r2
 800757c:	b21b      	sxth	r3, r3
 800757e:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8007582:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007586:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	3304      	adds	r3, #4
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	3b01      	subs	r3, #1
 8007592:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8007596:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800759a:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800759e:	881b      	ldrh	r3, [r3, #0]
 80075a0:	2b07      	cmp	r3, #7
 80075a2:	d008      	beq.n	80075b6 <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80075a4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80075a8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80075ac:	2203      	movs	r2, #3
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7ff f838 	bl	8006624 <modbus_send_exception>
				return;
 80075b4:	e1be      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80075b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3304      	adds	r3, #4
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d008      	beq.n	80075da <modbus_vendor_handle_frame+0xf4e>
 80075c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3304      	adds	r3, #4
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d908      	bls.n	80075ec <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80075da:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80075de:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80075e2:	2203      	movs	r2, #3
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7ff f81d 	bl	8006624 <modbus_send_exception>
				return;
 80075ea:	e1a3      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 80075ec:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 80075f0:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 80075f4:	4611      	mov	r1, r2
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fc fa8e 	bl	8003b18 <io_input_reg_set_mode>
 80075fc:	4603      	mov	r3, r0
 80075fe:	f083 0301 	eor.w	r3, r3, #1
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b00      	cmp	r3, #0
 8007606:	d008      	beq.n	800761a <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007608:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800760c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007610:	2204      	movs	r2, #4
 8007612:	4618      	mov	r0, r3
 8007614:	f7ff f806 	bl	8006624 <modbus_send_exception>
				return;
 8007618:	e18c      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800761a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800761e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007622:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007626:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8007628:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800762c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007630:	2270      	movs	r2, #112	@ 0x70
 8007632:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007634:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007638:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800763c:	2201      	movs	r2, #1
 800763e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007640:	2303      	movs	r3, #3
 8007642:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8007646:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 800764a:	f107 030c 	add.w	r3, r7, #12
 800764e:	4611      	mov	r1, r2
 8007650:	4618      	mov	r0, r3
 8007652:	f7fe ffbd 	bl	80065d0 <modbus_send_response>
 8007656:	e16d      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007658:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800765c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3302      	adds	r3, #2
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	b21b      	sxth	r3, r3
 8007668:	021b      	lsls	r3, r3, #8
 800766a:	b21a      	sxth	r2, r3
 800766c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007670:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	3303      	adds	r3, #3
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	b21b      	sxth	r3, r3
 800767c:	4313      	orrs	r3, r2
 800767e:	b21b      	sxth	r3, r3
 8007680:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8007684:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007688:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	791b      	ldrb	r3, [r3, #4]
 8007690:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8007694:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007698:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800769c:	881b      	ldrh	r3, [r3, #0]
 800769e:	2b07      	cmp	r3, #7
 80076a0:	d008      	beq.n	80076b4 <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80076a2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80076a6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80076aa:	2203      	movs	r2, #3
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7fe ffb9 	bl	8006624 <modbus_send_exception>
				return;
 80076b2:	e13f      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 80076b4:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 80076b8:	2b03      	cmp	r3, #3
 80076ba:	d11b      	bne.n	80076f4 <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 80076bc:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 80076c0:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80076c4:	4611      	mov	r1, r2
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fb ff52 	bl	8003570 <io_holding_reg_get_mode>
 80076cc:	4603      	mov	r3, r0
 80076ce:	f083 0301 	eor.w	r3, r3, #1
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d008      	beq.n	80076ea <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80076d8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80076dc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80076e0:	2204      	movs	r2, #4
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe ff9e 	bl	8006624 <modbus_send_exception>
				return;
 80076e8:	e124      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 80076ea:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80076ee:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 80076f2:	e01e      	b.n	8007732 <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 80076f4:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 80076f8:	2b04      	cmp	r3, #4
 80076fa:	d11a      	bne.n	8007732 <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 80076fc:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8007700:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007704:	4611      	mov	r1, r2
 8007706:	4618      	mov	r0, r3
 8007708:	f7fc fa2a 	bl	8003b60 <io_input_reg_get_mode>
 800770c:	4603      	mov	r3, r0
 800770e:	f083 0301 	eor.w	r3, r3, #1
 8007712:	b2db      	uxtb	r3, r3
 8007714:	2b00      	cmp	r3, #0
 8007716:	d008      	beq.n	800772a <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007718:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800771c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007720:	2204      	movs	r2, #4
 8007722:	4618      	mov	r0, r3
 8007724:	f7fe ff7e 	bl	8006624 <modbus_send_exception>
				return;
 8007728:	e104      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 800772a:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 800772e:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007732:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007736:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800773a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800773e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8007740:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007744:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007748:	2271      	movs	r2, #113	@ 0x71
 800774a:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 800774c:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8007750:	3301      	adds	r3, #1
 8007752:	b2da      	uxtb	r2, r3
 8007754:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007758:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800775c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800775e:	2303      	movs	r3, #3
 8007760:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8007764:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8007768:	f107 030c 	add.w	r3, r7, #12
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f7fe ff2e 	bl	80065d0 <modbus_send_response>
 8007774:	e0de      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 8007776:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800777a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3302      	adds	r3, #2
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	b21b      	sxth	r3, r3
 8007786:	021b      	lsls	r3, r3, #8
 8007788:	b21a      	sxth	r2, r3
 800778a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800778e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3303      	adds	r3, #3
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	b21b      	sxth	r3, r3
 800779a:	4313      	orrs	r3, r2
 800779c:	b21b      	sxth	r3, r3
 800779e:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80077a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077a6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	3304      	adds	r3, #4
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	3b01      	subs	r3, #1
 80077b2:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 80077b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077ba:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80077be:	881b      	ldrh	r3, [r3, #0]
 80077c0:	2b07      	cmp	r3, #7
 80077c2:	d008      	beq.n	80077d6 <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80077c4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077c8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80077cc:	2203      	movs	r2, #3
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fe ff28 	bl	8006624 <modbus_send_exception>
				return;
 80077d4:	e0ae      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 80077d6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3304      	adds	r3, #4
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d008      	beq.n	80077fa <modbus_vendor_handle_frame+0x116e>
 80077e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077ec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3304      	adds	r3, #4
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	d908      	bls.n	800780c <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80077fa:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077fe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007802:	2203      	movs	r2, #3
 8007804:	4618      	mov	r0, r3
 8007806:	f7fe ff0d 	bl	8006624 <modbus_send_exception>
				return;
 800780a:	e093      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 800780c:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 8007810:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 8007814:	4611      	mov	r1, r2
 8007816:	4618      	mov	r0, r3
 8007818:	f7fb fbca 	bl	8002fb0 <emergencyStop_setInput>
 800781c:	4603      	mov	r3, r0
 800781e:	f083 0301 	eor.w	r3, r3, #1
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007828:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800782c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007830:	2204      	movs	r2, #4
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe fef6 	bl	8006624 <modbus_send_exception>
				return;
 8007838:	e07c      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800783a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800783e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007842:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007846:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 8007848:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800784c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007850:	2272      	movs	r2, #114	@ 0x72
 8007852:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007854:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007858:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800785c:	2201      	movs	r2, #1
 800785e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007860:	2303      	movs	r3, #3
 8007862:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 8007866:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 800786a:	f107 030c 	add.w	r3, r7, #12
 800786e:	4611      	mov	r1, r2
 8007870:	4618      	mov	r0, r3
 8007872:	f7fe fead 	bl	80065d0 <modbus_send_response>
 8007876:	e05d      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 8007878:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800787c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	789b      	ldrb	r3, [r3, #2]
 8007884:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 8007888:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800788c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	2b06      	cmp	r3, #6
 8007894:	d008      	beq.n	80078a8 <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007896:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800789a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800789e:	2203      	movs	r2, #3
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fe febf 	bl	8006624 <modbus_send_exception>
				return;
 80078a6:	e045      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 80078a8:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d008      	beq.n	80078c2 <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80078b0:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80078b4:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80078b8:	2203      	movs	r2, #3
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7fe feb2 	bl	8006624 <modbus_send_exception>
				return;
 80078c0:	e038      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 80078c2:	f7f9 fe0b 	bl	80014dc <automation_factory_reset>
 80078c6:	4603      	mov	r3, r0
 80078c8:	f083 0301 	eor.w	r3, r3, #1
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d008      	beq.n	80078e4 <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80078d2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80078d6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80078da:	2204      	movs	r2, #4
 80078dc:	4618      	mov	r0, r3
 80078de:	f7fe fea1 	bl	8006624 <modbus_send_exception>
				return;
 80078e2:	e027      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80078e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078e8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078ec:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80078f0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 80078f2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078f6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078fa:	2273      	movs	r2, #115	@ 0x73
 80078fc:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 80078fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007902:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007906:	2201      	movs	r2, #1
 8007908:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800790a:	2303      	movs	r3, #3
 800790c:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 8007910:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 8007914:	f107 030c 	add.w	r3, r7, #12
 8007918:	4611      	mov	r1, r2
 800791a:	4618      	mov	r0, r3
 800791c:	f7fe fe58 	bl	80065d0 <modbus_send_response>
 8007920:	e008      	b.n	8007934 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8007922:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007926:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800792a:	2201      	movs	r2, #1
 800792c:	4618      	mov	r0, r3
 800792e:	f7fe fe79 	bl	8006624 <modbus_send_exception>
			break;
 8007932:	bf00      	nop
		}
	}
}
 8007934:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 800793c:	b580      	push	{r7, lr}
 800793e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8007940:	4b07      	ldr	r3, [pc, #28]	@ (8007960 <RS485_SetTransmitMode+0x24>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a07      	ldr	r2, [pc, #28]	@ (8007964 <RS485_SetTransmitMode+0x28>)
 8007946:	8811      	ldrh	r1, [r2, #0]
 8007948:	2201      	movs	r2, #1
 800794a:	4618      	mov	r0, r3
 800794c:	f003 fe90 	bl	800b670 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8007950:	2201      	movs	r2, #1
 8007952:	2140      	movs	r1, #64	@ 0x40
 8007954:	4804      	ldr	r0, [pc, #16]	@ (8007968 <RS485_SetTransmitMode+0x2c>)
 8007956:	f003 fe8b 	bl	800b670 <HAL_GPIO_WritePin>
#endif
}
 800795a:	bf00      	nop
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	200013c8 	.word	0x200013c8
 8007964:	200013cc 	.word	0x200013cc
 8007968:	48000800 	.word	0x48000800

0800796c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 800796c:	b580      	push	{r7, lr}
 800796e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8007970:	4b07      	ldr	r3, [pc, #28]	@ (8007990 <RS485_SetReceiveMode+0x24>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a07      	ldr	r2, [pc, #28]	@ (8007994 <RS485_SetReceiveMode+0x28>)
 8007976:	8811      	ldrh	r1, [r2, #0]
 8007978:	2200      	movs	r2, #0
 800797a:	4618      	mov	r0, r3
 800797c:	f003 fe78 	bl	800b670 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8007980:	2200      	movs	r2, #0
 8007982:	2140      	movs	r1, #64	@ 0x40
 8007984:	4804      	ldr	r0, [pc, #16]	@ (8007998 <RS485_SetReceiveMode+0x2c>)
 8007986:	f003 fe73 	bl	800b670 <HAL_GPIO_WritePin>
#endif
}
 800798a:	bf00      	nop
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	200013c8 	.word	0x200013c8
 8007994:	200013cc 	.word	0x200013cc
 8007998:	48000800 	.word	0x48000800

0800799c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	460b      	mov	r3, r1
 80079a6:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80079a8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80079ac:	2100      	movs	r1, #0
 80079ae:	4813      	ldr	r0, [pc, #76]	@ (80079fc <RS485_Setup+0x60>)
 80079b0:	f011 fcfd 	bl	80193ae <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80079b4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80079b8:	2100      	movs	r1, #0
 80079ba:	4811      	ldr	r0, [pc, #68]	@ (8007a00 <RS485_Setup+0x64>)
 80079bc:	f011 fcf7 	bl	80193ae <memset>
	rs485_tx_frame_head = 0;
 80079c0:	4b10      	ldr	r3, [pc, #64]	@ (8007a04 <RS485_Setup+0x68>)
 80079c2:	2200      	movs	r2, #0
 80079c4:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80079c6:	4b10      	ldr	r3, [pc, #64]	@ (8007a08 <RS485_Setup+0x6c>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80079cc:	4a0f      	ldr	r2, [pc, #60]	@ (8007a0c <RS485_Setup+0x70>)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80079d2:	4a0f      	ldr	r2, [pc, #60]	@ (8007a10 <RS485_Setup+0x74>)
 80079d4:	887b      	ldrh	r3, [r7, #2]
 80079d6:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 80079d8:	f7fe fdb0 	bl	800653c <modbusGetSlaveAddress>
 80079dc:	4603      	mov	r3, r0
 80079de:	461a      	mov	r2, r3
 80079e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007a14 <RS485_Setup+0x78>)
 80079e2:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 80079e4:	f7ff ffc2 	bl	800796c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80079e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079ec:	490a      	ldr	r1, [pc, #40]	@ (8007a18 <RS485_Setup+0x7c>)
 80079ee:	480b      	ldr	r0, [pc, #44]	@ (8007a1c <RS485_Setup+0x80>)
 80079f0:	f009 fc89 	bl	8011306 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80079f4:	bf00      	nop
 80079f6:	3708      	adds	r7, #8
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	200014d0 	.word	0x200014d0
 8007a00:	20001ce0 	.word	0x20001ce0
 8007a04:	200024f2 	.word	0x200024f2
 8007a08:	200024f3 	.word	0x200024f3
 8007a0c:	200013c8 	.word	0x200013c8
 8007a10:	200013cc 	.word	0x200013cc
 8007a14:	200024f8 	.word	0x200024f8
 8007a18:	200013d0 	.word	0x200013d0
 8007a1c:	2000125c 	.word	0x2000125c

08007a20 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	460b      	mov	r3, r1
 8007a2a:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007a2c:	887b      	ldrh	r3, [r7, #2]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d03a      	beq.n	8007aa8 <RS485_Transmit+0x88>
 8007a32:	887b      	ldrh	r3, [r7, #2]
 8007a34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a38:	d836      	bhi.n	8007aa8 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ab0 <RS485_Transmit+0x90>)
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	3301      	adds	r3, #1
 8007a42:	425a      	negs	r2, r3
 8007a44:	f003 0307 	and.w	r3, r3, #7
 8007a48:	f002 0207 	and.w	r2, r2, #7
 8007a4c:	bf58      	it	pl
 8007a4e:	4253      	negpl	r3, r2
 8007a50:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8007a52:	4b18      	ldr	r3, [pc, #96]	@ (8007ab4 <RS485_Transmit+0x94>)
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	7bfa      	ldrb	r2, [r7, #15]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d020      	beq.n	8007aa0 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8007a5e:	4b14      	ldr	r3, [pc, #80]	@ (8007ab0 <RS485_Transmit+0x90>)
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	461a      	mov	r2, r3
 8007a66:	4613      	mov	r3, r2
 8007a68:	01db      	lsls	r3, r3, #7
 8007a6a:	4413      	add	r3, r2
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	4a12      	ldr	r2, [pc, #72]	@ (8007ab8 <RS485_Transmit+0x98>)
 8007a70:	4413      	add	r3, r2
 8007a72:	887a      	ldrh	r2, [r7, #2]
 8007a74:	6879      	ldr	r1, [r7, #4]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f011 fd19 	bl	80194ae <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8007a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab0 <RS485_Transmit+0x90>)
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	4619      	mov	r1, r3
 8007a84:	4a0c      	ldr	r2, [pc, #48]	@ (8007ab8 <RS485_Transmit+0x98>)
 8007a86:	460b      	mov	r3, r1
 8007a88:	01db      	lsls	r3, r3, #7
 8007a8a:	440b      	add	r3, r1
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007a94:	887a      	ldrh	r2, [r7, #2]
 8007a96:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8007a98:	4a05      	ldr	r2, [pc, #20]	@ (8007ab0 <RS485_Transmit+0x90>)
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
 8007a9c:	7013      	strb	r3, [r2, #0]
 8007a9e:	e004      	b.n	8007aaa <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8007aa0:	4806      	ldr	r0, [pc, #24]	@ (8007abc <RS485_Transmit+0x9c>)
 8007aa2:	f7fd fe57 	bl	8005754 <usb_serial_println>
 8007aa6:	e000      	b.n	8007aaa <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007aa8:	bf00      	nop
    }
}
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	200024f2 	.word	0x200024f2
 8007ab4:	200024f3 	.word	0x200024f3
 8007ab8:	20001ce0 	.word	0x20001ce0
 8007abc:	0801b910 	.word	0x0801b910

08007ac0 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a26      	ldr	r2, [pc, #152]	@ (8007b6c <HAL_UARTEx_RxEventCallback+0xac>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d145      	bne.n	8007b62 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007ad6:	4b26      	ldr	r3, [pc, #152]	@ (8007b70 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	3301      	adds	r3, #1
 8007ade:	425a      	negs	r2, r3
 8007ae0:	f003 0307 	and.w	r3, r3, #7
 8007ae4:	f002 0207 	and.w	r2, r2, #7
 8007ae8:	bf58      	it	pl
 8007aea:	4253      	negpl	r3, r2
 8007aec:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8007aee:	4b21      	ldr	r3, [pc, #132]	@ (8007b74 <HAL_UARTEx_RxEventCallback+0xb4>)
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	7bfa      	ldrb	r2, [r7, #15]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d024      	beq.n	8007b44 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8007afa:	887b      	ldrh	r3, [r7, #2]
 8007afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b00:	d823      	bhi.n	8007b4a <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8007b02:	4b1b      	ldr	r3, [pc, #108]	@ (8007b70 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	461a      	mov	r2, r3
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	01db      	lsls	r3, r3, #7
 8007b0e:	4413      	add	r3, r2
 8007b10:	005b      	lsls	r3, r3, #1
 8007b12:	4a19      	ldr	r2, [pc, #100]	@ (8007b78 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007b14:	4413      	add	r3, r2
 8007b16:	887a      	ldrh	r2, [r7, #2]
 8007b18:	4918      	ldr	r1, [pc, #96]	@ (8007b7c <HAL_UARTEx_RxEventCallback+0xbc>)
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f011 fcc7 	bl	80194ae <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8007b20:	4b13      	ldr	r3, [pc, #76]	@ (8007b70 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	4619      	mov	r1, r3
 8007b28:	4a13      	ldr	r2, [pc, #76]	@ (8007b78 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	01db      	lsls	r3, r3, #7
 8007b2e:	440b      	add	r3, r1
 8007b30:	005b      	lsls	r3, r3, #1
 8007b32:	4413      	add	r3, r2
 8007b34:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007b38:	887a      	ldrh	r2, [r7, #2]
 8007b3a:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8007b70 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
 8007b40:	7013      	strb	r3, [r2, #0]
 8007b42:	e002      	b.n	8007b4a <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8007b44:	480e      	ldr	r0, [pc, #56]	@ (8007b80 <HAL_UARTEx_RxEventCallback+0xc0>)
 8007b46:	f7fd fe05 	bl	8005754 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8007b4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b4e:	490b      	ldr	r1, [pc, #44]	@ (8007b7c <HAL_UARTEx_RxEventCallback+0xbc>)
 8007b50:	480c      	ldr	r0, [pc, #48]	@ (8007b84 <HAL_UARTEx_RxEventCallback+0xc4>)
 8007b52:	f009 fbd8 	bl	8011306 <HAL_UARTEx_ReceiveToIdle_DMA>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8007b5c:	480a      	ldr	r0, [pc, #40]	@ (8007b88 <HAL_UARTEx_RxEventCallback+0xc8>)
 8007b5e:	f7fd fdf9 	bl	8005754 <usb_serial_println>
		}
	}
}
 8007b62:	bf00      	nop
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	40013800 	.word	0x40013800
 8007b70:	200024f0 	.word	0x200024f0
 8007b74:	200024f1 	.word	0x200024f1
 8007b78:	200014d0 	.word	0x200014d0
 8007b7c:	200013d0 	.word	0x200013d0
 8007b80:	0801b924 	.word	0x0801b924
 8007b84:	2000125c 	.word	0x2000125c
 8007b88:	0801b938 	.word	0x0801b938

08007b8c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007b90:	4b0a      	ldr	r3, [pc, #40]	@ (8007bbc <RS485_TCCallback+0x30>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8007b96:	f7ff fee9 	bl	800796c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007b9a:	4b09      	ldr	r3, [pc, #36]	@ (8007bc0 <RS485_TCCallback+0x34>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <RS485_TCCallback+0x34>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ba8:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007baa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007bae:	4905      	ldr	r1, [pc, #20]	@ (8007bc4 <RS485_TCCallback+0x38>)
 8007bb0:	4803      	ldr	r0, [pc, #12]	@ (8007bc0 <RS485_TCCallback+0x34>)
 8007bb2:	f009 fba8 	bl	8011306 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8007bb6:	bf00      	nop
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	200024f4 	.word	0x200024f4
 8007bc0:	2000125c 	.word	0x2000125c
 8007bc4:	200013d0 	.word	0x200013d0

08007bc8 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007bce:	e039      	b.n	8007c44 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007bd0:	4b23      	ldr	r3, [pc, #140]	@ (8007c60 <RS485_ProcessPendingFrames+0x98>)
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	4613      	mov	r3, r2
 8007bda:	01db      	lsls	r3, r3, #7
 8007bdc:	4413      	add	r3, r2
 8007bde:	005b      	lsls	r3, r3, #1
 8007be0:	4a20      	ldr	r2, [pc, #128]	@ (8007c64 <RS485_ProcessPendingFrames+0x9c>)
 8007be2:	4413      	add	r3, r2
 8007be4:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8007be6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c60 <RS485_ProcessPendingFrames+0x98>)
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	4619      	mov	r1, r3
 8007bee:	4a1d      	ldr	r2, [pc, #116]	@ (8007c64 <RS485_ProcessPendingFrames+0x9c>)
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	01db      	lsls	r3, r3, #7
 8007bf4:	440b      	add	r3, r1
 8007bf6:	005b      	lsls	r3, r3, #1
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8007c08:	4b17      	ldr	r3, [pc, #92]	@ (8007c68 <RS485_ProcessPendingFrames+0xa0>)
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	787a      	ldrb	r2, [r7, #1]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d105      	bne.n	8007c1e <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8007c12:	887b      	ldrh	r3, [r7, #2]
 8007c14:	4619      	mov	r1, r3
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fd feca 	bl	80059b0 <modbus_slave_handle_frame>
 8007c1c:	e004      	b.n	8007c28 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8007c1e:	887b      	ldrh	r3, [r7, #2]
 8007c20:	4619      	mov	r1, r3
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7fd fdd0 	bl	80057c8 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007c28:	4b0d      	ldr	r3, [pc, #52]	@ (8007c60 <RS485_ProcessPendingFrames+0x98>)
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	3301      	adds	r3, #1
 8007c30:	425a      	negs	r2, r3
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	f002 0207 	and.w	r2, r2, #7
 8007c3a:	bf58      	it	pl
 8007c3c:	4253      	negpl	r3, r2
 8007c3e:	b2da      	uxtb	r2, r3
 8007c40:	4b07      	ldr	r3, [pc, #28]	@ (8007c60 <RS485_ProcessPendingFrames+0x98>)
 8007c42:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007c44:	4b06      	ldr	r3, [pc, #24]	@ (8007c60 <RS485_ProcessPendingFrames+0x98>)
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	b2da      	uxtb	r2, r3
 8007c4a:	4b08      	ldr	r3, [pc, #32]	@ (8007c6c <RS485_ProcessPendingFrames+0xa4>)
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d1bd      	bne.n	8007bd0 <RS485_ProcessPendingFrames+0x8>
	}
}
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop
 8007c58:	3708      	adds	r7, #8
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	200024f1 	.word	0x200024f1
 8007c64:	200014d0 	.word	0x200014d0
 8007c68:	200024f8 	.word	0x200024f8
 8007c6c:	200024f0 	.word	0x200024f0

08007c70 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8007c76:	4b36      	ldr	r3, [pc, #216]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c7c:	2b20      	cmp	r3, #32
 8007c7e:	d163      	bne.n	8007d48 <RS485_TransmitPendingFrames+0xd8>
 8007c80:	4b34      	ldr	r3, [pc, #208]	@ (8007d54 <RS485_TransmitPendingFrames+0xe4>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d05f      	beq.n	8007d48 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007c88:	4b33      	ldr	r3, [pc, #204]	@ (8007d58 <RS485_TransmitPendingFrames+0xe8>)
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	4b33      	ldr	r3, [pc, #204]	@ (8007d5c <RS485_TransmitPendingFrames+0xec>)
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d057      	beq.n	8007d48 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8007c98:	4b2e      	ldr	r3, [pc, #184]	@ (8007d54 <RS485_TransmitPendingFrames+0xe4>)
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8007c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8007d58 <RS485_TransmitPendingFrames+0xe8>)
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	01db      	lsls	r3, r3, #7
 8007caa:	4413      	add	r3, r2
 8007cac:	005b      	lsls	r3, r3, #1
 8007cae:	4a2c      	ldr	r2, [pc, #176]	@ (8007d60 <RS485_TransmitPendingFrames+0xf0>)
 8007cb0:	4413      	add	r3, r2
 8007cb2:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007cb4:	4b28      	ldr	r3, [pc, #160]	@ (8007d58 <RS485_TransmitPendingFrames+0xe8>)
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	4619      	mov	r1, r3
 8007cbc:	4a28      	ldr	r2, [pc, #160]	@ (8007d60 <RS485_TransmitPendingFrames+0xf0>)
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	01db      	lsls	r3, r3, #7
 8007cc2:	440b      	add	r3, r1
 8007cc4:	005b      	lsls	r3, r3, #1
 8007cc6:	4413      	add	r3, r2
 8007cc8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007ccc:	881b      	ldrh	r3, [r3, #0]
 8007cce:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007cd0:	f7ff fe34 	bl	800793c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	4b1d      	ldr	r3, [pc, #116]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ce2:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007ce4:	887b      	ldrh	r3, [r7, #2]
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	6879      	ldr	r1, [r7, #4]
 8007cea:	4819      	ldr	r0, [pc, #100]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007cec:	f007 feee 	bl	800facc <HAL_UART_Transmit_DMA>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007cf4:	4b16      	ldr	r3, [pc, #88]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	4b15      	ldr	r3, [pc, #84]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d02:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007d04:	787b      	ldrb	r3, [r7, #1]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d010      	beq.n	8007d2c <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8007d0a:	f7ff fe2f 	bl	800796c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007d0e:	4b10      	ldr	r3, [pc, #64]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	4b0e      	ldr	r3, [pc, #56]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d1c:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007d1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d22:	4910      	ldr	r1, [pc, #64]	@ (8007d64 <RS485_TransmitPendingFrames+0xf4>)
 8007d24:	480a      	ldr	r0, [pc, #40]	@ (8007d50 <RS485_TransmitPendingFrames+0xe0>)
 8007d26:	f009 faee 	bl	8011306 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8007d2a:	e00d      	b.n	8007d48 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d58 <RS485_TransmitPendingFrames+0xe8>)
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	3301      	adds	r3, #1
 8007d34:	425a      	negs	r2, r3
 8007d36:	f003 0307 	and.w	r3, r3, #7
 8007d3a:	f002 0207 	and.w	r2, r2, #7
 8007d3e:	bf58      	it	pl
 8007d40:	4253      	negpl	r3, r2
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	4b04      	ldr	r3, [pc, #16]	@ (8007d58 <RS485_TransmitPendingFrames+0xe8>)
 8007d46:	701a      	strb	r2, [r3, #0]
}
 8007d48:	bf00      	nop
 8007d4a:	3708      	adds	r7, #8
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	2000125c 	.word	0x2000125c
 8007d54:	200024f4 	.word	0x200024f4
 8007d58:	200024f3 	.word	0x200024f3
 8007d5c:	200024f2 	.word	0x200024f2
 8007d60:	20001ce0 	.word	0x20001ce0
 8007d64:	200013d0 	.word	0x200013d0

08007d68 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a07      	ldr	r2, [pc, #28]	@ (8007d94 <HAL_UART_ErrorCallback+0x2c>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d108      	bne.n	8007d8c <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007d7a:	4807      	ldr	r0, [pc, #28]	@ (8007d98 <HAL_UART_ErrorCallback+0x30>)
 8007d7c:	f7fd fcea 	bl	8005754 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007d80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d84:	4905      	ldr	r1, [pc, #20]	@ (8007d9c <HAL_UART_ErrorCallback+0x34>)
 8007d86:	4806      	ldr	r0, [pc, #24]	@ (8007da0 <HAL_UART_ErrorCallback+0x38>)
 8007d88:	f009 fabd 	bl	8011306 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007d8c:	bf00      	nop
 8007d8e:	3708      	adds	r7, #8
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	40013800 	.word	0x40013800
 8007d98:	0801b958 	.word	0x0801b958
 8007d9c:	200013d0 	.word	0x200013d0
 8007da0:	2000125c 	.word	0x2000125c

08007da4 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	4603      	mov	r3, r0
 8007dac:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007dae:	79fb      	ldrb	r3, [r7, #7]
 8007db0:	091b      	lsrs	r3, r3, #4
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	461a      	mov	r2, r3
 8007db6:	0092      	lsls	r2, r2, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	005b      	lsls	r3, r3, #1
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	79fb      	ldrb	r3, [r7, #7]
 8007dc0:	f003 030f 	and.w	r3, r3, #15
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	4413      	add	r3, r2
 8007dc8:	b2db      	uxtb	r3, r3
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	370c      	adds	r7, #12
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
	...

08007dd8 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	4603      	mov	r3, r0
 8007de0:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	4a0e      	ldr	r2, [pc, #56]	@ (8007e20 <DecimalToBCD+0x48>)
 8007de6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dea:	08db      	lsrs	r3, r3, #3
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	b25b      	sxtb	r3, r3
 8007df0:	011b      	lsls	r3, r3, #4
 8007df2:	b258      	sxtb	r0, r3
 8007df4:	79fa      	ldrb	r2, [r7, #7]
 8007df6:	4b0a      	ldr	r3, [pc, #40]	@ (8007e20 <DecimalToBCD+0x48>)
 8007df8:	fba3 1302 	umull	r1, r3, r3, r2
 8007dfc:	08d9      	lsrs	r1, r3, #3
 8007dfe:	460b      	mov	r3, r1
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	440b      	add	r3, r1
 8007e04:	005b      	lsls	r3, r3, #1
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	b25b      	sxtb	r3, r3
 8007e0c:	4303      	orrs	r3, r0
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	b2db      	uxtb	r3, r3
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	cccccccd 	.word	0xcccccccd

08007e24 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b088      	sub	sp, #32
 8007e28:	af02      	add	r7, sp, #8
 8007e2a:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007e30:	f107 020f 	add.w	r2, r7, #15
 8007e34:	f04f 33ff 	mov.w	r3, #4294967295
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	21d0      	movs	r1, #208	@ 0xd0
 8007e3e:	482e      	ldr	r0, [pc, #184]	@ (8007ef8 <DS3231_ReadTime+0xd4>)
 8007e40:	f003 fcca 	bl	800b7d8 <HAL_I2C_Master_Transmit>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d001      	beq.n	8007e4e <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e050      	b.n	8007ef0 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007e4e:	f107 0210 	add.w	r2, r7, #16
 8007e52:	f04f 33ff 	mov.w	r3, #4294967295
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	2307      	movs	r3, #7
 8007e5a:	21d0      	movs	r1, #208	@ 0xd0
 8007e5c:	4826      	ldr	r0, [pc, #152]	@ (8007ef8 <DS3231_ReadTime+0xd4>)
 8007e5e:	f003 fdd3 	bl	800ba08 <HAL_I2C_Master_Receive>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d001      	beq.n	8007e6c <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e041      	b.n	8007ef0 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007e6c:	7c3b      	ldrb	r3, [r7, #16]
 8007e6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7ff ff95 	bl	8007da4 <BCDToDecimal>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007e82:	7c7b      	ldrb	r3, [r7, #17]
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7ff ff8d 	bl	8007da4 <BCDToDecimal>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007e92:	7cbb      	ldrb	r3, [r7, #18]
 8007e94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7ff ff82 	bl	8007da4 <BCDToDecimal>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007ea8:	7cfb      	ldrb	r3, [r7, #19]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7ff ff7a 	bl	8007da4 <BCDToDecimal>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007eb8:	7d3b      	ldrb	r3, [r7, #20]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7ff ff72 	bl	8007da4 <BCDToDecimal>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007ec8:	7d7b      	ldrb	r3, [r7, #21]
 8007eca:	f003 031f 	and.w	r3, r3, #31
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7ff ff67 	bl	8007da4 <BCDToDecimal>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	461a      	mov	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007ede:	7dbb      	ldrb	r3, [r7, #22]
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff ff5f 	bl	8007da4 <BCDToDecimal>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	461a      	mov	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3718      	adds	r7, #24
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}
 8007ef8:	200011a4 	.word	0x200011a4

08007efc <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b088      	sub	sp, #32
 8007f00:	af04      	add	r7, sp, #16
 8007f02:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007f04:	2300      	movs	r3, #0
 8007f06:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff ff63 	bl	8007dd8 <DecimalToBCD>
 8007f12:	4603      	mov	r3, r0
 8007f14:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	785b      	ldrb	r3, [r3, #1]
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7ff ff5c 	bl	8007dd8 <DecimalToBCD>
 8007f20:	4603      	mov	r3, r0
 8007f22:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	789b      	ldrb	r3, [r3, #2]
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7ff ff55 	bl	8007dd8 <DecimalToBCD>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	78db      	ldrb	r3, [r3, #3]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7ff ff4e 	bl	8007dd8 <DecimalToBCD>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	791b      	ldrb	r3, [r3, #4]
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7ff ff47 	bl	8007dd8 <DecimalToBCD>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	795b      	ldrb	r3, [r3, #5]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7ff ff40 	bl	8007dd8 <DecimalToBCD>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	799b      	ldrb	r3, [r3, #6]
 8007f60:	4618      	mov	r0, r3
 8007f62:	f7ff ff39 	bl	8007dd8 <DecimalToBCD>
 8007f66:	4603      	mov	r3, r0
 8007f68:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007f6a:	7bfb      	ldrb	r3, [r7, #15]
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f72:	9302      	str	r3, [sp, #8]
 8007f74:	2307      	movs	r3, #7
 8007f76:	9301      	str	r3, [sp, #4]
 8007f78:	f107 0308 	add.w	r3, r7, #8
 8007f7c:	9300      	str	r3, [sp, #0]
 8007f7e:	2301      	movs	r3, #1
 8007f80:	21d0      	movs	r1, #208	@ 0xd0
 8007f82:	4806      	ldr	r0, [pc, #24]	@ (8007f9c <DS3231_SetTime+0xa0>)
 8007f84:	f003 fe36 	bl	800bbf4 <HAL_I2C_Mem_Write>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e000      	b.n	8007f94 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	200011a4 	.word	0x200011a4

08007fa0 <SD_Mount>:
static bool isMounted = false;

static char logFilename[32];


static bool SD_Mount(void) {
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
	// Reinit SD card interface (SPI)
	SPI_ReInit();
 8007fa6:	f7fc fb2b 	bl	8004600 <SPI_ReInit>

	FRESULT res = f_mount(&fatFs, "", 1);
 8007faa:	2201      	movs	r2, #1
 8007fac:	490a      	ldr	r1, [pc, #40]	@ (8007fd8 <SD_Mount+0x38>)
 8007fae:	480b      	ldr	r0, [pc, #44]	@ (8007fdc <SD_Mount+0x3c>)
 8007fb0:	f00e febc 	bl	8016d2c <f_mount>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007fb8:	79fb      	ldrb	r3, [r7, #7]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d004      	beq.n	8007fc8 <SD_Mount+0x28>
		isMounted = false;
 8007fbe:	4b08      	ldr	r3, [pc, #32]	@ (8007fe0 <SD_Mount+0x40>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	701a      	strb	r2, [r3, #0]
		return false;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	e003      	b.n	8007fd0 <SD_Mount+0x30>
	}

	isMounted = true;
 8007fc8:	4b05      	ldr	r3, [pc, #20]	@ (8007fe0 <SD_Mount+0x40>)
 8007fca:	2201      	movs	r2, #1
 8007fcc:	701a      	strb	r2, [r3, #0]
	return true;
 8007fce:	2301      	movs	r3, #1
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3708      	adds	r7, #8
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	0801b97c 	.word	0x0801b97c
 8007fdc:	200024fc 	.word	0x200024fc
 8007fe0:	20002960 	.word	0x20002960

08007fe4 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	af00      	add	r7, sp, #0
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time.
    	// Remounting will not work. This is for test only.
        return SD_Mount();
 8007fe8:	f7ff ffda 	bl	8007fa0 <SD_Mount>
 8007fec:	4603      	mov	r3, r0
    }
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <SD_IsMounted>:

bool SD_IsMounted(void) {
 8007ff4:	b480      	push	{r7}
 8007ff6:	af00      	add	r7, sp, #0
	return isMounted;
 8007ff8:	4b03      	ldr	r3, [pc, #12]	@ (8008008 <SD_IsMounted+0x14>)
 8007ffa:	781b      	ldrb	r3, [r3, #0]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	20002960 	.word	0x20002960

0800800c <SD_Log>:

bool SD_Log(const char* message) {
 800800c:	b580      	push	{r7, lr}
 800800e:	b0cc      	sub	sp, #304	@ 0x130
 8008010:	af02      	add	r7, sp, #8
 8008012:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008016:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800801a:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 800801c:	4b4d      	ldr	r3, [pc, #308]	@ (8008154 <SD_Log+0x148>)
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	f083 0301 	eor.w	r3, r3, #1
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d001      	beq.n	800802e <SD_Log+0x22>
 800802a:	2300      	movs	r3, #0
 800802c:	e08d      	b.n	800814a <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 800802e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff fef6 	bl	8007e24 <DS3231_ReadTime>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00c      	beq.n	8008058 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 800803e:	4a46      	ldr	r2, [pc, #280]	@ (8008158 <SD_Log+0x14c>)
 8008040:	2120      	movs	r1, #32
 8008042:	4846      	ldr	r0, [pc, #280]	@ (800815c <SD_Log+0x150>)
 8008044:	f011 f8fe 	bl	8019244 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8008048:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800804c:	4a44      	ldr	r2, [pc, #272]	@ (8008160 <SD_Log+0x154>)
 800804e:	2110      	movs	r1, #16
 8008050:	4618      	mov	r0, r3
 8008052:	f011 f8f7 	bl	8019244 <sniprintf>
 8008056:	e01e      	b.n	8008096 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8008058:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800805c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8008060:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8008064:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8008068:	9101      	str	r1, [sp, #4]
 800806a:	9200      	str	r2, [sp, #0]
 800806c:	4a3d      	ldr	r2, [pc, #244]	@ (8008164 <SD_Log+0x158>)
 800806e:	2120      	movs	r1, #32
 8008070:	483a      	ldr	r0, [pc, #232]	@ (800815c <SD_Log+0x150>)
 8008072:	f011 f8e7 	bl	8019244 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8008076:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 800807a:	4619      	mov	r1, r3
 800807c:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8008080:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8008084:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8008088:	9201      	str	r2, [sp, #4]
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	460b      	mov	r3, r1
 800808e:	4a36      	ldr	r2, [pc, #216]	@ (8008168 <SD_Log+0x15c>)
 8008090:	2110      	movs	r1, #16
 8008092:	f011 f8d7 	bl	8019244 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8008096:	2212      	movs	r2, #18
 8008098:	4930      	ldr	r1, [pc, #192]	@ (800815c <SD_Log+0x150>)
 800809a:	4834      	ldr	r0, [pc, #208]	@ (800816c <SD_Log+0x160>)
 800809c:	f00e fe8c 	bl	8016db8 <f_open>
 80080a0:	4603      	mov	r3, r0
 80080a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 80080a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <SD_Log+0xa6>
 80080ae:	2300      	movs	r3, #0
 80080b0:	e04b      	b.n	800814a <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 80080b2:	4b2e      	ldr	r3, [pc, #184]	@ (800816c <SD_Log+0x160>)
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	4619      	mov	r1, r3
 80080b8:	482c      	ldr	r0, [pc, #176]	@ (800816c <SD_Log+0x160>)
 80080ba:	f00f fa54 	bl	8017566 <f_lseek>
 80080be:	4603      	mov	r3, r0
 80080c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 80080c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d004      	beq.n	80080d6 <SD_Log+0xca>
		f_close(&logFile);
 80080cc:	4827      	ldr	r0, [pc, #156]	@ (800816c <SD_Log+0x160>)
 80080ce:	f00f fa20 	bl	8017512 <f_close>
		return false;
 80080d2:	2300      	movs	r3, #0
 80080d4:	e039      	b.n	800814a <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 80080d6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80080da:	f107 0010 	add.w	r0, r7, #16
 80080de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80080e2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	9300      	str	r3, [sp, #0]
 80080ea:	4613      	mov	r3, r2
 80080ec:	4a20      	ldr	r2, [pc, #128]	@ (8008170 <SD_Log+0x164>)
 80080ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080f2:	f011 f8a7 	bl	8019244 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 80080f6:	f107 0310 	add.w	r3, r7, #16
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7f8 f8e0 	bl	80002c0 <strlen>
 8008100:	4602      	mov	r2, r0
 8008102:	f107 030c 	add.w	r3, r7, #12
 8008106:	f107 0110 	add.w	r1, r7, #16
 800810a:	4818      	ldr	r0, [pc, #96]	@ (800816c <SD_Log+0x160>)
 800810c:	f00f f80e 	bl	801712c <f_write>
 8008110:	4603      	mov	r3, r0
 8008112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8008116:	4815      	ldr	r0, [pc, #84]	@ (800816c <SD_Log+0x160>)
 8008118:	f00f f9fb 	bl	8017512 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 800811c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10e      	bne.n	8008142 <SD_Log+0x136>
 8008124:	f107 0310 	add.w	r3, r7, #16
 8008128:	4618      	mov	r0, r3
 800812a:	f7f8 f8c9 	bl	80002c0 <strlen>
 800812e:	4602      	mov	r2, r0
 8008130:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008134:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	429a      	cmp	r2, r3
 800813c:	d101      	bne.n	8008142 <SD_Log+0x136>
 800813e:	2301      	movs	r3, #1
 8008140:	e000      	b.n	8008144 <SD_Log+0x138>
 8008142:	2300      	movs	r3, #0
 8008144:	f003 0301 	and.w	r3, r3, #1
 8008148:	b2db      	uxtb	r3, r3
}
 800814a:	4618      	mov	r0, r3
 800814c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	20002960 	.word	0x20002960
 8008158:	0801b980 	.word	0x0801b980
 800815c:	20002964 	.word	0x20002964
 8008160:	0801b994 	.word	0x0801b994
 8008164:	0801b9a0 	.word	0x0801b9a0
 8008168:	0801b9b4 	.word	0x0801b9b4
 800816c:	20002730 	.word	0x20002730
 8008170:	0801b9c8 	.word	0x0801b9c8

08008174 <SD_GetStats>:
void SD_Unmount(void) {
	f_mount(NULL, "", 0);
	isMounted = false;
}

SD_Stats SD_GetStats(void) {
 8008174:	b590      	push	{r4, r7, lr}
 8008176:	b08b      	sub	sp, #44	@ 0x2c
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
	SD_Stats stats = {0};
 800817c:	f107 0310 	add.w	r3, r7, #16
 8008180:	2200      	movs	r2, #0
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	605a      	str	r2, [r3, #4]
 8008186:	609a      	str	r2, [r3, #8]

	if (!isMounted) {
 8008188:	4b28      	ldr	r3, [pc, #160]	@ (800822c <SD_GetStats+0xb8>)
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	f083 0301 	eor.w	r3, r3, #1
 8008190:	b2db      	uxtb	r3, r3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00a      	beq.n	80081ac <SD_GetStats+0x38>
		stats.success = false;
 8008196:	2300      	movs	r3, #0
 8008198:	763b      	strb	r3, [r7, #24]
		return stats;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	461c      	mov	r4, r3
 800819e:	f107 0310 	add.w	r3, r7, #16
 80081a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80081a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80081aa:	e03a      	b.n	8008222 <SD_GetStats+0xae>
	}

	DWORD free_clusters, total_sectors, free_sectors;
	FATFS *fs_ptr = &fatFs;
 80081ac:	4b20      	ldr	r3, [pc, #128]	@ (8008230 <SD_GetStats+0xbc>)
 80081ae:	60bb      	str	r3, [r7, #8]

	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 80081b0:	f107 0208 	add.w	r2, r7, #8
 80081b4:	f107 030c 	add.w	r3, r7, #12
 80081b8:	4619      	mov	r1, r3
 80081ba:	481e      	ldr	r0, [pc, #120]	@ (8008234 <SD_GetStats+0xc0>)
 80081bc:	f00f fbdc 	bl	8017978 <f_getfree>
 80081c0:	4603      	mov	r3, r0
 80081c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != FR_OK) {
 80081c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <SD_GetStats+0x70>
		stats.success = false;
 80081ce:	2300      	movs	r3, #0
 80081d0:	763b      	strb	r3, [r7, #24]
		return stats;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	461c      	mov	r4, r3
 80081d6:	f107 0310 	add.w	r3, r7, #16
 80081da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80081de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80081e2:	e01e      	b.n	8008222 <SD_GetStats+0xae>
	}

	// From Chan's FatFs documentation:
	// total_sectors = (fs->n_fatent - 2) * fs->csize;
	// free_sectors  = free_clusters * fs->csize;
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	699b      	ldr	r3, [r3, #24]
 80081e8:	3b02      	subs	r3, #2
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	8952      	ldrh	r2, [r2, #10]
 80081ee:	fb02 f303 	mul.w	r3, r2, r3
 80081f2:	623b      	str	r3, [r7, #32]
	free_sectors  = free_clusters * fs_ptr->csize;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	895b      	ldrh	r3, [r3, #10]
 80081f8:	461a      	mov	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	fb02 f303 	mul.w	r3, r2, r3
 8008200:	61fb      	str	r3, [r7, #28]

	// Sector size is 512 bytes -> 1 sector = 0.5 KiB
	// Convert to MB: (sectors / 2) / 1024 = MB
	stats.totalMB = total_sectors / 2048;
 8008202:	6a3b      	ldr	r3, [r7, #32]
 8008204:	0adb      	lsrs	r3, r3, #11
 8008206:	613b      	str	r3, [r7, #16]
	stats.freeMB  = free_sectors / 2048;
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	0adb      	lsrs	r3, r3, #11
 800820c:	617b      	str	r3, [r7, #20]
	stats.success = true;
 800820e:	2301      	movs	r3, #1
 8008210:	763b      	strb	r3, [r7, #24]

	return stats;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	461c      	mov	r4, r3
 8008216:	f107 0310 	add.w	r3, r7, #16
 800821a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800821e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	372c      	adds	r7, #44	@ 0x2c
 8008226:	46bd      	mov	sp, r7
 8008228:	bd90      	pop	{r4, r7, pc}
 800822a:	bf00      	nop
 800822c:	20002960 	.word	0x20002960
 8008230:	200024fc 	.word	0x200024fc
 8008234:	0801b97c 	.word	0x0801b97c

08008238 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008240:	f000 fd66 	bl	8008d10 <HAL_GetTick>
 8008244:	4603      	mov	r3, r0
 8008246:	4a04      	ldr	r2, [pc, #16]	@ (8008258 <SPI_Timer_On+0x20>)
 8008248:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800824a:	4a04      	ldr	r2, [pc, #16]	@ (800825c <SPI_Timer_On+0x24>)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6013      	str	r3, [r2, #0]
}
 8008250:	bf00      	nop
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	20002988 	.word	0x20002988
 800825c:	2000298c 	.word	0x2000298c

08008260 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008260:	b580      	push	{r7, lr}
 8008262:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8008264:	f000 fd54 	bl	8008d10 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	4b06      	ldr	r3, [pc, #24]	@ (8008284 <SPI_Timer_Status+0x24>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	1ad2      	subs	r2, r2, r3
 8008270:	4b05      	ldr	r3, [pc, #20]	@ (8008288 <SPI_Timer_Status+0x28>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	429a      	cmp	r2, r3
 8008276:	bf34      	ite	cc
 8008278:	2301      	movcc	r3, #1
 800827a:	2300      	movcs	r3, #0
 800827c:	b2db      	uxtb	r3, r3
}
 800827e:	4618      	mov	r0, r3
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	20002988 	.word	0x20002988
 8008288:	2000298c 	.word	0x2000298c

0800828c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af02      	add	r7, sp, #8
 8008292:	4603      	mov	r3, r0
 8008294:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8008296:	f107 020f 	add.w	r2, r7, #15
 800829a:	1df9      	adds	r1, r7, #7
 800829c:	2332      	movs	r3, #50	@ 0x32
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	2301      	movs	r3, #1
 80082a2:	4804      	ldr	r0, [pc, #16]	@ (80082b4 <xchg_spi+0x28>)
 80082a4:	f007 f83f 	bl	800f326 <HAL_SPI_TransmitReceive>
    return rxDat;
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	200011f8 	.word	0x200011f8

080082b8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80082b8:	b590      	push	{r4, r7, lr}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80082c2:	2300      	movs	r3, #0
 80082c4:	60fb      	str	r3, [r7, #12]
 80082c6:	e00a      	b.n	80082de <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	18d4      	adds	r4, r2, r3
 80082ce:	20ff      	movs	r0, #255	@ 0xff
 80082d0:	f7ff ffdc 	bl	800828c <xchg_spi>
 80082d4:	4603      	mov	r3, r0
 80082d6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	3301      	adds	r3, #1
 80082dc:	60fb      	str	r3, [r7, #12]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d3f0      	bcc.n	80082c8 <rcvr_spi_multi+0x10>
	}
}
 80082e6:	bf00      	nop
 80082e8:	bf00      	nop
 80082ea:	3714      	adds	r7, #20
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd90      	pop	{r4, r7, pc}

080082f0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	b29a      	uxth	r2, r3
 80082fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008302:	6879      	ldr	r1, [r7, #4]
 8008304:	4803      	ldr	r0, [pc, #12]	@ (8008314 <xmit_spi_multi+0x24>)
 8008306:	f006 fe98 	bl	800f03a <HAL_SPI_Transmit>
}
 800830a:	bf00      	nop
 800830c:	3708      	adds	r7, #8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	200011f8 	.word	0x200011f8

08008318 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b086      	sub	sp, #24
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008320:	f000 fcf6 	bl	8008d10 <HAL_GetTick>
 8008324:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800832a:	20ff      	movs	r0, #255	@ 0xff
 800832c:	f7ff ffae 	bl	800828c <xchg_spi>
 8008330:	4603      	mov	r3, r0
 8008332:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008334:	7bfb      	ldrb	r3, [r7, #15]
 8008336:	2bff      	cmp	r3, #255	@ 0xff
 8008338:	d007      	beq.n	800834a <wait_ready+0x32>
 800833a:	f000 fce9 	bl	8008d10 <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	429a      	cmp	r2, r3
 8008348:	d8ef      	bhi.n	800832a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	2bff      	cmp	r3, #255	@ 0xff
 800834e:	bf0c      	ite	eq
 8008350:	2301      	moveq	r3, #1
 8008352:	2300      	movne	r3, #0
 8008354:	b2db      	uxtb	r3, r3
}
 8008356:	4618      	mov	r0, r3
 8008358:	3718      	adds	r7, #24
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
	...

08008360 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8008364:	2201      	movs	r2, #1
 8008366:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800836a:	4804      	ldr	r0, [pc, #16]	@ (800837c <despiselect+0x1c>)
 800836c:	f003 f980 	bl	800b670 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008370:	20ff      	movs	r0, #255	@ 0xff
 8008372:	f7ff ff8b 	bl	800828c <xchg_spi>

}
 8008376:	bf00      	nop
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	48000800 	.word	0x48000800

08008380 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008380:	b580      	push	{r7, lr}
 8008382:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8008384:	2200      	movs	r2, #0
 8008386:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800838a:	480a      	ldr	r0, [pc, #40]	@ (80083b4 <spiselect+0x34>)
 800838c:	f003 f970 	bl	800b670 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8008390:	20ff      	movs	r0, #255	@ 0xff
 8008392:	f7ff ff7b 	bl	800828c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008396:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800839a:	f7ff ffbd 	bl	8008318 <wait_ready>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <spiselect+0x28>
 80083a4:	2301      	movs	r3, #1
 80083a6:	e002      	b.n	80083ae <spiselect+0x2e>

	despiselect();
 80083a8:	f7ff ffda 	bl	8008360 <despiselect>
	return 0;	/* Timeout */
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	48000800 	.word	0x48000800

080083b8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80083c2:	20c8      	movs	r0, #200	@ 0xc8
 80083c4:	f7ff ff38 	bl	8008238 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80083c8:	20ff      	movs	r0, #255	@ 0xff
 80083ca:	f7ff ff5f 	bl	800828c <xchg_spi>
 80083ce:	4603      	mov	r3, r0
 80083d0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
 80083d4:	2bff      	cmp	r3, #255	@ 0xff
 80083d6:	d104      	bne.n	80083e2 <rcvr_datablock+0x2a>
 80083d8:	f7ff ff42 	bl	8008260 <SPI_Timer_Status>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1f2      	bne.n	80083c8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80083e2:	7bfb      	ldrb	r3, [r7, #15]
 80083e4:	2bfe      	cmp	r3, #254	@ 0xfe
 80083e6:	d001      	beq.n	80083ec <rcvr_datablock+0x34>
 80083e8:	2300      	movs	r3, #0
 80083ea:	e00a      	b.n	8008402 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80083ec:	6839      	ldr	r1, [r7, #0]
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f7ff ff62 	bl	80082b8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80083f4:	20ff      	movs	r0, #255	@ 0xff
 80083f6:	f7ff ff49 	bl	800828c <xchg_spi>
 80083fa:	20ff      	movs	r0, #255	@ 0xff
 80083fc:	f7ff ff46 	bl	800828c <xchg_spi>

	return 1;						/* Function succeeded */
 8008400:	2301      	movs	r3, #1
}
 8008402:	4618      	mov	r0, r3
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b084      	sub	sp, #16
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	460b      	mov	r3, r1
 8008414:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008416:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800841a:	f7ff ff7d 	bl	8008318 <wait_ready>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d101      	bne.n	8008428 <xmit_datablock+0x1e>
 8008424:	2300      	movs	r3, #0
 8008426:	e01e      	b.n	8008466 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008428:	78fb      	ldrb	r3, [r7, #3]
 800842a:	4618      	mov	r0, r3
 800842c:	f7ff ff2e 	bl	800828c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008430:	78fb      	ldrb	r3, [r7, #3]
 8008432:	2bfd      	cmp	r3, #253	@ 0xfd
 8008434:	d016      	beq.n	8008464 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8008436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f7ff ff58 	bl	80082f0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008440:	20ff      	movs	r0, #255	@ 0xff
 8008442:	f7ff ff23 	bl	800828c <xchg_spi>
 8008446:	20ff      	movs	r0, #255	@ 0xff
 8008448:	f7ff ff20 	bl	800828c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800844c:	20ff      	movs	r0, #255	@ 0xff
 800844e:	f7ff ff1d 	bl	800828c <xchg_spi>
 8008452:	4603      	mov	r3, r0
 8008454:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8008456:	7bfb      	ldrb	r3, [r7, #15]
 8008458:	f003 031f 	and.w	r3, r3, #31
 800845c:	2b05      	cmp	r3, #5
 800845e:	d001      	beq.n	8008464 <xmit_datablock+0x5a>
 8008460:	2300      	movs	r3, #0
 8008462:	e000      	b.n	8008466 <xmit_datablock+0x5c>
	}
	return 1;
 8008464:	2301      	movs	r3, #1
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b084      	sub	sp, #16
 8008472:	af00      	add	r7, sp, #0
 8008474:	4603      	mov	r3, r0
 8008476:	6039      	str	r1, [r7, #0]
 8008478:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800847a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800847e:	2b00      	cmp	r3, #0
 8008480:	da0e      	bge.n	80084a0 <send_cmd+0x32>
		cmd &= 0x7F;
 8008482:	79fb      	ldrb	r3, [r7, #7]
 8008484:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008488:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800848a:	2100      	movs	r1, #0
 800848c:	2037      	movs	r0, #55	@ 0x37
 800848e:	f7ff ffee 	bl	800846e <send_cmd>
 8008492:	4603      	mov	r3, r0
 8008494:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008496:	7bbb      	ldrb	r3, [r7, #14]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d901      	bls.n	80084a0 <send_cmd+0x32>
 800849c:	7bbb      	ldrb	r3, [r7, #14]
 800849e:	e051      	b.n	8008544 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80084a0:	79fb      	ldrb	r3, [r7, #7]
 80084a2:	2b0c      	cmp	r3, #12
 80084a4:	d008      	beq.n	80084b8 <send_cmd+0x4a>
		despiselect();
 80084a6:	f7ff ff5b 	bl	8008360 <despiselect>
		if (!spiselect()) return 0xFF;
 80084aa:	f7ff ff69 	bl	8008380 <spiselect>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <send_cmd+0x4a>
 80084b4:	23ff      	movs	r3, #255	@ 0xff
 80084b6:	e045      	b.n	8008544 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80084b8:	79fb      	ldrb	r3, [r7, #7]
 80084ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7ff fee3 	bl	800828c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	0e1b      	lsrs	r3, r3, #24
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7ff fedd 	bl	800828c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	0c1b      	lsrs	r3, r3, #16
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	4618      	mov	r0, r3
 80084da:	f7ff fed7 	bl	800828c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	0a1b      	lsrs	r3, r3, #8
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff fed1 	bl	800828c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff fecc 	bl	800828c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80084f4:	2301      	movs	r3, #1
 80084f6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80084f8:	79fb      	ldrb	r3, [r7, #7]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d101      	bne.n	8008502 <send_cmd+0x94>
 80084fe:	2395      	movs	r3, #149	@ 0x95
 8008500:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	2b08      	cmp	r3, #8
 8008506:	d101      	bne.n	800850c <send_cmd+0x9e>
 8008508:	2387      	movs	r3, #135	@ 0x87
 800850a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800850c:	7bfb      	ldrb	r3, [r7, #15]
 800850e:	4618      	mov	r0, r3
 8008510:	f7ff febc 	bl	800828c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008514:	79fb      	ldrb	r3, [r7, #7]
 8008516:	2b0c      	cmp	r3, #12
 8008518:	d102      	bne.n	8008520 <send_cmd+0xb2>
 800851a:	20ff      	movs	r0, #255	@ 0xff
 800851c:	f7ff feb6 	bl	800828c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008520:	230a      	movs	r3, #10
 8008522:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008524:	20ff      	movs	r0, #255	@ 0xff
 8008526:	f7ff feb1 	bl	800828c <xchg_spi>
 800852a:	4603      	mov	r3, r0
 800852c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800852e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008532:	2b00      	cmp	r3, #0
 8008534:	da05      	bge.n	8008542 <send_cmd+0xd4>
 8008536:	7bfb      	ldrb	r3, [r7, #15]
 8008538:	3b01      	subs	r3, #1
 800853a:	73fb      	strb	r3, [r7, #15]
 800853c:	7bfb      	ldrb	r3, [r7, #15]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1f0      	bne.n	8008524 <send_cmd+0xb6>

	return res;							/* Return received response */
 8008542:	7bbb      	ldrb	r3, [r7, #14]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800854c:	b590      	push	{r4, r7, lr}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008556:	79fb      	ldrb	r3, [r7, #7]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d001      	beq.n	8008560 <USER_SPI_initialize+0x14>
 800855c:	2301      	movs	r3, #1
 800855e:	e0d6      	b.n	800870e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008560:	4b6d      	ldr	r3, [pc, #436]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	b2db      	uxtb	r3, r3
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d003      	beq.n	8008576 <USER_SPI_initialize+0x2a>
 800856e:	4b6a      	ldr	r3, [pc, #424]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	e0cb      	b.n	800870e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8008576:	4b69      	ldr	r3, [pc, #420]	@ (800871c <USER_SPI_initialize+0x1d0>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008580:	4b66      	ldr	r3, [pc, #408]	@ (800871c <USER_SPI_initialize+0x1d0>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8008588:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800858a:	230a      	movs	r3, #10
 800858c:	73fb      	strb	r3, [r7, #15]
 800858e:	e005      	b.n	800859c <USER_SPI_initialize+0x50>
 8008590:	20ff      	movs	r0, #255	@ 0xff
 8008592:	f7ff fe7b 	bl	800828c <xchg_spi>
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	3b01      	subs	r3, #1
 800859a:	73fb      	strb	r3, [r7, #15]
 800859c:	7bfb      	ldrb	r3, [r7, #15]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1f6      	bne.n	8008590 <USER_SPI_initialize+0x44>

	ty = 0;
 80085a2:	2300      	movs	r3, #0
 80085a4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80085a6:	2100      	movs	r1, #0
 80085a8:	2000      	movs	r0, #0
 80085aa:	f7ff ff60 	bl	800846e <send_cmd>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	f040 808b 	bne.w	80086cc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80085b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80085ba:	f7ff fe3d 	bl	8008238 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80085be:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80085c2:	2008      	movs	r0, #8
 80085c4:	f7ff ff53 	bl	800846e <send_cmd>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d151      	bne.n	8008672 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80085ce:	2300      	movs	r3, #0
 80085d0:	73fb      	strb	r3, [r7, #15]
 80085d2:	e00d      	b.n	80085f0 <USER_SPI_initialize+0xa4>
 80085d4:	7bfc      	ldrb	r4, [r7, #15]
 80085d6:	20ff      	movs	r0, #255	@ 0xff
 80085d8:	f7ff fe58 	bl	800828c <xchg_spi>
 80085dc:	4603      	mov	r3, r0
 80085de:	461a      	mov	r2, r3
 80085e0:	f104 0310 	add.w	r3, r4, #16
 80085e4:	443b      	add	r3, r7
 80085e6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
 80085ec:	3301      	adds	r3, #1
 80085ee:	73fb      	strb	r3, [r7, #15]
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d9ee      	bls.n	80085d4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80085f6:	7abb      	ldrb	r3, [r7, #10]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d167      	bne.n	80086cc <USER_SPI_initialize+0x180>
 80085fc:	7afb      	ldrb	r3, [r7, #11]
 80085fe:	2baa      	cmp	r3, #170	@ 0xaa
 8008600:	d164      	bne.n	80086cc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008602:	bf00      	nop
 8008604:	f7ff fe2c 	bl	8008260 <SPI_Timer_Status>
 8008608:	4603      	mov	r3, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d007      	beq.n	800861e <USER_SPI_initialize+0xd2>
 800860e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008612:	20a9      	movs	r0, #169	@ 0xa9
 8008614:	f7ff ff2b 	bl	800846e <send_cmd>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1f2      	bne.n	8008604 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800861e:	f7ff fe1f 	bl	8008260 <SPI_Timer_Status>
 8008622:	4603      	mov	r3, r0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d051      	beq.n	80086cc <USER_SPI_initialize+0x180>
 8008628:	2100      	movs	r1, #0
 800862a:	203a      	movs	r0, #58	@ 0x3a
 800862c:	f7ff ff1f 	bl	800846e <send_cmd>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d14a      	bne.n	80086cc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008636:	2300      	movs	r3, #0
 8008638:	73fb      	strb	r3, [r7, #15]
 800863a:	e00d      	b.n	8008658 <USER_SPI_initialize+0x10c>
 800863c:	7bfc      	ldrb	r4, [r7, #15]
 800863e:	20ff      	movs	r0, #255	@ 0xff
 8008640:	f7ff fe24 	bl	800828c <xchg_spi>
 8008644:	4603      	mov	r3, r0
 8008646:	461a      	mov	r2, r3
 8008648:	f104 0310 	add.w	r3, r4, #16
 800864c:	443b      	add	r3, r7
 800864e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008652:	7bfb      	ldrb	r3, [r7, #15]
 8008654:	3301      	adds	r3, #1
 8008656:	73fb      	strb	r3, [r7, #15]
 8008658:	7bfb      	ldrb	r3, [r7, #15]
 800865a:	2b03      	cmp	r3, #3
 800865c:	d9ee      	bls.n	800863c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800865e:	7a3b      	ldrb	r3, [r7, #8]
 8008660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008664:	2b00      	cmp	r3, #0
 8008666:	d001      	beq.n	800866c <USER_SPI_initialize+0x120>
 8008668:	230c      	movs	r3, #12
 800866a:	e000      	b.n	800866e <USER_SPI_initialize+0x122>
 800866c:	2304      	movs	r3, #4
 800866e:	737b      	strb	r3, [r7, #13]
 8008670:	e02c      	b.n	80086cc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008672:	2100      	movs	r1, #0
 8008674:	20a9      	movs	r0, #169	@ 0xa9
 8008676:	f7ff fefa 	bl	800846e <send_cmd>
 800867a:	4603      	mov	r3, r0
 800867c:	2b01      	cmp	r3, #1
 800867e:	d804      	bhi.n	800868a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008680:	2302      	movs	r3, #2
 8008682:	737b      	strb	r3, [r7, #13]
 8008684:	23a9      	movs	r3, #169	@ 0xa9
 8008686:	73bb      	strb	r3, [r7, #14]
 8008688:	e003      	b.n	8008692 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800868a:	2301      	movs	r3, #1
 800868c:	737b      	strb	r3, [r7, #13]
 800868e:	2301      	movs	r3, #1
 8008690:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008692:	bf00      	nop
 8008694:	f7ff fde4 	bl	8008260 <SPI_Timer_Status>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d007      	beq.n	80086ae <USER_SPI_initialize+0x162>
 800869e:	7bbb      	ldrb	r3, [r7, #14]
 80086a0:	2100      	movs	r1, #0
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7ff fee3 	bl	800846e <send_cmd>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1f2      	bne.n	8008694 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80086ae:	f7ff fdd7 	bl	8008260 <SPI_Timer_Status>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <USER_SPI_initialize+0x17c>
 80086b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80086bc:	2010      	movs	r0, #16
 80086be:	f7ff fed6 	bl	800846e <send_cmd>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d001      	beq.n	80086cc <USER_SPI_initialize+0x180>
				ty = 0;
 80086c8:	2300      	movs	r3, #0
 80086ca:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80086cc:	4a14      	ldr	r2, [pc, #80]	@ (8008720 <USER_SPI_initialize+0x1d4>)
 80086ce:	7b7b      	ldrb	r3, [r7, #13]
 80086d0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80086d2:	f7ff fe45 	bl	8008360 <despiselect>

	if (ty) {			/* OK */
 80086d6:	7b7b      	ldrb	r3, [r7, #13]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d012      	beq.n	8008702 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80086dc:	4b0f      	ldr	r3, [pc, #60]	@ (800871c <USER_SPI_initialize+0x1d0>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80086e6:	4b0d      	ldr	r3, [pc, #52]	@ (800871c <USER_SPI_initialize+0x1d0>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f042 0208 	orr.w	r2, r2, #8
 80086ee:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80086f0:	4b09      	ldr	r3, [pc, #36]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	f023 0301 	bic.w	r3, r3, #1
 80086fa:	b2da      	uxtb	r2, r3
 80086fc:	4b06      	ldr	r3, [pc, #24]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 80086fe:	701a      	strb	r2, [r3, #0]
 8008700:	e002      	b.n	8008708 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008702:	4b05      	ldr	r3, [pc, #20]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 8008704:	2201      	movs	r2, #1
 8008706:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008708:	4b03      	ldr	r3, [pc, #12]	@ (8008718 <USER_SPI_initialize+0x1cc>)
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	b2db      	uxtb	r3, r3
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	bd90      	pop	{r4, r7, pc}
 8008716:	bf00      	nop
 8008718:	20000008 	.word	0x20000008
 800871c:	200011f8 	.word	0x200011f8
 8008720:	20002984 	.word	0x20002984

08008724 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	4603      	mov	r3, r0
 800872c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800872e:	79fb      	ldrb	r3, [r7, #7]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d001      	beq.n	8008738 <USER_SPI_status+0x14>
 8008734:	2301      	movs	r3, #1
 8008736:	e002      	b.n	800873e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008738:	4b04      	ldr	r3, [pc, #16]	@ (800874c <USER_SPI_status+0x28>)
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	b2db      	uxtb	r3, r3
}
 800873e:	4618      	mov	r0, r3
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	20000008 	.word	0x20000008

08008750 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	607a      	str	r2, [r7, #4]
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008760:	7bfb      	ldrb	r3, [r7, #15]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d102      	bne.n	800876c <USER_SPI_read+0x1c>
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d101      	bne.n	8008770 <USER_SPI_read+0x20>
 800876c:	2304      	movs	r3, #4
 800876e:	e04d      	b.n	800880c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008770:	4b28      	ldr	r3, [pc, #160]	@ (8008814 <USER_SPI_read+0xc4>)
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <USER_SPI_read+0x32>
 800877e:	2303      	movs	r3, #3
 8008780:	e044      	b.n	800880c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8008782:	4b25      	ldr	r3, [pc, #148]	@ (8008818 <USER_SPI_read+0xc8>)
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	f003 0308 	and.w	r3, r3, #8
 800878a:	2b00      	cmp	r3, #0
 800878c:	d102      	bne.n	8008794 <USER_SPI_read+0x44>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	025b      	lsls	r3, r3, #9
 8008792:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	2b01      	cmp	r3, #1
 8008798:	d111      	bne.n	80087be <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800879a:	6879      	ldr	r1, [r7, #4]
 800879c:	2011      	movs	r0, #17
 800879e:	f7ff fe66 	bl	800846e <send_cmd>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d129      	bne.n	80087fc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80087a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80087ac:	68b8      	ldr	r0, [r7, #8]
 80087ae:	f7ff fe03 	bl	80083b8 <rcvr_datablock>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d021      	beq.n	80087fc <USER_SPI_read+0xac>
			count = 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	603b      	str	r3, [r7, #0]
 80087bc:	e01e      	b.n	80087fc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	2012      	movs	r0, #18
 80087c2:	f7ff fe54 	bl	800846e <send_cmd>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d117      	bne.n	80087fc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80087cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80087d0:	68b8      	ldr	r0, [r7, #8]
 80087d2:	f7ff fdf1 	bl	80083b8 <rcvr_datablock>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00a      	beq.n	80087f2 <USER_SPI_read+0xa2>
				buff += 512;
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80087e2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	3b01      	subs	r3, #1
 80087e8:	603b      	str	r3, [r7, #0]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1ed      	bne.n	80087cc <USER_SPI_read+0x7c>
 80087f0:	e000      	b.n	80087f4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80087f2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80087f4:	2100      	movs	r1, #0
 80087f6:	200c      	movs	r0, #12
 80087f8:	f7ff fe39 	bl	800846e <send_cmd>
		}
	}
	despiselect();
 80087fc:	f7ff fdb0 	bl	8008360 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	bf14      	ite	ne
 8008806:	2301      	movne	r3, #1
 8008808:	2300      	moveq	r3, #0
 800880a:	b2db      	uxtb	r3, r3
}
 800880c:	4618      	mov	r0, r3
 800880e:	3710      	adds	r7, #16
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	20000008 	.word	0x20000008
 8008818:	20002984 	.word	0x20002984

0800881c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	60b9      	str	r1, [r7, #8]
 8008824:	607a      	str	r2, [r7, #4]
 8008826:	603b      	str	r3, [r7, #0]
 8008828:	4603      	mov	r3, r0
 800882a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800882c:	7bfb      	ldrb	r3, [r7, #15]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d102      	bne.n	8008838 <USER_SPI_write+0x1c>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <USER_SPI_write+0x20>
 8008838:	2304      	movs	r3, #4
 800883a:	e063      	b.n	8008904 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800883c:	4b33      	ldr	r3, [pc, #204]	@ (800890c <USER_SPI_write+0xf0>)
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	f003 0301 	and.w	r3, r3, #1
 8008846:	2b00      	cmp	r3, #0
 8008848:	d001      	beq.n	800884e <USER_SPI_write+0x32>
 800884a:	2303      	movs	r3, #3
 800884c:	e05a      	b.n	8008904 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800884e:	4b2f      	ldr	r3, [pc, #188]	@ (800890c <USER_SPI_write+0xf0>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	b2db      	uxtb	r3, r3
 8008854:	f003 0304 	and.w	r3, r3, #4
 8008858:	2b00      	cmp	r3, #0
 800885a:	d001      	beq.n	8008860 <USER_SPI_write+0x44>
 800885c:	2302      	movs	r3, #2
 800885e:	e051      	b.n	8008904 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008860:	4b2b      	ldr	r3, [pc, #172]	@ (8008910 <USER_SPI_write+0xf4>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	f003 0308 	and.w	r3, r3, #8
 8008868:	2b00      	cmp	r3, #0
 800886a:	d102      	bne.n	8008872 <USER_SPI_write+0x56>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	025b      	lsls	r3, r3, #9
 8008870:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b01      	cmp	r3, #1
 8008876:	d110      	bne.n	800889a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008878:	6879      	ldr	r1, [r7, #4]
 800887a:	2018      	movs	r0, #24
 800887c:	f7ff fdf7 	bl	800846e <send_cmd>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d136      	bne.n	80088f4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8008886:	21fe      	movs	r1, #254	@ 0xfe
 8008888:	68b8      	ldr	r0, [r7, #8]
 800888a:	f7ff fdbe 	bl	800840a <xmit_datablock>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d02f      	beq.n	80088f4 <USER_SPI_write+0xd8>
			count = 0;
 8008894:	2300      	movs	r3, #0
 8008896:	603b      	str	r3, [r7, #0]
 8008898:	e02c      	b.n	80088f4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800889a:	4b1d      	ldr	r3, [pc, #116]	@ (8008910 <USER_SPI_write+0xf4>)
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	f003 0306 	and.w	r3, r3, #6
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d003      	beq.n	80088ae <USER_SPI_write+0x92>
 80088a6:	6839      	ldr	r1, [r7, #0]
 80088a8:	2097      	movs	r0, #151	@ 0x97
 80088aa:	f7ff fde0 	bl	800846e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80088ae:	6879      	ldr	r1, [r7, #4]
 80088b0:	2019      	movs	r0, #25
 80088b2:	f7ff fddc 	bl	800846e <send_cmd>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d11b      	bne.n	80088f4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80088bc:	21fc      	movs	r1, #252	@ 0xfc
 80088be:	68b8      	ldr	r0, [r7, #8]
 80088c0:	f7ff fda3 	bl	800840a <xmit_datablock>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00a      	beq.n	80088e0 <USER_SPI_write+0xc4>
				buff += 512;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80088d0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	3b01      	subs	r3, #1
 80088d6:	603b      	str	r3, [r7, #0]
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1ee      	bne.n	80088bc <USER_SPI_write+0xa0>
 80088de:	e000      	b.n	80088e2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80088e0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80088e2:	21fd      	movs	r1, #253	@ 0xfd
 80088e4:	2000      	movs	r0, #0
 80088e6:	f7ff fd90 	bl	800840a <xmit_datablock>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d101      	bne.n	80088f4 <USER_SPI_write+0xd8>
 80088f0:	2301      	movs	r3, #1
 80088f2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80088f4:	f7ff fd34 	bl	8008360 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	bf14      	ite	ne
 80088fe:	2301      	movne	r3, #1
 8008900:	2300      	moveq	r3, #0
 8008902:	b2db      	uxtb	r3, r3
}
 8008904:	4618      	mov	r0, r3
 8008906:	3710      	adds	r7, #16
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	20000008 	.word	0x20000008
 8008910:	20002984 	.word	0x20002984

08008914 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b08c      	sub	sp, #48	@ 0x30
 8008918:	af00      	add	r7, sp, #0
 800891a:	4603      	mov	r3, r0
 800891c:	603a      	str	r2, [r7, #0]
 800891e:	71fb      	strb	r3, [r7, #7]
 8008920:	460b      	mov	r3, r1
 8008922:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008924:	79fb      	ldrb	r3, [r7, #7]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <USER_SPI_ioctl+0x1a>
 800892a:	2304      	movs	r3, #4
 800892c:	e15a      	b.n	8008be4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800892e:	4baf      	ldr	r3, [pc, #700]	@ (8008bec <USER_SPI_ioctl+0x2d8>)
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	b2db      	uxtb	r3, r3
 8008934:	f003 0301 	and.w	r3, r3, #1
 8008938:	2b00      	cmp	r3, #0
 800893a:	d001      	beq.n	8008940 <USER_SPI_ioctl+0x2c>
 800893c:	2303      	movs	r3, #3
 800893e:	e151      	b.n	8008be4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8008946:	79bb      	ldrb	r3, [r7, #6]
 8008948:	2b04      	cmp	r3, #4
 800894a:	f200 8136 	bhi.w	8008bba <USER_SPI_ioctl+0x2a6>
 800894e:	a201      	add	r2, pc, #4	@ (adr r2, 8008954 <USER_SPI_ioctl+0x40>)
 8008950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008954:	08008969 	.word	0x08008969
 8008958:	0800897d 	.word	0x0800897d
 800895c:	08008bbb 	.word	0x08008bbb
 8008960:	08008a29 	.word	0x08008a29
 8008964:	08008b1f 	.word	0x08008b1f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008968:	f7ff fd0a 	bl	8008380 <spiselect>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	f000 8127 	beq.w	8008bc2 <USER_SPI_ioctl+0x2ae>
 8008974:	2300      	movs	r3, #0
 8008976:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800897a:	e122      	b.n	8008bc2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800897c:	2100      	movs	r1, #0
 800897e:	2009      	movs	r0, #9
 8008980:	f7ff fd75 	bl	800846e <send_cmd>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	f040 811d 	bne.w	8008bc6 <USER_SPI_ioctl+0x2b2>
 800898c:	f107 030c 	add.w	r3, r7, #12
 8008990:	2110      	movs	r1, #16
 8008992:	4618      	mov	r0, r3
 8008994:	f7ff fd10 	bl	80083b8 <rcvr_datablock>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 8113 	beq.w	8008bc6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80089a0:	7b3b      	ldrb	r3, [r7, #12]
 80089a2:	099b      	lsrs	r3, r3, #6
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d111      	bne.n	80089ce <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80089aa:	7d7b      	ldrb	r3, [r7, #21]
 80089ac:	461a      	mov	r2, r3
 80089ae:	7d3b      	ldrb	r3, [r7, #20]
 80089b0:	021b      	lsls	r3, r3, #8
 80089b2:	4413      	add	r3, r2
 80089b4:	461a      	mov	r2, r3
 80089b6:	7cfb      	ldrb	r3, [r7, #19]
 80089b8:	041b      	lsls	r3, r3, #16
 80089ba:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80089be:	4413      	add	r3, r2
 80089c0:	3301      	adds	r3, #1
 80089c2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	029a      	lsls	r2, r3, #10
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	e028      	b.n	8008a20 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80089ce:	7c7b      	ldrb	r3, [r7, #17]
 80089d0:	f003 030f 	and.w	r3, r3, #15
 80089d4:	b2da      	uxtb	r2, r3
 80089d6:	7dbb      	ldrb	r3, [r7, #22]
 80089d8:	09db      	lsrs	r3, r3, #7
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	4413      	add	r3, r2
 80089de:	b2da      	uxtb	r2, r3
 80089e0:	7d7b      	ldrb	r3, [r7, #21]
 80089e2:	005b      	lsls	r3, r3, #1
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	f003 0306 	and.w	r3, r3, #6
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	4413      	add	r3, r2
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	3302      	adds	r3, #2
 80089f2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80089f6:	7d3b      	ldrb	r3, [r7, #20]
 80089f8:	099b      	lsrs	r3, r3, #6
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	461a      	mov	r2, r3
 80089fe:	7cfb      	ldrb	r3, [r7, #19]
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	441a      	add	r2, r3
 8008a04:	7cbb      	ldrb	r3, [r7, #18]
 8008a06:	029b      	lsls	r3, r3, #10
 8008a08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a0c:	4413      	add	r3, r2
 8008a0e:	3301      	adds	r3, #1
 8008a10:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008a12:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a16:	3b09      	subs	r3, #9
 8008a18:	69fa      	ldr	r2, [r7, #28]
 8008a1a:	409a      	lsls	r2, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008a20:	2300      	movs	r3, #0
 8008a22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008a26:	e0ce      	b.n	8008bc6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008a28:	4b71      	ldr	r3, [pc, #452]	@ (8008bf0 <USER_SPI_ioctl+0x2dc>)
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	f003 0304 	and.w	r3, r3, #4
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d031      	beq.n	8008a98 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008a34:	2100      	movs	r1, #0
 8008a36:	208d      	movs	r0, #141	@ 0x8d
 8008a38:	f7ff fd19 	bl	800846e <send_cmd>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f040 80c3 	bne.w	8008bca <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008a44:	20ff      	movs	r0, #255	@ 0xff
 8008a46:	f7ff fc21 	bl	800828c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008a4a:	f107 030c 	add.w	r3, r7, #12
 8008a4e:	2110      	movs	r1, #16
 8008a50:	4618      	mov	r0, r3
 8008a52:	f7ff fcb1 	bl	80083b8 <rcvr_datablock>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f000 80b6 	beq.w	8008bca <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008a5e:	2330      	movs	r3, #48	@ 0x30
 8008a60:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a64:	e007      	b.n	8008a76 <USER_SPI_ioctl+0x162>
 8008a66:	20ff      	movs	r0, #255	@ 0xff
 8008a68:	f7ff fc10 	bl	800828c <xchg_spi>
 8008a6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a70:	3b01      	subs	r3, #1
 8008a72:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a76:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1f3      	bne.n	8008a66 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008a7e:	7dbb      	ldrb	r3, [r7, #22]
 8008a80:	091b      	lsrs	r3, r3, #4
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	461a      	mov	r2, r3
 8008a86:	2310      	movs	r3, #16
 8008a88:	fa03 f202 	lsl.w	r2, r3, r2
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008a90:	2300      	movs	r3, #0
 8008a92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008a96:	e098      	b.n	8008bca <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008a98:	2100      	movs	r1, #0
 8008a9a:	2009      	movs	r0, #9
 8008a9c:	f7ff fce7 	bl	800846e <send_cmd>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f040 8091 	bne.w	8008bca <USER_SPI_ioctl+0x2b6>
 8008aa8:	f107 030c 	add.w	r3, r7, #12
 8008aac:	2110      	movs	r1, #16
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7ff fc82 	bl	80083b8 <rcvr_datablock>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 8087 	beq.w	8008bca <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008abc:	4b4c      	ldr	r3, [pc, #304]	@ (8008bf0 <USER_SPI_ioctl+0x2dc>)
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	f003 0302 	and.w	r3, r3, #2
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d012      	beq.n	8008aee <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008ac8:	7dbb      	ldrb	r3, [r7, #22]
 8008aca:	005b      	lsls	r3, r3, #1
 8008acc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008ad0:	7dfa      	ldrb	r2, [r7, #23]
 8008ad2:	09d2      	lsrs	r2, r2, #7
 8008ad4:	b2d2      	uxtb	r2, r2
 8008ad6:	4413      	add	r3, r2
 8008ad8:	1c5a      	adds	r2, r3, #1
 8008ada:	7e7b      	ldrb	r3, [r7, #25]
 8008adc:	099b      	lsrs	r3, r3, #6
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	601a      	str	r2, [r3, #0]
 8008aec:	e013      	b.n	8008b16 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008aee:	7dbb      	ldrb	r3, [r7, #22]
 8008af0:	109b      	asrs	r3, r3, #2
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	f003 031f 	and.w	r3, r3, #31
 8008af8:	3301      	adds	r3, #1
 8008afa:	7dfa      	ldrb	r2, [r7, #23]
 8008afc:	00d2      	lsls	r2, r2, #3
 8008afe:	f002 0218 	and.w	r2, r2, #24
 8008b02:	7df9      	ldrb	r1, [r7, #23]
 8008b04:	0949      	lsrs	r1, r1, #5
 8008b06:	b2c9      	uxtb	r1, r1
 8008b08:	440a      	add	r2, r1
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	fb02 f303 	mul.w	r3, r2, r3
 8008b10:	461a      	mov	r2, r3
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008b16:	2300      	movs	r3, #0
 8008b18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008b1c:	e055      	b.n	8008bca <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008b1e:	4b34      	ldr	r3, [pc, #208]	@ (8008bf0 <USER_SPI_ioctl+0x2dc>)
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	f003 0306 	and.w	r3, r3, #6
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d051      	beq.n	8008bce <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008b2a:	f107 020c 	add.w	r2, r7, #12
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	210b      	movs	r1, #11
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7ff feee 	bl	8008914 <USER_SPI_ioctl>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d149      	bne.n	8008bd2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008b3e:	7b3b      	ldrb	r3, [r7, #12]
 8008b40:	099b      	lsrs	r3, r3, #6
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d104      	bne.n	8008b52 <USER_SPI_ioctl+0x23e>
 8008b48:	7dbb      	ldrb	r3, [r7, #22]
 8008b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d041      	beq.n	8008bd6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	623b      	str	r3, [r7, #32]
 8008b56:	6a3b      	ldr	r3, [r7, #32]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008b62:	4b23      	ldr	r3, [pc, #140]	@ (8008bf0 <USER_SPI_ioctl+0x2dc>)
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	f003 0308 	and.w	r3, r3, #8
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d105      	bne.n	8008b7a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b70:	025b      	lsls	r3, r3, #9
 8008b72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b76:	025b      	lsls	r3, r3, #9
 8008b78:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008b7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b7c:	2020      	movs	r0, #32
 8008b7e:	f7ff fc76 	bl	800846e <send_cmd>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d128      	bne.n	8008bda <USER_SPI_ioctl+0x2c6>
 8008b88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b8a:	2021      	movs	r0, #33	@ 0x21
 8008b8c:	f7ff fc6f 	bl	800846e <send_cmd>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d121      	bne.n	8008bda <USER_SPI_ioctl+0x2c6>
 8008b96:	2100      	movs	r1, #0
 8008b98:	2026      	movs	r0, #38	@ 0x26
 8008b9a:	f7ff fc68 	bl	800846e <send_cmd>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d11a      	bne.n	8008bda <USER_SPI_ioctl+0x2c6>
 8008ba4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008ba8:	f7ff fbb6 	bl	8008318 <wait_ready>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d013      	beq.n	8008bda <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008bb8:	e00f      	b.n	8008bda <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008bba:	2304      	movs	r3, #4
 8008bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008bc0:	e00c      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		break;
 8008bc2:	bf00      	nop
 8008bc4:	e00a      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		break;
 8008bc6:	bf00      	nop
 8008bc8:	e008      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		break;
 8008bca:	bf00      	nop
 8008bcc:	e006      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008bce:	bf00      	nop
 8008bd0:	e004      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008bd2:	bf00      	nop
 8008bd4:	e002      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008bd6:	bf00      	nop
 8008bd8:	e000      	b.n	8008bdc <USER_SPI_ioctl+0x2c8>
		break;
 8008bda:	bf00      	nop
	}

	despiselect();
 8008bdc:	f7ff fbc0 	bl	8008360 <despiselect>

	return res;
 8008be0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3730      	adds	r7, #48	@ 0x30
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}
 8008bec:	20000008 	.word	0x20000008
 8008bf0:	20002984 	.word	0x20002984

08008bf4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008bf4:	480d      	ldr	r0, [pc, #52]	@ (8008c2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008bf6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8008bf8:	f7fc fd88 	bl	800570c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008bfc:	480c      	ldr	r0, [pc, #48]	@ (8008c30 <LoopForever+0x6>)
  ldr r1, =_edata
 8008bfe:	490d      	ldr	r1, [pc, #52]	@ (8008c34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008c00:	4a0d      	ldr	r2, [pc, #52]	@ (8008c38 <LoopForever+0xe>)
  movs r3, #0
 8008c02:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008c04:	e002      	b.n	8008c0c <LoopCopyDataInit>

08008c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008c0a:	3304      	adds	r3, #4

08008c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008c10:	d3f9      	bcc.n	8008c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008c12:	4a0a      	ldr	r2, [pc, #40]	@ (8008c3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008c14:	4c0a      	ldr	r4, [pc, #40]	@ (8008c40 <LoopForever+0x16>)
  movs r3, #0
 8008c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008c18:	e001      	b.n	8008c1e <LoopFillZerobss>

08008c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008c1c:	3204      	adds	r2, #4

08008c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008c20:	d3fb      	bcc.n	8008c1a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8008c22:	f010 fc1d 	bl	8019460 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008c26:	f7fb fcf1 	bl	800460c <main>

08008c2a <LoopForever>:

LoopForever:
    b LoopForever
 8008c2a:	e7fe      	b.n	8008c2a <LoopForever>
  ldr   r0, =_estack
 8008c2c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008c34:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8008c38:	0801dd9c 	.word	0x0801dd9c
  ldr r2, =_sbss
 8008c3c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8008c40:	20003ee8 	.word	0x20003ee8

08008c44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008c44:	e7fe      	b.n	8008c44 <ADC1_2_IRQHandler>

08008c46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b082      	sub	sp, #8
 8008c4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008c50:	2003      	movs	r0, #3
 8008c52:	f001 fd8b 	bl	800a76c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008c56:	200f      	movs	r0, #15
 8008c58:	f000 f80e 	bl	8008c78 <HAL_InitTick>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d002      	beq.n	8008c68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	71fb      	strb	r3, [r7, #7]
 8008c66:	e001      	b.n	8008c6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008c68:	f7fc f9bc 	bl	8004fe4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008c6c:	79fb      	ldrb	r3, [r7, #7]

}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3708      	adds	r7, #8
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
	...

08008c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008c80:	2300      	movs	r3, #0
 8008c82:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008c84:	4b16      	ldr	r3, [pc, #88]	@ (8008ce0 <HAL_InitTick+0x68>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d022      	beq.n	8008cd2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008c8c:	4b15      	ldr	r3, [pc, #84]	@ (8008ce4 <HAL_InitTick+0x6c>)
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	4b13      	ldr	r3, [pc, #76]	@ (8008ce0 <HAL_InitTick+0x68>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008c98:	fbb1 f3f3 	udiv	r3, r1, r3
 8008c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f001 fd96 	bl	800a7d2 <HAL_SYSTICK_Config>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d10f      	bne.n	8008ccc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b0f      	cmp	r3, #15
 8008cb0:	d809      	bhi.n	8008cc6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	6879      	ldr	r1, [r7, #4]
 8008cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8008cba:	f001 fd62 	bl	800a782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8008ce8 <HAL_InitTick+0x70>)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6013      	str	r3, [r2, #0]
 8008cc4:	e007      	b.n	8008cd6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	73fb      	strb	r3, [r7, #15]
 8008cca:	e004      	b.n	8008cd6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	73fb      	strb	r3, [r7, #15]
 8008cd0:	e001      	b.n	8008cd6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3710      	adds	r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	20000010 	.word	0x20000010
 8008ce4:	20000004 	.word	0x20000004
 8008ce8:	2000000c 	.word	0x2000000c

08008cec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008cf0:	4b05      	ldr	r3, [pc, #20]	@ (8008d08 <HAL_IncTick+0x1c>)
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	4b05      	ldr	r3, [pc, #20]	@ (8008d0c <HAL_IncTick+0x20>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	4a03      	ldr	r2, [pc, #12]	@ (8008d08 <HAL_IncTick+0x1c>)
 8008cfc:	6013      	str	r3, [r2, #0]
}
 8008cfe:	bf00      	nop
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	20002990 	.word	0x20002990
 8008d0c:	20000010 	.word	0x20000010

08008d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008d10:	b480      	push	{r7}
 8008d12:	af00      	add	r7, sp, #0
  return uwTick;
 8008d14:	4b03      	ldr	r3, [pc, #12]	@ (8008d24 <HAL_GetTick+0x14>)
 8008d16:	681b      	ldr	r3, [r3, #0]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	20002990 	.word	0x20002990

08008d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008d30:	f7ff ffee 	bl	8008d10 <HAL_GetTick>
 8008d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d40:	d004      	beq.n	8008d4c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008d42:	4b09      	ldr	r3, [pc, #36]	@ (8008d68 <HAL_Delay+0x40>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4413      	add	r3, r2
 8008d4a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008d4c:	bf00      	nop
 8008d4e:	f7ff ffdf 	bl	8008d10 <HAL_GetTick>
 8008d52:	4602      	mov	r2, r0
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	1ad3      	subs	r3, r2, r3
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d8f7      	bhi.n	8008d4e <HAL_Delay+0x26>
  {
  }
}
 8008d5e:	bf00      	nop
 8008d60:	bf00      	nop
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	20000010 	.word	0x20000010

08008d6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	431a      	orrs	r2, r3
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	609a      	str	r2, [r3, #8]
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	431a      	orrs	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	609a      	str	r2, [r3, #8]
}
 8008dac:	bf00      	nop
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b087      	sub	sp, #28
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	607a      	str	r2, [r7, #4]
 8008de0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	3360      	adds	r3, #96	@ 0x60
 8008de6:	461a      	mov	r2, r3
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	4b08      	ldr	r3, [pc, #32]	@ (8008e18 <LL_ADC_SetOffset+0x44>)
 8008df6:	4013      	ands	r3, r2
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008dfe:	683a      	ldr	r2, [r7, #0]
 8008e00:	430a      	orrs	r2, r1
 8008e02:	4313      	orrs	r3, r2
 8008e04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008e0c:	bf00      	nop
 8008e0e:	371c      	adds	r7, #28
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	03fff000 	.word	0x03fff000

08008e1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	3360      	adds	r3, #96	@ 0x60
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3714      	adds	r7, #20
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	3360      	adds	r3, #96	@ 0x60
 8008e58:	461a      	mov	r2, r3
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	009b      	lsls	r3, r3, #2
 8008e5e:	4413      	add	r3, r2
 8008e60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	431a      	orrs	r2, r3
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008e72:	bf00      	nop
 8008e74:	371c      	adds	r7, #28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b087      	sub	sp, #28
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	60b9      	str	r1, [r7, #8]
 8008e88:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	3360      	adds	r3, #96	@ 0x60
 8008e8e:	461a      	mov	r2, r3
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	431a      	orrs	r2, r3
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008ea8:	bf00      	nop
 8008eaa:	371c      	adds	r7, #28
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3360      	adds	r3, #96	@ 0x60
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008ede:	bf00      	nop
 8008ee0:	371c      	adds	r7, #28
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr

08008eea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008eea:	b480      	push	{r7}
 8008eec:	b083      	sub	sp, #12
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
 8008ef2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	431a      	orrs	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	615a      	str	r2, [r3, #20]
}
 8008f04:	bf00      	nop
 8008f06:	370c      	adds	r7, #12
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr

08008f10 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	68db      	ldr	r3, [r3, #12]
 8008f1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d101      	bne.n	8008f28 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008f24:	2301      	movs	r3, #1
 8008f26:	e000      	b.n	8008f2a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	370c      	adds	r7, #12
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr

08008f36 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008f36:	b480      	push	{r7}
 8008f38:	b087      	sub	sp, #28
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	60f8      	str	r0, [r7, #12]
 8008f3e:	60b9      	str	r1, [r7, #8]
 8008f40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	3330      	adds	r3, #48	@ 0x30
 8008f46:	461a      	mov	r2, r3
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	0a1b      	lsrs	r3, r3, #8
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	f003 030c 	and.w	r3, r3, #12
 8008f52:	4413      	add	r3, r2
 8008f54:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	211f      	movs	r1, #31
 8008f62:	fa01 f303 	lsl.w	r3, r1, r3
 8008f66:	43db      	mvns	r3, r3
 8008f68:	401a      	ands	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	0e9b      	lsrs	r3, r3, #26
 8008f6e:	f003 011f 	and.w	r1, r3, #31
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	f003 031f 	and.w	r3, r3, #31
 8008f78:	fa01 f303 	lsl.w	r3, r1, r3
 8008f7c:	431a      	orrs	r2, r3
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008f82:	bf00      	nop
 8008f84:	371c      	adds	r7, #28
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b087      	sub	sp, #28
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	60f8      	str	r0, [r7, #12]
 8008f96:	60b9      	str	r1, [r7, #8]
 8008f98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	3314      	adds	r3, #20
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	0e5b      	lsrs	r3, r3, #25
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	f003 0304 	and.w	r3, r3, #4
 8008faa:	4413      	add	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	0d1b      	lsrs	r3, r3, #20
 8008fb6:	f003 031f 	and.w	r3, r3, #31
 8008fba:	2107      	movs	r1, #7
 8008fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc0:	43db      	mvns	r3, r3
 8008fc2:	401a      	ands	r2, r3
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	0d1b      	lsrs	r3, r3, #20
 8008fc8:	f003 031f 	and.w	r3, r3, #31
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	fa01 f303 	lsl.w	r3, r1, r3
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008fd8:	bf00      	nop
 8008fda:	371c      	adds	r7, #28
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b085      	sub	sp, #20
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	60b9      	str	r1, [r7, #8]
 8008fee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ffc:	43db      	mvns	r3, r3
 8008ffe:	401a      	ands	r2, r3
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f003 0318 	and.w	r3, r3, #24
 8009006:	4908      	ldr	r1, [pc, #32]	@ (8009028 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009008:	40d9      	lsrs	r1, r3
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	400b      	ands	r3, r1
 800900e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009012:	431a      	orrs	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800901a:	bf00      	nop
 800901c:	3714      	adds	r7, #20
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	0007ffff 	.word	0x0007ffff

0800902c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f003 031f 	and.w	r3, r3, #31
}
 800903c:	4618      	mov	r0, r3
 800903e:	370c      	adds	r7, #12
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009058:	4618      	mov	r0, r3
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009074:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	6093      	str	r3, [r2, #8]
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800909c:	d101      	bne.n	80090a2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800909e:	2301      	movs	r3, #1
 80090a0:	e000      	b.n	80090a4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	370c      	adds	r7, #12
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80090c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80090cc:	bf00      	nop
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090ec:	d101      	bne.n	80090f2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80090ee:	2301      	movs	r3, #1
 80090f0:	e000      	b.n	80090f4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80090f2:	2300      	movs	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	370c      	adds	r7, #12
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009100:	b480      	push	{r7}
 8009102:	b083      	sub	sp, #12
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009110:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009114:	f043 0201 	orr.w	r2, r3, #1
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr

08009128 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	689b      	ldr	r3, [r3, #8]
 8009134:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009138:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800913c:	f043 0202 	orr.w	r2, r3, #2
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f003 0301 	and.w	r3, r3, #1
 8009160:	2b01      	cmp	r3, #1
 8009162:	d101      	bne.n	8009168 <LL_ADC_IsEnabled+0x18>
 8009164:	2301      	movs	r3, #1
 8009166:	e000      	b.n	800916a <LL_ADC_IsEnabled+0x1a>
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	370c      	adds	r7, #12
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr

08009176 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009176:	b480      	push	{r7}
 8009178:	b083      	sub	sp, #12
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f003 0302 	and.w	r3, r3, #2
 8009186:	2b02      	cmp	r3, #2
 8009188:	d101      	bne.n	800918e <LL_ADC_IsDisableOngoing+0x18>
 800918a:	2301      	movs	r3, #1
 800918c:	e000      	b.n	8009190 <LL_ADC_IsDisableOngoing+0x1a>
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80091b0:	f043 0204 	orr.w	r2, r3, #4
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80091b8:	bf00      	nop
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80091d8:	f043 0210 	orr.w	r2, r3, #16
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f003 0304 	and.w	r3, r3, #4
 80091fc:	2b04      	cmp	r3, #4
 80091fe:	d101      	bne.n	8009204 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009200:	2301      	movs	r3, #1
 8009202:	e000      	b.n	8009206 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009212:	b480      	push	{r7}
 8009214:	b083      	sub	sp, #12
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009222:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009226:	f043 0220 	orr.w	r2, r3, #32
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800922e:	bf00      	nop
 8009230:	370c      	adds	r7, #12
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr

0800923a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800923a:	b480      	push	{r7}
 800923c:	b083      	sub	sp, #12
 800923e:	af00      	add	r7, sp, #0
 8009240:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f003 0308 	and.w	r3, r3, #8
 800924a:	2b08      	cmp	r3, #8
 800924c:	d101      	bne.n	8009252 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800924e:	2301      	movs	r3, #1
 8009250:	e000      	b.n	8009254 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009260:	b590      	push	{r4, r7, lr}
 8009262:	b089      	sub	sp, #36	@ 0x24
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009268:	2300      	movs	r3, #0
 800926a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800926c:	2300      	movs	r3, #0
 800926e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e167      	b.n	800954a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	695b      	ldr	r3, [r3, #20]
 800927e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009284:	2b00      	cmp	r3, #0
 8009286:	d109      	bne.n	800929c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f7fb fecf 	bl	800502c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7ff fef1 	bl	8009088 <LL_ADC_IsDeepPowerDownEnabled>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d004      	beq.n	80092b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7ff fed7 	bl	8009064 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff ff0c 	bl	80090d8 <LL_ADC_IsInternalRegulatorEnabled>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d115      	bne.n	80092f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7ff fef0 	bl	80090b0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80092d0:	4ba0      	ldr	r3, [pc, #640]	@ (8009554 <HAL_ADC_Init+0x2f4>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	099b      	lsrs	r3, r3, #6
 80092d6:	4aa0      	ldr	r2, [pc, #640]	@ (8009558 <HAL_ADC_Init+0x2f8>)
 80092d8:	fba2 2303 	umull	r2, r3, r2, r3
 80092dc:	099b      	lsrs	r3, r3, #6
 80092de:	3301      	adds	r3, #1
 80092e0:	005b      	lsls	r3, r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80092e4:	e002      	b.n	80092ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	3b01      	subs	r3, #1
 80092ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d1f9      	bne.n	80092e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7ff feee 	bl	80090d8 <LL_ADC_IsInternalRegulatorEnabled>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d10d      	bne.n	800931e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009306:	f043 0210 	orr.w	r2, r3, #16
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009312:	f043 0201 	orr.w	r2, r3, #1
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4618      	mov	r0, r3
 8009324:	f7ff ff62 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 8009328:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800932e:	f003 0310 	and.w	r3, r3, #16
 8009332:	2b00      	cmp	r3, #0
 8009334:	f040 8100 	bne.w	8009538 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	2b00      	cmp	r3, #0
 800933c:	f040 80fc 	bne.w	8009538 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009344:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009348:	f043 0202 	orr.w	r2, r3, #2
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4618      	mov	r0, r3
 8009356:	f7ff fefb 	bl	8009150 <LL_ADC_IsEnabled>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d111      	bne.n	8009384 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009360:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009364:	f7ff fef4 	bl	8009150 <LL_ADC_IsEnabled>
 8009368:	4604      	mov	r4, r0
 800936a:	487c      	ldr	r0, [pc, #496]	@ (800955c <HAL_ADC_Init+0x2fc>)
 800936c:	f7ff fef0 	bl	8009150 <LL_ADC_IsEnabled>
 8009370:	4603      	mov	r3, r0
 8009372:	4323      	orrs	r3, r4
 8009374:	2b00      	cmp	r3, #0
 8009376:	d105      	bne.n	8009384 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	4619      	mov	r1, r3
 800937e:	4878      	ldr	r0, [pc, #480]	@ (8009560 <HAL_ADC_Init+0x300>)
 8009380:	f7ff fcf4 	bl	8008d6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	7f5b      	ldrb	r3, [r3, #29]
 8009388:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800938e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009394:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800939a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80093a2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80093a4:	4313      	orrs	r3, r2
 80093a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d106      	bne.n	80093c0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b6:	3b01      	subs	r3, #1
 80093b8:	045b      	lsls	r3, r3, #17
 80093ba:	69ba      	ldr	r2, [r7, #24]
 80093bc:	4313      	orrs	r3, r2
 80093be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d009      	beq.n	80093dc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093cc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80093d6:	69ba      	ldr	r2, [r7, #24]
 80093d8:	4313      	orrs	r3, r2
 80093da:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	68da      	ldr	r2, [r3, #12]
 80093e2:	4b60      	ldr	r3, [pc, #384]	@ (8009564 <HAL_ADC_Init+0x304>)
 80093e4:	4013      	ands	r3, r2
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	69b9      	ldr	r1, [r7, #24]
 80093ec:	430b      	orrs	r3, r1
 80093ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4618      	mov	r0, r3
 800940c:	f7ff ff15 	bl	800923a <LL_ADC_INJ_IsConversionOngoing>
 8009410:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d16d      	bne.n	80094f4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d16a      	bne.n	80094f4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009422:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800942a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800942c:	4313      	orrs	r3, r2
 800942e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800943a:	f023 0302 	bic.w	r3, r3, #2
 800943e:	687a      	ldr	r2, [r7, #4]
 8009440:	6812      	ldr	r2, [r2, #0]
 8009442:	69b9      	ldr	r1, [r7, #24]
 8009444:	430b      	orrs	r3, r1
 8009446:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d017      	beq.n	8009480 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	691a      	ldr	r2, [r3, #16]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800945e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009468:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800946c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	6911      	ldr	r1, [r2, #16]
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	6812      	ldr	r2, [r2, #0]
 8009478:	430b      	orrs	r3, r1
 800947a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800947e:	e013      	b.n	80094a8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	691a      	ldr	r2, [r3, #16]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800948e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	6812      	ldr	r2, [r2, #0]
 800949c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80094a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80094a4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d118      	bne.n	80094e4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	691b      	ldr	r3, [r3, #16]
 80094b8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80094bc:	f023 0304 	bic.w	r3, r3, #4
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80094c8:	4311      	orrs	r1, r2
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80094ce:	4311      	orrs	r1, r2
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80094d4:	430a      	orrs	r2, r1
 80094d6:	431a      	orrs	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f042 0201 	orr.w	r2, r2, #1
 80094e0:	611a      	str	r2, [r3, #16]
 80094e2:	e007      	b.n	80094f4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	691a      	ldr	r2, [r3, #16]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f022 0201 	bic.w	r2, r2, #1
 80094f2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	695b      	ldr	r3, [r3, #20]
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d10c      	bne.n	8009516 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009502:	f023 010f 	bic.w	r1, r3, #15
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	1e5a      	subs	r2, r3, #1
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	430a      	orrs	r2, r1
 8009512:	631a      	str	r2, [r3, #48]	@ 0x30
 8009514:	e007      	b.n	8009526 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f022 020f 	bic.w	r2, r2, #15
 8009524:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952a:	f023 0303 	bic.w	r3, r3, #3
 800952e:	f043 0201 	orr.w	r2, r3, #1
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009536:	e007      	b.n	8009548 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800953c:	f043 0210 	orr.w	r2, r3, #16
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009548:	7ffb      	ldrb	r3, [r7, #31]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3724      	adds	r7, #36	@ 0x24
 800954e:	46bd      	mov	sp, r7
 8009550:	bd90      	pop	{r4, r7, pc}
 8009552:	bf00      	nop
 8009554:	20000004 	.word	0x20000004
 8009558:	053e2d63 	.word	0x053e2d63
 800955c:	50000100 	.word	0x50000100
 8009560:	50000300 	.word	0x50000300
 8009564:	fff04007 	.word	0xfff04007

08009568 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009570:	4859      	ldr	r0, [pc, #356]	@ (80096d8 <HAL_ADC_Start+0x170>)
 8009572:	f7ff fd5b 	bl	800902c <LL_ADC_GetMultimode>
 8009576:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4618      	mov	r0, r3
 800957e:	f7ff fe35 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 8009582:	4603      	mov	r3, r0
 8009584:	2b00      	cmp	r3, #0
 8009586:	f040 809f 	bne.w	80096c8 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009590:	2b01      	cmp	r3, #1
 8009592:	d101      	bne.n	8009598 <HAL_ADC_Start+0x30>
 8009594:	2302      	movs	r3, #2
 8009596:	e09a      	b.n	80096ce <HAL_ADC_Start+0x166>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 fe63 	bl	800a26c <ADC_Enable>
 80095a6:	4603      	mov	r3, r0
 80095a8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80095aa:	7dfb      	ldrb	r3, [r7, #23]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	f040 8086 	bne.w	80096be <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80095ba:	f023 0301 	bic.w	r3, r3, #1
 80095be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a44      	ldr	r2, [pc, #272]	@ (80096dc <HAL_ADC_Start+0x174>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d002      	beq.n	80095d6 <HAL_ADC_Start+0x6e>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	e001      	b.n	80095da <HAL_ADC_Start+0x72>
 80095d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	6812      	ldr	r2, [r2, #0]
 80095de:	4293      	cmp	r3, r2
 80095e0:	d002      	beq.n	80095e8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d105      	bne.n	80095f4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80095fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009600:	d106      	bne.n	8009610 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009606:	f023 0206 	bic.w	r2, r3, #6
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	661a      	str	r2, [r3, #96]	@ 0x60
 800960e:	e002      	b.n	8009616 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	221c      	movs	r2, #28
 800961c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a2c      	ldr	r2, [pc, #176]	@ (80096dc <HAL_ADC_Start+0x174>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d002      	beq.n	8009636 <HAL_ADC_Start+0xce>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	e001      	b.n	800963a <HAL_ADC_Start+0xd2>
 8009636:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	6812      	ldr	r2, [r2, #0]
 800963e:	4293      	cmp	r3, r2
 8009640:	d008      	beq.n	8009654 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d005      	beq.n	8009654 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	2b05      	cmp	r3, #5
 800964c:	d002      	beq.n	8009654 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	2b09      	cmp	r3, #9
 8009652:	d114      	bne.n	800967e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d007      	beq.n	8009672 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009666:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800966a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4618      	mov	r0, r3
 8009678:	f7ff fd90 	bl	800919c <LL_ADC_REG_StartConversion>
 800967c:	e026      	b.n	80096cc <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009682:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a13      	ldr	r2, [pc, #76]	@ (80096dc <HAL_ADC_Start+0x174>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d002      	beq.n	800969a <HAL_ADC_Start+0x132>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	e001      	b.n	800969e <HAL_ADC_Start+0x136>
 800969a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800969e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00f      	beq.n	80096cc <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80096b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80096bc:	e006      	b.n	80096cc <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80096c6:	e001      	b.n	80096cc <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80096c8:	2302      	movs	r3, #2
 80096ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3718      	adds	r7, #24
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	50000300 	.word	0x50000300
 80096dc:	50000100 	.word	0x50000100

080096e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d101      	bne.n	80096f6 <HAL_ADC_Stop+0x16>
 80096f2:	2302      	movs	r3, #2
 80096f4:	e023      	b.n	800973e <HAL_ADC_Stop+0x5e>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2201      	movs	r2, #1
 80096fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80096fe:	2103      	movs	r1, #3
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fcf7 	bl	800a0f4 <ADC_ConversionStop>
 8009706:	4603      	mov	r3, r0
 8009708:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800970a:	7bfb      	ldrb	r3, [r7, #15]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d111      	bne.n	8009734 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fe31 	bl	800a378 <ADC_Disable>
 8009716:	4603      	mov	r3, r0
 8009718:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800971a:	7bfb      	ldrb	r3, [r7, #15]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d109      	bne.n	8009734 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009724:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009728:	f023 0301 	bic.w	r3, r3, #1
 800972c:	f043 0201 	orr.w	r2, r3, #1
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800973c:	7bfb      	ldrb	r3, [r7, #15]
}
 800973e:	4618      	mov	r0, r3
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009748 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b088      	sub	sp, #32
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009752:	4867      	ldr	r0, [pc, #412]	@ (80098f0 <HAL_ADC_PollForConversion+0x1a8>)
 8009754:	f7ff fc6a 	bl	800902c <LL_ADC_GetMultimode>
 8009758:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	2b08      	cmp	r3, #8
 8009760:	d102      	bne.n	8009768 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8009762:	2308      	movs	r3, #8
 8009764:	61fb      	str	r3, [r7, #28]
 8009766:	e02a      	b.n	80097be <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d005      	beq.n	800977a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	2b05      	cmp	r3, #5
 8009772:	d002      	beq.n	800977a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	2b09      	cmp	r3, #9
 8009778:	d111      	bne.n	800979e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	f003 0301 	and.w	r3, r3, #1
 8009784:	2b00      	cmp	r3, #0
 8009786:	d007      	beq.n	8009798 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800978c:	f043 0220 	orr.w	r2, r3, #32
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009794:	2301      	movs	r3, #1
 8009796:	e0a6      	b.n	80098e6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009798:	2304      	movs	r3, #4
 800979a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800979c:	e00f      	b.n	80097be <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800979e:	4854      	ldr	r0, [pc, #336]	@ (80098f0 <HAL_ADC_PollForConversion+0x1a8>)
 80097a0:	f7ff fc52 	bl	8009048 <LL_ADC_GetMultiDMATransfer>
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d007      	beq.n	80097ba <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ae:	f043 0220 	orr.w	r2, r3, #32
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	e095      	b.n	80098e6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80097ba:	2304      	movs	r3, #4
 80097bc:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80097be:	f7ff faa7 	bl	8008d10 <HAL_GetTick>
 80097c2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80097c4:	e021      	b.n	800980a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097cc:	d01d      	beq.n	800980a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80097ce:	f7ff fa9f 	bl	8008d10 <HAL_GetTick>
 80097d2:	4602      	mov	r2, r0
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	683a      	ldr	r2, [r7, #0]
 80097da:	429a      	cmp	r2, r3
 80097dc:	d302      	bcc.n	80097e4 <HAL_ADC_PollForConversion+0x9c>
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d112      	bne.n	800980a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	4013      	ands	r3, r2
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10b      	bne.n	800980a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097f6:	f043 0204 	orr.w	r2, r3, #4
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e06d      	b.n	80098e6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	4013      	ands	r3, r2
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0d6      	beq.n	80097c6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800981c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4618      	mov	r0, r3
 800982a:	f7ff fb71 	bl	8008f10 <LL_ADC_REG_IsTriggerSourceSWStart>
 800982e:	4603      	mov	r3, r0
 8009830:	2b00      	cmp	r3, #0
 8009832:	d01c      	beq.n	800986e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	7f5b      	ldrb	r3, [r3, #29]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d118      	bne.n	800986e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f003 0308 	and.w	r3, r3, #8
 8009846:	2b08      	cmp	r3, #8
 8009848:	d111      	bne.n	800986e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800984e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800985a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800985e:	2b00      	cmp	r3, #0
 8009860:	d105      	bne.n	800986e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009866:	f043 0201 	orr.w	r2, r3, #1
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a20      	ldr	r2, [pc, #128]	@ (80098f4 <HAL_ADC_PollForConversion+0x1ac>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d002      	beq.n	800987e <HAL_ADC_PollForConversion+0x136>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	e001      	b.n	8009882 <HAL_ADC_PollForConversion+0x13a>
 800987e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	6812      	ldr	r2, [r2, #0]
 8009886:	4293      	cmp	r3, r2
 8009888:	d008      	beq.n	800989c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d005      	beq.n	800989c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	2b05      	cmp	r3, #5
 8009894:	d002      	beq.n	800989c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	2b09      	cmp	r3, #9
 800989a:	d104      	bne.n	80098a6 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	61bb      	str	r3, [r7, #24]
 80098a4:	e00d      	b.n	80098c2 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a12      	ldr	r2, [pc, #72]	@ (80098f4 <HAL_ADC_PollForConversion+0x1ac>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d002      	beq.n	80098b6 <HAL_ADC_PollForConversion+0x16e>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	e001      	b.n	80098ba <HAL_ADC_PollForConversion+0x172>
 80098b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80098ba:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	2b08      	cmp	r3, #8
 80098c6:	d104      	bne.n	80098d2 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2208      	movs	r2, #8
 80098ce:	601a      	str	r2, [r3, #0]
 80098d0:	e008      	b.n	80098e4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d103      	bne.n	80098e4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	220c      	movs	r2, #12
 80098e2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3720      	adds	r7, #32
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	50000300 	.word	0x50000300
 80098f4:	50000100 	.word	0x50000100

080098f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b083      	sub	sp, #12
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009906:	4618      	mov	r0, r3
 8009908:	370c      	adds	r7, #12
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
	...

08009914 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b0b6      	sub	sp, #216	@ 0xd8
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800991e:	2300      	movs	r3, #0
 8009920:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009924:	2300      	movs	r3, #0
 8009926:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800992e:	2b01      	cmp	r3, #1
 8009930:	d101      	bne.n	8009936 <HAL_ADC_ConfigChannel+0x22>
 8009932:	2302      	movs	r3, #2
 8009934:	e3c8      	b.n	800a0c8 <HAL_ADC_ConfigChannel+0x7b4>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2201      	movs	r2, #1
 800993a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4618      	mov	r0, r3
 8009944:	f7ff fc52 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	f040 83ad 	bne.w	800a0aa <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6818      	ldr	r0, [r3, #0]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	6859      	ldr	r1, [r3, #4]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	461a      	mov	r2, r3
 800995e:	f7ff faea 	bl	8008f36 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4618      	mov	r0, r3
 8009968:	f7ff fc40 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 800996c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4618      	mov	r0, r3
 8009976:	f7ff fc60 	bl	800923a <LL_ADC_INJ_IsConversionOngoing>
 800997a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800997e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009982:	2b00      	cmp	r3, #0
 8009984:	f040 81d9 	bne.w	8009d3a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009988:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800998c:	2b00      	cmp	r3, #0
 800998e:	f040 81d4 	bne.w	8009d3a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800999a:	d10f      	bne.n	80099bc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6818      	ldr	r0, [r3, #0]
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2200      	movs	r2, #0
 80099a6:	4619      	mov	r1, r3
 80099a8:	f7ff faf1 	bl	8008f8e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff fa98 	bl	8008eea <LL_ADC_SetSamplingTimeCommonConfig>
 80099ba:	e00e      	b.n	80099da <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6818      	ldr	r0, [r3, #0]
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	6819      	ldr	r1, [r3, #0]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	461a      	mov	r2, r3
 80099ca:	f7ff fae0 	bl	8008f8e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2100      	movs	r1, #0
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7ff fa88 	bl	8008eea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	695a      	ldr	r2, [r3, #20]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	08db      	lsrs	r3, r3, #3
 80099e6:	f003 0303 	and.w	r3, r3, #3
 80099ea:	005b      	lsls	r3, r3, #1
 80099ec:	fa02 f303 	lsl.w	r3, r2, r3
 80099f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	691b      	ldr	r3, [r3, #16]
 80099f8:	2b04      	cmp	r3, #4
 80099fa:	d022      	beq.n	8009a42 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6818      	ldr	r0, [r3, #0]
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	6919      	ldr	r1, [r3, #16]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a0c:	f7ff f9e2 	bl	8008dd4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6818      	ldr	r0, [r3, #0]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	6919      	ldr	r1, [r3, #16]
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	699b      	ldr	r3, [r3, #24]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	f7ff fa2e 	bl	8008e7e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6818      	ldr	r0, [r3, #0]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d102      	bne.n	8009a38 <HAL_ADC_ConfigChannel+0x124>
 8009a32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a36:	e000      	b.n	8009a3a <HAL_ADC_ConfigChannel+0x126>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	f7ff fa3a 	bl	8008eb4 <LL_ADC_SetOffsetSaturation>
 8009a40:	e17b      	b.n	8009d3a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2100      	movs	r1, #0
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7ff f9e7 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10a      	bne.n	8009a6e <HAL_ADC_ConfigChannel+0x15a>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff f9dc 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009a64:	4603      	mov	r3, r0
 8009a66:	0e9b      	lsrs	r3, r3, #26
 8009a68:	f003 021f 	and.w	r2, r3, #31
 8009a6c:	e01e      	b.n	8009aac <HAL_ADC_ConfigChannel+0x198>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2100      	movs	r1, #0
 8009a74:	4618      	mov	r0, r3
 8009a76:	f7ff f9d1 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009a84:	fa93 f3a3 	rbit	r3, r3
 8009a88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009a8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009a90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009a94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d101      	bne.n	8009aa0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8009a9c:	2320      	movs	r3, #32
 8009a9e:	e004      	b.n	8009aaa <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8009aa0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009aa4:	fab3 f383 	clz	r3, r3
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d105      	bne.n	8009ac4 <HAL_ADC_ConfigChannel+0x1b0>
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	0e9b      	lsrs	r3, r3, #26
 8009abe:	f003 031f 	and.w	r3, r3, #31
 8009ac2:	e018      	b.n	8009af6 <HAL_ADC_ConfigChannel+0x1e2>
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009acc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009ad0:	fa93 f3a3 	rbit	r3, r3
 8009ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009ad8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009adc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009ae0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d101      	bne.n	8009aec <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8009ae8:	2320      	movs	r3, #32
 8009aea:	e004      	b.n	8009af6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8009aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009af0:	fab3 f383 	clz	r3, r3
 8009af4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d106      	bne.n	8009b08 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2200      	movs	r2, #0
 8009b00:	2100      	movs	r1, #0
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7ff f9a0 	bl	8008e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2101      	movs	r1, #1
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7ff f984 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009b14:	4603      	mov	r3, r0
 8009b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10a      	bne.n	8009b34 <HAL_ADC_ConfigChannel+0x220>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	2101      	movs	r1, #1
 8009b24:	4618      	mov	r0, r3
 8009b26:	f7ff f979 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	0e9b      	lsrs	r3, r3, #26
 8009b2e:	f003 021f 	and.w	r2, r3, #31
 8009b32:	e01e      	b.n	8009b72 <HAL_ADC_ConfigChannel+0x25e>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2101      	movs	r1, #1
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f7ff f96e 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009b40:	4603      	mov	r3, r0
 8009b42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009b4a:	fa93 f3a3 	rbit	r3, r3
 8009b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009b5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d101      	bne.n	8009b66 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8009b62:	2320      	movs	r3, #32
 8009b64:	e004      	b.n	8009b70 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8009b66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b6a:	fab3 f383 	clz	r3, r3
 8009b6e:	b2db      	uxtb	r3, r3
 8009b70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d105      	bne.n	8009b8a <HAL_ADC_ConfigChannel+0x276>
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	0e9b      	lsrs	r3, r3, #26
 8009b84:	f003 031f 	and.w	r3, r3, #31
 8009b88:	e018      	b.n	8009bbc <HAL_ADC_ConfigChannel+0x2a8>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009b96:	fa93 f3a3 	rbit	r3, r3
 8009b9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009b9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ba2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d101      	bne.n	8009bb2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009bae:	2320      	movs	r3, #32
 8009bb0:	e004      	b.n	8009bbc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8009bb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009bb6:	fab3 f383 	clz	r3, r3
 8009bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d106      	bne.n	8009bce <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2101      	movs	r1, #1
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f7ff f93d 	bl	8008e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2102      	movs	r1, #2
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7ff f921 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10a      	bne.n	8009bfa <HAL_ADC_ConfigChannel+0x2e6>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2102      	movs	r1, #2
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7ff f916 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	0e9b      	lsrs	r3, r3, #26
 8009bf4:	f003 021f 	and.w	r2, r3, #31
 8009bf8:	e01e      	b.n	8009c38 <HAL_ADC_ConfigChannel+0x324>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2102      	movs	r1, #2
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff f90b 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009c06:	4603      	mov	r3, r0
 8009c08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c10:	fa93 f3a3 	rbit	r3, r3
 8009c14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009c18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009c1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009c20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d101      	bne.n	8009c2c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8009c28:	2320      	movs	r3, #32
 8009c2a:	e004      	b.n	8009c36 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009c2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c30:	fab3 f383 	clz	r3, r3
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d105      	bne.n	8009c50 <HAL_ADC_ConfigChannel+0x33c>
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	0e9b      	lsrs	r3, r3, #26
 8009c4a:	f003 031f 	and.w	r3, r3, #31
 8009c4e:	e016      	b.n	8009c7e <HAL_ADC_ConfigChannel+0x36a>
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c5c:	fa93 f3a3 	rbit	r3, r3
 8009c60:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009c62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009c70:	2320      	movs	r3, #32
 8009c72:	e004      	b.n	8009c7e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8009c74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c78:	fab3 f383 	clz	r3, r3
 8009c7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d106      	bne.n	8009c90 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2200      	movs	r2, #0
 8009c88:	2102      	movs	r1, #2
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7ff f8dc 	bl	8008e48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	2103      	movs	r1, #3
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7ff f8c0 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d10a      	bne.n	8009cbc <HAL_ADC_ConfigChannel+0x3a8>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2103      	movs	r1, #3
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7ff f8b5 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	0e9b      	lsrs	r3, r3, #26
 8009cb6:	f003 021f 	and.w	r2, r3, #31
 8009cba:	e017      	b.n	8009cec <HAL_ADC_ConfigChannel+0x3d8>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2103      	movs	r1, #3
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7ff f8aa 	bl	8008e1c <LL_ADC_GetOffsetChannel>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ccc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cce:	fa93 f3a3 	rbit	r3, r3
 8009cd2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009cd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009cd6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009cd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d101      	bne.n	8009ce2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8009cde:	2320      	movs	r3, #32
 8009ce0:	e003      	b.n	8009cea <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8009ce2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ce4:	fab3 f383 	clz	r3, r3
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d105      	bne.n	8009d04 <HAL_ADC_ConfigChannel+0x3f0>
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	0e9b      	lsrs	r3, r3, #26
 8009cfe:	f003 031f 	and.w	r3, r3, #31
 8009d02:	e011      	b.n	8009d28 <HAL_ADC_ConfigChannel+0x414>
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d0c:	fa93 f3a3 	rbit	r3, r3
 8009d10:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009d12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d14:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009d16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009d1c:	2320      	movs	r3, #32
 8009d1e:	e003      	b.n	8009d28 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8009d20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d22:	fab3 f383 	clz	r3, r3
 8009d26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d106      	bne.n	8009d3a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2200      	movs	r2, #0
 8009d32:	2103      	movs	r1, #3
 8009d34:	4618      	mov	r0, r3
 8009d36:	f7ff f887 	bl	8008e48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f7ff fa06 	bl	8009150 <LL_ADC_IsEnabled>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	f040 8140 	bne.w	8009fcc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6818      	ldr	r0, [r3, #0]
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	6819      	ldr	r1, [r3, #0]
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	68db      	ldr	r3, [r3, #12]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	f7ff f943 	bl	8008fe4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	4a8f      	ldr	r2, [pc, #572]	@ (8009fa0 <HAL_ADC_ConfigChannel+0x68c>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	f040 8131 	bne.w	8009fcc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d10b      	bne.n	8009d92 <HAL_ADC_ConfigChannel+0x47e>
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	0e9b      	lsrs	r3, r3, #26
 8009d80:	3301      	adds	r3, #1
 8009d82:	f003 031f 	and.w	r3, r3, #31
 8009d86:	2b09      	cmp	r3, #9
 8009d88:	bf94      	ite	ls
 8009d8a:	2301      	movls	r3, #1
 8009d8c:	2300      	movhi	r3, #0
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	e019      	b.n	8009dc6 <HAL_ADC_ConfigChannel+0x4b2>
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d9a:	fa93 f3a3 	rbit	r3, r3
 8009d9e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009da0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009da2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009da4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d101      	bne.n	8009dae <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8009daa:	2320      	movs	r3, #32
 8009dac:	e003      	b.n	8009db6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009dae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009db0:	fab3 f383 	clz	r3, r3
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	3301      	adds	r3, #1
 8009db8:	f003 031f 	and.w	r3, r3, #31
 8009dbc:	2b09      	cmp	r3, #9
 8009dbe:	bf94      	ite	ls
 8009dc0:	2301      	movls	r3, #1
 8009dc2:	2300      	movhi	r3, #0
 8009dc4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d079      	beq.n	8009ebe <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d107      	bne.n	8009de6 <HAL_ADC_ConfigChannel+0x4d2>
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	0e9b      	lsrs	r3, r3, #26
 8009ddc:	3301      	adds	r3, #1
 8009dde:	069b      	lsls	r3, r3, #26
 8009de0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009de4:	e015      	b.n	8009e12 <HAL_ADC_ConfigChannel+0x4fe>
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dee:	fa93 f3a3 	rbit	r3, r3
 8009df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009df6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009df8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8009dfe:	2320      	movs	r3, #32
 8009e00:	e003      	b.n	8009e0a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8009e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e04:	fab3 f383 	clz	r3, r3
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	069b      	lsls	r3, r3, #26
 8009e0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d109      	bne.n	8009e32 <HAL_ADC_ConfigChannel+0x51e>
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	0e9b      	lsrs	r3, r3, #26
 8009e24:	3301      	adds	r3, #1
 8009e26:	f003 031f 	and.w	r3, r3, #31
 8009e2a:	2101      	movs	r1, #1
 8009e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e30:	e017      	b.n	8009e62 <HAL_ADC_ConfigChannel+0x54e>
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e3a:	fa93 f3a3 	rbit	r3, r3
 8009e3e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e42:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d101      	bne.n	8009e4e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009e4a:	2320      	movs	r3, #32
 8009e4c:	e003      	b.n	8009e56 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e50:	fab3 f383 	clz	r3, r3
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	3301      	adds	r3, #1
 8009e58:	f003 031f 	and.w	r3, r3, #31
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e62:	ea42 0103 	orr.w	r1, r2, r3
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d10a      	bne.n	8009e88 <HAL_ADC_ConfigChannel+0x574>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	0e9b      	lsrs	r3, r3, #26
 8009e78:	3301      	adds	r3, #1
 8009e7a:	f003 021f 	and.w	r2, r3, #31
 8009e7e:	4613      	mov	r3, r2
 8009e80:	005b      	lsls	r3, r3, #1
 8009e82:	4413      	add	r3, r2
 8009e84:	051b      	lsls	r3, r3, #20
 8009e86:	e018      	b.n	8009eba <HAL_ADC_ConfigChannel+0x5a6>
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e90:	fa93 f3a3 	rbit	r3, r3
 8009e94:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d101      	bne.n	8009ea4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009ea0:	2320      	movs	r3, #32
 8009ea2:	e003      	b.n	8009eac <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea6:	fab3 f383 	clz	r3, r3
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	3301      	adds	r3, #1
 8009eae:	f003 021f 	and.w	r2, r3, #31
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	005b      	lsls	r3, r3, #1
 8009eb6:	4413      	add	r3, r2
 8009eb8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009eba:	430b      	orrs	r3, r1
 8009ebc:	e081      	b.n	8009fc2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d107      	bne.n	8009eda <HAL_ADC_ConfigChannel+0x5c6>
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	0e9b      	lsrs	r3, r3, #26
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	069b      	lsls	r3, r3, #26
 8009ed4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009ed8:	e015      	b.n	8009f06 <HAL_ADC_ConfigChannel+0x5f2>
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee2:	fa93 f3a3 	rbit	r3, r3
 8009ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eea:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d101      	bne.n	8009ef6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009ef2:	2320      	movs	r3, #32
 8009ef4:	e003      	b.n	8009efe <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8009ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef8:	fab3 f383 	clz	r3, r3
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	3301      	adds	r3, #1
 8009f00:	069b      	lsls	r3, r3, #26
 8009f02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d109      	bne.n	8009f26 <HAL_ADC_ConfigChannel+0x612>
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	0e9b      	lsrs	r3, r3, #26
 8009f18:	3301      	adds	r3, #1
 8009f1a:	f003 031f 	and.w	r3, r3, #31
 8009f1e:	2101      	movs	r1, #1
 8009f20:	fa01 f303 	lsl.w	r3, r1, r3
 8009f24:	e017      	b.n	8009f56 <HAL_ADC_ConfigChannel+0x642>
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f2c:	6a3b      	ldr	r3, [r7, #32]
 8009f2e:	fa93 f3a3 	rbit	r3, r3
 8009f32:	61fb      	str	r3, [r7, #28]
  return result;
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d101      	bne.n	8009f42 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009f3e:	2320      	movs	r3, #32
 8009f40:	e003      	b.n	8009f4a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	fab3 f383 	clz	r3, r3
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	f003 031f 	and.w	r3, r3, #31
 8009f50:	2101      	movs	r1, #1
 8009f52:	fa01 f303 	lsl.w	r3, r1, r3
 8009f56:	ea42 0103 	orr.w	r1, r2, r3
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d10d      	bne.n	8009f82 <HAL_ADC_ConfigChannel+0x66e>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	0e9b      	lsrs	r3, r3, #26
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	f003 021f 	and.w	r2, r3, #31
 8009f72:	4613      	mov	r3, r2
 8009f74:	005b      	lsls	r3, r3, #1
 8009f76:	4413      	add	r3, r2
 8009f78:	3b1e      	subs	r3, #30
 8009f7a:	051b      	lsls	r3, r3, #20
 8009f7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009f80:	e01e      	b.n	8009fc0 <HAL_ADC_ConfigChannel+0x6ac>
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	fa93 f3a3 	rbit	r3, r3
 8009f8e:	613b      	str	r3, [r7, #16]
  return result;
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d104      	bne.n	8009fa4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009f9a:	2320      	movs	r3, #32
 8009f9c:	e006      	b.n	8009fac <HAL_ADC_ConfigChannel+0x698>
 8009f9e:	bf00      	nop
 8009fa0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009fa4:	69bb      	ldr	r3, [r7, #24]
 8009fa6:	fab3 f383 	clz	r3, r3
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	3301      	adds	r3, #1
 8009fae:	f003 021f 	and.w	r2, r3, #31
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	005b      	lsls	r3, r3, #1
 8009fb6:	4413      	add	r3, r2
 8009fb8:	3b1e      	subs	r3, #30
 8009fba:	051b      	lsls	r3, r3, #20
 8009fbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009fc0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	f7fe ffe1 	bl	8008f8e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	681a      	ldr	r2, [r3, #0]
 8009fd0:	4b3f      	ldr	r3, [pc, #252]	@ (800a0d0 <HAL_ADC_ConfigChannel+0x7bc>)
 8009fd2:	4013      	ands	r3, r2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d071      	beq.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009fd8:	483e      	ldr	r0, [pc, #248]	@ (800a0d4 <HAL_ADC_ConfigChannel+0x7c0>)
 8009fda:	f7fe feed 	bl	8008db8 <LL_ADC_GetCommonPathInternalCh>
 8009fde:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a3c      	ldr	r2, [pc, #240]	@ (800a0d8 <HAL_ADC_ConfigChannel+0x7c4>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d004      	beq.n	8009ff6 <HAL_ADC_ConfigChannel+0x6e2>
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a3a      	ldr	r2, [pc, #232]	@ (800a0dc <HAL_ADC_ConfigChannel+0x7c8>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d127      	bne.n	800a046 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009ff6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ffa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d121      	bne.n	800a046 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a00a:	d157      	bne.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a00c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a010:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a014:	4619      	mov	r1, r3
 800a016:	482f      	ldr	r0, [pc, #188]	@ (800a0d4 <HAL_ADC_ConfigChannel+0x7c0>)
 800a018:	f7fe febb 	bl	8008d92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a01c:	4b30      	ldr	r3, [pc, #192]	@ (800a0e0 <HAL_ADC_ConfigChannel+0x7cc>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	099b      	lsrs	r3, r3, #6
 800a022:	4a30      	ldr	r2, [pc, #192]	@ (800a0e4 <HAL_ADC_ConfigChannel+0x7d0>)
 800a024:	fba2 2303 	umull	r2, r3, r2, r3
 800a028:	099b      	lsrs	r3, r3, #6
 800a02a:	1c5a      	adds	r2, r3, #1
 800a02c:	4613      	mov	r3, r2
 800a02e:	005b      	lsls	r3, r3, #1
 800a030:	4413      	add	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a036:	e002      	b.n	800a03e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	3b01      	subs	r3, #1
 800a03c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1f9      	bne.n	800a038 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a044:	e03a      	b.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a27      	ldr	r2, [pc, #156]	@ (800a0e8 <HAL_ADC_ConfigChannel+0x7d4>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d113      	bne.n	800a078 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a054:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10d      	bne.n	800a078 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a22      	ldr	r2, [pc, #136]	@ (800a0ec <HAL_ADC_ConfigChannel+0x7d8>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d02a      	beq.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a066:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a06a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a06e:	4619      	mov	r1, r3
 800a070:	4818      	ldr	r0, [pc, #96]	@ (800a0d4 <HAL_ADC_ConfigChannel+0x7c0>)
 800a072:	f7fe fe8e 	bl	8008d92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a076:	e021      	b.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0f0 <HAL_ADC_ConfigChannel+0x7dc>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d11c      	bne.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a082:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d116      	bne.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a16      	ldr	r2, [pc, #88]	@ (800a0ec <HAL_ADC_ConfigChannel+0x7d8>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d011      	beq.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a098:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a09c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	480c      	ldr	r0, [pc, #48]	@ (800a0d4 <HAL_ADC_ConfigChannel+0x7c0>)
 800a0a4:	f7fe fe75 	bl	8008d92 <LL_ADC_SetCommonPathInternalCh>
 800a0a8:	e008      	b.n	800a0bc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0ae:	f043 0220 	orr.w	r2, r3, #32
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a0c4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	37d8      	adds	r7, #216	@ 0xd8
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	80080000 	.word	0x80080000
 800a0d4:	50000300 	.word	0x50000300
 800a0d8:	c3210000 	.word	0xc3210000
 800a0dc:	90c00010 	.word	0x90c00010
 800a0e0:	20000004 	.word	0x20000004
 800a0e4:	053e2d63 	.word	0x053e2d63
 800a0e8:	c7520000 	.word	0xc7520000
 800a0ec:	50000100 	.word	0x50000100
 800a0f0:	cb840000 	.word	0xcb840000

0800a0f4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b088      	sub	sp, #32
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a0fe:	2300      	movs	r3, #0
 800a100:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff f86e 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 800a110:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4618      	mov	r0, r3
 800a118:	f7ff f88f 	bl	800923a <LL_ADC_INJ_IsConversionOngoing>
 800a11c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d103      	bne.n	800a12c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2b00      	cmp	r3, #0
 800a128:	f000 8098 	beq.w	800a25c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a136:	2b00      	cmp	r3, #0
 800a138:	d02a      	beq.n	800a190 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	7f5b      	ldrb	r3, [r3, #29]
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d126      	bne.n	800a190 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	7f1b      	ldrb	r3, [r3, #28]
 800a146:	2b01      	cmp	r3, #1
 800a148:	d122      	bne.n	800a190 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a14a:	2301      	movs	r3, #1
 800a14c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a14e:	e014      	b.n	800a17a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	4a45      	ldr	r2, [pc, #276]	@ (800a268 <ADC_ConversionStop+0x174>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d90d      	bls.n	800a174 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a15c:	f043 0210 	orr.w	r2, r3, #16
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a168:	f043 0201 	orr.w	r2, r3, #1
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	e074      	b.n	800a25e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a174:	69fb      	ldr	r3, [r7, #28]
 800a176:	3301      	adds	r3, #1
 800a178:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a184:	2b40      	cmp	r3, #64	@ 0x40
 800a186:	d1e3      	bne.n	800a150 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2240      	movs	r2, #64	@ 0x40
 800a18e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	2b02      	cmp	r3, #2
 800a194:	d014      	beq.n	800a1c0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7ff f826 	bl	80091ec <LL_ADC_REG_IsConversionOngoing>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00c      	beq.n	800a1c0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f7fe ffe3 	bl	8009176 <LL_ADC_IsDisableOngoing>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d104      	bne.n	800a1c0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7ff f802 	bl	80091c4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a1c0:	69bb      	ldr	r3, [r7, #24]
 800a1c2:	2b01      	cmp	r3, #1
 800a1c4:	d014      	beq.n	800a1f0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7ff f835 	bl	800923a <LL_ADC_INJ_IsConversionOngoing>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00c      	beq.n	800a1f0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe ffcb 	bl	8009176 <LL_ADC_IsDisableOngoing>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d104      	bne.n	800a1f0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7ff f811 	bl	8009212 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	2b02      	cmp	r3, #2
 800a1f4:	d005      	beq.n	800a202 <ADC_ConversionStop+0x10e>
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	2b03      	cmp	r3, #3
 800a1fa:	d105      	bne.n	800a208 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a1fc:	230c      	movs	r3, #12
 800a1fe:	617b      	str	r3, [r7, #20]
        break;
 800a200:	e005      	b.n	800a20e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a202:	2308      	movs	r3, #8
 800a204:	617b      	str	r3, [r7, #20]
        break;
 800a206:	e002      	b.n	800a20e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a208:	2304      	movs	r3, #4
 800a20a:	617b      	str	r3, [r7, #20]
        break;
 800a20c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a20e:	f7fe fd7f 	bl	8008d10 <HAL_GetTick>
 800a212:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a214:	e01b      	b.n	800a24e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a216:	f7fe fd7b 	bl	8008d10 <HAL_GetTick>
 800a21a:	4602      	mov	r2, r0
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b05      	cmp	r3, #5
 800a222:	d914      	bls.n	800a24e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	689a      	ldr	r2, [r3, #8]
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	4013      	ands	r3, r2
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00d      	beq.n	800a24e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a236:	f043 0210 	orr.w	r2, r3, #16
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a242:	f043 0201 	orr.w	r2, r3, #1
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e007      	b.n	800a25e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	689a      	ldr	r2, [r3, #8]
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	4013      	ands	r3, r2
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1dc      	bne.n	800a216 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3720      	adds	r7, #32
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	a33fffff 	.word	0xa33fffff

0800a26c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a274:	2300      	movs	r3, #0
 800a276:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4618      	mov	r0, r3
 800a27e:	f7fe ff67 	bl	8009150 <LL_ADC_IsEnabled>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d169      	bne.n	800a35c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	689a      	ldr	r2, [r3, #8]
 800a28e:	4b36      	ldr	r3, [pc, #216]	@ (800a368 <ADC_Enable+0xfc>)
 800a290:	4013      	ands	r3, r2
 800a292:	2b00      	cmp	r3, #0
 800a294:	d00d      	beq.n	800a2b2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a29a:	f043 0210 	orr.w	r2, r3, #16
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2a6:	f043 0201 	orr.w	r2, r3, #1
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e055      	b.n	800a35e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f7fe ff22 	bl	8009100 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a2bc:	482b      	ldr	r0, [pc, #172]	@ (800a36c <ADC_Enable+0x100>)
 800a2be:	f7fe fd7b 	bl	8008db8 <LL_ADC_GetCommonPathInternalCh>
 800a2c2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a2c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d013      	beq.n	800a2f4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a2cc:	4b28      	ldr	r3, [pc, #160]	@ (800a370 <ADC_Enable+0x104>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	099b      	lsrs	r3, r3, #6
 800a2d2:	4a28      	ldr	r2, [pc, #160]	@ (800a374 <ADC_Enable+0x108>)
 800a2d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a2d8:	099b      	lsrs	r3, r3, #6
 800a2da:	1c5a      	adds	r2, r3, #1
 800a2dc:	4613      	mov	r3, r2
 800a2de:	005b      	lsls	r3, r3, #1
 800a2e0:	4413      	add	r3, r2
 800a2e2:	009b      	lsls	r3, r3, #2
 800a2e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a2e6:	e002      	b.n	800a2ee <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	3b01      	subs	r3, #1
 800a2ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1f9      	bne.n	800a2e8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a2f4:	f7fe fd0c 	bl	8008d10 <HAL_GetTick>
 800a2f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a2fa:	e028      	b.n	800a34e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4618      	mov	r0, r3
 800a302:	f7fe ff25 	bl	8009150 <LL_ADC_IsEnabled>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d104      	bne.n	800a316 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4618      	mov	r0, r3
 800a312:	f7fe fef5 	bl	8009100 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a316:	f7fe fcfb 	bl	8008d10 <HAL_GetTick>
 800a31a:	4602      	mov	r2, r0
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	1ad3      	subs	r3, r2, r3
 800a320:	2b02      	cmp	r3, #2
 800a322:	d914      	bls.n	800a34e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f003 0301 	and.w	r3, r3, #1
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d00d      	beq.n	800a34e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a336:	f043 0210 	orr.w	r2, r3, #16
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a342:	f043 0201 	orr.w	r2, r3, #1
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	e007      	b.n	800a35e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f003 0301 	and.w	r3, r3, #1
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d1cf      	bne.n	800a2fc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a35c:	2300      	movs	r3, #0
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3710      	adds	r7, #16
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	8000003f 	.word	0x8000003f
 800a36c:	50000300 	.word	0x50000300
 800a370:	20000004 	.word	0x20000004
 800a374:	053e2d63 	.word	0x053e2d63

0800a378 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4618      	mov	r0, r3
 800a386:	f7fe fef6 	bl	8009176 <LL_ADC_IsDisableOngoing>
 800a38a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4618      	mov	r0, r3
 800a392:	f7fe fedd 	bl	8009150 <LL_ADC_IsEnabled>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d047      	beq.n	800a42c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d144      	bne.n	800a42c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	f003 030d 	and.w	r3, r3, #13
 800a3ac:	2b01      	cmp	r3, #1
 800a3ae:	d10c      	bne.n	800a3ca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f7fe feb7 	bl	8009128 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2203      	movs	r2, #3
 800a3c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a3c2:	f7fe fca5 	bl	8008d10 <HAL_GetTick>
 800a3c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a3c8:	e029      	b.n	800a41e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3ce:	f043 0210 	orr.w	r2, r3, #16
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3da:	f043 0201 	orr.w	r2, r3, #1
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e023      	b.n	800a42e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a3e6:	f7fe fc93 	bl	8008d10 <HAL_GetTick>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d914      	bls.n	800a41e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00d      	beq.n	800a41e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a406:	f043 0210 	orr.w	r2, r3, #16
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a412:	f043 0201 	orr.w	r2, r3, #1
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e007      	b.n	800a42e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	f003 0301 	and.w	r3, r3, #1
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d1dc      	bne.n	800a3e6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <LL_ADC_IsEnabled>:
{
 800a436:	b480      	push	{r7}
 800a438:	b083      	sub	sp, #12
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	f003 0301 	and.w	r3, r3, #1
 800a446:	2b01      	cmp	r3, #1
 800a448:	d101      	bne.n	800a44e <LL_ADC_IsEnabled+0x18>
 800a44a:	2301      	movs	r3, #1
 800a44c:	e000      	b.n	800a450 <LL_ADC_IsEnabled+0x1a>
 800a44e:	2300      	movs	r3, #0
}
 800a450:	4618      	mov	r0, r3
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <LL_ADC_REG_IsConversionOngoing>:
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	f003 0304 	and.w	r3, r3, #4
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	d101      	bne.n	800a474 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a470:	2301      	movs	r3, #1
 800a472:	e000      	b.n	800a476 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a474:	2300      	movs	r3, #0
}
 800a476:	4618      	mov	r0, r3
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr
	...

0800a484 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a484:	b590      	push	{r4, r7, lr}
 800a486:	b0a1      	sub	sp, #132	@ 0x84
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a48e:	2300      	movs	r3, #0
 800a490:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d101      	bne.n	800a4a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a49e:	2302      	movs	r3, #2
 800a4a0:	e08b      	b.n	800a5ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4ba:	d102      	bne.n	800a4c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a4bc:	4b41      	ldr	r3, [pc, #260]	@ (800a5c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a4be:	60bb      	str	r3, [r7, #8]
 800a4c0:	e001      	b.n	800a4c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10b      	bne.n	800a4e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4d0:	f043 0220 	orr.w	r2, r3, #32
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e06a      	b.n	800a5ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7ff ffb8 	bl	800a45c <LL_ADC_REG_IsConversionOngoing>
 800a4ec:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7ff ffb2 	bl	800a45c <LL_ADC_REG_IsConversionOngoing>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d14c      	bne.n	800a598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a4fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a500:	2b00      	cmp	r3, #0
 800a502:	d149      	bne.n	800a598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a504:	4b30      	ldr	r3, [pc, #192]	@ (800a5c8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800a506:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d028      	beq.n	800a562 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a510:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	6859      	ldr	r1, [r3, #4]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a522:	035b      	lsls	r3, r3, #13
 800a524:	430b      	orrs	r3, r1
 800a526:	431a      	orrs	r2, r3
 800a528:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a52a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a52c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a530:	f7ff ff81 	bl	800a436 <LL_ADC_IsEnabled>
 800a534:	4604      	mov	r4, r0
 800a536:	4823      	ldr	r0, [pc, #140]	@ (800a5c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a538:	f7ff ff7d 	bl	800a436 <LL_ADC_IsEnabled>
 800a53c:	4603      	mov	r3, r0
 800a53e:	4323      	orrs	r3, r4
 800a540:	2b00      	cmp	r3, #0
 800a542:	d133      	bne.n	800a5ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a544:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a54c:	f023 030f 	bic.w	r3, r3, #15
 800a550:	683a      	ldr	r2, [r7, #0]
 800a552:	6811      	ldr	r1, [r2, #0]
 800a554:	683a      	ldr	r2, [r7, #0]
 800a556:	6892      	ldr	r2, [r2, #8]
 800a558:	430a      	orrs	r2, r1
 800a55a:	431a      	orrs	r2, r3
 800a55c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a55e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a560:	e024      	b.n	800a5ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a56a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a56c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a56e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a572:	f7ff ff60 	bl	800a436 <LL_ADC_IsEnabled>
 800a576:	4604      	mov	r4, r0
 800a578:	4812      	ldr	r0, [pc, #72]	@ (800a5c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a57a:	f7ff ff5c 	bl	800a436 <LL_ADC_IsEnabled>
 800a57e:	4603      	mov	r3, r0
 800a580:	4323      	orrs	r3, r4
 800a582:	2b00      	cmp	r3, #0
 800a584:	d112      	bne.n	800a5ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a58e:	f023 030f 	bic.w	r3, r3, #15
 800a592:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a594:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a596:	e009      	b.n	800a5ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a59c:	f043 0220 	orr.w	r2, r3, #32
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a5aa:	e000      	b.n	800a5ae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a5ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a5b6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3784      	adds	r7, #132	@ 0x84
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd90      	pop	{r4, r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	50000100 	.word	0x50000100
 800a5c8:	50000300 	.word	0x50000300

0800a5cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f003 0307 	and.w	r3, r3, #7
 800a5da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a5dc:	4b0c      	ldr	r3, [pc, #48]	@ (800a610 <__NVIC_SetPriorityGrouping+0x44>)
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a5e8:	4013      	ands	r3, r2
 800a5ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a5f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a5f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a5fe:	4a04      	ldr	r2, [pc, #16]	@ (800a610 <__NVIC_SetPriorityGrouping+0x44>)
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	60d3      	str	r3, [r2, #12]
}
 800a604:	bf00      	nop
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr
 800a610:	e000ed00 	.word	0xe000ed00

0800a614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a614:	b480      	push	{r7}
 800a616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a618:	4b04      	ldr	r3, [pc, #16]	@ (800a62c <__NVIC_GetPriorityGrouping+0x18>)
 800a61a:	68db      	ldr	r3, [r3, #12]
 800a61c:	0a1b      	lsrs	r3, r3, #8
 800a61e:	f003 0307 	and.w	r3, r3, #7
}
 800a622:	4618      	mov	r0, r3
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr
 800a62c:	e000ed00 	.word	0xe000ed00

0800a630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	4603      	mov	r3, r0
 800a638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a63a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	db0b      	blt.n	800a65a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a642:	79fb      	ldrb	r3, [r7, #7]
 800a644:	f003 021f 	and.w	r2, r3, #31
 800a648:	4907      	ldr	r1, [pc, #28]	@ (800a668 <__NVIC_EnableIRQ+0x38>)
 800a64a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a64e:	095b      	lsrs	r3, r3, #5
 800a650:	2001      	movs	r0, #1
 800a652:	fa00 f202 	lsl.w	r2, r0, r2
 800a656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a65a:	bf00      	nop
 800a65c:	370c      	adds	r7, #12
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	e000e100 	.word	0xe000e100

0800a66c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	4603      	mov	r3, r0
 800a674:	6039      	str	r1, [r7, #0]
 800a676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	db0a      	blt.n	800a696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	b2da      	uxtb	r2, r3
 800a684:	490c      	ldr	r1, [pc, #48]	@ (800a6b8 <__NVIC_SetPriority+0x4c>)
 800a686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a68a:	0112      	lsls	r2, r2, #4
 800a68c:	b2d2      	uxtb	r2, r2
 800a68e:	440b      	add	r3, r1
 800a690:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a694:	e00a      	b.n	800a6ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	b2da      	uxtb	r2, r3
 800a69a:	4908      	ldr	r1, [pc, #32]	@ (800a6bc <__NVIC_SetPriority+0x50>)
 800a69c:	79fb      	ldrb	r3, [r7, #7]
 800a69e:	f003 030f 	and.w	r3, r3, #15
 800a6a2:	3b04      	subs	r3, #4
 800a6a4:	0112      	lsls	r2, r2, #4
 800a6a6:	b2d2      	uxtb	r2, r2
 800a6a8:	440b      	add	r3, r1
 800a6aa:	761a      	strb	r2, [r3, #24]
}
 800a6ac:	bf00      	nop
 800a6ae:	370c      	adds	r7, #12
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr
 800a6b8:	e000e100 	.word	0xe000e100
 800a6bc:	e000ed00 	.word	0xe000ed00

0800a6c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b089      	sub	sp, #36	@ 0x24
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	60f8      	str	r0, [r7, #12]
 800a6c8:	60b9      	str	r1, [r7, #8]
 800a6ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f003 0307 	and.w	r3, r3, #7
 800a6d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a6d4:	69fb      	ldr	r3, [r7, #28]
 800a6d6:	f1c3 0307 	rsb	r3, r3, #7
 800a6da:	2b04      	cmp	r3, #4
 800a6dc:	bf28      	it	cs
 800a6de:	2304      	movcs	r3, #4
 800a6e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	2b06      	cmp	r3, #6
 800a6e8:	d902      	bls.n	800a6f0 <NVIC_EncodePriority+0x30>
 800a6ea:	69fb      	ldr	r3, [r7, #28]
 800a6ec:	3b03      	subs	r3, #3
 800a6ee:	e000      	b.n	800a6f2 <NVIC_EncodePriority+0x32>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6f8:	69bb      	ldr	r3, [r7, #24]
 800a6fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a6fe:	43da      	mvns	r2, r3
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	401a      	ands	r2, r3
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a708:	f04f 31ff 	mov.w	r1, #4294967295
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	fa01 f303 	lsl.w	r3, r1, r3
 800a712:	43d9      	mvns	r1, r3
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a718:	4313      	orrs	r3, r2
         );
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3724      	adds	r7, #36	@ 0x24
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
	...

0800a728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	3b01      	subs	r3, #1
 800a734:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a738:	d301      	bcc.n	800a73e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a73a:	2301      	movs	r3, #1
 800a73c:	e00f      	b.n	800a75e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a73e:	4a0a      	ldr	r2, [pc, #40]	@ (800a768 <SysTick_Config+0x40>)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	3b01      	subs	r3, #1
 800a744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a746:	210f      	movs	r1, #15
 800a748:	f04f 30ff 	mov.w	r0, #4294967295
 800a74c:	f7ff ff8e 	bl	800a66c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a750:	4b05      	ldr	r3, [pc, #20]	@ (800a768 <SysTick_Config+0x40>)
 800a752:	2200      	movs	r2, #0
 800a754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a756:	4b04      	ldr	r3, [pc, #16]	@ (800a768 <SysTick_Config+0x40>)
 800a758:	2207      	movs	r2, #7
 800a75a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3708      	adds	r7, #8
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	e000e010 	.word	0xe000e010

0800a76c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b082      	sub	sp, #8
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff ff29 	bl	800a5cc <__NVIC_SetPriorityGrouping>
}
 800a77a:	bf00      	nop
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b086      	sub	sp, #24
 800a786:	af00      	add	r7, sp, #0
 800a788:	4603      	mov	r3, r0
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a790:	f7ff ff40 	bl	800a614 <__NVIC_GetPriorityGrouping>
 800a794:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	68b9      	ldr	r1, [r7, #8]
 800a79a:	6978      	ldr	r0, [r7, #20]
 800a79c:	f7ff ff90 	bl	800a6c0 <NVIC_EncodePriority>
 800a7a0:	4602      	mov	r2, r0
 800a7a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7a6:	4611      	mov	r1, r2
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f7ff ff5f 	bl	800a66c <__NVIC_SetPriority>
}
 800a7ae:	bf00      	nop
 800a7b0:	3718      	adds	r7, #24
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b082      	sub	sp, #8
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	4603      	mov	r3, r0
 800a7be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a7c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7ff ff33 	bl	800a630 <__NVIC_EnableIRQ>
}
 800a7ca:	bf00      	nop
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b082      	sub	sp, #8
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f7ff ffa4 	bl	800a728 <SysTick_Config>
 800a7e0:	4603      	mov	r3, r0
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3708      	adds	r7, #8
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b082      	sub	sp, #8
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e014      	b.n	800a826 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	791b      	ldrb	r3, [r3, #4]
 800a800:	b2db      	uxtb	r3, r3
 800a802:	2b00      	cmp	r3, #0
 800a804:	d105      	bne.n	800a812 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f7fa fc7b 	bl	8005108 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2202      	movs	r2, #2
 800a816:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2201      	movs	r2, #1
 800a822:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a824:	2300      	movs	r3, #0
}
 800a826:	4618      	mov	r0, r3
 800a828:	3708      	adds	r7, #8
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	e056      	b.n	800a8f2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	795b      	ldrb	r3, [r3, #5]
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d101      	bne.n	800a850 <HAL_DAC_Start+0x20>
 800a84c:	2302      	movs	r3, #2
 800a84e:	e050      	b.n	800a8f2 <HAL_DAC_Start+0xc2>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2201      	movs	r2, #1
 800a854:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2202      	movs	r2, #2
 800a85a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	6819      	ldr	r1, [r3, #0]
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	f003 0310 	and.w	r3, r3, #16
 800a868:	2201      	movs	r2, #1
 800a86a:	409a      	lsls	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	430a      	orrs	r2, r1
 800a872:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a874:	4b22      	ldr	r3, [pc, #136]	@ (800a900 <HAL_DAC_Start+0xd0>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	099b      	lsrs	r3, r3, #6
 800a87a:	4a22      	ldr	r2, [pc, #136]	@ (800a904 <HAL_DAC_Start+0xd4>)
 800a87c:	fba2 2303 	umull	r2, r3, r2, r3
 800a880:	099b      	lsrs	r3, r3, #6
 800a882:	3301      	adds	r3, #1
 800a884:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a886:	e002      	b.n	800a88e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3b01      	subs	r3, #1
 800a88c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1f9      	bne.n	800a888 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10f      	bne.n	800a8ba <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	d11d      	bne.n	800a8e4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	685a      	ldr	r2, [r3, #4]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f042 0201 	orr.w	r2, r2, #1
 800a8b6:	605a      	str	r2, [r3, #4]
 800a8b8:	e014      	b.n	800a8e4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	f003 0310 	and.w	r3, r3, #16
 800a8ca:	2102      	movs	r1, #2
 800a8cc:	fa01 f303 	lsl.w	r3, r1, r3
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d107      	bne.n	800a8e4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	685a      	ldr	r2, [r3, #4]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f042 0202 	orr.w	r2, r2, #2
 800a8e2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a8f0:	2300      	movs	r3, #0
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	20000004 	.word	0x20000004
 800a904:	053e2d63 	.word	0x053e2d63

0800a908 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a908:	b480      	push	{r7}
 800a90a:	b087      	sub	sp, #28
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	607a      	str	r2, [r7, #4]
 800a914:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800a916:	2300      	movs	r3, #0
 800a918:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e018      	b.n	800a956 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d105      	bne.n	800a942 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	4413      	add	r3, r2
 800a93c:	3308      	adds	r3, #8
 800a93e:	617b      	str	r3, [r7, #20]
 800a940:	e004      	b.n	800a94c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a942:	697a      	ldr	r2, [r7, #20]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4413      	add	r3, r2
 800a948:	3314      	adds	r3, #20
 800a94a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	461a      	mov	r2, r3
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	371c      	adds	r7, #28
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
	...

0800a964 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b08a      	sub	sp, #40	@ 0x28
 800a968:	af00      	add	r7, sp, #0
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	60b9      	str	r1, [r7, #8]
 800a96e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a970:	2300      	movs	r3, #0
 800a972:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d002      	beq.n	800a980 <HAL_DAC_ConfigChannel+0x1c>
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d101      	bne.n	800a984 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	e1a1      	b.n	800acc8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	795b      	ldrb	r3, [r3, #5]
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d101      	bne.n	800a996 <HAL_DAC_ConfigChannel+0x32>
 800a992:	2302      	movs	r3, #2
 800a994:	e198      	b.n	800acc8 <HAL_DAC_ConfigChannel+0x364>
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	2201      	movs	r2, #1
 800a99a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2202      	movs	r2, #2
 800a9a0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	689b      	ldr	r3, [r3, #8]
 800a9a6:	2b04      	cmp	r3, #4
 800a9a8:	d17a      	bne.n	800aaa0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a9aa:	f7fe f9b1 	bl	8008d10 <HAL_GetTick>
 800a9ae:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d13d      	bne.n	800aa32 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a9b6:	e018      	b.n	800a9ea <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a9b8:	f7fe f9aa 	bl	8008d10 <HAL_GetTick>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	69bb      	ldr	r3, [r7, #24]
 800a9c0:	1ad3      	subs	r3, r2, r3
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d911      	bls.n	800a9ea <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00a      	beq.n	800a9ea <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	691b      	ldr	r3, [r3, #16]
 800a9d8:	f043 0208 	orr.w	r2, r3, #8
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2203      	movs	r2, #3
 800a9e4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a9e6:	2303      	movs	r3, #3
 800a9e8:	e16e      	b.n	800acc8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1df      	bne.n	800a9b8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	68ba      	ldr	r2, [r7, #8]
 800a9fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aa00:	641a      	str	r2, [r3, #64]	@ 0x40
 800aa02:	e020      	b.n	800aa46 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800aa04:	f7fe f984 	bl	8008d10 <HAL_GetTick>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	1ad3      	subs	r3, r2, r3
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d90f      	bls.n	800aa32 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	da0a      	bge.n	800aa32 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	691b      	ldr	r3, [r3, #16]
 800aa20:	f043 0208 	orr.w	r2, r3, #8
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2203      	movs	r2, #3
 800aa2c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e14a      	b.n	800acc8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	dbe3      	blt.n	800aa04 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68ba      	ldr	r2, [r7, #8]
 800aa42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aa44:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f003 0310 	and.w	r3, r3, #16
 800aa52:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800aa56:	fa01 f303 	lsl.w	r3, r1, r3
 800aa5a:	43db      	mvns	r3, r3
 800aa5c:	ea02 0103 	and.w	r1, r2, r3
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f003 0310 	and.w	r3, r3, #16
 800aa6a:	409a      	lsls	r2, r3
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	430a      	orrs	r2, r1
 800aa72:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f003 0310 	and.w	r3, r3, #16
 800aa80:	21ff      	movs	r1, #255	@ 0xff
 800aa82:	fa01 f303 	lsl.w	r3, r1, r3
 800aa86:	43db      	mvns	r3, r3
 800aa88:	ea02 0103 	and.w	r1, r2, r3
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f003 0310 	and.w	r3, r3, #16
 800aa96:	409a      	lsls	r2, r3
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	430a      	orrs	r2, r1
 800aa9e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	69db      	ldr	r3, [r3, #28]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d11d      	bne.n	800aae4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaae:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f003 0310 	and.w	r3, r3, #16
 800aab6:	221f      	movs	r2, #31
 800aab8:	fa02 f303 	lsl.w	r3, r2, r3
 800aabc:	43db      	mvns	r3, r3
 800aabe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aac0:	4013      	ands	r3, r2
 800aac2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	6a1b      	ldr	r3, [r3, #32]
 800aac8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f003 0310 	and.w	r3, r3, #16
 800aad0:	697a      	ldr	r2, [r7, #20]
 800aad2:	fa02 f303 	lsl.w	r3, r2, r3
 800aad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aad8:	4313      	orrs	r3, r2
 800aada:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aae2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaea:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f003 0310 	and.w	r3, r3, #16
 800aaf2:	2207      	movs	r2, #7
 800aaf4:	fa02 f303 	lsl.w	r3, r2, r3
 800aaf8:	43db      	mvns	r3, r3
 800aafa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aafc:	4013      	ands	r3, r2
 800aafe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	699b      	ldr	r3, [r3, #24]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d102      	bne.n	800ab0e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	623b      	str	r3, [r7, #32]
 800ab0c:	e00f      	b.n	800ab2e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	699b      	ldr	r3, [r3, #24]
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d102      	bne.n	800ab1c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800ab16:	2301      	movs	r3, #1
 800ab18:	623b      	str	r3, [r7, #32]
 800ab1a:	e008      	b.n	800ab2e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	695b      	ldr	r3, [r3, #20]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d102      	bne.n	800ab2a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800ab24:	2301      	movs	r3, #1
 800ab26:	623b      	str	r3, [r7, #32]
 800ab28:	e001      	b.n	800ab2e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	689a      	ldr	r2, [r3, #8]
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	695b      	ldr	r3, [r3, #20]
 800ab36:	4313      	orrs	r3, r2
 800ab38:	6a3a      	ldr	r2, [r7, #32]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f003 0310 	and.w	r3, r3, #16
 800ab44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ab48:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4c:	43db      	mvns	r3, r3
 800ab4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab50:	4013      	ands	r3, r2
 800ab52:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	791b      	ldrb	r3, [r3, #4]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d102      	bne.n	800ab62 <HAL_DAC_ConfigChannel+0x1fe>
 800ab5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ab60:	e000      	b.n	800ab64 <HAL_DAC_ConfigChannel+0x200>
 800ab62:	2300      	movs	r3, #0
 800ab64:	697a      	ldr	r2, [r7, #20]
 800ab66:	4313      	orrs	r3, r2
 800ab68:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f003 0310 	and.w	r3, r3, #16
 800ab70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab74:	fa02 f303 	lsl.w	r3, r2, r3
 800ab78:	43db      	mvns	r3, r3
 800ab7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab7c:	4013      	ands	r3, r2
 800ab7e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	795b      	ldrb	r3, [r3, #5]
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d102      	bne.n	800ab8e <HAL_DAC_ConfigChannel+0x22a>
 800ab88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab8c:	e000      	b.n	800ab90 <HAL_DAC_ConfigChannel+0x22c>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800ab96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab98:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800ab9c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d114      	bne.n	800abd0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800aba6:	f003 ff2f 	bl	800ea08 <HAL_RCC_GetHCLKFreq>
 800abaa:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	4a48      	ldr	r2, [pc, #288]	@ (800acd0 <HAL_DAC_ConfigChannel+0x36c>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d904      	bls.n	800abbe <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800abb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abba:	627b      	str	r3, [r7, #36]	@ 0x24
 800abbc:	e00f      	b.n	800abde <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	4a44      	ldr	r2, [pc, #272]	@ (800acd4 <HAL_DAC_ConfigChannel+0x370>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d90a      	bls.n	800abdc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800abc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800abcc:	627b      	str	r3, [r7, #36]	@ 0x24
 800abce:	e006      	b.n	800abde <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abd6:	4313      	orrs	r3, r2
 800abd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800abda:	e000      	b.n	800abde <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800abdc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f003 0310 	and.w	r3, r3, #16
 800abe4:	697a      	ldr	r2, [r7, #20]
 800abe6:	fa02 f303 	lsl.w	r3, r2, r3
 800abea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abec:	4313      	orrs	r3, r2
 800abee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	6819      	ldr	r1, [r3, #0]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f003 0310 	and.w	r3, r3, #16
 800ac04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ac08:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0c:	43da      	mvns	r2, r3
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	400a      	ands	r2, r1
 800ac14:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f003 0310 	and.w	r3, r3, #16
 800ac24:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800ac28:	fa02 f303 	lsl.w	r3, r2, r3
 800ac2c:	43db      	mvns	r3, r3
 800ac2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac30:	4013      	ands	r3, r2
 800ac32:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f003 0310 	and.w	r3, r3, #16
 800ac40:	697a      	ldr	r2, [r7, #20]
 800ac42:	fa02 f303 	lsl.w	r3, r2, r3
 800ac46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac52:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	6819      	ldr	r1, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f003 0310 	and.w	r3, r3, #16
 800ac60:	22c0      	movs	r2, #192	@ 0xc0
 800ac62:	fa02 f303 	lsl.w	r3, r2, r3
 800ac66:	43da      	mvns	r2, r3
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	400a      	ands	r2, r1
 800ac6e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	68db      	ldr	r3, [r3, #12]
 800ac74:	089b      	lsrs	r3, r3, #2
 800ac76:	f003 030f 	and.w	r3, r3, #15
 800ac7a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	691b      	ldr	r3, [r3, #16]
 800ac80:	089b      	lsrs	r3, r3, #2
 800ac82:	021b      	lsls	r3, r3, #8
 800ac84:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ac88:	697a      	ldr	r2, [r7, #20]
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f003 0310 	and.w	r3, r3, #16
 800ac9a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800ac9e:	fa01 f303 	lsl.w	r3, r1, r3
 800aca2:	43db      	mvns	r3, r3
 800aca4:	ea02 0103 	and.w	r1, r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f003 0310 	and.w	r3, r3, #16
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	409a      	lsls	r2, r3
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	430a      	orrs	r2, r1
 800acb8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2201      	movs	r2, #1
 800acbe:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2200      	movs	r2, #0
 800acc4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800acc6:	7ffb      	ldrb	r3, [r7, #31]
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3728      	adds	r7, #40	@ 0x28
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}
 800acd0:	09896800 	.word	0x09896800
 800acd4:	04c4b400 	.word	0x04c4b400

0800acd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	e08d      	b.n	800ae06 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	461a      	mov	r2, r3
 800acf0:	4b47      	ldr	r3, [pc, #284]	@ (800ae10 <HAL_DMA_Init+0x138>)
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d80f      	bhi.n	800ad16 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	461a      	mov	r2, r3
 800acfc:	4b45      	ldr	r3, [pc, #276]	@ (800ae14 <HAL_DMA_Init+0x13c>)
 800acfe:	4413      	add	r3, r2
 800ad00:	4a45      	ldr	r2, [pc, #276]	@ (800ae18 <HAL_DMA_Init+0x140>)
 800ad02:	fba2 2303 	umull	r2, r3, r2, r3
 800ad06:	091b      	lsrs	r3, r3, #4
 800ad08:	009a      	lsls	r2, r3, #2
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a42      	ldr	r2, [pc, #264]	@ (800ae1c <HAL_DMA_Init+0x144>)
 800ad12:	641a      	str	r2, [r3, #64]	@ 0x40
 800ad14:	e00e      	b.n	800ad34 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	4b40      	ldr	r3, [pc, #256]	@ (800ae20 <HAL_DMA_Init+0x148>)
 800ad1e:	4413      	add	r3, r2
 800ad20:	4a3d      	ldr	r2, [pc, #244]	@ (800ae18 <HAL_DMA_Init+0x140>)
 800ad22:	fba2 2303 	umull	r2, r3, r2, r3
 800ad26:	091b      	lsrs	r3, r3, #4
 800ad28:	009a      	lsls	r2, r3, #2
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a3c      	ldr	r2, [pc, #240]	@ (800ae24 <HAL_DMA_Init+0x14c>)
 800ad32:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2202      	movs	r2, #2
 800ad38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ad4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad4e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800ad58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	691b      	ldr	r3, [r3, #16]
 800ad5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ad64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	699b      	ldr	r3, [r3, #24]
 800ad6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ad70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6a1b      	ldr	r3, [r3, #32]
 800ad76:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 fa76 	bl	800b278 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad94:	d102      	bne.n	800ad9c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685a      	ldr	r2, [r3, #4]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ada4:	b2d2      	uxtb	r2, r2
 800ada6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800adb0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d010      	beq.n	800addc <HAL_DMA_Init+0x104>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	2b04      	cmp	r3, #4
 800adc0:	d80c      	bhi.n	800addc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f000 fa96 	bl	800b2f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adcc:	2200      	movs	r2, #0
 800adce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800add4:	687a      	ldr	r2, [r7, #4]
 800add6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800add8:	605a      	str	r2, [r3, #4]
 800adda:	e008      	b.n	800adee <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2201      	movs	r2, #1
 800adf8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop
 800ae10:	40020407 	.word	0x40020407
 800ae14:	bffdfff8 	.word	0xbffdfff8
 800ae18:	cccccccd 	.word	0xcccccccd
 800ae1c:	40020000 	.word	0x40020000
 800ae20:	bffdfbf8 	.word	0xbffdfbf8
 800ae24:	40020400 	.word	0x40020400

0800ae28 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b086      	sub	sp, #24
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	607a      	str	r2, [r7, #4]
 800ae34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ae36:	2300      	movs	r3, #0
 800ae38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d101      	bne.n	800ae48 <HAL_DMA_Start_IT+0x20>
 800ae44:	2302      	movs	r3, #2
 800ae46:	e066      	b.n	800af16 <HAL_DMA_Start_IT+0xee>
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d155      	bne.n	800af08 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2202      	movs	r2, #2
 800ae60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	2200      	movs	r2, #0
 800ae68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f022 0201 	bic.w	r2, r2, #1
 800ae78:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	68b9      	ldr	r1, [r7, #8]
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f000 f9bb 	bl	800b1fc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d008      	beq.n	800aea0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f042 020e 	orr.w	r2, r2, #14
 800ae9c:	601a      	str	r2, [r3, #0]
 800ae9e:	e00f      	b.n	800aec0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f022 0204 	bic.w	r2, r2, #4
 800aeae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f042 020a 	orr.w	r2, r2, #10
 800aebe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d007      	beq.n	800aede <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aed2:	681a      	ldr	r2, [r3, #0]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aed8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aedc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d007      	beq.n	800aef6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeea:	681a      	ldr	r2, [r3, #0]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aef0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aef4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	681a      	ldr	r2, [r3, #0]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f042 0201 	orr.w	r2, r2, #1
 800af04:	601a      	str	r2, [r3, #0]
 800af06:	e005      	b.n	800af14 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2200      	movs	r2, #0
 800af0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800af10:	2302      	movs	r3, #2
 800af12:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800af14:	7dfb      	ldrb	r3, [r7, #23]
}
 800af16:	4618      	mov	r0, r3
 800af18:	3718      	adds	r7, #24
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800af1e:	b480      	push	{r7}
 800af20:	b085      	sub	sp, #20
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af26:	2300      	movs	r3, #0
 800af28:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800af30:	b2db      	uxtb	r3, r3
 800af32:	2b02      	cmp	r3, #2
 800af34:	d005      	beq.n	800af42 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2204      	movs	r2, #4
 800af3a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800af3c:	2301      	movs	r3, #1
 800af3e:	73fb      	strb	r3, [r7, #15]
 800af40:	e037      	b.n	800afb2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f022 020e 	bic.w	r2, r2, #14
 800af50:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af56:	681a      	ldr	r2, [r3, #0]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800af60:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f022 0201 	bic.w	r2, r2, #1
 800af70:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af76:	f003 021f 	and.w	r2, r3, #31
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af7e:	2101      	movs	r1, #1
 800af80:	fa01 f202 	lsl.w	r2, r1, r2
 800af84:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800af8e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00c      	beq.n	800afb2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afa2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800afa6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800afb0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2201      	movs	r2, #1
 800afb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800afc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3714      	adds	r7, #20
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr

0800afd0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800afd8:	2300      	movs	r3, #0
 800afda:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d00d      	beq.n	800b004 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2204      	movs	r2, #4
 800afec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2201      	movs	r2, #1
 800aff2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2200      	movs	r2, #0
 800affa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800affe:	2301      	movs	r3, #1
 800b000:	73fb      	strb	r3, [r7, #15]
 800b002:	e047      	b.n	800b094 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f022 020e 	bic.w	r2, r2, #14
 800b012:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	681a      	ldr	r2, [r3, #0]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f022 0201 	bic.w	r2, r2, #1
 800b022:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b02e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b032:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b038:	f003 021f 	and.w	r2, r3, #31
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b040:	2101      	movs	r1, #1
 800b042:	fa01 f202 	lsl.w	r2, r1, r2
 800b046:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b050:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00c      	beq.n	800b074 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b05e:	681a      	ldr	r2, [r3, #0]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b064:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b068:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b072:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2201      	movs	r2, #1
 800b078:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d003      	beq.n	800b094 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	4798      	blx	r3
    }
  }
  return status;
 800b094:	7bfb      	ldrb	r3, [r7, #15]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0ba:	f003 031f 	and.w	r3, r3, #31
 800b0be:	2204      	movs	r2, #4
 800b0c0:	409a      	lsls	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	4013      	ands	r3, r2
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d026      	beq.n	800b118 <HAL_DMA_IRQHandler+0x7a>
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	f003 0304 	and.w	r3, r3, #4
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d021      	beq.n	800b118 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f003 0320 	and.w	r3, r3, #32
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d107      	bne.n	800b0f2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f022 0204 	bic.w	r2, r2, #4
 800b0f0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0f6:	f003 021f 	and.w	r2, r3, #31
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0fe:	2104      	movs	r1, #4
 800b100:	fa01 f202 	lsl.w	r2, r1, r2
 800b104:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d071      	beq.n	800b1f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b116:	e06c      	b.n	800b1f2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b11c:	f003 031f 	and.w	r3, r3, #31
 800b120:	2202      	movs	r2, #2
 800b122:	409a      	lsls	r2, r3
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	4013      	ands	r3, r2
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d02e      	beq.n	800b18a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	f003 0302 	and.w	r3, r3, #2
 800b132:	2b00      	cmp	r3, #0
 800b134:	d029      	beq.n	800b18a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 0320 	and.w	r3, r3, #32
 800b140:	2b00      	cmp	r3, #0
 800b142:	d10b      	bne.n	800b15c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681a      	ldr	r2, [r3, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f022 020a 	bic.w	r2, r2, #10
 800b152:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2201      	movs	r2, #1
 800b158:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b160:	f003 021f 	and.w	r2, r3, #31
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b168:	2102      	movs	r1, #2
 800b16a:	fa01 f202 	lsl.w	r2, r1, r2
 800b16e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d038      	beq.n	800b1f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b188:	e033      	b.n	800b1f2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b18e:	f003 031f 	and.w	r3, r3, #31
 800b192:	2208      	movs	r2, #8
 800b194:	409a      	lsls	r2, r3
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	4013      	ands	r3, r2
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d02a      	beq.n	800b1f4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	f003 0308 	and.w	r3, r3, #8
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d025      	beq.n	800b1f4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f022 020e 	bic.w	r2, r2, #14
 800b1b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1bc:	f003 021f 	and.w	r2, r3, #31
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c4:	2101      	movs	r1, #1
 800b1c6:	fa01 f202 	lsl.w	r2, r1, r2
 800b1ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2201      	movs	r2, #1
 800b1d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2200      	movs	r2, #0
 800b1de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d004      	beq.n	800b1f4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b1f2:	bf00      	nop
 800b1f4:	bf00      	nop
}
 800b1f6:	3710      	adds	r7, #16
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	607a      	str	r2, [r7, #4]
 800b208:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b212:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d004      	beq.n	800b226 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b220:	68fa      	ldr	r2, [r7, #12]
 800b222:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b224:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b22a:	f003 021f 	and.w	r2, r3, #31
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b232:	2101      	movs	r1, #1
 800b234:	fa01 f202 	lsl.w	r2, r1, r2
 800b238:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	683a      	ldr	r2, [r7, #0]
 800b240:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	2b10      	cmp	r3, #16
 800b248:	d108      	bne.n	800b25c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	68ba      	ldr	r2, [r7, #8]
 800b258:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b25a:	e007      	b.n	800b26c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	68ba      	ldr	r2, [r7, #8]
 800b262:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	687a      	ldr	r2, [r7, #4]
 800b26a:	60da      	str	r2, [r3, #12]
}
 800b26c:	bf00      	nop
 800b26e:	3714      	adds	r7, #20
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b278:	b480      	push	{r7}
 800b27a:	b087      	sub	sp, #28
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	461a      	mov	r2, r3
 800b286:	4b16      	ldr	r3, [pc, #88]	@ (800b2e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b288:	429a      	cmp	r2, r3
 800b28a:	d802      	bhi.n	800b292 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b28c:	4b15      	ldr	r3, [pc, #84]	@ (800b2e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b28e:	617b      	str	r3, [r7, #20]
 800b290:	e001      	b.n	800b296 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800b292:	4b15      	ldr	r3, [pc, #84]	@ (800b2e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b294:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	3b08      	subs	r3, #8
 800b2a2:	4a12      	ldr	r2, [pc, #72]	@ (800b2ec <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b2a4:	fba2 2303 	umull	r2, r3, r2, r3
 800b2a8:	091b      	lsrs	r3, r3, #4
 800b2aa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2b0:	089b      	lsrs	r3, r3, #2
 800b2b2:	009a      	lsls	r2, r3, #2
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	4413      	add	r3, r2
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4a0b      	ldr	r2, [pc, #44]	@ (800b2f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b2c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	f003 031f 	and.w	r3, r3, #31
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	409a      	lsls	r2, r3
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b2d2:	bf00      	nop
 800b2d4:	371c      	adds	r7, #28
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	40020407 	.word	0x40020407
 800b2e4:	40020800 	.word	0x40020800
 800b2e8:	40020820 	.word	0x40020820
 800b2ec:	cccccccd 	.word	0xcccccccd
 800b2f0:	40020880 	.word	0x40020880

0800b2f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b085      	sub	sp, #20
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	b2db      	uxtb	r3, r3
 800b302:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	4b0b      	ldr	r3, [pc, #44]	@ (800b334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b308:	4413      	add	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	461a      	mov	r2, r3
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	4a08      	ldr	r2, [pc, #32]	@ (800b338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b316:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	3b01      	subs	r3, #1
 800b31c:	f003 031f 	and.w	r3, r3, #31
 800b320:	2201      	movs	r2, #1
 800b322:	409a      	lsls	r2, r3
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b328:	bf00      	nop
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr
 800b334:	1000823f 	.word	0x1000823f
 800b338:	40020940 	.word	0x40020940

0800b33c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b087      	sub	sp, #28
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b346:	2300      	movs	r3, #0
 800b348:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b34a:	e15a      	b.n	800b602 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	681a      	ldr	r2, [r3, #0]
 800b350:	2101      	movs	r1, #1
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	fa01 f303 	lsl.w	r3, r1, r3
 800b358:	4013      	ands	r3, r2
 800b35a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 814c 	beq.w	800b5fc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	685b      	ldr	r3, [r3, #4]
 800b368:	f003 0303 	and.w	r3, r3, #3
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d005      	beq.n	800b37c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b378:	2b02      	cmp	r3, #2
 800b37a:	d130      	bne.n	800b3de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	689b      	ldr	r3, [r3, #8]
 800b380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	005b      	lsls	r3, r3, #1
 800b386:	2203      	movs	r2, #3
 800b388:	fa02 f303 	lsl.w	r3, r2, r3
 800b38c:	43db      	mvns	r3, r3
 800b38e:	693a      	ldr	r2, [r7, #16]
 800b390:	4013      	ands	r3, r2
 800b392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	68da      	ldr	r2, [r3, #12]
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	005b      	lsls	r3, r3, #1
 800b39c:	fa02 f303 	lsl.w	r3, r2, r3
 800b3a0:	693a      	ldr	r2, [r7, #16]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	693a      	ldr	r2, [r7, #16]
 800b3aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ba:	43db      	mvns	r3, r3
 800b3bc:	693a      	ldr	r2, [r7, #16]
 800b3be:	4013      	ands	r3, r2
 800b3c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	091b      	lsrs	r3, r3, #4
 800b3c8:	f003 0201 	and.w	r2, r3, #1
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d2:	693a      	ldr	r2, [r7, #16]
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	693a      	ldr	r2, [r7, #16]
 800b3dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	f003 0303 	and.w	r3, r3, #3
 800b3e6:	2b03      	cmp	r3, #3
 800b3e8:	d017      	beq.n	800b41a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	68db      	ldr	r3, [r3, #12]
 800b3ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	005b      	lsls	r3, r3, #1
 800b3f4:	2203      	movs	r2, #3
 800b3f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3fa:	43db      	mvns	r3, r3
 800b3fc:	693a      	ldr	r2, [r7, #16]
 800b3fe:	4013      	ands	r3, r2
 800b400:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	689a      	ldr	r2, [r3, #8]
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	005b      	lsls	r3, r3, #1
 800b40a:	fa02 f303 	lsl.w	r3, r2, r3
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	4313      	orrs	r3, r2
 800b412:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	693a      	ldr	r2, [r7, #16]
 800b418:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	f003 0303 	and.w	r3, r3, #3
 800b422:	2b02      	cmp	r3, #2
 800b424:	d123      	bne.n	800b46e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	08da      	lsrs	r2, r3, #3
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	3208      	adds	r2, #8
 800b42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b432:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	f003 0307 	and.w	r3, r3, #7
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	220f      	movs	r2, #15
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	43db      	mvns	r3, r3
 800b444:	693a      	ldr	r2, [r7, #16]
 800b446:	4013      	ands	r3, r2
 800b448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	691a      	ldr	r2, [r3, #16]
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	f003 0307 	and.w	r3, r3, #7
 800b454:	009b      	lsls	r3, r3, #2
 800b456:	fa02 f303 	lsl.w	r3, r2, r3
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	08da      	lsrs	r2, r3, #3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	3208      	adds	r2, #8
 800b468:	6939      	ldr	r1, [r7, #16]
 800b46a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	005b      	lsls	r3, r3, #1
 800b478:	2203      	movs	r2, #3
 800b47a:	fa02 f303 	lsl.w	r3, r2, r3
 800b47e:	43db      	mvns	r3, r3
 800b480:	693a      	ldr	r2, [r7, #16]
 800b482:	4013      	ands	r3, r2
 800b484:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	f003 0203 	and.w	r2, r3, #3
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	005b      	lsls	r3, r3, #1
 800b492:	fa02 f303 	lsl.w	r3, r2, r3
 800b496:	693a      	ldr	r2, [r7, #16]
 800b498:	4313      	orrs	r3, r2
 800b49a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	f000 80a6 	beq.w	800b5fc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b4b0:	4b5b      	ldr	r3, [pc, #364]	@ (800b620 <HAL_GPIO_Init+0x2e4>)
 800b4b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4b4:	4a5a      	ldr	r2, [pc, #360]	@ (800b620 <HAL_GPIO_Init+0x2e4>)
 800b4b6:	f043 0301 	orr.w	r3, r3, #1
 800b4ba:	6613      	str	r3, [r2, #96]	@ 0x60
 800b4bc:	4b58      	ldr	r3, [pc, #352]	@ (800b620 <HAL_GPIO_Init+0x2e4>)
 800b4be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	60bb      	str	r3, [r7, #8]
 800b4c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b4c8:	4a56      	ldr	r2, [pc, #344]	@ (800b624 <HAL_GPIO_Init+0x2e8>)
 800b4ca:	697b      	ldr	r3, [r7, #20]
 800b4cc:	089b      	lsrs	r3, r3, #2
 800b4ce:	3302      	adds	r3, #2
 800b4d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f003 0303 	and.w	r3, r3, #3
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	220f      	movs	r2, #15
 800b4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e4:	43db      	mvns	r3, r3
 800b4e6:	693a      	ldr	r2, [r7, #16]
 800b4e8:	4013      	ands	r3, r2
 800b4ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b4f2:	d01f      	beq.n	800b534 <HAL_GPIO_Init+0x1f8>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a4c      	ldr	r2, [pc, #304]	@ (800b628 <HAL_GPIO_Init+0x2ec>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d019      	beq.n	800b530 <HAL_GPIO_Init+0x1f4>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4a4b      	ldr	r2, [pc, #300]	@ (800b62c <HAL_GPIO_Init+0x2f0>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d013      	beq.n	800b52c <HAL_GPIO_Init+0x1f0>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	4a4a      	ldr	r2, [pc, #296]	@ (800b630 <HAL_GPIO_Init+0x2f4>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d00d      	beq.n	800b528 <HAL_GPIO_Init+0x1ec>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	4a49      	ldr	r2, [pc, #292]	@ (800b634 <HAL_GPIO_Init+0x2f8>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d007      	beq.n	800b524 <HAL_GPIO_Init+0x1e8>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	4a48      	ldr	r2, [pc, #288]	@ (800b638 <HAL_GPIO_Init+0x2fc>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d101      	bne.n	800b520 <HAL_GPIO_Init+0x1e4>
 800b51c:	2305      	movs	r3, #5
 800b51e:	e00a      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b520:	2306      	movs	r3, #6
 800b522:	e008      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b524:	2304      	movs	r3, #4
 800b526:	e006      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b528:	2303      	movs	r3, #3
 800b52a:	e004      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b52c:	2302      	movs	r3, #2
 800b52e:	e002      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b530:	2301      	movs	r3, #1
 800b532:	e000      	b.n	800b536 <HAL_GPIO_Init+0x1fa>
 800b534:	2300      	movs	r3, #0
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	f002 0203 	and.w	r2, r2, #3
 800b53c:	0092      	lsls	r2, r2, #2
 800b53e:	4093      	lsls	r3, r2
 800b540:	693a      	ldr	r2, [r7, #16]
 800b542:	4313      	orrs	r3, r2
 800b544:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b546:	4937      	ldr	r1, [pc, #220]	@ (800b624 <HAL_GPIO_Init+0x2e8>)
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	089b      	lsrs	r3, r3, #2
 800b54c:	3302      	adds	r3, #2
 800b54e:	693a      	ldr	r2, [r7, #16]
 800b550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b554:	4b39      	ldr	r3, [pc, #228]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	43db      	mvns	r3, r3
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	4013      	ands	r3, r2
 800b562:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d003      	beq.n	800b578 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b570:	693a      	ldr	r2, [r7, #16]
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	4313      	orrs	r3, r2
 800b576:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b578:	4a30      	ldr	r2, [pc, #192]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b57e:	4b2f      	ldr	r3, [pc, #188]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	43db      	mvns	r3, r3
 800b588:	693a      	ldr	r2, [r7, #16]
 800b58a:	4013      	ands	r3, r2
 800b58c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b596:	2b00      	cmp	r3, #0
 800b598:	d003      	beq.n	800b5a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b59a:	693a      	ldr	r2, [r7, #16]
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b5a2:	4a26      	ldr	r2, [pc, #152]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b5a8:	4b24      	ldr	r3, [pc, #144]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	43db      	mvns	r3, r3
 800b5b2:	693a      	ldr	r2, [r7, #16]
 800b5b4:	4013      	ands	r3, r2
 800b5b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	685b      	ldr	r3, [r3, #4]
 800b5bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d003      	beq.n	800b5cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b5c4:	693a      	ldr	r2, [r7, #16]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b5cc:	4a1b      	ldr	r2, [pc, #108]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b5d2:	4b1a      	ldr	r3, [pc, #104]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	43db      	mvns	r3, r3
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	4013      	ands	r3, r2
 800b5e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d003      	beq.n	800b5f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b5ee:	693a      	ldr	r2, [r7, #16]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b5f6:	4a11      	ldr	r2, [pc, #68]	@ (800b63c <HAL_GPIO_Init+0x300>)
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	3301      	adds	r3, #1
 800b600:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	681a      	ldr	r2, [r3, #0]
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	fa22 f303 	lsr.w	r3, r2, r3
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f47f ae9d 	bne.w	800b34c <HAL_GPIO_Init+0x10>
  }
}
 800b612:	bf00      	nop
 800b614:	bf00      	nop
 800b616:	371c      	adds	r7, #28
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr
 800b620:	40021000 	.word	0x40021000
 800b624:	40010000 	.word	0x40010000
 800b628:	48000400 	.word	0x48000400
 800b62c:	48000800 	.word	0x48000800
 800b630:	48000c00 	.word	0x48000c00
 800b634:	48001000 	.word	0x48001000
 800b638:	48001400 	.word	0x48001400
 800b63c:	40010400 	.word	0x40010400

0800b640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	460b      	mov	r3, r1
 800b64a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	691a      	ldr	r2, [r3, #16]
 800b650:	887b      	ldrh	r3, [r7, #2]
 800b652:	4013      	ands	r3, r2
 800b654:	2b00      	cmp	r3, #0
 800b656:	d002      	beq.n	800b65e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b658:	2301      	movs	r3, #1
 800b65a:	73fb      	strb	r3, [r7, #15]
 800b65c:	e001      	b.n	800b662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b65e:	2300      	movs	r3, #0
 800b660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b662:	7bfb      	ldrb	r3, [r7, #15]
}
 800b664:	4618      	mov	r0, r3
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b670:	b480      	push	{r7}
 800b672:	b083      	sub	sp, #12
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	460b      	mov	r3, r1
 800b67a:	807b      	strh	r3, [r7, #2]
 800b67c:	4613      	mov	r3, r2
 800b67e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b680:	787b      	ldrb	r3, [r7, #1]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d003      	beq.n	800b68e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b686:	887a      	ldrh	r2, [r7, #2]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b68c:	e002      	b.n	800b694 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b68e:	887a      	ldrh	r2, [r7, #2]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b694:	bf00      	nop
 800b696:	370c      	adds	r7, #12
 800b698:	46bd      	mov	sp, r7
 800b69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69e:	4770      	bx	lr

0800b6a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d101      	bne.n	800b6b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e08d      	b.n	800b7ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b6b8:	b2db      	uxtb	r3, r3
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d106      	bne.n	800b6cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f7f9 fd5c 	bl	8005184 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2224      	movs	r2, #36	@ 0x24
 800b6d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f022 0201 	bic.w	r2, r2, #1
 800b6e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	685a      	ldr	r2, [r3, #4]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b6f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	689a      	ldr	r2, [r3, #8]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b700:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	2b01      	cmp	r3, #1
 800b708:	d107      	bne.n	800b71a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	689a      	ldr	r2, [r3, #8]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b716:	609a      	str	r2, [r3, #8]
 800b718:	e006      	b.n	800b728 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	689a      	ldr	r2, [r3, #8]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b726:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d108      	bne.n	800b742 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	685a      	ldr	r2, [r3, #4]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b73e:	605a      	str	r2, [r3, #4]
 800b740:	e007      	b.n	800b752 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	685a      	ldr	r2, [r3, #4]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b750:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	685b      	ldr	r3, [r3, #4]
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	6812      	ldr	r2, [r2, #0]
 800b75c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b760:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b764:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	68da      	ldr	r2, [r3, #12]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b774:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	691a      	ldr	r2, [r3, #16]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	695b      	ldr	r3, [r3, #20]
 800b77e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	699b      	ldr	r3, [r3, #24]
 800b786:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	430a      	orrs	r2, r1
 800b78e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	69d9      	ldr	r1, [r3, #28]
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6a1a      	ldr	r2, [r3, #32]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	430a      	orrs	r2, r1
 800b79e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	681a      	ldr	r2, [r3, #0]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f042 0201 	orr.w	r2, r2, #1
 800b7ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2220      	movs	r2, #32
 800b7ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b7cc:	2300      	movs	r3, #0
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3708      	adds	r7, #8
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}
	...

0800b7d8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b088      	sub	sp, #32
 800b7dc:	af02      	add	r7, sp, #8
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	607a      	str	r2, [r7, #4]
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	817b      	strh	r3, [r7, #10]
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	2b20      	cmp	r3, #32
 800b7f6:	f040 80fd 	bne.w	800b9f4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b800:	2b01      	cmp	r3, #1
 800b802:	d101      	bne.n	800b808 <HAL_I2C_Master_Transmit+0x30>
 800b804:	2302      	movs	r3, #2
 800b806:	e0f6      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2201      	movs	r2, #1
 800b80c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b810:	f7fd fa7e 	bl	8008d10 <HAL_GetTick>
 800b814:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	9300      	str	r3, [sp, #0]
 800b81a:	2319      	movs	r3, #25
 800b81c:	2201      	movs	r2, #1
 800b81e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f000 fb72 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d001      	beq.n	800b832 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	e0e1      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2221      	movs	r2, #33	@ 0x21
 800b836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2210      	movs	r2, #16
 800b83e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	2200      	movs	r2, #0
 800b846:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	893a      	ldrh	r2, [r7, #8]
 800b852:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	2200      	movs	r2, #0
 800b858:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b85e:	b29b      	uxth	r3, r3
 800b860:	2bff      	cmp	r3, #255	@ 0xff
 800b862:	d906      	bls.n	800b872 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	22ff      	movs	r2, #255	@ 0xff
 800b868:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b86a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b86e:	617b      	str	r3, [r7, #20]
 800b870:	e007      	b.n	800b882 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b876:	b29a      	uxth	r2, r3
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b87c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b880:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b886:	2b00      	cmp	r3, #0
 800b888:	d024      	beq.n	800b8d4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b88e:	781a      	ldrb	r2, [r3, #0]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89a:	1c5a      	adds	r2, r3, #1
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	b29a      	uxth	r2, r3
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8b2:	3b01      	subs	r3, #1
 800b8b4:	b29a      	uxth	r2, r3
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	b2da      	uxtb	r2, r3
 800b8c4:	8979      	ldrh	r1, [r7, #10]
 800b8c6:	4b4e      	ldr	r3, [pc, #312]	@ (800ba00 <HAL_I2C_Master_Transmit+0x228>)
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	68f8      	ldr	r0, [r7, #12]
 800b8ce:	f000 fd6d 	bl	800c3ac <I2C_TransferConfig>
 800b8d2:	e066      	b.n	800b9a2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8d8:	b2da      	uxtb	r2, r3
 800b8da:	8979      	ldrh	r1, [r7, #10]
 800b8dc:	4b48      	ldr	r3, [pc, #288]	@ (800ba00 <HAL_I2C_Master_Transmit+0x228>)
 800b8de:	9300      	str	r3, [sp, #0]
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f000 fd62 	bl	800c3ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b8e8:	e05b      	b.n	800b9a2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b8ea:	693a      	ldr	r2, [r7, #16]
 800b8ec:	6a39      	ldr	r1, [r7, #32]
 800b8ee:	68f8      	ldr	r0, [r7, #12]
 800b8f0:	f000 fb65 	bl	800bfbe <I2C_WaitOnTXISFlagUntilTimeout>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d001      	beq.n	800b8fe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	e07b      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b902:	781a      	ldrb	r2, [r3, #0]
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b90e:	1c5a      	adds	r2, r3, #1
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b918:	b29b      	uxth	r3, r3
 800b91a:	3b01      	subs	r3, #1
 800b91c:	b29a      	uxth	r2, r3
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b926:	3b01      	subs	r3, #1
 800b928:	b29a      	uxth	r2, r3
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b932:	b29b      	uxth	r3, r3
 800b934:	2b00      	cmp	r3, #0
 800b936:	d034      	beq.n	800b9a2 <HAL_I2C_Master_Transmit+0x1ca>
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d130      	bne.n	800b9a2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	9300      	str	r3, [sp, #0]
 800b944:	6a3b      	ldr	r3, [r7, #32]
 800b946:	2200      	movs	r2, #0
 800b948:	2180      	movs	r1, #128	@ 0x80
 800b94a:	68f8      	ldr	r0, [r7, #12]
 800b94c:	f000 fade 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800b950:	4603      	mov	r3, r0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d001      	beq.n	800b95a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b956:	2301      	movs	r3, #1
 800b958:	e04d      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b95e:	b29b      	uxth	r3, r3
 800b960:	2bff      	cmp	r3, #255	@ 0xff
 800b962:	d90e      	bls.n	800b982 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	22ff      	movs	r2, #255	@ 0xff
 800b968:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b96e:	b2da      	uxtb	r2, r3
 800b970:	8979      	ldrh	r1, [r7, #10]
 800b972:	2300      	movs	r3, #0
 800b974:	9300      	str	r3, [sp, #0]
 800b976:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b97a:	68f8      	ldr	r0, [r7, #12]
 800b97c:	f000 fd16 	bl	800c3ac <I2C_TransferConfig>
 800b980:	e00f      	b.n	800b9a2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b986:	b29a      	uxth	r2, r3
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b990:	b2da      	uxtb	r2, r3
 800b992:	8979      	ldrh	r1, [r7, #10]
 800b994:	2300      	movs	r3, #0
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b99c:	68f8      	ldr	r0, [r7, #12]
 800b99e:	f000 fd05 	bl	800c3ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d19e      	bne.n	800b8ea <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b9ac:	693a      	ldr	r2, [r7, #16]
 800b9ae:	6a39      	ldr	r1, [r7, #32]
 800b9b0:	68f8      	ldr	r0, [r7, #12]
 800b9b2:	f000 fb4b 	bl	800c04c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d001      	beq.n	800b9c0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	e01a      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	2220      	movs	r2, #32
 800b9c6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6859      	ldr	r1, [r3, #4]
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	681a      	ldr	r2, [r3, #0]
 800b9d2:	4b0c      	ldr	r3, [pc, #48]	@ (800ba04 <HAL_I2C_Master_Transmit+0x22c>)
 800b9d4:	400b      	ands	r3, r1
 800b9d6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2220      	movs	r2, #32
 800b9dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	e000      	b.n	800b9f6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b9f4:	2302      	movs	r3, #2
  }
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3718      	adds	r7, #24
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	80002000 	.word	0x80002000
 800ba04:	fe00e800 	.word	0xfe00e800

0800ba08 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b088      	sub	sp, #32
 800ba0c:	af02      	add	r7, sp, #8
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	607a      	str	r2, [r7, #4]
 800ba12:	461a      	mov	r2, r3
 800ba14:	460b      	mov	r3, r1
 800ba16:	817b      	strh	r3, [r7, #10]
 800ba18:	4613      	mov	r3, r2
 800ba1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba22:	b2db      	uxtb	r3, r3
 800ba24:	2b20      	cmp	r3, #32
 800ba26:	f040 80db 	bne.w	800bbe0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d101      	bne.n	800ba38 <HAL_I2C_Master_Receive+0x30>
 800ba34:	2302      	movs	r3, #2
 800ba36:	e0d4      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2201      	movs	r2, #1
 800ba3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ba40:	f7fd f966 	bl	8008d10 <HAL_GetTick>
 800ba44:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	9300      	str	r3, [sp, #0]
 800ba4a:	2319      	movs	r3, #25
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ba52:	68f8      	ldr	r0, [r7, #12]
 800ba54:	f000 fa5a 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d001      	beq.n	800ba62 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	e0bf      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2222      	movs	r2, #34	@ 0x22
 800ba66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2210      	movs	r2, #16
 800ba6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2200      	movs	r2, #0
 800ba76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	893a      	ldrh	r2, [r7, #8]
 800ba82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2200      	movs	r2, #0
 800ba88:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	2bff      	cmp	r3, #255	@ 0xff
 800ba92:	d90e      	bls.n	800bab2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	22ff      	movs	r2, #255	@ 0xff
 800ba98:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba9e:	b2da      	uxtb	r2, r3
 800baa0:	8979      	ldrh	r1, [r7, #10]
 800baa2:	4b52      	ldr	r3, [pc, #328]	@ (800bbec <HAL_I2C_Master_Receive+0x1e4>)
 800baa4:	9300      	str	r3, [sp, #0]
 800baa6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800baaa:	68f8      	ldr	r0, [r7, #12]
 800baac:	f000 fc7e 	bl	800c3ac <I2C_TransferConfig>
 800bab0:	e06d      	b.n	800bb8e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bab6:	b29a      	uxth	r2, r3
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bac0:	b2da      	uxtb	r2, r3
 800bac2:	8979      	ldrh	r1, [r7, #10]
 800bac4:	4b49      	ldr	r3, [pc, #292]	@ (800bbec <HAL_I2C_Master_Receive+0x1e4>)
 800bac6:	9300      	str	r3, [sp, #0]
 800bac8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bacc:	68f8      	ldr	r0, [r7, #12]
 800bace:	f000 fc6d 	bl	800c3ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800bad2:	e05c      	b.n	800bb8e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bad4:	697a      	ldr	r2, [r7, #20]
 800bad6:	6a39      	ldr	r1, [r7, #32]
 800bad8:	68f8      	ldr	r0, [r7, #12]
 800bada:	f000 fafb 	bl	800c0d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d001      	beq.n	800bae8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800bae4:	2301      	movs	r3, #1
 800bae6:	e07c      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baf2:	b2d2      	uxtb	r2, r2
 800baf4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bafa:	1c5a      	adds	r2, r3, #1
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb04:	3b01      	subs	r3, #1
 800bb06:	b29a      	uxth	r2, r3
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb10:	b29b      	uxth	r3, r3
 800bb12:	3b01      	subs	r3, #1
 800bb14:	b29a      	uxth	r2, r3
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d034      	beq.n	800bb8e <HAL_I2C_Master_Receive+0x186>
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d130      	bne.n	800bb8e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	9300      	str	r3, [sp, #0]
 800bb30:	6a3b      	ldr	r3, [r7, #32]
 800bb32:	2200      	movs	r2, #0
 800bb34:	2180      	movs	r1, #128	@ 0x80
 800bb36:	68f8      	ldr	r0, [r7, #12]
 800bb38:	f000 f9e8 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d001      	beq.n	800bb46 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800bb42:	2301      	movs	r3, #1
 800bb44:	e04d      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	2bff      	cmp	r3, #255	@ 0xff
 800bb4e:	d90e      	bls.n	800bb6e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	22ff      	movs	r2, #255	@ 0xff
 800bb54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb5a:	b2da      	uxtb	r2, r3
 800bb5c:	8979      	ldrh	r1, [r7, #10]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	9300      	str	r3, [sp, #0]
 800bb62:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bb66:	68f8      	ldr	r0, [r7, #12]
 800bb68:	f000 fc20 	bl	800c3ac <I2C_TransferConfig>
 800bb6c:	e00f      	b.n	800bb8e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb72:	b29a      	uxth	r2, r3
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb7c:	b2da      	uxtb	r2, r3
 800bb7e:	8979      	ldrh	r1, [r7, #10]
 800bb80:	2300      	movs	r3, #0
 800bb82:	9300      	str	r3, [sp, #0]
 800bb84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bb88:	68f8      	ldr	r0, [r7, #12]
 800bb8a:	f000 fc0f 	bl	800c3ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d19d      	bne.n	800bad4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bb98:	697a      	ldr	r2, [r7, #20]
 800bb9a:	6a39      	ldr	r1, [r7, #32]
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f000 fa55 	bl	800c04c <I2C_WaitOnSTOPFlagUntilTimeout>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d001      	beq.n	800bbac <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	e01a      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	2220      	movs	r2, #32
 800bbb2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	6859      	ldr	r1, [r3, #4]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf0 <HAL_I2C_Master_Receive+0x1e8>)
 800bbc0:	400b      	ands	r3, r1
 800bbc2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2220      	movs	r2, #32
 800bbc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	e000      	b.n	800bbe2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800bbe0:	2302      	movs	r3, #2
  }
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3718      	adds	r7, #24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}
 800bbea:	bf00      	nop
 800bbec:	80002400 	.word	0x80002400
 800bbf0:	fe00e800 	.word	0xfe00e800

0800bbf4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b088      	sub	sp, #32
 800bbf8:	af02      	add	r7, sp, #8
 800bbfa:	60f8      	str	r0, [r7, #12]
 800bbfc:	4608      	mov	r0, r1
 800bbfe:	4611      	mov	r1, r2
 800bc00:	461a      	mov	r2, r3
 800bc02:	4603      	mov	r3, r0
 800bc04:	817b      	strh	r3, [r7, #10]
 800bc06:	460b      	mov	r3, r1
 800bc08:	813b      	strh	r3, [r7, #8]
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	2b20      	cmp	r3, #32
 800bc18:	f040 80f9 	bne.w	800be0e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc1c:	6a3b      	ldr	r3, [r7, #32]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d002      	beq.n	800bc28 <HAL_I2C_Mem_Write+0x34>
 800bc22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d105      	bne.n	800bc34 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bc30:	2301      	movs	r3, #1
 800bc32:	e0ed      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bc3a:	2b01      	cmp	r3, #1
 800bc3c:	d101      	bne.n	800bc42 <HAL_I2C_Mem_Write+0x4e>
 800bc3e:	2302      	movs	r3, #2
 800bc40:	e0e6      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	2201      	movs	r2, #1
 800bc46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bc4a:	f7fd f861 	bl	8008d10 <HAL_GetTick>
 800bc4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	9300      	str	r3, [sp, #0]
 800bc54:	2319      	movs	r3, #25
 800bc56:	2201      	movs	r2, #1
 800bc58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bc5c:	68f8      	ldr	r0, [r7, #12]
 800bc5e:	f000 f955 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d001      	beq.n	800bc6c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e0d1      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2221      	movs	r2, #33	@ 0x21
 800bc70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2240      	movs	r2, #64	@ 0x40
 800bc78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	6a3a      	ldr	r2, [r7, #32]
 800bc86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bc8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	2200      	movs	r2, #0
 800bc92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bc94:	88f8      	ldrh	r0, [r7, #6]
 800bc96:	893a      	ldrh	r2, [r7, #8]
 800bc98:	8979      	ldrh	r1, [r7, #10]
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	9301      	str	r3, [sp, #4]
 800bc9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca0:	9300      	str	r3, [sp, #0]
 800bca2:	4603      	mov	r3, r0
 800bca4:	68f8      	ldr	r0, [r7, #12]
 800bca6:	f000 f8b9 	bl	800be1c <I2C_RequestMemoryWrite>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d005      	beq.n	800bcbc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bcb8:	2301      	movs	r3, #1
 800bcba:	e0a9      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bcc0:	b29b      	uxth	r3, r3
 800bcc2:	2bff      	cmp	r3, #255	@ 0xff
 800bcc4:	d90e      	bls.n	800bce4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	22ff      	movs	r2, #255	@ 0xff
 800bcca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcd0:	b2da      	uxtb	r2, r3
 800bcd2:	8979      	ldrh	r1, [r7, #10]
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bcdc:	68f8      	ldr	r0, [r7, #12]
 800bcde:	f000 fb65 	bl	800c3ac <I2C_TransferConfig>
 800bce2:	e00f      	b.n	800bd04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bce8:	b29a      	uxth	r2, r3
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcf2:	b2da      	uxtb	r2, r3
 800bcf4:	8979      	ldrh	r1, [r7, #10]
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	9300      	str	r3, [sp, #0]
 800bcfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bcfe:	68f8      	ldr	r0, [r7, #12]
 800bd00:	f000 fb54 	bl	800c3ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bd04:	697a      	ldr	r2, [r7, #20]
 800bd06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd08:	68f8      	ldr	r0, [r7, #12]
 800bd0a:	f000 f958 	bl	800bfbe <I2C_WaitOnTXISFlagUntilTimeout>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d001      	beq.n	800bd18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bd14:	2301      	movs	r3, #1
 800bd16:	e07b      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd1c:	781a      	ldrb	r2, [r3, #0]
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd28:	1c5a      	adds	r2, r3, #1
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	3b01      	subs	r3, #1
 800bd36:	b29a      	uxth	r2, r3
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd40:	3b01      	subs	r3, #1
 800bd42:	b29a      	uxth	r2, r3
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd4c:	b29b      	uxth	r3, r3
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d034      	beq.n	800bdbc <HAL_I2C_Mem_Write+0x1c8>
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d130      	bne.n	800bdbc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	9300      	str	r3, [sp, #0]
 800bd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd60:	2200      	movs	r2, #0
 800bd62:	2180      	movs	r1, #128	@ 0x80
 800bd64:	68f8      	ldr	r0, [r7, #12]
 800bd66:	f000 f8d1 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d001      	beq.n	800bd74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bd70:	2301      	movs	r3, #1
 800bd72:	e04d      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd78:	b29b      	uxth	r3, r3
 800bd7a:	2bff      	cmp	r3, #255	@ 0xff
 800bd7c:	d90e      	bls.n	800bd9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	22ff      	movs	r2, #255	@ 0xff
 800bd82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd88:	b2da      	uxtb	r2, r3
 800bd8a:	8979      	ldrh	r1, [r7, #10]
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	9300      	str	r3, [sp, #0]
 800bd90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f000 fb09 	bl	800c3ac <I2C_TransferConfig>
 800bd9a:	e00f      	b.n	800bdbc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bda0:	b29a      	uxth	r2, r3
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bdaa:	b2da      	uxtb	r2, r3
 800bdac:	8979      	ldrh	r1, [r7, #10]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bdb6:	68f8      	ldr	r0, [r7, #12]
 800bdb8:	f000 faf8 	bl	800c3ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d19e      	bne.n	800bd04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bdc6:	697a      	ldr	r2, [r7, #20]
 800bdc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdca:	68f8      	ldr	r0, [r7, #12]
 800bdcc:	f000 f93e 	bl	800c04c <I2C_WaitOnSTOPFlagUntilTimeout>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d001      	beq.n	800bdda <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	e01a      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2220      	movs	r2, #32
 800bde0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6859      	ldr	r1, [r3, #4]
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681a      	ldr	r2, [r3, #0]
 800bdec:	4b0a      	ldr	r3, [pc, #40]	@ (800be18 <HAL_I2C_Mem_Write+0x224>)
 800bdee:	400b      	ands	r3, r1
 800bdf0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2220      	movs	r2, #32
 800bdf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800be0a:	2300      	movs	r3, #0
 800be0c:	e000      	b.n	800be10 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800be0e:	2302      	movs	r3, #2
  }
}
 800be10:	4618      	mov	r0, r3
 800be12:	3718      	adds	r7, #24
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	fe00e800 	.word	0xfe00e800

0800be1c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b086      	sub	sp, #24
 800be20:	af02      	add	r7, sp, #8
 800be22:	60f8      	str	r0, [r7, #12]
 800be24:	4608      	mov	r0, r1
 800be26:	4611      	mov	r1, r2
 800be28:	461a      	mov	r2, r3
 800be2a:	4603      	mov	r3, r0
 800be2c:	817b      	strh	r3, [r7, #10]
 800be2e:	460b      	mov	r3, r1
 800be30:	813b      	strh	r3, [r7, #8]
 800be32:	4613      	mov	r3, r2
 800be34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800be36:	88fb      	ldrh	r3, [r7, #6]
 800be38:	b2da      	uxtb	r2, r3
 800be3a:	8979      	ldrh	r1, [r7, #10]
 800be3c:	4b20      	ldr	r3, [pc, #128]	@ (800bec0 <I2C_RequestMemoryWrite+0xa4>)
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f000 fab1 	bl	800c3ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800be4a:	69fa      	ldr	r2, [r7, #28]
 800be4c:	69b9      	ldr	r1, [r7, #24]
 800be4e:	68f8      	ldr	r0, [r7, #12]
 800be50:	f000 f8b5 	bl	800bfbe <I2C_WaitOnTXISFlagUntilTimeout>
 800be54:	4603      	mov	r3, r0
 800be56:	2b00      	cmp	r3, #0
 800be58:	d001      	beq.n	800be5e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800be5a:	2301      	movs	r3, #1
 800be5c:	e02c      	b.n	800beb8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800be5e:	88fb      	ldrh	r3, [r7, #6]
 800be60:	2b01      	cmp	r3, #1
 800be62:	d105      	bne.n	800be70 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800be64:	893b      	ldrh	r3, [r7, #8]
 800be66:	b2da      	uxtb	r2, r3
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	629a      	str	r2, [r3, #40]	@ 0x28
 800be6e:	e015      	b.n	800be9c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800be70:	893b      	ldrh	r3, [r7, #8]
 800be72:	0a1b      	lsrs	r3, r3, #8
 800be74:	b29b      	uxth	r3, r3
 800be76:	b2da      	uxtb	r2, r3
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800be7e:	69fa      	ldr	r2, [r7, #28]
 800be80:	69b9      	ldr	r1, [r7, #24]
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	f000 f89b 	bl	800bfbe <I2C_WaitOnTXISFlagUntilTimeout>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800be8e:	2301      	movs	r3, #1
 800be90:	e012      	b.n	800beb8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800be92:	893b      	ldrh	r3, [r7, #8]
 800be94:	b2da      	uxtb	r2, r3
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	9300      	str	r3, [sp, #0]
 800bea0:	69bb      	ldr	r3, [r7, #24]
 800bea2:	2200      	movs	r2, #0
 800bea4:	2180      	movs	r1, #128	@ 0x80
 800bea6:	68f8      	ldr	r0, [r7, #12]
 800bea8:	f000 f830 	bl	800bf0c <I2C_WaitOnFlagUntilTimeout>
 800beac:	4603      	mov	r3, r0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d001      	beq.n	800beb6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800beb2:	2301      	movs	r3, #1
 800beb4:	e000      	b.n	800beb8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800beb6:	2300      	movs	r3, #0
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3710      	adds	r7, #16
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}
 800bec0:	80002000 	.word	0x80002000

0800bec4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bec4:	b480      	push	{r7}
 800bec6:	b083      	sub	sp, #12
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	699b      	ldr	r3, [r3, #24]
 800bed2:	f003 0302 	and.w	r3, r3, #2
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	d103      	bne.n	800bee2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2200      	movs	r2, #0
 800bee0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	699b      	ldr	r3, [r3, #24]
 800bee8:	f003 0301 	and.w	r3, r3, #1
 800beec:	2b01      	cmp	r3, #1
 800beee:	d007      	beq.n	800bf00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	699a      	ldr	r2, [r3, #24]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f042 0201 	orr.w	r2, r2, #1
 800befe:	619a      	str	r2, [r3, #24]
  }
}
 800bf00:	bf00      	nop
 800bf02:	370c      	adds	r7, #12
 800bf04:	46bd      	mov	sp, r7
 800bf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0a:	4770      	bx	lr

0800bf0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b084      	sub	sp, #16
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	60f8      	str	r0, [r7, #12]
 800bf14:	60b9      	str	r1, [r7, #8]
 800bf16:	603b      	str	r3, [r7, #0]
 800bf18:	4613      	mov	r3, r2
 800bf1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bf1c:	e03b      	b.n	800bf96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf1e:	69ba      	ldr	r2, [r7, #24]
 800bf20:	6839      	ldr	r1, [r7, #0]
 800bf22:	68f8      	ldr	r0, [r7, #12]
 800bf24:	f000 f962 	bl	800c1ec <I2C_IsErrorOccurred>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d001      	beq.n	800bf32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	e041      	b.n	800bfb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf38:	d02d      	beq.n	800bf96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf3a:	f7fc fee9 	bl	8008d10 <HAL_GetTick>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	1ad3      	subs	r3, r2, r3
 800bf44:	683a      	ldr	r2, [r7, #0]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d302      	bcc.n	800bf50 <I2C_WaitOnFlagUntilTimeout+0x44>
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d122      	bne.n	800bf96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	699a      	ldr	r2, [r3, #24]
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	4013      	ands	r3, r2
 800bf5a:	68ba      	ldr	r2, [r7, #8]
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	bf0c      	ite	eq
 800bf60:	2301      	moveq	r3, #1
 800bf62:	2300      	movne	r3, #0
 800bf64:	b2db      	uxtb	r3, r3
 800bf66:	461a      	mov	r2, r3
 800bf68:	79fb      	ldrb	r3, [r7, #7]
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	d113      	bne.n	800bf96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf72:	f043 0220 	orr.w	r2, r3, #32
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2220      	movs	r2, #32
 800bf7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2200      	movs	r2, #0
 800bf86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bf92:	2301      	movs	r3, #1
 800bf94:	e00f      	b.n	800bfb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	699a      	ldr	r2, [r3, #24]
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	4013      	ands	r3, r2
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	bf0c      	ite	eq
 800bfa6:	2301      	moveq	r3, #1
 800bfa8:	2300      	movne	r3, #0
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	461a      	mov	r2, r3
 800bfae:	79fb      	ldrb	r3, [r7, #7]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d0b4      	beq.n	800bf1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bfb4:	2300      	movs	r3, #0
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3710      	adds	r7, #16
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}

0800bfbe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bfbe:	b580      	push	{r7, lr}
 800bfc0:	b084      	sub	sp, #16
 800bfc2:	af00      	add	r7, sp, #0
 800bfc4:	60f8      	str	r0, [r7, #12]
 800bfc6:	60b9      	str	r1, [r7, #8]
 800bfc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bfca:	e033      	b.n	800c034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bfcc:	687a      	ldr	r2, [r7, #4]
 800bfce:	68b9      	ldr	r1, [r7, #8]
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f000 f90b 	bl	800c1ec <I2C_IsErrorOccurred>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d001      	beq.n	800bfe0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e031      	b.n	800c044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfe6:	d025      	beq.n	800c034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfe8:	f7fc fe92 	bl	8008d10 <HAL_GetTick>
 800bfec:	4602      	mov	r2, r0
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	1ad3      	subs	r3, r2, r3
 800bff2:	68ba      	ldr	r2, [r7, #8]
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d302      	bcc.n	800bffe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d11a      	bne.n	800c034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	f003 0302 	and.w	r3, r3, #2
 800c008:	2b02      	cmp	r3, #2
 800c00a:	d013      	beq.n	800c034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c010:	f043 0220 	orr.w	r2, r3, #32
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2220      	movs	r2, #32
 800c01c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2200      	movs	r2, #0
 800c024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2200      	movs	r2, #0
 800c02c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c030:	2301      	movs	r3, #1
 800c032:	e007      	b.n	800c044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	699b      	ldr	r3, [r3, #24]
 800c03a:	f003 0302 	and.w	r3, r3, #2
 800c03e:	2b02      	cmp	r3, #2
 800c040:	d1c4      	bne.n	800bfcc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	4618      	mov	r0, r3
 800c046:	3710      	adds	r7, #16
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}

0800c04c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c058:	e02f      	b.n	800c0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	68b9      	ldr	r1, [r7, #8]
 800c05e:	68f8      	ldr	r0, [r7, #12]
 800c060:	f000 f8c4 	bl	800c1ec <I2C_IsErrorOccurred>
 800c064:	4603      	mov	r3, r0
 800c066:	2b00      	cmp	r3, #0
 800c068:	d001      	beq.n	800c06e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c06a:	2301      	movs	r3, #1
 800c06c:	e02d      	b.n	800c0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c06e:	f7fc fe4f 	bl	8008d10 <HAL_GetTick>
 800c072:	4602      	mov	r2, r0
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	1ad3      	subs	r3, r2, r3
 800c078:	68ba      	ldr	r2, [r7, #8]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d302      	bcc.n	800c084 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d11a      	bne.n	800c0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	699b      	ldr	r3, [r3, #24]
 800c08a:	f003 0320 	and.w	r3, r3, #32
 800c08e:	2b20      	cmp	r3, #32
 800c090:	d013      	beq.n	800c0ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c096:	f043 0220 	orr.w	r2, r3, #32
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2220      	movs	r2, #32
 800c0a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	e007      	b.n	800c0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	699b      	ldr	r3, [r3, #24]
 800c0c0:	f003 0320 	and.w	r3, r3, #32
 800c0c4:	2b20      	cmp	r3, #32
 800c0c6:	d1c8      	bne.n	800c05a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3710      	adds	r7, #16
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
	...

0800c0d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b086      	sub	sp, #24
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	60f8      	str	r0, [r7, #12]
 800c0dc:	60b9      	str	r1, [r7, #8]
 800c0de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c0e4:	e071      	b.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	68b9      	ldr	r1, [r7, #8]
 800c0ea:	68f8      	ldr	r0, [r7, #12]
 800c0ec:	f000 f87e 	bl	800c1ec <I2C_IsErrorOccurred>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d001      	beq.n	800c0fa <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	699b      	ldr	r3, [r3, #24]
 800c100:	f003 0320 	and.w	r3, r3, #32
 800c104:	2b20      	cmp	r3, #32
 800c106:	d13b      	bne.n	800c180 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800c108:	7dfb      	ldrb	r3, [r7, #23]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d138      	bne.n	800c180 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	699b      	ldr	r3, [r3, #24]
 800c114:	f003 0304 	and.w	r3, r3, #4
 800c118:	2b04      	cmp	r3, #4
 800c11a:	d105      	bne.n	800c128 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800c124:	2300      	movs	r3, #0
 800c126:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699b      	ldr	r3, [r3, #24]
 800c12e:	f003 0310 	and.w	r3, r3, #16
 800c132:	2b10      	cmp	r3, #16
 800c134:	d121      	bne.n	800c17a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2210      	movs	r2, #16
 800c13c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2204      	movs	r2, #4
 800c142:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	2220      	movs	r2, #32
 800c14a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	6859      	ldr	r1, [r3, #4]
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	4b24      	ldr	r3, [pc, #144]	@ (800c1e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800c158:	400b      	ands	r3, r1
 800c15a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2220      	movs	r2, #32
 800c160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2200      	movs	r2, #0
 800c168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2200      	movs	r2, #0
 800c170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	75fb      	strb	r3, [r7, #23]
 800c178:	e002      	b.n	800c180 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	2200      	movs	r2, #0
 800c17e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800c180:	f7fc fdc6 	bl	8008d10 <HAL_GetTick>
 800c184:	4602      	mov	r2, r0
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	1ad3      	subs	r3, r2, r3
 800c18a:	68ba      	ldr	r2, [r7, #8]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d302      	bcc.n	800c196 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d119      	bne.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800c196:	7dfb      	ldrb	r3, [r7, #23]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d116      	bne.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	699b      	ldr	r3, [r3, #24]
 800c1a2:	f003 0304 	and.w	r3, r3, #4
 800c1a6:	2b04      	cmp	r3, #4
 800c1a8:	d00f      	beq.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1ae:	f043 0220 	orr.w	r2, r3, #32
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2220      	movs	r2, #32
 800c1ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	699b      	ldr	r3, [r3, #24]
 800c1d0:	f003 0304 	and.w	r3, r3, #4
 800c1d4:	2b04      	cmp	r3, #4
 800c1d6:	d002      	beq.n	800c1de <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800c1d8:	7dfb      	ldrb	r3, [r7, #23]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d083      	beq.n	800c0e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800c1de:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3718      	adds	r7, #24
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}
 800c1e8:	fe00e800 	.word	0xfe00e800

0800c1ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b08a      	sub	sp, #40	@ 0x28
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	60f8      	str	r0, [r7, #12]
 800c1f4:	60b9      	str	r1, [r7, #8]
 800c1f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	699b      	ldr	r3, [r3, #24]
 800c204:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c206:	2300      	movs	r3, #0
 800c208:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c20e:	69bb      	ldr	r3, [r7, #24]
 800c210:	f003 0310 	and.w	r3, r3, #16
 800c214:	2b00      	cmp	r3, #0
 800c216:	d068      	beq.n	800c2ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	2210      	movs	r2, #16
 800c21e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c220:	e049      	b.n	800c2b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c228:	d045      	beq.n	800c2b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c22a:	f7fc fd71 	bl	8008d10 <HAL_GetTick>
 800c22e:	4602      	mov	r2, r0
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	1ad3      	subs	r3, r2, r3
 800c234:	68ba      	ldr	r2, [r7, #8]
 800c236:	429a      	cmp	r2, r3
 800c238:	d302      	bcc.n	800c240 <I2C_IsErrorOccurred+0x54>
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d13a      	bne.n	800c2b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c24a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c252:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	699b      	ldr	r3, [r3, #24]
 800c25a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c25e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c262:	d121      	bne.n	800c2a8 <I2C_IsErrorOccurred+0xbc>
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c26a:	d01d      	beq.n	800c2a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c26c:	7cfb      	ldrb	r3, [r7, #19]
 800c26e:	2b20      	cmp	r3, #32
 800c270:	d01a      	beq.n	800c2a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	685a      	ldr	r2, [r3, #4]
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c280:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c282:	f7fc fd45 	bl	8008d10 <HAL_GetTick>
 800c286:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c288:	e00e      	b.n	800c2a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c28a:	f7fc fd41 	bl	8008d10 <HAL_GetTick>
 800c28e:	4602      	mov	r2, r0
 800c290:	69fb      	ldr	r3, [r7, #28]
 800c292:	1ad3      	subs	r3, r2, r3
 800c294:	2b19      	cmp	r3, #25
 800c296:	d907      	bls.n	800c2a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	f043 0320 	orr.w	r3, r3, #32
 800c29e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c2a0:	2301      	movs	r3, #1
 800c2a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c2a6:	e006      	b.n	800c2b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	699b      	ldr	r3, [r3, #24]
 800c2ae:	f003 0320 	and.w	r3, r3, #32
 800c2b2:	2b20      	cmp	r3, #32
 800c2b4:	d1e9      	bne.n	800c28a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	699b      	ldr	r3, [r3, #24]
 800c2bc:	f003 0320 	and.w	r3, r3, #32
 800c2c0:	2b20      	cmp	r3, #32
 800c2c2:	d003      	beq.n	800c2cc <I2C_IsErrorOccurred+0xe0>
 800c2c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d0aa      	beq.n	800c222 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c2cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d103      	bne.n	800c2dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	2220      	movs	r2, #32
 800c2da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c2dc:	6a3b      	ldr	r3, [r7, #32]
 800c2de:	f043 0304 	orr.w	r3, r3, #4
 800c2e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	699b      	ldr	r3, [r3, #24]
 800c2f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c2f2:	69bb      	ldr	r3, [r7, #24]
 800c2f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d00b      	beq.n	800c314 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c2fc:	6a3b      	ldr	r3, [r7, #32]
 800c2fe:	f043 0301 	orr.w	r3, r3, #1
 800c302:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c30c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c30e:	2301      	movs	r3, #1
 800c310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c314:	69bb      	ldr	r3, [r7, #24]
 800c316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d00b      	beq.n	800c336 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	f043 0308 	orr.w	r3, r3, #8
 800c324:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c32e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c330:	2301      	movs	r3, #1
 800c332:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d00b      	beq.n	800c358 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c340:	6a3b      	ldr	r3, [r7, #32]
 800c342:	f043 0302 	orr.w	r3, r3, #2
 800c346:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c350:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c352:	2301      	movs	r3, #1
 800c354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d01c      	beq.n	800c39a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f7ff fdaf 	bl	800bec4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	6859      	ldr	r1, [r3, #4]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	4b0d      	ldr	r3, [pc, #52]	@ (800c3a8 <I2C_IsErrorOccurred+0x1bc>)
 800c372:	400b      	ands	r3, r1
 800c374:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c37a:	6a3b      	ldr	r3, [r7, #32]
 800c37c:	431a      	orrs	r2, r3
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2220      	movs	r2, #32
 800c386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2200      	movs	r2, #0
 800c396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c39a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	3728      	adds	r7, #40	@ 0x28
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}
 800c3a6:	bf00      	nop
 800c3a8:	fe00e800 	.word	0xfe00e800

0800c3ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b087      	sub	sp, #28
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	60f8      	str	r0, [r7, #12]
 800c3b4:	607b      	str	r3, [r7, #4]
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	817b      	strh	r3, [r7, #10]
 800c3ba:	4613      	mov	r3, r2
 800c3bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c3be:	897b      	ldrh	r3, [r7, #10]
 800c3c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c3c4:	7a7b      	ldrb	r3, [r7, #9]
 800c3c6:	041b      	lsls	r3, r3, #16
 800c3c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c3cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c3d2:	6a3b      	ldr	r3, [r7, #32]
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c3da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	685a      	ldr	r2, [r3, #4]
 800c3e2:	6a3b      	ldr	r3, [r7, #32]
 800c3e4:	0d5b      	lsrs	r3, r3, #21
 800c3e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c3ea:	4b08      	ldr	r3, [pc, #32]	@ (800c40c <I2C_TransferConfig+0x60>)
 800c3ec:	430b      	orrs	r3, r1
 800c3ee:	43db      	mvns	r3, r3
 800c3f0:	ea02 0103 	and.w	r1, r2, r3
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	697a      	ldr	r2, [r7, #20]
 800c3fa:	430a      	orrs	r2, r1
 800c3fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c3fe:	bf00      	nop
 800c400:	371c      	adds	r7, #28
 800c402:	46bd      	mov	sp, r7
 800c404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c408:	4770      	bx	lr
 800c40a:	bf00      	nop
 800c40c:	03ff63ff 	.word	0x03ff63ff

0800c410 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c410:	b480      	push	{r7}
 800c412:	b083      	sub	sp, #12
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c420:	b2db      	uxtb	r3, r3
 800c422:	2b20      	cmp	r3, #32
 800c424:	d138      	bne.n	800c498 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c42c:	2b01      	cmp	r3, #1
 800c42e:	d101      	bne.n	800c434 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c430:	2302      	movs	r3, #2
 800c432:	e032      	b.n	800c49a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2201      	movs	r2, #1
 800c438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2224      	movs	r2, #36	@ 0x24
 800c440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	681a      	ldr	r2, [r3, #0]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f022 0201 	bic.w	r2, r2, #1
 800c452:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	681a      	ldr	r2, [r3, #0]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c462:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	6819      	ldr	r1, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	430a      	orrs	r2, r1
 800c472:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f042 0201 	orr.w	r2, r2, #1
 800c482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2220      	movs	r2, #32
 800c488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	e000      	b.n	800c49a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c498:	2302      	movs	r3, #2
  }
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	370c      	adds	r7, #12
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr

0800c4a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c4a6:	b480      	push	{r7}
 800c4a8:	b085      	sub	sp, #20
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
 800c4ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	2b20      	cmp	r3, #32
 800c4ba:	d139      	bne.n	800c530 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d101      	bne.n	800c4ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c4c6:	2302      	movs	r3, #2
 800c4c8:	e033      	b.n	800c532 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2224      	movs	r2, #36	@ 0x24
 800c4d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	681a      	ldr	r2, [r3, #0]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f022 0201 	bic.w	r2, r2, #1
 800c4e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c4f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	021b      	lsls	r3, r3, #8
 800c4fe:	68fa      	ldr	r2, [r7, #12]
 800c500:	4313      	orrs	r3, r2
 800c502:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	68fa      	ldr	r2, [r7, #12]
 800c50a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f042 0201 	orr.w	r2, r2, #1
 800c51a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2220      	movs	r2, #32
 800c520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c52c:	2300      	movs	r3, #0
 800c52e:	e000      	b.n	800c532 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c530:	2302      	movs	r3, #2
  }
}
 800c532:	4618      	mov	r0, r3
 800c534:	3714      	adds	r7, #20
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr

0800c53e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c53e:	b580      	push	{r7, lr}
 800c540:	b084      	sub	sp, #16
 800c542:	af00      	add	r7, sp, #0
 800c544:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d101      	bne.n	800c550 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c54c:	2301      	movs	r3, #1
 800c54e:	e0c0      	b.n	800c6d2 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c556:	b2db      	uxtb	r3, r3
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d106      	bne.n	800c56a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2200      	movs	r2, #0
 800c560:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f00b fde5 	bl	8018134 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2203      	movs	r2, #3
 800c56e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	4618      	mov	r0, r3
 800c578:	f004 ff7f 	bl	801147a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c57c:	2300      	movs	r3, #0
 800c57e:	73fb      	strb	r3, [r7, #15]
 800c580:	e03e      	b.n	800c600 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c582:	7bfa      	ldrb	r2, [r7, #15]
 800c584:	6879      	ldr	r1, [r7, #4]
 800c586:	4613      	mov	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	4413      	add	r3, r2
 800c58c:	00db      	lsls	r3, r3, #3
 800c58e:	440b      	add	r3, r1
 800c590:	3311      	adds	r3, #17
 800c592:	2201      	movs	r2, #1
 800c594:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c596:	7bfa      	ldrb	r2, [r7, #15]
 800c598:	6879      	ldr	r1, [r7, #4]
 800c59a:	4613      	mov	r3, r2
 800c59c:	009b      	lsls	r3, r3, #2
 800c59e:	4413      	add	r3, r2
 800c5a0:	00db      	lsls	r3, r3, #3
 800c5a2:	440b      	add	r3, r1
 800c5a4:	3310      	adds	r3, #16
 800c5a6:	7bfa      	ldrb	r2, [r7, #15]
 800c5a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c5aa:	7bfa      	ldrb	r2, [r7, #15]
 800c5ac:	6879      	ldr	r1, [r7, #4]
 800c5ae:	4613      	mov	r3, r2
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	4413      	add	r3, r2
 800c5b4:	00db      	lsls	r3, r3, #3
 800c5b6:	440b      	add	r3, r1
 800c5b8:	3313      	adds	r3, #19
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c5be:	7bfa      	ldrb	r2, [r7, #15]
 800c5c0:	6879      	ldr	r1, [r7, #4]
 800c5c2:	4613      	mov	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4413      	add	r3, r2
 800c5c8:	00db      	lsls	r3, r3, #3
 800c5ca:	440b      	add	r3, r1
 800c5cc:	3320      	adds	r3, #32
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c5d2:	7bfa      	ldrb	r2, [r7, #15]
 800c5d4:	6879      	ldr	r1, [r7, #4]
 800c5d6:	4613      	mov	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4413      	add	r3, r2
 800c5dc:	00db      	lsls	r3, r3, #3
 800c5de:	440b      	add	r3, r1
 800c5e0:	3324      	adds	r3, #36	@ 0x24
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c5e6:	7bfb      	ldrb	r3, [r7, #15]
 800c5e8:	6879      	ldr	r1, [r7, #4]
 800c5ea:	1c5a      	adds	r2, r3, #1
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	4413      	add	r3, r2
 800c5f2:	00db      	lsls	r3, r3, #3
 800c5f4:	440b      	add	r3, r1
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c5fa:	7bfb      	ldrb	r3, [r7, #15]
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	73fb      	strb	r3, [r7, #15]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	791b      	ldrb	r3, [r3, #4]
 800c604:	7bfa      	ldrb	r2, [r7, #15]
 800c606:	429a      	cmp	r2, r3
 800c608:	d3bb      	bcc.n	800c582 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c60a:	2300      	movs	r3, #0
 800c60c:	73fb      	strb	r3, [r7, #15]
 800c60e:	e044      	b.n	800c69a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c610:	7bfa      	ldrb	r2, [r7, #15]
 800c612:	6879      	ldr	r1, [r7, #4]
 800c614:	4613      	mov	r3, r2
 800c616:	009b      	lsls	r3, r3, #2
 800c618:	4413      	add	r3, r2
 800c61a:	00db      	lsls	r3, r3, #3
 800c61c:	440b      	add	r3, r1
 800c61e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c622:	2200      	movs	r2, #0
 800c624:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c626:	7bfa      	ldrb	r2, [r7, #15]
 800c628:	6879      	ldr	r1, [r7, #4]
 800c62a:	4613      	mov	r3, r2
 800c62c:	009b      	lsls	r3, r3, #2
 800c62e:	4413      	add	r3, r2
 800c630:	00db      	lsls	r3, r3, #3
 800c632:	440b      	add	r3, r1
 800c634:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c638:	7bfa      	ldrb	r2, [r7, #15]
 800c63a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c63c:	7bfa      	ldrb	r2, [r7, #15]
 800c63e:	6879      	ldr	r1, [r7, #4]
 800c640:	4613      	mov	r3, r2
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	4413      	add	r3, r2
 800c646:	00db      	lsls	r3, r3, #3
 800c648:	440b      	add	r3, r1
 800c64a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c64e:	2200      	movs	r2, #0
 800c650:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c652:	7bfa      	ldrb	r2, [r7, #15]
 800c654:	6879      	ldr	r1, [r7, #4]
 800c656:	4613      	mov	r3, r2
 800c658:	009b      	lsls	r3, r3, #2
 800c65a:	4413      	add	r3, r2
 800c65c:	00db      	lsls	r3, r3, #3
 800c65e:	440b      	add	r3, r1
 800c660:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c664:	2200      	movs	r2, #0
 800c666:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c668:	7bfa      	ldrb	r2, [r7, #15]
 800c66a:	6879      	ldr	r1, [r7, #4]
 800c66c:	4613      	mov	r3, r2
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	4413      	add	r3, r2
 800c672:	00db      	lsls	r3, r3, #3
 800c674:	440b      	add	r3, r1
 800c676:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c67a:	2200      	movs	r2, #0
 800c67c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c67e:	7bfa      	ldrb	r2, [r7, #15]
 800c680:	6879      	ldr	r1, [r7, #4]
 800c682:	4613      	mov	r3, r2
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	4413      	add	r3, r2
 800c688:	00db      	lsls	r3, r3, #3
 800c68a:	440b      	add	r3, r1
 800c68c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c690:	2200      	movs	r2, #0
 800c692:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c694:	7bfb      	ldrb	r3, [r7, #15]
 800c696:	3301      	adds	r3, #1
 800c698:	73fb      	strb	r3, [r7, #15]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	791b      	ldrb	r3, [r3, #4]
 800c69e:	7bfa      	ldrb	r2, [r7, #15]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d3b5      	bcc.n	800c610 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	6818      	ldr	r0, [r3, #0]
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	3304      	adds	r3, #4
 800c6ac:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c6b0:	f004 fefe 	bl	80114b0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	7a9b      	ldrb	r3, [r3, #10]
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d102      	bne.n	800c6d0 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f001 fc0e 	bl	800deec <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b082      	sub	sp, #8
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d101      	bne.n	800c6f0 <HAL_PCD_Start+0x16>
 800c6ec:	2302      	movs	r3, #2
 800c6ee:	e012      	b.n	800c716 <HAL_PCD_Start+0x3c>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f004 fea5 	bl	801144c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4618      	mov	r0, r3
 800c708:	f006 fc82 	bl	8013010 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c714:	2300      	movs	r3, #0
}
 800c716:	4618      	mov	r0, r3
 800c718:	3708      	adds	r7, #8
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}

0800c71e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b084      	sub	sp, #16
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4618      	mov	r0, r3
 800c72c:	f006 fc87 	bl	801303e <USB_ReadInterrupts>
 800c730:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d003      	beq.n	800c744 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 fb06 	bl	800cd4e <PCD_EP_ISR_Handler>

    return;
 800c742:	e110      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d013      	beq.n	800c776 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c756:	b29a      	uxth	r2, r3
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c760:	b292      	uxth	r2, r2
 800c762:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f00b fd75 	bl	8018256 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c76c:	2100      	movs	r1, #0
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f000 f8fc 	bl	800c96c <HAL_PCD_SetAddress>

    return;
 800c774:	e0f7      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00c      	beq.n	800c79a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c788:	b29a      	uxth	r2, r3
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c792:	b292      	uxth	r2, r2
 800c794:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c798:	e0e5      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d00c      	beq.n	800c7be <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c7ac:	b29a      	uxth	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c7b6:	b292      	uxth	r2, r2
 800c7b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c7bc:	e0d3      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d034      	beq.n	800c832 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	f022 0204 	bic.w	r2, r2, #4
 800c7da:	b292      	uxth	r2, r2
 800c7dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7e8:	b29a      	uxth	r2, r3
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f022 0208 	bic.w	r2, r2, #8
 800c7f2:	b292      	uxth	r2, r2
 800c7f4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d107      	bne.n	800c812 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2200      	movs	r2, #0
 800c806:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c80a:	2100      	movs	r1, #0
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f00b ff15 	bl	801863c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f00b fd58 	bl	80182c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c820:	b29a      	uxth	r2, r3
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c82a:	b292      	uxth	r2, r2
 800c82c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c830:	e099      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d027      	beq.n	800c88c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c844:	b29a      	uxth	r2, r3
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f042 0208 	orr.w	r2, r2, #8
 800c84e:	b292      	uxth	r2, r2
 800c850:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c85c:	b29a      	uxth	r2, r3
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c866:	b292      	uxth	r2, r2
 800c868:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c874:	b29a      	uxth	r2, r3
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f042 0204 	orr.w	r2, r2, #4
 800c87e:	b292      	uxth	r2, r2
 800c880:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f00b fd05 	bl	8018294 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c88a:	e06c      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c892:	2b00      	cmp	r3, #0
 800c894:	d040      	beq.n	800c918 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c89e:	b29a      	uxth	r2, r3
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c8a8:	b292      	uxth	r2, r2
 800c8aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d12b      	bne.n	800c910 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c8c0:	b29a      	uxth	r2, r3
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f042 0204 	orr.w	r2, r2, #4
 800c8ca:	b292      	uxth	r2, r2
 800c8cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c8d8:	b29a      	uxth	r2, r3
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f042 0208 	orr.w	r2, r2, #8
 800c8e2:	b292      	uxth	r2, r2
 800c8e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2201      	movs	r2, #1
 800c8ec:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c8f8:	b29b      	uxth	r3, r3
 800c8fa:	089b      	lsrs	r3, r3, #2
 800c8fc:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c906:	2101      	movs	r1, #1
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f00b fe97 	bl	801863c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800c90e:	e02a      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f00b fcbf 	bl	8018294 <HAL_PCD_SuspendCallback>
    return;
 800c916:	e026      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00f      	beq.n	800c942 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c934:	b292      	uxth	r2, r2
 800c936:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f00b fc7d 	bl	801823a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c940:	e011      	b.n	800c966 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00c      	beq.n	800c966 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c954:	b29a      	uxth	r2, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c95e:	b292      	uxth	r2, r2
 800c960:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c964:	bf00      	nop
  }
}
 800c966:	3710      	adds	r7, #16
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}

0800c96c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b082      	sub	sp, #8
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	460b      	mov	r3, r1
 800c976:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d101      	bne.n	800c986 <HAL_PCD_SetAddress+0x1a>
 800c982:	2302      	movs	r3, #2
 800c984:	e012      	b.n	800c9ac <HAL_PCD_SetAddress+0x40>
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	78fa      	ldrb	r2, [r7, #3]
 800c992:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	78fa      	ldrb	r2, [r7, #3]
 800c99a:	4611      	mov	r1, r2
 800c99c:	4618      	mov	r0, r3
 800c99e:	f006 fb23 	bl	8012fe8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c9aa:	2300      	movs	r3, #0
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3708      	adds	r7, #8
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	4608      	mov	r0, r1
 800c9be:	4611      	mov	r1, r2
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	70fb      	strb	r3, [r7, #3]
 800c9c6:	460b      	mov	r3, r1
 800c9c8:	803b      	strh	r3, [r7, #0]
 800c9ca:	4613      	mov	r3, r2
 800c9cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c9d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	da0e      	bge.n	800c9f8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9da:	78fb      	ldrb	r3, [r7, #3]
 800c9dc:	f003 0207 	and.w	r2, r3, #7
 800c9e0:	4613      	mov	r3, r2
 800c9e2:	009b      	lsls	r3, r3, #2
 800c9e4:	4413      	add	r3, r2
 800c9e6:	00db      	lsls	r3, r3, #3
 800c9e8:	3310      	adds	r3, #16
 800c9ea:	687a      	ldr	r2, [r7, #4]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	705a      	strb	r2, [r3, #1]
 800c9f6:	e00e      	b.n	800ca16 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c9f8:	78fb      	ldrb	r3, [r7, #3]
 800c9fa:	f003 0207 	and.w	r2, r3, #7
 800c9fe:	4613      	mov	r3, r2
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	4413      	add	r3, r2
 800ca04:	00db      	lsls	r3, r3, #3
 800ca06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca0a:	687a      	ldr	r2, [r7, #4]
 800ca0c:	4413      	add	r3, r2
 800ca0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2200      	movs	r2, #0
 800ca14:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ca16:	78fb      	ldrb	r3, [r7, #3]
 800ca18:	f003 0307 	and.w	r3, r3, #7
 800ca1c:	b2da      	uxtb	r2, r3
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800ca22:	883b      	ldrh	r3, [r7, #0]
 800ca24:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	78ba      	ldrb	r2, [r7, #2]
 800ca30:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ca32:	78bb      	ldrb	r3, [r7, #2]
 800ca34:	2b02      	cmp	r3, #2
 800ca36:	d102      	bne.n	800ca3e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	d101      	bne.n	800ca4c <HAL_PCD_EP_Open+0x98>
 800ca48:	2302      	movs	r3, #2
 800ca4a:	e00e      	b.n	800ca6a <HAL_PCD_EP_Open+0xb6>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	68f9      	ldr	r1, [r7, #12]
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f004 fd46 	bl	80114ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800ca68:	7afb      	ldrb	r3, [r7, #11]
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3710      	adds	r7, #16
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}

0800ca72 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca72:	b580      	push	{r7, lr}
 800ca74:	b084      	sub	sp, #16
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	6078      	str	r0, [r7, #4]
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ca7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	da0e      	bge.n	800caa4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca86:	78fb      	ldrb	r3, [r7, #3]
 800ca88:	f003 0207 	and.w	r2, r3, #7
 800ca8c:	4613      	mov	r3, r2
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	4413      	add	r3, r2
 800ca92:	00db      	lsls	r3, r3, #3
 800ca94:	3310      	adds	r3, #16
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	4413      	add	r3, r2
 800ca9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	705a      	strb	r2, [r3, #1]
 800caa2:	e00e      	b.n	800cac2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800caa4:	78fb      	ldrb	r3, [r7, #3]
 800caa6:	f003 0207 	and.w	r2, r3, #7
 800caaa:	4613      	mov	r3, r2
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	4413      	add	r3, r2
 800cab0:	00db      	lsls	r3, r3, #3
 800cab2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	4413      	add	r3, r2
 800caba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2200      	movs	r2, #0
 800cac0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800cac2:	78fb      	ldrb	r3, [r7, #3]
 800cac4:	f003 0307 	and.w	r3, r3, #7
 800cac8:	b2da      	uxtb	r2, r3
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d101      	bne.n	800cadc <HAL_PCD_EP_Close+0x6a>
 800cad8:	2302      	movs	r3, #2
 800cada:	e00e      	b.n	800cafa <HAL_PCD_EP_Close+0x88>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2201      	movs	r2, #1
 800cae0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68f9      	ldr	r1, [r7, #12]
 800caea:	4618      	mov	r0, r3
 800caec:	f005 f9e6 	bl	8011ebc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800caf8:	2300      	movs	r3, #0
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3710      	adds	r7, #16
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}

0800cb02 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cb02:	b580      	push	{r7, lr}
 800cb04:	b086      	sub	sp, #24
 800cb06:	af00      	add	r7, sp, #0
 800cb08:	60f8      	str	r0, [r7, #12]
 800cb0a:	607a      	str	r2, [r7, #4]
 800cb0c:	603b      	str	r3, [r7, #0]
 800cb0e:	460b      	mov	r3, r1
 800cb10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb12:	7afb      	ldrb	r3, [r7, #11]
 800cb14:	f003 0207 	and.w	r2, r3, #7
 800cb18:	4613      	mov	r3, r2
 800cb1a:	009b      	lsls	r3, r3, #2
 800cb1c:	4413      	add	r3, r2
 800cb1e:	00db      	lsls	r3, r3, #3
 800cb20:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	4413      	add	r3, r2
 800cb28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	687a      	ldr	r2, [r7, #4]
 800cb2e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800cb30:	697b      	ldr	r3, [r7, #20]
 800cb32:	683a      	ldr	r2, [r7, #0]
 800cb34:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	2200      	movs	r2, #0
 800cb3a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb42:	7afb      	ldrb	r3, [r7, #11]
 800cb44:	f003 0307 	and.w	r3, r3, #7
 800cb48:	b2da      	uxtb	r2, r3
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	6979      	ldr	r1, [r7, #20]
 800cb54:	4618      	mov	r0, r3
 800cb56:	f005 fb9e 	bl	8012296 <USB_EPStartXfer>

  return HAL_OK;
 800cb5a:	2300      	movs	r3, #0
}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	3718      	adds	r7, #24
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}

0800cb64 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800cb64:	b480      	push	{r7}
 800cb66:	b083      	sub	sp, #12
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	f003 0207 	and.w	r2, r3, #7
 800cb76:	6879      	ldr	r1, [r7, #4]
 800cb78:	4613      	mov	r3, r2
 800cb7a:	009b      	lsls	r3, r3, #2
 800cb7c:	4413      	add	r3, r2
 800cb7e:	00db      	lsls	r3, r3, #3
 800cb80:	440b      	add	r3, r1
 800cb82:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800cb86:	681b      	ldr	r3, [r3, #0]
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	370c      	adds	r7, #12
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb92:	4770      	bx	lr

0800cb94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b086      	sub	sp, #24
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	60f8      	str	r0, [r7, #12]
 800cb9c:	607a      	str	r2, [r7, #4]
 800cb9e:	603b      	str	r3, [r7, #0]
 800cba0:	460b      	mov	r3, r1
 800cba2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cba4:	7afb      	ldrb	r3, [r7, #11]
 800cba6:	f003 0207 	and.w	r2, r3, #7
 800cbaa:	4613      	mov	r3, r2
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	4413      	add	r3, r2
 800cbb0:	00db      	lsls	r3, r3, #3
 800cbb2:	3310      	adds	r3, #16
 800cbb4:	68fa      	ldr	r2, [r7, #12]
 800cbb6:	4413      	add	r3, r2
 800cbb8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	687a      	ldr	r2, [r7, #4]
 800cbbe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	2201      	movs	r2, #1
 800cbca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	683a      	ldr	r2, [r7, #0]
 800cbd2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800cbda:	697b      	ldr	r3, [r7, #20]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cbe0:	7afb      	ldrb	r3, [r7, #11]
 800cbe2:	f003 0307 	and.w	r3, r3, #7
 800cbe6:	b2da      	uxtb	r2, r3
 800cbe8:	697b      	ldr	r3, [r7, #20]
 800cbea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	6979      	ldr	r1, [r7, #20]
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f005 fb4f 	bl	8012296 <USB_EPStartXfer>

  return HAL_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3718      	adds	r7, #24
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}

0800cc02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cc02:	b580      	push	{r7, lr}
 800cc04:	b084      	sub	sp, #16
 800cc06:	af00      	add	r7, sp, #0
 800cc08:	6078      	str	r0, [r7, #4]
 800cc0a:	460b      	mov	r3, r1
 800cc0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800cc0e:	78fb      	ldrb	r3, [r7, #3]
 800cc10:	f003 0307 	and.w	r3, r3, #7
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	7912      	ldrb	r2, [r2, #4]
 800cc18:	4293      	cmp	r3, r2
 800cc1a:	d901      	bls.n	800cc20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	e03e      	b.n	800cc9e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cc20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	da0e      	bge.n	800cc46 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc28:	78fb      	ldrb	r3, [r7, #3]
 800cc2a:	f003 0207 	and.w	r2, r3, #7
 800cc2e:	4613      	mov	r3, r2
 800cc30:	009b      	lsls	r3, r3, #2
 800cc32:	4413      	add	r3, r2
 800cc34:	00db      	lsls	r3, r3, #3
 800cc36:	3310      	adds	r3, #16
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2201      	movs	r2, #1
 800cc42:	705a      	strb	r2, [r3, #1]
 800cc44:	e00c      	b.n	800cc60 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cc46:	78fa      	ldrb	r2, [r7, #3]
 800cc48:	4613      	mov	r3, r2
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	4413      	add	r3, r2
 800cc4e:	00db      	lsls	r3, r3, #3
 800cc50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	4413      	add	r3, r2
 800cc58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2201      	movs	r2, #1
 800cc64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cc66:	78fb      	ldrb	r3, [r7, #3]
 800cc68:	f003 0307 	and.w	r3, r3, #7
 800cc6c:	b2da      	uxtb	r2, r3
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	d101      	bne.n	800cc80 <HAL_PCD_EP_SetStall+0x7e>
 800cc7c:	2302      	movs	r3, #2
 800cc7e:	e00e      	b.n	800cc9e <HAL_PCD_EP_SetStall+0x9c>
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2201      	movs	r2, #1
 800cc84:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	68f9      	ldr	r1, [r7, #12]
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f006 f8b0 	bl	8012df4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2200      	movs	r2, #0
 800cc98:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cc9c:	2300      	movs	r3, #0
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3710      	adds	r7, #16
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}

0800cca6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cca6:	b580      	push	{r7, lr}
 800cca8:	b084      	sub	sp, #16
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
 800ccae:	460b      	mov	r3, r1
 800ccb0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ccb2:	78fb      	ldrb	r3, [r7, #3]
 800ccb4:	f003 030f 	and.w	r3, r3, #15
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	7912      	ldrb	r2, [r2, #4]
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d901      	bls.n	800ccc4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e040      	b.n	800cd46 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ccc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	da0e      	bge.n	800ccea <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cccc:	78fb      	ldrb	r3, [r7, #3]
 800ccce:	f003 0207 	and.w	r2, r3, #7
 800ccd2:	4613      	mov	r3, r2
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	4413      	add	r3, r2
 800ccd8:	00db      	lsls	r3, r3, #3
 800ccda:	3310      	adds	r3, #16
 800ccdc:	687a      	ldr	r2, [r7, #4]
 800ccde:	4413      	add	r3, r2
 800cce0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2201      	movs	r2, #1
 800cce6:	705a      	strb	r2, [r3, #1]
 800cce8:	e00e      	b.n	800cd08 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ccea:	78fb      	ldrb	r3, [r7, #3]
 800ccec:	f003 0207 	and.w	r2, r3, #7
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	00db      	lsls	r3, r3, #3
 800ccf8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ccfc:	687a      	ldr	r2, [r7, #4]
 800ccfe:	4413      	add	r3, r2
 800cd00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2200      	movs	r2, #0
 800cd06:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cd0e:	78fb      	ldrb	r3, [r7, #3]
 800cd10:	f003 0307 	and.w	r3, r3, #7
 800cd14:	b2da      	uxtb	r2, r3
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d101      	bne.n	800cd28 <HAL_PCD_EP_ClrStall+0x82>
 800cd24:	2302      	movs	r3, #2
 800cd26:	e00e      	b.n	800cd46 <HAL_PCD_EP_ClrStall+0xa0>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	68f9      	ldr	r1, [r7, #12]
 800cd36:	4618      	mov	r0, r3
 800cd38:	f006 f8ad 	bl	8012e96 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2200      	movs	r2, #0
 800cd40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cd44:	2300      	movs	r3, #0
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3710      	adds	r7, #16
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}

0800cd4e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b092      	sub	sp, #72	@ 0x48
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800cd56:	e333      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cd60:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800cd62:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	f003 030f 	and.w	r3, r3, #15
 800cd6a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800cd6e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f040 8108 	bne.w	800cf88 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800cd78:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cd7a:	f003 0310 	and.w	r3, r3, #16
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d14c      	bne.n	800ce1c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	881b      	ldrh	r3, [r3, #0]
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800cd8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd92:	813b      	strh	r3, [r7, #8]
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681a      	ldr	r2, [r3, #0]
 800cd98:	893b      	ldrh	r3, [r7, #8]
 800cd9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	3310      	adds	r3, #16
 800cdaa:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	461a      	mov	r2, r3
 800cdb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	00db      	lsls	r3, r3, #3
 800cdbe:	4413      	add	r3, r2
 800cdc0:	687a      	ldr	r2, [r7, #4]
 800cdc2:	6812      	ldr	r2, [r2, #0]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cdca:	881b      	ldrh	r3, [r3, #0]
 800cdcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cdd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800cdd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd6:	695a      	ldr	r2, [r3, #20]
 800cdd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdda:	69db      	ldr	r3, [r3, #28]
 800cddc:	441a      	add	r2, r3
 800cdde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cde0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800cde2:	2100      	movs	r1, #0
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f00b fa0e 	bl	8018206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	7b1b      	ldrb	r3, [r3, #12]
 800cdee:	b2db      	uxtb	r3, r3
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f000 82e5 	beq.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
 800cdf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdf8:	699b      	ldr	r3, [r3, #24]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	f040 82e0 	bne.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	7b1b      	ldrb	r3, [r3, #12]
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce0a:	b2da      	uxtb	r2, r3
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2200      	movs	r2, #0
 800ce18:	731a      	strb	r2, [r3, #12]
 800ce1a:	e2d1      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ce22:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	881b      	ldrh	r3, [r3, #0]
 800ce2a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800ce2c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d032      	beq.n	800ce9c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	461a      	mov	r2, r3
 800ce42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	00db      	lsls	r3, r3, #3
 800ce48:	4413      	add	r3, r2
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	6812      	ldr	r2, [r2, #0]
 800ce4e:	4413      	add	r3, r2
 800ce50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce54:	881b      	ldrh	r3, [r3, #0]
 800ce56:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ce5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce5c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6818      	ldr	r0, [r3, #0]
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800ce68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800ce6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	f006 f937 	bl	80130e4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	881b      	ldrh	r3, [r3, #0]
 800ce7c:	b29a      	uxth	r2, r3
 800ce7e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ce82:	4013      	ands	r3, r2
 800ce84:	817b      	strh	r3, [r7, #10]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	897a      	ldrh	r2, [r7, #10]
 800ce8c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ce90:	b292      	uxth	r2, r2
 800ce92:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f00b f989 	bl	80181ac <HAL_PCD_SetupStageCallback>
 800ce9a:	e291      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800ce9c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f280 828d 	bge.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	881b      	ldrh	r3, [r3, #0]
 800ceac:	b29a      	uxth	r2, r3
 800ceae:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ceb2:	4013      	ands	r3, r2
 800ceb4:	81fb      	strh	r3, [r7, #14]
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	89fa      	ldrh	r2, [r7, #14]
 800cebc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cec0:	b292      	uxth	r2, r2
 800cec2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cecc:	b29b      	uxth	r3, r3
 800cece:	461a      	mov	r2, r3
 800ced0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	00db      	lsls	r3, r3, #3
 800ced6:	4413      	add	r3, r2
 800ced8:	687a      	ldr	r2, [r7, #4]
 800ceda:	6812      	ldr	r2, [r2, #0]
 800cedc:	4413      	add	r3, r2
 800cede:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cee2:	881b      	ldrh	r3, [r3, #0]
 800cee4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceea:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ceec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceee:	69db      	ldr	r3, [r3, #28]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d019      	beq.n	800cf28 <PCD_EP_ISR_Handler+0x1da>
 800cef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cef6:	695b      	ldr	r3, [r3, #20]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d015      	beq.n	800cf28 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6818      	ldr	r0, [r3, #0]
 800cf00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf02:	6959      	ldr	r1, [r3, #20]
 800cf04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf06:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800cf08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf0a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800cf0c:	b29b      	uxth	r3, r3
 800cf0e:	f006 f8e9 	bl	80130e4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800cf12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf14:	695a      	ldr	r2, [r3, #20]
 800cf16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf18:	69db      	ldr	r3, [r3, #28]
 800cf1a:	441a      	add	r2, r3
 800cf1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf1e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800cf20:	2100      	movs	r1, #0
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f00b f954 	bl	80181d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	881b      	ldrh	r3, [r3, #0]
 800cf2e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800cf30:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	f040 8242 	bne.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
 800cf3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf3e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800cf42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cf46:	f000 823b 	beq.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	881b      	ldrh	r3, [r3, #0]
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf5a:	81bb      	strh	r3, [r7, #12]
 800cf5c:	89bb      	ldrh	r3, [r7, #12]
 800cf5e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cf62:	81bb      	strh	r3, [r7, #12]
 800cf64:	89bb      	ldrh	r3, [r7, #12]
 800cf66:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cf6a:	81bb      	strh	r3, [r7, #12]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681a      	ldr	r2, [r3, #0]
 800cf70:	89bb      	ldrh	r3, [r7, #12]
 800cf72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf82:	b29b      	uxth	r3, r3
 800cf84:	8013      	strh	r3, [r2, #0]
 800cf86:	e21b      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	4413      	add	r3, r2
 800cf96:	881b      	ldrh	r3, [r3, #0]
 800cf98:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cf9a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	f280 80f1 	bge.w	800d186 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cfae:	009b      	lsls	r3, r3, #2
 800cfb0:	4413      	add	r3, r2
 800cfb2:	881b      	ldrh	r3, [r3, #0]
 800cfb4:	b29a      	uxth	r2, r3
 800cfb6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cfba:	4013      	ands	r3, r2
 800cfbc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	4413      	add	r3, r2
 800cfcc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800cfce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cfd2:	b292      	uxth	r2, r2
 800cfd4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cfd6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800cfda:	4613      	mov	r3, r2
 800cfdc:	009b      	lsls	r3, r3, #2
 800cfde:	4413      	add	r3, r2
 800cfe0:	00db      	lsls	r3, r3, #3
 800cfe2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cfe6:	687a      	ldr	r2, [r7, #4]
 800cfe8:	4413      	add	r3, r2
 800cfea:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cfec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfee:	7b1b      	ldrb	r3, [r3, #12]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d123      	bne.n	800d03c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	461a      	mov	r2, r3
 800d000:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d002:	781b      	ldrb	r3, [r3, #0]
 800d004:	00db      	lsls	r3, r3, #3
 800d006:	4413      	add	r3, r2
 800d008:	687a      	ldr	r2, [r7, #4]
 800d00a:	6812      	ldr	r2, [r2, #0]
 800d00c:	4413      	add	r3, r2
 800d00e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d012:	881b      	ldrh	r3, [r3, #0]
 800d014:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d018:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800d01c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d020:	2b00      	cmp	r3, #0
 800d022:	f000 808b 	beq.w	800d13c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6818      	ldr	r0, [r3, #0]
 800d02a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d02c:	6959      	ldr	r1, [r3, #20]
 800d02e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d030:	88da      	ldrh	r2, [r3, #6]
 800d032:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d036:	f006 f855 	bl	80130e4 <USB_ReadPMA>
 800d03a:	e07f      	b.n	800d13c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800d03c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d03e:	78db      	ldrb	r3, [r3, #3]
 800d040:	2b02      	cmp	r3, #2
 800d042:	d109      	bne.n	800d058 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800d044:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d046:	461a      	mov	r2, r3
 800d048:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d04a:	6878      	ldr	r0, [r7, #4]
 800d04c:	f000 f9c6 	bl	800d3dc <HAL_PCD_EP_DB_Receive>
 800d050:	4603      	mov	r3, r0
 800d052:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800d056:	e071      	b.n	800d13c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	461a      	mov	r2, r3
 800d05e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	009b      	lsls	r3, r3, #2
 800d064:	4413      	add	r3, r2
 800d066:	881b      	ldrh	r3, [r3, #0]
 800d068:	b29b      	uxth	r3, r3
 800d06a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d06e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d072:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	461a      	mov	r2, r3
 800d07a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d07c:	781b      	ldrb	r3, [r3, #0]
 800d07e:	009b      	lsls	r3, r3, #2
 800d080:	441a      	add	r2, r3
 800d082:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800d084:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d088:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d08c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d090:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d094:	b29b      	uxth	r3, r3
 800d096:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	461a      	mov	r2, r3
 800d09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	4413      	add	r3, r2
 800d0a6:	881b      	ldrh	r3, [r3, #0]
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d022      	beq.n	800d0f8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d0ba:	b29b      	uxth	r3, r3
 800d0bc:	461a      	mov	r2, r3
 800d0be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	00db      	lsls	r3, r3, #3
 800d0c4:	4413      	add	r3, r2
 800d0c6:	687a      	ldr	r2, [r7, #4]
 800d0c8:	6812      	ldr	r2, [r2, #0]
 800d0ca:	4413      	add	r3, r2
 800d0cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d0d0:	881b      	ldrh	r3, [r3, #0]
 800d0d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d0da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d02c      	beq.n	800d13c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6818      	ldr	r0, [r3, #0]
 800d0e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0e8:	6959      	ldr	r1, [r3, #20]
 800d0ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ec:	891a      	ldrh	r2, [r3, #8]
 800d0ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d0f2:	f005 fff7 	bl	80130e4 <USB_ReadPMA>
 800d0f6:	e021      	b.n	800d13c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d100:	b29b      	uxth	r3, r3
 800d102:	461a      	mov	r2, r3
 800d104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d106:	781b      	ldrb	r3, [r3, #0]
 800d108:	00db      	lsls	r3, r3, #3
 800d10a:	4413      	add	r3, r2
 800d10c:	687a      	ldr	r2, [r7, #4]
 800d10e:	6812      	ldr	r2, [r2, #0]
 800d110:	4413      	add	r3, r2
 800d112:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d116:	881b      	ldrh	r3, [r3, #0]
 800d118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d11c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d120:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d124:	2b00      	cmp	r3, #0
 800d126:	d009      	beq.n	800d13c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6818      	ldr	r0, [r3, #0]
 800d12c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d12e:	6959      	ldr	r1, [r3, #20]
 800d130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d132:	895a      	ldrh	r2, [r3, #10]
 800d134:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d138:	f005 ffd4 	bl	80130e4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800d13c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d13e:	69da      	ldr	r2, [r3, #28]
 800d140:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d144:	441a      	add	r2, r3
 800d146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d148:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800d14a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d14c:	695a      	ldr	r2, [r3, #20]
 800d14e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d152:	441a      	add	r2, r3
 800d154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d156:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800d158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d15a:	699b      	ldr	r3, [r3, #24]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d005      	beq.n	800d16c <PCD_EP_ISR_Handler+0x41e>
 800d160:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d166:	691b      	ldr	r3, [r3, #16]
 800d168:	429a      	cmp	r2, r3
 800d16a:	d206      	bcs.n	800d17a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800d16c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d16e:	781b      	ldrb	r3, [r3, #0]
 800d170:	4619      	mov	r1, r3
 800d172:	6878      	ldr	r0, [r7, #4]
 800d174:	f00b f82c 	bl	80181d0 <HAL_PCD_DataOutStageCallback>
 800d178:	e005      	b.n	800d186 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d180:	4618      	mov	r0, r3
 800d182:	f005 f888 	bl	8012296 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800d186:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	f000 8117 	beq.w	800d3c0 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800d192:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800d196:	4613      	mov	r3, r2
 800d198:	009b      	lsls	r3, r3, #2
 800d19a:	4413      	add	r3, r2
 800d19c:	00db      	lsls	r3, r3, #3
 800d19e:	3310      	adds	r3, #16
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	4413      	add	r3, r2
 800d1a4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d1b0:	009b      	lsls	r3, r3, #2
 800d1b2:	4413      	add	r3, r2
 800d1b4:	881b      	ldrh	r3, [r3, #0]
 800d1b6:	b29b      	uxth	r3, r3
 800d1b8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d1bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	461a      	mov	r2, r3
 800d1c8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	441a      	add	r2, r3
 800d1d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d1d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800d1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1e0:	78db      	ldrb	r3, [r3, #3]
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	f040 80a1 	bne.w	800d32a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800d1e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800d1ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1f0:	7b1b      	ldrb	r3, [r3, #12]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	f000 8092 	beq.w	800d31c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d1f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d1fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d046      	beq.n	800d290 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d204:	785b      	ldrb	r3, [r3, #1]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d126      	bne.n	800d258 <PCD_EP_ISR_Handler+0x50a>
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	617b      	str	r3, [r7, #20]
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d218:	b29b      	uxth	r3, r3
 800d21a:	461a      	mov	r2, r3
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	4413      	add	r3, r2
 800d220:	617b      	str	r3, [r7, #20]
 800d222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d224:	781b      	ldrb	r3, [r3, #0]
 800d226:	00da      	lsls	r2, r3, #3
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	4413      	add	r3, r2
 800d22c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d230:	613b      	str	r3, [r7, #16]
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	881b      	ldrh	r3, [r3, #0]
 800d236:	b29b      	uxth	r3, r3
 800d238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d23c:	b29a      	uxth	r2, r3
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	801a      	strh	r2, [r3, #0]
 800d242:	693b      	ldr	r3, [r7, #16]
 800d244:	881b      	ldrh	r3, [r3, #0]
 800d246:	b29b      	uxth	r3, r3
 800d248:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d24c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d250:	b29a      	uxth	r2, r3
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	801a      	strh	r2, [r3, #0]
 800d256:	e061      	b.n	800d31c <PCD_EP_ISR_Handler+0x5ce>
 800d258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d25a:	785b      	ldrb	r3, [r3, #1]
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	d15d      	bne.n	800d31c <PCD_EP_ISR_Handler+0x5ce>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	61fb      	str	r3, [r7, #28]
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d26e:	b29b      	uxth	r3, r3
 800d270:	461a      	mov	r2, r3
 800d272:	69fb      	ldr	r3, [r7, #28]
 800d274:	4413      	add	r3, r2
 800d276:	61fb      	str	r3, [r7, #28]
 800d278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	00da      	lsls	r2, r3, #3
 800d27e:	69fb      	ldr	r3, [r7, #28]
 800d280:	4413      	add	r3, r2
 800d282:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d286:	61bb      	str	r3, [r7, #24]
 800d288:	69bb      	ldr	r3, [r7, #24]
 800d28a:	2200      	movs	r2, #0
 800d28c:	801a      	strh	r2, [r3, #0]
 800d28e:	e045      	b.n	800d31c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d298:	785b      	ldrb	r3, [r3, #1]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d126      	bne.n	800d2ec <PCD_EP_ISR_Handler+0x59e>
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ac:	b29b      	uxth	r3, r3
 800d2ae:	461a      	mov	r2, r3
 800d2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b2:	4413      	add	r3, r2
 800d2b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2b8:	781b      	ldrb	r3, [r3, #0]
 800d2ba:	00da      	lsls	r2, r3, #3
 800d2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2be:	4413      	add	r3, r2
 800d2c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d2c4:	623b      	str	r3, [r7, #32]
 800d2c6:	6a3b      	ldr	r3, [r7, #32]
 800d2c8:	881b      	ldrh	r3, [r3, #0]
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d2d0:	b29a      	uxth	r2, r3
 800d2d2:	6a3b      	ldr	r3, [r7, #32]
 800d2d4:	801a      	strh	r2, [r3, #0]
 800d2d6:	6a3b      	ldr	r3, [r7, #32]
 800d2d8:	881b      	ldrh	r3, [r3, #0]
 800d2da:	b29b      	uxth	r3, r3
 800d2dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d2e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d2e4:	b29a      	uxth	r2, r3
 800d2e6:	6a3b      	ldr	r3, [r7, #32]
 800d2e8:	801a      	strh	r2, [r3, #0]
 800d2ea:	e017      	b.n	800d31c <PCD_EP_ISR_Handler+0x5ce>
 800d2ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ee:	785b      	ldrb	r3, [r3, #1]
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d113      	bne.n	800d31c <PCD_EP_ISR_Handler+0x5ce>
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	461a      	mov	r2, r3
 800d300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d302:	4413      	add	r3, r2
 800d304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d308:	781b      	ldrb	r3, [r3, #0]
 800d30a:	00da      	lsls	r2, r3, #3
 800d30c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d30e:	4413      	add	r3, r2
 800d310:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d314:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d318:	2200      	movs	r2, #0
 800d31a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d31c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	4619      	mov	r1, r3
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f00a ff6f 	bl	8018206 <HAL_PCD_DataInStageCallback>
 800d328:	e04a      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800d32a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d32c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d330:	2b00      	cmp	r3, #0
 800d332:	d13f      	bne.n	800d3b4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d33c:	b29b      	uxth	r3, r3
 800d33e:	461a      	mov	r2, r3
 800d340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	00db      	lsls	r3, r3, #3
 800d346:	4413      	add	r3, r2
 800d348:	687a      	ldr	r2, [r7, #4]
 800d34a:	6812      	ldr	r2, [r2, #0]
 800d34c:	4413      	add	r3, r2
 800d34e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d352:	881b      	ldrh	r3, [r3, #0]
 800d354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d358:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800d35a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d35c:	699a      	ldr	r2, [r3, #24]
 800d35e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d360:	429a      	cmp	r2, r3
 800d362:	d906      	bls.n	800d372 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800d364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d366:	699a      	ldr	r2, [r3, #24]
 800d368:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d36a:	1ad2      	subs	r2, r2, r3
 800d36c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d36e:	619a      	str	r2, [r3, #24]
 800d370:	e002      	b.n	800d378 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800d372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d374:	2200      	movs	r2, #0
 800d376:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800d378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d37a:	699b      	ldr	r3, [r3, #24]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d106      	bne.n	800d38e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	4619      	mov	r1, r3
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f00a ff3d 	bl	8018206 <HAL_PCD_DataInStageCallback>
 800d38c:	e018      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800d38e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d390:	695a      	ldr	r2, [r3, #20]
 800d392:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d394:	441a      	add	r2, r3
 800d396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d398:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800d39a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d39c:	69da      	ldr	r2, [r3, #28]
 800d39e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d3a0:	441a      	add	r2, r3
 800d3a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3a4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	f004 ff72 	bl	8012296 <USB_EPStartXfer>
 800d3b2:	e005      	b.n	800d3c0 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800d3b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d3b6:	461a      	mov	r2, r3
 800d3b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f000 f917 	bl	800d5ee <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	b21b      	sxth	r3, r3
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f6ff acc3 	blt.w	800cd58 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3748      	adds	r7, #72	@ 0x48
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b088      	sub	sp, #32
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60f8      	str	r0, [r7, #12]
 800d3e4:	60b9      	str	r1, [r7, #8]
 800d3e6:	4613      	mov	r3, r2
 800d3e8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d3ea:	88fb      	ldrh	r3, [r7, #6]
 800d3ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d07c      	beq.n	800d4ee <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	461a      	mov	r2, r3
 800d400:	68bb      	ldr	r3, [r7, #8]
 800d402:	781b      	ldrb	r3, [r3, #0]
 800d404:	00db      	lsls	r3, r3, #3
 800d406:	4413      	add	r3, r2
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	6812      	ldr	r2, [r2, #0]
 800d40c:	4413      	add	r3, r2
 800d40e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d412:	881b      	ldrh	r3, [r3, #0]
 800d414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d418:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	699a      	ldr	r2, [r3, #24]
 800d41e:	8b7b      	ldrh	r3, [r7, #26]
 800d420:	429a      	cmp	r2, r3
 800d422:	d306      	bcc.n	800d432 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	699a      	ldr	r2, [r3, #24]
 800d428:	8b7b      	ldrh	r3, [r7, #26]
 800d42a:	1ad2      	subs	r2, r2, r3
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	619a      	str	r2, [r3, #24]
 800d430:	e002      	b.n	800d438 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2200      	movs	r2, #0
 800d436:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	699b      	ldr	r3, [r3, #24]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d123      	bne.n	800d488 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	461a      	mov	r2, r3
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	781b      	ldrb	r3, [r3, #0]
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	4413      	add	r3, r2
 800d44e:	881b      	ldrh	r3, [r3, #0]
 800d450:	b29b      	uxth	r3, r3
 800d452:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d45a:	833b      	strh	r3, [r7, #24]
 800d45c:	8b3b      	ldrh	r3, [r7, #24]
 800d45e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d462:	833b      	strh	r3, [r7, #24]
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	461a      	mov	r2, r3
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	009b      	lsls	r3, r3, #2
 800d470:	441a      	add	r2, r3
 800d472:	8b3b      	ldrh	r3, [r7, #24]
 800d474:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d478:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d47c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d484:	b29b      	uxth	r3, r3
 800d486:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d488:	88fb      	ldrh	r3, [r7, #6]
 800d48a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d01f      	beq.n	800d4d2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	461a      	mov	r2, r3
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	781b      	ldrb	r3, [r3, #0]
 800d49c:	009b      	lsls	r3, r3, #2
 800d49e:	4413      	add	r3, r2
 800d4a0:	881b      	ldrh	r3, [r3, #0]
 800d4a2:	b29b      	uxth	r3, r3
 800d4a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4ac:	82fb      	strh	r3, [r7, #22]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	781b      	ldrb	r3, [r3, #0]
 800d4b8:	009b      	lsls	r3, r3, #2
 800d4ba:	441a      	add	r2, r3
 800d4bc:	8afb      	ldrh	r3, [r7, #22]
 800d4be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d4d2:	8b7b      	ldrh	r3, [r7, #26]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	f000 8085 	beq.w	800d5e4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6818      	ldr	r0, [r3, #0]
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	6959      	ldr	r1, [r3, #20]
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	891a      	ldrh	r2, [r3, #8]
 800d4e6:	8b7b      	ldrh	r3, [r7, #26]
 800d4e8:	f005 fdfc 	bl	80130e4 <USB_ReadPMA>
 800d4ec:	e07a      	b.n	800d5e4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	781b      	ldrb	r3, [r3, #0]
 800d4fe:	00db      	lsls	r3, r3, #3
 800d500:	4413      	add	r3, r2
 800d502:	68fa      	ldr	r2, [r7, #12]
 800d504:	6812      	ldr	r2, [r2, #0]
 800d506:	4413      	add	r3, r2
 800d508:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d50c:	881b      	ldrh	r3, [r3, #0]
 800d50e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d512:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	699a      	ldr	r2, [r3, #24]
 800d518:	8b7b      	ldrh	r3, [r7, #26]
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d306      	bcc.n	800d52c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	699a      	ldr	r2, [r3, #24]
 800d522:	8b7b      	ldrh	r3, [r7, #26]
 800d524:	1ad2      	subs	r2, r2, r3
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	619a      	str	r2, [r3, #24]
 800d52a:	e002      	b.n	800d532 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d52c:	68bb      	ldr	r3, [r7, #8]
 800d52e:	2200      	movs	r2, #0
 800d530:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	699b      	ldr	r3, [r3, #24]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d123      	bne.n	800d582 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	461a      	mov	r2, r3
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	009b      	lsls	r3, r3, #2
 800d546:	4413      	add	r3, r2
 800d548:	881b      	ldrh	r3, [r3, #0]
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d554:	83fb      	strh	r3, [r7, #30]
 800d556:	8bfb      	ldrh	r3, [r7, #30]
 800d558:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d55c:	83fb      	strh	r3, [r7, #30]
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	461a      	mov	r2, r3
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	009b      	lsls	r3, r3, #2
 800d56a:	441a      	add	r2, r3
 800d56c:	8bfb      	ldrh	r3, [r7, #30]
 800d56e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d572:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d57a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d57e:	b29b      	uxth	r3, r3
 800d580:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d582:	88fb      	ldrh	r3, [r7, #6]
 800d584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d11f      	bne.n	800d5cc <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	461a      	mov	r2, r3
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	009b      	lsls	r3, r3, #2
 800d598:	4413      	add	r3, r2
 800d59a:	881b      	ldrh	r3, [r3, #0]
 800d59c:	b29b      	uxth	r3, r3
 800d59e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5a6:	83bb      	strh	r3, [r7, #28]
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	441a      	add	r2, r3
 800d5b6:	8bbb      	ldrh	r3, [r7, #28]
 800d5b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d5cc:	8b7b      	ldrh	r3, [r7, #26]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d008      	beq.n	800d5e4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	6818      	ldr	r0, [r3, #0]
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	6959      	ldr	r1, [r3, #20]
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	895a      	ldrh	r2, [r3, #10]
 800d5de:	8b7b      	ldrh	r3, [r7, #26]
 800d5e0:	f005 fd80 	bl	80130e4 <USB_ReadPMA>
    }
  }

  return count;
 800d5e4:	8b7b      	ldrh	r3, [r7, #26]
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3720      	adds	r7, #32
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}

0800d5ee <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d5ee:	b580      	push	{r7, lr}
 800d5f0:	b0a6      	sub	sp, #152	@ 0x98
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	60f8      	str	r0, [r7, #12]
 800d5f6:	60b9      	str	r1, [r7, #8]
 800d5f8:	4613      	mov	r3, r2
 800d5fa:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d5fc:	88fb      	ldrh	r3, [r7, #6]
 800d5fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 81f7 	beq.w	800d9f6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d610:	b29b      	uxth	r3, r3
 800d612:	461a      	mov	r2, r3
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	00db      	lsls	r3, r3, #3
 800d61a:	4413      	add	r3, r2
 800d61c:	68fa      	ldr	r2, [r7, #12]
 800d61e:	6812      	ldr	r2, [r2, #0]
 800d620:	4413      	add	r3, r2
 800d622:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d626:	881b      	ldrh	r3, [r3, #0]
 800d628:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d62c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	699a      	ldr	r2, [r3, #24]
 800d634:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d638:	429a      	cmp	r2, r3
 800d63a:	d907      	bls.n	800d64c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	699a      	ldr	r2, [r3, #24]
 800d640:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d644:	1ad2      	subs	r2, r2, r3
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	619a      	str	r2, [r3, #24]
 800d64a:	e002      	b.n	800d652 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	2200      	movs	r2, #0
 800d650:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	699b      	ldr	r3, [r3, #24]
 800d656:	2b00      	cmp	r3, #0
 800d658:	f040 80e1 	bne.w	800d81e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	785b      	ldrb	r3, [r3, #1]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d126      	bne.n	800d6b2 <HAL_PCD_EP_DB_Transmit+0xc4>
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	633b      	str	r3, [r7, #48]	@ 0x30
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d672:	b29b      	uxth	r3, r3
 800d674:	461a      	mov	r2, r3
 800d676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d678:	4413      	add	r3, r2
 800d67a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	00da      	lsls	r2, r3, #3
 800d682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d684:	4413      	add	r3, r2
 800d686:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68e:	881b      	ldrh	r3, [r3, #0]
 800d690:	b29b      	uxth	r3, r3
 800d692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d696:	b29a      	uxth	r2, r3
 800d698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d69a:	801a      	strh	r2, [r3, #0]
 800d69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d69e:	881b      	ldrh	r3, [r3, #0]
 800d6a0:	b29b      	uxth	r3, r3
 800d6a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6aa:	b29a      	uxth	r2, r3
 800d6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ae:	801a      	strh	r2, [r3, #0]
 800d6b0:	e01a      	b.n	800d6e8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	785b      	ldrb	r3, [r3, #1]
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	d116      	bne.n	800d6e8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	461a      	mov	r2, r3
 800d6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ce:	4413      	add	r3, r2
 800d6d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	00da      	lsls	r2, r3, #3
 800d6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6da:	4413      	add	r3, r2
 800d6dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	785b      	ldrb	r3, [r3, #1]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d126      	bne.n	800d744 <HAL_PCD_EP_DB_Transmit+0x156>
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	623b      	str	r3, [r7, #32]
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d704:	b29b      	uxth	r3, r3
 800d706:	461a      	mov	r2, r3
 800d708:	6a3b      	ldr	r3, [r7, #32]
 800d70a:	4413      	add	r3, r2
 800d70c:	623b      	str	r3, [r7, #32]
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	00da      	lsls	r2, r3, #3
 800d714:	6a3b      	ldr	r3, [r7, #32]
 800d716:	4413      	add	r3, r2
 800d718:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d71c:	61fb      	str	r3, [r7, #28]
 800d71e:	69fb      	ldr	r3, [r7, #28]
 800d720:	881b      	ldrh	r3, [r3, #0]
 800d722:	b29b      	uxth	r3, r3
 800d724:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d728:	b29a      	uxth	r2, r3
 800d72a:	69fb      	ldr	r3, [r7, #28]
 800d72c:	801a      	strh	r2, [r3, #0]
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	881b      	ldrh	r3, [r3, #0]
 800d732:	b29b      	uxth	r3, r3
 800d734:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d738:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d73c:	b29a      	uxth	r2, r3
 800d73e:	69fb      	ldr	r3, [r7, #28]
 800d740:	801a      	strh	r2, [r3, #0]
 800d742:	e017      	b.n	800d774 <HAL_PCD_EP_DB_Transmit+0x186>
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	785b      	ldrb	r3, [r3, #1]
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d113      	bne.n	800d774 <HAL_PCD_EP_DB_Transmit+0x186>
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d754:	b29b      	uxth	r3, r3
 800d756:	461a      	mov	r2, r3
 800d758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d75a:	4413      	add	r3, r2
 800d75c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d75e:	68bb      	ldr	r3, [r7, #8]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	00da      	lsls	r2, r3, #3
 800d764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d766:	4413      	add	r3, r2
 800d768:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d76c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d770:	2200      	movs	r2, #0
 800d772:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	78db      	ldrb	r3, [r3, #3]
 800d778:	2b02      	cmp	r3, #2
 800d77a:	d123      	bne.n	800d7c4 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	461a      	mov	r2, r3
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	009b      	lsls	r3, r3, #2
 800d788:	4413      	add	r3, r2
 800d78a:	881b      	ldrh	r3, [r3, #0]
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d792:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d796:	837b      	strh	r3, [r7, #26]
 800d798:	8b7b      	ldrh	r3, [r7, #26]
 800d79a:	f083 0320 	eor.w	r3, r3, #32
 800d79e:	837b      	strh	r3, [r7, #26]
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	441a      	add	r2, r3
 800d7ae:	8b7b      	ldrh	r3, [r7, #26]
 800d7b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	4619      	mov	r1, r3
 800d7ca:	68f8      	ldr	r0, [r7, #12]
 800d7cc:	f00a fd1b 	bl	8018206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d7d0:	88fb      	ldrh	r3, [r7, #6]
 800d7d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d01f      	beq.n	800d81a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	461a      	mov	r2, r3
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	781b      	ldrb	r3, [r3, #0]
 800d7e4:	009b      	lsls	r3, r3, #2
 800d7e6:	4413      	add	r3, r2
 800d7e8:	881b      	ldrh	r3, [r3, #0]
 800d7ea:	b29b      	uxth	r3, r3
 800d7ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d7f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7f4:	833b      	strh	r3, [r7, #24]
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	461a      	mov	r2, r3
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	781b      	ldrb	r3, [r3, #0]
 800d800:	009b      	lsls	r3, r3, #2
 800d802:	441a      	add	r2, r3
 800d804:	8b3b      	ldrh	r3, [r7, #24]
 800d806:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d80a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d80e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d816:	b29b      	uxth	r3, r3
 800d818:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d81a:	2300      	movs	r3, #0
 800d81c:	e31f      	b.n	800de5e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d81e:	88fb      	ldrh	r3, [r7, #6]
 800d820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d824:	2b00      	cmp	r3, #0
 800d826:	d021      	beq.n	800d86c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	461a      	mov	r2, r3
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	009b      	lsls	r3, r3, #2
 800d834:	4413      	add	r3, r2
 800d836:	881b      	ldrh	r3, [r3, #0]
 800d838:	b29b      	uxth	r3, r3
 800d83a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d83e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d842:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	461a      	mov	r2, r3
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	441a      	add	r2, r3
 800d854:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d85c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d860:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d868:	b29b      	uxth	r3, r3
 800d86a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d872:	2b01      	cmp	r3, #1
 800d874:	f040 82ca 	bne.w	800de0c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	695a      	ldr	r2, [r3, #20]
 800d87c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d880:	441a      	add	r2, r3
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	69da      	ldr	r2, [r3, #28]
 800d88a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d88e:	441a      	add	r2, r3
 800d890:	68bb      	ldr	r3, [r7, #8]
 800d892:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	6a1a      	ldr	r2, [r3, #32]
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	691b      	ldr	r3, [r3, #16]
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d309      	bcc.n	800d8b4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	691b      	ldr	r3, [r3, #16]
 800d8a4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	6a1a      	ldr	r2, [r3, #32]
 800d8aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8ac:	1ad2      	subs	r2, r2, r3
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	621a      	str	r2, [r3, #32]
 800d8b2:	e015      	b.n	800d8e0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	6a1b      	ldr	r3, [r3, #32]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d107      	bne.n	800d8cc <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800d8bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d8c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d8ca:	e009      	b.n	800d8e0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800d8d4:	68bb      	ldr	r3, [r7, #8]
 800d8d6:	6a1b      	ldr	r3, [r3, #32]
 800d8d8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	785b      	ldrb	r3, [r3, #1]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d15f      	bne.n	800d9a8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8fc:	4413      	add	r3, r2
 800d8fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	00da      	lsls	r2, r3, #3
 800d906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d908:	4413      	add	r3, r2
 800d90a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d912:	881b      	ldrh	r3, [r3, #0]
 800d914:	b29b      	uxth	r3, r3
 800d916:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d91a:	b29a      	uxth	r2, r3
 800d91c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d91e:	801a      	strh	r2, [r3, #0]
 800d920:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10a      	bne.n	800d93c <HAL_PCD_EP_DB_Transmit+0x34e>
 800d926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d928:	881b      	ldrh	r3, [r3, #0]
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d934:	b29a      	uxth	r2, r3
 800d936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d938:	801a      	strh	r2, [r3, #0]
 800d93a:	e051      	b.n	800d9e0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d93c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d93e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d940:	d816      	bhi.n	800d970 <HAL_PCD_EP_DB_Transmit+0x382>
 800d942:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d944:	085b      	lsrs	r3, r3, #1
 800d946:	653b      	str	r3, [r7, #80]	@ 0x50
 800d948:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d94a:	f003 0301 	and.w	r3, r3, #1
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d002      	beq.n	800d958 <HAL_PCD_EP_DB_Transmit+0x36a>
 800d952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d954:	3301      	adds	r3, #1
 800d956:	653b      	str	r3, [r7, #80]	@ 0x50
 800d958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d95a:	881b      	ldrh	r3, [r3, #0]
 800d95c:	b29a      	uxth	r2, r3
 800d95e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d960:	b29b      	uxth	r3, r3
 800d962:	029b      	lsls	r3, r3, #10
 800d964:	b29b      	uxth	r3, r3
 800d966:	4313      	orrs	r3, r2
 800d968:	b29a      	uxth	r2, r3
 800d96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d96c:	801a      	strh	r2, [r3, #0]
 800d96e:	e037      	b.n	800d9e0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d970:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d972:	095b      	lsrs	r3, r3, #5
 800d974:	653b      	str	r3, [r7, #80]	@ 0x50
 800d976:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d978:	f003 031f 	and.w	r3, r3, #31
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d102      	bne.n	800d986 <HAL_PCD_EP_DB_Transmit+0x398>
 800d980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d982:	3b01      	subs	r3, #1
 800d984:	653b      	str	r3, [r7, #80]	@ 0x50
 800d986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d988:	881b      	ldrh	r3, [r3, #0]
 800d98a:	b29a      	uxth	r2, r3
 800d98c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d98e:	b29b      	uxth	r3, r3
 800d990:	029b      	lsls	r3, r3, #10
 800d992:	b29b      	uxth	r3, r3
 800d994:	4313      	orrs	r3, r2
 800d996:	b29b      	uxth	r3, r3
 800d998:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d99c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9a0:	b29a      	uxth	r2, r3
 800d9a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9a4:	801a      	strh	r2, [r3, #0]
 800d9a6:	e01b      	b.n	800d9e0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	785b      	ldrb	r3, [r3, #1]
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	d117      	bne.n	800d9e0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9c4:	4413      	add	r3, r2
 800d9c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	781b      	ldrb	r3, [r3, #0]
 800d9cc:	00da      	lsls	r2, r3, #3
 800d9ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9d0:	4413      	add	r3, r2
 800d9d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9da:	b29a      	uxth	r2, r3
 800d9dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9de:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	6818      	ldr	r0, [r3, #0]
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	6959      	ldr	r1, [r3, #20]
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	891a      	ldrh	r2, [r3, #8]
 800d9ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9ee:	b29b      	uxth	r3, r3
 800d9f0:	f005 fb35 	bl	801305e <USB_WritePMA>
 800d9f4:	e20a      	b.n	800de0c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9fe:	b29b      	uxth	r3, r3
 800da00:	461a      	mov	r2, r3
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	00db      	lsls	r3, r3, #3
 800da08:	4413      	add	r3, r2
 800da0a:	68fa      	ldr	r2, [r7, #12]
 800da0c:	6812      	ldr	r2, [r2, #0]
 800da0e:	4413      	add	r3, r2
 800da10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da14:	881b      	ldrh	r3, [r3, #0]
 800da16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da1a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	699a      	ldr	r2, [r3, #24]
 800da22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800da26:	429a      	cmp	r2, r3
 800da28:	d307      	bcc.n	800da3a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	699a      	ldr	r2, [r3, #24]
 800da2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800da32:	1ad2      	subs	r2, r2, r3
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	619a      	str	r2, [r3, #24]
 800da38:	e002      	b.n	800da40 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800da3a:	68bb      	ldr	r3, [r7, #8]
 800da3c:	2200      	movs	r2, #0
 800da3e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800da40:	68bb      	ldr	r3, [r7, #8]
 800da42:	699b      	ldr	r3, [r3, #24]
 800da44:	2b00      	cmp	r3, #0
 800da46:	f040 80f6 	bne.w	800dc36 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	785b      	ldrb	r3, [r3, #1]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d126      	bne.n	800daa0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	677b      	str	r3, [r7, #116]	@ 0x74
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da60:	b29b      	uxth	r3, r3
 800da62:	461a      	mov	r2, r3
 800da64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800da66:	4413      	add	r3, r2
 800da68:	677b      	str	r3, [r7, #116]	@ 0x74
 800da6a:	68bb      	ldr	r3, [r7, #8]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	00da      	lsls	r2, r3, #3
 800da70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800da72:	4413      	add	r3, r2
 800da74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da78:	673b      	str	r3, [r7, #112]	@ 0x70
 800da7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da7c:	881b      	ldrh	r3, [r3, #0]
 800da7e:	b29b      	uxth	r3, r3
 800da80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da84:	b29a      	uxth	r2, r3
 800da86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da88:	801a      	strh	r2, [r3, #0]
 800da8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da8c:	881b      	ldrh	r3, [r3, #0]
 800da8e:	b29b      	uxth	r3, r3
 800da90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da98:	b29a      	uxth	r2, r3
 800da9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da9c:	801a      	strh	r2, [r3, #0]
 800da9e:	e01a      	b.n	800dad6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	785b      	ldrb	r3, [r3, #1]
 800daa4:	2b01      	cmp	r3, #1
 800daa6:	d116      	bne.n	800dad6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dab6:	b29b      	uxth	r3, r3
 800dab8:	461a      	mov	r2, r3
 800daba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dabc:	4413      	add	r3, r2
 800dabe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	781b      	ldrb	r3, [r3, #0]
 800dac4:	00da      	lsls	r2, r3, #3
 800dac6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dac8:	4413      	add	r3, r2
 800daca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dace:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dad2:	2200      	movs	r2, #0
 800dad4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	785b      	ldrb	r3, [r3, #1]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d12f      	bne.n	800db46 <HAL_PCD_EP_DB_Transmit+0x558>
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daf6:	b29b      	uxth	r3, r3
 800daf8:	461a      	mov	r2, r3
 800dafa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dafe:	4413      	add	r3, r2
 800db00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	00da      	lsls	r2, r3, #3
 800db0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800db0e:	4413      	add	r3, r2
 800db10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db1c:	881b      	ldrh	r3, [r3, #0]
 800db1e:	b29b      	uxth	r3, r3
 800db20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db24:	b29a      	uxth	r2, r3
 800db26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db2a:	801a      	strh	r2, [r3, #0]
 800db2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db30:	881b      	ldrh	r3, [r3, #0]
 800db32:	b29b      	uxth	r3, r3
 800db34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db3c:	b29a      	uxth	r2, r3
 800db3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db42:	801a      	strh	r2, [r3, #0]
 800db44:	e01c      	b.n	800db80 <HAL_PCD_EP_DB_Transmit+0x592>
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	785b      	ldrb	r3, [r3, #1]
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d118      	bne.n	800db80 <HAL_PCD_EP_DB_Transmit+0x592>
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db56:	b29b      	uxth	r3, r3
 800db58:	461a      	mov	r2, r3
 800db5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800db5e:	4413      	add	r3, r2
 800db60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	781b      	ldrb	r3, [r3, #0]
 800db68:	00da      	lsls	r2, r3, #3
 800db6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800db6e:	4413      	add	r3, r2
 800db70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800db78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800db7c:	2200      	movs	r2, #0
 800db7e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	78db      	ldrb	r3, [r3, #3]
 800db84:	2b02      	cmp	r3, #2
 800db86:	d127      	bne.n	800dbd8 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	461a      	mov	r2, r3
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	009b      	lsls	r3, r3, #2
 800db94:	4413      	add	r3, r2
 800db96:	881b      	ldrh	r3, [r3, #0]
 800db98:	b29b      	uxth	r3, r3
 800db9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dba2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dba6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dbaa:	f083 0320 	eor.w	r3, r3, #32
 800dbae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	441a      	add	r2, r3
 800dbc0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dbc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	781b      	ldrb	r3, [r3, #0]
 800dbdc:	4619      	mov	r1, r3
 800dbde:	68f8      	ldr	r0, [r7, #12]
 800dbe0:	f00a fb11 	bl	8018206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800dbe4:	88fb      	ldrh	r3, [r7, #6]
 800dbe6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d121      	bne.n	800dc32 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	461a      	mov	r2, r3
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	009b      	lsls	r3, r3, #2
 800dbfa:	4413      	add	r3, r2
 800dbfc:	881b      	ldrh	r3, [r3, #0]
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc08:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	461a      	mov	r2, r3
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	781b      	ldrb	r3, [r3, #0]
 800dc16:	009b      	lsls	r3, r3, #2
 800dc18:	441a      	add	r2, r3
 800dc1a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800dc1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800dc32:	2300      	movs	r3, #0
 800dc34:	e113      	b.n	800de5e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800dc36:	88fb      	ldrh	r3, [r7, #6]
 800dc38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d121      	bne.n	800dc84 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	461a      	mov	r2, r3
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	781b      	ldrb	r3, [r3, #0]
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	4413      	add	r3, r2
 800dc4e:	881b      	ldrh	r3, [r3, #0]
 800dc50:	b29b      	uxth	r3, r3
 800dc52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc5a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	461a      	mov	r2, r3
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	781b      	ldrb	r3, [r3, #0]
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	441a      	add	r2, r3
 800dc6c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800dc70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc80:	b29b      	uxth	r3, r3
 800dc82:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dc8a:	2b01      	cmp	r3, #1
 800dc8c:	f040 80be 	bne.w	800de0c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	695a      	ldr	r2, [r3, #20]
 800dc94:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc98:	441a      	add	r2, r3
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	69da      	ldr	r2, [r3, #28]
 800dca2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dca6:	441a      	add	r2, r3
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	6a1a      	ldr	r2, [r3, #32]
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	691b      	ldr	r3, [r3, #16]
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d309      	bcc.n	800dccc <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	691b      	ldr	r3, [r3, #16]
 800dcbc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	6a1a      	ldr	r2, [r3, #32]
 800dcc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcc4:	1ad2      	subs	r2, r2, r3
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	621a      	str	r2, [r3, #32]
 800dcca:	e015      	b.n	800dcf8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	6a1b      	ldr	r3, [r3, #32]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d107      	bne.n	800dce4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800dcd4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dcd8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dce2:	e009      	b.n	800dcf8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	6a1b      	ldr	r3, [r3, #32]
 800dce8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	2200      	movs	r2, #0
 800dcee:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	785b      	ldrb	r3, [r3, #1]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d15f      	bne.n	800ddc6 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	461a      	mov	r2, r3
 800dd18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd1a:	4413      	add	r3, r2
 800dd1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd1e:	68bb      	ldr	r3, [r7, #8]
 800dd20:	781b      	ldrb	r3, [r3, #0]
 800dd22:	00da      	lsls	r2, r3, #3
 800dd24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd26:	4413      	add	r3, r2
 800dd28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd2c:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd30:	881b      	ldrh	r3, [r3, #0]
 800dd32:	b29b      	uxth	r3, r3
 800dd34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd38:	b29a      	uxth	r2, r3
 800dd3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd3c:	801a      	strh	r2, [r3, #0]
 800dd3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d10a      	bne.n	800dd5a <HAL_PCD_EP_DB_Transmit+0x76c>
 800dd44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd46:	881b      	ldrh	r3, [r3, #0]
 800dd48:	b29b      	uxth	r3, r3
 800dd4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd52:	b29a      	uxth	r2, r3
 800dd54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd56:	801a      	strh	r2, [r3, #0]
 800dd58:	e04e      	b.n	800ddf8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd5e:	d816      	bhi.n	800dd8e <HAL_PCD_EP_DB_Transmit+0x7a0>
 800dd60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd62:	085b      	lsrs	r3, r3, #1
 800dd64:	663b      	str	r3, [r7, #96]	@ 0x60
 800dd66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd68:	f003 0301 	and.w	r3, r3, #1
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d002      	beq.n	800dd76 <HAL_PCD_EP_DB_Transmit+0x788>
 800dd70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd72:	3301      	adds	r3, #1
 800dd74:	663b      	str	r3, [r7, #96]	@ 0x60
 800dd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd78:	881b      	ldrh	r3, [r3, #0]
 800dd7a:	b29a      	uxth	r2, r3
 800dd7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	029b      	lsls	r3, r3, #10
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	4313      	orrs	r3, r2
 800dd86:	b29a      	uxth	r2, r3
 800dd88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd8a:	801a      	strh	r2, [r3, #0]
 800dd8c:	e034      	b.n	800ddf8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd90:	095b      	lsrs	r3, r3, #5
 800dd92:	663b      	str	r3, [r7, #96]	@ 0x60
 800dd94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd96:	f003 031f 	and.w	r3, r3, #31
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d102      	bne.n	800dda4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800dd9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dda0:	3b01      	subs	r3, #1
 800dda2:	663b      	str	r3, [r7, #96]	@ 0x60
 800dda4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dda6:	881b      	ldrh	r3, [r3, #0]
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	029b      	lsls	r3, r3, #10
 800ddb0:	b29b      	uxth	r3, r3
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	b29b      	uxth	r3, r3
 800ddb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddbe:	b29a      	uxth	r2, r3
 800ddc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddc2:	801a      	strh	r2, [r3, #0]
 800ddc4:	e018      	b.n	800ddf8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ddc6:	68bb      	ldr	r3, [r7, #8]
 800ddc8:	785b      	ldrb	r3, [r3, #1]
 800ddca:	2b01      	cmp	r3, #1
 800ddcc:	d114      	bne.n	800ddf8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	461a      	mov	r2, r3
 800ddda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dddc:	4413      	add	r3, r2
 800ddde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	00da      	lsls	r2, r3, #3
 800dde6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dde8:	4413      	add	r3, r2
 800ddea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ddee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ddf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ddf2:	b29a      	uxth	r2, r3
 800ddf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddf6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	6818      	ldr	r0, [r3, #0]
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	6959      	ldr	r1, [r3, #20]
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	895a      	ldrh	r2, [r3, #10]
 800de04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800de06:	b29b      	uxth	r3, r3
 800de08:	f005 f929 	bl	801305e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	461a      	mov	r2, r3
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	009b      	lsls	r3, r3, #2
 800de18:	4413      	add	r3, r2
 800de1a:	881b      	ldrh	r3, [r3, #0]
 800de1c:	b29b      	uxth	r3, r3
 800de1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de26:	82fb      	strh	r3, [r7, #22]
 800de28:	8afb      	ldrh	r3, [r7, #22]
 800de2a:	f083 0310 	eor.w	r3, r3, #16
 800de2e:	82fb      	strh	r3, [r7, #22]
 800de30:	8afb      	ldrh	r3, [r7, #22]
 800de32:	f083 0320 	eor.w	r3, r3, #32
 800de36:	82fb      	strh	r3, [r7, #22]
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	461a      	mov	r2, r3
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	009b      	lsls	r3, r3, #2
 800de44:	441a      	add	r2, r3
 800de46:	8afb      	ldrh	r3, [r7, #22]
 800de48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de58:	b29b      	uxth	r3, r3
 800de5a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800de5c:	2300      	movs	r3, #0
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3798      	adds	r7, #152	@ 0x98
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}

0800de66 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800de66:	b480      	push	{r7}
 800de68:	b087      	sub	sp, #28
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	60f8      	str	r0, [r7, #12]
 800de6e:	607b      	str	r3, [r7, #4]
 800de70:	460b      	mov	r3, r1
 800de72:	817b      	strh	r3, [r7, #10]
 800de74:	4613      	mov	r3, r2
 800de76:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800de78:	897b      	ldrh	r3, [r7, #10]
 800de7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de7e:	b29b      	uxth	r3, r3
 800de80:	2b00      	cmp	r3, #0
 800de82:	d00b      	beq.n	800de9c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800de84:	897b      	ldrh	r3, [r7, #10]
 800de86:	f003 0207 	and.w	r2, r3, #7
 800de8a:	4613      	mov	r3, r2
 800de8c:	009b      	lsls	r3, r3, #2
 800de8e:	4413      	add	r3, r2
 800de90:	00db      	lsls	r3, r3, #3
 800de92:	3310      	adds	r3, #16
 800de94:	68fa      	ldr	r2, [r7, #12]
 800de96:	4413      	add	r3, r2
 800de98:	617b      	str	r3, [r7, #20]
 800de9a:	e009      	b.n	800deb0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800de9c:	897a      	ldrh	r2, [r7, #10]
 800de9e:	4613      	mov	r3, r2
 800dea0:	009b      	lsls	r3, r3, #2
 800dea2:	4413      	add	r3, r2
 800dea4:	00db      	lsls	r3, r3, #3
 800dea6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800deaa:	68fa      	ldr	r2, [r7, #12]
 800deac:	4413      	add	r3, r2
 800deae:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800deb0:	893b      	ldrh	r3, [r7, #8]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d107      	bne.n	800dec6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800deb6:	697b      	ldr	r3, [r7, #20]
 800deb8:	2200      	movs	r2, #0
 800deba:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	b29a      	uxth	r2, r3
 800dec0:	697b      	ldr	r3, [r7, #20]
 800dec2:	80da      	strh	r2, [r3, #6]
 800dec4:	e00b      	b.n	800dede <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800dec6:	697b      	ldr	r3, [r7, #20]
 800dec8:	2201      	movs	r2, #1
 800deca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	b29a      	uxth	r2, r3
 800ded0:	697b      	ldr	r3, [r7, #20]
 800ded2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	0c1b      	lsrs	r3, r3, #16
 800ded8:	b29a      	uxth	r2, r3
 800deda:	697b      	ldr	r3, [r7, #20]
 800dedc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800dede:	2300      	movs	r3, #0
}
 800dee0:	4618      	mov	r0, r3
 800dee2:	371c      	adds	r7, #28
 800dee4:	46bd      	mov	sp, r7
 800dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deea:	4770      	bx	lr

0800deec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800deec:	b480      	push	{r7}
 800deee:	b085      	sub	sp, #20
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	2201      	movs	r2, #1
 800defe:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2200      	movs	r2, #0
 800df06:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800df10:	b29b      	uxth	r3, r3
 800df12:	f043 0301 	orr.w	r3, r3, #1
 800df16:	b29a      	uxth	r2, r3
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800df24:	b29b      	uxth	r3, r3
 800df26:	f043 0302 	orr.w	r3, r3, #2
 800df2a:	b29a      	uxth	r2, r3
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800df32:	2300      	movs	r3, #0
}
 800df34:	4618      	mov	r0, r3
 800df36:	3714      	adds	r7, #20
 800df38:	46bd      	mov	sp, r7
 800df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3e:	4770      	bx	lr

0800df40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800df40:	b480      	push	{r7}
 800df42:	b085      	sub	sp, #20
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d141      	bne.n	800dfd2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800df4e:	4b4b      	ldr	r3, [pc, #300]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800df56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df5a:	d131      	bne.n	800dfc0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df5c:	4b47      	ldr	r3, [pc, #284]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df62:	4a46      	ldr	r2, [pc, #280]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800df6c:	4b43      	ldr	r3, [pc, #268]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800df74:	4a41      	ldr	r2, [pc, #260]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800df7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800df7c:	4b40      	ldr	r3, [pc, #256]	@ (800e080 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	2232      	movs	r2, #50	@ 0x32
 800df82:	fb02 f303 	mul.w	r3, r2, r3
 800df86:	4a3f      	ldr	r2, [pc, #252]	@ (800e084 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800df88:	fba2 2303 	umull	r2, r3, r2, r3
 800df8c:	0c9b      	lsrs	r3, r3, #18
 800df8e:	3301      	adds	r3, #1
 800df90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df92:	e002      	b.n	800df9a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	3b01      	subs	r3, #1
 800df98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df9a:	4b38      	ldr	r3, [pc, #224]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df9c:	695b      	ldr	r3, [r3, #20]
 800df9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dfa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dfa6:	d102      	bne.n	800dfae <HAL_PWREx_ControlVoltageScaling+0x6e>
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d1f2      	bne.n	800df94 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800dfae:	4b33      	ldr	r3, [pc, #204]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfb0:	695b      	ldr	r3, [r3, #20]
 800dfb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dfb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dfba:	d158      	bne.n	800e06e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800dfbc:	2303      	movs	r3, #3
 800dfbe:	e057      	b.n	800e070 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dfc0:	4b2e      	ldr	r3, [pc, #184]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfc6:	4a2d      	ldr	r2, [pc, #180]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dfcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dfd0:	e04d      	b.n	800e06e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfd8:	d141      	bne.n	800e05e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800dfda:	4b28      	ldr	r3, [pc, #160]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dfe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dfe6:	d131      	bne.n	800e04c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dfe8:	4b24      	ldr	r3, [pc, #144]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfee:	4a23      	ldr	r2, [pc, #140]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dff4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800dff8:	4b20      	ldr	r3, [pc, #128]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800e000:	4a1e      	ldr	r2, [pc, #120]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e002:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e006:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800e008:	4b1d      	ldr	r3, [pc, #116]	@ (800e080 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	2232      	movs	r2, #50	@ 0x32
 800e00e:	fb02 f303 	mul.w	r3, r2, r3
 800e012:	4a1c      	ldr	r2, [pc, #112]	@ (800e084 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800e014:	fba2 2303 	umull	r2, r3, r2, r3
 800e018:	0c9b      	lsrs	r3, r3, #18
 800e01a:	3301      	adds	r3, #1
 800e01c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e01e:	e002      	b.n	800e026 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	3b01      	subs	r3, #1
 800e024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e026:	4b15      	ldr	r3, [pc, #84]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e028:	695b      	ldr	r3, [r3, #20]
 800e02a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e02e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e032:	d102      	bne.n	800e03a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d1f2      	bne.n	800e020 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800e03a:	4b10      	ldr	r3, [pc, #64]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e03c:	695b      	ldr	r3, [r3, #20]
 800e03e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e046:	d112      	bne.n	800e06e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800e048:	2303      	movs	r3, #3
 800e04a:	e011      	b.n	800e070 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800e04c:	4b0b      	ldr	r3, [pc, #44]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e04e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e052:	4a0a      	ldr	r2, [pc, #40]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e058:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800e05c:	e007      	b.n	800e06e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800e05e:	4b07      	ldr	r3, [pc, #28]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800e066:	4a05      	ldr	r2, [pc, #20]	@ (800e07c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e068:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e06c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	3714      	adds	r7, #20
 800e074:	46bd      	mov	sp, r7
 800e076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07a:	4770      	bx	lr
 800e07c:	40007000 	.word	0x40007000
 800e080:	20000004 	.word	0x20000004
 800e084:	431bde83 	.word	0x431bde83

0800e088 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800e088:	b480      	push	{r7}
 800e08a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800e08c:	4b05      	ldr	r3, [pc, #20]	@ (800e0a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800e08e:	689b      	ldr	r3, [r3, #8]
 800e090:	4a04      	ldr	r2, [pc, #16]	@ (800e0a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800e092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e096:	6093      	str	r3, [r2, #8]
}
 800e098:	bf00      	nop
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	40007000 	.word	0x40007000

0800e0a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b088      	sub	sp, #32
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d101      	bne.n	800e0ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	e2fe      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f003 0301 	and.w	r3, r3, #1
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d075      	beq.n	800e1b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e0c6:	4b97      	ldr	r3, [pc, #604]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e0c8:	689b      	ldr	r3, [r3, #8]
 800e0ca:	f003 030c 	and.w	r3, r3, #12
 800e0ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e0d0:	4b94      	ldr	r3, [pc, #592]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e0d2:	68db      	ldr	r3, [r3, #12]
 800e0d4:	f003 0303 	and.w	r3, r3, #3
 800e0d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800e0da:	69bb      	ldr	r3, [r7, #24]
 800e0dc:	2b0c      	cmp	r3, #12
 800e0de:	d102      	bne.n	800e0e6 <HAL_RCC_OscConfig+0x3e>
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	2b03      	cmp	r3, #3
 800e0e4:	d002      	beq.n	800e0ec <HAL_RCC_OscConfig+0x44>
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	2b08      	cmp	r3, #8
 800e0ea:	d10b      	bne.n	800e104 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e0ec:	4b8d      	ldr	r3, [pc, #564]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d05b      	beq.n	800e1b0 <HAL_RCC_OscConfig+0x108>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d157      	bne.n	800e1b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800e100:	2301      	movs	r3, #1
 800e102:	e2d9      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	685b      	ldr	r3, [r3, #4]
 800e108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e10c:	d106      	bne.n	800e11c <HAL_RCC_OscConfig+0x74>
 800e10e:	4b85      	ldr	r3, [pc, #532]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	4a84      	ldr	r2, [pc, #528]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e114:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e118:	6013      	str	r3, [r2, #0]
 800e11a:	e01d      	b.n	800e158 <HAL_RCC_OscConfig+0xb0>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e124:	d10c      	bne.n	800e140 <HAL_RCC_OscConfig+0x98>
 800e126:	4b7f      	ldr	r3, [pc, #508]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	4a7e      	ldr	r2, [pc, #504]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e12c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e130:	6013      	str	r3, [r2, #0]
 800e132:	4b7c      	ldr	r3, [pc, #496]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	4a7b      	ldr	r2, [pc, #492]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e13c:	6013      	str	r3, [r2, #0]
 800e13e:	e00b      	b.n	800e158 <HAL_RCC_OscConfig+0xb0>
 800e140:	4b78      	ldr	r3, [pc, #480]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4a77      	ldr	r2, [pc, #476]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e14a:	6013      	str	r3, [r2, #0]
 800e14c:	4b75      	ldr	r3, [pc, #468]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	4a74      	ldr	r2, [pc, #464]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	685b      	ldr	r3, [r3, #4]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d013      	beq.n	800e188 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e160:	f7fa fdd6 	bl	8008d10 <HAL_GetTick>
 800e164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e166:	e008      	b.n	800e17a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e168:	f7fa fdd2 	bl	8008d10 <HAL_GetTick>
 800e16c:	4602      	mov	r2, r0
 800e16e:	693b      	ldr	r3, [r7, #16]
 800e170:	1ad3      	subs	r3, r2, r3
 800e172:	2b64      	cmp	r3, #100	@ 0x64
 800e174:	d901      	bls.n	800e17a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800e176:	2303      	movs	r3, #3
 800e178:	e29e      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e17a:	4b6a      	ldr	r3, [pc, #424]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e182:	2b00      	cmp	r3, #0
 800e184:	d0f0      	beq.n	800e168 <HAL_RCC_OscConfig+0xc0>
 800e186:	e014      	b.n	800e1b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e188:	f7fa fdc2 	bl	8008d10 <HAL_GetTick>
 800e18c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e18e:	e008      	b.n	800e1a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e190:	f7fa fdbe 	bl	8008d10 <HAL_GetTick>
 800e194:	4602      	mov	r2, r0
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	1ad3      	subs	r3, r2, r3
 800e19a:	2b64      	cmp	r3, #100	@ 0x64
 800e19c:	d901      	bls.n	800e1a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e19e:	2303      	movs	r3, #3
 800e1a0:	e28a      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e1a2:	4b60      	ldr	r3, [pc, #384]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d1f0      	bne.n	800e190 <HAL_RCC_OscConfig+0xe8>
 800e1ae:	e000      	b.n	800e1b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e1b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	f003 0302 	and.w	r3, r3, #2
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d075      	beq.n	800e2aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e1be:	4b59      	ldr	r3, [pc, #356]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e1c0:	689b      	ldr	r3, [r3, #8]
 800e1c2:	f003 030c 	and.w	r3, r3, #12
 800e1c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e1c8:	4b56      	ldr	r3, [pc, #344]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e1ca:	68db      	ldr	r3, [r3, #12]
 800e1cc:	f003 0303 	and.w	r3, r3, #3
 800e1d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800e1d2:	69bb      	ldr	r3, [r7, #24]
 800e1d4:	2b0c      	cmp	r3, #12
 800e1d6:	d102      	bne.n	800e1de <HAL_RCC_OscConfig+0x136>
 800e1d8:	697b      	ldr	r3, [r7, #20]
 800e1da:	2b02      	cmp	r3, #2
 800e1dc:	d002      	beq.n	800e1e4 <HAL_RCC_OscConfig+0x13c>
 800e1de:	69bb      	ldr	r3, [r7, #24]
 800e1e0:	2b04      	cmp	r3, #4
 800e1e2:	d11f      	bne.n	800e224 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e1e4:	4b4f      	ldr	r3, [pc, #316]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d005      	beq.n	800e1fc <HAL_RCC_OscConfig+0x154>
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	68db      	ldr	r3, [r3, #12]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d101      	bne.n	800e1fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	e25d      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e1fc:	4b49      	ldr	r3, [pc, #292]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e1fe:	685b      	ldr	r3, [r3, #4]
 800e200:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	691b      	ldr	r3, [r3, #16]
 800e208:	061b      	lsls	r3, r3, #24
 800e20a:	4946      	ldr	r1, [pc, #280]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e20c:	4313      	orrs	r3, r2
 800e20e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800e210:	4b45      	ldr	r3, [pc, #276]	@ (800e328 <HAL_RCC_OscConfig+0x280>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	4618      	mov	r0, r3
 800e216:	f7fa fd2f 	bl	8008c78 <HAL_InitTick>
 800e21a:	4603      	mov	r3, r0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d043      	beq.n	800e2a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800e220:	2301      	movs	r3, #1
 800e222:	e249      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	68db      	ldr	r3, [r3, #12]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d023      	beq.n	800e274 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e22c:	4b3d      	ldr	r3, [pc, #244]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	4a3c      	ldr	r2, [pc, #240]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e236:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e238:	f7fa fd6a 	bl	8008d10 <HAL_GetTick>
 800e23c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e23e:	e008      	b.n	800e252 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e240:	f7fa fd66 	bl	8008d10 <HAL_GetTick>
 800e244:	4602      	mov	r2, r0
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	1ad3      	subs	r3, r2, r3
 800e24a:	2b02      	cmp	r3, #2
 800e24c:	d901      	bls.n	800e252 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e24e:	2303      	movs	r3, #3
 800e250:	e232      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e252:	4b34      	ldr	r3, [pc, #208]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d0f0      	beq.n	800e240 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e25e:	4b31      	ldr	r3, [pc, #196]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e260:	685b      	ldr	r3, [r3, #4]
 800e262:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	691b      	ldr	r3, [r3, #16]
 800e26a:	061b      	lsls	r3, r3, #24
 800e26c:	492d      	ldr	r1, [pc, #180]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e26e:	4313      	orrs	r3, r2
 800e270:	604b      	str	r3, [r1, #4]
 800e272:	e01a      	b.n	800e2aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e274:	4b2b      	ldr	r3, [pc, #172]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	4a2a      	ldr	r2, [pc, #168]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e27a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e27e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e280:	f7fa fd46 	bl	8008d10 <HAL_GetTick>
 800e284:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e286:	e008      	b.n	800e29a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e288:	f7fa fd42 	bl	8008d10 <HAL_GetTick>
 800e28c:	4602      	mov	r2, r0
 800e28e:	693b      	ldr	r3, [r7, #16]
 800e290:	1ad3      	subs	r3, r2, r3
 800e292:	2b02      	cmp	r3, #2
 800e294:	d901      	bls.n	800e29a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800e296:	2303      	movs	r3, #3
 800e298:	e20e      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e29a:	4b22      	ldr	r3, [pc, #136]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d1f0      	bne.n	800e288 <HAL_RCC_OscConfig+0x1e0>
 800e2a6:	e000      	b.n	800e2aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e2a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	f003 0308 	and.w	r3, r3, #8
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d041      	beq.n	800e33a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	695b      	ldr	r3, [r3, #20]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d01c      	beq.n	800e2f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e2be:	4b19      	ldr	r3, [pc, #100]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e2c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e2c4:	4a17      	ldr	r2, [pc, #92]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e2c6:	f043 0301 	orr.w	r3, r3, #1
 800e2ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e2ce:	f7fa fd1f 	bl	8008d10 <HAL_GetTick>
 800e2d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e2d4:	e008      	b.n	800e2e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e2d6:	f7fa fd1b 	bl	8008d10 <HAL_GetTick>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	693b      	ldr	r3, [r7, #16]
 800e2de:	1ad3      	subs	r3, r2, r3
 800e2e0:	2b02      	cmp	r3, #2
 800e2e2:	d901      	bls.n	800e2e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800e2e4:	2303      	movs	r3, #3
 800e2e6:	e1e7      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e2e8:	4b0e      	ldr	r3, [pc, #56]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e2ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e2ee:	f003 0302 	and.w	r3, r3, #2
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d0ef      	beq.n	800e2d6 <HAL_RCC_OscConfig+0x22e>
 800e2f6:	e020      	b.n	800e33a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e2f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e2fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e2fe:	4a09      	ldr	r2, [pc, #36]	@ (800e324 <HAL_RCC_OscConfig+0x27c>)
 800e300:	f023 0301 	bic.w	r3, r3, #1
 800e304:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e308:	f7fa fd02 	bl	8008d10 <HAL_GetTick>
 800e30c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e30e:	e00d      	b.n	800e32c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e310:	f7fa fcfe 	bl	8008d10 <HAL_GetTick>
 800e314:	4602      	mov	r2, r0
 800e316:	693b      	ldr	r3, [r7, #16]
 800e318:	1ad3      	subs	r3, r2, r3
 800e31a:	2b02      	cmp	r3, #2
 800e31c:	d906      	bls.n	800e32c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800e31e:	2303      	movs	r3, #3
 800e320:	e1ca      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
 800e322:	bf00      	nop
 800e324:	40021000 	.word	0x40021000
 800e328:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e32c:	4b8c      	ldr	r3, [pc, #560]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e32e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e332:	f003 0302 	and.w	r3, r3, #2
 800e336:	2b00      	cmp	r3, #0
 800e338:	d1ea      	bne.n	800e310 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f003 0304 	and.w	r3, r3, #4
 800e342:	2b00      	cmp	r3, #0
 800e344:	f000 80a6 	beq.w	800e494 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e348:	2300      	movs	r3, #0
 800e34a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800e34c:	4b84      	ldr	r3, [pc, #528]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e34e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e350:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e354:	2b00      	cmp	r3, #0
 800e356:	d101      	bne.n	800e35c <HAL_RCC_OscConfig+0x2b4>
 800e358:	2301      	movs	r3, #1
 800e35a:	e000      	b.n	800e35e <HAL_RCC_OscConfig+0x2b6>
 800e35c:	2300      	movs	r3, #0
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d00d      	beq.n	800e37e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e362:	4b7f      	ldr	r3, [pc, #508]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e366:	4a7e      	ldr	r2, [pc, #504]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e36c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e36e:	4b7c      	ldr	r3, [pc, #496]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e376:	60fb      	str	r3, [r7, #12]
 800e378:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800e37a:	2301      	movs	r3, #1
 800e37c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e37e:	4b79      	ldr	r3, [pc, #484]	@ (800e564 <HAL_RCC_OscConfig+0x4bc>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e386:	2b00      	cmp	r3, #0
 800e388:	d118      	bne.n	800e3bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e38a:	4b76      	ldr	r3, [pc, #472]	@ (800e564 <HAL_RCC_OscConfig+0x4bc>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	4a75      	ldr	r2, [pc, #468]	@ (800e564 <HAL_RCC_OscConfig+0x4bc>)
 800e390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e396:	f7fa fcbb 	bl	8008d10 <HAL_GetTick>
 800e39a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e39c:	e008      	b.n	800e3b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e39e:	f7fa fcb7 	bl	8008d10 <HAL_GetTick>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	1ad3      	subs	r3, r2, r3
 800e3a8:	2b02      	cmp	r3, #2
 800e3aa:	d901      	bls.n	800e3b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800e3ac:	2303      	movs	r3, #3
 800e3ae:	e183      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e3b0:	4b6c      	ldr	r3, [pc, #432]	@ (800e564 <HAL_RCC_OscConfig+0x4bc>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d0f0      	beq.n	800e39e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	689b      	ldr	r3, [r3, #8]
 800e3c0:	2b01      	cmp	r3, #1
 800e3c2:	d108      	bne.n	800e3d6 <HAL_RCC_OscConfig+0x32e>
 800e3c4:	4b66      	ldr	r3, [pc, #408]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3ca:	4a65      	ldr	r2, [pc, #404]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3cc:	f043 0301 	orr.w	r3, r3, #1
 800e3d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e3d4:	e024      	b.n	800e420 <HAL_RCC_OscConfig+0x378>
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	689b      	ldr	r3, [r3, #8]
 800e3da:	2b05      	cmp	r3, #5
 800e3dc:	d110      	bne.n	800e400 <HAL_RCC_OscConfig+0x358>
 800e3de:	4b60      	ldr	r3, [pc, #384]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3e4:	4a5e      	ldr	r2, [pc, #376]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3e6:	f043 0304 	orr.w	r3, r3, #4
 800e3ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e3ee:	4b5c      	ldr	r3, [pc, #368]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3f4:	4a5a      	ldr	r2, [pc, #360]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e3f6:	f043 0301 	orr.w	r3, r3, #1
 800e3fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e3fe:	e00f      	b.n	800e420 <HAL_RCC_OscConfig+0x378>
 800e400:	4b57      	ldr	r3, [pc, #348]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e406:	4a56      	ldr	r2, [pc, #344]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e408:	f023 0301 	bic.w	r3, r3, #1
 800e40c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e410:	4b53      	ldr	r3, [pc, #332]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e416:	4a52      	ldr	r2, [pc, #328]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e418:	f023 0304 	bic.w	r3, r3, #4
 800e41c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	689b      	ldr	r3, [r3, #8]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d016      	beq.n	800e456 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e428:	f7fa fc72 	bl	8008d10 <HAL_GetTick>
 800e42c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e42e:	e00a      	b.n	800e446 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e430:	f7fa fc6e 	bl	8008d10 <HAL_GetTick>
 800e434:	4602      	mov	r2, r0
 800e436:	693b      	ldr	r3, [r7, #16]
 800e438:	1ad3      	subs	r3, r2, r3
 800e43a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e43e:	4293      	cmp	r3, r2
 800e440:	d901      	bls.n	800e446 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800e442:	2303      	movs	r3, #3
 800e444:	e138      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e446:	4b46      	ldr	r3, [pc, #280]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e44c:	f003 0302 	and.w	r3, r3, #2
 800e450:	2b00      	cmp	r3, #0
 800e452:	d0ed      	beq.n	800e430 <HAL_RCC_OscConfig+0x388>
 800e454:	e015      	b.n	800e482 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e456:	f7fa fc5b 	bl	8008d10 <HAL_GetTick>
 800e45a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e45c:	e00a      	b.n	800e474 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e45e:	f7fa fc57 	bl	8008d10 <HAL_GetTick>
 800e462:	4602      	mov	r2, r0
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	1ad3      	subs	r3, r2, r3
 800e468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d901      	bls.n	800e474 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800e470:	2303      	movs	r3, #3
 800e472:	e121      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e474:	4b3a      	ldr	r3, [pc, #232]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e47a:	f003 0302 	and.w	r3, r3, #2
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d1ed      	bne.n	800e45e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e482:	7ffb      	ldrb	r3, [r7, #31]
 800e484:	2b01      	cmp	r3, #1
 800e486:	d105      	bne.n	800e494 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e488:	4b35      	ldr	r3, [pc, #212]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e48a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e48c:	4a34      	ldr	r2, [pc, #208]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e48e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e492:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f003 0320 	and.w	r3, r3, #32
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d03c      	beq.n	800e51a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	699b      	ldr	r3, [r3, #24]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d01c      	beq.n	800e4e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e4a8:	4b2d      	ldr	r3, [pc, #180]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e4aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e4ae:	4a2c      	ldr	r2, [pc, #176]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e4b0:	f043 0301 	orr.w	r3, r3, #1
 800e4b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e4b8:	f7fa fc2a 	bl	8008d10 <HAL_GetTick>
 800e4bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e4be:	e008      	b.n	800e4d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e4c0:	f7fa fc26 	bl	8008d10 <HAL_GetTick>
 800e4c4:	4602      	mov	r2, r0
 800e4c6:	693b      	ldr	r3, [r7, #16]
 800e4c8:	1ad3      	subs	r3, r2, r3
 800e4ca:	2b02      	cmp	r3, #2
 800e4cc:	d901      	bls.n	800e4d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800e4ce:	2303      	movs	r3, #3
 800e4d0:	e0f2      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e4d2:	4b23      	ldr	r3, [pc, #140]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e4d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e4d8:	f003 0302 	and.w	r3, r3, #2
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d0ef      	beq.n	800e4c0 <HAL_RCC_OscConfig+0x418>
 800e4e0:	e01b      	b.n	800e51a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e4e2:	4b1f      	ldr	r3, [pc, #124]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e4e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e4ea:	f023 0301 	bic.w	r3, r3, #1
 800e4ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e4f2:	f7fa fc0d 	bl	8008d10 <HAL_GetTick>
 800e4f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e4f8:	e008      	b.n	800e50c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e4fa:	f7fa fc09 	bl	8008d10 <HAL_GetTick>
 800e4fe:	4602      	mov	r2, r0
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	1ad3      	subs	r3, r2, r3
 800e504:	2b02      	cmp	r3, #2
 800e506:	d901      	bls.n	800e50c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800e508:	2303      	movs	r3, #3
 800e50a:	e0d5      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e50c:	4b14      	ldr	r3, [pc, #80]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e50e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e512:	f003 0302 	and.w	r3, r3, #2
 800e516:	2b00      	cmp	r3, #0
 800e518:	d1ef      	bne.n	800e4fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	69db      	ldr	r3, [r3, #28]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	f000 80c9 	beq.w	800e6b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e524:	4b0e      	ldr	r3, [pc, #56]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e526:	689b      	ldr	r3, [r3, #8]
 800e528:	f003 030c 	and.w	r3, r3, #12
 800e52c:	2b0c      	cmp	r3, #12
 800e52e:	f000 8083 	beq.w	800e638 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	69db      	ldr	r3, [r3, #28]
 800e536:	2b02      	cmp	r3, #2
 800e538:	d15e      	bne.n	800e5f8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e53a:	4b09      	ldr	r3, [pc, #36]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	4a08      	ldr	r2, [pc, #32]	@ (800e560 <HAL_RCC_OscConfig+0x4b8>)
 800e540:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e546:	f7fa fbe3 	bl	8008d10 <HAL_GetTick>
 800e54a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e54c:	e00c      	b.n	800e568 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e54e:	f7fa fbdf 	bl	8008d10 <HAL_GetTick>
 800e552:	4602      	mov	r2, r0
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	1ad3      	subs	r3, r2, r3
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d905      	bls.n	800e568 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e55c:	2303      	movs	r3, #3
 800e55e:	e0ab      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
 800e560:	40021000 	.word	0x40021000
 800e564:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e568:	4b55      	ldr	r3, [pc, #340]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e570:	2b00      	cmp	r3, #0
 800e572:	d1ec      	bne.n	800e54e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e574:	4b52      	ldr	r3, [pc, #328]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e576:	68da      	ldr	r2, [r3, #12]
 800e578:	4b52      	ldr	r3, [pc, #328]	@ (800e6c4 <HAL_RCC_OscConfig+0x61c>)
 800e57a:	4013      	ands	r3, r2
 800e57c:	687a      	ldr	r2, [r7, #4]
 800e57e:	6a11      	ldr	r1, [r2, #32]
 800e580:	687a      	ldr	r2, [r7, #4]
 800e582:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e584:	3a01      	subs	r2, #1
 800e586:	0112      	lsls	r2, r2, #4
 800e588:	4311      	orrs	r1, r2
 800e58a:	687a      	ldr	r2, [r7, #4]
 800e58c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e58e:	0212      	lsls	r2, r2, #8
 800e590:	4311      	orrs	r1, r2
 800e592:	687a      	ldr	r2, [r7, #4]
 800e594:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e596:	0852      	lsrs	r2, r2, #1
 800e598:	3a01      	subs	r2, #1
 800e59a:	0552      	lsls	r2, r2, #21
 800e59c:	4311      	orrs	r1, r2
 800e59e:	687a      	ldr	r2, [r7, #4]
 800e5a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e5a2:	0852      	lsrs	r2, r2, #1
 800e5a4:	3a01      	subs	r2, #1
 800e5a6:	0652      	lsls	r2, r2, #25
 800e5a8:	4311      	orrs	r1, r2
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e5ae:	06d2      	lsls	r2, r2, #27
 800e5b0:	430a      	orrs	r2, r1
 800e5b2:	4943      	ldr	r1, [pc, #268]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5b4:	4313      	orrs	r3, r2
 800e5b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e5b8:	4b41      	ldr	r3, [pc, #260]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	4a40      	ldr	r2, [pc, #256]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e5c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e5c4:	4b3e      	ldr	r3, [pc, #248]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5c6:	68db      	ldr	r3, [r3, #12]
 800e5c8:	4a3d      	ldr	r2, [pc, #244]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e5ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5d0:	f7fa fb9e 	bl	8008d10 <HAL_GetTick>
 800e5d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e5d6:	e008      	b.n	800e5ea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e5d8:	f7fa fb9a 	bl	8008d10 <HAL_GetTick>
 800e5dc:	4602      	mov	r2, r0
 800e5de:	693b      	ldr	r3, [r7, #16]
 800e5e0:	1ad3      	subs	r3, r2, r3
 800e5e2:	2b02      	cmp	r3, #2
 800e5e4:	d901      	bls.n	800e5ea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e5e6:	2303      	movs	r3, #3
 800e5e8:	e066      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e5ea:	4b35      	ldr	r3, [pc, #212]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d0f0      	beq.n	800e5d8 <HAL_RCC_OscConfig+0x530>
 800e5f6:	e05e      	b.n	800e6b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e5f8:	4b31      	ldr	r3, [pc, #196]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a30      	ldr	r2, [pc, #192]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e5fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e604:	f7fa fb84 	bl	8008d10 <HAL_GetTick>
 800e608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e60a:	e008      	b.n	800e61e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e60c:	f7fa fb80 	bl	8008d10 <HAL_GetTick>
 800e610:	4602      	mov	r2, r0
 800e612:	693b      	ldr	r3, [r7, #16]
 800e614:	1ad3      	subs	r3, r2, r3
 800e616:	2b02      	cmp	r3, #2
 800e618:	d901      	bls.n	800e61e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e61a:	2303      	movs	r3, #3
 800e61c:	e04c      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e61e:	4b28      	ldr	r3, [pc, #160]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e626:	2b00      	cmp	r3, #0
 800e628:	d1f0      	bne.n	800e60c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e62a:	4b25      	ldr	r3, [pc, #148]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e62c:	68da      	ldr	r2, [r3, #12]
 800e62e:	4924      	ldr	r1, [pc, #144]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e630:	4b25      	ldr	r3, [pc, #148]	@ (800e6c8 <HAL_RCC_OscConfig+0x620>)
 800e632:	4013      	ands	r3, r2
 800e634:	60cb      	str	r3, [r1, #12]
 800e636:	e03e      	b.n	800e6b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	69db      	ldr	r3, [r3, #28]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d101      	bne.n	800e644 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e640:	2301      	movs	r3, #1
 800e642:	e039      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e644:	4b1e      	ldr	r3, [pc, #120]	@ (800e6c0 <HAL_RCC_OscConfig+0x618>)
 800e646:	68db      	ldr	r3, [r3, #12]
 800e648:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	f003 0203 	and.w	r2, r3, #3
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	6a1b      	ldr	r3, [r3, #32]
 800e654:	429a      	cmp	r2, r3
 800e656:	d12c      	bne.n	800e6b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e662:	3b01      	subs	r3, #1
 800e664:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e666:	429a      	cmp	r2, r3
 800e668:	d123      	bne.n	800e6b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e66a:	697b      	ldr	r3, [r7, #20]
 800e66c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e674:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e676:	429a      	cmp	r2, r3
 800e678:	d11b      	bne.n	800e6b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e684:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e686:	429a      	cmp	r2, r3
 800e688:	d113      	bne.n	800e6b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e68a:	697b      	ldr	r3, [r7, #20]
 800e68c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e694:	085b      	lsrs	r3, r3, #1
 800e696:	3b01      	subs	r3, #1
 800e698:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d109      	bne.n	800e6b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6a8:	085b      	lsrs	r3, r3, #1
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e6ae:	429a      	cmp	r2, r3
 800e6b0:	d001      	beq.n	800e6b6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	e000      	b.n	800e6b8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e6b6:	2300      	movs	r3, #0
}
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	3720      	adds	r7, #32
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	bd80      	pop	{r7, pc}
 800e6c0:	40021000 	.word	0x40021000
 800e6c4:	019f800c 	.word	0x019f800c
 800e6c8:	feeefffc 	.word	0xfeeefffc

0800e6cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b086      	sub	sp, #24
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d101      	bne.n	800e6e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e6e0:	2301      	movs	r3, #1
 800e6e2:	e11e      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e6e4:	4b91      	ldr	r3, [pc, #580]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f003 030f 	and.w	r3, r3, #15
 800e6ec:	683a      	ldr	r2, [r7, #0]
 800e6ee:	429a      	cmp	r2, r3
 800e6f0:	d910      	bls.n	800e714 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e6f2:	4b8e      	ldr	r3, [pc, #568]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	f023 020f 	bic.w	r2, r3, #15
 800e6fa:	498c      	ldr	r1, [pc, #560]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	4313      	orrs	r3, r2
 800e700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e702:	4b8a      	ldr	r3, [pc, #552]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	f003 030f 	and.w	r3, r3, #15
 800e70a:	683a      	ldr	r2, [r7, #0]
 800e70c:	429a      	cmp	r2, r3
 800e70e:	d001      	beq.n	800e714 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e710:	2301      	movs	r3, #1
 800e712:	e106      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	f003 0301 	and.w	r3, r3, #1
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d073      	beq.n	800e808 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	685b      	ldr	r3, [r3, #4]
 800e724:	2b03      	cmp	r3, #3
 800e726:	d129      	bne.n	800e77c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e728:	4b81      	ldr	r3, [pc, #516]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e730:	2b00      	cmp	r3, #0
 800e732:	d101      	bne.n	800e738 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e734:	2301      	movs	r3, #1
 800e736:	e0f4      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e738:	f000 f99e 	bl	800ea78 <RCC_GetSysClockFreqFromPLLSource>
 800e73c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e73e:	693b      	ldr	r3, [r7, #16]
 800e740:	4a7c      	ldr	r2, [pc, #496]	@ (800e934 <HAL_RCC_ClockConfig+0x268>)
 800e742:	4293      	cmp	r3, r2
 800e744:	d93f      	bls.n	800e7c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e746:	4b7a      	ldr	r3, [pc, #488]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e748:	689b      	ldr	r3, [r3, #8]
 800e74a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d009      	beq.n	800e766 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d033      	beq.n	800e7c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e762:	2b00      	cmp	r3, #0
 800e764:	d12f      	bne.n	800e7c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e766:	4b72      	ldr	r3, [pc, #456]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e768:	689b      	ldr	r3, [r3, #8]
 800e76a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e76e:	4a70      	ldr	r2, [pc, #448]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e774:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e776:	2380      	movs	r3, #128	@ 0x80
 800e778:	617b      	str	r3, [r7, #20]
 800e77a:	e024      	b.n	800e7c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	685b      	ldr	r3, [r3, #4]
 800e780:	2b02      	cmp	r3, #2
 800e782:	d107      	bne.n	800e794 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e784:	4b6a      	ldr	r3, [pc, #424]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d109      	bne.n	800e7a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e790:	2301      	movs	r3, #1
 800e792:	e0c6      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e794:	4b66      	ldr	r3, [pc, #408]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d101      	bne.n	800e7a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	e0be      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e7a4:	f000 f8ce 	bl	800e944 <HAL_RCC_GetSysClockFreq>
 800e7a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	4a61      	ldr	r2, [pc, #388]	@ (800e934 <HAL_RCC_ClockConfig+0x268>)
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	d909      	bls.n	800e7c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e7b2:	4b5f      	ldr	r3, [pc, #380]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e7b4:	689b      	ldr	r3, [r3, #8]
 800e7b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7ba:	4a5d      	ldr	r2, [pc, #372]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e7bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e7c2:	2380      	movs	r3, #128	@ 0x80
 800e7c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e7c6:	4b5a      	ldr	r3, [pc, #360]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e7c8:	689b      	ldr	r3, [r3, #8]
 800e7ca:	f023 0203 	bic.w	r2, r3, #3
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	4957      	ldr	r1, [pc, #348]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e7d4:	4313      	orrs	r3, r2
 800e7d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e7d8:	f7fa fa9a 	bl	8008d10 <HAL_GetTick>
 800e7dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e7de:	e00a      	b.n	800e7f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e7e0:	f7fa fa96 	bl	8008d10 <HAL_GetTick>
 800e7e4:	4602      	mov	r2, r0
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	1ad3      	subs	r3, r2, r3
 800e7ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e7ee:	4293      	cmp	r3, r2
 800e7f0:	d901      	bls.n	800e7f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e7f2:	2303      	movs	r3, #3
 800e7f4:	e095      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e7f6:	4b4e      	ldr	r3, [pc, #312]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e7f8:	689b      	ldr	r3, [r3, #8]
 800e7fa:	f003 020c 	and.w	r2, r3, #12
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	685b      	ldr	r3, [r3, #4]
 800e802:	009b      	lsls	r3, r3, #2
 800e804:	429a      	cmp	r2, r3
 800e806:	d1eb      	bne.n	800e7e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f003 0302 	and.w	r3, r3, #2
 800e810:	2b00      	cmp	r3, #0
 800e812:	d023      	beq.n	800e85c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	f003 0304 	and.w	r3, r3, #4
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d005      	beq.n	800e82c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e820:	4b43      	ldr	r3, [pc, #268]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e822:	689b      	ldr	r3, [r3, #8]
 800e824:	4a42      	ldr	r2, [pc, #264]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e826:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e82a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	f003 0308 	and.w	r3, r3, #8
 800e834:	2b00      	cmp	r3, #0
 800e836:	d007      	beq.n	800e848 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e838:	4b3d      	ldr	r3, [pc, #244]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e83a:	689b      	ldr	r3, [r3, #8]
 800e83c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e840:	4a3b      	ldr	r2, [pc, #236]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e842:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e846:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e848:	4b39      	ldr	r3, [pc, #228]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e84a:	689b      	ldr	r3, [r3, #8]
 800e84c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	4936      	ldr	r1, [pc, #216]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e856:	4313      	orrs	r3, r2
 800e858:	608b      	str	r3, [r1, #8]
 800e85a:	e008      	b.n	800e86e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	2b80      	cmp	r3, #128	@ 0x80
 800e860:	d105      	bne.n	800e86e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e862:	4b33      	ldr	r3, [pc, #204]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e864:	689b      	ldr	r3, [r3, #8]
 800e866:	4a32      	ldr	r2, [pc, #200]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e868:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e86c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e86e:	4b2f      	ldr	r3, [pc, #188]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f003 030f 	and.w	r3, r3, #15
 800e876:	683a      	ldr	r2, [r7, #0]
 800e878:	429a      	cmp	r2, r3
 800e87a:	d21d      	bcs.n	800e8b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e87c:	4b2b      	ldr	r3, [pc, #172]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f023 020f 	bic.w	r2, r3, #15
 800e884:	4929      	ldr	r1, [pc, #164]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	4313      	orrs	r3, r2
 800e88a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e88c:	f7fa fa40 	bl	8008d10 <HAL_GetTick>
 800e890:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e892:	e00a      	b.n	800e8aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e894:	f7fa fa3c 	bl	8008d10 <HAL_GetTick>
 800e898:	4602      	mov	r2, r0
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	1ad3      	subs	r3, r2, r3
 800e89e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d901      	bls.n	800e8aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e8a6:	2303      	movs	r3, #3
 800e8a8:	e03b      	b.n	800e922 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e8aa:	4b20      	ldr	r3, [pc, #128]	@ (800e92c <HAL_RCC_ClockConfig+0x260>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	f003 030f 	and.w	r3, r3, #15
 800e8b2:	683a      	ldr	r2, [r7, #0]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d1ed      	bne.n	800e894 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	f003 0304 	and.w	r3, r3, #4
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d008      	beq.n	800e8d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e8c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e8c6:	689b      	ldr	r3, [r3, #8]
 800e8c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	68db      	ldr	r3, [r3, #12]
 800e8d0:	4917      	ldr	r1, [pc, #92]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f003 0308 	and.w	r3, r3, #8
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d009      	beq.n	800e8f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e8e2:	4b13      	ldr	r3, [pc, #76]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e8e4:	689b      	ldr	r3, [r3, #8]
 800e8e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	691b      	ldr	r3, [r3, #16]
 800e8ee:	00db      	lsls	r3, r3, #3
 800e8f0:	490f      	ldr	r1, [pc, #60]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e8f2:	4313      	orrs	r3, r2
 800e8f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e8f6:	f000 f825 	bl	800e944 <HAL_RCC_GetSysClockFreq>
 800e8fa:	4602      	mov	r2, r0
 800e8fc:	4b0c      	ldr	r3, [pc, #48]	@ (800e930 <HAL_RCC_ClockConfig+0x264>)
 800e8fe:	689b      	ldr	r3, [r3, #8]
 800e900:	091b      	lsrs	r3, r3, #4
 800e902:	f003 030f 	and.w	r3, r3, #15
 800e906:	490c      	ldr	r1, [pc, #48]	@ (800e938 <HAL_RCC_ClockConfig+0x26c>)
 800e908:	5ccb      	ldrb	r3, [r1, r3]
 800e90a:	f003 031f 	and.w	r3, r3, #31
 800e90e:	fa22 f303 	lsr.w	r3, r2, r3
 800e912:	4a0a      	ldr	r2, [pc, #40]	@ (800e93c <HAL_RCC_ClockConfig+0x270>)
 800e914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e916:	4b0a      	ldr	r3, [pc, #40]	@ (800e940 <HAL_RCC_ClockConfig+0x274>)
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fa f9ac 	bl	8008c78 <HAL_InitTick>
 800e920:	4603      	mov	r3, r0
}
 800e922:	4618      	mov	r0, r3
 800e924:	3718      	adds	r7, #24
 800e926:	46bd      	mov	sp, r7
 800e928:	bd80      	pop	{r7, pc}
 800e92a:	bf00      	nop
 800e92c:	40022000 	.word	0x40022000
 800e930:	40021000 	.word	0x40021000
 800e934:	04c4b400 	.word	0x04c4b400
 800e938:	0801d53c 	.word	0x0801d53c
 800e93c:	20000004 	.word	0x20000004
 800e940:	2000000c 	.word	0x2000000c

0800e944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e944:	b480      	push	{r7}
 800e946:	b087      	sub	sp, #28
 800e948:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e94a:	4b2c      	ldr	r3, [pc, #176]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e94c:	689b      	ldr	r3, [r3, #8]
 800e94e:	f003 030c 	and.w	r3, r3, #12
 800e952:	2b04      	cmp	r3, #4
 800e954:	d102      	bne.n	800e95c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e956:	4b2a      	ldr	r3, [pc, #168]	@ (800ea00 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e958:	613b      	str	r3, [r7, #16]
 800e95a:	e047      	b.n	800e9ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e95c:	4b27      	ldr	r3, [pc, #156]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e95e:	689b      	ldr	r3, [r3, #8]
 800e960:	f003 030c 	and.w	r3, r3, #12
 800e964:	2b08      	cmp	r3, #8
 800e966:	d102      	bne.n	800e96e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e968:	4b26      	ldr	r3, [pc, #152]	@ (800ea04 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e96a:	613b      	str	r3, [r7, #16]
 800e96c:	e03e      	b.n	800e9ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e96e:	4b23      	ldr	r3, [pc, #140]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e970:	689b      	ldr	r3, [r3, #8]
 800e972:	f003 030c 	and.w	r3, r3, #12
 800e976:	2b0c      	cmp	r3, #12
 800e978:	d136      	bne.n	800e9e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e97a:	4b20      	ldr	r3, [pc, #128]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e97c:	68db      	ldr	r3, [r3, #12]
 800e97e:	f003 0303 	and.w	r3, r3, #3
 800e982:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e984:	4b1d      	ldr	r3, [pc, #116]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e986:	68db      	ldr	r3, [r3, #12]
 800e988:	091b      	lsrs	r3, r3, #4
 800e98a:	f003 030f 	and.w	r3, r3, #15
 800e98e:	3301      	adds	r3, #1
 800e990:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	2b03      	cmp	r3, #3
 800e996:	d10c      	bne.n	800e9b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e998:	4a1a      	ldr	r2, [pc, #104]	@ (800ea04 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9a0:	4a16      	ldr	r2, [pc, #88]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e9a2:	68d2      	ldr	r2, [r2, #12]
 800e9a4:	0a12      	lsrs	r2, r2, #8
 800e9a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e9aa:	fb02 f303 	mul.w	r3, r2, r3
 800e9ae:	617b      	str	r3, [r7, #20]
      break;
 800e9b0:	e00c      	b.n	800e9cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e9b2:	4a13      	ldr	r2, [pc, #76]	@ (800ea00 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9ba:	4a10      	ldr	r2, [pc, #64]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e9bc:	68d2      	ldr	r2, [r2, #12]
 800e9be:	0a12      	lsrs	r2, r2, #8
 800e9c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e9c4:	fb02 f303 	mul.w	r3, r2, r3
 800e9c8:	617b      	str	r3, [r7, #20]
      break;
 800e9ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e9cc:	4b0b      	ldr	r3, [pc, #44]	@ (800e9fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800e9ce:	68db      	ldr	r3, [r3, #12]
 800e9d0:	0e5b      	lsrs	r3, r3, #25
 800e9d2:	f003 0303 	and.w	r3, r3, #3
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	005b      	lsls	r3, r3, #1
 800e9da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e9dc:	697a      	ldr	r2, [r7, #20]
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9e4:	613b      	str	r3, [r7, #16]
 800e9e6:	e001      	b.n	800e9ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e9ec:	693b      	ldr	r3, [r7, #16]
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	371c      	adds	r7, #28
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f8:	4770      	bx	lr
 800e9fa:	bf00      	nop
 800e9fc:	40021000 	.word	0x40021000
 800ea00:	00f42400 	.word	0x00f42400
 800ea04:	007a1200 	.word	0x007a1200

0800ea08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ea0c:	4b03      	ldr	r3, [pc, #12]	@ (800ea1c <HAL_RCC_GetHCLKFreq+0x14>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	46bd      	mov	sp, r7
 800ea14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea18:	4770      	bx	lr
 800ea1a:	bf00      	nop
 800ea1c:	20000004 	.word	0x20000004

0800ea20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ea24:	f7ff fff0 	bl	800ea08 <HAL_RCC_GetHCLKFreq>
 800ea28:	4602      	mov	r2, r0
 800ea2a:	4b06      	ldr	r3, [pc, #24]	@ (800ea44 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ea2c:	689b      	ldr	r3, [r3, #8]
 800ea2e:	0a1b      	lsrs	r3, r3, #8
 800ea30:	f003 0307 	and.w	r3, r3, #7
 800ea34:	4904      	ldr	r1, [pc, #16]	@ (800ea48 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ea36:	5ccb      	ldrb	r3, [r1, r3]
 800ea38:	f003 031f 	and.w	r3, r3, #31
 800ea3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	bd80      	pop	{r7, pc}
 800ea44:	40021000 	.word	0x40021000
 800ea48:	0801d54c 	.word	0x0801d54c

0800ea4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ea50:	f7ff ffda 	bl	800ea08 <HAL_RCC_GetHCLKFreq>
 800ea54:	4602      	mov	r2, r0
 800ea56:	4b06      	ldr	r3, [pc, #24]	@ (800ea70 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	0adb      	lsrs	r3, r3, #11
 800ea5c:	f003 0307 	and.w	r3, r3, #7
 800ea60:	4904      	ldr	r1, [pc, #16]	@ (800ea74 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ea62:	5ccb      	ldrb	r3, [r1, r3]
 800ea64:	f003 031f 	and.w	r3, r3, #31
 800ea68:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	bd80      	pop	{r7, pc}
 800ea70:	40021000 	.word	0x40021000
 800ea74:	0801d54c 	.word	0x0801d54c

0800ea78 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ea78:	b480      	push	{r7}
 800ea7a:	b087      	sub	sp, #28
 800ea7c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ea7e:	4b1e      	ldr	r3, [pc, #120]	@ (800eaf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea80:	68db      	ldr	r3, [r3, #12]
 800ea82:	f003 0303 	and.w	r3, r3, #3
 800ea86:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ea88:	4b1b      	ldr	r3, [pc, #108]	@ (800eaf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea8a:	68db      	ldr	r3, [r3, #12]
 800ea8c:	091b      	lsrs	r3, r3, #4
 800ea8e:	f003 030f 	and.w	r3, r3, #15
 800ea92:	3301      	adds	r3, #1
 800ea94:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	2b03      	cmp	r3, #3
 800ea9a:	d10c      	bne.n	800eab6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ea9c:	4a17      	ldr	r2, [pc, #92]	@ (800eafc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	fbb2 f3f3 	udiv	r3, r2, r3
 800eaa4:	4a14      	ldr	r2, [pc, #80]	@ (800eaf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800eaa6:	68d2      	ldr	r2, [r2, #12]
 800eaa8:	0a12      	lsrs	r2, r2, #8
 800eaaa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800eaae:	fb02 f303 	mul.w	r3, r2, r3
 800eab2:	617b      	str	r3, [r7, #20]
    break;
 800eab4:	e00c      	b.n	800ead0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800eab6:	4a12      	ldr	r2, [pc, #72]	@ (800eb00 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	fbb2 f3f3 	udiv	r3, r2, r3
 800eabe:	4a0e      	ldr	r2, [pc, #56]	@ (800eaf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800eac0:	68d2      	ldr	r2, [r2, #12]
 800eac2:	0a12      	lsrs	r2, r2, #8
 800eac4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800eac8:	fb02 f303 	mul.w	r3, r2, r3
 800eacc:	617b      	str	r3, [r7, #20]
    break;
 800eace:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ead0:	4b09      	ldr	r3, [pc, #36]	@ (800eaf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ead2:	68db      	ldr	r3, [r3, #12]
 800ead4:	0e5b      	lsrs	r3, r3, #25
 800ead6:	f003 0303 	and.w	r3, r3, #3
 800eada:	3301      	adds	r3, #1
 800eadc:	005b      	lsls	r3, r3, #1
 800eade:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800eae0:	697a      	ldr	r2, [r7, #20]
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	fbb2 f3f3 	udiv	r3, r2, r3
 800eae8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800eaea:	687b      	ldr	r3, [r7, #4]
}
 800eaec:	4618      	mov	r0, r3
 800eaee:	371c      	adds	r7, #28
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf6:	4770      	bx	lr
 800eaf8:	40021000 	.word	0x40021000
 800eafc:	007a1200 	.word	0x007a1200
 800eb00:	00f42400 	.word	0x00f42400

0800eb04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b086      	sub	sp, #24
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800eb10:	2300      	movs	r3, #0
 800eb12:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	f000 8098 	beq.w	800ec52 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800eb22:	2300      	movs	r3, #0
 800eb24:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800eb26:	4b43      	ldr	r3, [pc, #268]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d10d      	bne.n	800eb4e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800eb32:	4b40      	ldr	r3, [pc, #256]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb36:	4a3f      	ldr	r2, [pc, #252]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eb3c:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb3e:	4b3d      	ldr	r3, [pc, #244]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eb46:	60bb      	str	r3, [r7, #8]
 800eb48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800eb4e:	4b3a      	ldr	r3, [pc, #232]	@ (800ec38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	4a39      	ldr	r2, [pc, #228]	@ (800ec38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eb54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800eb58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800eb5a:	f7fa f8d9 	bl	8008d10 <HAL_GetTick>
 800eb5e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eb60:	e009      	b.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800eb62:	f7fa f8d5 	bl	8008d10 <HAL_GetTick>
 800eb66:	4602      	mov	r2, r0
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	1ad3      	subs	r3, r2, r3
 800eb6c:	2b02      	cmp	r3, #2
 800eb6e:	d902      	bls.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800eb70:	2303      	movs	r3, #3
 800eb72:	74fb      	strb	r3, [r7, #19]
        break;
 800eb74:	e005      	b.n	800eb82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eb76:	4b30      	ldr	r3, [pc, #192]	@ (800ec38 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d0ef      	beq.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800eb82:	7cfb      	ldrb	r3, [r7, #19]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d159      	bne.n	800ec3c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800eb88:	4b2a      	ldr	r3, [pc, #168]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eb92:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d01e      	beq.n	800ebd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb9e:	697a      	ldr	r2, [r7, #20]
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d019      	beq.n	800ebd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800eba4:	4b23      	ldr	r3, [pc, #140]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ebae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ebb0:	4b20      	ldr	r3, [pc, #128]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ebb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebb6:	4a1f      	ldr	r2, [pc, #124]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ebb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ebc0:	4b1c      	ldr	r3, [pc, #112]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ebc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebc6:	4a1b      	ldr	r2, [pc, #108]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ebc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ebcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ebd0:	4a18      	ldr	r2, [pc, #96]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	f003 0301 	and.w	r3, r3, #1
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d016      	beq.n	800ec10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebe2:	f7fa f895 	bl	8008d10 <HAL_GetTick>
 800ebe6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ebe8:	e00b      	b.n	800ec02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ebea:	f7fa f891 	bl	8008d10 <HAL_GetTick>
 800ebee:	4602      	mov	r2, r0
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	1ad3      	subs	r3, r2, r3
 800ebf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ebf8:	4293      	cmp	r3, r2
 800ebfa:	d902      	bls.n	800ec02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800ebfc:	2303      	movs	r3, #3
 800ebfe:	74fb      	strb	r3, [r7, #19]
            break;
 800ec00:	e006      	b.n	800ec10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ec02:	4b0c      	ldr	r3, [pc, #48]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ec04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec08:	f003 0302 	and.w	r3, r3, #2
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d0ec      	beq.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800ec10:	7cfb      	ldrb	r3, [r7, #19]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d10b      	bne.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ec16:	4b07      	ldr	r3, [pc, #28]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ec18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec24:	4903      	ldr	r1, [pc, #12]	@ (800ec34 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ec26:	4313      	orrs	r3, r2
 800ec28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800ec2c:	e008      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ec2e:	7cfb      	ldrb	r3, [r7, #19]
 800ec30:	74bb      	strb	r3, [r7, #18]
 800ec32:	e005      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800ec34:	40021000 	.word	0x40021000
 800ec38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec3c:	7cfb      	ldrb	r3, [r7, #19]
 800ec3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ec40:	7c7b      	ldrb	r3, [r7, #17]
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d105      	bne.n	800ec52 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ec46:	4ba6      	ldr	r3, [pc, #664]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec4a:	4aa5      	ldr	r2, [pc, #660]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ec50:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f003 0301 	and.w	r3, r3, #1
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d00a      	beq.n	800ec74 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ec5e:	4ba0      	ldr	r3, [pc, #640]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec64:	f023 0203 	bic.w	r2, r3, #3
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	685b      	ldr	r3, [r3, #4]
 800ec6c:	499c      	ldr	r1, [pc, #624]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec6e:	4313      	orrs	r3, r2
 800ec70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f003 0302 	and.w	r3, r3, #2
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d00a      	beq.n	800ec96 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ec80:	4b97      	ldr	r3, [pc, #604]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec86:	f023 020c 	bic.w	r2, r3, #12
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	689b      	ldr	r3, [r3, #8]
 800ec8e:	4994      	ldr	r1, [pc, #592]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec90:	4313      	orrs	r3, r2
 800ec92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	f003 0304 	and.w	r3, r3, #4
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d00a      	beq.n	800ecb8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800eca2:	4b8f      	ldr	r3, [pc, #572]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eca8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	68db      	ldr	r3, [r3, #12]
 800ecb0:	498b      	ldr	r1, [pc, #556]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	f003 0308 	and.w	r3, r3, #8
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d00a      	beq.n	800ecda <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ecc4:	4b86      	ldr	r3, [pc, #536]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	691b      	ldr	r3, [r3, #16]
 800ecd2:	4983      	ldr	r1, [pc, #524]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecd4:	4313      	orrs	r3, r2
 800ecd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f003 0320 	and.w	r3, r3, #32
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d00a      	beq.n	800ecfc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ece6:	4b7e      	ldr	r3, [pc, #504]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ece8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecec:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	695b      	ldr	r3, [r3, #20]
 800ecf4:	497a      	ldr	r1, [pc, #488]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecf6:	4313      	orrs	r3, r2
 800ecf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d00a      	beq.n	800ed1e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ed08:	4b75      	ldr	r3, [pc, #468]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed0e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	699b      	ldr	r3, [r3, #24]
 800ed16:	4972      	ldr	r1, [pc, #456]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed18:	4313      	orrs	r3, r2
 800ed1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d00a      	beq.n	800ed40 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ed2a:	4b6d      	ldr	r3, [pc, #436]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed30:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	69db      	ldr	r3, [r3, #28]
 800ed38:	4969      	ldr	r1, [pc, #420]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed3a:	4313      	orrs	r3, r2
 800ed3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00a      	beq.n	800ed62 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ed4c:	4b64      	ldr	r3, [pc, #400]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed52:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	6a1b      	ldr	r3, [r3, #32]
 800ed5a:	4961      	ldr	r1, [pc, #388]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d00a      	beq.n	800ed84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ed6e:	4b5c      	ldr	r3, [pc, #368]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed7c:	4958      	ldr	r1, [pc, #352]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed7e:	4313      	orrs	r3, r2
 800ed80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d015      	beq.n	800edbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ed90:	4b53      	ldr	r3, [pc, #332]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed9e:	4950      	ldr	r1, [pc, #320]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eda0:	4313      	orrs	r3, r2
 800eda2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800edae:	d105      	bne.n	800edbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800edb0:	4b4b      	ldr	r3, [pc, #300]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edb2:	68db      	ldr	r3, [r3, #12]
 800edb4:	4a4a      	ldr	r2, [pc, #296]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800edba:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d015      	beq.n	800edf4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800edc8:	4b45      	ldr	r3, [pc, #276]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edd6:	4942      	ldr	r1, [pc, #264]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edd8:	4313      	orrs	r3, r2
 800edda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ede2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ede6:	d105      	bne.n	800edf4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ede8:	4b3d      	ldr	r3, [pc, #244]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	4a3c      	ldr	r2, [pc, #240]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800edf2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d015      	beq.n	800ee2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ee00:	4b37      	ldr	r3, [pc, #220]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee06:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee0e:	4934      	ldr	r1, [pc, #208]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee10:	4313      	orrs	r3, r2
 800ee12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ee1e:	d105      	bne.n	800ee2c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ee20:	4b2f      	ldr	r3, [pc, #188]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee22:	68db      	ldr	r3, [r3, #12]
 800ee24:	4a2e      	ldr	r2, [pc, #184]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ee2a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d015      	beq.n	800ee64 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ee38:	4b29      	ldr	r3, [pc, #164]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee46:	4926      	ldr	r1, [pc, #152]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee48:	4313      	orrs	r3, r2
 800ee4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ee56:	d105      	bne.n	800ee64 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ee58:	4b21      	ldr	r3, [pc, #132]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee5a:	68db      	ldr	r3, [r3, #12]
 800ee5c:	4a20      	ldr	r2, [pc, #128]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ee62:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d015      	beq.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ee70:	4b1b      	ldr	r3, [pc, #108]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee76:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee7e:	4918      	ldr	r1, [pc, #96]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee80:	4313      	orrs	r3, r2
 800ee82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ee8e:	d105      	bne.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ee90:	4b13      	ldr	r3, [pc, #76]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee92:	68db      	ldr	r3, [r3, #12]
 800ee94:	4a12      	ldr	r2, [pc, #72]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ee9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d015      	beq.n	800eed4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800eea8:	4b0d      	ldr	r3, [pc, #52]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eeaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eeae:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eeb6:	490a      	ldr	r1, [pc, #40]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eeb8:	4313      	orrs	r3, r2
 800eeba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eec2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eec6:	d105      	bne.n	800eed4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800eec8:	4b05      	ldr	r3, [pc, #20]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eeca:	68db      	ldr	r3, [r3, #12]
 800eecc:	4a04      	ldr	r2, [pc, #16]	@ (800eee0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eece:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eed2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800eed4:	7cbb      	ldrb	r3, [r7, #18]
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3718      	adds	r7, #24
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}
 800eede:	bf00      	nop
 800eee0:	40021000 	.word	0x40021000

0800eee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b084      	sub	sp, #16
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d101      	bne.n	800eef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800eef2:	2301      	movs	r3, #1
 800eef4:	e09d      	b.n	800f032 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d108      	bne.n	800ef10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ef06:	d009      	beq.n	800ef1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	61da      	str	r2, [r3, #28]
 800ef0e:	e005      	b.n	800ef1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2200      	movs	r2, #0
 800ef14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	2200      	movs	r2, #0
 800ef1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ef28:	b2db      	uxtb	r3, r3
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d106      	bne.n	800ef3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2200      	movs	r2, #0
 800ef32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	f7f6 f99a 	bl	8005270 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2202      	movs	r2, #2
 800ef40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	681a      	ldr	r2, [r3, #0]
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ef52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	68db      	ldr	r3, [r3, #12]
 800ef58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ef5c:	d902      	bls.n	800ef64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	60fb      	str	r3, [r7, #12]
 800ef62:	e002      	b.n	800ef6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ef64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ef68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	68db      	ldr	r3, [r3, #12]
 800ef6e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ef72:	d007      	beq.n	800ef84 <HAL_SPI_Init+0xa0>
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	68db      	ldr	r3, [r3, #12]
 800ef78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ef7c:	d002      	beq.n	800ef84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2200      	movs	r2, #0
 800ef82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	685b      	ldr	r3, [r3, #4]
 800ef88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	689b      	ldr	r3, [r3, #8]
 800ef90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ef94:	431a      	orrs	r2, r3
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	691b      	ldr	r3, [r3, #16]
 800ef9a:	f003 0302 	and.w	r3, r3, #2
 800ef9e:	431a      	orrs	r2, r3
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	695b      	ldr	r3, [r3, #20]
 800efa4:	f003 0301 	and.w	r3, r3, #1
 800efa8:	431a      	orrs	r2, r3
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	699b      	ldr	r3, [r3, #24]
 800efae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800efb2:	431a      	orrs	r2, r3
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	69db      	ldr	r3, [r3, #28]
 800efb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800efbc:	431a      	orrs	r2, r3
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	6a1b      	ldr	r3, [r3, #32]
 800efc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800efc6:	ea42 0103 	orr.w	r1, r2, r3
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	430a      	orrs	r2, r1
 800efd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	699b      	ldr	r3, [r3, #24]
 800efde:	0c1b      	lsrs	r3, r3, #16
 800efe0:	f003 0204 	and.w	r2, r3, #4
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efe8:	f003 0310 	and.w	r3, r3, #16
 800efec:	431a      	orrs	r2, r3
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eff2:	f003 0308 	and.w	r3, r3, #8
 800eff6:	431a      	orrs	r2, r3
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	68db      	ldr	r3, [r3, #12]
 800effc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800f000:	ea42 0103 	orr.w	r1, r2, r3
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	430a      	orrs	r2, r1
 800f010:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	69da      	ldr	r2, [r3, #28]
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f020:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2200      	movs	r2, #0
 800f026:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2201      	movs	r2, #1
 800f02c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800f030:	2300      	movs	r3, #0
}
 800f032:	4618      	mov	r0, r3
 800f034:	3710      	adds	r7, #16
 800f036:	46bd      	mov	sp, r7
 800f038:	bd80      	pop	{r7, pc}

0800f03a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f03a:	b580      	push	{r7, lr}
 800f03c:	b088      	sub	sp, #32
 800f03e:	af00      	add	r7, sp, #0
 800f040:	60f8      	str	r0, [r7, #12]
 800f042:	60b9      	str	r1, [r7, #8]
 800f044:	603b      	str	r3, [r7, #0]
 800f046:	4613      	mov	r3, r2
 800f048:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f04a:	f7f9 fe61 	bl	8008d10 <HAL_GetTick>
 800f04e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800f050:	88fb      	ldrh	r3, [r7, #6]
 800f052:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f05a:	b2db      	uxtb	r3, r3
 800f05c:	2b01      	cmp	r3, #1
 800f05e:	d001      	beq.n	800f064 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800f060:	2302      	movs	r3, #2
 800f062:	e15c      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d002      	beq.n	800f070 <HAL_SPI_Transmit+0x36>
 800f06a:	88fb      	ldrh	r3, [r7, #6]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d101      	bne.n	800f074 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800f070:	2301      	movs	r3, #1
 800f072:	e154      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f07a:	2b01      	cmp	r3, #1
 800f07c:	d101      	bne.n	800f082 <HAL_SPI_Transmit+0x48>
 800f07e:	2302      	movs	r3, #2
 800f080:	e14d      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	2201      	movs	r2, #1
 800f086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	2203      	movs	r2, #3
 800f08e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	2200      	movs	r2, #0
 800f096:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	68ba      	ldr	r2, [r7, #8]
 800f09c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	88fa      	ldrh	r2, [r7, #6]
 800f0a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	88fa      	ldrh	r2, [r7, #6]
 800f0a8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	689b      	ldr	r3, [r3, #8]
 800f0d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f0d4:	d10f      	bne.n	800f0f6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	681a      	ldr	r2, [r3, #0]
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f0e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	681a      	ldr	r2, [r3, #0]
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f0f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f100:	2b40      	cmp	r3, #64	@ 0x40
 800f102:	d007      	beq.n	800f114 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	681a      	ldr	r2, [r3, #0]
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f112:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	68db      	ldr	r3, [r3, #12]
 800f118:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f11c:	d952      	bls.n	800f1c4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	685b      	ldr	r3, [r3, #4]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d002      	beq.n	800f12c <HAL_SPI_Transmit+0xf2>
 800f126:	8b7b      	ldrh	r3, [r7, #26]
 800f128:	2b01      	cmp	r3, #1
 800f12a:	d145      	bne.n	800f1b8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f130:	881a      	ldrh	r2, [r3, #0]
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f13c:	1c9a      	adds	r2, r3, #2
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f146:	b29b      	uxth	r3, r3
 800f148:	3b01      	subs	r3, #1
 800f14a:	b29a      	uxth	r2, r3
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f150:	e032      	b.n	800f1b8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	689b      	ldr	r3, [r3, #8]
 800f158:	f003 0302 	and.w	r3, r3, #2
 800f15c:	2b02      	cmp	r3, #2
 800f15e:	d112      	bne.n	800f186 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f164:	881a      	ldrh	r2, [r3, #0]
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f170:	1c9a      	adds	r2, r3, #2
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f17a:	b29b      	uxth	r3, r3
 800f17c:	3b01      	subs	r3, #1
 800f17e:	b29a      	uxth	r2, r3
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f184:	e018      	b.n	800f1b8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f186:	f7f9 fdc3 	bl	8008d10 <HAL_GetTick>
 800f18a:	4602      	mov	r2, r0
 800f18c:	69fb      	ldr	r3, [r7, #28]
 800f18e:	1ad3      	subs	r3, r2, r3
 800f190:	683a      	ldr	r2, [r7, #0]
 800f192:	429a      	cmp	r2, r3
 800f194:	d803      	bhi.n	800f19e <HAL_SPI_Transmit+0x164>
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f19c:	d102      	bne.n	800f1a4 <HAL_SPI_Transmit+0x16a>
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d109      	bne.n	800f1b8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	2201      	movs	r2, #1
 800f1a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f1b4:	2303      	movs	r3, #3
 800f1b6:	e0b2      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1bc:	b29b      	uxth	r3, r3
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d1c7      	bne.n	800f152 <HAL_SPI_Transmit+0x118>
 800f1c2:	e083      	b.n	800f2cc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	685b      	ldr	r3, [r3, #4]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d002      	beq.n	800f1d2 <HAL_SPI_Transmit+0x198>
 800f1cc:	8b7b      	ldrh	r3, [r7, #26]
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d177      	bne.n	800f2c2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1d6:	b29b      	uxth	r3, r3
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d912      	bls.n	800f202 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1e0:	881a      	ldrh	r2, [r3, #0]
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ec:	1c9a      	adds	r2, r3, #2
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	3b02      	subs	r3, #2
 800f1fa:	b29a      	uxth	r2, r3
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f200:	e05f      	b.n	800f2c2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	330c      	adds	r3, #12
 800f20c:	7812      	ldrb	r2, [r2, #0]
 800f20e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f214:	1c5a      	adds	r2, r3, #1
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f21e:	b29b      	uxth	r3, r3
 800f220:	3b01      	subs	r3, #1
 800f222:	b29a      	uxth	r2, r3
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800f228:	e04b      	b.n	800f2c2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	689b      	ldr	r3, [r3, #8]
 800f230:	f003 0302 	and.w	r3, r3, #2
 800f234:	2b02      	cmp	r3, #2
 800f236:	d12b      	bne.n	800f290 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f23c:	b29b      	uxth	r3, r3
 800f23e:	2b01      	cmp	r3, #1
 800f240:	d912      	bls.n	800f268 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f246:	881a      	ldrh	r2, [r3, #0]
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f252:	1c9a      	adds	r2, r3, #2
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f25c:	b29b      	uxth	r3, r3
 800f25e:	3b02      	subs	r3, #2
 800f260:	b29a      	uxth	r2, r3
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f266:	e02c      	b.n	800f2c2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	330c      	adds	r3, #12
 800f272:	7812      	ldrb	r2, [r2, #0]
 800f274:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f27a:	1c5a      	adds	r2, r3, #1
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f284:	b29b      	uxth	r3, r3
 800f286:	3b01      	subs	r3, #1
 800f288:	b29a      	uxth	r2, r3
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f28e:	e018      	b.n	800f2c2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f290:	f7f9 fd3e 	bl	8008d10 <HAL_GetTick>
 800f294:	4602      	mov	r2, r0
 800f296:	69fb      	ldr	r3, [r7, #28]
 800f298:	1ad3      	subs	r3, r2, r3
 800f29a:	683a      	ldr	r2, [r7, #0]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d803      	bhi.n	800f2a8 <HAL_SPI_Transmit+0x26e>
 800f2a0:	683b      	ldr	r3, [r7, #0]
 800f2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2a6:	d102      	bne.n	800f2ae <HAL_SPI_Transmit+0x274>
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d109      	bne.n	800f2c2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	2201      	movs	r2, #1
 800f2b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f2be:	2303      	movs	r3, #3
 800f2c0:	e02d      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f2c6:	b29b      	uxth	r3, r3
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d1ae      	bne.n	800f22a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f2cc:	69fa      	ldr	r2, [r7, #28]
 800f2ce:	6839      	ldr	r1, [r7, #0]
 800f2d0:	68f8      	ldr	r0, [r7, #12]
 800f2d2:	f000 fb65 	bl	800f9a0 <SPI_EndRxTxTransaction>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d002      	beq.n	800f2e2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	2220      	movs	r2, #32
 800f2e0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	689b      	ldr	r3, [r3, #8]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d10a      	bne.n	800f300 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	617b      	str	r3, [r7, #20]
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	68db      	ldr	r3, [r3, #12]
 800f2f4:	617b      	str	r3, [r7, #20]
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	689b      	ldr	r3, [r3, #8]
 800f2fc:	617b      	str	r3, [r7, #20]
 800f2fe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	2201      	movs	r2, #1
 800f304:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	2200      	movs	r2, #0
 800f30c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f314:	2b00      	cmp	r3, #0
 800f316:	d001      	beq.n	800f31c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800f318:	2301      	movs	r3, #1
 800f31a:	e000      	b.n	800f31e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800f31c:	2300      	movs	r3, #0
  }
}
 800f31e:	4618      	mov	r0, r3
 800f320:	3720      	adds	r7, #32
 800f322:	46bd      	mov	sp, r7
 800f324:	bd80      	pop	{r7, pc}

0800f326 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f326:	b580      	push	{r7, lr}
 800f328:	b08a      	sub	sp, #40	@ 0x28
 800f32a:	af00      	add	r7, sp, #0
 800f32c:	60f8      	str	r0, [r7, #12]
 800f32e:	60b9      	str	r1, [r7, #8]
 800f330:	607a      	str	r2, [r7, #4]
 800f332:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f334:	2301      	movs	r3, #1
 800f336:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f338:	f7f9 fcea 	bl	8008d10 <HAL_GetTick>
 800f33c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f344:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	685b      	ldr	r3, [r3, #4]
 800f34a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800f34c:	887b      	ldrh	r3, [r7, #2]
 800f34e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800f350:	887b      	ldrh	r3, [r7, #2]
 800f352:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f354:	7ffb      	ldrb	r3, [r7, #31]
 800f356:	2b01      	cmp	r3, #1
 800f358:	d00c      	beq.n	800f374 <HAL_SPI_TransmitReceive+0x4e>
 800f35a:	69bb      	ldr	r3, [r7, #24]
 800f35c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f360:	d106      	bne.n	800f370 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	689b      	ldr	r3, [r3, #8]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d102      	bne.n	800f370 <HAL_SPI_TransmitReceive+0x4a>
 800f36a:	7ffb      	ldrb	r3, [r7, #31]
 800f36c:	2b04      	cmp	r3, #4
 800f36e:	d001      	beq.n	800f374 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800f370:	2302      	movs	r3, #2
 800f372:	e1f3      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	2b00      	cmp	r3, #0
 800f378:	d005      	beq.n	800f386 <HAL_SPI_TransmitReceive+0x60>
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d002      	beq.n	800f386 <HAL_SPI_TransmitReceive+0x60>
 800f380:	887b      	ldrh	r3, [r7, #2]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d101      	bne.n	800f38a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800f386:	2301      	movs	r3, #1
 800f388:	e1e8      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f390:	2b01      	cmp	r3, #1
 800f392:	d101      	bne.n	800f398 <HAL_SPI_TransmitReceive+0x72>
 800f394:	2302      	movs	r3, #2
 800f396:	e1e1      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2201      	movs	r2, #1
 800f39c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f3a6:	b2db      	uxtb	r3, r3
 800f3a8:	2b04      	cmp	r3, #4
 800f3aa:	d003      	beq.n	800f3b4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	2205      	movs	r2, #5
 800f3b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	687a      	ldr	r2, [r7, #4]
 800f3be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	887a      	ldrh	r2, [r7, #2]
 800f3c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	887a      	ldrh	r2, [r7, #2]
 800f3cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	68ba      	ldr	r2, [r7, #8]
 800f3d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	887a      	ldrh	r2, [r7, #2]
 800f3da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	887a      	ldrh	r2, [r7, #2]
 800f3e0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	2200      	movs	r2, #0
 800f3e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	68db      	ldr	r3, [r3, #12]
 800f3f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f3f6:	d802      	bhi.n	800f3fe <HAL_SPI_TransmitReceive+0xd8>
 800f3f8:	8abb      	ldrh	r3, [r7, #20]
 800f3fa:	2b01      	cmp	r3, #1
 800f3fc:	d908      	bls.n	800f410 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	685a      	ldr	r2, [r3, #4]
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f40c:	605a      	str	r2, [r3, #4]
 800f40e:	e007      	b.n	800f420 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	685a      	ldr	r2, [r3, #4]
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f41e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f42a:	2b40      	cmp	r3, #64	@ 0x40
 800f42c:	d007      	beq.n	800f43e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	681a      	ldr	r2, [r3, #0]
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f43c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	68db      	ldr	r3, [r3, #12]
 800f442:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f446:	f240 8083 	bls.w	800f550 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	685b      	ldr	r3, [r3, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d002      	beq.n	800f458 <HAL_SPI_TransmitReceive+0x132>
 800f452:	8afb      	ldrh	r3, [r7, #22]
 800f454:	2b01      	cmp	r3, #1
 800f456:	d16f      	bne.n	800f538 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f45c:	881a      	ldrh	r2, [r3, #0]
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f468:	1c9a      	adds	r2, r3, #2
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f472:	b29b      	uxth	r3, r3
 800f474:	3b01      	subs	r3, #1
 800f476:	b29a      	uxth	r2, r3
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f47c:	e05c      	b.n	800f538 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	689b      	ldr	r3, [r3, #8]
 800f484:	f003 0302 	and.w	r3, r3, #2
 800f488:	2b02      	cmp	r3, #2
 800f48a:	d11b      	bne.n	800f4c4 <HAL_SPI_TransmitReceive+0x19e>
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f490:	b29b      	uxth	r3, r3
 800f492:	2b00      	cmp	r3, #0
 800f494:	d016      	beq.n	800f4c4 <HAL_SPI_TransmitReceive+0x19e>
 800f496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f498:	2b01      	cmp	r3, #1
 800f49a:	d113      	bne.n	800f4c4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4a0:	881a      	ldrh	r2, [r3, #0]
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4ac:	1c9a      	adds	r2, r3, #2
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4b6:	b29b      	uxth	r3, r3
 800f4b8:	3b01      	subs	r3, #1
 800f4ba:	b29a      	uxth	r2, r3
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	689b      	ldr	r3, [r3, #8]
 800f4ca:	f003 0301 	and.w	r3, r3, #1
 800f4ce:	2b01      	cmp	r3, #1
 800f4d0:	d11c      	bne.n	800f50c <HAL_SPI_TransmitReceive+0x1e6>
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d016      	beq.n	800f50c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	68da      	ldr	r2, [r3, #12]
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4e8:	b292      	uxth	r2, r2
 800f4ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4f0:	1c9a      	adds	r2, r3, #2
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f4fc:	b29b      	uxth	r3, r3
 800f4fe:	3b01      	subs	r3, #1
 800f500:	b29a      	uxth	r2, r3
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f508:	2301      	movs	r3, #1
 800f50a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f50c:	f7f9 fc00 	bl	8008d10 <HAL_GetTick>
 800f510:	4602      	mov	r2, r0
 800f512:	6a3b      	ldr	r3, [r7, #32]
 800f514:	1ad3      	subs	r3, r2, r3
 800f516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f518:	429a      	cmp	r2, r3
 800f51a:	d80d      	bhi.n	800f538 <HAL_SPI_TransmitReceive+0x212>
 800f51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f522:	d009      	beq.n	800f538 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	2201      	movs	r2, #1
 800f528:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	2200      	movs	r2, #0
 800f530:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f534:	2303      	movs	r3, #3
 800f536:	e111      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f53c:	b29b      	uxth	r3, r3
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d19d      	bne.n	800f47e <HAL_SPI_TransmitReceive+0x158>
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f548:	b29b      	uxth	r3, r3
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d197      	bne.n	800f47e <HAL_SPI_TransmitReceive+0x158>
 800f54e:	e0e5      	b.n	800f71c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	685b      	ldr	r3, [r3, #4]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d003      	beq.n	800f560 <HAL_SPI_TransmitReceive+0x23a>
 800f558:	8afb      	ldrh	r3, [r7, #22]
 800f55a:	2b01      	cmp	r3, #1
 800f55c:	f040 80d1 	bne.w	800f702 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f564:	b29b      	uxth	r3, r3
 800f566:	2b01      	cmp	r3, #1
 800f568:	d912      	bls.n	800f590 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f56e:	881a      	ldrh	r2, [r3, #0]
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f57a:	1c9a      	adds	r2, r3, #2
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f584:	b29b      	uxth	r3, r3
 800f586:	3b02      	subs	r3, #2
 800f588:	b29a      	uxth	r2, r3
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f58e:	e0b8      	b.n	800f702 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	330c      	adds	r3, #12
 800f59a:	7812      	ldrb	r2, [r2, #0]
 800f59c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5a2:	1c5a      	adds	r2, r3, #1
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5ac:	b29b      	uxth	r3, r3
 800f5ae:	3b01      	subs	r3, #1
 800f5b0:	b29a      	uxth	r2, r3
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f5b6:	e0a4      	b.n	800f702 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	689b      	ldr	r3, [r3, #8]
 800f5be:	f003 0302 	and.w	r3, r3, #2
 800f5c2:	2b02      	cmp	r3, #2
 800f5c4:	d134      	bne.n	800f630 <HAL_SPI_TransmitReceive+0x30a>
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5ca:	b29b      	uxth	r3, r3
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d02f      	beq.n	800f630 <HAL_SPI_TransmitReceive+0x30a>
 800f5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5d2:	2b01      	cmp	r3, #1
 800f5d4:	d12c      	bne.n	800f630 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	2b01      	cmp	r3, #1
 800f5de:	d912      	bls.n	800f606 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5e4:	881a      	ldrh	r2, [r3, #0]
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5f0:	1c9a      	adds	r2, r3, #2
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5fa:	b29b      	uxth	r3, r3
 800f5fc:	3b02      	subs	r3, #2
 800f5fe:	b29a      	uxth	r2, r3
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f604:	e012      	b.n	800f62c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	330c      	adds	r3, #12
 800f610:	7812      	ldrb	r2, [r2, #0]
 800f612:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f618:	1c5a      	adds	r2, r3, #1
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f622:	b29b      	uxth	r3, r3
 800f624:	3b01      	subs	r3, #1
 800f626:	b29a      	uxth	r2, r3
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f62c:	2300      	movs	r3, #0
 800f62e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	689b      	ldr	r3, [r3, #8]
 800f636:	f003 0301 	and.w	r3, r3, #1
 800f63a:	2b01      	cmp	r3, #1
 800f63c:	d148      	bne.n	800f6d0 <HAL_SPI_TransmitReceive+0x3aa>
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f644:	b29b      	uxth	r3, r3
 800f646:	2b00      	cmp	r3, #0
 800f648:	d042      	beq.n	800f6d0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f650:	b29b      	uxth	r3, r3
 800f652:	2b01      	cmp	r3, #1
 800f654:	d923      	bls.n	800f69e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	68da      	ldr	r2, [r3, #12]
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f660:	b292      	uxth	r2, r2
 800f662:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f668:	1c9a      	adds	r2, r3, #2
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f674:	b29b      	uxth	r3, r3
 800f676:	3b02      	subs	r3, #2
 800f678:	b29a      	uxth	r2, r3
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f686:	b29b      	uxth	r3, r3
 800f688:	2b01      	cmp	r3, #1
 800f68a:	d81f      	bhi.n	800f6cc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	685a      	ldr	r2, [r3, #4]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f69a:	605a      	str	r2, [r3, #4]
 800f69c:	e016      	b.n	800f6cc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	f103 020c 	add.w	r2, r3, #12
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6aa:	7812      	ldrb	r2, [r2, #0]
 800f6ac:	b2d2      	uxtb	r2, r2
 800f6ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6b4:	1c5a      	adds	r2, r3, #1
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f6c0:	b29b      	uxth	r3, r3
 800f6c2:	3b01      	subs	r3, #1
 800f6c4:	b29a      	uxth	r2, r3
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f6d0:	f7f9 fb1e 	bl	8008d10 <HAL_GetTick>
 800f6d4:	4602      	mov	r2, r0
 800f6d6:	6a3b      	ldr	r3, [r7, #32]
 800f6d8:	1ad3      	subs	r3, r2, r3
 800f6da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6dc:	429a      	cmp	r2, r3
 800f6de:	d803      	bhi.n	800f6e8 <HAL_SPI_TransmitReceive+0x3c2>
 800f6e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6e6:	d102      	bne.n	800f6ee <HAL_SPI_TransmitReceive+0x3c8>
 800f6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d109      	bne.n	800f702 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2201      	movs	r2, #1
 800f6f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f6fe:	2303      	movs	r3, #3
 800f700:	e02c      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f706:	b29b      	uxth	r3, r3
 800f708:	2b00      	cmp	r3, #0
 800f70a:	f47f af55 	bne.w	800f5b8 <HAL_SPI_TransmitReceive+0x292>
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f714:	b29b      	uxth	r3, r3
 800f716:	2b00      	cmp	r3, #0
 800f718:	f47f af4e 	bne.w	800f5b8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f71c:	6a3a      	ldr	r2, [r7, #32]
 800f71e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f720:	68f8      	ldr	r0, [r7, #12]
 800f722:	f000 f93d 	bl	800f9a0 <SPI_EndRxTxTransaction>
 800f726:	4603      	mov	r3, r0
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d008      	beq.n	800f73e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	2220      	movs	r2, #32
 800f730:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	2200      	movs	r2, #0
 800f736:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f73a:	2301      	movs	r3, #1
 800f73c:	e00e      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	2201      	movs	r2, #1
 800f742:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	2200      	movs	r2, #0
 800f74a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f752:	2b00      	cmp	r3, #0
 800f754:	d001      	beq.n	800f75a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f756:	2301      	movs	r3, #1
 800f758:	e000      	b.n	800f75c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f75a:	2300      	movs	r3, #0
  }
}
 800f75c:	4618      	mov	r0, r3
 800f75e:	3728      	adds	r7, #40	@ 0x28
 800f760:	46bd      	mov	sp, r7
 800f762:	bd80      	pop	{r7, pc}

0800f764 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b088      	sub	sp, #32
 800f768:	af00      	add	r7, sp, #0
 800f76a:	60f8      	str	r0, [r7, #12]
 800f76c:	60b9      	str	r1, [r7, #8]
 800f76e:	603b      	str	r3, [r7, #0]
 800f770:	4613      	mov	r3, r2
 800f772:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f774:	f7f9 facc 	bl	8008d10 <HAL_GetTick>
 800f778:	4602      	mov	r2, r0
 800f77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f77c:	1a9b      	subs	r3, r3, r2
 800f77e:	683a      	ldr	r2, [r7, #0]
 800f780:	4413      	add	r3, r2
 800f782:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f784:	f7f9 fac4 	bl	8008d10 <HAL_GetTick>
 800f788:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f78a:	4b39      	ldr	r3, [pc, #228]	@ (800f870 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	015b      	lsls	r3, r3, #5
 800f790:	0d1b      	lsrs	r3, r3, #20
 800f792:	69fa      	ldr	r2, [r7, #28]
 800f794:	fb02 f303 	mul.w	r3, r2, r3
 800f798:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f79a:	e054      	b.n	800f846 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7a2:	d050      	beq.n	800f846 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f7a4:	f7f9 fab4 	bl	8008d10 <HAL_GetTick>
 800f7a8:	4602      	mov	r2, r0
 800f7aa:	69bb      	ldr	r3, [r7, #24]
 800f7ac:	1ad3      	subs	r3, r2, r3
 800f7ae:	69fa      	ldr	r2, [r7, #28]
 800f7b0:	429a      	cmp	r2, r3
 800f7b2:	d902      	bls.n	800f7ba <SPI_WaitFlagStateUntilTimeout+0x56>
 800f7b4:	69fb      	ldr	r3, [r7, #28]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d13d      	bne.n	800f836 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	685a      	ldr	r2, [r3, #4]
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f7c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	685b      	ldr	r3, [r3, #4]
 800f7ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f7d2:	d111      	bne.n	800f7f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	689b      	ldr	r3, [r3, #8]
 800f7d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f7dc:	d004      	beq.n	800f7e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	689b      	ldr	r3, [r3, #8]
 800f7e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f7e6:	d107      	bne.n	800f7f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	681a      	ldr	r2, [r3, #0]
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f7f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f800:	d10f      	bne.n	800f822 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	681a      	ldr	r2, [r3, #0]
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f810:	601a      	str	r2, [r3, #0]
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	681a      	ldr	r2, [r3, #0]
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f820:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	2201      	movs	r2, #1
 800f826:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	2200      	movs	r2, #0
 800f82e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f832:	2303      	movs	r3, #3
 800f834:	e017      	b.n	800f866 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f836:	697b      	ldr	r3, [r7, #20]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d101      	bne.n	800f840 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f83c:	2300      	movs	r3, #0
 800f83e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	3b01      	subs	r3, #1
 800f844:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	689a      	ldr	r2, [r3, #8]
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	4013      	ands	r3, r2
 800f850:	68ba      	ldr	r2, [r7, #8]
 800f852:	429a      	cmp	r2, r3
 800f854:	bf0c      	ite	eq
 800f856:	2301      	moveq	r3, #1
 800f858:	2300      	movne	r3, #0
 800f85a:	b2db      	uxtb	r3, r3
 800f85c:	461a      	mov	r2, r3
 800f85e:	79fb      	ldrb	r3, [r7, #7]
 800f860:	429a      	cmp	r2, r3
 800f862:	d19b      	bne.n	800f79c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f864:	2300      	movs	r3, #0
}
 800f866:	4618      	mov	r0, r3
 800f868:	3720      	adds	r7, #32
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bd80      	pop	{r7, pc}
 800f86e:	bf00      	nop
 800f870:	20000004 	.word	0x20000004

0800f874 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b08a      	sub	sp, #40	@ 0x28
 800f878:	af00      	add	r7, sp, #0
 800f87a:	60f8      	str	r0, [r7, #12]
 800f87c:	60b9      	str	r1, [r7, #8]
 800f87e:	607a      	str	r2, [r7, #4]
 800f880:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f882:	2300      	movs	r3, #0
 800f884:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f886:	f7f9 fa43 	bl	8008d10 <HAL_GetTick>
 800f88a:	4602      	mov	r2, r0
 800f88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f88e:	1a9b      	subs	r3, r3, r2
 800f890:	683a      	ldr	r2, [r7, #0]
 800f892:	4413      	add	r3, r2
 800f894:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f896:	f7f9 fa3b 	bl	8008d10 <HAL_GetTick>
 800f89a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	330c      	adds	r3, #12
 800f8a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f8a4:	4b3d      	ldr	r3, [pc, #244]	@ (800f99c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	4613      	mov	r3, r2
 800f8aa:	009b      	lsls	r3, r3, #2
 800f8ac:	4413      	add	r3, r2
 800f8ae:	00da      	lsls	r2, r3, #3
 800f8b0:	1ad3      	subs	r3, r2, r3
 800f8b2:	0d1b      	lsrs	r3, r3, #20
 800f8b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8b6:	fb02 f303 	mul.w	r3, r2, r3
 800f8ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f8bc:	e060      	b.n	800f980 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f8be:	68bb      	ldr	r3, [r7, #8]
 800f8c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f8c4:	d107      	bne.n	800f8d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d104      	bne.n	800f8d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f8cc:	69fb      	ldr	r3, [r7, #28]
 800f8ce:	781b      	ldrb	r3, [r3, #0]
 800f8d0:	b2db      	uxtb	r3, r3
 800f8d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f8d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8dc:	d050      	beq.n	800f980 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f8de:	f7f9 fa17 	bl	8008d10 <HAL_GetTick>
 800f8e2:	4602      	mov	r2, r0
 800f8e4:	6a3b      	ldr	r3, [r7, #32]
 800f8e6:	1ad3      	subs	r3, r2, r3
 800f8e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d902      	bls.n	800f8f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d13d      	bne.n	800f970 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	685a      	ldr	r2, [r3, #4]
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f902:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	685b      	ldr	r3, [r3, #4]
 800f908:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f90c:	d111      	bne.n	800f932 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	689b      	ldr	r3, [r3, #8]
 800f912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f916:	d004      	beq.n	800f922 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	689b      	ldr	r3, [r3, #8]
 800f91c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f920:	d107      	bne.n	800f932 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	681a      	ldr	r2, [r3, #0]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f930:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f936:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f93a:	d10f      	bne.n	800f95c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	681a      	ldr	r2, [r3, #0]
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f94a:	601a      	str	r2, [r3, #0]
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	681a      	ldr	r2, [r3, #0]
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f95a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	2201      	movs	r2, #1
 800f960:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	2200      	movs	r2, #0
 800f968:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f96c:	2303      	movs	r3, #3
 800f96e:	e010      	b.n	800f992 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f970:	69bb      	ldr	r3, [r7, #24]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d101      	bne.n	800f97a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f976:	2300      	movs	r3, #0
 800f978:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f97a:	69bb      	ldr	r3, [r7, #24]
 800f97c:	3b01      	subs	r3, #1
 800f97e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	689a      	ldr	r2, [r3, #8]
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	4013      	ands	r3, r2
 800f98a:	687a      	ldr	r2, [r7, #4]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d196      	bne.n	800f8be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f990:	2300      	movs	r3, #0
}
 800f992:	4618      	mov	r0, r3
 800f994:	3728      	adds	r7, #40	@ 0x28
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	20000004 	.word	0x20000004

0800f9a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b086      	sub	sp, #24
 800f9a4:	af02      	add	r7, sp, #8
 800f9a6:	60f8      	str	r0, [r7, #12]
 800f9a8:	60b9      	str	r1, [r7, #8]
 800f9aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	9300      	str	r3, [sp, #0]
 800f9b0:	68bb      	ldr	r3, [r7, #8]
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f9b8:	68f8      	ldr	r0, [r7, #12]
 800f9ba:	f7ff ff5b 	bl	800f874 <SPI_WaitFifoStateUntilTimeout>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d007      	beq.n	800f9d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f9c8:	f043 0220 	orr.w	r2, r3, #32
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f9d0:	2303      	movs	r3, #3
 800f9d2:	e027      	b.n	800fa24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	9300      	str	r3, [sp, #0]
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	2180      	movs	r1, #128	@ 0x80
 800f9de:	68f8      	ldr	r0, [r7, #12]
 800f9e0:	f7ff fec0 	bl	800f764 <SPI_WaitFlagStateUntilTimeout>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d007      	beq.n	800f9fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f9ee:	f043 0220 	orr.w	r2, r3, #32
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f9f6:	2303      	movs	r3, #3
 800f9f8:	e014      	b.n	800fa24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	9300      	str	r3, [sp, #0]
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	2200      	movs	r2, #0
 800fa02:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800fa06:	68f8      	ldr	r0, [r7, #12]
 800fa08:	f7ff ff34 	bl	800f874 <SPI_WaitFifoStateUntilTimeout>
 800fa0c:	4603      	mov	r3, r0
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d007      	beq.n	800fa22 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa16:	f043 0220 	orr.w	r2, r3, #32
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800fa1e:	2303      	movs	r3, #3
 800fa20:	e000      	b.n	800fa24 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800fa22:	2300      	movs	r3, #0
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3710      	adds	r7, #16
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b082      	sub	sp, #8
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d101      	bne.n	800fa3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	e042      	b.n	800fac4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d106      	bne.n	800fa56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f7f5 fc6d 	bl	8005330 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	2224      	movs	r2, #36	@ 0x24
 800fa5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	681a      	ldr	r2, [r3, #0]
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	f022 0201 	bic.w	r2, r2, #1
 800fa6c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d002      	beq.n	800fa7c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f000 fede 	bl	8010838 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa7c:	6878      	ldr	r0, [r7, #4]
 800fa7e:	f000 fc0f 	bl	80102a0 <UART_SetConfig>
 800fa82:	4603      	mov	r3, r0
 800fa84:	2b01      	cmp	r3, #1
 800fa86:	d101      	bne.n	800fa8c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fa88:	2301      	movs	r3, #1
 800fa8a:	e01b      	b.n	800fac4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	685a      	ldr	r2, [r3, #4]
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fa9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	689a      	ldr	r2, [r3, #8]
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800faaa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	681a      	ldr	r2, [r3, #0]
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	f042 0201 	orr.w	r2, r2, #1
 800faba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f000 ff5d 	bl	801097c <UART_CheckIdleState>
 800fac2:	4603      	mov	r3, r0
}
 800fac4:	4618      	mov	r0, r3
 800fac6:	3708      	adds	r7, #8
 800fac8:	46bd      	mov	sp, r7
 800faca:	bd80      	pop	{r7, pc}

0800facc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800facc:	b580      	push	{r7, lr}
 800face:	b08a      	sub	sp, #40	@ 0x28
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	60f8      	str	r0, [r7, #12]
 800fad4:	60b9      	str	r1, [r7, #8]
 800fad6:	4613      	mov	r3, r2
 800fad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fae0:	2b20      	cmp	r3, #32
 800fae2:	d167      	bne.n	800fbb4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d002      	beq.n	800faf0 <HAL_UART_Transmit_DMA+0x24>
 800faea:	88fb      	ldrh	r3, [r7, #6]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d101      	bne.n	800faf4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800faf0:	2301      	movs	r3, #1
 800faf2:	e060      	b.n	800fbb6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	68ba      	ldr	r2, [r7, #8]
 800faf8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	88fa      	ldrh	r2, [r7, #6]
 800fafe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	88fa      	ldrh	r2, [r7, #6]
 800fb06:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2221      	movs	r2, #33	@ 0x21
 800fb16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d028      	beq.n	800fb74 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb26:	4a26      	ldr	r2, [pc, #152]	@ (800fbc0 <HAL_UART_Transmit_DMA+0xf4>)
 800fb28:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb2e:	4a25      	ldr	r2, [pc, #148]	@ (800fbc4 <HAL_UART_Transmit_DMA+0xf8>)
 800fb30:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb36:	4a24      	ldr	r2, [pc, #144]	@ (800fbc8 <HAL_UART_Transmit_DMA+0xfc>)
 800fb38:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb3e:	2200      	movs	r2, #0
 800fb40:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb4a:	4619      	mov	r1, r3
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	3328      	adds	r3, #40	@ 0x28
 800fb52:	461a      	mov	r2, r3
 800fb54:	88fb      	ldrh	r3, [r7, #6]
 800fb56:	f7fb f967 	bl	800ae28 <HAL_DMA_Start_IT>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d009      	beq.n	800fb74 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2210      	movs	r2, #16
 800fb64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	2220      	movs	r2, #32
 800fb6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fb70:	2301      	movs	r3, #1
 800fb72:	e020      	b.n	800fbb6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	2240      	movs	r2, #64	@ 0x40
 800fb7a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	3308      	adds	r3, #8
 800fb82:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb84:	697b      	ldr	r3, [r7, #20]
 800fb86:	e853 3f00 	ldrex	r3, [r3]
 800fb8a:	613b      	str	r3, [r7, #16]
   return(result);
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb92:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	3308      	adds	r3, #8
 800fb9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb9c:	623a      	str	r2, [r7, #32]
 800fb9e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fba0:	69f9      	ldr	r1, [r7, #28]
 800fba2:	6a3a      	ldr	r2, [r7, #32]
 800fba4:	e841 2300 	strex	r3, r2, [r1]
 800fba8:	61bb      	str	r3, [r7, #24]
   return(result);
 800fbaa:	69bb      	ldr	r3, [r7, #24]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1e5      	bne.n	800fb7c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	e000      	b.n	800fbb6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800fbb4:	2302      	movs	r3, #2
  }
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3728      	adds	r7, #40	@ 0x28
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}
 800fbbe:	bf00      	nop
 800fbc0:	08010e47 	.word	0x08010e47
 800fbc4:	08010ee1 	.word	0x08010ee1
 800fbc8:	08011067 	.word	0x08011067

0800fbcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b0ba      	sub	sp, #232	@ 0xe8
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	69db      	ldr	r3, [r3, #28]
 800fbda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	689b      	ldr	r3, [r3, #8]
 800fbee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fbf2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fbf6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fbfa:	4013      	ands	r3, r2
 800fbfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fc00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d11b      	bne.n	800fc40 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fc08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc0c:	f003 0320 	and.w	r3, r3, #32
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d015      	beq.n	800fc40 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fc14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc18:	f003 0320 	and.w	r3, r3, #32
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d105      	bne.n	800fc2c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fc20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d009      	beq.n	800fc40 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	f000 8300 	beq.w	8010236 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc3a:	6878      	ldr	r0, [r7, #4]
 800fc3c:	4798      	blx	r3
      }
      return;
 800fc3e:	e2fa      	b.n	8010236 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fc40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	f000 8123 	beq.w	800fe90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fc4a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc4e:	4b8d      	ldr	r3, [pc, #564]	@ (800fe84 <HAL_UART_IRQHandler+0x2b8>)
 800fc50:	4013      	ands	r3, r2
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d106      	bne.n	800fc64 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fc56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fc5a:	4b8b      	ldr	r3, [pc, #556]	@ (800fe88 <HAL_UART_IRQHandler+0x2bc>)
 800fc5c:	4013      	ands	r3, r2
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	f000 8116 	beq.w	800fe90 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fc64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc68:	f003 0301 	and.w	r3, r3, #1
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d011      	beq.n	800fc94 <HAL_UART_IRQHandler+0xc8>
 800fc70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d00b      	beq.n	800fc94 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	2201      	movs	r2, #1
 800fc82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc8a:	f043 0201 	orr.w	r2, r3, #1
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc98:	f003 0302 	and.w	r3, r3, #2
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d011      	beq.n	800fcc4 <HAL_UART_IRQHandler+0xf8>
 800fca0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fca4:	f003 0301 	and.w	r3, r3, #1
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d00b      	beq.n	800fcc4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	2202      	movs	r2, #2
 800fcb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcba:	f043 0204 	orr.w	r2, r3, #4
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fcc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcc8:	f003 0304 	and.w	r3, r3, #4
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d011      	beq.n	800fcf4 <HAL_UART_IRQHandler+0x128>
 800fcd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcd4:	f003 0301 	and.w	r3, r3, #1
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d00b      	beq.n	800fcf4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	2204      	movs	r2, #4
 800fce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcea:	f043 0202 	orr.w	r2, r3, #2
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fcf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcf8:	f003 0308 	and.w	r3, r3, #8
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d017      	beq.n	800fd30 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd04:	f003 0320 	and.w	r3, r3, #32
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d105      	bne.n	800fd18 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fd0c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fd10:	4b5c      	ldr	r3, [pc, #368]	@ (800fe84 <HAL_UART_IRQHandler+0x2b8>)
 800fd12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d00b      	beq.n	800fd30 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2208      	movs	r2, #8
 800fd1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd26:	f043 0208 	orr.w	r2, r3, #8
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fd30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d012      	beq.n	800fd62 <HAL_UART_IRQHandler+0x196>
 800fd3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d00c      	beq.n	800fd62 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fd50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd58:	f043 0220 	orr.w	r2, r3, #32
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	f000 8266 	beq.w	801023a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fd6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd72:	f003 0320 	and.w	r3, r3, #32
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d013      	beq.n	800fda2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fd7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd7e:	f003 0320 	and.w	r3, r3, #32
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d105      	bne.n	800fd92 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fd86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d007      	beq.n	800fda2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d003      	beq.n	800fda2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fda8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	689b      	ldr	r3, [r3, #8]
 800fdb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdb6:	2b40      	cmp	r3, #64	@ 0x40
 800fdb8:	d005      	beq.n	800fdc6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fdba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fdbe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d054      	beq.n	800fe70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fdc6:	6878      	ldr	r0, [r7, #4]
 800fdc8:	f000 ffd7 	bl	8010d7a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	689b      	ldr	r3, [r3, #8]
 800fdd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdd6:	2b40      	cmp	r3, #64	@ 0x40
 800fdd8:	d146      	bne.n	800fe68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	3308      	adds	r3, #8
 800fde0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fde4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fde8:	e853 3f00 	ldrex	r3, [r3]
 800fdec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fdf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fdf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fdf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	3308      	adds	r3, #8
 800fe02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fe06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fe0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fe12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fe16:	e841 2300 	strex	r3, r2, [r1]
 800fe1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fe1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d1d9      	bne.n	800fdda <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d017      	beq.n	800fe60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe36:	4a15      	ldr	r2, [pc, #84]	@ (800fe8c <HAL_UART_IRQHandler+0x2c0>)
 800fe38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe40:	4618      	mov	r0, r3
 800fe42:	f7fb f8c5 	bl	800afd0 <HAL_DMA_Abort_IT>
 800fe46:	4603      	mov	r3, r0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d019      	beq.n	800fe80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fe5a:	4610      	mov	r0, r2
 800fe5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe5e:	e00f      	b.n	800fe80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fe60:	6878      	ldr	r0, [r7, #4]
 800fe62:	f7f7 ff81 	bl	8007d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe66:	e00b      	b.n	800fe80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fe68:	6878      	ldr	r0, [r7, #4]
 800fe6a:	f7f7 ff7d 	bl	8007d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe6e:	e007      	b.n	800fe80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fe70:	6878      	ldr	r0, [r7, #4]
 800fe72:	f7f7 ff79 	bl	8007d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fe7e:	e1dc      	b.n	801023a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe80:	bf00      	nop
    return;
 800fe82:	e1da      	b.n	801023a <HAL_UART_IRQHandler+0x66e>
 800fe84:	10000001 	.word	0x10000001
 800fe88:	04000120 	.word	0x04000120
 800fe8c:	080110e7 	.word	0x080110e7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe94:	2b01      	cmp	r3, #1
 800fe96:	f040 8170 	bne.w	801017a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fe9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe9e:	f003 0310 	and.w	r3, r3, #16
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	f000 8169 	beq.w	801017a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800feac:	f003 0310 	and.w	r3, r3, #16
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	f000 8162 	beq.w	801017a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2210      	movs	r2, #16
 800febc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	689b      	ldr	r3, [r3, #8]
 800fec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fec8:	2b40      	cmp	r3, #64	@ 0x40
 800feca:	f040 80d8 	bne.w	801007e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	685b      	ldr	r3, [r3, #4]
 800fed8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fedc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	f000 80af 	beq.w	8010044 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800feec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fef0:	429a      	cmp	r2, r3
 800fef2:	f080 80a7 	bcs.w	8010044 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fefc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	f003 0320 	and.w	r3, r3, #32
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	f040 8087 	bne.w	8010022 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ff20:	e853 3f00 	ldrex	r3, [r3]
 800ff24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ff28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	461a      	mov	r2, r3
 800ff3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ff3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ff4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ff4e:	e841 2300 	strex	r3, r2, [r1]
 800ff52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ff56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d1da      	bne.n	800ff14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	3308      	adds	r3, #8
 800ff64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ff68:	e853 3f00 	ldrex	r3, [r3]
 800ff6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ff6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ff70:	f023 0301 	bic.w	r3, r3, #1
 800ff74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	3308      	adds	r3, #8
 800ff7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ff82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ff86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ff8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ff8e:	e841 2300 	strex	r3, r2, [r1]
 800ff92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ff94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d1e1      	bne.n	800ff5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	3308      	adds	r3, #8
 800ffa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ffa4:	e853 3f00 	ldrex	r3, [r3]
 800ffa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ffaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	3308      	adds	r3, #8
 800ffba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ffbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ffc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ffc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ffc6:	e841 2300 	strex	r3, r2, [r1]
 800ffca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ffcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d1e3      	bne.n	800ff9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2220      	movs	r2, #32
 800ffd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	2200      	movs	r2, #0
 800ffde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffe8:	e853 3f00 	ldrex	r3, [r3]
 800ffec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ffee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fff0:	f023 0310 	bic.w	r3, r3, #16
 800fff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	461a      	mov	r2, r3
 800fffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010002:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010004:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010006:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010008:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801000a:	e841 2300 	strex	r3, r2, [r1]
 801000e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010012:	2b00      	cmp	r3, #0
 8010014:	d1e4      	bne.n	800ffe0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801001c:	4618      	mov	r0, r3
 801001e:	f7fa ff7e 	bl	800af1e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	2202      	movs	r2, #2
 8010026:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010034:	b29b      	uxth	r3, r3
 8010036:	1ad3      	subs	r3, r2, r3
 8010038:	b29b      	uxth	r3, r3
 801003a:	4619      	mov	r1, r3
 801003c:	6878      	ldr	r0, [r7, #4]
 801003e:	f7f7 fd3f 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010042:	e0fc      	b.n	801023e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801004a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801004e:	429a      	cmp	r2, r3
 8010050:	f040 80f5 	bne.w	801023e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	f003 0320 	and.w	r3, r3, #32
 8010062:	2b20      	cmp	r3, #32
 8010064:	f040 80eb 	bne.w	801023e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	2202      	movs	r2, #2
 801006c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010074:	4619      	mov	r1, r3
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f7f7 fd22 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
      return;
 801007c:	e0df      	b.n	801023e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801008a:	b29b      	uxth	r3, r3
 801008c:	1ad3      	subs	r3, r2, r3
 801008e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010098:	b29b      	uxth	r3, r3
 801009a:	2b00      	cmp	r3, #0
 801009c:	f000 80d1 	beq.w	8010242 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80100a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	f000 80cc 	beq.w	8010242 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100b2:	e853 3f00 	ldrex	r3, [r3]
 80100b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80100b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80100be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	461a      	mov	r2, r3
 80100c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80100cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80100ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80100d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80100d4:	e841 2300 	strex	r3, r2, [r1]
 80100d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80100da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d1e4      	bne.n	80100aa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	3308      	adds	r3, #8
 80100e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ea:	e853 3f00 	ldrex	r3, [r3]
 80100ee:	623b      	str	r3, [r7, #32]
   return(result);
 80100f0:	6a3b      	ldr	r3, [r7, #32]
 80100f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80100f6:	f023 0301 	bic.w	r3, r3, #1
 80100fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	3308      	adds	r3, #8
 8010104:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010108:	633a      	str	r2, [r7, #48]	@ 0x30
 801010a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801010c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801010e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010110:	e841 2300 	strex	r3, r2, [r1]
 8010114:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010118:	2b00      	cmp	r3, #0
 801011a:	d1e1      	bne.n	80100e0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2220      	movs	r2, #32
 8010120:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2200      	movs	r2, #0
 8010128:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	2200      	movs	r2, #0
 801012e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010136:	693b      	ldr	r3, [r7, #16]
 8010138:	e853 3f00 	ldrex	r3, [r3]
 801013c:	60fb      	str	r3, [r7, #12]
   return(result);
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	f023 0310 	bic.w	r3, r3, #16
 8010144:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	461a      	mov	r2, r3
 801014e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010152:	61fb      	str	r3, [r7, #28]
 8010154:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010156:	69b9      	ldr	r1, [r7, #24]
 8010158:	69fa      	ldr	r2, [r7, #28]
 801015a:	e841 2300 	strex	r3, r2, [r1]
 801015e:	617b      	str	r3, [r7, #20]
   return(result);
 8010160:	697b      	ldr	r3, [r7, #20]
 8010162:	2b00      	cmp	r3, #0
 8010164:	d1e4      	bne.n	8010130 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	2202      	movs	r2, #2
 801016a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801016c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010170:	4619      	mov	r1, r3
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f7f7 fca4 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010178:	e063      	b.n	8010242 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801017a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801017e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010182:	2b00      	cmp	r3, #0
 8010184:	d00e      	beq.n	80101a4 <HAL_UART_IRQHandler+0x5d8>
 8010186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801018a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801018e:	2b00      	cmp	r3, #0
 8010190:	d008      	beq.n	80101a4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801019a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801019c:	6878      	ldr	r0, [r7, #4]
 801019e:	f000 ffdf 	bl	8011160 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80101a2:	e051      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80101a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d014      	beq.n	80101da <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80101b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d105      	bne.n	80101c8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80101bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d008      	beq.n	80101da <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d03a      	beq.n	8010246 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101d4:	6878      	ldr	r0, [r7, #4]
 80101d6:	4798      	blx	r3
    }
    return;
 80101d8:	e035      	b.n	8010246 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80101da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d009      	beq.n	80101fa <HAL_UART_IRQHandler+0x62e>
 80101e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d003      	beq.n	80101fa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f000 ff89 	bl	801110a <UART_EndTransmit_IT>
    return;
 80101f8:	e026      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80101fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010202:	2b00      	cmp	r3, #0
 8010204:	d009      	beq.n	801021a <HAL_UART_IRQHandler+0x64e>
 8010206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801020a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801020e:	2b00      	cmp	r3, #0
 8010210:	d003      	beq.n	801021a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010212:	6878      	ldr	r0, [r7, #4]
 8010214:	f000 ffb8 	bl	8011188 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010218:	e016      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801021a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801021e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010222:	2b00      	cmp	r3, #0
 8010224:	d010      	beq.n	8010248 <HAL_UART_IRQHandler+0x67c>
 8010226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801022a:	2b00      	cmp	r3, #0
 801022c:	da0c      	bge.n	8010248 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f000 ffa0 	bl	8011174 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010234:	e008      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
      return;
 8010236:	bf00      	nop
 8010238:	e006      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
    return;
 801023a:	bf00      	nop
 801023c:	e004      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
      return;
 801023e:	bf00      	nop
 8010240:	e002      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
      return;
 8010242:	bf00      	nop
 8010244:	e000      	b.n	8010248 <HAL_UART_IRQHandler+0x67c>
    return;
 8010246:	bf00      	nop
  }
}
 8010248:	37e8      	adds	r7, #232	@ 0xe8
 801024a:	46bd      	mov	sp, r7
 801024c:	bd80      	pop	{r7, pc}
 801024e:	bf00      	nop

08010250 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010250:	b480      	push	{r7}
 8010252:	b083      	sub	sp, #12
 8010254:	af00      	add	r7, sp, #0
 8010256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010258:	bf00      	nop
 801025a:	370c      	adds	r7, #12
 801025c:	46bd      	mov	sp, r7
 801025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010262:	4770      	bx	lr

08010264 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010264:	b480      	push	{r7}
 8010266:	b083      	sub	sp, #12
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 801026c:	bf00      	nop
 801026e:	370c      	adds	r7, #12
 8010270:	46bd      	mov	sp, r7
 8010272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010276:	4770      	bx	lr

08010278 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8010278:	b480      	push	{r7}
 801027a:	b083      	sub	sp, #12
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8010280:	bf00      	nop
 8010282:	370c      	adds	r7, #12
 8010284:	46bd      	mov	sp, r7
 8010286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028a:	4770      	bx	lr

0801028c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801028c:	b480      	push	{r7}
 801028e:	b083      	sub	sp, #12
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010294:	bf00      	nop
 8010296:	370c      	adds	r7, #12
 8010298:	46bd      	mov	sp, r7
 801029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029e:	4770      	bx	lr

080102a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80102a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80102a4:	b08c      	sub	sp, #48	@ 0x30
 80102a6:	af00      	add	r7, sp, #0
 80102a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80102aa:	2300      	movs	r3, #0
 80102ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	689a      	ldr	r2, [r3, #8]
 80102b4:	697b      	ldr	r3, [r7, #20]
 80102b6:	691b      	ldr	r3, [r3, #16]
 80102b8:	431a      	orrs	r2, r3
 80102ba:	697b      	ldr	r3, [r7, #20]
 80102bc:	695b      	ldr	r3, [r3, #20]
 80102be:	431a      	orrs	r2, r3
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	69db      	ldr	r3, [r3, #28]
 80102c4:	4313      	orrs	r3, r2
 80102c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	681a      	ldr	r2, [r3, #0]
 80102ce:	4bab      	ldr	r3, [pc, #684]	@ (801057c <UART_SetConfig+0x2dc>)
 80102d0:	4013      	ands	r3, r2
 80102d2:	697a      	ldr	r2, [r7, #20]
 80102d4:	6812      	ldr	r2, [r2, #0]
 80102d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102d8:	430b      	orrs	r3, r1
 80102da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80102dc:	697b      	ldr	r3, [r7, #20]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	685b      	ldr	r3, [r3, #4]
 80102e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	68da      	ldr	r2, [r3, #12]
 80102ea:	697b      	ldr	r3, [r7, #20]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	430a      	orrs	r2, r1
 80102f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80102f2:	697b      	ldr	r3, [r7, #20]
 80102f4:	699b      	ldr	r3, [r3, #24]
 80102f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	4aa0      	ldr	r2, [pc, #640]	@ (8010580 <UART_SetConfig+0x2e0>)
 80102fe:	4293      	cmp	r3, r2
 8010300:	d004      	beq.n	801030c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010302:	697b      	ldr	r3, [r7, #20]
 8010304:	6a1b      	ldr	r3, [r3, #32]
 8010306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010308:	4313      	orrs	r3, r2
 801030a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	689b      	ldr	r3, [r3, #8]
 8010312:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010316:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801031a:	697a      	ldr	r2, [r7, #20]
 801031c:	6812      	ldr	r2, [r2, #0]
 801031e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010320:	430b      	orrs	r3, r1
 8010322:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010324:	697b      	ldr	r3, [r7, #20]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801032a:	f023 010f 	bic.w	r1, r3, #15
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	430a      	orrs	r2, r1
 8010338:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801033a:	697b      	ldr	r3, [r7, #20]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	4a91      	ldr	r2, [pc, #580]	@ (8010584 <UART_SetConfig+0x2e4>)
 8010340:	4293      	cmp	r3, r2
 8010342:	d125      	bne.n	8010390 <UART_SetConfig+0xf0>
 8010344:	4b90      	ldr	r3, [pc, #576]	@ (8010588 <UART_SetConfig+0x2e8>)
 8010346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801034a:	f003 0303 	and.w	r3, r3, #3
 801034e:	2b03      	cmp	r3, #3
 8010350:	d81a      	bhi.n	8010388 <UART_SetConfig+0xe8>
 8010352:	a201      	add	r2, pc, #4	@ (adr r2, 8010358 <UART_SetConfig+0xb8>)
 8010354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010358:	08010369 	.word	0x08010369
 801035c:	08010379 	.word	0x08010379
 8010360:	08010371 	.word	0x08010371
 8010364:	08010381 	.word	0x08010381
 8010368:	2301      	movs	r3, #1
 801036a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801036e:	e0d6      	b.n	801051e <UART_SetConfig+0x27e>
 8010370:	2302      	movs	r3, #2
 8010372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010376:	e0d2      	b.n	801051e <UART_SetConfig+0x27e>
 8010378:	2304      	movs	r3, #4
 801037a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801037e:	e0ce      	b.n	801051e <UART_SetConfig+0x27e>
 8010380:	2308      	movs	r3, #8
 8010382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010386:	e0ca      	b.n	801051e <UART_SetConfig+0x27e>
 8010388:	2310      	movs	r3, #16
 801038a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801038e:	e0c6      	b.n	801051e <UART_SetConfig+0x27e>
 8010390:	697b      	ldr	r3, [r7, #20]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	4a7d      	ldr	r2, [pc, #500]	@ (801058c <UART_SetConfig+0x2ec>)
 8010396:	4293      	cmp	r3, r2
 8010398:	d138      	bne.n	801040c <UART_SetConfig+0x16c>
 801039a:	4b7b      	ldr	r3, [pc, #492]	@ (8010588 <UART_SetConfig+0x2e8>)
 801039c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103a0:	f003 030c 	and.w	r3, r3, #12
 80103a4:	2b0c      	cmp	r3, #12
 80103a6:	d82d      	bhi.n	8010404 <UART_SetConfig+0x164>
 80103a8:	a201      	add	r2, pc, #4	@ (adr r2, 80103b0 <UART_SetConfig+0x110>)
 80103aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103ae:	bf00      	nop
 80103b0:	080103e5 	.word	0x080103e5
 80103b4:	08010405 	.word	0x08010405
 80103b8:	08010405 	.word	0x08010405
 80103bc:	08010405 	.word	0x08010405
 80103c0:	080103f5 	.word	0x080103f5
 80103c4:	08010405 	.word	0x08010405
 80103c8:	08010405 	.word	0x08010405
 80103cc:	08010405 	.word	0x08010405
 80103d0:	080103ed 	.word	0x080103ed
 80103d4:	08010405 	.word	0x08010405
 80103d8:	08010405 	.word	0x08010405
 80103dc:	08010405 	.word	0x08010405
 80103e0:	080103fd 	.word	0x080103fd
 80103e4:	2300      	movs	r3, #0
 80103e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103ea:	e098      	b.n	801051e <UART_SetConfig+0x27e>
 80103ec:	2302      	movs	r3, #2
 80103ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103f2:	e094      	b.n	801051e <UART_SetConfig+0x27e>
 80103f4:	2304      	movs	r3, #4
 80103f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103fa:	e090      	b.n	801051e <UART_SetConfig+0x27e>
 80103fc:	2308      	movs	r3, #8
 80103fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010402:	e08c      	b.n	801051e <UART_SetConfig+0x27e>
 8010404:	2310      	movs	r3, #16
 8010406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801040a:	e088      	b.n	801051e <UART_SetConfig+0x27e>
 801040c:	697b      	ldr	r3, [r7, #20]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4a5f      	ldr	r2, [pc, #380]	@ (8010590 <UART_SetConfig+0x2f0>)
 8010412:	4293      	cmp	r3, r2
 8010414:	d125      	bne.n	8010462 <UART_SetConfig+0x1c2>
 8010416:	4b5c      	ldr	r3, [pc, #368]	@ (8010588 <UART_SetConfig+0x2e8>)
 8010418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801041c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010420:	2b30      	cmp	r3, #48	@ 0x30
 8010422:	d016      	beq.n	8010452 <UART_SetConfig+0x1b2>
 8010424:	2b30      	cmp	r3, #48	@ 0x30
 8010426:	d818      	bhi.n	801045a <UART_SetConfig+0x1ba>
 8010428:	2b20      	cmp	r3, #32
 801042a:	d00a      	beq.n	8010442 <UART_SetConfig+0x1a2>
 801042c:	2b20      	cmp	r3, #32
 801042e:	d814      	bhi.n	801045a <UART_SetConfig+0x1ba>
 8010430:	2b00      	cmp	r3, #0
 8010432:	d002      	beq.n	801043a <UART_SetConfig+0x19a>
 8010434:	2b10      	cmp	r3, #16
 8010436:	d008      	beq.n	801044a <UART_SetConfig+0x1aa>
 8010438:	e00f      	b.n	801045a <UART_SetConfig+0x1ba>
 801043a:	2300      	movs	r3, #0
 801043c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010440:	e06d      	b.n	801051e <UART_SetConfig+0x27e>
 8010442:	2302      	movs	r3, #2
 8010444:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010448:	e069      	b.n	801051e <UART_SetConfig+0x27e>
 801044a:	2304      	movs	r3, #4
 801044c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010450:	e065      	b.n	801051e <UART_SetConfig+0x27e>
 8010452:	2308      	movs	r3, #8
 8010454:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010458:	e061      	b.n	801051e <UART_SetConfig+0x27e>
 801045a:	2310      	movs	r3, #16
 801045c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010460:	e05d      	b.n	801051e <UART_SetConfig+0x27e>
 8010462:	697b      	ldr	r3, [r7, #20]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	4a4b      	ldr	r2, [pc, #300]	@ (8010594 <UART_SetConfig+0x2f4>)
 8010468:	4293      	cmp	r3, r2
 801046a:	d125      	bne.n	80104b8 <UART_SetConfig+0x218>
 801046c:	4b46      	ldr	r3, [pc, #280]	@ (8010588 <UART_SetConfig+0x2e8>)
 801046e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010472:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010476:	2bc0      	cmp	r3, #192	@ 0xc0
 8010478:	d016      	beq.n	80104a8 <UART_SetConfig+0x208>
 801047a:	2bc0      	cmp	r3, #192	@ 0xc0
 801047c:	d818      	bhi.n	80104b0 <UART_SetConfig+0x210>
 801047e:	2b80      	cmp	r3, #128	@ 0x80
 8010480:	d00a      	beq.n	8010498 <UART_SetConfig+0x1f8>
 8010482:	2b80      	cmp	r3, #128	@ 0x80
 8010484:	d814      	bhi.n	80104b0 <UART_SetConfig+0x210>
 8010486:	2b00      	cmp	r3, #0
 8010488:	d002      	beq.n	8010490 <UART_SetConfig+0x1f0>
 801048a:	2b40      	cmp	r3, #64	@ 0x40
 801048c:	d008      	beq.n	80104a0 <UART_SetConfig+0x200>
 801048e:	e00f      	b.n	80104b0 <UART_SetConfig+0x210>
 8010490:	2300      	movs	r3, #0
 8010492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010496:	e042      	b.n	801051e <UART_SetConfig+0x27e>
 8010498:	2302      	movs	r3, #2
 801049a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801049e:	e03e      	b.n	801051e <UART_SetConfig+0x27e>
 80104a0:	2304      	movs	r3, #4
 80104a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80104a6:	e03a      	b.n	801051e <UART_SetConfig+0x27e>
 80104a8:	2308      	movs	r3, #8
 80104aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80104ae:	e036      	b.n	801051e <UART_SetConfig+0x27e>
 80104b0:	2310      	movs	r3, #16
 80104b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80104b6:	e032      	b.n	801051e <UART_SetConfig+0x27e>
 80104b8:	697b      	ldr	r3, [r7, #20]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4a30      	ldr	r2, [pc, #192]	@ (8010580 <UART_SetConfig+0x2e0>)
 80104be:	4293      	cmp	r3, r2
 80104c0:	d12a      	bne.n	8010518 <UART_SetConfig+0x278>
 80104c2:	4b31      	ldr	r3, [pc, #196]	@ (8010588 <UART_SetConfig+0x2e8>)
 80104c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80104c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80104cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80104d0:	d01a      	beq.n	8010508 <UART_SetConfig+0x268>
 80104d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80104d6:	d81b      	bhi.n	8010510 <UART_SetConfig+0x270>
 80104d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80104dc:	d00c      	beq.n	80104f8 <UART_SetConfig+0x258>
 80104de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80104e2:	d815      	bhi.n	8010510 <UART_SetConfig+0x270>
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d003      	beq.n	80104f0 <UART_SetConfig+0x250>
 80104e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80104ec:	d008      	beq.n	8010500 <UART_SetConfig+0x260>
 80104ee:	e00f      	b.n	8010510 <UART_SetConfig+0x270>
 80104f0:	2300      	movs	r3, #0
 80104f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80104f6:	e012      	b.n	801051e <UART_SetConfig+0x27e>
 80104f8:	2302      	movs	r3, #2
 80104fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80104fe:	e00e      	b.n	801051e <UART_SetConfig+0x27e>
 8010500:	2304      	movs	r3, #4
 8010502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010506:	e00a      	b.n	801051e <UART_SetConfig+0x27e>
 8010508:	2308      	movs	r3, #8
 801050a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801050e:	e006      	b.n	801051e <UART_SetConfig+0x27e>
 8010510:	2310      	movs	r3, #16
 8010512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010516:	e002      	b.n	801051e <UART_SetConfig+0x27e>
 8010518:	2310      	movs	r3, #16
 801051a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	4a17      	ldr	r2, [pc, #92]	@ (8010580 <UART_SetConfig+0x2e0>)
 8010524:	4293      	cmp	r3, r2
 8010526:	f040 80a8 	bne.w	801067a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801052a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801052e:	2b08      	cmp	r3, #8
 8010530:	d834      	bhi.n	801059c <UART_SetConfig+0x2fc>
 8010532:	a201      	add	r2, pc, #4	@ (adr r2, 8010538 <UART_SetConfig+0x298>)
 8010534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010538:	0801055d 	.word	0x0801055d
 801053c:	0801059d 	.word	0x0801059d
 8010540:	08010565 	.word	0x08010565
 8010544:	0801059d 	.word	0x0801059d
 8010548:	0801056b 	.word	0x0801056b
 801054c:	0801059d 	.word	0x0801059d
 8010550:	0801059d 	.word	0x0801059d
 8010554:	0801059d 	.word	0x0801059d
 8010558:	08010573 	.word	0x08010573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801055c:	f7fe fa60 	bl	800ea20 <HAL_RCC_GetPCLK1Freq>
 8010560:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010562:	e021      	b.n	80105a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010564:	4b0c      	ldr	r3, [pc, #48]	@ (8010598 <UART_SetConfig+0x2f8>)
 8010566:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010568:	e01e      	b.n	80105a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801056a:	f7fe f9eb 	bl	800e944 <HAL_RCC_GetSysClockFreq>
 801056e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010570:	e01a      	b.n	80105a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010576:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010578:	e016      	b.n	80105a8 <UART_SetConfig+0x308>
 801057a:	bf00      	nop
 801057c:	cfff69f3 	.word	0xcfff69f3
 8010580:	40008000 	.word	0x40008000
 8010584:	40013800 	.word	0x40013800
 8010588:	40021000 	.word	0x40021000
 801058c:	40004400 	.word	0x40004400
 8010590:	40004800 	.word	0x40004800
 8010594:	40004c00 	.word	0x40004c00
 8010598:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 801059c:	2300      	movs	r3, #0
 801059e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80105a0:	2301      	movs	r3, #1
 80105a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80105a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80105a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f000 812a 	beq.w	8010804 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105b4:	4a9e      	ldr	r2, [pc, #632]	@ (8010830 <UART_SetConfig+0x590>)
 80105b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80105ba:	461a      	mov	r2, r3
 80105bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105be:	fbb3 f3f2 	udiv	r3, r3, r2
 80105c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	685a      	ldr	r2, [r3, #4]
 80105c8:	4613      	mov	r3, r2
 80105ca:	005b      	lsls	r3, r3, #1
 80105cc:	4413      	add	r3, r2
 80105ce:	69ba      	ldr	r2, [r7, #24]
 80105d0:	429a      	cmp	r2, r3
 80105d2:	d305      	bcc.n	80105e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80105d4:	697b      	ldr	r3, [r7, #20]
 80105d6:	685b      	ldr	r3, [r3, #4]
 80105d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80105da:	69ba      	ldr	r2, [r7, #24]
 80105dc:	429a      	cmp	r2, r3
 80105de:	d903      	bls.n	80105e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80105e0:	2301      	movs	r3, #1
 80105e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80105e6:	e10d      	b.n	8010804 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80105e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ea:	2200      	movs	r2, #0
 80105ec:	60bb      	str	r3, [r7, #8]
 80105ee:	60fa      	str	r2, [r7, #12]
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105f4:	4a8e      	ldr	r2, [pc, #568]	@ (8010830 <UART_SetConfig+0x590>)
 80105f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	2200      	movs	r2, #0
 80105fe:	603b      	str	r3, [r7, #0]
 8010600:	607a      	str	r2, [r7, #4]
 8010602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010606:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801060a:	f7f0 faf5 	bl	8000bf8 <__aeabi_uldivmod>
 801060e:	4602      	mov	r2, r0
 8010610:	460b      	mov	r3, r1
 8010612:	4610      	mov	r0, r2
 8010614:	4619      	mov	r1, r3
 8010616:	f04f 0200 	mov.w	r2, #0
 801061a:	f04f 0300 	mov.w	r3, #0
 801061e:	020b      	lsls	r3, r1, #8
 8010620:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010624:	0202      	lsls	r2, r0, #8
 8010626:	6979      	ldr	r1, [r7, #20]
 8010628:	6849      	ldr	r1, [r1, #4]
 801062a:	0849      	lsrs	r1, r1, #1
 801062c:	2000      	movs	r0, #0
 801062e:	460c      	mov	r4, r1
 8010630:	4605      	mov	r5, r0
 8010632:	eb12 0804 	adds.w	r8, r2, r4
 8010636:	eb43 0905 	adc.w	r9, r3, r5
 801063a:	697b      	ldr	r3, [r7, #20]
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	2200      	movs	r2, #0
 8010640:	469a      	mov	sl, r3
 8010642:	4693      	mov	fp, r2
 8010644:	4652      	mov	r2, sl
 8010646:	465b      	mov	r3, fp
 8010648:	4640      	mov	r0, r8
 801064a:	4649      	mov	r1, r9
 801064c:	f7f0 fad4 	bl	8000bf8 <__aeabi_uldivmod>
 8010650:	4602      	mov	r2, r0
 8010652:	460b      	mov	r3, r1
 8010654:	4613      	mov	r3, r2
 8010656:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010658:	6a3b      	ldr	r3, [r7, #32]
 801065a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801065e:	d308      	bcc.n	8010672 <UART_SetConfig+0x3d2>
 8010660:	6a3b      	ldr	r3, [r7, #32]
 8010662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010666:	d204      	bcs.n	8010672 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8010668:	697b      	ldr	r3, [r7, #20]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	6a3a      	ldr	r2, [r7, #32]
 801066e:	60da      	str	r2, [r3, #12]
 8010670:	e0c8      	b.n	8010804 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8010672:	2301      	movs	r3, #1
 8010674:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010678:	e0c4      	b.n	8010804 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	69db      	ldr	r3, [r3, #28]
 801067e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010682:	d167      	bne.n	8010754 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8010684:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010688:	2b08      	cmp	r3, #8
 801068a:	d828      	bhi.n	80106de <UART_SetConfig+0x43e>
 801068c:	a201      	add	r2, pc, #4	@ (adr r2, 8010694 <UART_SetConfig+0x3f4>)
 801068e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010692:	bf00      	nop
 8010694:	080106b9 	.word	0x080106b9
 8010698:	080106c1 	.word	0x080106c1
 801069c:	080106c9 	.word	0x080106c9
 80106a0:	080106df 	.word	0x080106df
 80106a4:	080106cf 	.word	0x080106cf
 80106a8:	080106df 	.word	0x080106df
 80106ac:	080106df 	.word	0x080106df
 80106b0:	080106df 	.word	0x080106df
 80106b4:	080106d7 	.word	0x080106d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80106b8:	f7fe f9b2 	bl	800ea20 <HAL_RCC_GetPCLK1Freq>
 80106bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106be:	e014      	b.n	80106ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106c0:	f7fe f9c4 	bl	800ea4c <HAL_RCC_GetPCLK2Freq>
 80106c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106c6:	e010      	b.n	80106ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80106c8:	4b5a      	ldr	r3, [pc, #360]	@ (8010834 <UART_SetConfig+0x594>)
 80106ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106cc:	e00d      	b.n	80106ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106ce:	f7fe f939 	bl	800e944 <HAL_RCC_GetSysClockFreq>
 80106d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106d4:	e009      	b.n	80106ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106dc:	e005      	b.n	80106ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80106de:	2300      	movs	r3, #0
 80106e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80106e2:	2301      	movs	r3, #1
 80106e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80106e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80106ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	f000 8089 	beq.w	8010804 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106f6:	4a4e      	ldr	r2, [pc, #312]	@ (8010830 <UART_SetConfig+0x590>)
 80106f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80106fc:	461a      	mov	r2, r3
 80106fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010700:	fbb3 f3f2 	udiv	r3, r3, r2
 8010704:	005a      	lsls	r2, r3, #1
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	685b      	ldr	r3, [r3, #4]
 801070a:	085b      	lsrs	r3, r3, #1
 801070c:	441a      	add	r2, r3
 801070e:	697b      	ldr	r3, [r7, #20]
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	fbb2 f3f3 	udiv	r3, r2, r3
 8010716:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010718:	6a3b      	ldr	r3, [r7, #32]
 801071a:	2b0f      	cmp	r3, #15
 801071c:	d916      	bls.n	801074c <UART_SetConfig+0x4ac>
 801071e:	6a3b      	ldr	r3, [r7, #32]
 8010720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010724:	d212      	bcs.n	801074c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010726:	6a3b      	ldr	r3, [r7, #32]
 8010728:	b29b      	uxth	r3, r3
 801072a:	f023 030f 	bic.w	r3, r3, #15
 801072e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010730:	6a3b      	ldr	r3, [r7, #32]
 8010732:	085b      	lsrs	r3, r3, #1
 8010734:	b29b      	uxth	r3, r3
 8010736:	f003 0307 	and.w	r3, r3, #7
 801073a:	b29a      	uxth	r2, r3
 801073c:	8bfb      	ldrh	r3, [r7, #30]
 801073e:	4313      	orrs	r3, r2
 8010740:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010742:	697b      	ldr	r3, [r7, #20]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	8bfa      	ldrh	r2, [r7, #30]
 8010748:	60da      	str	r2, [r3, #12]
 801074a:	e05b      	b.n	8010804 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 801074c:	2301      	movs	r3, #1
 801074e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010752:	e057      	b.n	8010804 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010754:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010758:	2b08      	cmp	r3, #8
 801075a:	d828      	bhi.n	80107ae <UART_SetConfig+0x50e>
 801075c:	a201      	add	r2, pc, #4	@ (adr r2, 8010764 <UART_SetConfig+0x4c4>)
 801075e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010762:	bf00      	nop
 8010764:	08010789 	.word	0x08010789
 8010768:	08010791 	.word	0x08010791
 801076c:	08010799 	.word	0x08010799
 8010770:	080107af 	.word	0x080107af
 8010774:	0801079f 	.word	0x0801079f
 8010778:	080107af 	.word	0x080107af
 801077c:	080107af 	.word	0x080107af
 8010780:	080107af 	.word	0x080107af
 8010784:	080107a7 	.word	0x080107a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010788:	f7fe f94a 	bl	800ea20 <HAL_RCC_GetPCLK1Freq>
 801078c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801078e:	e014      	b.n	80107ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010790:	f7fe f95c 	bl	800ea4c <HAL_RCC_GetPCLK2Freq>
 8010794:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010796:	e010      	b.n	80107ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010798:	4b26      	ldr	r3, [pc, #152]	@ (8010834 <UART_SetConfig+0x594>)
 801079a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801079c:	e00d      	b.n	80107ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801079e:	f7fe f8d1 	bl	800e944 <HAL_RCC_GetSysClockFreq>
 80107a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80107a4:	e009      	b.n	80107ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80107a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80107aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80107ac:	e005      	b.n	80107ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80107ae:	2300      	movs	r3, #0
 80107b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80107b2:	2301      	movs	r3, #1
 80107b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80107b8:	bf00      	nop
    }

    if (pclk != 0U)
 80107ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d021      	beq.n	8010804 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107c4:	4a1a      	ldr	r2, [pc, #104]	@ (8010830 <UART_SetConfig+0x590>)
 80107c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80107ca:	461a      	mov	r2, r3
 80107cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80107d2:	697b      	ldr	r3, [r7, #20]
 80107d4:	685b      	ldr	r3, [r3, #4]
 80107d6:	085b      	lsrs	r3, r3, #1
 80107d8:	441a      	add	r2, r3
 80107da:	697b      	ldr	r3, [r7, #20]
 80107dc:	685b      	ldr	r3, [r3, #4]
 80107de:	fbb2 f3f3 	udiv	r3, r2, r3
 80107e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80107e4:	6a3b      	ldr	r3, [r7, #32]
 80107e6:	2b0f      	cmp	r3, #15
 80107e8:	d909      	bls.n	80107fe <UART_SetConfig+0x55e>
 80107ea:	6a3b      	ldr	r3, [r7, #32]
 80107ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80107f0:	d205      	bcs.n	80107fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80107f2:	6a3b      	ldr	r3, [r7, #32]
 80107f4:	b29a      	uxth	r2, r3
 80107f6:	697b      	ldr	r3, [r7, #20]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	60da      	str	r2, [r3, #12]
 80107fc:	e002      	b.n	8010804 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80107fe:	2301      	movs	r3, #1
 8010800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	2201      	movs	r2, #1
 8010808:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801080c:	697b      	ldr	r3, [r7, #20]
 801080e:	2201      	movs	r2, #1
 8010810:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010814:	697b      	ldr	r3, [r7, #20]
 8010816:	2200      	movs	r2, #0
 8010818:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	2200      	movs	r2, #0
 801081e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010820:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010824:	4618      	mov	r0, r3
 8010826:	3730      	adds	r7, #48	@ 0x30
 8010828:	46bd      	mov	sp, r7
 801082a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801082e:	bf00      	nop
 8010830:	0801d554 	.word	0x0801d554
 8010834:	00f42400 	.word	0x00f42400

08010838 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010844:	f003 0308 	and.w	r3, r3, #8
 8010848:	2b00      	cmp	r3, #0
 801084a:	d00a      	beq.n	8010862 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	685b      	ldr	r3, [r3, #4]
 8010852:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	430a      	orrs	r2, r1
 8010860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010866:	f003 0301 	and.w	r3, r3, #1
 801086a:	2b00      	cmp	r3, #0
 801086c:	d00a      	beq.n	8010884 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	685b      	ldr	r3, [r3, #4]
 8010874:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	430a      	orrs	r2, r1
 8010882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010888:	f003 0302 	and.w	r3, r3, #2
 801088c:	2b00      	cmp	r3, #0
 801088e:	d00a      	beq.n	80108a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	685b      	ldr	r3, [r3, #4]
 8010896:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	430a      	orrs	r2, r1
 80108a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108aa:	f003 0304 	and.w	r3, r3, #4
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d00a      	beq.n	80108c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	685b      	ldr	r3, [r3, #4]
 80108b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	430a      	orrs	r2, r1
 80108c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108cc:	f003 0310 	and.w	r3, r3, #16
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d00a      	beq.n	80108ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	689b      	ldr	r3, [r3, #8]
 80108da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	430a      	orrs	r2, r1
 80108e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108ee:	f003 0320 	and.w	r3, r3, #32
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d00a      	beq.n	801090c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	689b      	ldr	r3, [r3, #8]
 80108fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	430a      	orrs	r2, r1
 801090a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010914:	2b00      	cmp	r3, #0
 8010916:	d01a      	beq.n	801094e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	685b      	ldr	r3, [r3, #4]
 801091e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	430a      	orrs	r2, r1
 801092c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010932:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010936:	d10a      	bne.n	801094e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	685b      	ldr	r3, [r3, #4]
 801093e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	430a      	orrs	r2, r1
 801094c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010956:	2b00      	cmp	r3, #0
 8010958:	d00a      	beq.n	8010970 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	685b      	ldr	r3, [r3, #4]
 8010960:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	430a      	orrs	r2, r1
 801096e:	605a      	str	r2, [r3, #4]
  }
}
 8010970:	bf00      	nop
 8010972:	370c      	adds	r7, #12
 8010974:	46bd      	mov	sp, r7
 8010976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097a:	4770      	bx	lr

0801097c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b098      	sub	sp, #96	@ 0x60
 8010980:	af02      	add	r7, sp, #8
 8010982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2200      	movs	r2, #0
 8010988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801098c:	f7f8 f9c0 	bl	8008d10 <HAL_GetTick>
 8010990:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	f003 0308 	and.w	r3, r3, #8
 801099c:	2b08      	cmp	r3, #8
 801099e:	d12f      	bne.n	8010a00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80109a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80109a4:	9300      	str	r3, [sp, #0]
 80109a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109a8:	2200      	movs	r2, #0
 80109aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f000 f88e 	bl	8010ad0 <UART_WaitOnFlagUntilTimeout>
 80109b4:	4603      	mov	r3, r0
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d022      	beq.n	8010a00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109c2:	e853 3f00 	ldrex	r3, [r3]
 80109c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80109c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	461a      	mov	r2, r3
 80109d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80109da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80109de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80109e0:	e841 2300 	strex	r3, r2, [r1]
 80109e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80109e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d1e6      	bne.n	80109ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	2220      	movs	r2, #32
 80109f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2200      	movs	r2, #0
 80109f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109fc:	2303      	movs	r3, #3
 80109fe:	e063      	b.n	8010ac8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	f003 0304 	and.w	r3, r3, #4
 8010a0a:	2b04      	cmp	r3, #4
 8010a0c:	d149      	bne.n	8010aa2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010a0e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010a12:	9300      	str	r3, [sp, #0]
 8010a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a16:	2200      	movs	r2, #0
 8010a18:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010a1c:	6878      	ldr	r0, [r7, #4]
 8010a1e:	f000 f857 	bl	8010ad0 <UART_WaitOnFlagUntilTimeout>
 8010a22:	4603      	mov	r3, r0
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d03c      	beq.n	8010aa2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a30:	e853 3f00 	ldrex	r3, [r3]
 8010a34:	623b      	str	r3, [r7, #32]
   return(result);
 8010a36:	6a3b      	ldr	r3, [r7, #32]
 8010a38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	461a      	mov	r2, r3
 8010a44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a46:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a48:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a4e:	e841 2300 	strex	r3, r2, [r1]
 8010a52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d1e6      	bne.n	8010a28 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	3308      	adds	r3, #8
 8010a60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	e853 3f00 	ldrex	r3, [r3]
 8010a68:	60fb      	str	r3, [r7, #12]
   return(result);
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	f023 0301 	bic.w	r3, r3, #1
 8010a70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	3308      	adds	r3, #8
 8010a78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a7a:	61fa      	str	r2, [r7, #28]
 8010a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a7e:	69b9      	ldr	r1, [r7, #24]
 8010a80:	69fa      	ldr	r2, [r7, #28]
 8010a82:	e841 2300 	strex	r3, r2, [r1]
 8010a86:	617b      	str	r3, [r7, #20]
   return(result);
 8010a88:	697b      	ldr	r3, [r7, #20]
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d1e5      	bne.n	8010a5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	2220      	movs	r2, #32
 8010a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a9e:	2303      	movs	r3, #3
 8010aa0:	e012      	b.n	8010ac8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	2220      	movs	r2, #32
 8010aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2220      	movs	r2, #32
 8010aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2200      	movs	r2, #0
 8010abc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010ac6:	2300      	movs	r3, #0
}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3758      	adds	r7, #88	@ 0x58
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}

08010ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010ad0:	b580      	push	{r7, lr}
 8010ad2:	b084      	sub	sp, #16
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	60f8      	str	r0, [r7, #12]
 8010ad8:	60b9      	str	r1, [r7, #8]
 8010ada:	603b      	str	r3, [r7, #0]
 8010adc:	4613      	mov	r3, r2
 8010ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ae0:	e04f      	b.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ae2:	69bb      	ldr	r3, [r7, #24]
 8010ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ae8:	d04b      	beq.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010aea:	f7f8 f911 	bl	8008d10 <HAL_GetTick>
 8010aee:	4602      	mov	r2, r0
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	1ad3      	subs	r3, r2, r3
 8010af4:	69ba      	ldr	r2, [r7, #24]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d302      	bcc.n	8010b00 <UART_WaitOnFlagUntilTimeout+0x30>
 8010afa:	69bb      	ldr	r3, [r7, #24]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d101      	bne.n	8010b04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010b00:	2303      	movs	r3, #3
 8010b02:	e04e      	b.n	8010ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	f003 0304 	and.w	r3, r3, #4
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d037      	beq.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b12:	68bb      	ldr	r3, [r7, #8]
 8010b14:	2b80      	cmp	r3, #128	@ 0x80
 8010b16:	d034      	beq.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	2b40      	cmp	r3, #64	@ 0x40
 8010b1c:	d031      	beq.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	69db      	ldr	r3, [r3, #28]
 8010b24:	f003 0308 	and.w	r3, r3, #8
 8010b28:	2b08      	cmp	r3, #8
 8010b2a:	d110      	bne.n	8010b4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	2208      	movs	r2, #8
 8010b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b34:	68f8      	ldr	r0, [r7, #12]
 8010b36:	f000 f920 	bl	8010d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	2208      	movs	r2, #8
 8010b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	2200      	movs	r2, #0
 8010b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010b4a:	2301      	movs	r3, #1
 8010b4c:	e029      	b.n	8010ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	69db      	ldr	r3, [r3, #28]
 8010b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010b58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010b5c:	d111      	bne.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010b66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b68:	68f8      	ldr	r0, [r7, #12]
 8010b6a:	f000 f906 	bl	8010d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2220      	movs	r2, #32
 8010b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	2200      	movs	r2, #0
 8010b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010b7e:	2303      	movs	r3, #3
 8010b80:	e00f      	b.n	8010ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	69da      	ldr	r2, [r3, #28]
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	4013      	ands	r3, r2
 8010b8c:	68ba      	ldr	r2, [r7, #8]
 8010b8e:	429a      	cmp	r2, r3
 8010b90:	bf0c      	ite	eq
 8010b92:	2301      	moveq	r3, #1
 8010b94:	2300      	movne	r3, #0
 8010b96:	b2db      	uxtb	r3, r3
 8010b98:	461a      	mov	r2, r3
 8010b9a:	79fb      	ldrb	r3, [r7, #7]
 8010b9c:	429a      	cmp	r2, r3
 8010b9e:	d0a0      	beq.n	8010ae2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010ba0:	2300      	movs	r3, #0
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3710      	adds	r7, #16
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
	...

08010bac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b096      	sub	sp, #88	@ 0x58
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	60f8      	str	r0, [r7, #12]
 8010bb4:	60b9      	str	r1, [r7, #8]
 8010bb6:	4613      	mov	r3, r2
 8010bb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	68ba      	ldr	r2, [r7, #8]
 8010bbe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	88fa      	ldrh	r2, [r7, #6]
 8010bc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	2200      	movs	r2, #0
 8010bcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	2222      	movs	r2, #34	@ 0x22
 8010bd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d02d      	beq.n	8010c3e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010be8:	4a40      	ldr	r2, [pc, #256]	@ (8010cec <UART_Start_Receive_DMA+0x140>)
 8010bea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bf2:	4a3f      	ldr	r2, [pc, #252]	@ (8010cf0 <UART_Start_Receive_DMA+0x144>)
 8010bf4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bfc:	4a3d      	ldr	r2, [pc, #244]	@ (8010cf4 <UART_Start_Receive_DMA+0x148>)
 8010bfe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c06:	2200      	movs	r2, #0
 8010c08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	3324      	adds	r3, #36	@ 0x24
 8010c16:	4619      	mov	r1, r3
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c1c:	461a      	mov	r2, r3
 8010c1e:	88fb      	ldrh	r3, [r7, #6]
 8010c20:	f7fa f902 	bl	800ae28 <HAL_DMA_Start_IT>
 8010c24:	4603      	mov	r3, r0
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d009      	beq.n	8010c3e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	2210      	movs	r2, #16
 8010c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	2220      	movs	r2, #32
 8010c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010c3a:	2301      	movs	r3, #1
 8010c3c:	e051      	b.n	8010ce2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	691b      	ldr	r3, [r3, #16]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d018      	beq.n	8010c78 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c4e:	e853 3f00 	ldrex	r3, [r3]
 8010c52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	461a      	mov	r2, r3
 8010c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c66:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010c6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c6c:	e841 2300 	strex	r3, r2, [r1]
 8010c70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010c72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1e6      	bne.n	8010c46 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	3308      	adds	r3, #8
 8010c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c82:	e853 3f00 	ldrex	r3, [r3]
 8010c86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c8a:	f043 0301 	orr.w	r3, r3, #1
 8010c8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	3308      	adds	r3, #8
 8010c96:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010c98:	637a      	str	r2, [r7, #52]	@ 0x34
 8010c9a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c9c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010c9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ca0:	e841 2300 	strex	r3, r2, [r1]
 8010ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d1e5      	bne.n	8010c78 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	3308      	adds	r3, #8
 8010cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	e853 3f00 	ldrex	r3, [r3]
 8010cba:	613b      	str	r3, [r7, #16]
   return(result);
 8010cbc:	693b      	ldr	r3, [r7, #16]
 8010cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	3308      	adds	r3, #8
 8010cca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010ccc:	623a      	str	r2, [r7, #32]
 8010cce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cd0:	69f9      	ldr	r1, [r7, #28]
 8010cd2:	6a3a      	ldr	r2, [r7, #32]
 8010cd4:	e841 2300 	strex	r3, r2, [r1]
 8010cd8:	61bb      	str	r3, [r7, #24]
   return(result);
 8010cda:	69bb      	ldr	r3, [r7, #24]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d1e5      	bne.n	8010cac <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010ce0:	2300      	movs	r3, #0
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3758      	adds	r7, #88	@ 0x58
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	08010efd 	.word	0x08010efd
 8010cf0:	08011029 	.word	0x08011029
 8010cf4:	08011067 	.word	0x08011067

08010cf8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010cf8:	b480      	push	{r7}
 8010cfa:	b08f      	sub	sp, #60	@ 0x3c
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d06:	6a3b      	ldr	r3, [r7, #32]
 8010d08:	e853 3f00 	ldrex	r3, [r3]
 8010d0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d0e:	69fb      	ldr	r3, [r7, #28]
 8010d10:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010d20:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d26:	e841 2300 	strex	r3, r2, [r1]
 8010d2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d1e6      	bne.n	8010d00 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	3308      	adds	r3, #8
 8010d38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	e853 3f00 	ldrex	r3, [r3]
 8010d40:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	3308      	adds	r3, #8
 8010d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d52:	61ba      	str	r2, [r7, #24]
 8010d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d56:	6979      	ldr	r1, [r7, #20]
 8010d58:	69ba      	ldr	r2, [r7, #24]
 8010d5a:	e841 2300 	strex	r3, r2, [r1]
 8010d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8010d60:	693b      	ldr	r3, [r7, #16]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d1e5      	bne.n	8010d32 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2220      	movs	r2, #32
 8010d6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010d6e:	bf00      	nop
 8010d70:	373c      	adds	r7, #60	@ 0x3c
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr

08010d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010d7a:	b480      	push	{r7}
 8010d7c:	b095      	sub	sp, #84	@ 0x54
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d8a:	e853 3f00 	ldrex	r3, [r3]
 8010d8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	461a      	mov	r2, r3
 8010d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010da0:	643b      	str	r3, [r7, #64]	@ 0x40
 8010da2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010da4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010da6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010da8:	e841 2300 	strex	r3, r2, [r1]
 8010dac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d1e6      	bne.n	8010d82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	3308      	adds	r3, #8
 8010dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dbc:	6a3b      	ldr	r3, [r7, #32]
 8010dbe:	e853 3f00 	ldrex	r3, [r3]
 8010dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8010dc4:	69fb      	ldr	r3, [r7, #28]
 8010dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010dca:	f023 0301 	bic.w	r3, r3, #1
 8010dce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	3308      	adds	r3, #8
 8010dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010dd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010de0:	e841 2300 	strex	r3, r2, [r1]
 8010de4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d1e3      	bne.n	8010db4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010df0:	2b01      	cmp	r3, #1
 8010df2:	d118      	bne.n	8010e26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	e853 3f00 	ldrex	r3, [r3]
 8010e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	f023 0310 	bic.w	r3, r3, #16
 8010e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010e12:	61bb      	str	r3, [r7, #24]
 8010e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e16:	6979      	ldr	r1, [r7, #20]
 8010e18:	69ba      	ldr	r2, [r7, #24]
 8010e1a:	e841 2300 	strex	r3, r2, [r1]
 8010e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8010e20:	693b      	ldr	r3, [r7, #16]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1e6      	bne.n	8010df4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	2220      	movs	r2, #32
 8010e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2200      	movs	r2, #0
 8010e32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	2200      	movs	r2, #0
 8010e38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010e3a:	bf00      	nop
 8010e3c:	3754      	adds	r7, #84	@ 0x54
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e44:	4770      	bx	lr

08010e46 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010e46:	b580      	push	{r7, lr}
 8010e48:	b090      	sub	sp, #64	@ 0x40
 8010e4a:	af00      	add	r7, sp, #0
 8010e4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e52:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f003 0320 	and.w	r3, r3, #32
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d137      	bne.n	8010ed2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e64:	2200      	movs	r2, #0
 8010e66:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	3308      	adds	r3, #8
 8010e70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e74:	e853 3f00 	ldrex	r3, [r3]
 8010e78:	623b      	str	r3, [r7, #32]
   return(result);
 8010e7a:	6a3b      	ldr	r3, [r7, #32]
 8010e7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	3308      	adds	r3, #8
 8010e88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010e8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8010e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e92:	e841 2300 	strex	r3, r2, [r1]
 8010e96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d1e5      	bne.n	8010e6a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	e853 3f00 	ldrex	r3, [r3]
 8010eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8010eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	461a      	mov	r2, r3
 8010eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ebc:	61fb      	str	r3, [r7, #28]
 8010ebe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ec0:	69b9      	ldr	r1, [r7, #24]
 8010ec2:	69fa      	ldr	r2, [r7, #28]
 8010ec4:	e841 2300 	strex	r3, r2, [r1]
 8010ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8010eca:	697b      	ldr	r3, [r7, #20]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d1e6      	bne.n	8010e9e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010ed0:	e002      	b.n	8010ed8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010ed2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010ed4:	f7ff f9bc 	bl	8010250 <HAL_UART_TxCpltCallback>
}
 8010ed8:	bf00      	nop
 8010eda:	3740      	adds	r7, #64	@ 0x40
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}

08010ee0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b084      	sub	sp, #16
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eec:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010eee:	68f8      	ldr	r0, [r7, #12]
 8010ef0:	f7ff f9b8 	bl	8010264 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ef4:	bf00      	nop
 8010ef6:	3710      	adds	r7, #16
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	bd80      	pop	{r7, pc}

08010efc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b09c      	sub	sp, #112	@ 0x70
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	f003 0320 	and.w	r3, r3, #32
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d171      	bne.n	8010ffc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010f18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f28:	e853 3f00 	ldrex	r3, [r3]
 8010f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010f34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010f36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	461a      	mov	r2, r3
 8010f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010f40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010f44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010f46:	e841 2300 	strex	r3, r2, [r1]
 8010f4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d1e6      	bne.n	8010f20 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010f52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	3308      	adds	r3, #8
 8010f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f5c:	e853 3f00 	ldrex	r3, [r3]
 8010f60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f64:	f023 0301 	bic.w	r3, r3, #1
 8010f68:	667b      	str	r3, [r7, #100]	@ 0x64
 8010f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	3308      	adds	r3, #8
 8010f70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010f72:	647a      	str	r2, [r7, #68]	@ 0x44
 8010f74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f7a:	e841 2300 	strex	r3, r2, [r1]
 8010f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d1e5      	bne.n	8010f52 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010f86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	3308      	adds	r3, #8
 8010f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f90:	e853 3f00 	ldrex	r3, [r3]
 8010f94:	623b      	str	r3, [r7, #32]
   return(result);
 8010f96:	6a3b      	ldr	r3, [r7, #32]
 8010f98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8010f9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	3308      	adds	r3, #8
 8010fa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010fa6:	633a      	str	r2, [r7, #48]	@ 0x30
 8010fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fae:	e841 2300 	strex	r3, r2, [r1]
 8010fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d1e5      	bne.n	8010f86 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fbc:	2220      	movs	r2, #32
 8010fbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010fc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010fc6:	2b01      	cmp	r3, #1
 8010fc8:	d118      	bne.n	8010ffc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010fca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fd0:	693b      	ldr	r3, [r7, #16]
 8010fd2:	e853 3f00 	ldrex	r3, [r3]
 8010fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	f023 0310 	bic.w	r3, r3, #16
 8010fde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010fe0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	461a      	mov	r2, r3
 8010fe6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fe8:	61fb      	str	r3, [r7, #28]
 8010fea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fec:	69b9      	ldr	r1, [r7, #24]
 8010fee:	69fa      	ldr	r2, [r7, #28]
 8010ff0:	e841 2300 	strex	r3, r2, [r1]
 8010ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8010ff6:	697b      	ldr	r3, [r7, #20]
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d1e6      	bne.n	8010fca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ffc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ffe:	2200      	movs	r2, #0
 8011000:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011006:	2b01      	cmp	r3, #1
 8011008:	d107      	bne.n	801101a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801100a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801100c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011010:	4619      	mov	r1, r3
 8011012:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011014:	f7f6 fd54 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011018:	e002      	b.n	8011020 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801101a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801101c:	f7ff f92c 	bl	8010278 <HAL_UART_RxCpltCallback>
}
 8011020:	bf00      	nop
 8011022:	3770      	adds	r7, #112	@ 0x70
 8011024:	46bd      	mov	sp, r7
 8011026:	bd80      	pop	{r7, pc}

08011028 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011028:	b580      	push	{r7, lr}
 801102a:	b084      	sub	sp, #16
 801102c:	af00      	add	r7, sp, #0
 801102e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011034:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	2201      	movs	r2, #1
 801103a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011040:	2b01      	cmp	r3, #1
 8011042:	d109      	bne.n	8011058 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801104a:	085b      	lsrs	r3, r3, #1
 801104c:	b29b      	uxth	r3, r3
 801104e:	4619      	mov	r1, r3
 8011050:	68f8      	ldr	r0, [r7, #12]
 8011052:	f7f6 fd35 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011056:	e002      	b.n	801105e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011058:	68f8      	ldr	r0, [r7, #12]
 801105a:	f7ff f917 	bl	801028c <HAL_UART_RxHalfCpltCallback>
}
 801105e:	bf00      	nop
 8011060:	3710      	adds	r7, #16
 8011062:	46bd      	mov	sp, r7
 8011064:	bd80      	pop	{r7, pc}

08011066 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011066:	b580      	push	{r7, lr}
 8011068:	b086      	sub	sp, #24
 801106a:	af00      	add	r7, sp, #0
 801106c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011072:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801107a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801107c:	697b      	ldr	r3, [r7, #20]
 801107e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011082:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011084:	697b      	ldr	r3, [r7, #20]
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	689b      	ldr	r3, [r3, #8]
 801108a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801108e:	2b80      	cmp	r3, #128	@ 0x80
 8011090:	d109      	bne.n	80110a6 <UART_DMAError+0x40>
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	2b21      	cmp	r3, #33	@ 0x21
 8011096:	d106      	bne.n	80110a6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011098:	697b      	ldr	r3, [r7, #20]
 801109a:	2200      	movs	r2, #0
 801109c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80110a0:	6978      	ldr	r0, [r7, #20]
 80110a2:	f7ff fe29 	bl	8010cf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	689b      	ldr	r3, [r3, #8]
 80110ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110b0:	2b40      	cmp	r3, #64	@ 0x40
 80110b2:	d109      	bne.n	80110c8 <UART_DMAError+0x62>
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	2b22      	cmp	r3, #34	@ 0x22
 80110b8:	d106      	bne.n	80110c8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	2200      	movs	r2, #0
 80110be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80110c2:	6978      	ldr	r0, [r7, #20]
 80110c4:	f7ff fe59 	bl	8010d7a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80110ce:	f043 0210 	orr.w	r2, r3, #16
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80110d8:	6978      	ldr	r0, [r7, #20]
 80110da:	f7f6 fe45 	bl	8007d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110de:	bf00      	nop
 80110e0:	3718      	adds	r7, #24
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}

080110e6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80110e6:	b580      	push	{r7, lr}
 80110e8:	b084      	sub	sp, #16
 80110ea:	af00      	add	r7, sp, #0
 80110ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2200      	movs	r2, #0
 80110f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80110fc:	68f8      	ldr	r0, [r7, #12]
 80110fe:	f7f6 fe33 	bl	8007d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011102:	bf00      	nop
 8011104:	3710      	adds	r7, #16
 8011106:	46bd      	mov	sp, r7
 8011108:	bd80      	pop	{r7, pc}

0801110a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801110a:	b580      	push	{r7, lr}
 801110c:	b088      	sub	sp, #32
 801110e:	af00      	add	r7, sp, #0
 8011110:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	e853 3f00 	ldrex	r3, [r3]
 801111e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011126:	61fb      	str	r3, [r7, #28]
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	461a      	mov	r2, r3
 801112e:	69fb      	ldr	r3, [r7, #28]
 8011130:	61bb      	str	r3, [r7, #24]
 8011132:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011134:	6979      	ldr	r1, [r7, #20]
 8011136:	69ba      	ldr	r2, [r7, #24]
 8011138:	e841 2300 	strex	r3, r2, [r1]
 801113c:	613b      	str	r3, [r7, #16]
   return(result);
 801113e:	693b      	ldr	r3, [r7, #16]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d1e6      	bne.n	8011112 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	2220      	movs	r2, #32
 8011148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	2200      	movs	r2, #0
 8011150:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011152:	6878      	ldr	r0, [r7, #4]
 8011154:	f7ff f87c 	bl	8010250 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011158:	bf00      	nop
 801115a:	3720      	adds	r7, #32
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}

08011160 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011160:	b480      	push	{r7}
 8011162:	b083      	sub	sp, #12
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011168:	bf00      	nop
 801116a:	370c      	adds	r7, #12
 801116c:	46bd      	mov	sp, r7
 801116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011172:	4770      	bx	lr

08011174 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011174:	b480      	push	{r7}
 8011176:	b083      	sub	sp, #12
 8011178:	af00      	add	r7, sp, #0
 801117a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801117c:	bf00      	nop
 801117e:	370c      	adds	r7, #12
 8011180:	46bd      	mov	sp, r7
 8011182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011186:	4770      	bx	lr

08011188 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011188:	b480      	push	{r7}
 801118a:	b083      	sub	sp, #12
 801118c:	af00      	add	r7, sp, #0
 801118e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011190:	bf00      	nop
 8011192:	370c      	adds	r7, #12
 8011194:	46bd      	mov	sp, r7
 8011196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119a:	4770      	bx	lr

0801119c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801119c:	b480      	push	{r7}
 801119e:	b085      	sub	sp, #20
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80111aa:	2b01      	cmp	r3, #1
 80111ac:	d101      	bne.n	80111b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80111ae:	2302      	movs	r3, #2
 80111b0:	e027      	b.n	8011202 <HAL_UARTEx_DisableFifoMode+0x66>
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	2201      	movs	r2, #1
 80111b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	2224      	movs	r2, #36	@ 0x24
 80111be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	681a      	ldr	r2, [r3, #0]
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	f022 0201 	bic.w	r2, r2, #1
 80111d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80111e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	2200      	movs	r2, #0
 80111e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	68fa      	ldr	r2, [r7, #12]
 80111ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	2220      	movs	r2, #32
 80111f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	2200      	movs	r2, #0
 80111fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011200:	2300      	movs	r3, #0
}
 8011202:	4618      	mov	r0, r3
 8011204:	3714      	adds	r7, #20
 8011206:	46bd      	mov	sp, r7
 8011208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120c:	4770      	bx	lr

0801120e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801120e:	b580      	push	{r7, lr}
 8011210:	b084      	sub	sp, #16
 8011212:	af00      	add	r7, sp, #0
 8011214:	6078      	str	r0, [r7, #4]
 8011216:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801121e:	2b01      	cmp	r3, #1
 8011220:	d101      	bne.n	8011226 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011222:	2302      	movs	r3, #2
 8011224:	e02d      	b.n	8011282 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2201      	movs	r2, #1
 801122a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2224      	movs	r2, #36	@ 0x24
 8011232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	681a      	ldr	r2, [r3, #0]
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	f022 0201 	bic.w	r2, r2, #1
 801124c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	689b      	ldr	r3, [r3, #8]
 8011254:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	683a      	ldr	r2, [r7, #0]
 801125e:	430a      	orrs	r2, r1
 8011260:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011262:	6878      	ldr	r0, [r7, #4]
 8011264:	f000 f8a4 	bl	80113b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	68fa      	ldr	r2, [r7, #12]
 801126e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	2220      	movs	r2, #32
 8011274:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	2200      	movs	r2, #0
 801127c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011280:	2300      	movs	r3, #0
}
 8011282:	4618      	mov	r0, r3
 8011284:	3710      	adds	r7, #16
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}

0801128a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801128a:	b580      	push	{r7, lr}
 801128c:	b084      	sub	sp, #16
 801128e:	af00      	add	r7, sp, #0
 8011290:	6078      	str	r0, [r7, #4]
 8011292:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801129a:	2b01      	cmp	r3, #1
 801129c:	d101      	bne.n	80112a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801129e:	2302      	movs	r3, #2
 80112a0:	e02d      	b.n	80112fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	2201      	movs	r2, #1
 80112a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	2224      	movs	r2, #36	@ 0x24
 80112ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	681a      	ldr	r2, [r3, #0]
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	f022 0201 	bic.w	r2, r2, #1
 80112c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	689b      	ldr	r3, [r3, #8]
 80112d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	683a      	ldr	r2, [r7, #0]
 80112da:	430a      	orrs	r2, r1
 80112dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f000 f866 	bl	80113b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	68fa      	ldr	r2, [r7, #12]
 80112ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2220      	movs	r2, #32
 80112f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	2200      	movs	r2, #0
 80112f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80112fc:	2300      	movs	r3, #0
}
 80112fe:	4618      	mov	r0, r3
 8011300:	3710      	adds	r7, #16
 8011302:	46bd      	mov	sp, r7
 8011304:	bd80      	pop	{r7, pc}

08011306 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011306:	b580      	push	{r7, lr}
 8011308:	b08c      	sub	sp, #48	@ 0x30
 801130a:	af00      	add	r7, sp, #0
 801130c:	60f8      	str	r0, [r7, #12]
 801130e:	60b9      	str	r1, [r7, #8]
 8011310:	4613      	mov	r3, r2
 8011312:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801131a:	2b20      	cmp	r3, #32
 801131c:	d142      	bne.n	80113a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d002      	beq.n	801132a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011324:	88fb      	ldrh	r3, [r7, #6]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d101      	bne.n	801132e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801132a:	2301      	movs	r3, #1
 801132c:	e03b      	b.n	80113a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	2201      	movs	r2, #1
 8011332:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	2200      	movs	r2, #0
 8011338:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801133a:	88fb      	ldrh	r3, [r7, #6]
 801133c:	461a      	mov	r2, r3
 801133e:	68b9      	ldr	r1, [r7, #8]
 8011340:	68f8      	ldr	r0, [r7, #12]
 8011342:	f7ff fc33 	bl	8010bac <UART_Start_Receive_DMA>
 8011346:	4603      	mov	r3, r0
 8011348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801134c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011350:	2b00      	cmp	r3, #0
 8011352:	d124      	bne.n	801139e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011358:	2b01      	cmp	r3, #1
 801135a:	d11d      	bne.n	8011398 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	2210      	movs	r2, #16
 8011362:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801136a:	69bb      	ldr	r3, [r7, #24]
 801136c:	e853 3f00 	ldrex	r3, [r3]
 8011370:	617b      	str	r3, [r7, #20]
   return(result);
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	f043 0310 	orr.w	r3, r3, #16
 8011378:	62bb      	str	r3, [r7, #40]	@ 0x28
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	461a      	mov	r2, r3
 8011380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011382:	627b      	str	r3, [r7, #36]	@ 0x24
 8011384:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011386:	6a39      	ldr	r1, [r7, #32]
 8011388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801138a:	e841 2300 	strex	r3, r2, [r1]
 801138e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011390:	69fb      	ldr	r3, [r7, #28]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d1e6      	bne.n	8011364 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011396:	e002      	b.n	801139e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011398:	2301      	movs	r3, #1
 801139a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 801139e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80113a2:	e000      	b.n	80113a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80113a4:	2302      	movs	r3, #2
  }
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	3730      	adds	r7, #48	@ 0x30
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bd80      	pop	{r7, pc}
	...

080113b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b085      	sub	sp, #20
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d108      	bne.n	80113d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	2201      	movs	r2, #1
 80113c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	2201      	movs	r2, #1
 80113cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80113d0:	e031      	b.n	8011436 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80113d2:	2308      	movs	r3, #8
 80113d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80113d6:	2308      	movs	r3, #8
 80113d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	689b      	ldr	r3, [r3, #8]
 80113e0:	0e5b      	lsrs	r3, r3, #25
 80113e2:	b2db      	uxtb	r3, r3
 80113e4:	f003 0307 	and.w	r3, r3, #7
 80113e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	689b      	ldr	r3, [r3, #8]
 80113f0:	0f5b      	lsrs	r3, r3, #29
 80113f2:	b2db      	uxtb	r3, r3
 80113f4:	f003 0307 	and.w	r3, r3, #7
 80113f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80113fa:	7bbb      	ldrb	r3, [r7, #14]
 80113fc:	7b3a      	ldrb	r2, [r7, #12]
 80113fe:	4911      	ldr	r1, [pc, #68]	@ (8011444 <UARTEx_SetNbDataToProcess+0x94>)
 8011400:	5c8a      	ldrb	r2, [r1, r2]
 8011402:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011406:	7b3a      	ldrb	r2, [r7, #12]
 8011408:	490f      	ldr	r1, [pc, #60]	@ (8011448 <UARTEx_SetNbDataToProcess+0x98>)
 801140a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801140c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011410:	b29a      	uxth	r2, r3
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011418:	7bfb      	ldrb	r3, [r7, #15]
 801141a:	7b7a      	ldrb	r2, [r7, #13]
 801141c:	4909      	ldr	r1, [pc, #36]	@ (8011444 <UARTEx_SetNbDataToProcess+0x94>)
 801141e:	5c8a      	ldrb	r2, [r1, r2]
 8011420:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011424:	7b7a      	ldrb	r2, [r7, #13]
 8011426:	4908      	ldr	r1, [pc, #32]	@ (8011448 <UARTEx_SetNbDataToProcess+0x98>)
 8011428:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801142a:	fb93 f3f2 	sdiv	r3, r3, r2
 801142e:	b29a      	uxth	r2, r3
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011436:	bf00      	nop
 8011438:	3714      	adds	r7, #20
 801143a:	46bd      	mov	sp, r7
 801143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011440:	4770      	bx	lr
 8011442:	bf00      	nop
 8011444:	0801d56c 	.word	0x0801d56c
 8011448:	0801d574 	.word	0x0801d574

0801144c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 801144c:	b480      	push	{r7}
 801144e:	b085      	sub	sp, #20
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2200      	movs	r2, #0
 8011458:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801145c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011460:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	b29a      	uxth	r2, r3
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801146c:	2300      	movs	r3, #0
}
 801146e:	4618      	mov	r0, r3
 8011470:	3714      	adds	r7, #20
 8011472:	46bd      	mov	sp, r7
 8011474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011478:	4770      	bx	lr

0801147a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801147a:	b480      	push	{r7}
 801147c:	b085      	sub	sp, #20
 801147e:	af00      	add	r7, sp, #0
 8011480:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011482:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011486:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801148e:	b29a      	uxth	r2, r3
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	b29b      	uxth	r3, r3
 8011494:	43db      	mvns	r3, r3
 8011496:	b29b      	uxth	r3, r3
 8011498:	4013      	ands	r3, r2
 801149a:	b29a      	uxth	r2, r3
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80114a2:	2300      	movs	r3, #0
}
 80114a4:	4618      	mov	r0, r3
 80114a6:	3714      	adds	r7, #20
 80114a8:	46bd      	mov	sp, r7
 80114aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ae:	4770      	bx	lr

080114b0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b085      	sub	sp, #20
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	60f8      	str	r0, [r7, #12]
 80114b8:	1d3b      	adds	r3, r7, #4
 80114ba:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	2201      	movs	r2, #1
 80114c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	2200      	movs	r2, #0
 80114ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	2200      	movs	r2, #0
 80114d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	2200      	movs	r2, #0
 80114da:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80114de:	2300      	movs	r3, #0
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	3714      	adds	r7, #20
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr

080114ec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80114ec:	b480      	push	{r7}
 80114ee:	b0a7      	sub	sp, #156	@ 0x9c
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
 80114f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80114f6:	2300      	movs	r3, #0
 80114f8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80114fc:	687a      	ldr	r2, [r7, #4]
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	781b      	ldrb	r3, [r3, #0]
 8011502:	009b      	lsls	r3, r3, #2
 8011504:	4413      	add	r3, r2
 8011506:	881b      	ldrh	r3, [r3, #0]
 8011508:	b29b      	uxth	r3, r3
 801150a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801150e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011512:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8011516:	683b      	ldr	r3, [r7, #0]
 8011518:	78db      	ldrb	r3, [r3, #3]
 801151a:	2b03      	cmp	r3, #3
 801151c:	d81f      	bhi.n	801155e <USB_ActivateEndpoint+0x72>
 801151e:	a201      	add	r2, pc, #4	@ (adr r2, 8011524 <USB_ActivateEndpoint+0x38>)
 8011520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011524:	08011535 	.word	0x08011535
 8011528:	08011551 	.word	0x08011551
 801152c:	08011567 	.word	0x08011567
 8011530:	08011543 	.word	0x08011543
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8011534:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011538:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801153c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011540:	e012      	b.n	8011568 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8011542:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011546:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 801154a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801154e:	e00b      	b.n	8011568 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011550:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011554:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011558:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801155c:	e004      	b.n	8011568 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801155e:	2301      	movs	r3, #1
 8011560:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8011564:	e000      	b.n	8011568 <USB_ActivateEndpoint+0x7c>
      break;
 8011566:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011568:	687a      	ldr	r2, [r7, #4]
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	781b      	ldrb	r3, [r3, #0]
 801156e:	009b      	lsls	r3, r3, #2
 8011570:	441a      	add	r2, r3
 8011572:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011576:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801157a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801157e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011586:	b29b      	uxth	r3, r3
 8011588:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801158a:	687a      	ldr	r2, [r7, #4]
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	781b      	ldrb	r3, [r3, #0]
 8011590:	009b      	lsls	r3, r3, #2
 8011592:	4413      	add	r3, r2
 8011594:	881b      	ldrh	r3, [r3, #0]
 8011596:	b29b      	uxth	r3, r3
 8011598:	b21b      	sxth	r3, r3
 801159a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801159e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115a2:	b21a      	sxth	r2, r3
 80115a4:	683b      	ldr	r3, [r7, #0]
 80115a6:	781b      	ldrb	r3, [r3, #0]
 80115a8:	b21b      	sxth	r3, r3
 80115aa:	4313      	orrs	r3, r2
 80115ac:	b21b      	sxth	r3, r3
 80115ae:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	781b      	ldrb	r3, [r3, #0]
 80115b8:	009b      	lsls	r3, r3, #2
 80115ba:	441a      	add	r2, r3
 80115bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80115c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115d0:	b29b      	uxth	r3, r3
 80115d2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80115d4:	683b      	ldr	r3, [r7, #0]
 80115d6:	7b1b      	ldrb	r3, [r3, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	f040 8180 	bne.w	80118de <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	785b      	ldrb	r3, [r3, #1]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	f000 8084 	beq.w	80116f0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	61bb      	str	r3, [r7, #24]
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115f2:	b29b      	uxth	r3, r3
 80115f4:	461a      	mov	r2, r3
 80115f6:	69bb      	ldr	r3, [r7, #24]
 80115f8:	4413      	add	r3, r2
 80115fa:	61bb      	str	r3, [r7, #24]
 80115fc:	683b      	ldr	r3, [r7, #0]
 80115fe:	781b      	ldrb	r3, [r3, #0]
 8011600:	00da      	lsls	r2, r3, #3
 8011602:	69bb      	ldr	r3, [r7, #24]
 8011604:	4413      	add	r3, r2
 8011606:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801160a:	617b      	str	r3, [r7, #20]
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	88db      	ldrh	r3, [r3, #6]
 8011610:	085b      	lsrs	r3, r3, #1
 8011612:	b29b      	uxth	r3, r3
 8011614:	005b      	lsls	r3, r3, #1
 8011616:	b29a      	uxth	r2, r3
 8011618:	697b      	ldr	r3, [r7, #20]
 801161a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801161c:	687a      	ldr	r2, [r7, #4]
 801161e:	683b      	ldr	r3, [r7, #0]
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	4413      	add	r3, r2
 8011626:	881b      	ldrh	r3, [r3, #0]
 8011628:	827b      	strh	r3, [r7, #18]
 801162a:	8a7b      	ldrh	r3, [r7, #18]
 801162c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011630:	2b00      	cmp	r3, #0
 8011632:	d01b      	beq.n	801166c <USB_ActivateEndpoint+0x180>
 8011634:	687a      	ldr	r2, [r7, #4]
 8011636:	683b      	ldr	r3, [r7, #0]
 8011638:	781b      	ldrb	r3, [r3, #0]
 801163a:	009b      	lsls	r3, r3, #2
 801163c:	4413      	add	r3, r2
 801163e:	881b      	ldrh	r3, [r3, #0]
 8011640:	b29b      	uxth	r3, r3
 8011642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801164a:	823b      	strh	r3, [r7, #16]
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	781b      	ldrb	r3, [r3, #0]
 8011652:	009b      	lsls	r3, r3, #2
 8011654:	441a      	add	r2, r3
 8011656:	8a3b      	ldrh	r3, [r7, #16]
 8011658:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801165c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011664:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011668:	b29b      	uxth	r3, r3
 801166a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801166c:	683b      	ldr	r3, [r7, #0]
 801166e:	78db      	ldrb	r3, [r3, #3]
 8011670:	2b01      	cmp	r3, #1
 8011672:	d020      	beq.n	80116b6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011674:	687a      	ldr	r2, [r7, #4]
 8011676:	683b      	ldr	r3, [r7, #0]
 8011678:	781b      	ldrb	r3, [r3, #0]
 801167a:	009b      	lsls	r3, r3, #2
 801167c:	4413      	add	r3, r2
 801167e:	881b      	ldrh	r3, [r3, #0]
 8011680:	b29b      	uxth	r3, r3
 8011682:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011686:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801168a:	81bb      	strh	r3, [r7, #12]
 801168c:	89bb      	ldrh	r3, [r7, #12]
 801168e:	f083 0320 	eor.w	r3, r3, #32
 8011692:	81bb      	strh	r3, [r7, #12]
 8011694:	687a      	ldr	r2, [r7, #4]
 8011696:	683b      	ldr	r3, [r7, #0]
 8011698:	781b      	ldrb	r3, [r3, #0]
 801169a:	009b      	lsls	r3, r3, #2
 801169c:	441a      	add	r2, r3
 801169e:	89bb      	ldrh	r3, [r7, #12]
 80116a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116b0:	b29b      	uxth	r3, r3
 80116b2:	8013      	strh	r3, [r2, #0]
 80116b4:	e3f9      	b.n	8011eaa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80116b6:	687a      	ldr	r2, [r7, #4]
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	781b      	ldrb	r3, [r3, #0]
 80116bc:	009b      	lsls	r3, r3, #2
 80116be:	4413      	add	r3, r2
 80116c0:	881b      	ldrh	r3, [r3, #0]
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80116cc:	81fb      	strh	r3, [r7, #14]
 80116ce:	687a      	ldr	r2, [r7, #4]
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	781b      	ldrb	r3, [r3, #0]
 80116d4:	009b      	lsls	r3, r3, #2
 80116d6:	441a      	add	r2, r3
 80116d8:	89fb      	ldrh	r3, [r7, #14]
 80116da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116ea:	b29b      	uxth	r3, r3
 80116ec:	8013      	strh	r3, [r2, #0]
 80116ee:	e3dc      	b.n	8011eaa <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116fa:	b29b      	uxth	r3, r3
 80116fc:	461a      	mov	r2, r3
 80116fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011700:	4413      	add	r3, r2
 8011702:	633b      	str	r3, [r7, #48]	@ 0x30
 8011704:	683b      	ldr	r3, [r7, #0]
 8011706:	781b      	ldrb	r3, [r3, #0]
 8011708:	00da      	lsls	r2, r3, #3
 801170a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801170c:	4413      	add	r3, r2
 801170e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011714:	683b      	ldr	r3, [r7, #0]
 8011716:	88db      	ldrh	r3, [r3, #6]
 8011718:	085b      	lsrs	r3, r3, #1
 801171a:	b29b      	uxth	r3, r3
 801171c:	005b      	lsls	r3, r3, #1
 801171e:	b29a      	uxth	r2, r3
 8011720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011722:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801172e:	b29b      	uxth	r3, r3
 8011730:	461a      	mov	r2, r3
 8011732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011734:	4413      	add	r3, r2
 8011736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011738:	683b      	ldr	r3, [r7, #0]
 801173a:	781b      	ldrb	r3, [r3, #0]
 801173c:	00da      	lsls	r2, r3, #3
 801173e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011740:	4413      	add	r3, r2
 8011742:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011746:	627b      	str	r3, [r7, #36]	@ 0x24
 8011748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801174a:	881b      	ldrh	r3, [r3, #0]
 801174c:	b29b      	uxth	r3, r3
 801174e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011752:	b29a      	uxth	r2, r3
 8011754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011756:	801a      	strh	r2, [r3, #0]
 8011758:	683b      	ldr	r3, [r7, #0]
 801175a:	691b      	ldr	r3, [r3, #16]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d10a      	bne.n	8011776 <USB_ActivateEndpoint+0x28a>
 8011760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011762:	881b      	ldrh	r3, [r3, #0]
 8011764:	b29b      	uxth	r3, r3
 8011766:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801176a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801176e:	b29a      	uxth	r2, r3
 8011770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011772:	801a      	strh	r2, [r3, #0]
 8011774:	e041      	b.n	80117fa <USB_ActivateEndpoint+0x30e>
 8011776:	683b      	ldr	r3, [r7, #0]
 8011778:	691b      	ldr	r3, [r3, #16]
 801177a:	2b3e      	cmp	r3, #62	@ 0x3e
 801177c:	d81c      	bhi.n	80117b8 <USB_ActivateEndpoint+0x2cc>
 801177e:	683b      	ldr	r3, [r7, #0]
 8011780:	691b      	ldr	r3, [r3, #16]
 8011782:	085b      	lsrs	r3, r3, #1
 8011784:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	691b      	ldr	r3, [r3, #16]
 801178c:	f003 0301 	and.w	r3, r3, #1
 8011790:	2b00      	cmp	r3, #0
 8011792:	d004      	beq.n	801179e <USB_ActivateEndpoint+0x2b2>
 8011794:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011798:	3301      	adds	r3, #1
 801179a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117a0:	881b      	ldrh	r3, [r3, #0]
 80117a2:	b29a      	uxth	r2, r3
 80117a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80117a8:	b29b      	uxth	r3, r3
 80117aa:	029b      	lsls	r3, r3, #10
 80117ac:	b29b      	uxth	r3, r3
 80117ae:	4313      	orrs	r3, r2
 80117b0:	b29a      	uxth	r2, r3
 80117b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117b4:	801a      	strh	r2, [r3, #0]
 80117b6:	e020      	b.n	80117fa <USB_ActivateEndpoint+0x30e>
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	691b      	ldr	r3, [r3, #16]
 80117bc:	095b      	lsrs	r3, r3, #5
 80117be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	691b      	ldr	r3, [r3, #16]
 80117c6:	f003 031f 	and.w	r3, r3, #31
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d104      	bne.n	80117d8 <USB_ActivateEndpoint+0x2ec>
 80117ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80117d2:	3b01      	subs	r3, #1
 80117d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80117d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117da:	881b      	ldrh	r3, [r3, #0]
 80117dc:	b29a      	uxth	r2, r3
 80117de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80117e2:	b29b      	uxth	r3, r3
 80117e4:	029b      	lsls	r3, r3, #10
 80117e6:	b29b      	uxth	r3, r3
 80117e8:	4313      	orrs	r3, r2
 80117ea:	b29b      	uxth	r3, r3
 80117ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117f4:	b29a      	uxth	r2, r3
 80117f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80117fa:	687a      	ldr	r2, [r7, #4]
 80117fc:	683b      	ldr	r3, [r7, #0]
 80117fe:	781b      	ldrb	r3, [r3, #0]
 8011800:	009b      	lsls	r3, r3, #2
 8011802:	4413      	add	r3, r2
 8011804:	881b      	ldrh	r3, [r3, #0]
 8011806:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011808:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801180a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801180e:	2b00      	cmp	r3, #0
 8011810:	d01b      	beq.n	801184a <USB_ActivateEndpoint+0x35e>
 8011812:	687a      	ldr	r2, [r7, #4]
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	781b      	ldrb	r3, [r3, #0]
 8011818:	009b      	lsls	r3, r3, #2
 801181a:	4413      	add	r3, r2
 801181c:	881b      	ldrh	r3, [r3, #0]
 801181e:	b29b      	uxth	r3, r3
 8011820:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011828:	843b      	strh	r3, [r7, #32]
 801182a:	687a      	ldr	r2, [r7, #4]
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	781b      	ldrb	r3, [r3, #0]
 8011830:	009b      	lsls	r3, r3, #2
 8011832:	441a      	add	r2, r3
 8011834:	8c3b      	ldrh	r3, [r7, #32]
 8011836:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801183a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801183e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011846:	b29b      	uxth	r3, r3
 8011848:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	781b      	ldrb	r3, [r3, #0]
 801184e:	2b00      	cmp	r3, #0
 8011850:	d124      	bne.n	801189c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011852:	687a      	ldr	r2, [r7, #4]
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	781b      	ldrb	r3, [r3, #0]
 8011858:	009b      	lsls	r3, r3, #2
 801185a:	4413      	add	r3, r2
 801185c:	881b      	ldrh	r3, [r3, #0]
 801185e:	b29b      	uxth	r3, r3
 8011860:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011864:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011868:	83bb      	strh	r3, [r7, #28]
 801186a:	8bbb      	ldrh	r3, [r7, #28]
 801186c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011870:	83bb      	strh	r3, [r7, #28]
 8011872:	8bbb      	ldrh	r3, [r7, #28]
 8011874:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011878:	83bb      	strh	r3, [r7, #28]
 801187a:	687a      	ldr	r2, [r7, #4]
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	781b      	ldrb	r3, [r3, #0]
 8011880:	009b      	lsls	r3, r3, #2
 8011882:	441a      	add	r2, r3
 8011884:	8bbb      	ldrh	r3, [r7, #28]
 8011886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801188a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801188e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011896:	b29b      	uxth	r3, r3
 8011898:	8013      	strh	r3, [r2, #0]
 801189a:	e306      	b.n	8011eaa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801189c:	687a      	ldr	r2, [r7, #4]
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	781b      	ldrb	r3, [r3, #0]
 80118a2:	009b      	lsls	r3, r3, #2
 80118a4:	4413      	add	r3, r2
 80118a6:	881b      	ldrh	r3, [r3, #0]
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80118ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118b2:	83fb      	strh	r3, [r7, #30]
 80118b4:	8bfb      	ldrh	r3, [r7, #30]
 80118b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80118ba:	83fb      	strh	r3, [r7, #30]
 80118bc:	687a      	ldr	r2, [r7, #4]
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	781b      	ldrb	r3, [r3, #0]
 80118c2:	009b      	lsls	r3, r3, #2
 80118c4:	441a      	add	r2, r3
 80118c6:	8bfb      	ldrh	r3, [r7, #30]
 80118c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118d8:	b29b      	uxth	r3, r3
 80118da:	8013      	strh	r3, [r2, #0]
 80118dc:	e2e5      	b.n	8011eaa <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	78db      	ldrb	r3, [r3, #3]
 80118e2:	2b02      	cmp	r3, #2
 80118e4:	d11e      	bne.n	8011924 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80118e6:	687a      	ldr	r2, [r7, #4]
 80118e8:	683b      	ldr	r3, [r7, #0]
 80118ea:	781b      	ldrb	r3, [r3, #0]
 80118ec:	009b      	lsls	r3, r3, #2
 80118ee:	4413      	add	r3, r2
 80118f0:	881b      	ldrh	r3, [r3, #0]
 80118f2:	b29b      	uxth	r3, r3
 80118f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118fc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8011900:	687a      	ldr	r2, [r7, #4]
 8011902:	683b      	ldr	r3, [r7, #0]
 8011904:	781b      	ldrb	r3, [r3, #0]
 8011906:	009b      	lsls	r3, r3, #2
 8011908:	441a      	add	r2, r3
 801190a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801190e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011912:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011916:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801191a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801191e:	b29b      	uxth	r3, r3
 8011920:	8013      	strh	r3, [r2, #0]
 8011922:	e01d      	b.n	8011960 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011924:	687a      	ldr	r2, [r7, #4]
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	781b      	ldrb	r3, [r3, #0]
 801192a:	009b      	lsls	r3, r3, #2
 801192c:	4413      	add	r3, r2
 801192e:	881b      	ldrh	r3, [r3, #0]
 8011930:	b29b      	uxth	r3, r3
 8011932:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801193a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801193e:	687a      	ldr	r2, [r7, #4]
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	781b      	ldrb	r3, [r3, #0]
 8011944:	009b      	lsls	r3, r3, #2
 8011946:	441a      	add	r2, r3
 8011948:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 801194c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011950:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011954:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801195c:	b29b      	uxth	r3, r3
 801195e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801196a:	b29b      	uxth	r3, r3
 801196c:	461a      	mov	r2, r3
 801196e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011970:	4413      	add	r3, r2
 8011972:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011974:	683b      	ldr	r3, [r7, #0]
 8011976:	781b      	ldrb	r3, [r3, #0]
 8011978:	00da      	lsls	r2, r3, #3
 801197a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801197c:	4413      	add	r3, r2
 801197e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011982:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011984:	683b      	ldr	r3, [r7, #0]
 8011986:	891b      	ldrh	r3, [r3, #8]
 8011988:	085b      	lsrs	r3, r3, #1
 801198a:	b29b      	uxth	r3, r3
 801198c:	005b      	lsls	r3, r3, #1
 801198e:	b29a      	uxth	r2, r3
 8011990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011992:	801a      	strh	r2, [r3, #0]
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	677b      	str	r3, [r7, #116]	@ 0x74
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801199e:	b29b      	uxth	r3, r3
 80119a0:	461a      	mov	r2, r3
 80119a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80119a4:	4413      	add	r3, r2
 80119a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80119a8:	683b      	ldr	r3, [r7, #0]
 80119aa:	781b      	ldrb	r3, [r3, #0]
 80119ac:	00da      	lsls	r2, r3, #3
 80119ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80119b0:	4413      	add	r3, r2
 80119b2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80119b6:	673b      	str	r3, [r7, #112]	@ 0x70
 80119b8:	683b      	ldr	r3, [r7, #0]
 80119ba:	895b      	ldrh	r3, [r3, #10]
 80119bc:	085b      	lsrs	r3, r3, #1
 80119be:	b29b      	uxth	r3, r3
 80119c0:	005b      	lsls	r3, r3, #1
 80119c2:	b29a      	uxth	r2, r3
 80119c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80119c6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	785b      	ldrb	r3, [r3, #1]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	f040 81af 	bne.w	8011d30 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80119d2:	687a      	ldr	r2, [r7, #4]
 80119d4:	683b      	ldr	r3, [r7, #0]
 80119d6:	781b      	ldrb	r3, [r3, #0]
 80119d8:	009b      	lsls	r3, r3, #2
 80119da:	4413      	add	r3, r2
 80119dc:	881b      	ldrh	r3, [r3, #0]
 80119de:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80119e2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80119e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d01d      	beq.n	8011a2a <USB_ActivateEndpoint+0x53e>
 80119ee:	687a      	ldr	r2, [r7, #4]
 80119f0:	683b      	ldr	r3, [r7, #0]
 80119f2:	781b      	ldrb	r3, [r3, #0]
 80119f4:	009b      	lsls	r3, r3, #2
 80119f6:	4413      	add	r3, r2
 80119f8:	881b      	ldrh	r3, [r3, #0]
 80119fa:	b29b      	uxth	r3, r3
 80119fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a04:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8011a08:	687a      	ldr	r2, [r7, #4]
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	781b      	ldrb	r3, [r3, #0]
 8011a0e:	009b      	lsls	r3, r3, #2
 8011a10:	441a      	add	r2, r3
 8011a12:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8011a16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a1e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a26:	b29b      	uxth	r3, r3
 8011a28:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011a2a:	687a      	ldr	r2, [r7, #4]
 8011a2c:	683b      	ldr	r3, [r7, #0]
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	009b      	lsls	r3, r3, #2
 8011a32:	4413      	add	r3, r2
 8011a34:	881b      	ldrh	r3, [r3, #0]
 8011a36:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8011a3a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8011a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d01d      	beq.n	8011a82 <USB_ActivateEndpoint+0x596>
 8011a46:	687a      	ldr	r2, [r7, #4]
 8011a48:	683b      	ldr	r3, [r7, #0]
 8011a4a:	781b      	ldrb	r3, [r3, #0]
 8011a4c:	009b      	lsls	r3, r3, #2
 8011a4e:	4413      	add	r3, r2
 8011a50:	881b      	ldrh	r3, [r3, #0]
 8011a52:	b29b      	uxth	r3, r3
 8011a54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a5c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8011a60:	687a      	ldr	r2, [r7, #4]
 8011a62:	683b      	ldr	r3, [r7, #0]
 8011a64:	781b      	ldrb	r3, [r3, #0]
 8011a66:	009b      	lsls	r3, r3, #2
 8011a68:	441a      	add	r2, r3
 8011a6a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8011a6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a7a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011a7e:	b29b      	uxth	r3, r3
 8011a80:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8011a82:	683b      	ldr	r3, [r7, #0]
 8011a84:	785b      	ldrb	r3, [r3, #1]
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d16b      	bne.n	8011b62 <USB_ActivateEndpoint+0x676>
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a94:	b29b      	uxth	r3, r3
 8011a96:	461a      	mov	r2, r3
 8011a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a9a:	4413      	add	r3, r2
 8011a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a9e:	683b      	ldr	r3, [r7, #0]
 8011aa0:	781b      	ldrb	r3, [r3, #0]
 8011aa2:	00da      	lsls	r2, r3, #3
 8011aa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011aa6:	4413      	add	r3, r2
 8011aa8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ab0:	881b      	ldrh	r3, [r3, #0]
 8011ab2:	b29b      	uxth	r3, r3
 8011ab4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011ab8:	b29a      	uxth	r2, r3
 8011aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011abc:	801a      	strh	r2, [r3, #0]
 8011abe:	683b      	ldr	r3, [r7, #0]
 8011ac0:	691b      	ldr	r3, [r3, #16]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d10a      	bne.n	8011adc <USB_ActivateEndpoint+0x5f0>
 8011ac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ac8:	881b      	ldrh	r3, [r3, #0]
 8011aca:	b29b      	uxth	r3, r3
 8011acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ad4:	b29a      	uxth	r2, r3
 8011ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ad8:	801a      	strh	r2, [r3, #0]
 8011ada:	e05d      	b.n	8011b98 <USB_ActivateEndpoint+0x6ac>
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	691b      	ldr	r3, [r3, #16]
 8011ae0:	2b3e      	cmp	r3, #62	@ 0x3e
 8011ae2:	d81c      	bhi.n	8011b1e <USB_ActivateEndpoint+0x632>
 8011ae4:	683b      	ldr	r3, [r7, #0]
 8011ae6:	691b      	ldr	r3, [r3, #16]
 8011ae8:	085b      	lsrs	r3, r3, #1
 8011aea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011aee:	683b      	ldr	r3, [r7, #0]
 8011af0:	691b      	ldr	r3, [r3, #16]
 8011af2:	f003 0301 	and.w	r3, r3, #1
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d004      	beq.n	8011b04 <USB_ActivateEndpoint+0x618>
 8011afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011afe:	3301      	adds	r3, #1
 8011b00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011b04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b06:	881b      	ldrh	r3, [r3, #0]
 8011b08:	b29a      	uxth	r2, r3
 8011b0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	029b      	lsls	r3, r3, #10
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	4313      	orrs	r3, r2
 8011b16:	b29a      	uxth	r2, r3
 8011b18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b1a:	801a      	strh	r2, [r3, #0]
 8011b1c:	e03c      	b.n	8011b98 <USB_ActivateEndpoint+0x6ac>
 8011b1e:	683b      	ldr	r3, [r7, #0]
 8011b20:	691b      	ldr	r3, [r3, #16]
 8011b22:	095b      	lsrs	r3, r3, #5
 8011b24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011b28:	683b      	ldr	r3, [r7, #0]
 8011b2a:	691b      	ldr	r3, [r3, #16]
 8011b2c:	f003 031f 	and.w	r3, r3, #31
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d104      	bne.n	8011b3e <USB_ActivateEndpoint+0x652>
 8011b34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b38:	3b01      	subs	r3, #1
 8011b3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b40:	881b      	ldrh	r3, [r3, #0]
 8011b42:	b29a      	uxth	r2, r3
 8011b44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b48:	b29b      	uxth	r3, r3
 8011b4a:	029b      	lsls	r3, r3, #10
 8011b4c:	b29b      	uxth	r3, r3
 8011b4e:	4313      	orrs	r3, r2
 8011b50:	b29b      	uxth	r3, r3
 8011b52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b5a:	b29a      	uxth	r2, r3
 8011b5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b5e:	801a      	strh	r2, [r3, #0]
 8011b60:	e01a      	b.n	8011b98 <USB_ActivateEndpoint+0x6ac>
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	785b      	ldrb	r3, [r3, #1]
 8011b66:	2b01      	cmp	r3, #1
 8011b68:	d116      	bne.n	8011b98 <USB_ActivateEndpoint+0x6ac>
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b74:	b29b      	uxth	r3, r3
 8011b76:	461a      	mov	r2, r3
 8011b78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011b7a:	4413      	add	r3, r2
 8011b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8011b7e:	683b      	ldr	r3, [r7, #0]
 8011b80:	781b      	ldrb	r3, [r3, #0]
 8011b82:	00da      	lsls	r2, r3, #3
 8011b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011b86:	4413      	add	r3, r2
 8011b88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011b8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	691b      	ldr	r3, [r3, #16]
 8011b92:	b29a      	uxth	r2, r3
 8011b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011b96:	801a      	strh	r2, [r3, #0]
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	785b      	ldrb	r3, [r3, #1]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d16b      	bne.n	8011c7c <USB_ActivateEndpoint+0x790>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bae:	b29b      	uxth	r3, r3
 8011bb0:	461a      	mov	r2, r3
 8011bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bb4:	4413      	add	r3, r2
 8011bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011bb8:	683b      	ldr	r3, [r7, #0]
 8011bba:	781b      	ldrb	r3, [r3, #0]
 8011bbc:	00da      	lsls	r2, r3, #3
 8011bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bc0:	4413      	add	r3, r2
 8011bc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bca:	881b      	ldrh	r3, [r3, #0]
 8011bcc:	b29b      	uxth	r3, r3
 8011bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011bd2:	b29a      	uxth	r2, r3
 8011bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bd6:	801a      	strh	r2, [r3, #0]
 8011bd8:	683b      	ldr	r3, [r7, #0]
 8011bda:	691b      	ldr	r3, [r3, #16]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d10a      	bne.n	8011bf6 <USB_ActivateEndpoint+0x70a>
 8011be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011be2:	881b      	ldrh	r3, [r3, #0]
 8011be4:	b29b      	uxth	r3, r3
 8011be6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bee:	b29a      	uxth	r2, r3
 8011bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bf2:	801a      	strh	r2, [r3, #0]
 8011bf4:	e05b      	b.n	8011cae <USB_ActivateEndpoint+0x7c2>
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	691b      	ldr	r3, [r3, #16]
 8011bfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8011bfc:	d81c      	bhi.n	8011c38 <USB_ActivateEndpoint+0x74c>
 8011bfe:	683b      	ldr	r3, [r7, #0]
 8011c00:	691b      	ldr	r3, [r3, #16]
 8011c02:	085b      	lsrs	r3, r3, #1
 8011c04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	691b      	ldr	r3, [r3, #16]
 8011c0c:	f003 0301 	and.w	r3, r3, #1
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d004      	beq.n	8011c1e <USB_ActivateEndpoint+0x732>
 8011c14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011c18:	3301      	adds	r3, #1
 8011c1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c20:	881b      	ldrh	r3, [r3, #0]
 8011c22:	b29a      	uxth	r2, r3
 8011c24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011c28:	b29b      	uxth	r3, r3
 8011c2a:	029b      	lsls	r3, r3, #10
 8011c2c:	b29b      	uxth	r3, r3
 8011c2e:	4313      	orrs	r3, r2
 8011c30:	b29a      	uxth	r2, r3
 8011c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c34:	801a      	strh	r2, [r3, #0]
 8011c36:	e03a      	b.n	8011cae <USB_ActivateEndpoint+0x7c2>
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	691b      	ldr	r3, [r3, #16]
 8011c3c:	095b      	lsrs	r3, r3, #5
 8011c3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	691b      	ldr	r3, [r3, #16]
 8011c46:	f003 031f 	and.w	r3, r3, #31
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d104      	bne.n	8011c58 <USB_ActivateEndpoint+0x76c>
 8011c4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011c52:	3b01      	subs	r3, #1
 8011c54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c5a:	881b      	ldrh	r3, [r3, #0]
 8011c5c:	b29a      	uxth	r2, r3
 8011c5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	029b      	lsls	r3, r3, #10
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	4313      	orrs	r3, r2
 8011c6a:	b29b      	uxth	r3, r3
 8011c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011c74:	b29a      	uxth	r2, r3
 8011c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c78:	801a      	strh	r2, [r3, #0]
 8011c7a:	e018      	b.n	8011cae <USB_ActivateEndpoint+0x7c2>
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	785b      	ldrb	r3, [r3, #1]
 8011c80:	2b01      	cmp	r3, #1
 8011c82:	d114      	bne.n	8011cae <USB_ActivateEndpoint+0x7c2>
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011c8a:	b29b      	uxth	r3, r3
 8011c8c:	461a      	mov	r2, r3
 8011c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c90:	4413      	add	r3, r2
 8011c92:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	781b      	ldrb	r3, [r3, #0]
 8011c98:	00da      	lsls	r2, r3, #3
 8011c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c9c:	4413      	add	r3, r2
 8011c9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011ca2:	643b      	str	r3, [r7, #64]	@ 0x40
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	691b      	ldr	r3, [r3, #16]
 8011ca8:	b29a      	uxth	r2, r3
 8011caa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011cac:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011cae:	687a      	ldr	r2, [r7, #4]
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	009b      	lsls	r3, r3, #2
 8011cb6:	4413      	add	r3, r2
 8011cb8:	881b      	ldrh	r3, [r3, #0]
 8011cba:	b29b      	uxth	r3, r3
 8011cbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011cc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cc4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011cc6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011cc8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011ccc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011cce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011cd0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011cd4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011cd6:	687a      	ldr	r2, [r7, #4]
 8011cd8:	683b      	ldr	r3, [r7, #0]
 8011cda:	781b      	ldrb	r3, [r3, #0]
 8011cdc:	009b      	lsls	r3, r3, #2
 8011cde:	441a      	add	r2, r3
 8011ce0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011ce2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ce6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cf2:	b29b      	uxth	r3, r3
 8011cf4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011cf6:	687a      	ldr	r2, [r7, #4]
 8011cf8:	683b      	ldr	r3, [r7, #0]
 8011cfa:	781b      	ldrb	r3, [r3, #0]
 8011cfc:	009b      	lsls	r3, r3, #2
 8011cfe:	4413      	add	r3, r2
 8011d00:	881b      	ldrh	r3, [r3, #0]
 8011d02:	b29b      	uxth	r3, r3
 8011d04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d0c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8011d0e:	687a      	ldr	r2, [r7, #4]
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	781b      	ldrb	r3, [r3, #0]
 8011d14:	009b      	lsls	r3, r3, #2
 8011d16:	441a      	add	r2, r3
 8011d18:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011d1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d2a:	b29b      	uxth	r3, r3
 8011d2c:	8013      	strh	r3, [r2, #0]
 8011d2e:	e0bc      	b.n	8011eaa <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011d30:	687a      	ldr	r2, [r7, #4]
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	009b      	lsls	r3, r3, #2
 8011d38:	4413      	add	r3, r2
 8011d3a:	881b      	ldrh	r3, [r3, #0]
 8011d3c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011d40:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011d44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d01d      	beq.n	8011d88 <USB_ActivateEndpoint+0x89c>
 8011d4c:	687a      	ldr	r2, [r7, #4]
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	781b      	ldrb	r3, [r3, #0]
 8011d52:	009b      	lsls	r3, r3, #2
 8011d54:	4413      	add	r3, r2
 8011d56:	881b      	ldrh	r3, [r3, #0]
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d62:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011d66:	687a      	ldr	r2, [r7, #4]
 8011d68:	683b      	ldr	r3, [r7, #0]
 8011d6a:	781b      	ldrb	r3, [r3, #0]
 8011d6c:	009b      	lsls	r3, r3, #2
 8011d6e:	441a      	add	r2, r3
 8011d70:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011d74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011d80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d84:	b29b      	uxth	r3, r3
 8011d86:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011d88:	687a      	ldr	r2, [r7, #4]
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	781b      	ldrb	r3, [r3, #0]
 8011d8e:	009b      	lsls	r3, r3, #2
 8011d90:	4413      	add	r3, r2
 8011d92:	881b      	ldrh	r3, [r3, #0]
 8011d94:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011d98:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d01d      	beq.n	8011de0 <USB_ActivateEndpoint+0x8f4>
 8011da4:	687a      	ldr	r2, [r7, #4]
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	781b      	ldrb	r3, [r3, #0]
 8011daa:	009b      	lsls	r3, r3, #2
 8011dac:	4413      	add	r3, r2
 8011dae:	881b      	ldrh	r3, [r3, #0]
 8011db0:	b29b      	uxth	r3, r3
 8011db2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dba:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011dbe:	687a      	ldr	r2, [r7, #4]
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	781b      	ldrb	r3, [r3, #0]
 8011dc4:	009b      	lsls	r3, r3, #2
 8011dc6:	441a      	add	r2, r3
 8011dc8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011dcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011dd8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	78db      	ldrb	r3, [r3, #3]
 8011de4:	2b01      	cmp	r3, #1
 8011de6:	d024      	beq.n	8011e32 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011de8:	687a      	ldr	r2, [r7, #4]
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	781b      	ldrb	r3, [r3, #0]
 8011dee:	009b      	lsls	r3, r3, #2
 8011df0:	4413      	add	r3, r2
 8011df2:	881b      	ldrh	r3, [r3, #0]
 8011df4:	b29b      	uxth	r3, r3
 8011df6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011dfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011dfe:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011e02:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011e06:	f083 0320 	eor.w	r3, r3, #32
 8011e0a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011e0e:	687a      	ldr	r2, [r7, #4]
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	781b      	ldrb	r3, [r3, #0]
 8011e14:	009b      	lsls	r3, r3, #2
 8011e16:	441a      	add	r2, r3
 8011e18:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011e1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e2c:	b29b      	uxth	r3, r3
 8011e2e:	8013      	strh	r3, [r2, #0]
 8011e30:	e01d      	b.n	8011e6e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011e32:	687a      	ldr	r2, [r7, #4]
 8011e34:	683b      	ldr	r3, [r7, #0]
 8011e36:	781b      	ldrb	r3, [r3, #0]
 8011e38:	009b      	lsls	r3, r3, #2
 8011e3a:	4413      	add	r3, r2
 8011e3c:	881b      	ldrh	r3, [r3, #0]
 8011e3e:	b29b      	uxth	r3, r3
 8011e40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e48:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011e4c:	687a      	ldr	r2, [r7, #4]
 8011e4e:	683b      	ldr	r3, [r7, #0]
 8011e50:	781b      	ldrb	r3, [r3, #0]
 8011e52:	009b      	lsls	r3, r3, #2
 8011e54:	441a      	add	r2, r3
 8011e56:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011e5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e6a:	b29b      	uxth	r3, r3
 8011e6c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011e6e:	687a      	ldr	r2, [r7, #4]
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	781b      	ldrb	r3, [r3, #0]
 8011e74:	009b      	lsls	r3, r3, #2
 8011e76:	4413      	add	r3, r2
 8011e78:	881b      	ldrh	r3, [r3, #0]
 8011e7a:	b29b      	uxth	r3, r3
 8011e7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e84:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011e88:	687a      	ldr	r2, [r7, #4]
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	781b      	ldrb	r3, [r3, #0]
 8011e8e:	009b      	lsls	r3, r3, #2
 8011e90:	441a      	add	r2, r3
 8011e92:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011e96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ea6:	b29b      	uxth	r3, r3
 8011ea8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011eaa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011eae:	4618      	mov	r0, r3
 8011eb0:	379c      	adds	r7, #156	@ 0x9c
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr
 8011eba:	bf00      	nop

08011ebc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011ebc:	b480      	push	{r7}
 8011ebe:	b08d      	sub	sp, #52	@ 0x34
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
 8011ec4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	7b1b      	ldrb	r3, [r3, #12]
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	f040 808e 	bne.w	8011fec <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	785b      	ldrb	r3, [r3, #1]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d044      	beq.n	8011f62 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011ed8:	687a      	ldr	r2, [r7, #4]
 8011eda:	683b      	ldr	r3, [r7, #0]
 8011edc:	781b      	ldrb	r3, [r3, #0]
 8011ede:	009b      	lsls	r3, r3, #2
 8011ee0:	4413      	add	r3, r2
 8011ee2:	881b      	ldrh	r3, [r3, #0]
 8011ee4:	81bb      	strh	r3, [r7, #12]
 8011ee6:	89bb      	ldrh	r3, [r7, #12]
 8011ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d01b      	beq.n	8011f28 <USB_DeactivateEndpoint+0x6c>
 8011ef0:	687a      	ldr	r2, [r7, #4]
 8011ef2:	683b      	ldr	r3, [r7, #0]
 8011ef4:	781b      	ldrb	r3, [r3, #0]
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	4413      	add	r3, r2
 8011efa:	881b      	ldrh	r3, [r3, #0]
 8011efc:	b29b      	uxth	r3, r3
 8011efe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f06:	817b      	strh	r3, [r7, #10]
 8011f08:	687a      	ldr	r2, [r7, #4]
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	781b      	ldrb	r3, [r3, #0]
 8011f0e:	009b      	lsls	r3, r3, #2
 8011f10:	441a      	add	r2, r3
 8011f12:	897b      	ldrh	r3, [r7, #10]
 8011f14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f20:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011f24:	b29b      	uxth	r3, r3
 8011f26:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011f28:	687a      	ldr	r2, [r7, #4]
 8011f2a:	683b      	ldr	r3, [r7, #0]
 8011f2c:	781b      	ldrb	r3, [r3, #0]
 8011f2e:	009b      	lsls	r3, r3, #2
 8011f30:	4413      	add	r3, r2
 8011f32:	881b      	ldrh	r3, [r3, #0]
 8011f34:	b29b      	uxth	r3, r3
 8011f36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011f3e:	813b      	strh	r3, [r7, #8]
 8011f40:	687a      	ldr	r2, [r7, #4]
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	781b      	ldrb	r3, [r3, #0]
 8011f46:	009b      	lsls	r3, r3, #2
 8011f48:	441a      	add	r2, r3
 8011f4a:	893b      	ldrh	r3, [r7, #8]
 8011f4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f5c:	b29b      	uxth	r3, r3
 8011f5e:	8013      	strh	r3, [r2, #0]
 8011f60:	e192      	b.n	8012288 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011f62:	687a      	ldr	r2, [r7, #4]
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	781b      	ldrb	r3, [r3, #0]
 8011f68:	009b      	lsls	r3, r3, #2
 8011f6a:	4413      	add	r3, r2
 8011f6c:	881b      	ldrh	r3, [r3, #0]
 8011f6e:	827b      	strh	r3, [r7, #18]
 8011f70:	8a7b      	ldrh	r3, [r7, #18]
 8011f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d01b      	beq.n	8011fb2 <USB_DeactivateEndpoint+0xf6>
 8011f7a:	687a      	ldr	r2, [r7, #4]
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	781b      	ldrb	r3, [r3, #0]
 8011f80:	009b      	lsls	r3, r3, #2
 8011f82:	4413      	add	r3, r2
 8011f84:	881b      	ldrh	r3, [r3, #0]
 8011f86:	b29b      	uxth	r3, r3
 8011f88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f90:	823b      	strh	r3, [r7, #16]
 8011f92:	687a      	ldr	r2, [r7, #4]
 8011f94:	683b      	ldr	r3, [r7, #0]
 8011f96:	781b      	ldrb	r3, [r3, #0]
 8011f98:	009b      	lsls	r3, r3, #2
 8011f9a:	441a      	add	r2, r3
 8011f9c:	8a3b      	ldrh	r3, [r7, #16]
 8011f9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fa2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fa6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011fb2:	687a      	ldr	r2, [r7, #4]
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	781b      	ldrb	r3, [r3, #0]
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	4413      	add	r3, r2
 8011fbc:	881b      	ldrh	r3, [r3, #0]
 8011fbe:	b29b      	uxth	r3, r3
 8011fc0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fc8:	81fb      	strh	r3, [r7, #14]
 8011fca:	687a      	ldr	r2, [r7, #4]
 8011fcc:	683b      	ldr	r3, [r7, #0]
 8011fce:	781b      	ldrb	r3, [r3, #0]
 8011fd0:	009b      	lsls	r3, r3, #2
 8011fd2:	441a      	add	r2, r3
 8011fd4:	89fb      	ldrh	r3, [r7, #14]
 8011fd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fe6:	b29b      	uxth	r3, r3
 8011fe8:	8013      	strh	r3, [r2, #0]
 8011fea:	e14d      	b.n	8012288 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	785b      	ldrb	r3, [r3, #1]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	f040 80a5 	bne.w	8012140 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ff6:	687a      	ldr	r2, [r7, #4]
 8011ff8:	683b      	ldr	r3, [r7, #0]
 8011ffa:	781b      	ldrb	r3, [r3, #0]
 8011ffc:	009b      	lsls	r3, r3, #2
 8011ffe:	4413      	add	r3, r2
 8012000:	881b      	ldrh	r3, [r3, #0]
 8012002:	843b      	strh	r3, [r7, #32]
 8012004:	8c3b      	ldrh	r3, [r7, #32]
 8012006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801200a:	2b00      	cmp	r3, #0
 801200c:	d01b      	beq.n	8012046 <USB_DeactivateEndpoint+0x18a>
 801200e:	687a      	ldr	r2, [r7, #4]
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	781b      	ldrb	r3, [r3, #0]
 8012014:	009b      	lsls	r3, r3, #2
 8012016:	4413      	add	r3, r2
 8012018:	881b      	ldrh	r3, [r3, #0]
 801201a:	b29b      	uxth	r3, r3
 801201c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012024:	83fb      	strh	r3, [r7, #30]
 8012026:	687a      	ldr	r2, [r7, #4]
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	781b      	ldrb	r3, [r3, #0]
 801202c:	009b      	lsls	r3, r3, #2
 801202e:	441a      	add	r2, r3
 8012030:	8bfb      	ldrh	r3, [r7, #30]
 8012032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801203a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801203e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012042:	b29b      	uxth	r3, r3
 8012044:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012046:	687a      	ldr	r2, [r7, #4]
 8012048:	683b      	ldr	r3, [r7, #0]
 801204a:	781b      	ldrb	r3, [r3, #0]
 801204c:	009b      	lsls	r3, r3, #2
 801204e:	4413      	add	r3, r2
 8012050:	881b      	ldrh	r3, [r3, #0]
 8012052:	83bb      	strh	r3, [r7, #28]
 8012054:	8bbb      	ldrh	r3, [r7, #28]
 8012056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801205a:	2b00      	cmp	r3, #0
 801205c:	d01b      	beq.n	8012096 <USB_DeactivateEndpoint+0x1da>
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	683b      	ldr	r3, [r7, #0]
 8012062:	781b      	ldrb	r3, [r3, #0]
 8012064:	009b      	lsls	r3, r3, #2
 8012066:	4413      	add	r3, r2
 8012068:	881b      	ldrh	r3, [r3, #0]
 801206a:	b29b      	uxth	r3, r3
 801206c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012070:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012074:	837b      	strh	r3, [r7, #26]
 8012076:	687a      	ldr	r2, [r7, #4]
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	781b      	ldrb	r3, [r3, #0]
 801207c:	009b      	lsls	r3, r3, #2
 801207e:	441a      	add	r2, r3
 8012080:	8b7b      	ldrh	r3, [r7, #26]
 8012082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801208a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801208e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012092:	b29b      	uxth	r3, r3
 8012094:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8012096:	687a      	ldr	r2, [r7, #4]
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	781b      	ldrb	r3, [r3, #0]
 801209c:	009b      	lsls	r3, r3, #2
 801209e:	4413      	add	r3, r2
 80120a0:	881b      	ldrh	r3, [r3, #0]
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120ac:	833b      	strh	r3, [r7, #24]
 80120ae:	687a      	ldr	r2, [r7, #4]
 80120b0:	683b      	ldr	r3, [r7, #0]
 80120b2:	781b      	ldrb	r3, [r3, #0]
 80120b4:	009b      	lsls	r3, r3, #2
 80120b6:	441a      	add	r2, r3
 80120b8:	8b3b      	ldrh	r3, [r7, #24]
 80120ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80120be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80120c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80120c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80120ca:	b29b      	uxth	r3, r3
 80120cc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	781b      	ldrb	r3, [r3, #0]
 80120d4:	009b      	lsls	r3, r3, #2
 80120d6:	4413      	add	r3, r2
 80120d8:	881b      	ldrh	r3, [r3, #0]
 80120da:	b29b      	uxth	r3, r3
 80120dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80120e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120e4:	82fb      	strh	r3, [r7, #22]
 80120e6:	687a      	ldr	r2, [r7, #4]
 80120e8:	683b      	ldr	r3, [r7, #0]
 80120ea:	781b      	ldrb	r3, [r3, #0]
 80120ec:	009b      	lsls	r3, r3, #2
 80120ee:	441a      	add	r2, r3
 80120f0:	8afb      	ldrh	r3, [r7, #22]
 80120f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80120f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80120fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80120fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012102:	b29b      	uxth	r3, r3
 8012104:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8012106:	687a      	ldr	r2, [r7, #4]
 8012108:	683b      	ldr	r3, [r7, #0]
 801210a:	781b      	ldrb	r3, [r3, #0]
 801210c:	009b      	lsls	r3, r3, #2
 801210e:	4413      	add	r3, r2
 8012110:	881b      	ldrh	r3, [r3, #0]
 8012112:	b29b      	uxth	r3, r3
 8012114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012118:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801211c:	82bb      	strh	r3, [r7, #20]
 801211e:	687a      	ldr	r2, [r7, #4]
 8012120:	683b      	ldr	r3, [r7, #0]
 8012122:	781b      	ldrb	r3, [r3, #0]
 8012124:	009b      	lsls	r3, r3, #2
 8012126:	441a      	add	r2, r3
 8012128:	8abb      	ldrh	r3, [r7, #20]
 801212a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801212e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801213a:	b29b      	uxth	r3, r3
 801213c:	8013      	strh	r3, [r2, #0]
 801213e:	e0a3      	b.n	8012288 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012140:	687a      	ldr	r2, [r7, #4]
 8012142:	683b      	ldr	r3, [r7, #0]
 8012144:	781b      	ldrb	r3, [r3, #0]
 8012146:	009b      	lsls	r3, r3, #2
 8012148:	4413      	add	r3, r2
 801214a:	881b      	ldrh	r3, [r3, #0]
 801214c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801214e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012154:	2b00      	cmp	r3, #0
 8012156:	d01b      	beq.n	8012190 <USB_DeactivateEndpoint+0x2d4>
 8012158:	687a      	ldr	r2, [r7, #4]
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	781b      	ldrb	r3, [r3, #0]
 801215e:	009b      	lsls	r3, r3, #2
 8012160:	4413      	add	r3, r2
 8012162:	881b      	ldrh	r3, [r3, #0]
 8012164:	b29b      	uxth	r3, r3
 8012166:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801216a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801216e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012170:	687a      	ldr	r2, [r7, #4]
 8012172:	683b      	ldr	r3, [r7, #0]
 8012174:	781b      	ldrb	r3, [r3, #0]
 8012176:	009b      	lsls	r3, r3, #2
 8012178:	441a      	add	r2, r3
 801217a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801217c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012184:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801218c:	b29b      	uxth	r3, r3
 801218e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012190:	687a      	ldr	r2, [r7, #4]
 8012192:	683b      	ldr	r3, [r7, #0]
 8012194:	781b      	ldrb	r3, [r3, #0]
 8012196:	009b      	lsls	r3, r3, #2
 8012198:	4413      	add	r3, r2
 801219a:	881b      	ldrh	r3, [r3, #0]
 801219c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 801219e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80121a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d01b      	beq.n	80121e0 <USB_DeactivateEndpoint+0x324>
 80121a8:	687a      	ldr	r2, [r7, #4]
 80121aa:	683b      	ldr	r3, [r7, #0]
 80121ac:	781b      	ldrb	r3, [r3, #0]
 80121ae:	009b      	lsls	r3, r3, #2
 80121b0:	4413      	add	r3, r2
 80121b2:	881b      	ldrh	r3, [r3, #0]
 80121b4:	b29b      	uxth	r3, r3
 80121b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80121ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80121be:	853b      	strh	r3, [r7, #40]	@ 0x28
 80121c0:	687a      	ldr	r2, [r7, #4]
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	781b      	ldrb	r3, [r3, #0]
 80121c6:	009b      	lsls	r3, r3, #2
 80121c8:	441a      	add	r2, r3
 80121ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80121cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80121d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80121d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80121dc:	b29b      	uxth	r3, r3
 80121de:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80121e0:	687a      	ldr	r2, [r7, #4]
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	781b      	ldrb	r3, [r3, #0]
 80121e6:	009b      	lsls	r3, r3, #2
 80121e8:	4413      	add	r3, r2
 80121ea:	881b      	ldrh	r3, [r3, #0]
 80121ec:	b29b      	uxth	r3, r3
 80121ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80121f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80121f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80121f8:	687a      	ldr	r2, [r7, #4]
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	781b      	ldrb	r3, [r3, #0]
 80121fe:	009b      	lsls	r3, r3, #2
 8012200:	441a      	add	r2, r3
 8012202:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012204:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012208:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801220c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012214:	b29b      	uxth	r3, r3
 8012216:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8012218:	687a      	ldr	r2, [r7, #4]
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	781b      	ldrb	r3, [r3, #0]
 801221e:	009b      	lsls	r3, r3, #2
 8012220:	4413      	add	r3, r2
 8012222:	881b      	ldrh	r3, [r3, #0]
 8012224:	b29b      	uxth	r3, r3
 8012226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801222a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801222e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012230:	687a      	ldr	r2, [r7, #4]
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	009b      	lsls	r3, r3, #2
 8012238:	441a      	add	r2, r3
 801223a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801223c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012240:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801224c:	b29b      	uxth	r3, r3
 801224e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012250:	687a      	ldr	r2, [r7, #4]
 8012252:	683b      	ldr	r3, [r7, #0]
 8012254:	781b      	ldrb	r3, [r3, #0]
 8012256:	009b      	lsls	r3, r3, #2
 8012258:	4413      	add	r3, r2
 801225a:	881b      	ldrh	r3, [r3, #0]
 801225c:	b29b      	uxth	r3, r3
 801225e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012266:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012268:	687a      	ldr	r2, [r7, #4]
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	781b      	ldrb	r3, [r3, #0]
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	441a      	add	r2, r3
 8012272:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012274:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012278:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801227c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012284:	b29b      	uxth	r3, r3
 8012286:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8012288:	2300      	movs	r3, #0
}
 801228a:	4618      	mov	r0, r3
 801228c:	3734      	adds	r7, #52	@ 0x34
 801228e:	46bd      	mov	sp, r7
 8012290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012294:	4770      	bx	lr

08012296 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012296:	b580      	push	{r7, lr}
 8012298:	b0ac      	sub	sp, #176	@ 0xb0
 801229a:	af00      	add	r7, sp, #0
 801229c:	6078      	str	r0, [r7, #4]
 801229e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	785b      	ldrb	r3, [r3, #1]
 80122a4:	2b01      	cmp	r3, #1
 80122a6:	f040 84ca 	bne.w	8012c3e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	699a      	ldr	r2, [r3, #24]
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	691b      	ldr	r3, [r3, #16]
 80122b2:	429a      	cmp	r2, r3
 80122b4:	d904      	bls.n	80122c0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80122b6:	683b      	ldr	r3, [r7, #0]
 80122b8:	691b      	ldr	r3, [r3, #16]
 80122ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80122be:	e003      	b.n	80122c8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	699b      	ldr	r3, [r3, #24]
 80122c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80122c8:	683b      	ldr	r3, [r7, #0]
 80122ca:	7b1b      	ldrb	r3, [r3, #12]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d122      	bne.n	8012316 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80122d0:	683b      	ldr	r3, [r7, #0]
 80122d2:	6959      	ldr	r1, [r3, #20]
 80122d4:	683b      	ldr	r3, [r7, #0]
 80122d6:	88da      	ldrh	r2, [r3, #6]
 80122d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122dc:	b29b      	uxth	r3, r3
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f000 febd 	bl	801305e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	613b      	str	r3, [r7, #16]
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122ee:	b29b      	uxth	r3, r3
 80122f0:	461a      	mov	r2, r3
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	4413      	add	r3, r2
 80122f6:	613b      	str	r3, [r7, #16]
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	781b      	ldrb	r3, [r3, #0]
 80122fc:	00da      	lsls	r2, r3, #3
 80122fe:	693b      	ldr	r3, [r7, #16]
 8012300:	4413      	add	r3, r2
 8012302:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012306:	60fb      	str	r3, [r7, #12]
 8012308:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801230c:	b29a      	uxth	r2, r3
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	801a      	strh	r2, [r3, #0]
 8012312:	f000 bc6f 	b.w	8012bf4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8012316:	683b      	ldr	r3, [r7, #0]
 8012318:	78db      	ldrb	r3, [r3, #3]
 801231a:	2b02      	cmp	r3, #2
 801231c:	f040 831e 	bne.w	801295c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	6a1a      	ldr	r2, [r3, #32]
 8012324:	683b      	ldr	r3, [r7, #0]
 8012326:	691b      	ldr	r3, [r3, #16]
 8012328:	429a      	cmp	r2, r3
 801232a:	f240 82cf 	bls.w	80128cc <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801232e:	687a      	ldr	r2, [r7, #4]
 8012330:	683b      	ldr	r3, [r7, #0]
 8012332:	781b      	ldrb	r3, [r3, #0]
 8012334:	009b      	lsls	r3, r3, #2
 8012336:	4413      	add	r3, r2
 8012338:	881b      	ldrh	r3, [r3, #0]
 801233a:	b29b      	uxth	r3, r3
 801233c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012344:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8012348:	687a      	ldr	r2, [r7, #4]
 801234a:	683b      	ldr	r3, [r7, #0]
 801234c:	781b      	ldrb	r3, [r3, #0]
 801234e:	009b      	lsls	r3, r3, #2
 8012350:	441a      	add	r2, r3
 8012352:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8012356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801235a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801235e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012366:	b29b      	uxth	r3, r3
 8012368:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	6a1a      	ldr	r2, [r3, #32]
 801236e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012372:	1ad2      	subs	r2, r2, r3
 8012374:	683b      	ldr	r3, [r7, #0]
 8012376:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8012378:	687a      	ldr	r2, [r7, #4]
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	781b      	ldrb	r3, [r3, #0]
 801237e:	009b      	lsls	r3, r3, #2
 8012380:	4413      	add	r3, r2
 8012382:	881b      	ldrh	r3, [r3, #0]
 8012384:	b29b      	uxth	r3, r3
 8012386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801238a:	2b00      	cmp	r3, #0
 801238c:	f000 814f 	beq.w	801262e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	633b      	str	r3, [r7, #48]	@ 0x30
 8012394:	683b      	ldr	r3, [r7, #0]
 8012396:	785b      	ldrb	r3, [r3, #1]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d16b      	bne.n	8012474 <USB_EPStartXfer+0x1de>
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123a6:	b29b      	uxth	r3, r3
 80123a8:	461a      	mov	r2, r3
 80123aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123ac:	4413      	add	r3, r2
 80123ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80123b0:	683b      	ldr	r3, [r7, #0]
 80123b2:	781b      	ldrb	r3, [r3, #0]
 80123b4:	00da      	lsls	r2, r3, #3
 80123b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b8:	4413      	add	r3, r2
 80123ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80123be:	627b      	str	r3, [r7, #36]	@ 0x24
 80123c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123c2:	881b      	ldrh	r3, [r3, #0]
 80123c4:	b29b      	uxth	r3, r3
 80123c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80123ca:	b29a      	uxth	r2, r3
 80123cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ce:	801a      	strh	r2, [r3, #0]
 80123d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d10a      	bne.n	80123ee <USB_EPStartXfer+0x158>
 80123d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123da:	881b      	ldrh	r3, [r3, #0]
 80123dc:	b29b      	uxth	r3, r3
 80123de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123e6:	b29a      	uxth	r2, r3
 80123e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ea:	801a      	strh	r2, [r3, #0]
 80123ec:	e05b      	b.n	80124a6 <USB_EPStartXfer+0x210>
 80123ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123f2:	2b3e      	cmp	r3, #62	@ 0x3e
 80123f4:	d81c      	bhi.n	8012430 <USB_EPStartXfer+0x19a>
 80123f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123fa:	085b      	lsrs	r3, r3, #1
 80123fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012400:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012404:	f003 0301 	and.w	r3, r3, #1
 8012408:	2b00      	cmp	r3, #0
 801240a:	d004      	beq.n	8012416 <USB_EPStartXfer+0x180>
 801240c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012410:	3301      	adds	r3, #1
 8012412:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012418:	881b      	ldrh	r3, [r3, #0]
 801241a:	b29a      	uxth	r2, r3
 801241c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012420:	b29b      	uxth	r3, r3
 8012422:	029b      	lsls	r3, r3, #10
 8012424:	b29b      	uxth	r3, r3
 8012426:	4313      	orrs	r3, r2
 8012428:	b29a      	uxth	r2, r3
 801242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242c:	801a      	strh	r2, [r3, #0]
 801242e:	e03a      	b.n	80124a6 <USB_EPStartXfer+0x210>
 8012430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012434:	095b      	lsrs	r3, r3, #5
 8012436:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801243a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801243e:	f003 031f 	and.w	r3, r3, #31
 8012442:	2b00      	cmp	r3, #0
 8012444:	d104      	bne.n	8012450 <USB_EPStartXfer+0x1ba>
 8012446:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801244a:	3b01      	subs	r3, #1
 801244c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012452:	881b      	ldrh	r3, [r3, #0]
 8012454:	b29a      	uxth	r2, r3
 8012456:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801245a:	b29b      	uxth	r3, r3
 801245c:	029b      	lsls	r3, r3, #10
 801245e:	b29b      	uxth	r3, r3
 8012460:	4313      	orrs	r3, r2
 8012462:	b29b      	uxth	r3, r3
 8012464:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012468:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801246c:	b29a      	uxth	r2, r3
 801246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012470:	801a      	strh	r2, [r3, #0]
 8012472:	e018      	b.n	80124a6 <USB_EPStartXfer+0x210>
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	785b      	ldrb	r3, [r3, #1]
 8012478:	2b01      	cmp	r3, #1
 801247a:	d114      	bne.n	80124a6 <USB_EPStartXfer+0x210>
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012482:	b29b      	uxth	r3, r3
 8012484:	461a      	mov	r2, r3
 8012486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012488:	4413      	add	r3, r2
 801248a:	633b      	str	r3, [r7, #48]	@ 0x30
 801248c:	683b      	ldr	r3, [r7, #0]
 801248e:	781b      	ldrb	r3, [r3, #0]
 8012490:	00da      	lsls	r2, r3, #3
 8012492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012494:	4413      	add	r3, r2
 8012496:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801249a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801249c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124a0:	b29a      	uxth	r2, r3
 80124a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80124a6:	683b      	ldr	r3, [r7, #0]
 80124a8:	895b      	ldrh	r3, [r3, #10]
 80124aa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80124ae:	683b      	ldr	r3, [r7, #0]
 80124b0:	6959      	ldr	r1, [r3, #20]
 80124b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124b6:	b29b      	uxth	r3, r3
 80124b8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f000 fdce 	bl	801305e <USB_WritePMA>
            ep->xfer_buff += len;
 80124c2:	683b      	ldr	r3, [r7, #0]
 80124c4:	695a      	ldr	r2, [r3, #20]
 80124c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124ca:	441a      	add	r2, r3
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80124d0:	683b      	ldr	r3, [r7, #0]
 80124d2:	6a1a      	ldr	r2, [r3, #32]
 80124d4:	683b      	ldr	r3, [r7, #0]
 80124d6:	691b      	ldr	r3, [r3, #16]
 80124d8:	429a      	cmp	r2, r3
 80124da:	d907      	bls.n	80124ec <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80124dc:	683b      	ldr	r3, [r7, #0]
 80124de:	6a1a      	ldr	r2, [r3, #32]
 80124e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124e4:	1ad2      	subs	r2, r2, r3
 80124e6:	683b      	ldr	r3, [r7, #0]
 80124e8:	621a      	str	r2, [r3, #32]
 80124ea:	e006      	b.n	80124fa <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80124ec:	683b      	ldr	r3, [r7, #0]
 80124ee:	6a1b      	ldr	r3, [r3, #32]
 80124f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	2200      	movs	r2, #0
 80124f8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80124fa:	683b      	ldr	r3, [r7, #0]
 80124fc:	785b      	ldrb	r3, [r3, #1]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d16b      	bne.n	80125da <USB_EPStartXfer+0x344>
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	61bb      	str	r3, [r7, #24]
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801250c:	b29b      	uxth	r3, r3
 801250e:	461a      	mov	r2, r3
 8012510:	69bb      	ldr	r3, [r7, #24]
 8012512:	4413      	add	r3, r2
 8012514:	61bb      	str	r3, [r7, #24]
 8012516:	683b      	ldr	r3, [r7, #0]
 8012518:	781b      	ldrb	r3, [r3, #0]
 801251a:	00da      	lsls	r2, r3, #3
 801251c:	69bb      	ldr	r3, [r7, #24]
 801251e:	4413      	add	r3, r2
 8012520:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012524:	617b      	str	r3, [r7, #20]
 8012526:	697b      	ldr	r3, [r7, #20]
 8012528:	881b      	ldrh	r3, [r3, #0]
 801252a:	b29b      	uxth	r3, r3
 801252c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012530:	b29a      	uxth	r2, r3
 8012532:	697b      	ldr	r3, [r7, #20]
 8012534:	801a      	strh	r2, [r3, #0]
 8012536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801253a:	2b00      	cmp	r3, #0
 801253c:	d10a      	bne.n	8012554 <USB_EPStartXfer+0x2be>
 801253e:	697b      	ldr	r3, [r7, #20]
 8012540:	881b      	ldrh	r3, [r3, #0]
 8012542:	b29b      	uxth	r3, r3
 8012544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801254c:	b29a      	uxth	r2, r3
 801254e:	697b      	ldr	r3, [r7, #20]
 8012550:	801a      	strh	r2, [r3, #0]
 8012552:	e05d      	b.n	8012610 <USB_EPStartXfer+0x37a>
 8012554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012558:	2b3e      	cmp	r3, #62	@ 0x3e
 801255a:	d81c      	bhi.n	8012596 <USB_EPStartXfer+0x300>
 801255c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012560:	085b      	lsrs	r3, r3, #1
 8012562:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801256a:	f003 0301 	and.w	r3, r3, #1
 801256e:	2b00      	cmp	r3, #0
 8012570:	d004      	beq.n	801257c <USB_EPStartXfer+0x2e6>
 8012572:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012576:	3301      	adds	r3, #1
 8012578:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801257c:	697b      	ldr	r3, [r7, #20]
 801257e:	881b      	ldrh	r3, [r3, #0]
 8012580:	b29a      	uxth	r2, r3
 8012582:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012586:	b29b      	uxth	r3, r3
 8012588:	029b      	lsls	r3, r3, #10
 801258a:	b29b      	uxth	r3, r3
 801258c:	4313      	orrs	r3, r2
 801258e:	b29a      	uxth	r2, r3
 8012590:	697b      	ldr	r3, [r7, #20]
 8012592:	801a      	strh	r2, [r3, #0]
 8012594:	e03c      	b.n	8012610 <USB_EPStartXfer+0x37a>
 8012596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801259a:	095b      	lsrs	r3, r3, #5
 801259c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80125a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125a4:	f003 031f 	and.w	r3, r3, #31
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d104      	bne.n	80125b6 <USB_EPStartXfer+0x320>
 80125ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80125b0:	3b01      	subs	r3, #1
 80125b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80125b6:	697b      	ldr	r3, [r7, #20]
 80125b8:	881b      	ldrh	r3, [r3, #0]
 80125ba:	b29a      	uxth	r2, r3
 80125bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80125c0:	b29b      	uxth	r3, r3
 80125c2:	029b      	lsls	r3, r3, #10
 80125c4:	b29b      	uxth	r3, r3
 80125c6:	4313      	orrs	r3, r2
 80125c8:	b29b      	uxth	r3, r3
 80125ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80125ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80125d2:	b29a      	uxth	r2, r3
 80125d4:	697b      	ldr	r3, [r7, #20]
 80125d6:	801a      	strh	r2, [r3, #0]
 80125d8:	e01a      	b.n	8012610 <USB_EPStartXfer+0x37a>
 80125da:	683b      	ldr	r3, [r7, #0]
 80125dc:	785b      	ldrb	r3, [r3, #1]
 80125de:	2b01      	cmp	r3, #1
 80125e0:	d116      	bne.n	8012610 <USB_EPStartXfer+0x37a>
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	623b      	str	r3, [r7, #32]
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80125ec:	b29b      	uxth	r3, r3
 80125ee:	461a      	mov	r2, r3
 80125f0:	6a3b      	ldr	r3, [r7, #32]
 80125f2:	4413      	add	r3, r2
 80125f4:	623b      	str	r3, [r7, #32]
 80125f6:	683b      	ldr	r3, [r7, #0]
 80125f8:	781b      	ldrb	r3, [r3, #0]
 80125fa:	00da      	lsls	r2, r3, #3
 80125fc:	6a3b      	ldr	r3, [r7, #32]
 80125fe:	4413      	add	r3, r2
 8012600:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012604:	61fb      	str	r3, [r7, #28]
 8012606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801260a:	b29a      	uxth	r2, r3
 801260c:	69fb      	ldr	r3, [r7, #28]
 801260e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	891b      	ldrh	r3, [r3, #8]
 8012614:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	6959      	ldr	r1, [r3, #20]
 801261c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012620:	b29b      	uxth	r3, r3
 8012622:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f000 fd19 	bl	801305e <USB_WritePMA>
 801262c:	e2e2      	b.n	8012bf4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801262e:	683b      	ldr	r3, [r7, #0]
 8012630:	785b      	ldrb	r3, [r3, #1]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d16b      	bne.n	801270e <USB_EPStartXfer+0x478>
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	64bb      	str	r3, [r7, #72]	@ 0x48
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012640:	b29b      	uxth	r3, r3
 8012642:	461a      	mov	r2, r3
 8012644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012646:	4413      	add	r3, r2
 8012648:	64bb      	str	r3, [r7, #72]	@ 0x48
 801264a:	683b      	ldr	r3, [r7, #0]
 801264c:	781b      	ldrb	r3, [r3, #0]
 801264e:	00da      	lsls	r2, r3, #3
 8012650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012652:	4413      	add	r3, r2
 8012654:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012658:	647b      	str	r3, [r7, #68]	@ 0x44
 801265a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801265c:	881b      	ldrh	r3, [r3, #0]
 801265e:	b29b      	uxth	r3, r3
 8012660:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012664:	b29a      	uxth	r2, r3
 8012666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012668:	801a      	strh	r2, [r3, #0]
 801266a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801266e:	2b00      	cmp	r3, #0
 8012670:	d10a      	bne.n	8012688 <USB_EPStartXfer+0x3f2>
 8012672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012674:	881b      	ldrh	r3, [r3, #0]
 8012676:	b29b      	uxth	r3, r3
 8012678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801267c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012680:	b29a      	uxth	r2, r3
 8012682:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012684:	801a      	strh	r2, [r3, #0]
 8012686:	e05d      	b.n	8012744 <USB_EPStartXfer+0x4ae>
 8012688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801268c:	2b3e      	cmp	r3, #62	@ 0x3e
 801268e:	d81c      	bhi.n	80126ca <USB_EPStartXfer+0x434>
 8012690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012694:	085b      	lsrs	r3, r3, #1
 8012696:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801269a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801269e:	f003 0301 	and.w	r3, r3, #1
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d004      	beq.n	80126b0 <USB_EPStartXfer+0x41a>
 80126a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80126aa:	3301      	adds	r3, #1
 80126ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80126b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80126b2:	881b      	ldrh	r3, [r3, #0]
 80126b4:	b29a      	uxth	r2, r3
 80126b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80126ba:	b29b      	uxth	r3, r3
 80126bc:	029b      	lsls	r3, r3, #10
 80126be:	b29b      	uxth	r3, r3
 80126c0:	4313      	orrs	r3, r2
 80126c2:	b29a      	uxth	r2, r3
 80126c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80126c6:	801a      	strh	r2, [r3, #0]
 80126c8:	e03c      	b.n	8012744 <USB_EPStartXfer+0x4ae>
 80126ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126ce:	095b      	lsrs	r3, r3, #5
 80126d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80126d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126d8:	f003 031f 	and.w	r3, r3, #31
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d104      	bne.n	80126ea <USB_EPStartXfer+0x454>
 80126e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80126e4:	3b01      	subs	r3, #1
 80126e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80126ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80126ec:	881b      	ldrh	r3, [r3, #0]
 80126ee:	b29a      	uxth	r2, r3
 80126f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80126f4:	b29b      	uxth	r3, r3
 80126f6:	029b      	lsls	r3, r3, #10
 80126f8:	b29b      	uxth	r3, r3
 80126fa:	4313      	orrs	r3, r2
 80126fc:	b29b      	uxth	r3, r3
 80126fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012706:	b29a      	uxth	r2, r3
 8012708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801270a:	801a      	strh	r2, [r3, #0]
 801270c:	e01a      	b.n	8012744 <USB_EPStartXfer+0x4ae>
 801270e:	683b      	ldr	r3, [r7, #0]
 8012710:	785b      	ldrb	r3, [r3, #1]
 8012712:	2b01      	cmp	r3, #1
 8012714:	d116      	bne.n	8012744 <USB_EPStartXfer+0x4ae>
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	653b      	str	r3, [r7, #80]	@ 0x50
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012720:	b29b      	uxth	r3, r3
 8012722:	461a      	mov	r2, r3
 8012724:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012726:	4413      	add	r3, r2
 8012728:	653b      	str	r3, [r7, #80]	@ 0x50
 801272a:	683b      	ldr	r3, [r7, #0]
 801272c:	781b      	ldrb	r3, [r3, #0]
 801272e:	00da      	lsls	r2, r3, #3
 8012730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012732:	4413      	add	r3, r2
 8012734:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801273a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801273e:	b29a      	uxth	r2, r3
 8012740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012742:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	891b      	ldrh	r3, [r3, #8]
 8012748:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	6959      	ldr	r1, [r3, #20]
 8012750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012754:	b29b      	uxth	r3, r3
 8012756:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801275a:	6878      	ldr	r0, [r7, #4]
 801275c:	f000 fc7f 	bl	801305e <USB_WritePMA>
            ep->xfer_buff += len;
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	695a      	ldr	r2, [r3, #20]
 8012764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012768:	441a      	add	r2, r3
 801276a:	683b      	ldr	r3, [r7, #0]
 801276c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801276e:	683b      	ldr	r3, [r7, #0]
 8012770:	6a1a      	ldr	r2, [r3, #32]
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	691b      	ldr	r3, [r3, #16]
 8012776:	429a      	cmp	r2, r3
 8012778:	d907      	bls.n	801278a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	6a1a      	ldr	r2, [r3, #32]
 801277e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012782:	1ad2      	subs	r2, r2, r3
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	621a      	str	r2, [r3, #32]
 8012788:	e006      	b.n	8012798 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	6a1b      	ldr	r3, [r3, #32]
 801278e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012792:	683b      	ldr	r3, [r7, #0]
 8012794:	2200      	movs	r2, #0
 8012796:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	643b      	str	r3, [r7, #64]	@ 0x40
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	785b      	ldrb	r3, [r3, #1]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d16b      	bne.n	801287c <USB_EPStartXfer+0x5e6>
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80127ae:	b29b      	uxth	r3, r3
 80127b0:	461a      	mov	r2, r3
 80127b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127b4:	4413      	add	r3, r2
 80127b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80127b8:	683b      	ldr	r3, [r7, #0]
 80127ba:	781b      	ldrb	r3, [r3, #0]
 80127bc:	00da      	lsls	r2, r3, #3
 80127be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127c0:	4413      	add	r3, r2
 80127c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80127c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80127c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127ca:	881b      	ldrh	r3, [r3, #0]
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80127d2:	b29a      	uxth	r2, r3
 80127d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127d6:	801a      	strh	r2, [r3, #0]
 80127d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d10a      	bne.n	80127f6 <USB_EPStartXfer+0x560>
 80127e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127e2:	881b      	ldrh	r3, [r3, #0]
 80127e4:	b29b      	uxth	r3, r3
 80127e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127ee:	b29a      	uxth	r2, r3
 80127f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127f2:	801a      	strh	r2, [r3, #0]
 80127f4:	e05b      	b.n	80128ae <USB_EPStartXfer+0x618>
 80127f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80127fc:	d81c      	bhi.n	8012838 <USB_EPStartXfer+0x5a2>
 80127fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012802:	085b      	lsrs	r3, r3, #1
 8012804:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801280c:	f003 0301 	and.w	r3, r3, #1
 8012810:	2b00      	cmp	r3, #0
 8012812:	d004      	beq.n	801281e <USB_EPStartXfer+0x588>
 8012814:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012818:	3301      	adds	r3, #1
 801281a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801281e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012820:	881b      	ldrh	r3, [r3, #0]
 8012822:	b29a      	uxth	r2, r3
 8012824:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012828:	b29b      	uxth	r3, r3
 801282a:	029b      	lsls	r3, r3, #10
 801282c:	b29b      	uxth	r3, r3
 801282e:	4313      	orrs	r3, r2
 8012830:	b29a      	uxth	r2, r3
 8012832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012834:	801a      	strh	r2, [r3, #0]
 8012836:	e03a      	b.n	80128ae <USB_EPStartXfer+0x618>
 8012838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801283c:	095b      	lsrs	r3, r3, #5
 801283e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012846:	f003 031f 	and.w	r3, r3, #31
 801284a:	2b00      	cmp	r3, #0
 801284c:	d104      	bne.n	8012858 <USB_EPStartXfer+0x5c2>
 801284e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012852:	3b01      	subs	r3, #1
 8012854:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801285a:	881b      	ldrh	r3, [r3, #0]
 801285c:	b29a      	uxth	r2, r3
 801285e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012862:	b29b      	uxth	r3, r3
 8012864:	029b      	lsls	r3, r3, #10
 8012866:	b29b      	uxth	r3, r3
 8012868:	4313      	orrs	r3, r2
 801286a:	b29b      	uxth	r3, r3
 801286c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012874:	b29a      	uxth	r2, r3
 8012876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012878:	801a      	strh	r2, [r3, #0]
 801287a:	e018      	b.n	80128ae <USB_EPStartXfer+0x618>
 801287c:	683b      	ldr	r3, [r7, #0]
 801287e:	785b      	ldrb	r3, [r3, #1]
 8012880:	2b01      	cmp	r3, #1
 8012882:	d114      	bne.n	80128ae <USB_EPStartXfer+0x618>
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801288a:	b29b      	uxth	r3, r3
 801288c:	461a      	mov	r2, r3
 801288e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012890:	4413      	add	r3, r2
 8012892:	643b      	str	r3, [r7, #64]	@ 0x40
 8012894:	683b      	ldr	r3, [r7, #0]
 8012896:	781b      	ldrb	r3, [r3, #0]
 8012898:	00da      	lsls	r2, r3, #3
 801289a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801289c:	4413      	add	r3, r2
 801289e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80128a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80128a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128a8:	b29a      	uxth	r2, r3
 80128aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128ac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80128ae:	683b      	ldr	r3, [r7, #0]
 80128b0:	895b      	ldrh	r3, [r3, #10]
 80128b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80128b6:	683b      	ldr	r3, [r7, #0]
 80128b8:	6959      	ldr	r1, [r3, #20]
 80128ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128be:	b29b      	uxth	r3, r3
 80128c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80128c4:	6878      	ldr	r0, [r7, #4]
 80128c6:	f000 fbca 	bl	801305e <USB_WritePMA>
 80128ca:	e193      	b.n	8012bf4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	6a1b      	ldr	r3, [r3, #32]
 80128d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80128d4:	687a      	ldr	r2, [r7, #4]
 80128d6:	683b      	ldr	r3, [r7, #0]
 80128d8:	781b      	ldrb	r3, [r3, #0]
 80128da:	009b      	lsls	r3, r3, #2
 80128dc:	4413      	add	r3, r2
 80128de:	881b      	ldrh	r3, [r3, #0]
 80128e0:	b29b      	uxth	r3, r3
 80128e2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80128e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128ea:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80128ee:	687a      	ldr	r2, [r7, #4]
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	781b      	ldrb	r3, [r3, #0]
 80128f4:	009b      	lsls	r3, r3, #2
 80128f6:	441a      	add	r2, r3
 80128f8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80128fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012900:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012904:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012908:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801290c:	b29b      	uxth	r3, r3
 801290e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801291a:	b29b      	uxth	r3, r3
 801291c:	461a      	mov	r2, r3
 801291e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012920:	4413      	add	r3, r2
 8012922:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	781b      	ldrb	r3, [r3, #0]
 8012928:	00da      	lsls	r2, r3, #3
 801292a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801292c:	4413      	add	r3, r2
 801292e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012932:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012938:	b29a      	uxth	r2, r3
 801293a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801293c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	891b      	ldrh	r3, [r3, #8]
 8012942:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	6959      	ldr	r1, [r3, #20]
 801294a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801294e:	b29b      	uxth	r3, r3
 8012950:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f000 fb82 	bl	801305e <USB_WritePMA>
 801295a:	e14b      	b.n	8012bf4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801295c:	683b      	ldr	r3, [r7, #0]
 801295e:	6a1a      	ldr	r2, [r3, #32]
 8012960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012964:	1ad2      	subs	r2, r2, r3
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801296a:	687a      	ldr	r2, [r7, #4]
 801296c:	683b      	ldr	r3, [r7, #0]
 801296e:	781b      	ldrb	r3, [r3, #0]
 8012970:	009b      	lsls	r3, r3, #2
 8012972:	4413      	add	r3, r2
 8012974:	881b      	ldrh	r3, [r3, #0]
 8012976:	b29b      	uxth	r3, r3
 8012978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801297c:	2b00      	cmp	r3, #0
 801297e:	f000 809a 	beq.w	8012ab6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	673b      	str	r3, [r7, #112]	@ 0x70
 8012986:	683b      	ldr	r3, [r7, #0]
 8012988:	785b      	ldrb	r3, [r3, #1]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d16b      	bne.n	8012a66 <USB_EPStartXfer+0x7d0>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012998:	b29b      	uxth	r3, r3
 801299a:	461a      	mov	r2, r3
 801299c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801299e:	4413      	add	r3, r2
 80129a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80129a2:	683b      	ldr	r3, [r7, #0]
 80129a4:	781b      	ldrb	r3, [r3, #0]
 80129a6:	00da      	lsls	r2, r3, #3
 80129a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80129aa:	4413      	add	r3, r2
 80129ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80129b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80129b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129b4:	881b      	ldrh	r3, [r3, #0]
 80129b6:	b29b      	uxth	r3, r3
 80129b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80129bc:	b29a      	uxth	r2, r3
 80129be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129c0:	801a      	strh	r2, [r3, #0]
 80129c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d10a      	bne.n	80129e0 <USB_EPStartXfer+0x74a>
 80129ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129cc:	881b      	ldrh	r3, [r3, #0]
 80129ce:	b29b      	uxth	r3, r3
 80129d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80129d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80129d8:	b29a      	uxth	r2, r3
 80129da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129dc:	801a      	strh	r2, [r3, #0]
 80129de:	e05b      	b.n	8012a98 <USB_EPStartXfer+0x802>
 80129e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80129e6:	d81c      	bhi.n	8012a22 <USB_EPStartXfer+0x78c>
 80129e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129ec:	085b      	lsrs	r3, r3, #1
 80129ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80129f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129f6:	f003 0301 	and.w	r3, r3, #1
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d004      	beq.n	8012a08 <USB_EPStartXfer+0x772>
 80129fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a02:	3301      	adds	r3, #1
 8012a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012a0a:	881b      	ldrh	r3, [r3, #0]
 8012a0c:	b29a      	uxth	r2, r3
 8012a0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a12:	b29b      	uxth	r3, r3
 8012a14:	029b      	lsls	r3, r3, #10
 8012a16:	b29b      	uxth	r3, r3
 8012a18:	4313      	orrs	r3, r2
 8012a1a:	b29a      	uxth	r2, r3
 8012a1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012a1e:	801a      	strh	r2, [r3, #0]
 8012a20:	e03a      	b.n	8012a98 <USB_EPStartXfer+0x802>
 8012a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a26:	095b      	lsrs	r3, r3, #5
 8012a28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a30:	f003 031f 	and.w	r3, r3, #31
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d104      	bne.n	8012a42 <USB_EPStartXfer+0x7ac>
 8012a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a3c:	3b01      	subs	r3, #1
 8012a3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012a44:	881b      	ldrh	r3, [r3, #0]
 8012a46:	b29a      	uxth	r2, r3
 8012a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a4c:	b29b      	uxth	r3, r3
 8012a4e:	029b      	lsls	r3, r3, #10
 8012a50:	b29b      	uxth	r3, r3
 8012a52:	4313      	orrs	r3, r2
 8012a54:	b29b      	uxth	r3, r3
 8012a56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012a5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012a5e:	b29a      	uxth	r2, r3
 8012a60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012a62:	801a      	strh	r2, [r3, #0]
 8012a64:	e018      	b.n	8012a98 <USB_EPStartXfer+0x802>
 8012a66:	683b      	ldr	r3, [r7, #0]
 8012a68:	785b      	ldrb	r3, [r3, #1]
 8012a6a:	2b01      	cmp	r3, #1
 8012a6c:	d114      	bne.n	8012a98 <USB_EPStartXfer+0x802>
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012a74:	b29b      	uxth	r3, r3
 8012a76:	461a      	mov	r2, r3
 8012a78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012a7a:	4413      	add	r3, r2
 8012a7c:	673b      	str	r3, [r7, #112]	@ 0x70
 8012a7e:	683b      	ldr	r3, [r7, #0]
 8012a80:	781b      	ldrb	r3, [r3, #0]
 8012a82:	00da      	lsls	r2, r3, #3
 8012a84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012a86:	4413      	add	r3, r2
 8012a88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a92:	b29a      	uxth	r2, r3
 8012a94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a96:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	895b      	ldrh	r3, [r3, #10]
 8012a9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012aa0:	683b      	ldr	r3, [r7, #0]
 8012aa2:	6959      	ldr	r1, [r3, #20]
 8012aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012aa8:	b29b      	uxth	r3, r3
 8012aaa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012aae:	6878      	ldr	r0, [r7, #4]
 8012ab0:	f000 fad5 	bl	801305e <USB_WritePMA>
 8012ab4:	e09e      	b.n	8012bf4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	785b      	ldrb	r3, [r3, #1]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d16b      	bne.n	8012b96 <USB_EPStartXfer+0x900>
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	461a      	mov	r2, r3
 8012acc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012ace:	4413      	add	r3, r2
 8012ad0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012ad2:	683b      	ldr	r3, [r7, #0]
 8012ad4:	781b      	ldrb	r3, [r3, #0]
 8012ad6:	00da      	lsls	r2, r3, #3
 8012ad8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012ada:	4413      	add	r3, r2
 8012adc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012ae0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012ae2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ae4:	881b      	ldrh	r3, [r3, #0]
 8012ae6:	b29b      	uxth	r3, r3
 8012ae8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012aec:	b29a      	uxth	r2, r3
 8012aee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012af0:	801a      	strh	r2, [r3, #0]
 8012af2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d10a      	bne.n	8012b10 <USB_EPStartXfer+0x87a>
 8012afa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012afc:	881b      	ldrh	r3, [r3, #0]
 8012afe:	b29b      	uxth	r3, r3
 8012b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012b08:	b29a      	uxth	r2, r3
 8012b0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b0c:	801a      	strh	r2, [r3, #0]
 8012b0e:	e063      	b.n	8012bd8 <USB_EPStartXfer+0x942>
 8012b10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b14:	2b3e      	cmp	r3, #62	@ 0x3e
 8012b16:	d81c      	bhi.n	8012b52 <USB_EPStartXfer+0x8bc>
 8012b18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b1c:	085b      	lsrs	r3, r3, #1
 8012b1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012b22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b26:	f003 0301 	and.w	r3, r3, #1
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d004      	beq.n	8012b38 <USB_EPStartXfer+0x8a2>
 8012b2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012b32:	3301      	adds	r3, #1
 8012b34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012b38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b3a:	881b      	ldrh	r3, [r3, #0]
 8012b3c:	b29a      	uxth	r2, r3
 8012b3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012b42:	b29b      	uxth	r3, r3
 8012b44:	029b      	lsls	r3, r3, #10
 8012b46:	b29b      	uxth	r3, r3
 8012b48:	4313      	orrs	r3, r2
 8012b4a:	b29a      	uxth	r2, r3
 8012b4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b4e:	801a      	strh	r2, [r3, #0]
 8012b50:	e042      	b.n	8012bd8 <USB_EPStartXfer+0x942>
 8012b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b56:	095b      	lsrs	r3, r3, #5
 8012b58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012b5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b60:	f003 031f 	and.w	r3, r3, #31
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d104      	bne.n	8012b72 <USB_EPStartXfer+0x8dc>
 8012b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012b6c:	3b01      	subs	r3, #1
 8012b6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012b72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b74:	881b      	ldrh	r3, [r3, #0]
 8012b76:	b29a      	uxth	r2, r3
 8012b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012b7c:	b29b      	uxth	r3, r3
 8012b7e:	029b      	lsls	r3, r3, #10
 8012b80:	b29b      	uxth	r3, r3
 8012b82:	4313      	orrs	r3, r2
 8012b84:	b29b      	uxth	r3, r3
 8012b86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012b8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012b8e:	b29a      	uxth	r2, r3
 8012b90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b92:	801a      	strh	r2, [r3, #0]
 8012b94:	e020      	b.n	8012bd8 <USB_EPStartXfer+0x942>
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	785b      	ldrb	r3, [r3, #1]
 8012b9a:	2b01      	cmp	r3, #1
 8012b9c:	d11c      	bne.n	8012bd8 <USB_EPStartXfer+0x942>
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012baa:	b29b      	uxth	r3, r3
 8012bac:	461a      	mov	r2, r3
 8012bae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012bb2:	4413      	add	r3, r2
 8012bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	781b      	ldrb	r3, [r3, #0]
 8012bbc:	00da      	lsls	r2, r3, #3
 8012bbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012bc2:	4413      	add	r3, r2
 8012bc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012bc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012bd0:	b29a      	uxth	r2, r3
 8012bd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012bd6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	891b      	ldrh	r3, [r3, #8]
 8012bdc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	6959      	ldr	r1, [r3, #20]
 8012be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012be8:	b29b      	uxth	r3, r3
 8012bea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012bee:	6878      	ldr	r0, [r7, #4]
 8012bf0:	f000 fa35 	bl	801305e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012bf4:	687a      	ldr	r2, [r7, #4]
 8012bf6:	683b      	ldr	r3, [r7, #0]
 8012bf8:	781b      	ldrb	r3, [r3, #0]
 8012bfa:	009b      	lsls	r3, r3, #2
 8012bfc:	4413      	add	r3, r2
 8012bfe:	881b      	ldrh	r3, [r3, #0]
 8012c00:	b29b      	uxth	r3, r3
 8012c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012c0a:	817b      	strh	r3, [r7, #10]
 8012c0c:	897b      	ldrh	r3, [r7, #10]
 8012c0e:	f083 0310 	eor.w	r3, r3, #16
 8012c12:	817b      	strh	r3, [r7, #10]
 8012c14:	897b      	ldrh	r3, [r7, #10]
 8012c16:	f083 0320 	eor.w	r3, r3, #32
 8012c1a:	817b      	strh	r3, [r7, #10]
 8012c1c:	687a      	ldr	r2, [r7, #4]
 8012c1e:	683b      	ldr	r3, [r7, #0]
 8012c20:	781b      	ldrb	r3, [r3, #0]
 8012c22:	009b      	lsls	r3, r3, #2
 8012c24:	441a      	add	r2, r3
 8012c26:	897b      	ldrh	r3, [r7, #10]
 8012c28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c38:	b29b      	uxth	r3, r3
 8012c3a:	8013      	strh	r3, [r2, #0]
 8012c3c:	e0d5      	b.n	8012dea <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012c3e:	683b      	ldr	r3, [r7, #0]
 8012c40:	7b1b      	ldrb	r3, [r3, #12]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d156      	bne.n	8012cf4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	699b      	ldr	r3, [r3, #24]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d122      	bne.n	8012c94 <USB_EPStartXfer+0x9fe>
 8012c4e:	683b      	ldr	r3, [r7, #0]
 8012c50:	78db      	ldrb	r3, [r3, #3]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d11e      	bne.n	8012c94 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012c56:	687a      	ldr	r2, [r7, #4]
 8012c58:	683b      	ldr	r3, [r7, #0]
 8012c5a:	781b      	ldrb	r3, [r3, #0]
 8012c5c:	009b      	lsls	r3, r3, #2
 8012c5e:	4413      	add	r3, r2
 8012c60:	881b      	ldrh	r3, [r3, #0]
 8012c62:	b29b      	uxth	r3, r3
 8012c64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c6c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012c70:	687a      	ldr	r2, [r7, #4]
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	781b      	ldrb	r3, [r3, #0]
 8012c76:	009b      	lsls	r3, r3, #2
 8012c78:	441a      	add	r2, r3
 8012c7a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c86:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c8e:	b29b      	uxth	r3, r3
 8012c90:	8013      	strh	r3, [r2, #0]
 8012c92:	e01d      	b.n	8012cd0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012c94:	687a      	ldr	r2, [r7, #4]
 8012c96:	683b      	ldr	r3, [r7, #0]
 8012c98:	781b      	ldrb	r3, [r3, #0]
 8012c9a:	009b      	lsls	r3, r3, #2
 8012c9c:	4413      	add	r3, r2
 8012c9e:	881b      	ldrh	r3, [r3, #0]
 8012ca0:	b29b      	uxth	r3, r3
 8012ca2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012caa:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012cae:	687a      	ldr	r2, [r7, #4]
 8012cb0:	683b      	ldr	r3, [r7, #0]
 8012cb2:	781b      	ldrb	r3, [r3, #0]
 8012cb4:	009b      	lsls	r3, r3, #2
 8012cb6:	441a      	add	r2, r3
 8012cb8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012cbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012cc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012ccc:	b29b      	uxth	r3, r3
 8012cce:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	699a      	ldr	r2, [r3, #24]
 8012cd4:	683b      	ldr	r3, [r7, #0]
 8012cd6:	691b      	ldr	r3, [r3, #16]
 8012cd8:	429a      	cmp	r2, r3
 8012cda:	d907      	bls.n	8012cec <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	699a      	ldr	r2, [r3, #24]
 8012ce0:	683b      	ldr	r3, [r7, #0]
 8012ce2:	691b      	ldr	r3, [r3, #16]
 8012ce4:	1ad2      	subs	r2, r2, r3
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	619a      	str	r2, [r3, #24]
 8012cea:	e054      	b.n	8012d96 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012cec:	683b      	ldr	r3, [r7, #0]
 8012cee:	2200      	movs	r2, #0
 8012cf0:	619a      	str	r2, [r3, #24]
 8012cf2:	e050      	b.n	8012d96 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012cf4:	683b      	ldr	r3, [r7, #0]
 8012cf6:	78db      	ldrb	r3, [r3, #3]
 8012cf8:	2b02      	cmp	r3, #2
 8012cfa:	d142      	bne.n	8012d82 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012cfc:	683b      	ldr	r3, [r7, #0]
 8012cfe:	69db      	ldr	r3, [r3, #28]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d048      	beq.n	8012d96 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012d04:	687a      	ldr	r2, [r7, #4]
 8012d06:	683b      	ldr	r3, [r7, #0]
 8012d08:	781b      	ldrb	r3, [r3, #0]
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	4413      	add	r3, r2
 8012d0e:	881b      	ldrh	r3, [r3, #0]
 8012d10:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012d14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d005      	beq.n	8012d2c <USB_EPStartXfer+0xa96>
 8012d20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d10b      	bne.n	8012d44 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012d2c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012d30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d12e      	bne.n	8012d96 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012d38:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d128      	bne.n	8012d96 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012d44:	687a      	ldr	r2, [r7, #4]
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	781b      	ldrb	r3, [r3, #0]
 8012d4a:	009b      	lsls	r3, r3, #2
 8012d4c:	4413      	add	r3, r2
 8012d4e:	881b      	ldrh	r3, [r3, #0]
 8012d50:	b29b      	uxth	r3, r3
 8012d52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012d5a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012d5e:	687a      	ldr	r2, [r7, #4]
 8012d60:	683b      	ldr	r3, [r7, #0]
 8012d62:	781b      	ldrb	r3, [r3, #0]
 8012d64:	009b      	lsls	r3, r3, #2
 8012d66:	441a      	add	r2, r3
 8012d68:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012d6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012d7c:	b29b      	uxth	r3, r3
 8012d7e:	8013      	strh	r3, [r2, #0]
 8012d80:	e009      	b.n	8012d96 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	78db      	ldrb	r3, [r3, #3]
 8012d86:	2b01      	cmp	r3, #1
 8012d88:	d103      	bne.n	8012d92 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012d8a:	683b      	ldr	r3, [r7, #0]
 8012d8c:	2200      	movs	r2, #0
 8012d8e:	619a      	str	r2, [r3, #24]
 8012d90:	e001      	b.n	8012d96 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012d92:	2301      	movs	r3, #1
 8012d94:	e02a      	b.n	8012dec <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012d96:	687a      	ldr	r2, [r7, #4]
 8012d98:	683b      	ldr	r3, [r7, #0]
 8012d9a:	781b      	ldrb	r3, [r3, #0]
 8012d9c:	009b      	lsls	r3, r3, #2
 8012d9e:	4413      	add	r3, r2
 8012da0:	881b      	ldrh	r3, [r3, #0]
 8012da2:	b29b      	uxth	r3, r3
 8012da4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012da8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012dac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012db0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012db4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012db8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012dbc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012dc0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012dc4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012dc8:	687a      	ldr	r2, [r7, #4]
 8012dca:	683b      	ldr	r3, [r7, #0]
 8012dcc:	781b      	ldrb	r3, [r3, #0]
 8012dce:	009b      	lsls	r3, r3, #2
 8012dd0:	441a      	add	r2, r3
 8012dd2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012dd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012dda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012de6:	b29b      	uxth	r3, r3
 8012de8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012dea:	2300      	movs	r3, #0
}
 8012dec:	4618      	mov	r0, r3
 8012dee:	37b0      	adds	r7, #176	@ 0xb0
 8012df0:	46bd      	mov	sp, r7
 8012df2:	bd80      	pop	{r7, pc}

08012df4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012df4:	b480      	push	{r7}
 8012df6:	b085      	sub	sp, #20
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	6078      	str	r0, [r7, #4]
 8012dfc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	785b      	ldrb	r3, [r3, #1]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d020      	beq.n	8012e48 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012e06:	687a      	ldr	r2, [r7, #4]
 8012e08:	683b      	ldr	r3, [r7, #0]
 8012e0a:	781b      	ldrb	r3, [r3, #0]
 8012e0c:	009b      	lsls	r3, r3, #2
 8012e0e:	4413      	add	r3, r2
 8012e10:	881b      	ldrh	r3, [r3, #0]
 8012e12:	b29b      	uxth	r3, r3
 8012e14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012e18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012e1c:	81bb      	strh	r3, [r7, #12]
 8012e1e:	89bb      	ldrh	r3, [r7, #12]
 8012e20:	f083 0310 	eor.w	r3, r3, #16
 8012e24:	81bb      	strh	r3, [r7, #12]
 8012e26:	687a      	ldr	r2, [r7, #4]
 8012e28:	683b      	ldr	r3, [r7, #0]
 8012e2a:	781b      	ldrb	r3, [r3, #0]
 8012e2c:	009b      	lsls	r3, r3, #2
 8012e2e:	441a      	add	r2, r3
 8012e30:	89bb      	ldrh	r3, [r7, #12]
 8012e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e42:	b29b      	uxth	r3, r3
 8012e44:	8013      	strh	r3, [r2, #0]
 8012e46:	e01f      	b.n	8012e88 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012e48:	687a      	ldr	r2, [r7, #4]
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	781b      	ldrb	r3, [r3, #0]
 8012e4e:	009b      	lsls	r3, r3, #2
 8012e50:	4413      	add	r3, r2
 8012e52:	881b      	ldrh	r3, [r3, #0]
 8012e54:	b29b      	uxth	r3, r3
 8012e56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012e5e:	81fb      	strh	r3, [r7, #14]
 8012e60:	89fb      	ldrh	r3, [r7, #14]
 8012e62:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012e66:	81fb      	strh	r3, [r7, #14]
 8012e68:	687a      	ldr	r2, [r7, #4]
 8012e6a:	683b      	ldr	r3, [r7, #0]
 8012e6c:	781b      	ldrb	r3, [r3, #0]
 8012e6e:	009b      	lsls	r3, r3, #2
 8012e70:	441a      	add	r2, r3
 8012e72:	89fb      	ldrh	r3, [r7, #14]
 8012e74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e84:	b29b      	uxth	r3, r3
 8012e86:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012e88:	2300      	movs	r3, #0
}
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	3714      	adds	r7, #20
 8012e8e:	46bd      	mov	sp, r7
 8012e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e94:	4770      	bx	lr

08012e96 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012e96:	b480      	push	{r7}
 8012e98:	b087      	sub	sp, #28
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
 8012e9e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	785b      	ldrb	r3, [r3, #1]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d04c      	beq.n	8012f42 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012ea8:	687a      	ldr	r2, [r7, #4]
 8012eaa:	683b      	ldr	r3, [r7, #0]
 8012eac:	781b      	ldrb	r3, [r3, #0]
 8012eae:	009b      	lsls	r3, r3, #2
 8012eb0:	4413      	add	r3, r2
 8012eb2:	881b      	ldrh	r3, [r3, #0]
 8012eb4:	823b      	strh	r3, [r7, #16]
 8012eb6:	8a3b      	ldrh	r3, [r7, #16]
 8012eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d01b      	beq.n	8012ef8 <USB_EPClearStall+0x62>
 8012ec0:	687a      	ldr	r2, [r7, #4]
 8012ec2:	683b      	ldr	r3, [r7, #0]
 8012ec4:	781b      	ldrb	r3, [r3, #0]
 8012ec6:	009b      	lsls	r3, r3, #2
 8012ec8:	4413      	add	r3, r2
 8012eca:	881b      	ldrh	r3, [r3, #0]
 8012ecc:	b29b      	uxth	r3, r3
 8012ece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ed6:	81fb      	strh	r3, [r7, #14]
 8012ed8:	687a      	ldr	r2, [r7, #4]
 8012eda:	683b      	ldr	r3, [r7, #0]
 8012edc:	781b      	ldrb	r3, [r3, #0]
 8012ede:	009b      	lsls	r3, r3, #2
 8012ee0:	441a      	add	r2, r3
 8012ee2:	89fb      	ldrh	r3, [r7, #14]
 8012ee4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012ee8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012eec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012ef0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012ef4:	b29b      	uxth	r3, r3
 8012ef6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012ef8:	683b      	ldr	r3, [r7, #0]
 8012efa:	78db      	ldrb	r3, [r3, #3]
 8012efc:	2b01      	cmp	r3, #1
 8012efe:	d06c      	beq.n	8012fda <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012f00:	687a      	ldr	r2, [r7, #4]
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	781b      	ldrb	r3, [r3, #0]
 8012f06:	009b      	lsls	r3, r3, #2
 8012f08:	4413      	add	r3, r2
 8012f0a:	881b      	ldrh	r3, [r3, #0]
 8012f0c:	b29b      	uxth	r3, r3
 8012f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012f12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012f16:	81bb      	strh	r3, [r7, #12]
 8012f18:	89bb      	ldrh	r3, [r7, #12]
 8012f1a:	f083 0320 	eor.w	r3, r3, #32
 8012f1e:	81bb      	strh	r3, [r7, #12]
 8012f20:	687a      	ldr	r2, [r7, #4]
 8012f22:	683b      	ldr	r3, [r7, #0]
 8012f24:	781b      	ldrb	r3, [r3, #0]
 8012f26:	009b      	lsls	r3, r3, #2
 8012f28:	441a      	add	r2, r3
 8012f2a:	89bb      	ldrh	r3, [r7, #12]
 8012f2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012f30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012f34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012f38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f3c:	b29b      	uxth	r3, r3
 8012f3e:	8013      	strh	r3, [r2, #0]
 8012f40:	e04b      	b.n	8012fda <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012f42:	687a      	ldr	r2, [r7, #4]
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	009b      	lsls	r3, r3, #2
 8012f4a:	4413      	add	r3, r2
 8012f4c:	881b      	ldrh	r3, [r3, #0]
 8012f4e:	82fb      	strh	r3, [r7, #22]
 8012f50:	8afb      	ldrh	r3, [r7, #22]
 8012f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d01b      	beq.n	8012f92 <USB_EPClearStall+0xfc>
 8012f5a:	687a      	ldr	r2, [r7, #4]
 8012f5c:	683b      	ldr	r3, [r7, #0]
 8012f5e:	781b      	ldrb	r3, [r3, #0]
 8012f60:	009b      	lsls	r3, r3, #2
 8012f62:	4413      	add	r3, r2
 8012f64:	881b      	ldrh	r3, [r3, #0]
 8012f66:	b29b      	uxth	r3, r3
 8012f68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012f6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012f70:	82bb      	strh	r3, [r7, #20]
 8012f72:	687a      	ldr	r2, [r7, #4]
 8012f74:	683b      	ldr	r3, [r7, #0]
 8012f76:	781b      	ldrb	r3, [r3, #0]
 8012f78:	009b      	lsls	r3, r3, #2
 8012f7a:	441a      	add	r2, r3
 8012f7c:	8abb      	ldrh	r3, [r7, #20]
 8012f7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012f82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012f86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f8e:	b29b      	uxth	r3, r3
 8012f90:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012f92:	687a      	ldr	r2, [r7, #4]
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	781b      	ldrb	r3, [r3, #0]
 8012f98:	009b      	lsls	r3, r3, #2
 8012f9a:	4413      	add	r3, r2
 8012f9c:	881b      	ldrh	r3, [r3, #0]
 8012f9e:	b29b      	uxth	r3, r3
 8012fa0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012fa8:	827b      	strh	r3, [r7, #18]
 8012faa:	8a7b      	ldrh	r3, [r7, #18]
 8012fac:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012fb0:	827b      	strh	r3, [r7, #18]
 8012fb2:	8a7b      	ldrh	r3, [r7, #18]
 8012fb4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012fb8:	827b      	strh	r3, [r7, #18]
 8012fba:	687a      	ldr	r2, [r7, #4]
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	781b      	ldrb	r3, [r3, #0]
 8012fc0:	009b      	lsls	r3, r3, #2
 8012fc2:	441a      	add	r2, r3
 8012fc4:	8a7b      	ldrh	r3, [r7, #18]
 8012fc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012fca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012fd6:	b29b      	uxth	r3, r3
 8012fd8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012fda:	2300      	movs	r3, #0
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	371c      	adds	r7, #28
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe6:	4770      	bx	lr

08012fe8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012fe8:	b480      	push	{r7}
 8012fea:	b083      	sub	sp, #12
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
 8012ff0:	460b      	mov	r3, r1
 8012ff2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012ff4:	78fb      	ldrb	r3, [r7, #3]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d103      	bne.n	8013002 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	2280      	movs	r2, #128	@ 0x80
 8012ffe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8013002:	2300      	movs	r3, #0
}
 8013004:	4618      	mov	r0, r3
 8013006:	370c      	adds	r7, #12
 8013008:	46bd      	mov	sp, r7
 801300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801300e:	4770      	bx	lr

08013010 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8013010:	b480      	push	{r7}
 8013012:	b083      	sub	sp, #12
 8013014:	af00      	add	r7, sp, #0
 8013016:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801301e:	b29b      	uxth	r3, r3
 8013020:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013024:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013028:	b29a      	uxth	r2, r3
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013030:	2300      	movs	r3, #0
}
 8013032:	4618      	mov	r0, r3
 8013034:	370c      	adds	r7, #12
 8013036:	46bd      	mov	sp, r7
 8013038:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303c:	4770      	bx	lr

0801303e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 801303e:	b480      	push	{r7}
 8013040:	b085      	sub	sp, #20
 8013042:	af00      	add	r7, sp, #0
 8013044:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 801304c:	b29b      	uxth	r3, r3
 801304e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8013050:	68fb      	ldr	r3, [r7, #12]
}
 8013052:	4618      	mov	r0, r3
 8013054:	3714      	adds	r7, #20
 8013056:	46bd      	mov	sp, r7
 8013058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305c:	4770      	bx	lr

0801305e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801305e:	b480      	push	{r7}
 8013060:	b08b      	sub	sp, #44	@ 0x2c
 8013062:	af00      	add	r7, sp, #0
 8013064:	60f8      	str	r0, [r7, #12]
 8013066:	60b9      	str	r1, [r7, #8]
 8013068:	4611      	mov	r1, r2
 801306a:	461a      	mov	r2, r3
 801306c:	460b      	mov	r3, r1
 801306e:	80fb      	strh	r3, [r7, #6]
 8013070:	4613      	mov	r3, r2
 8013072:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8013074:	88bb      	ldrh	r3, [r7, #4]
 8013076:	3301      	adds	r3, #1
 8013078:	085b      	lsrs	r3, r3, #1
 801307a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013080:	68bb      	ldr	r3, [r7, #8]
 8013082:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013084:	88fa      	ldrh	r2, [r7, #6]
 8013086:	697b      	ldr	r3, [r7, #20]
 8013088:	4413      	add	r3, r2
 801308a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801308e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8013090:	69bb      	ldr	r3, [r7, #24]
 8013092:	627b      	str	r3, [r7, #36]	@ 0x24
 8013094:	e01c      	b.n	80130d0 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8013096:	69fb      	ldr	r3, [r7, #28]
 8013098:	781b      	ldrb	r3, [r3, #0]
 801309a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 801309c:	69fb      	ldr	r3, [r7, #28]
 801309e:	3301      	adds	r3, #1
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	b21b      	sxth	r3, r3
 80130a4:	021b      	lsls	r3, r3, #8
 80130a6:	b21a      	sxth	r2, r3
 80130a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80130ac:	4313      	orrs	r3, r2
 80130ae:	b21b      	sxth	r3, r3
 80130b0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80130b2:	6a3b      	ldr	r3, [r7, #32]
 80130b4:	8a7a      	ldrh	r2, [r7, #18]
 80130b6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80130b8:	6a3b      	ldr	r3, [r7, #32]
 80130ba:	3302      	adds	r3, #2
 80130bc:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80130be:	69fb      	ldr	r3, [r7, #28]
 80130c0:	3301      	adds	r3, #1
 80130c2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80130c4:	69fb      	ldr	r3, [r7, #28]
 80130c6:	3301      	adds	r3, #1
 80130c8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80130ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130cc:	3b01      	subs	r3, #1
 80130ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80130d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d1df      	bne.n	8013096 <USB_WritePMA+0x38>
  }
}
 80130d6:	bf00      	nop
 80130d8:	bf00      	nop
 80130da:	372c      	adds	r7, #44	@ 0x2c
 80130dc:	46bd      	mov	sp, r7
 80130de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e2:	4770      	bx	lr

080130e4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80130e4:	b480      	push	{r7}
 80130e6:	b08b      	sub	sp, #44	@ 0x2c
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	60f8      	str	r0, [r7, #12]
 80130ec:	60b9      	str	r1, [r7, #8]
 80130ee:	4611      	mov	r1, r2
 80130f0:	461a      	mov	r2, r3
 80130f2:	460b      	mov	r3, r1
 80130f4:	80fb      	strh	r3, [r7, #6]
 80130f6:	4613      	mov	r3, r2
 80130f8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80130fa:	88bb      	ldrh	r3, [r7, #4]
 80130fc:	085b      	lsrs	r3, r3, #1
 80130fe:	b29b      	uxth	r3, r3
 8013100:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013106:	68bb      	ldr	r3, [r7, #8]
 8013108:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801310a:	88fa      	ldrh	r2, [r7, #6]
 801310c:	697b      	ldr	r3, [r7, #20]
 801310e:	4413      	add	r3, r2
 8013110:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013114:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8013116:	69bb      	ldr	r3, [r7, #24]
 8013118:	627b      	str	r3, [r7, #36]	@ 0x24
 801311a:	e018      	b.n	801314e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 801311c:	6a3b      	ldr	r3, [r7, #32]
 801311e:	881b      	ldrh	r3, [r3, #0]
 8013120:	b29b      	uxth	r3, r3
 8013122:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013124:	6a3b      	ldr	r3, [r7, #32]
 8013126:	3302      	adds	r3, #2
 8013128:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	b2da      	uxtb	r2, r3
 801312e:	69fb      	ldr	r3, [r7, #28]
 8013130:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013132:	69fb      	ldr	r3, [r7, #28]
 8013134:	3301      	adds	r3, #1
 8013136:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8013138:	693b      	ldr	r3, [r7, #16]
 801313a:	0a1b      	lsrs	r3, r3, #8
 801313c:	b2da      	uxtb	r2, r3
 801313e:	69fb      	ldr	r3, [r7, #28]
 8013140:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013142:	69fb      	ldr	r3, [r7, #28]
 8013144:	3301      	adds	r3, #1
 8013146:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8013148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801314a:	3b01      	subs	r3, #1
 801314c:	627b      	str	r3, [r7, #36]	@ 0x24
 801314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013150:	2b00      	cmp	r3, #0
 8013152:	d1e3      	bne.n	801311c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8013154:	88bb      	ldrh	r3, [r7, #4]
 8013156:	f003 0301 	and.w	r3, r3, #1
 801315a:	b29b      	uxth	r3, r3
 801315c:	2b00      	cmp	r3, #0
 801315e:	d007      	beq.n	8013170 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8013160:	6a3b      	ldr	r3, [r7, #32]
 8013162:	881b      	ldrh	r3, [r3, #0]
 8013164:	b29b      	uxth	r3, r3
 8013166:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	b2da      	uxtb	r2, r3
 801316c:	69fb      	ldr	r3, [r7, #28]
 801316e:	701a      	strb	r2, [r3, #0]
  }
}
 8013170:	bf00      	nop
 8013172:	372c      	adds	r7, #44	@ 0x2c
 8013174:	46bd      	mov	sp, r7
 8013176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317a:	4770      	bx	lr

0801317c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 801317c:	b580      	push	{r7, lr}
 801317e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8013180:	4907      	ldr	r1, [pc, #28]	@ (80131a0 <MX_FATFS_Init+0x24>)
 8013182:	4808      	ldr	r0, [pc, #32]	@ (80131a4 <MX_FATFS_Init+0x28>)
 8013184:	f004 fcfa 	bl	8017b7c <FATFS_LinkDriver>
 8013188:	4603      	mov	r3, r0
 801318a:	2b00      	cmp	r3, #0
 801318c:	d002      	beq.n	8013194 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 801318e:	f04f 33ff 	mov.w	r3, #4294967295
 8013192:	e003      	b.n	801319c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8013194:	4b04      	ldr	r3, [pc, #16]	@ (80131a8 <MX_FATFS_Init+0x2c>)
 8013196:	2201      	movs	r2, #1
 8013198:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801319a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 801319c:	4618      	mov	r0, r3
 801319e:	bd80      	pop	{r7, pc}
 80131a0:	20002994 	.word	0x20002994
 80131a4:	20000014 	.word	0x20000014
 80131a8:	20002998 	.word	0x20002998

080131ac <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80131ac:	b480      	push	{r7}
 80131ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80131b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80131b2:	4618      	mov	r0, r3
 80131b4:	46bd      	mov	sp, r7
 80131b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ba:	4770      	bx	lr

080131bc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80131bc:	b580      	push	{r7, lr}
 80131be:	b082      	sub	sp, #8
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	4603      	mov	r3, r0
 80131c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80131c6:	79fb      	ldrb	r3, [r7, #7]
 80131c8:	4618      	mov	r0, r3
 80131ca:	f7f5 f9bf 	bl	800854c <USER_SPI_initialize>
 80131ce:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80131d0:	4618      	mov	r0, r3
 80131d2:	3708      	adds	r7, #8
 80131d4:	46bd      	mov	sp, r7
 80131d6:	bd80      	pop	{r7, pc}

080131d8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b082      	sub	sp, #8
 80131dc:	af00      	add	r7, sp, #0
 80131de:	4603      	mov	r3, r0
 80131e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80131e2:	79fb      	ldrb	r3, [r7, #7]
 80131e4:	4618      	mov	r0, r3
 80131e6:	f7f5 fa9d 	bl	8008724 <USER_SPI_status>
 80131ea:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80131ec:	4618      	mov	r0, r3
 80131ee:	3708      	adds	r7, #8
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	60b9      	str	r1, [r7, #8]
 80131fc:	607a      	str	r2, [r7, #4]
 80131fe:	603b      	str	r3, [r7, #0]
 8013200:	4603      	mov	r3, r0
 8013202:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8013204:	7bf8      	ldrb	r0, [r7, #15]
 8013206:	683b      	ldr	r3, [r7, #0]
 8013208:	687a      	ldr	r2, [r7, #4]
 801320a:	68b9      	ldr	r1, [r7, #8]
 801320c:	f7f5 faa0 	bl	8008750 <USER_SPI_read>
 8013210:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8013212:	4618      	mov	r0, r3
 8013214:	3710      	adds	r7, #16
 8013216:	46bd      	mov	sp, r7
 8013218:	bd80      	pop	{r7, pc}

0801321a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801321a:	b580      	push	{r7, lr}
 801321c:	b084      	sub	sp, #16
 801321e:	af00      	add	r7, sp, #0
 8013220:	60b9      	str	r1, [r7, #8]
 8013222:	607a      	str	r2, [r7, #4]
 8013224:	603b      	str	r3, [r7, #0]
 8013226:	4603      	mov	r3, r0
 8013228:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801322a:	7bf8      	ldrb	r0, [r7, #15]
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	687a      	ldr	r2, [r7, #4]
 8013230:	68b9      	ldr	r1, [r7, #8]
 8013232:	f7f5 faf3 	bl	800881c <USER_SPI_write>
 8013236:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8013238:	4618      	mov	r0, r3
 801323a:	3710      	adds	r7, #16
 801323c:	46bd      	mov	sp, r7
 801323e:	bd80      	pop	{r7, pc}

08013240 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8013240:	b580      	push	{r7, lr}
 8013242:	b082      	sub	sp, #8
 8013244:	af00      	add	r7, sp, #0
 8013246:	4603      	mov	r3, r0
 8013248:	603a      	str	r2, [r7, #0]
 801324a:	71fb      	strb	r3, [r7, #7]
 801324c:	460b      	mov	r3, r1
 801324e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8013250:	79b9      	ldrb	r1, [r7, #6]
 8013252:	79fb      	ldrb	r3, [r7, #7]
 8013254:	683a      	ldr	r2, [r7, #0]
 8013256:	4618      	mov	r0, r3
 8013258:	f7f5 fb5c 	bl	8008914 <USER_SPI_ioctl>
 801325c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801325e:	4618      	mov	r0, r3
 8013260:	3708      	adds	r7, #8
 8013262:	46bd      	mov	sp, r7
 8013264:	bd80      	pop	{r7, pc}

08013266 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013266:	b580      	push	{r7, lr}
 8013268:	b084      	sub	sp, #16
 801326a:	af00      	add	r7, sp, #0
 801326c:	6078      	str	r0, [r7, #4]
 801326e:	460b      	mov	r3, r1
 8013270:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013272:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8013276:	f005 fa17 	bl	80186a8 <USBD_static_malloc>
 801327a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	2b00      	cmp	r3, #0
 8013280:	d105      	bne.n	801328e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	2200      	movs	r2, #0
 8013286:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801328a:	2302      	movs	r3, #2
 801328c:	e066      	b.n	801335c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	68fa      	ldr	r2, [r7, #12]
 8013292:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	7c1b      	ldrb	r3, [r3, #16]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d119      	bne.n	80132d2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801329e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80132a2:	2202      	movs	r2, #2
 80132a4:	2181      	movs	r1, #129	@ 0x81
 80132a6:	6878      	ldr	r0, [r7, #4]
 80132a8:	f005 f8a5 	bl	80183f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2201      	movs	r2, #1
 80132b0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80132b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80132b6:	2202      	movs	r2, #2
 80132b8:	2101      	movs	r1, #1
 80132ba:	6878      	ldr	r0, [r7, #4]
 80132bc:	f005 f89b 	bl	80183f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	2201      	movs	r2, #1
 80132c4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	2210      	movs	r2, #16
 80132cc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80132d0:	e016      	b.n	8013300 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80132d2:	2340      	movs	r3, #64	@ 0x40
 80132d4:	2202      	movs	r2, #2
 80132d6:	2181      	movs	r1, #129	@ 0x81
 80132d8:	6878      	ldr	r0, [r7, #4]
 80132da:	f005 f88c 	bl	80183f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2201      	movs	r2, #1
 80132e2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80132e4:	2340      	movs	r3, #64	@ 0x40
 80132e6:	2202      	movs	r2, #2
 80132e8:	2101      	movs	r1, #1
 80132ea:	6878      	ldr	r0, [r7, #4]
 80132ec:	f005 f883 	bl	80183f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	2201      	movs	r2, #1
 80132f4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	2210      	movs	r2, #16
 80132fc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013300:	2308      	movs	r3, #8
 8013302:	2203      	movs	r2, #3
 8013304:	2182      	movs	r1, #130	@ 0x82
 8013306:	6878      	ldr	r0, [r7, #4]
 8013308:	f005 f875 	bl	80183f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	2201      	movs	r2, #1
 8013310:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	2200      	movs	r2, #0
 8013322:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	2200      	movs	r2, #0
 801332a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	7c1b      	ldrb	r3, [r3, #16]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d109      	bne.n	801334a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801333c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013340:	2101      	movs	r1, #1
 8013342:	6878      	ldr	r0, [r7, #4]
 8013344:	f005 f946 	bl	80185d4 <USBD_LL_PrepareReceive>
 8013348:	e007      	b.n	801335a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013350:	2340      	movs	r3, #64	@ 0x40
 8013352:	2101      	movs	r1, #1
 8013354:	6878      	ldr	r0, [r7, #4]
 8013356:	f005 f93d 	bl	80185d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801335a:	2300      	movs	r3, #0
}
 801335c:	4618      	mov	r0, r3
 801335e:	3710      	adds	r7, #16
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}

08013364 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	460b      	mov	r3, r1
 801336e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013370:	2181      	movs	r1, #129	@ 0x81
 8013372:	6878      	ldr	r0, [r7, #4]
 8013374:	f005 f865 	bl	8018442 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	2200      	movs	r2, #0
 801337c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801337e:	2101      	movs	r1, #1
 8013380:	6878      	ldr	r0, [r7, #4]
 8013382:	f005 f85e 	bl	8018442 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	2200      	movs	r2, #0
 801338a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801338e:	2182      	movs	r1, #130	@ 0x82
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f005 f856 	bl	8018442 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	2200      	movs	r2, #0
 801339a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	2200      	movs	r2, #0
 80133a2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d00e      	beq.n	80133ce <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80133b6:	685b      	ldr	r3, [r3, #4]
 80133b8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80133c0:	4618      	mov	r0, r3
 80133c2:	f005 f97f 	bl	80186c4 <USBD_static_free>
    pdev->pClassData = NULL;
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2200      	movs	r2, #0
 80133ca:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80133ce:	2300      	movs	r3, #0
}
 80133d0:	4618      	mov	r0, r3
 80133d2:	3708      	adds	r7, #8
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}

080133d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b086      	sub	sp, #24
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
 80133e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80133e8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80133ea:	2300      	movs	r3, #0
 80133ec:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80133ee:	2300      	movs	r3, #0
 80133f0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80133f2:	2300      	movs	r3, #0
 80133f4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80133f6:	693b      	ldr	r3, [r7, #16]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d101      	bne.n	8013400 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80133fc:	2303      	movs	r3, #3
 80133fe:	e0af      	b.n	8013560 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013400:	683b      	ldr	r3, [r7, #0]
 8013402:	781b      	ldrb	r3, [r3, #0]
 8013404:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013408:	2b00      	cmp	r3, #0
 801340a:	d03f      	beq.n	801348c <USBD_CDC_Setup+0xb4>
 801340c:	2b20      	cmp	r3, #32
 801340e:	f040 809f 	bne.w	8013550 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013412:	683b      	ldr	r3, [r7, #0]
 8013414:	88db      	ldrh	r3, [r3, #6]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d02e      	beq.n	8013478 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801341a:	683b      	ldr	r3, [r7, #0]
 801341c:	781b      	ldrb	r3, [r3, #0]
 801341e:	b25b      	sxtb	r3, r3
 8013420:	2b00      	cmp	r3, #0
 8013422:	da16      	bge.n	8013452 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801342a:	689b      	ldr	r3, [r3, #8]
 801342c:	683a      	ldr	r2, [r7, #0]
 801342e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013430:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013432:	683a      	ldr	r2, [r7, #0]
 8013434:	88d2      	ldrh	r2, [r2, #6]
 8013436:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013438:	683b      	ldr	r3, [r7, #0]
 801343a:	88db      	ldrh	r3, [r3, #6]
 801343c:	2b07      	cmp	r3, #7
 801343e:	bf28      	it	cs
 8013440:	2307      	movcs	r3, #7
 8013442:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013444:	693b      	ldr	r3, [r7, #16]
 8013446:	89fa      	ldrh	r2, [r7, #14]
 8013448:	4619      	mov	r1, r3
 801344a:	6878      	ldr	r0, [r7, #4]
 801344c:	f001 facf 	bl	80149ee <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013450:	e085      	b.n	801355e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013452:	683b      	ldr	r3, [r7, #0]
 8013454:	785a      	ldrb	r2, [r3, #1]
 8013456:	693b      	ldr	r3, [r7, #16]
 8013458:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	88db      	ldrh	r3, [r3, #6]
 8013460:	b2da      	uxtb	r2, r3
 8013462:	693b      	ldr	r3, [r7, #16]
 8013464:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8013468:	6939      	ldr	r1, [r7, #16]
 801346a:	683b      	ldr	r3, [r7, #0]
 801346c:	88db      	ldrh	r3, [r3, #6]
 801346e:	461a      	mov	r2, r3
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f001 fae8 	bl	8014a46 <USBD_CtlPrepareRx>
      break;
 8013476:	e072      	b.n	801355e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801347e:	689b      	ldr	r3, [r3, #8]
 8013480:	683a      	ldr	r2, [r7, #0]
 8013482:	7850      	ldrb	r0, [r2, #1]
 8013484:	2200      	movs	r2, #0
 8013486:	6839      	ldr	r1, [r7, #0]
 8013488:	4798      	blx	r3
      break;
 801348a:	e068      	b.n	801355e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	785b      	ldrb	r3, [r3, #1]
 8013490:	2b0b      	cmp	r3, #11
 8013492:	d852      	bhi.n	801353a <USBD_CDC_Setup+0x162>
 8013494:	a201      	add	r2, pc, #4	@ (adr r2, 801349c <USBD_CDC_Setup+0xc4>)
 8013496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801349a:	bf00      	nop
 801349c:	080134cd 	.word	0x080134cd
 80134a0:	08013549 	.word	0x08013549
 80134a4:	0801353b 	.word	0x0801353b
 80134a8:	0801353b 	.word	0x0801353b
 80134ac:	0801353b 	.word	0x0801353b
 80134b0:	0801353b 	.word	0x0801353b
 80134b4:	0801353b 	.word	0x0801353b
 80134b8:	0801353b 	.word	0x0801353b
 80134bc:	0801353b 	.word	0x0801353b
 80134c0:	0801353b 	.word	0x0801353b
 80134c4:	080134f7 	.word	0x080134f7
 80134c8:	08013521 	.word	0x08013521
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134d2:	b2db      	uxtb	r3, r3
 80134d4:	2b03      	cmp	r3, #3
 80134d6:	d107      	bne.n	80134e8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80134d8:	f107 030a 	add.w	r3, r7, #10
 80134dc:	2202      	movs	r2, #2
 80134de:	4619      	mov	r1, r3
 80134e0:	6878      	ldr	r0, [r7, #4]
 80134e2:	f001 fa84 	bl	80149ee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80134e6:	e032      	b.n	801354e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80134e8:	6839      	ldr	r1, [r7, #0]
 80134ea:	6878      	ldr	r0, [r7, #4]
 80134ec:	f001 fa0e 	bl	801490c <USBD_CtlError>
            ret = USBD_FAIL;
 80134f0:	2303      	movs	r3, #3
 80134f2:	75fb      	strb	r3, [r7, #23]
          break;
 80134f4:	e02b      	b.n	801354e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134fc:	b2db      	uxtb	r3, r3
 80134fe:	2b03      	cmp	r3, #3
 8013500:	d107      	bne.n	8013512 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013502:	f107 030d 	add.w	r3, r7, #13
 8013506:	2201      	movs	r2, #1
 8013508:	4619      	mov	r1, r3
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f001 fa6f 	bl	80149ee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013510:	e01d      	b.n	801354e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013512:	6839      	ldr	r1, [r7, #0]
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f001 f9f9 	bl	801490c <USBD_CtlError>
            ret = USBD_FAIL;
 801351a:	2303      	movs	r3, #3
 801351c:	75fb      	strb	r3, [r7, #23]
          break;
 801351e:	e016      	b.n	801354e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013526:	b2db      	uxtb	r3, r3
 8013528:	2b03      	cmp	r3, #3
 801352a:	d00f      	beq.n	801354c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 801352c:	6839      	ldr	r1, [r7, #0]
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f001 f9ec 	bl	801490c <USBD_CtlError>
            ret = USBD_FAIL;
 8013534:	2303      	movs	r3, #3
 8013536:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013538:	e008      	b.n	801354c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801353a:	6839      	ldr	r1, [r7, #0]
 801353c:	6878      	ldr	r0, [r7, #4]
 801353e:	f001 f9e5 	bl	801490c <USBD_CtlError>
          ret = USBD_FAIL;
 8013542:	2303      	movs	r3, #3
 8013544:	75fb      	strb	r3, [r7, #23]
          break;
 8013546:	e002      	b.n	801354e <USBD_CDC_Setup+0x176>
          break;
 8013548:	bf00      	nop
 801354a:	e008      	b.n	801355e <USBD_CDC_Setup+0x186>
          break;
 801354c:	bf00      	nop
      }
      break;
 801354e:	e006      	b.n	801355e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013550:	6839      	ldr	r1, [r7, #0]
 8013552:	6878      	ldr	r0, [r7, #4]
 8013554:	f001 f9da 	bl	801490c <USBD_CtlError>
      ret = USBD_FAIL;
 8013558:	2303      	movs	r3, #3
 801355a:	75fb      	strb	r3, [r7, #23]
      break;
 801355c:	bf00      	nop
  }

  return (uint8_t)ret;
 801355e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013560:	4618      	mov	r0, r3
 8013562:	3718      	adds	r7, #24
 8013564:	46bd      	mov	sp, r7
 8013566:	bd80      	pop	{r7, pc}

08013568 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013568:	b580      	push	{r7, lr}
 801356a:	b084      	sub	sp, #16
 801356c:	af00      	add	r7, sp, #0
 801356e:	6078      	str	r0, [r7, #4]
 8013570:	460b      	mov	r3, r1
 8013572:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801357a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013582:	2b00      	cmp	r3, #0
 8013584:	d101      	bne.n	801358a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013586:	2303      	movs	r3, #3
 8013588:	e04f      	b.n	801362a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013590:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013592:	78fa      	ldrb	r2, [r7, #3]
 8013594:	6879      	ldr	r1, [r7, #4]
 8013596:	4613      	mov	r3, r2
 8013598:	009b      	lsls	r3, r3, #2
 801359a:	4413      	add	r3, r2
 801359c:	009b      	lsls	r3, r3, #2
 801359e:	440b      	add	r3, r1
 80135a0:	3318      	adds	r3, #24
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d029      	beq.n	80135fc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80135a8:	78fa      	ldrb	r2, [r7, #3]
 80135aa:	6879      	ldr	r1, [r7, #4]
 80135ac:	4613      	mov	r3, r2
 80135ae:	009b      	lsls	r3, r3, #2
 80135b0:	4413      	add	r3, r2
 80135b2:	009b      	lsls	r3, r3, #2
 80135b4:	440b      	add	r3, r1
 80135b6:	3318      	adds	r3, #24
 80135b8:	681a      	ldr	r2, [r3, #0]
 80135ba:	78f9      	ldrb	r1, [r7, #3]
 80135bc:	68f8      	ldr	r0, [r7, #12]
 80135be:	460b      	mov	r3, r1
 80135c0:	009b      	lsls	r3, r3, #2
 80135c2:	440b      	add	r3, r1
 80135c4:	00db      	lsls	r3, r3, #3
 80135c6:	4403      	add	r3, r0
 80135c8:	3320      	adds	r3, #32
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	fbb2 f1f3 	udiv	r1, r2, r3
 80135d0:	fb01 f303 	mul.w	r3, r1, r3
 80135d4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d110      	bne.n	80135fc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80135da:	78fa      	ldrb	r2, [r7, #3]
 80135dc:	6879      	ldr	r1, [r7, #4]
 80135de:	4613      	mov	r3, r2
 80135e0:	009b      	lsls	r3, r3, #2
 80135e2:	4413      	add	r3, r2
 80135e4:	009b      	lsls	r3, r3, #2
 80135e6:	440b      	add	r3, r1
 80135e8:	3318      	adds	r3, #24
 80135ea:	2200      	movs	r2, #0
 80135ec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80135ee:	78f9      	ldrb	r1, [r7, #3]
 80135f0:	2300      	movs	r3, #0
 80135f2:	2200      	movs	r2, #0
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f004 ffcc 	bl	8018592 <USBD_LL_Transmit>
 80135fa:	e015      	b.n	8013628 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80135fc:	68bb      	ldr	r3, [r7, #8]
 80135fe:	2200      	movs	r2, #0
 8013600:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801360a:	691b      	ldr	r3, [r3, #16]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d00b      	beq.n	8013628 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013616:	691b      	ldr	r3, [r3, #16]
 8013618:	68ba      	ldr	r2, [r7, #8]
 801361a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801361e:	68ba      	ldr	r2, [r7, #8]
 8013620:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013624:	78fa      	ldrb	r2, [r7, #3]
 8013626:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013628:	2300      	movs	r3, #0
}
 801362a:	4618      	mov	r0, r3
 801362c:	3710      	adds	r7, #16
 801362e:	46bd      	mov	sp, r7
 8013630:	bd80      	pop	{r7, pc}

08013632 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013632:	b580      	push	{r7, lr}
 8013634:	b084      	sub	sp, #16
 8013636:	af00      	add	r7, sp, #0
 8013638:	6078      	str	r0, [r7, #4]
 801363a:	460b      	mov	r3, r1
 801363c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013644:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801364c:	2b00      	cmp	r3, #0
 801364e:	d101      	bne.n	8013654 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013650:	2303      	movs	r3, #3
 8013652:	e015      	b.n	8013680 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013654:	78fb      	ldrb	r3, [r7, #3]
 8013656:	4619      	mov	r1, r3
 8013658:	6878      	ldr	r0, [r7, #4]
 801365a:	f004 ffdc 	bl	8018616 <USBD_LL_GetRxDataSize>
 801365e:	4602      	mov	r2, r0
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801366c:	68db      	ldr	r3, [r3, #12]
 801366e:	68fa      	ldr	r2, [r7, #12]
 8013670:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801367a:	4611      	mov	r1, r2
 801367c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801367e:	2300      	movs	r3, #0
}
 8013680:	4618      	mov	r0, r3
 8013682:	3710      	adds	r7, #16
 8013684:	46bd      	mov	sp, r7
 8013686:	bd80      	pop	{r7, pc}

08013688 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013688:	b580      	push	{r7, lr}
 801368a:	b084      	sub	sp, #16
 801368c:	af00      	add	r7, sp, #0
 801368e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013696:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d101      	bne.n	80136a2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801369e:	2303      	movs	r3, #3
 80136a0:	e01a      	b.n	80136d8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d014      	beq.n	80136d6 <USBD_CDC_EP0_RxReady+0x4e>
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80136b2:	2bff      	cmp	r3, #255	@ 0xff
 80136b4:	d00f      	beq.n	80136d6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80136bc:	689b      	ldr	r3, [r3, #8]
 80136be:	68fa      	ldr	r2, [r7, #12]
 80136c0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80136c4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80136c6:	68fa      	ldr	r2, [r7, #12]
 80136c8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80136cc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	22ff      	movs	r2, #255	@ 0xff
 80136d2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80136d6:	2300      	movs	r3, #0
}
 80136d8:	4618      	mov	r0, r3
 80136da:	3710      	adds	r7, #16
 80136dc:	46bd      	mov	sp, r7
 80136de:	bd80      	pop	{r7, pc}

080136e0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80136e0:	b480      	push	{r7}
 80136e2:	b083      	sub	sp, #12
 80136e4:	af00      	add	r7, sp, #0
 80136e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2243      	movs	r2, #67	@ 0x43
 80136ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80136ee:	4b03      	ldr	r3, [pc, #12]	@ (80136fc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	370c      	adds	r7, #12
 80136f4:	46bd      	mov	sp, r7
 80136f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fa:	4770      	bx	lr
 80136fc:	200000b0 	.word	0x200000b0

08013700 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013700:	b480      	push	{r7}
 8013702:	b083      	sub	sp, #12
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2243      	movs	r2, #67	@ 0x43
 801370c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801370e:	4b03      	ldr	r3, [pc, #12]	@ (801371c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013710:	4618      	mov	r0, r3
 8013712:	370c      	adds	r7, #12
 8013714:	46bd      	mov	sp, r7
 8013716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801371a:	4770      	bx	lr
 801371c:	2000006c 	.word	0x2000006c

08013720 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013720:	b480      	push	{r7}
 8013722:	b083      	sub	sp, #12
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	2243      	movs	r2, #67	@ 0x43
 801372c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801372e:	4b03      	ldr	r3, [pc, #12]	@ (801373c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013730:	4618      	mov	r0, r3
 8013732:	370c      	adds	r7, #12
 8013734:	46bd      	mov	sp, r7
 8013736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801373a:	4770      	bx	lr
 801373c:	200000f4 	.word	0x200000f4

08013740 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013740:	b480      	push	{r7}
 8013742:	b083      	sub	sp, #12
 8013744:	af00      	add	r7, sp, #0
 8013746:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	220a      	movs	r2, #10
 801374c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801374e:	4b03      	ldr	r3, [pc, #12]	@ (801375c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013750:	4618      	mov	r0, r3
 8013752:	370c      	adds	r7, #12
 8013754:	46bd      	mov	sp, r7
 8013756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801375a:	4770      	bx	lr
 801375c:	20000028 	.word	0x20000028

08013760 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8013760:	b480      	push	{r7}
 8013762:	b083      	sub	sp, #12
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
 8013768:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d101      	bne.n	8013774 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8013770:	2303      	movs	r3, #3
 8013772:	e004      	b.n	801377e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	683a      	ldr	r2, [r7, #0]
 8013778:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 801377c:	2300      	movs	r3, #0
}
 801377e:	4618      	mov	r0, r3
 8013780:	370c      	adds	r7, #12
 8013782:	46bd      	mov	sp, r7
 8013784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013788:	4770      	bx	lr

0801378a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801378a:	b480      	push	{r7}
 801378c:	b087      	sub	sp, #28
 801378e:	af00      	add	r7, sp, #0
 8013790:	60f8      	str	r0, [r7, #12]
 8013792:	60b9      	str	r1, [r7, #8]
 8013794:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801379c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801379e:	697b      	ldr	r3, [r7, #20]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d101      	bne.n	80137a8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80137a4:	2303      	movs	r3, #3
 80137a6:	e008      	b.n	80137ba <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80137a8:	697b      	ldr	r3, [r7, #20]
 80137aa:	68ba      	ldr	r2, [r7, #8]
 80137ac:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80137b0:	697b      	ldr	r3, [r7, #20]
 80137b2:	687a      	ldr	r2, [r7, #4]
 80137b4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80137b8:	2300      	movs	r3, #0
}
 80137ba:	4618      	mov	r0, r3
 80137bc:	371c      	adds	r7, #28
 80137be:	46bd      	mov	sp, r7
 80137c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c4:	4770      	bx	lr

080137c6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80137c6:	b480      	push	{r7}
 80137c8:	b085      	sub	sp, #20
 80137ca:	af00      	add	r7, sp, #0
 80137cc:	6078      	str	r0, [r7, #4]
 80137ce:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d101      	bne.n	80137e2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80137de:	2303      	movs	r3, #3
 80137e0:	e004      	b.n	80137ec <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	683a      	ldr	r2, [r7, #0]
 80137e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80137ea:	2300      	movs	r3, #0
}
 80137ec:	4618      	mov	r0, r3
 80137ee:	3714      	adds	r7, #20
 80137f0:	46bd      	mov	sp, r7
 80137f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f6:	4770      	bx	lr

080137f8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b084      	sub	sp, #16
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013806:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8013808:	2301      	movs	r3, #1
 801380a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013812:	2b00      	cmp	r3, #0
 8013814:	d101      	bne.n	801381a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013816:	2303      	movs	r3, #3
 8013818:	e01a      	b.n	8013850 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801381a:	68bb      	ldr	r3, [r7, #8]
 801381c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013820:	2b00      	cmp	r3, #0
 8013822:	d114      	bne.n	801384e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013824:	68bb      	ldr	r3, [r7, #8]
 8013826:	2201      	movs	r2, #1
 8013828:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 801382c:	68bb      	ldr	r3, [r7, #8]
 801382e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801383c:	68bb      	ldr	r3, [r7, #8]
 801383e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013842:	2181      	movs	r1, #129	@ 0x81
 8013844:	6878      	ldr	r0, [r7, #4]
 8013846:	f004 fea4 	bl	8018592 <USBD_LL_Transmit>

    ret = USBD_OK;
 801384a:	2300      	movs	r3, #0
 801384c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801384e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013850:	4618      	mov	r0, r3
 8013852:	3710      	adds	r7, #16
 8013854:	46bd      	mov	sp, r7
 8013856:	bd80      	pop	{r7, pc}

08013858 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b084      	sub	sp, #16
 801385c:	af00      	add	r7, sp, #0
 801385e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013866:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801386e:	2b00      	cmp	r3, #0
 8013870:	d101      	bne.n	8013876 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013872:	2303      	movs	r3, #3
 8013874:	e016      	b.n	80138a4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	7c1b      	ldrb	r3, [r3, #16]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d109      	bne.n	8013892 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013888:	2101      	movs	r1, #1
 801388a:	6878      	ldr	r0, [r7, #4]
 801388c:	f004 fea2 	bl	80185d4 <USBD_LL_PrepareReceive>
 8013890:	e007      	b.n	80138a2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013898:	2340      	movs	r3, #64	@ 0x40
 801389a:	2101      	movs	r1, #1
 801389c:	6878      	ldr	r0, [r7, #4]
 801389e:	f004 fe99 	bl	80185d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80138a2:	2300      	movs	r3, #0
}
 80138a4:	4618      	mov	r0, r3
 80138a6:	3710      	adds	r7, #16
 80138a8:	46bd      	mov	sp, r7
 80138aa:	bd80      	pop	{r7, pc}

080138ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80138ac:	b580      	push	{r7, lr}
 80138ae:	b086      	sub	sp, #24
 80138b0:	af00      	add	r7, sp, #0
 80138b2:	60f8      	str	r0, [r7, #12]
 80138b4:	60b9      	str	r1, [r7, #8]
 80138b6:	4613      	mov	r3, r2
 80138b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d101      	bne.n	80138c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80138c0:	2303      	movs	r3, #3
 80138c2:	e01f      	b.n	8013904 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80138c4:	68fb      	ldr	r3, [r7, #12]
 80138c6:	2200      	movs	r2, #0
 80138c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	2200      	movs	r2, #0
 80138d0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	2200      	movs	r2, #0
 80138d8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80138dc:	68bb      	ldr	r3, [r7, #8]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d003      	beq.n	80138ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	68ba      	ldr	r2, [r7, #8]
 80138e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	2201      	movs	r2, #1
 80138ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	79fa      	ldrb	r2, [r7, #7]
 80138f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80138f8:	68f8      	ldr	r0, [r7, #12]
 80138fa:	f004 fd01 	bl	8018300 <USBD_LL_Init>
 80138fe:	4603      	mov	r3, r0
 8013900:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013902:	7dfb      	ldrb	r3, [r7, #23]
}
 8013904:	4618      	mov	r0, r3
 8013906:	3718      	adds	r7, #24
 8013908:	46bd      	mov	sp, r7
 801390a:	bd80      	pop	{r7, pc}

0801390c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b084      	sub	sp, #16
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]
 8013914:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013916:	2300      	movs	r3, #0
 8013918:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801391a:	683b      	ldr	r3, [r7, #0]
 801391c:	2b00      	cmp	r3, #0
 801391e:	d101      	bne.n	8013924 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8013920:	2303      	movs	r3, #3
 8013922:	e016      	b.n	8013952 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	683a      	ldr	r2, [r7, #0]
 8013928:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013934:	2b00      	cmp	r3, #0
 8013936:	d00b      	beq.n	8013950 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801393e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013940:	f107 020e 	add.w	r2, r7, #14
 8013944:	4610      	mov	r0, r2
 8013946:	4798      	blx	r3
 8013948:	4602      	mov	r2, r0
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8013950:	2300      	movs	r3, #0
}
 8013952:	4618      	mov	r0, r3
 8013954:	3710      	adds	r7, #16
 8013956:	46bd      	mov	sp, r7
 8013958:	bd80      	pop	{r7, pc}

0801395a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801395a:	b580      	push	{r7, lr}
 801395c:	b082      	sub	sp, #8
 801395e:	af00      	add	r7, sp, #0
 8013960:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	f004 fd2c 	bl	80183c0 <USBD_LL_Start>
 8013968:	4603      	mov	r3, r0
}
 801396a:	4618      	mov	r0, r3
 801396c:	3708      	adds	r7, #8
 801396e:	46bd      	mov	sp, r7
 8013970:	bd80      	pop	{r7, pc}

08013972 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013972:	b480      	push	{r7}
 8013974:	b083      	sub	sp, #12
 8013976:	af00      	add	r7, sp, #0
 8013978:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801397a:	2300      	movs	r3, #0
}
 801397c:	4618      	mov	r0, r3
 801397e:	370c      	adds	r7, #12
 8013980:	46bd      	mov	sp, r7
 8013982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013986:	4770      	bx	lr

08013988 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013988:	b580      	push	{r7, lr}
 801398a:	b084      	sub	sp, #16
 801398c:	af00      	add	r7, sp, #0
 801398e:	6078      	str	r0, [r7, #4]
 8013990:	460b      	mov	r3, r1
 8013992:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013994:	2303      	movs	r3, #3
 8013996:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d009      	beq.n	80139b6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	78fa      	ldrb	r2, [r7, #3]
 80139ac:	4611      	mov	r1, r2
 80139ae:	6878      	ldr	r0, [r7, #4]
 80139b0:	4798      	blx	r3
 80139b2:	4603      	mov	r3, r0
 80139b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80139b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	3710      	adds	r7, #16
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}

080139c0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b082      	sub	sp, #8
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	6078      	str	r0, [r7, #4]
 80139c8:	460b      	mov	r3, r1
 80139ca:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d007      	beq.n	80139e6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139dc:	685b      	ldr	r3, [r3, #4]
 80139de:	78fa      	ldrb	r2, [r7, #3]
 80139e0:	4611      	mov	r1, r2
 80139e2:	6878      	ldr	r0, [r7, #4]
 80139e4:	4798      	blx	r3
  }

  return USBD_OK;
 80139e6:	2300      	movs	r3, #0
}
 80139e8:	4618      	mov	r0, r3
 80139ea:	3708      	adds	r7, #8
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bd80      	pop	{r7, pc}

080139f0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80139f0:	b580      	push	{r7, lr}
 80139f2:	b084      	sub	sp, #16
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
 80139f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a00:	6839      	ldr	r1, [r7, #0]
 8013a02:	4618      	mov	r0, r3
 8013a04:	f000 ff48 	bl	8014898 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	2201      	movs	r2, #1
 8013a0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013a16:	461a      	mov	r2, r3
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013a24:	f003 031f 	and.w	r3, r3, #31
 8013a28:	2b02      	cmp	r3, #2
 8013a2a:	d01a      	beq.n	8013a62 <USBD_LL_SetupStage+0x72>
 8013a2c:	2b02      	cmp	r3, #2
 8013a2e:	d822      	bhi.n	8013a76 <USBD_LL_SetupStage+0x86>
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d002      	beq.n	8013a3a <USBD_LL_SetupStage+0x4a>
 8013a34:	2b01      	cmp	r3, #1
 8013a36:	d00a      	beq.n	8013a4e <USBD_LL_SetupStage+0x5e>
 8013a38:	e01d      	b.n	8013a76 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a40:	4619      	mov	r1, r3
 8013a42:	6878      	ldr	r0, [r7, #4]
 8013a44:	f000 f9f0 	bl	8013e28 <USBD_StdDevReq>
 8013a48:	4603      	mov	r3, r0
 8013a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8013a4c:	e020      	b.n	8013a90 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a54:	4619      	mov	r1, r3
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	f000 fa54 	bl	8013f04 <USBD_StdItfReq>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8013a60:	e016      	b.n	8013a90 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a68:	4619      	mov	r1, r3
 8013a6a:	6878      	ldr	r0, [r7, #4]
 8013a6c:	f000 fa93 	bl	8013f96 <USBD_StdEPReq>
 8013a70:	4603      	mov	r3, r0
 8013a72:	73fb      	strb	r3, [r7, #15]
      break;
 8013a74:	e00c      	b.n	8013a90 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013a7c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013a80:	b2db      	uxtb	r3, r3
 8013a82:	4619      	mov	r1, r3
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f004 fcfb 	bl	8018480 <USBD_LL_StallEP>
 8013a8a:	4603      	mov	r3, r0
 8013a8c:	73fb      	strb	r3, [r7, #15]
      break;
 8013a8e:	bf00      	nop
  }

  return ret;
 8013a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a92:	4618      	mov	r0, r3
 8013a94:	3710      	adds	r7, #16
 8013a96:	46bd      	mov	sp, r7
 8013a98:	bd80      	pop	{r7, pc}

08013a9a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013a9a:	b580      	push	{r7, lr}
 8013a9c:	b086      	sub	sp, #24
 8013a9e:	af00      	add	r7, sp, #0
 8013aa0:	60f8      	str	r0, [r7, #12]
 8013aa2:	460b      	mov	r3, r1
 8013aa4:	607a      	str	r2, [r7, #4]
 8013aa6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013aa8:	7afb      	ldrb	r3, [r7, #11]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d138      	bne.n	8013b20 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013ab4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013abc:	2b03      	cmp	r3, #3
 8013abe:	d14a      	bne.n	8013b56 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8013ac0:	693b      	ldr	r3, [r7, #16]
 8013ac2:	689a      	ldr	r2, [r3, #8]
 8013ac4:	693b      	ldr	r3, [r7, #16]
 8013ac6:	68db      	ldr	r3, [r3, #12]
 8013ac8:	429a      	cmp	r2, r3
 8013aca:	d913      	bls.n	8013af4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	689a      	ldr	r2, [r3, #8]
 8013ad0:	693b      	ldr	r3, [r7, #16]
 8013ad2:	68db      	ldr	r3, [r3, #12]
 8013ad4:	1ad2      	subs	r2, r2, r3
 8013ad6:	693b      	ldr	r3, [r7, #16]
 8013ad8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013ada:	693b      	ldr	r3, [r7, #16]
 8013adc:	68da      	ldr	r2, [r3, #12]
 8013ade:	693b      	ldr	r3, [r7, #16]
 8013ae0:	689b      	ldr	r3, [r3, #8]
 8013ae2:	4293      	cmp	r3, r2
 8013ae4:	bf28      	it	cs
 8013ae6:	4613      	movcs	r3, r2
 8013ae8:	461a      	mov	r2, r3
 8013aea:	6879      	ldr	r1, [r7, #4]
 8013aec:	68f8      	ldr	r0, [r7, #12]
 8013aee:	f000 ffc7 	bl	8014a80 <USBD_CtlContinueRx>
 8013af2:	e030      	b.n	8013b56 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013afa:	b2db      	uxtb	r3, r3
 8013afc:	2b03      	cmp	r3, #3
 8013afe:	d10b      	bne.n	8013b18 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b06:	691b      	ldr	r3, [r3, #16]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d005      	beq.n	8013b18 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b12:	691b      	ldr	r3, [r3, #16]
 8013b14:	68f8      	ldr	r0, [r7, #12]
 8013b16:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013b18:	68f8      	ldr	r0, [r7, #12]
 8013b1a:	f000 ffc2 	bl	8014aa2 <USBD_CtlSendStatus>
 8013b1e:	e01a      	b.n	8013b56 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b26:	b2db      	uxtb	r3, r3
 8013b28:	2b03      	cmp	r3, #3
 8013b2a:	d114      	bne.n	8013b56 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b32:	699b      	ldr	r3, [r3, #24]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d00e      	beq.n	8013b56 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b3e:	699b      	ldr	r3, [r3, #24]
 8013b40:	7afa      	ldrb	r2, [r7, #11]
 8013b42:	4611      	mov	r1, r2
 8013b44:	68f8      	ldr	r0, [r7, #12]
 8013b46:	4798      	blx	r3
 8013b48:	4603      	mov	r3, r0
 8013b4a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013b4c:	7dfb      	ldrb	r3, [r7, #23]
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d001      	beq.n	8013b56 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8013b52:	7dfb      	ldrb	r3, [r7, #23]
 8013b54:	e000      	b.n	8013b58 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8013b56:	2300      	movs	r3, #0
}
 8013b58:	4618      	mov	r0, r3
 8013b5a:	3718      	adds	r7, #24
 8013b5c:	46bd      	mov	sp, r7
 8013b5e:	bd80      	pop	{r7, pc}

08013b60 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013b60:	b580      	push	{r7, lr}
 8013b62:	b086      	sub	sp, #24
 8013b64:	af00      	add	r7, sp, #0
 8013b66:	60f8      	str	r0, [r7, #12]
 8013b68:	460b      	mov	r3, r1
 8013b6a:	607a      	str	r2, [r7, #4]
 8013b6c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013b6e:	7afb      	ldrb	r3, [r7, #11]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d16b      	bne.n	8013c4c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	3314      	adds	r3, #20
 8013b78:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013b80:	2b02      	cmp	r3, #2
 8013b82:	d156      	bne.n	8013c32 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8013b84:	693b      	ldr	r3, [r7, #16]
 8013b86:	689a      	ldr	r2, [r3, #8]
 8013b88:	693b      	ldr	r3, [r7, #16]
 8013b8a:	68db      	ldr	r3, [r3, #12]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d914      	bls.n	8013bba <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013b90:	693b      	ldr	r3, [r7, #16]
 8013b92:	689a      	ldr	r2, [r3, #8]
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	68db      	ldr	r3, [r3, #12]
 8013b98:	1ad2      	subs	r2, r2, r3
 8013b9a:	693b      	ldr	r3, [r7, #16]
 8013b9c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013b9e:	693b      	ldr	r3, [r7, #16]
 8013ba0:	689b      	ldr	r3, [r3, #8]
 8013ba2:	461a      	mov	r2, r3
 8013ba4:	6879      	ldr	r1, [r7, #4]
 8013ba6:	68f8      	ldr	r0, [r7, #12]
 8013ba8:	f000 ff3c 	bl	8014a24 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013bac:	2300      	movs	r3, #0
 8013bae:	2200      	movs	r2, #0
 8013bb0:	2100      	movs	r1, #0
 8013bb2:	68f8      	ldr	r0, [r7, #12]
 8013bb4:	f004 fd0e 	bl	80185d4 <USBD_LL_PrepareReceive>
 8013bb8:	e03b      	b.n	8013c32 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013bba:	693b      	ldr	r3, [r7, #16]
 8013bbc:	68da      	ldr	r2, [r3, #12]
 8013bbe:	693b      	ldr	r3, [r7, #16]
 8013bc0:	689b      	ldr	r3, [r3, #8]
 8013bc2:	429a      	cmp	r2, r3
 8013bc4:	d11c      	bne.n	8013c00 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013bc6:	693b      	ldr	r3, [r7, #16]
 8013bc8:	685a      	ldr	r2, [r3, #4]
 8013bca:	693b      	ldr	r3, [r7, #16]
 8013bcc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013bce:	429a      	cmp	r2, r3
 8013bd0:	d316      	bcc.n	8013c00 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013bd2:	693b      	ldr	r3, [r7, #16]
 8013bd4:	685a      	ldr	r2, [r3, #4]
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013bdc:	429a      	cmp	r2, r3
 8013bde:	d20f      	bcs.n	8013c00 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013be0:	2200      	movs	r2, #0
 8013be2:	2100      	movs	r1, #0
 8013be4:	68f8      	ldr	r0, [r7, #12]
 8013be6:	f000 ff1d 	bl	8014a24 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	2200      	movs	r2, #0
 8013bee:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	2200      	movs	r2, #0
 8013bf6:	2100      	movs	r1, #0
 8013bf8:	68f8      	ldr	r0, [r7, #12]
 8013bfa:	f004 fceb 	bl	80185d4 <USBD_LL_PrepareReceive>
 8013bfe:	e018      	b.n	8013c32 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c06:	b2db      	uxtb	r3, r3
 8013c08:	2b03      	cmp	r3, #3
 8013c0a:	d10b      	bne.n	8013c24 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c12:	68db      	ldr	r3, [r3, #12]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d005      	beq.n	8013c24 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c1e:	68db      	ldr	r3, [r3, #12]
 8013c20:	68f8      	ldr	r0, [r7, #12]
 8013c22:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013c24:	2180      	movs	r1, #128	@ 0x80
 8013c26:	68f8      	ldr	r0, [r7, #12]
 8013c28:	f004 fc2a 	bl	8018480 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013c2c:	68f8      	ldr	r0, [r7, #12]
 8013c2e:	f000 ff4b 	bl	8014ac8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013c38:	2b01      	cmp	r3, #1
 8013c3a:	d122      	bne.n	8013c82 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8013c3c:	68f8      	ldr	r0, [r7, #12]
 8013c3e:	f7ff fe98 	bl	8013972 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	2200      	movs	r2, #0
 8013c46:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013c4a:	e01a      	b.n	8013c82 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c52:	b2db      	uxtb	r3, r3
 8013c54:	2b03      	cmp	r3, #3
 8013c56:	d114      	bne.n	8013c82 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013c58:	68fb      	ldr	r3, [r7, #12]
 8013c5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c5e:	695b      	ldr	r3, [r3, #20]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d00e      	beq.n	8013c82 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c6a:	695b      	ldr	r3, [r3, #20]
 8013c6c:	7afa      	ldrb	r2, [r7, #11]
 8013c6e:	4611      	mov	r1, r2
 8013c70:	68f8      	ldr	r0, [r7, #12]
 8013c72:	4798      	blx	r3
 8013c74:	4603      	mov	r3, r0
 8013c76:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013c78:	7dfb      	ldrb	r3, [r7, #23]
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d001      	beq.n	8013c82 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8013c7e:	7dfb      	ldrb	r3, [r7, #23]
 8013c80:	e000      	b.n	8013c84 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8013c82:	2300      	movs	r3, #0
}
 8013c84:	4618      	mov	r0, r3
 8013c86:	3718      	adds	r7, #24
 8013c88:	46bd      	mov	sp, r7
 8013c8a:	bd80      	pop	{r7, pc}

08013c8c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b082      	sub	sp, #8
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	2201      	movs	r2, #1
 8013c98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	2200      	movs	r2, #0
 8013ca0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	2200      	movs	r2, #0
 8013cae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d101      	bne.n	8013cc0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013cbc:	2303      	movs	r3, #3
 8013cbe:	e02f      	b.n	8013d20 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d00f      	beq.n	8013cea <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013cd0:	685b      	ldr	r3, [r3, #4]
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d009      	beq.n	8013cea <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013cdc:	685b      	ldr	r3, [r3, #4]
 8013cde:	687a      	ldr	r2, [r7, #4]
 8013ce0:	6852      	ldr	r2, [r2, #4]
 8013ce2:	b2d2      	uxtb	r2, r2
 8013ce4:	4611      	mov	r1, r2
 8013ce6:	6878      	ldr	r0, [r7, #4]
 8013ce8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013cea:	2340      	movs	r3, #64	@ 0x40
 8013cec:	2200      	movs	r2, #0
 8013cee:	2100      	movs	r1, #0
 8013cf0:	6878      	ldr	r0, [r7, #4]
 8013cf2:	f004 fb80 	bl	80183f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	2201      	movs	r2, #1
 8013cfa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	2240      	movs	r2, #64	@ 0x40
 8013d02:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013d06:	2340      	movs	r3, #64	@ 0x40
 8013d08:	2200      	movs	r2, #0
 8013d0a:	2180      	movs	r1, #128	@ 0x80
 8013d0c:	6878      	ldr	r0, [r7, #4]
 8013d0e:	f004 fb72 	bl	80183f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	2201      	movs	r2, #1
 8013d16:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	2240      	movs	r2, #64	@ 0x40
 8013d1c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8013d1e:	2300      	movs	r3, #0
}
 8013d20:	4618      	mov	r0, r3
 8013d22:	3708      	adds	r7, #8
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}

08013d28 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013d28:	b480      	push	{r7}
 8013d2a:	b083      	sub	sp, #12
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
 8013d30:	460b      	mov	r3, r1
 8013d32:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	78fa      	ldrb	r2, [r7, #3]
 8013d38:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013d3a:	2300      	movs	r3, #0
}
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	370c      	adds	r7, #12
 8013d40:	46bd      	mov	sp, r7
 8013d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d46:	4770      	bx	lr

08013d48 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013d48:	b480      	push	{r7}
 8013d4a:	b083      	sub	sp, #12
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d56:	b2da      	uxtb	r2, r3
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2204      	movs	r2, #4
 8013d62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013d66:	2300      	movs	r3, #0
}
 8013d68:	4618      	mov	r0, r3
 8013d6a:	370c      	adds	r7, #12
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d72:	4770      	bx	lr

08013d74 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013d74:	b480      	push	{r7}
 8013d76:	b083      	sub	sp, #12
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d82:	b2db      	uxtb	r3, r3
 8013d84:	2b04      	cmp	r3, #4
 8013d86:	d106      	bne.n	8013d96 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013d8e:	b2da      	uxtb	r2, r3
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013d96:	2300      	movs	r3, #0
}
 8013d98:	4618      	mov	r0, r3
 8013d9a:	370c      	adds	r7, #12
 8013d9c:	46bd      	mov	sp, r7
 8013d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013da2:	4770      	bx	lr

08013da4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013da4:	b580      	push	{r7, lr}
 8013da6:	b082      	sub	sp, #8
 8013da8:	af00      	add	r7, sp, #0
 8013daa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d101      	bne.n	8013dba <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013db6:	2303      	movs	r3, #3
 8013db8:	e012      	b.n	8013de0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013dc0:	b2db      	uxtb	r3, r3
 8013dc2:	2b03      	cmp	r3, #3
 8013dc4:	d10b      	bne.n	8013dde <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013dcc:	69db      	ldr	r3, [r3, #28]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d005      	beq.n	8013dde <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013dd8:	69db      	ldr	r3, [r3, #28]
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013dde:	2300      	movs	r3, #0
}
 8013de0:	4618      	mov	r0, r3
 8013de2:	3708      	adds	r7, #8
 8013de4:	46bd      	mov	sp, r7
 8013de6:	bd80      	pop	{r7, pc}

08013de8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013de8:	b480      	push	{r7}
 8013dea:	b087      	sub	sp, #28
 8013dec:	af00      	add	r7, sp, #0
 8013dee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013df4:	697b      	ldr	r3, [r7, #20]
 8013df6:	781b      	ldrb	r3, [r3, #0]
 8013df8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013dfa:	697b      	ldr	r3, [r7, #20]
 8013dfc:	3301      	adds	r3, #1
 8013dfe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013e00:	697b      	ldr	r3, [r7, #20]
 8013e02:	781b      	ldrb	r3, [r3, #0]
 8013e04:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013e06:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013e0a:	021b      	lsls	r3, r3, #8
 8013e0c:	b21a      	sxth	r2, r3
 8013e0e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013e12:	4313      	orrs	r3, r2
 8013e14:	b21b      	sxth	r3, r3
 8013e16:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013e18:	89fb      	ldrh	r3, [r7, #14]
}
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	371c      	adds	r7, #28
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e24:	4770      	bx	lr
	...

08013e28 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e28:	b580      	push	{r7, lr}
 8013e2a:	b084      	sub	sp, #16
 8013e2c:	af00      	add	r7, sp, #0
 8013e2e:	6078      	str	r0, [r7, #4]
 8013e30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013e32:	2300      	movs	r3, #0
 8013e34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013e36:	683b      	ldr	r3, [r7, #0]
 8013e38:	781b      	ldrb	r3, [r3, #0]
 8013e3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013e3e:	2b40      	cmp	r3, #64	@ 0x40
 8013e40:	d005      	beq.n	8013e4e <USBD_StdDevReq+0x26>
 8013e42:	2b40      	cmp	r3, #64	@ 0x40
 8013e44:	d853      	bhi.n	8013eee <USBD_StdDevReq+0xc6>
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d00b      	beq.n	8013e62 <USBD_StdDevReq+0x3a>
 8013e4a:	2b20      	cmp	r3, #32
 8013e4c:	d14f      	bne.n	8013eee <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013e54:	689b      	ldr	r3, [r3, #8]
 8013e56:	6839      	ldr	r1, [r7, #0]
 8013e58:	6878      	ldr	r0, [r7, #4]
 8013e5a:	4798      	blx	r3
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8013e60:	e04a      	b.n	8013ef8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	785b      	ldrb	r3, [r3, #1]
 8013e66:	2b09      	cmp	r3, #9
 8013e68:	d83b      	bhi.n	8013ee2 <USBD_StdDevReq+0xba>
 8013e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8013e70 <USBD_StdDevReq+0x48>)
 8013e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e70:	08013ec5 	.word	0x08013ec5
 8013e74:	08013ed9 	.word	0x08013ed9
 8013e78:	08013ee3 	.word	0x08013ee3
 8013e7c:	08013ecf 	.word	0x08013ecf
 8013e80:	08013ee3 	.word	0x08013ee3
 8013e84:	08013ea3 	.word	0x08013ea3
 8013e88:	08013e99 	.word	0x08013e99
 8013e8c:	08013ee3 	.word	0x08013ee3
 8013e90:	08013ebb 	.word	0x08013ebb
 8013e94:	08013ead 	.word	0x08013ead
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f000 f9de 	bl	801425c <USBD_GetDescriptor>
          break;
 8013ea0:	e024      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013ea2:	6839      	ldr	r1, [r7, #0]
 8013ea4:	6878      	ldr	r0, [r7, #4]
 8013ea6:	f000 fb6d 	bl	8014584 <USBD_SetAddress>
          break;
 8013eaa:	e01f      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013eac:	6839      	ldr	r1, [r7, #0]
 8013eae:	6878      	ldr	r0, [r7, #4]
 8013eb0:	f000 fbac 	bl	801460c <USBD_SetConfig>
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	73fb      	strb	r3, [r7, #15]
          break;
 8013eb8:	e018      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013eba:	6839      	ldr	r1, [r7, #0]
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f000 fc4b 	bl	8014758 <USBD_GetConfig>
          break;
 8013ec2:	e013      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013ec4:	6839      	ldr	r1, [r7, #0]
 8013ec6:	6878      	ldr	r0, [r7, #4]
 8013ec8:	f000 fc7c 	bl	80147c4 <USBD_GetStatus>
          break;
 8013ecc:	e00e      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013ece:	6839      	ldr	r1, [r7, #0]
 8013ed0:	6878      	ldr	r0, [r7, #4]
 8013ed2:	f000 fcab 	bl	801482c <USBD_SetFeature>
          break;
 8013ed6:	e009      	b.n	8013eec <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013ed8:	6839      	ldr	r1, [r7, #0]
 8013eda:	6878      	ldr	r0, [r7, #4]
 8013edc:	f000 fcba 	bl	8014854 <USBD_ClrFeature>
          break;
 8013ee0:	e004      	b.n	8013eec <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013ee2:	6839      	ldr	r1, [r7, #0]
 8013ee4:	6878      	ldr	r0, [r7, #4]
 8013ee6:	f000 fd11 	bl	801490c <USBD_CtlError>
          break;
 8013eea:	bf00      	nop
      }
      break;
 8013eec:	e004      	b.n	8013ef8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013eee:	6839      	ldr	r1, [r7, #0]
 8013ef0:	6878      	ldr	r0, [r7, #4]
 8013ef2:	f000 fd0b 	bl	801490c <USBD_CtlError>
      break;
 8013ef6:	bf00      	nop
  }

  return ret;
 8013ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013efa:	4618      	mov	r0, r3
 8013efc:	3710      	adds	r7, #16
 8013efe:	46bd      	mov	sp, r7
 8013f00:	bd80      	pop	{r7, pc}
 8013f02:	bf00      	nop

08013f04 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b084      	sub	sp, #16
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	6078      	str	r0, [r7, #4]
 8013f0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013f0e:	2300      	movs	r3, #0
 8013f10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013f12:	683b      	ldr	r3, [r7, #0]
 8013f14:	781b      	ldrb	r3, [r3, #0]
 8013f16:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013f1a:	2b40      	cmp	r3, #64	@ 0x40
 8013f1c:	d005      	beq.n	8013f2a <USBD_StdItfReq+0x26>
 8013f1e:	2b40      	cmp	r3, #64	@ 0x40
 8013f20:	d82f      	bhi.n	8013f82 <USBD_StdItfReq+0x7e>
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d001      	beq.n	8013f2a <USBD_StdItfReq+0x26>
 8013f26:	2b20      	cmp	r3, #32
 8013f28:	d12b      	bne.n	8013f82 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f30:	b2db      	uxtb	r3, r3
 8013f32:	3b01      	subs	r3, #1
 8013f34:	2b02      	cmp	r3, #2
 8013f36:	d81d      	bhi.n	8013f74 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013f38:	683b      	ldr	r3, [r7, #0]
 8013f3a:	889b      	ldrh	r3, [r3, #4]
 8013f3c:	b2db      	uxtb	r3, r3
 8013f3e:	2b01      	cmp	r3, #1
 8013f40:	d813      	bhi.n	8013f6a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013f48:	689b      	ldr	r3, [r3, #8]
 8013f4a:	6839      	ldr	r1, [r7, #0]
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	4798      	blx	r3
 8013f50:	4603      	mov	r3, r0
 8013f52:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	88db      	ldrh	r3, [r3, #6]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d110      	bne.n	8013f7e <USBD_StdItfReq+0x7a>
 8013f5c:	7bfb      	ldrb	r3, [r7, #15]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d10d      	bne.n	8013f7e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f000 fd9d 	bl	8014aa2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013f68:	e009      	b.n	8013f7e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013f6a:	6839      	ldr	r1, [r7, #0]
 8013f6c:	6878      	ldr	r0, [r7, #4]
 8013f6e:	f000 fccd 	bl	801490c <USBD_CtlError>
          break;
 8013f72:	e004      	b.n	8013f7e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013f74:	6839      	ldr	r1, [r7, #0]
 8013f76:	6878      	ldr	r0, [r7, #4]
 8013f78:	f000 fcc8 	bl	801490c <USBD_CtlError>
          break;
 8013f7c:	e000      	b.n	8013f80 <USBD_StdItfReq+0x7c>
          break;
 8013f7e:	bf00      	nop
      }
      break;
 8013f80:	e004      	b.n	8013f8c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013f82:	6839      	ldr	r1, [r7, #0]
 8013f84:	6878      	ldr	r0, [r7, #4]
 8013f86:	f000 fcc1 	bl	801490c <USBD_CtlError>
      break;
 8013f8a:	bf00      	nop
  }

  return ret;
 8013f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f8e:	4618      	mov	r0, r3
 8013f90:	3710      	adds	r7, #16
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}

08013f96 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013f96:	b580      	push	{r7, lr}
 8013f98:	b084      	sub	sp, #16
 8013f9a:	af00      	add	r7, sp, #0
 8013f9c:	6078      	str	r0, [r7, #4]
 8013f9e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013fa4:	683b      	ldr	r3, [r7, #0]
 8013fa6:	889b      	ldrh	r3, [r3, #4]
 8013fa8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013faa:	683b      	ldr	r3, [r7, #0]
 8013fac:	781b      	ldrb	r3, [r3, #0]
 8013fae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013fb2:	2b40      	cmp	r3, #64	@ 0x40
 8013fb4:	d007      	beq.n	8013fc6 <USBD_StdEPReq+0x30>
 8013fb6:	2b40      	cmp	r3, #64	@ 0x40
 8013fb8:	f200 8145 	bhi.w	8014246 <USBD_StdEPReq+0x2b0>
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d00c      	beq.n	8013fda <USBD_StdEPReq+0x44>
 8013fc0:	2b20      	cmp	r3, #32
 8013fc2:	f040 8140 	bne.w	8014246 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013fcc:	689b      	ldr	r3, [r3, #8]
 8013fce:	6839      	ldr	r1, [r7, #0]
 8013fd0:	6878      	ldr	r0, [r7, #4]
 8013fd2:	4798      	blx	r3
 8013fd4:	4603      	mov	r3, r0
 8013fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8013fd8:	e13a      	b.n	8014250 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013fda:	683b      	ldr	r3, [r7, #0]
 8013fdc:	785b      	ldrb	r3, [r3, #1]
 8013fde:	2b03      	cmp	r3, #3
 8013fe0:	d007      	beq.n	8013ff2 <USBD_StdEPReq+0x5c>
 8013fe2:	2b03      	cmp	r3, #3
 8013fe4:	f300 8129 	bgt.w	801423a <USBD_StdEPReq+0x2a4>
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d07f      	beq.n	80140ec <USBD_StdEPReq+0x156>
 8013fec:	2b01      	cmp	r3, #1
 8013fee:	d03c      	beq.n	801406a <USBD_StdEPReq+0xd4>
 8013ff0:	e123      	b.n	801423a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ff8:	b2db      	uxtb	r3, r3
 8013ffa:	2b02      	cmp	r3, #2
 8013ffc:	d002      	beq.n	8014004 <USBD_StdEPReq+0x6e>
 8013ffe:	2b03      	cmp	r3, #3
 8014000:	d016      	beq.n	8014030 <USBD_StdEPReq+0x9a>
 8014002:	e02c      	b.n	801405e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014004:	7bbb      	ldrb	r3, [r7, #14]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d00d      	beq.n	8014026 <USBD_StdEPReq+0x90>
 801400a:	7bbb      	ldrb	r3, [r7, #14]
 801400c:	2b80      	cmp	r3, #128	@ 0x80
 801400e:	d00a      	beq.n	8014026 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014010:	7bbb      	ldrb	r3, [r7, #14]
 8014012:	4619      	mov	r1, r3
 8014014:	6878      	ldr	r0, [r7, #4]
 8014016:	f004 fa33 	bl	8018480 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801401a:	2180      	movs	r1, #128	@ 0x80
 801401c:	6878      	ldr	r0, [r7, #4]
 801401e:	f004 fa2f 	bl	8018480 <USBD_LL_StallEP>
 8014022:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014024:	e020      	b.n	8014068 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8014026:	6839      	ldr	r1, [r7, #0]
 8014028:	6878      	ldr	r0, [r7, #4]
 801402a:	f000 fc6f 	bl	801490c <USBD_CtlError>
              break;
 801402e:	e01b      	b.n	8014068 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014030:	683b      	ldr	r3, [r7, #0]
 8014032:	885b      	ldrh	r3, [r3, #2]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d10e      	bne.n	8014056 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014038:	7bbb      	ldrb	r3, [r7, #14]
 801403a:	2b00      	cmp	r3, #0
 801403c:	d00b      	beq.n	8014056 <USBD_StdEPReq+0xc0>
 801403e:	7bbb      	ldrb	r3, [r7, #14]
 8014040:	2b80      	cmp	r3, #128	@ 0x80
 8014042:	d008      	beq.n	8014056 <USBD_StdEPReq+0xc0>
 8014044:	683b      	ldr	r3, [r7, #0]
 8014046:	88db      	ldrh	r3, [r3, #6]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d104      	bne.n	8014056 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801404c:	7bbb      	ldrb	r3, [r7, #14]
 801404e:	4619      	mov	r1, r3
 8014050:	6878      	ldr	r0, [r7, #4]
 8014052:	f004 fa15 	bl	8018480 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8014056:	6878      	ldr	r0, [r7, #4]
 8014058:	f000 fd23 	bl	8014aa2 <USBD_CtlSendStatus>

              break;
 801405c:	e004      	b.n	8014068 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801405e:	6839      	ldr	r1, [r7, #0]
 8014060:	6878      	ldr	r0, [r7, #4]
 8014062:	f000 fc53 	bl	801490c <USBD_CtlError>
              break;
 8014066:	bf00      	nop
          }
          break;
 8014068:	e0ec      	b.n	8014244 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014070:	b2db      	uxtb	r3, r3
 8014072:	2b02      	cmp	r3, #2
 8014074:	d002      	beq.n	801407c <USBD_StdEPReq+0xe6>
 8014076:	2b03      	cmp	r3, #3
 8014078:	d016      	beq.n	80140a8 <USBD_StdEPReq+0x112>
 801407a:	e030      	b.n	80140de <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801407c:	7bbb      	ldrb	r3, [r7, #14]
 801407e:	2b00      	cmp	r3, #0
 8014080:	d00d      	beq.n	801409e <USBD_StdEPReq+0x108>
 8014082:	7bbb      	ldrb	r3, [r7, #14]
 8014084:	2b80      	cmp	r3, #128	@ 0x80
 8014086:	d00a      	beq.n	801409e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014088:	7bbb      	ldrb	r3, [r7, #14]
 801408a:	4619      	mov	r1, r3
 801408c:	6878      	ldr	r0, [r7, #4]
 801408e:	f004 f9f7 	bl	8018480 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014092:	2180      	movs	r1, #128	@ 0x80
 8014094:	6878      	ldr	r0, [r7, #4]
 8014096:	f004 f9f3 	bl	8018480 <USBD_LL_StallEP>
 801409a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801409c:	e025      	b.n	80140ea <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801409e:	6839      	ldr	r1, [r7, #0]
 80140a0:	6878      	ldr	r0, [r7, #4]
 80140a2:	f000 fc33 	bl	801490c <USBD_CtlError>
              break;
 80140a6:	e020      	b.n	80140ea <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80140a8:	683b      	ldr	r3, [r7, #0]
 80140aa:	885b      	ldrh	r3, [r3, #2]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d11b      	bne.n	80140e8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80140b0:	7bbb      	ldrb	r3, [r7, #14]
 80140b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d004      	beq.n	80140c4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80140ba:	7bbb      	ldrb	r3, [r7, #14]
 80140bc:	4619      	mov	r1, r3
 80140be:	6878      	ldr	r0, [r7, #4]
 80140c0:	f004 f9fd 	bl	80184be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80140c4:	6878      	ldr	r0, [r7, #4]
 80140c6:	f000 fcec 	bl	8014aa2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80140d0:	689b      	ldr	r3, [r3, #8]
 80140d2:	6839      	ldr	r1, [r7, #0]
 80140d4:	6878      	ldr	r0, [r7, #4]
 80140d6:	4798      	blx	r3
 80140d8:	4603      	mov	r3, r0
 80140da:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80140dc:	e004      	b.n	80140e8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80140de:	6839      	ldr	r1, [r7, #0]
 80140e0:	6878      	ldr	r0, [r7, #4]
 80140e2:	f000 fc13 	bl	801490c <USBD_CtlError>
              break;
 80140e6:	e000      	b.n	80140ea <USBD_StdEPReq+0x154>
              break;
 80140e8:	bf00      	nop
          }
          break;
 80140ea:	e0ab      	b.n	8014244 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80140f2:	b2db      	uxtb	r3, r3
 80140f4:	2b02      	cmp	r3, #2
 80140f6:	d002      	beq.n	80140fe <USBD_StdEPReq+0x168>
 80140f8:	2b03      	cmp	r3, #3
 80140fa:	d032      	beq.n	8014162 <USBD_StdEPReq+0x1cc>
 80140fc:	e097      	b.n	801422e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80140fe:	7bbb      	ldrb	r3, [r7, #14]
 8014100:	2b00      	cmp	r3, #0
 8014102:	d007      	beq.n	8014114 <USBD_StdEPReq+0x17e>
 8014104:	7bbb      	ldrb	r3, [r7, #14]
 8014106:	2b80      	cmp	r3, #128	@ 0x80
 8014108:	d004      	beq.n	8014114 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801410a:	6839      	ldr	r1, [r7, #0]
 801410c:	6878      	ldr	r0, [r7, #4]
 801410e:	f000 fbfd 	bl	801490c <USBD_CtlError>
                break;
 8014112:	e091      	b.n	8014238 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014114:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014118:	2b00      	cmp	r3, #0
 801411a:	da0b      	bge.n	8014134 <USBD_StdEPReq+0x19e>
 801411c:	7bbb      	ldrb	r3, [r7, #14]
 801411e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014122:	4613      	mov	r3, r2
 8014124:	009b      	lsls	r3, r3, #2
 8014126:	4413      	add	r3, r2
 8014128:	009b      	lsls	r3, r3, #2
 801412a:	3310      	adds	r3, #16
 801412c:	687a      	ldr	r2, [r7, #4]
 801412e:	4413      	add	r3, r2
 8014130:	3304      	adds	r3, #4
 8014132:	e00b      	b.n	801414c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014134:	7bbb      	ldrb	r3, [r7, #14]
 8014136:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801413a:	4613      	mov	r3, r2
 801413c:	009b      	lsls	r3, r3, #2
 801413e:	4413      	add	r3, r2
 8014140:	009b      	lsls	r3, r3, #2
 8014142:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8014146:	687a      	ldr	r2, [r7, #4]
 8014148:	4413      	add	r3, r2
 801414a:	3304      	adds	r3, #4
 801414c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801414e:	68bb      	ldr	r3, [r7, #8]
 8014150:	2200      	movs	r2, #0
 8014152:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	2202      	movs	r2, #2
 8014158:	4619      	mov	r1, r3
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f000 fc47 	bl	80149ee <USBD_CtlSendData>
              break;
 8014160:	e06a      	b.n	8014238 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014162:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014166:	2b00      	cmp	r3, #0
 8014168:	da11      	bge.n	801418e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801416a:	7bbb      	ldrb	r3, [r7, #14]
 801416c:	f003 020f 	and.w	r2, r3, #15
 8014170:	6879      	ldr	r1, [r7, #4]
 8014172:	4613      	mov	r3, r2
 8014174:	009b      	lsls	r3, r3, #2
 8014176:	4413      	add	r3, r2
 8014178:	009b      	lsls	r3, r3, #2
 801417a:	440b      	add	r3, r1
 801417c:	3324      	adds	r3, #36	@ 0x24
 801417e:	881b      	ldrh	r3, [r3, #0]
 8014180:	2b00      	cmp	r3, #0
 8014182:	d117      	bne.n	80141b4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014184:	6839      	ldr	r1, [r7, #0]
 8014186:	6878      	ldr	r0, [r7, #4]
 8014188:	f000 fbc0 	bl	801490c <USBD_CtlError>
                  break;
 801418c:	e054      	b.n	8014238 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801418e:	7bbb      	ldrb	r3, [r7, #14]
 8014190:	f003 020f 	and.w	r2, r3, #15
 8014194:	6879      	ldr	r1, [r7, #4]
 8014196:	4613      	mov	r3, r2
 8014198:	009b      	lsls	r3, r3, #2
 801419a:	4413      	add	r3, r2
 801419c:	009b      	lsls	r3, r3, #2
 801419e:	440b      	add	r3, r1
 80141a0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80141a4:	881b      	ldrh	r3, [r3, #0]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d104      	bne.n	80141b4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80141aa:	6839      	ldr	r1, [r7, #0]
 80141ac:	6878      	ldr	r0, [r7, #4]
 80141ae:	f000 fbad 	bl	801490c <USBD_CtlError>
                  break;
 80141b2:	e041      	b.n	8014238 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80141b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	da0b      	bge.n	80141d4 <USBD_StdEPReq+0x23e>
 80141bc:	7bbb      	ldrb	r3, [r7, #14]
 80141be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80141c2:	4613      	mov	r3, r2
 80141c4:	009b      	lsls	r3, r3, #2
 80141c6:	4413      	add	r3, r2
 80141c8:	009b      	lsls	r3, r3, #2
 80141ca:	3310      	adds	r3, #16
 80141cc:	687a      	ldr	r2, [r7, #4]
 80141ce:	4413      	add	r3, r2
 80141d0:	3304      	adds	r3, #4
 80141d2:	e00b      	b.n	80141ec <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80141d4:	7bbb      	ldrb	r3, [r7, #14]
 80141d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80141da:	4613      	mov	r3, r2
 80141dc:	009b      	lsls	r3, r3, #2
 80141de:	4413      	add	r3, r2
 80141e0:	009b      	lsls	r3, r3, #2
 80141e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80141e6:	687a      	ldr	r2, [r7, #4]
 80141e8:	4413      	add	r3, r2
 80141ea:	3304      	adds	r3, #4
 80141ec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80141ee:	7bbb      	ldrb	r3, [r7, #14]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d002      	beq.n	80141fa <USBD_StdEPReq+0x264>
 80141f4:	7bbb      	ldrb	r3, [r7, #14]
 80141f6:	2b80      	cmp	r3, #128	@ 0x80
 80141f8:	d103      	bne.n	8014202 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80141fa:	68bb      	ldr	r3, [r7, #8]
 80141fc:	2200      	movs	r2, #0
 80141fe:	601a      	str	r2, [r3, #0]
 8014200:	e00e      	b.n	8014220 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014202:	7bbb      	ldrb	r3, [r7, #14]
 8014204:	4619      	mov	r1, r3
 8014206:	6878      	ldr	r0, [r7, #4]
 8014208:	f004 f978 	bl	80184fc <USBD_LL_IsStallEP>
 801420c:	4603      	mov	r3, r0
 801420e:	2b00      	cmp	r3, #0
 8014210:	d003      	beq.n	801421a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014212:	68bb      	ldr	r3, [r7, #8]
 8014214:	2201      	movs	r2, #1
 8014216:	601a      	str	r2, [r3, #0]
 8014218:	e002      	b.n	8014220 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801421a:	68bb      	ldr	r3, [r7, #8]
 801421c:	2200      	movs	r2, #0
 801421e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014220:	68bb      	ldr	r3, [r7, #8]
 8014222:	2202      	movs	r2, #2
 8014224:	4619      	mov	r1, r3
 8014226:	6878      	ldr	r0, [r7, #4]
 8014228:	f000 fbe1 	bl	80149ee <USBD_CtlSendData>
              break;
 801422c:	e004      	b.n	8014238 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801422e:	6839      	ldr	r1, [r7, #0]
 8014230:	6878      	ldr	r0, [r7, #4]
 8014232:	f000 fb6b 	bl	801490c <USBD_CtlError>
              break;
 8014236:	bf00      	nop
          }
          break;
 8014238:	e004      	b.n	8014244 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801423a:	6839      	ldr	r1, [r7, #0]
 801423c:	6878      	ldr	r0, [r7, #4]
 801423e:	f000 fb65 	bl	801490c <USBD_CtlError>
          break;
 8014242:	bf00      	nop
      }
      break;
 8014244:	e004      	b.n	8014250 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8014246:	6839      	ldr	r1, [r7, #0]
 8014248:	6878      	ldr	r0, [r7, #4]
 801424a:	f000 fb5f 	bl	801490c <USBD_CtlError>
      break;
 801424e:	bf00      	nop
  }

  return ret;
 8014250:	7bfb      	ldrb	r3, [r7, #15]
}
 8014252:	4618      	mov	r0, r3
 8014254:	3710      	adds	r7, #16
 8014256:	46bd      	mov	sp, r7
 8014258:	bd80      	pop	{r7, pc}
	...

0801425c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801425c:	b580      	push	{r7, lr}
 801425e:	b084      	sub	sp, #16
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
 8014264:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014266:	2300      	movs	r3, #0
 8014268:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801426a:	2300      	movs	r3, #0
 801426c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801426e:	2300      	movs	r3, #0
 8014270:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014272:	683b      	ldr	r3, [r7, #0]
 8014274:	885b      	ldrh	r3, [r3, #2]
 8014276:	0a1b      	lsrs	r3, r3, #8
 8014278:	b29b      	uxth	r3, r3
 801427a:	3b01      	subs	r3, #1
 801427c:	2b0e      	cmp	r3, #14
 801427e:	f200 8152 	bhi.w	8014526 <USBD_GetDescriptor+0x2ca>
 8014282:	a201      	add	r2, pc, #4	@ (adr r2, 8014288 <USBD_GetDescriptor+0x2c>)
 8014284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014288:	080142f9 	.word	0x080142f9
 801428c:	08014311 	.word	0x08014311
 8014290:	08014351 	.word	0x08014351
 8014294:	08014527 	.word	0x08014527
 8014298:	08014527 	.word	0x08014527
 801429c:	080144c7 	.word	0x080144c7
 80142a0:	080144f3 	.word	0x080144f3
 80142a4:	08014527 	.word	0x08014527
 80142a8:	08014527 	.word	0x08014527
 80142ac:	08014527 	.word	0x08014527
 80142b0:	08014527 	.word	0x08014527
 80142b4:	08014527 	.word	0x08014527
 80142b8:	08014527 	.word	0x08014527
 80142bc:	08014527 	.word	0x08014527
 80142c0:	080142c5 	.word	0x080142c5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142ca:	69db      	ldr	r3, [r3, #28]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d00b      	beq.n	80142e8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142d6:	69db      	ldr	r3, [r3, #28]
 80142d8:	687a      	ldr	r2, [r7, #4]
 80142da:	7c12      	ldrb	r2, [r2, #16]
 80142dc:	f107 0108 	add.w	r1, r7, #8
 80142e0:	4610      	mov	r0, r2
 80142e2:	4798      	blx	r3
 80142e4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80142e6:	e126      	b.n	8014536 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80142e8:	6839      	ldr	r1, [r7, #0]
 80142ea:	6878      	ldr	r0, [r7, #4]
 80142ec:	f000 fb0e 	bl	801490c <USBD_CtlError>
        err++;
 80142f0:	7afb      	ldrb	r3, [r7, #11]
 80142f2:	3301      	adds	r3, #1
 80142f4:	72fb      	strb	r3, [r7, #11]
      break;
 80142f6:	e11e      	b.n	8014536 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	687a      	ldr	r2, [r7, #4]
 8014302:	7c12      	ldrb	r2, [r2, #16]
 8014304:	f107 0108 	add.w	r1, r7, #8
 8014308:	4610      	mov	r0, r2
 801430a:	4798      	blx	r3
 801430c:	60f8      	str	r0, [r7, #12]
      break;
 801430e:	e112      	b.n	8014536 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	7c1b      	ldrb	r3, [r3, #16]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d10d      	bne.n	8014334 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014320:	f107 0208 	add.w	r2, r7, #8
 8014324:	4610      	mov	r0, r2
 8014326:	4798      	blx	r3
 8014328:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	3301      	adds	r3, #1
 801432e:	2202      	movs	r2, #2
 8014330:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014332:	e100      	b.n	8014536 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801433a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801433c:	f107 0208 	add.w	r2, r7, #8
 8014340:	4610      	mov	r0, r2
 8014342:	4798      	blx	r3
 8014344:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	3301      	adds	r3, #1
 801434a:	2202      	movs	r2, #2
 801434c:	701a      	strb	r2, [r3, #0]
      break;
 801434e:	e0f2      	b.n	8014536 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014350:	683b      	ldr	r3, [r7, #0]
 8014352:	885b      	ldrh	r3, [r3, #2]
 8014354:	b2db      	uxtb	r3, r3
 8014356:	2b05      	cmp	r3, #5
 8014358:	f200 80ac 	bhi.w	80144b4 <USBD_GetDescriptor+0x258>
 801435c:	a201      	add	r2, pc, #4	@ (adr r2, 8014364 <USBD_GetDescriptor+0x108>)
 801435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014362:	bf00      	nop
 8014364:	0801437d 	.word	0x0801437d
 8014368:	080143b1 	.word	0x080143b1
 801436c:	080143e5 	.word	0x080143e5
 8014370:	08014419 	.word	0x08014419
 8014374:	0801444d 	.word	0x0801444d
 8014378:	08014481 	.word	0x08014481
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014382:	685b      	ldr	r3, [r3, #4]
 8014384:	2b00      	cmp	r3, #0
 8014386:	d00b      	beq.n	80143a0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801438e:	685b      	ldr	r3, [r3, #4]
 8014390:	687a      	ldr	r2, [r7, #4]
 8014392:	7c12      	ldrb	r2, [r2, #16]
 8014394:	f107 0108 	add.w	r1, r7, #8
 8014398:	4610      	mov	r0, r2
 801439a:	4798      	blx	r3
 801439c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801439e:	e091      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143a0:	6839      	ldr	r1, [r7, #0]
 80143a2:	6878      	ldr	r0, [r7, #4]
 80143a4:	f000 fab2 	bl	801490c <USBD_CtlError>
            err++;
 80143a8:	7afb      	ldrb	r3, [r7, #11]
 80143aa:	3301      	adds	r3, #1
 80143ac:	72fb      	strb	r3, [r7, #11]
          break;
 80143ae:	e089      	b.n	80144c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143b6:	689b      	ldr	r3, [r3, #8]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d00b      	beq.n	80143d4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143c2:	689b      	ldr	r3, [r3, #8]
 80143c4:	687a      	ldr	r2, [r7, #4]
 80143c6:	7c12      	ldrb	r2, [r2, #16]
 80143c8:	f107 0108 	add.w	r1, r7, #8
 80143cc:	4610      	mov	r0, r2
 80143ce:	4798      	blx	r3
 80143d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143d2:	e077      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143d4:	6839      	ldr	r1, [r7, #0]
 80143d6:	6878      	ldr	r0, [r7, #4]
 80143d8:	f000 fa98 	bl	801490c <USBD_CtlError>
            err++;
 80143dc:	7afb      	ldrb	r3, [r7, #11]
 80143de:	3301      	adds	r3, #1
 80143e0:	72fb      	strb	r3, [r7, #11]
          break;
 80143e2:	e06f      	b.n	80144c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143ea:	68db      	ldr	r3, [r3, #12]
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d00b      	beq.n	8014408 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143f6:	68db      	ldr	r3, [r3, #12]
 80143f8:	687a      	ldr	r2, [r7, #4]
 80143fa:	7c12      	ldrb	r2, [r2, #16]
 80143fc:	f107 0108 	add.w	r1, r7, #8
 8014400:	4610      	mov	r0, r2
 8014402:	4798      	blx	r3
 8014404:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014406:	e05d      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014408:	6839      	ldr	r1, [r7, #0]
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f000 fa7e 	bl	801490c <USBD_CtlError>
            err++;
 8014410:	7afb      	ldrb	r3, [r7, #11]
 8014412:	3301      	adds	r3, #1
 8014414:	72fb      	strb	r3, [r7, #11]
          break;
 8014416:	e055      	b.n	80144c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801441e:	691b      	ldr	r3, [r3, #16]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d00b      	beq.n	801443c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801442a:	691b      	ldr	r3, [r3, #16]
 801442c:	687a      	ldr	r2, [r7, #4]
 801442e:	7c12      	ldrb	r2, [r2, #16]
 8014430:	f107 0108 	add.w	r1, r7, #8
 8014434:	4610      	mov	r0, r2
 8014436:	4798      	blx	r3
 8014438:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801443a:	e043      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801443c:	6839      	ldr	r1, [r7, #0]
 801443e:	6878      	ldr	r0, [r7, #4]
 8014440:	f000 fa64 	bl	801490c <USBD_CtlError>
            err++;
 8014444:	7afb      	ldrb	r3, [r7, #11]
 8014446:	3301      	adds	r3, #1
 8014448:	72fb      	strb	r3, [r7, #11]
          break;
 801444a:	e03b      	b.n	80144c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014452:	695b      	ldr	r3, [r3, #20]
 8014454:	2b00      	cmp	r3, #0
 8014456:	d00b      	beq.n	8014470 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801445e:	695b      	ldr	r3, [r3, #20]
 8014460:	687a      	ldr	r2, [r7, #4]
 8014462:	7c12      	ldrb	r2, [r2, #16]
 8014464:	f107 0108 	add.w	r1, r7, #8
 8014468:	4610      	mov	r0, r2
 801446a:	4798      	blx	r3
 801446c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801446e:	e029      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014470:	6839      	ldr	r1, [r7, #0]
 8014472:	6878      	ldr	r0, [r7, #4]
 8014474:	f000 fa4a 	bl	801490c <USBD_CtlError>
            err++;
 8014478:	7afb      	ldrb	r3, [r7, #11]
 801447a:	3301      	adds	r3, #1
 801447c:	72fb      	strb	r3, [r7, #11]
          break;
 801447e:	e021      	b.n	80144c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014486:	699b      	ldr	r3, [r3, #24]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d00b      	beq.n	80144a4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014492:	699b      	ldr	r3, [r3, #24]
 8014494:	687a      	ldr	r2, [r7, #4]
 8014496:	7c12      	ldrb	r2, [r2, #16]
 8014498:	f107 0108 	add.w	r1, r7, #8
 801449c:	4610      	mov	r0, r2
 801449e:	4798      	blx	r3
 80144a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80144a2:	e00f      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80144a4:	6839      	ldr	r1, [r7, #0]
 80144a6:	6878      	ldr	r0, [r7, #4]
 80144a8:	f000 fa30 	bl	801490c <USBD_CtlError>
            err++;
 80144ac:	7afb      	ldrb	r3, [r7, #11]
 80144ae:	3301      	adds	r3, #1
 80144b0:	72fb      	strb	r3, [r7, #11]
          break;
 80144b2:	e007      	b.n	80144c4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80144b4:	6839      	ldr	r1, [r7, #0]
 80144b6:	6878      	ldr	r0, [r7, #4]
 80144b8:	f000 fa28 	bl	801490c <USBD_CtlError>
          err++;
 80144bc:	7afb      	ldrb	r3, [r7, #11]
 80144be:	3301      	adds	r3, #1
 80144c0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80144c2:	bf00      	nop
      }
      break;
 80144c4:	e037      	b.n	8014536 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	7c1b      	ldrb	r3, [r3, #16]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d109      	bne.n	80144e2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80144d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80144d6:	f107 0208 	add.w	r2, r7, #8
 80144da:	4610      	mov	r0, r2
 80144dc:	4798      	blx	r3
 80144de:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80144e0:	e029      	b.n	8014536 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80144e2:	6839      	ldr	r1, [r7, #0]
 80144e4:	6878      	ldr	r0, [r7, #4]
 80144e6:	f000 fa11 	bl	801490c <USBD_CtlError>
        err++;
 80144ea:	7afb      	ldrb	r3, [r7, #11]
 80144ec:	3301      	adds	r3, #1
 80144ee:	72fb      	strb	r3, [r7, #11]
      break;
 80144f0:	e021      	b.n	8014536 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	7c1b      	ldrb	r3, [r3, #16]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d10d      	bne.n	8014516 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014502:	f107 0208 	add.w	r2, r7, #8
 8014506:	4610      	mov	r0, r2
 8014508:	4798      	blx	r3
 801450a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	3301      	adds	r3, #1
 8014510:	2207      	movs	r2, #7
 8014512:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014514:	e00f      	b.n	8014536 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014516:	6839      	ldr	r1, [r7, #0]
 8014518:	6878      	ldr	r0, [r7, #4]
 801451a:	f000 f9f7 	bl	801490c <USBD_CtlError>
        err++;
 801451e:	7afb      	ldrb	r3, [r7, #11]
 8014520:	3301      	adds	r3, #1
 8014522:	72fb      	strb	r3, [r7, #11]
      break;
 8014524:	e007      	b.n	8014536 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8014526:	6839      	ldr	r1, [r7, #0]
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f000 f9ef 	bl	801490c <USBD_CtlError>
      err++;
 801452e:	7afb      	ldrb	r3, [r7, #11]
 8014530:	3301      	adds	r3, #1
 8014532:	72fb      	strb	r3, [r7, #11]
      break;
 8014534:	bf00      	nop
  }

  if (err != 0U)
 8014536:	7afb      	ldrb	r3, [r7, #11]
 8014538:	2b00      	cmp	r3, #0
 801453a:	d11e      	bne.n	801457a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801453c:	683b      	ldr	r3, [r7, #0]
 801453e:	88db      	ldrh	r3, [r3, #6]
 8014540:	2b00      	cmp	r3, #0
 8014542:	d016      	beq.n	8014572 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014544:	893b      	ldrh	r3, [r7, #8]
 8014546:	2b00      	cmp	r3, #0
 8014548:	d00e      	beq.n	8014568 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801454a:	683b      	ldr	r3, [r7, #0]
 801454c:	88da      	ldrh	r2, [r3, #6]
 801454e:	893b      	ldrh	r3, [r7, #8]
 8014550:	4293      	cmp	r3, r2
 8014552:	bf28      	it	cs
 8014554:	4613      	movcs	r3, r2
 8014556:	b29b      	uxth	r3, r3
 8014558:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801455a:	893b      	ldrh	r3, [r7, #8]
 801455c:	461a      	mov	r2, r3
 801455e:	68f9      	ldr	r1, [r7, #12]
 8014560:	6878      	ldr	r0, [r7, #4]
 8014562:	f000 fa44 	bl	80149ee <USBD_CtlSendData>
 8014566:	e009      	b.n	801457c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014568:	6839      	ldr	r1, [r7, #0]
 801456a:	6878      	ldr	r0, [r7, #4]
 801456c:	f000 f9ce 	bl	801490c <USBD_CtlError>
 8014570:	e004      	b.n	801457c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014572:	6878      	ldr	r0, [r7, #4]
 8014574:	f000 fa95 	bl	8014aa2 <USBD_CtlSendStatus>
 8014578:	e000      	b.n	801457c <USBD_GetDescriptor+0x320>
    return;
 801457a:	bf00      	nop
  }
}
 801457c:	3710      	adds	r7, #16
 801457e:	46bd      	mov	sp, r7
 8014580:	bd80      	pop	{r7, pc}
 8014582:	bf00      	nop

08014584 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b084      	sub	sp, #16
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
 801458c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801458e:	683b      	ldr	r3, [r7, #0]
 8014590:	889b      	ldrh	r3, [r3, #4]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d131      	bne.n	80145fa <USBD_SetAddress+0x76>
 8014596:	683b      	ldr	r3, [r7, #0]
 8014598:	88db      	ldrh	r3, [r3, #6]
 801459a:	2b00      	cmp	r3, #0
 801459c:	d12d      	bne.n	80145fa <USBD_SetAddress+0x76>
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	885b      	ldrh	r3, [r3, #2]
 80145a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80145a4:	d829      	bhi.n	80145fa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80145a6:	683b      	ldr	r3, [r7, #0]
 80145a8:	885b      	ldrh	r3, [r3, #2]
 80145aa:	b2db      	uxtb	r3, r3
 80145ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80145b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80145b8:	b2db      	uxtb	r3, r3
 80145ba:	2b03      	cmp	r3, #3
 80145bc:	d104      	bne.n	80145c8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80145be:	6839      	ldr	r1, [r7, #0]
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	f000 f9a3 	bl	801490c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80145c6:	e01d      	b.n	8014604 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	7bfa      	ldrb	r2, [r7, #15]
 80145cc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80145d0:	7bfb      	ldrb	r3, [r7, #15]
 80145d2:	4619      	mov	r1, r3
 80145d4:	6878      	ldr	r0, [r7, #4]
 80145d6:	f003 ffbd 	bl	8018554 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80145da:	6878      	ldr	r0, [r7, #4]
 80145dc:	f000 fa61 	bl	8014aa2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80145e0:	7bfb      	ldrb	r3, [r7, #15]
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d004      	beq.n	80145f0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	2202      	movs	r2, #2
 80145ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80145ee:	e009      	b.n	8014604 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	2201      	movs	r2, #1
 80145f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80145f8:	e004      	b.n	8014604 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80145fa:	6839      	ldr	r1, [r7, #0]
 80145fc:	6878      	ldr	r0, [r7, #4]
 80145fe:	f000 f985 	bl	801490c <USBD_CtlError>
  }
}
 8014602:	bf00      	nop
 8014604:	bf00      	nop
 8014606:	3710      	adds	r7, #16
 8014608:	46bd      	mov	sp, r7
 801460a:	bd80      	pop	{r7, pc}

0801460c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b084      	sub	sp, #16
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
 8014614:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014616:	2300      	movs	r3, #0
 8014618:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801461a:	683b      	ldr	r3, [r7, #0]
 801461c:	885b      	ldrh	r3, [r3, #2]
 801461e:	b2da      	uxtb	r2, r3
 8014620:	4b4c      	ldr	r3, [pc, #304]	@ (8014754 <USBD_SetConfig+0x148>)
 8014622:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014624:	4b4b      	ldr	r3, [pc, #300]	@ (8014754 <USBD_SetConfig+0x148>)
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	2b01      	cmp	r3, #1
 801462a:	d905      	bls.n	8014638 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801462c:	6839      	ldr	r1, [r7, #0]
 801462e:	6878      	ldr	r0, [r7, #4]
 8014630:	f000 f96c 	bl	801490c <USBD_CtlError>
    return USBD_FAIL;
 8014634:	2303      	movs	r3, #3
 8014636:	e088      	b.n	801474a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801463e:	b2db      	uxtb	r3, r3
 8014640:	2b02      	cmp	r3, #2
 8014642:	d002      	beq.n	801464a <USBD_SetConfig+0x3e>
 8014644:	2b03      	cmp	r3, #3
 8014646:	d025      	beq.n	8014694 <USBD_SetConfig+0x88>
 8014648:	e071      	b.n	801472e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801464a:	4b42      	ldr	r3, [pc, #264]	@ (8014754 <USBD_SetConfig+0x148>)
 801464c:	781b      	ldrb	r3, [r3, #0]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d01c      	beq.n	801468c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8014652:	4b40      	ldr	r3, [pc, #256]	@ (8014754 <USBD_SetConfig+0x148>)
 8014654:	781b      	ldrb	r3, [r3, #0]
 8014656:	461a      	mov	r2, r3
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801465c:	4b3d      	ldr	r3, [pc, #244]	@ (8014754 <USBD_SetConfig+0x148>)
 801465e:	781b      	ldrb	r3, [r3, #0]
 8014660:	4619      	mov	r1, r3
 8014662:	6878      	ldr	r0, [r7, #4]
 8014664:	f7ff f990 	bl	8013988 <USBD_SetClassConfig>
 8014668:	4603      	mov	r3, r0
 801466a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801466c:	7bfb      	ldrb	r3, [r7, #15]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d004      	beq.n	801467c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8014672:	6839      	ldr	r1, [r7, #0]
 8014674:	6878      	ldr	r0, [r7, #4]
 8014676:	f000 f949 	bl	801490c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801467a:	e065      	b.n	8014748 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801467c:	6878      	ldr	r0, [r7, #4]
 801467e:	f000 fa10 	bl	8014aa2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	2203      	movs	r2, #3
 8014686:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801468a:	e05d      	b.n	8014748 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801468c:	6878      	ldr	r0, [r7, #4]
 801468e:	f000 fa08 	bl	8014aa2 <USBD_CtlSendStatus>
      break;
 8014692:	e059      	b.n	8014748 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014694:	4b2f      	ldr	r3, [pc, #188]	@ (8014754 <USBD_SetConfig+0x148>)
 8014696:	781b      	ldrb	r3, [r3, #0]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d112      	bne.n	80146c2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	2202      	movs	r2, #2
 80146a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80146a4:	4b2b      	ldr	r3, [pc, #172]	@ (8014754 <USBD_SetConfig+0x148>)
 80146a6:	781b      	ldrb	r3, [r3, #0]
 80146a8:	461a      	mov	r2, r3
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80146ae:	4b29      	ldr	r3, [pc, #164]	@ (8014754 <USBD_SetConfig+0x148>)
 80146b0:	781b      	ldrb	r3, [r3, #0]
 80146b2:	4619      	mov	r1, r3
 80146b4:	6878      	ldr	r0, [r7, #4]
 80146b6:	f7ff f983 	bl	80139c0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80146ba:	6878      	ldr	r0, [r7, #4]
 80146bc:	f000 f9f1 	bl	8014aa2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80146c0:	e042      	b.n	8014748 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80146c2:	4b24      	ldr	r3, [pc, #144]	@ (8014754 <USBD_SetConfig+0x148>)
 80146c4:	781b      	ldrb	r3, [r3, #0]
 80146c6:	461a      	mov	r2, r3
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	685b      	ldr	r3, [r3, #4]
 80146cc:	429a      	cmp	r2, r3
 80146ce:	d02a      	beq.n	8014726 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	685b      	ldr	r3, [r3, #4]
 80146d4:	b2db      	uxtb	r3, r3
 80146d6:	4619      	mov	r1, r3
 80146d8:	6878      	ldr	r0, [r7, #4]
 80146da:	f7ff f971 	bl	80139c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80146de:	4b1d      	ldr	r3, [pc, #116]	@ (8014754 <USBD_SetConfig+0x148>)
 80146e0:	781b      	ldrb	r3, [r3, #0]
 80146e2:	461a      	mov	r2, r3
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80146e8:	4b1a      	ldr	r3, [pc, #104]	@ (8014754 <USBD_SetConfig+0x148>)
 80146ea:	781b      	ldrb	r3, [r3, #0]
 80146ec:	4619      	mov	r1, r3
 80146ee:	6878      	ldr	r0, [r7, #4]
 80146f0:	f7ff f94a 	bl	8013988 <USBD_SetClassConfig>
 80146f4:	4603      	mov	r3, r0
 80146f6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80146f8:	7bfb      	ldrb	r3, [r7, #15]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d00f      	beq.n	801471e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80146fe:	6839      	ldr	r1, [r7, #0]
 8014700:	6878      	ldr	r0, [r7, #4]
 8014702:	f000 f903 	bl	801490c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	685b      	ldr	r3, [r3, #4]
 801470a:	b2db      	uxtb	r3, r3
 801470c:	4619      	mov	r1, r3
 801470e:	6878      	ldr	r0, [r7, #4]
 8014710:	f7ff f956 	bl	80139c0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	2202      	movs	r2, #2
 8014718:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801471c:	e014      	b.n	8014748 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801471e:	6878      	ldr	r0, [r7, #4]
 8014720:	f000 f9bf 	bl	8014aa2 <USBD_CtlSendStatus>
      break;
 8014724:	e010      	b.n	8014748 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	f000 f9bb 	bl	8014aa2 <USBD_CtlSendStatus>
      break;
 801472c:	e00c      	b.n	8014748 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801472e:	6839      	ldr	r1, [r7, #0]
 8014730:	6878      	ldr	r0, [r7, #4]
 8014732:	f000 f8eb 	bl	801490c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014736:	4b07      	ldr	r3, [pc, #28]	@ (8014754 <USBD_SetConfig+0x148>)
 8014738:	781b      	ldrb	r3, [r3, #0]
 801473a:	4619      	mov	r1, r3
 801473c:	6878      	ldr	r0, [r7, #4]
 801473e:	f7ff f93f 	bl	80139c0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014742:	2303      	movs	r3, #3
 8014744:	73fb      	strb	r3, [r7, #15]
      break;
 8014746:	bf00      	nop
  }

  return ret;
 8014748:	7bfb      	ldrb	r3, [r7, #15]
}
 801474a:	4618      	mov	r0, r3
 801474c:	3710      	adds	r7, #16
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}
 8014752:	bf00      	nop
 8014754:	20002999 	.word	0x20002999

08014758 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b082      	sub	sp, #8
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
 8014760:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014762:	683b      	ldr	r3, [r7, #0]
 8014764:	88db      	ldrh	r3, [r3, #6]
 8014766:	2b01      	cmp	r3, #1
 8014768:	d004      	beq.n	8014774 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801476a:	6839      	ldr	r1, [r7, #0]
 801476c:	6878      	ldr	r0, [r7, #4]
 801476e:	f000 f8cd 	bl	801490c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014772:	e023      	b.n	80147bc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801477a:	b2db      	uxtb	r3, r3
 801477c:	2b02      	cmp	r3, #2
 801477e:	dc02      	bgt.n	8014786 <USBD_GetConfig+0x2e>
 8014780:	2b00      	cmp	r3, #0
 8014782:	dc03      	bgt.n	801478c <USBD_GetConfig+0x34>
 8014784:	e015      	b.n	80147b2 <USBD_GetConfig+0x5a>
 8014786:	2b03      	cmp	r3, #3
 8014788:	d00b      	beq.n	80147a2 <USBD_GetConfig+0x4a>
 801478a:	e012      	b.n	80147b2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	2200      	movs	r2, #0
 8014790:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	3308      	adds	r3, #8
 8014796:	2201      	movs	r2, #1
 8014798:	4619      	mov	r1, r3
 801479a:	6878      	ldr	r0, [r7, #4]
 801479c:	f000 f927 	bl	80149ee <USBD_CtlSendData>
        break;
 80147a0:	e00c      	b.n	80147bc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	3304      	adds	r3, #4
 80147a6:	2201      	movs	r2, #1
 80147a8:	4619      	mov	r1, r3
 80147aa:	6878      	ldr	r0, [r7, #4]
 80147ac:	f000 f91f 	bl	80149ee <USBD_CtlSendData>
        break;
 80147b0:	e004      	b.n	80147bc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80147b2:	6839      	ldr	r1, [r7, #0]
 80147b4:	6878      	ldr	r0, [r7, #4]
 80147b6:	f000 f8a9 	bl	801490c <USBD_CtlError>
        break;
 80147ba:	bf00      	nop
}
 80147bc:	bf00      	nop
 80147be:	3708      	adds	r7, #8
 80147c0:	46bd      	mov	sp, r7
 80147c2:	bd80      	pop	{r7, pc}

080147c4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80147c4:	b580      	push	{r7, lr}
 80147c6:	b082      	sub	sp, #8
 80147c8:	af00      	add	r7, sp, #0
 80147ca:	6078      	str	r0, [r7, #4]
 80147cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80147d4:	b2db      	uxtb	r3, r3
 80147d6:	3b01      	subs	r3, #1
 80147d8:	2b02      	cmp	r3, #2
 80147da:	d81e      	bhi.n	801481a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80147dc:	683b      	ldr	r3, [r7, #0]
 80147de:	88db      	ldrh	r3, [r3, #6]
 80147e0:	2b02      	cmp	r3, #2
 80147e2:	d004      	beq.n	80147ee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80147e4:	6839      	ldr	r1, [r7, #0]
 80147e6:	6878      	ldr	r0, [r7, #4]
 80147e8:	f000 f890 	bl	801490c <USBD_CtlError>
        break;
 80147ec:	e01a      	b.n	8014824 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	2201      	movs	r2, #1
 80147f2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d005      	beq.n	801480a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	68db      	ldr	r3, [r3, #12]
 8014802:	f043 0202 	orr.w	r2, r3, #2
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	330c      	adds	r3, #12
 801480e:	2202      	movs	r2, #2
 8014810:	4619      	mov	r1, r3
 8014812:	6878      	ldr	r0, [r7, #4]
 8014814:	f000 f8eb 	bl	80149ee <USBD_CtlSendData>
      break;
 8014818:	e004      	b.n	8014824 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801481a:	6839      	ldr	r1, [r7, #0]
 801481c:	6878      	ldr	r0, [r7, #4]
 801481e:	f000 f875 	bl	801490c <USBD_CtlError>
      break;
 8014822:	bf00      	nop
  }
}
 8014824:	bf00      	nop
 8014826:	3708      	adds	r7, #8
 8014828:	46bd      	mov	sp, r7
 801482a:	bd80      	pop	{r7, pc}

0801482c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b082      	sub	sp, #8
 8014830:	af00      	add	r7, sp, #0
 8014832:	6078      	str	r0, [r7, #4]
 8014834:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	885b      	ldrh	r3, [r3, #2]
 801483a:	2b01      	cmp	r3, #1
 801483c:	d106      	bne.n	801484c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	2201      	movs	r2, #1
 8014842:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014846:	6878      	ldr	r0, [r7, #4]
 8014848:	f000 f92b 	bl	8014aa2 <USBD_CtlSendStatus>
  }
}
 801484c:	bf00      	nop
 801484e:	3708      	adds	r7, #8
 8014850:	46bd      	mov	sp, r7
 8014852:	bd80      	pop	{r7, pc}

08014854 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014854:	b580      	push	{r7, lr}
 8014856:	b082      	sub	sp, #8
 8014858:	af00      	add	r7, sp, #0
 801485a:	6078      	str	r0, [r7, #4]
 801485c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014864:	b2db      	uxtb	r3, r3
 8014866:	3b01      	subs	r3, #1
 8014868:	2b02      	cmp	r3, #2
 801486a:	d80b      	bhi.n	8014884 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	885b      	ldrh	r3, [r3, #2]
 8014870:	2b01      	cmp	r3, #1
 8014872:	d10c      	bne.n	801488e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	2200      	movs	r2, #0
 8014878:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801487c:	6878      	ldr	r0, [r7, #4]
 801487e:	f000 f910 	bl	8014aa2 <USBD_CtlSendStatus>
      }
      break;
 8014882:	e004      	b.n	801488e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014884:	6839      	ldr	r1, [r7, #0]
 8014886:	6878      	ldr	r0, [r7, #4]
 8014888:	f000 f840 	bl	801490c <USBD_CtlError>
      break;
 801488c:	e000      	b.n	8014890 <USBD_ClrFeature+0x3c>
      break;
 801488e:	bf00      	nop
  }
}
 8014890:	bf00      	nop
 8014892:	3708      	adds	r7, #8
 8014894:	46bd      	mov	sp, r7
 8014896:	bd80      	pop	{r7, pc}

08014898 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014898:	b580      	push	{r7, lr}
 801489a:	b084      	sub	sp, #16
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
 80148a0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80148a2:	683b      	ldr	r3, [r7, #0]
 80148a4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	781a      	ldrb	r2, [r3, #0]
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	3301      	adds	r3, #1
 80148b2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	781a      	ldrb	r2, [r3, #0]
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	3301      	adds	r3, #1
 80148c0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80148c2:	68f8      	ldr	r0, [r7, #12]
 80148c4:	f7ff fa90 	bl	8013de8 <SWAPBYTE>
 80148c8:	4603      	mov	r3, r0
 80148ca:	461a      	mov	r2, r3
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	3301      	adds	r3, #1
 80148d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	3301      	adds	r3, #1
 80148da:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80148dc:	68f8      	ldr	r0, [r7, #12]
 80148de:	f7ff fa83 	bl	8013de8 <SWAPBYTE>
 80148e2:	4603      	mov	r3, r0
 80148e4:	461a      	mov	r2, r3
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	3301      	adds	r3, #1
 80148ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	3301      	adds	r3, #1
 80148f4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80148f6:	68f8      	ldr	r0, [r7, #12]
 80148f8:	f7ff fa76 	bl	8013de8 <SWAPBYTE>
 80148fc:	4603      	mov	r3, r0
 80148fe:	461a      	mov	r2, r3
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	80da      	strh	r2, [r3, #6]
}
 8014904:	bf00      	nop
 8014906:	3710      	adds	r7, #16
 8014908:	46bd      	mov	sp, r7
 801490a:	bd80      	pop	{r7, pc}

0801490c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b082      	sub	sp, #8
 8014910:	af00      	add	r7, sp, #0
 8014912:	6078      	str	r0, [r7, #4]
 8014914:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014916:	2180      	movs	r1, #128	@ 0x80
 8014918:	6878      	ldr	r0, [r7, #4]
 801491a:	f003 fdb1 	bl	8018480 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801491e:	2100      	movs	r1, #0
 8014920:	6878      	ldr	r0, [r7, #4]
 8014922:	f003 fdad 	bl	8018480 <USBD_LL_StallEP>
}
 8014926:	bf00      	nop
 8014928:	3708      	adds	r7, #8
 801492a:	46bd      	mov	sp, r7
 801492c:	bd80      	pop	{r7, pc}

0801492e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801492e:	b580      	push	{r7, lr}
 8014930:	b086      	sub	sp, #24
 8014932:	af00      	add	r7, sp, #0
 8014934:	60f8      	str	r0, [r7, #12]
 8014936:	60b9      	str	r1, [r7, #8]
 8014938:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801493a:	2300      	movs	r3, #0
 801493c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d036      	beq.n	80149b2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8014948:	6938      	ldr	r0, [r7, #16]
 801494a:	f000 f836 	bl	80149ba <USBD_GetLen>
 801494e:	4603      	mov	r3, r0
 8014950:	3301      	adds	r3, #1
 8014952:	b29b      	uxth	r3, r3
 8014954:	005b      	lsls	r3, r3, #1
 8014956:	b29a      	uxth	r2, r3
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801495c:	7dfb      	ldrb	r3, [r7, #23]
 801495e:	68ba      	ldr	r2, [r7, #8]
 8014960:	4413      	add	r3, r2
 8014962:	687a      	ldr	r2, [r7, #4]
 8014964:	7812      	ldrb	r2, [r2, #0]
 8014966:	701a      	strb	r2, [r3, #0]
  idx++;
 8014968:	7dfb      	ldrb	r3, [r7, #23]
 801496a:	3301      	adds	r3, #1
 801496c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801496e:	7dfb      	ldrb	r3, [r7, #23]
 8014970:	68ba      	ldr	r2, [r7, #8]
 8014972:	4413      	add	r3, r2
 8014974:	2203      	movs	r2, #3
 8014976:	701a      	strb	r2, [r3, #0]
  idx++;
 8014978:	7dfb      	ldrb	r3, [r7, #23]
 801497a:	3301      	adds	r3, #1
 801497c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801497e:	e013      	b.n	80149a8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8014980:	7dfb      	ldrb	r3, [r7, #23]
 8014982:	68ba      	ldr	r2, [r7, #8]
 8014984:	4413      	add	r3, r2
 8014986:	693a      	ldr	r2, [r7, #16]
 8014988:	7812      	ldrb	r2, [r2, #0]
 801498a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801498c:	693b      	ldr	r3, [r7, #16]
 801498e:	3301      	adds	r3, #1
 8014990:	613b      	str	r3, [r7, #16]
    idx++;
 8014992:	7dfb      	ldrb	r3, [r7, #23]
 8014994:	3301      	adds	r3, #1
 8014996:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8014998:	7dfb      	ldrb	r3, [r7, #23]
 801499a:	68ba      	ldr	r2, [r7, #8]
 801499c:	4413      	add	r3, r2
 801499e:	2200      	movs	r2, #0
 80149a0:	701a      	strb	r2, [r3, #0]
    idx++;
 80149a2:	7dfb      	ldrb	r3, [r7, #23]
 80149a4:	3301      	adds	r3, #1
 80149a6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80149a8:	693b      	ldr	r3, [r7, #16]
 80149aa:	781b      	ldrb	r3, [r3, #0]
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d1e7      	bne.n	8014980 <USBD_GetString+0x52>
 80149b0:	e000      	b.n	80149b4 <USBD_GetString+0x86>
    return;
 80149b2:	bf00      	nop
  }
}
 80149b4:	3718      	adds	r7, #24
 80149b6:	46bd      	mov	sp, r7
 80149b8:	bd80      	pop	{r7, pc}

080149ba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80149ba:	b480      	push	{r7}
 80149bc:	b085      	sub	sp, #20
 80149be:	af00      	add	r7, sp, #0
 80149c0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80149c2:	2300      	movs	r3, #0
 80149c4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80149ca:	e005      	b.n	80149d8 <USBD_GetLen+0x1e>
  {
    len++;
 80149cc:	7bfb      	ldrb	r3, [r7, #15]
 80149ce:	3301      	adds	r3, #1
 80149d0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80149d2:	68bb      	ldr	r3, [r7, #8]
 80149d4:	3301      	adds	r3, #1
 80149d6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80149d8:	68bb      	ldr	r3, [r7, #8]
 80149da:	781b      	ldrb	r3, [r3, #0]
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d1f5      	bne.n	80149cc <USBD_GetLen+0x12>
  }

  return len;
 80149e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80149e2:	4618      	mov	r0, r3
 80149e4:	3714      	adds	r7, #20
 80149e6:	46bd      	mov	sp, r7
 80149e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ec:	4770      	bx	lr

080149ee <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80149ee:	b580      	push	{r7, lr}
 80149f0:	b084      	sub	sp, #16
 80149f2:	af00      	add	r7, sp, #0
 80149f4:	60f8      	str	r0, [r7, #12]
 80149f6:	60b9      	str	r1, [r7, #8]
 80149f8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	2202      	movs	r2, #2
 80149fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	687a      	ldr	r2, [r7, #4]
 8014a06:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	687a      	ldr	r2, [r7, #4]
 8014a0c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	68ba      	ldr	r2, [r7, #8]
 8014a12:	2100      	movs	r1, #0
 8014a14:	68f8      	ldr	r0, [r7, #12]
 8014a16:	f003 fdbc 	bl	8018592 <USBD_LL_Transmit>

  return USBD_OK;
 8014a1a:	2300      	movs	r3, #0
}
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	3710      	adds	r7, #16
 8014a20:	46bd      	mov	sp, r7
 8014a22:	bd80      	pop	{r7, pc}

08014a24 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b084      	sub	sp, #16
 8014a28:	af00      	add	r7, sp, #0
 8014a2a:	60f8      	str	r0, [r7, #12]
 8014a2c:	60b9      	str	r1, [r7, #8]
 8014a2e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	68ba      	ldr	r2, [r7, #8]
 8014a34:	2100      	movs	r1, #0
 8014a36:	68f8      	ldr	r0, [r7, #12]
 8014a38:	f003 fdab 	bl	8018592 <USBD_LL_Transmit>

  return USBD_OK;
 8014a3c:	2300      	movs	r3, #0
}
 8014a3e:	4618      	mov	r0, r3
 8014a40:	3710      	adds	r7, #16
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}

08014a46 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014a46:	b580      	push	{r7, lr}
 8014a48:	b084      	sub	sp, #16
 8014a4a:	af00      	add	r7, sp, #0
 8014a4c:	60f8      	str	r0, [r7, #12]
 8014a4e:	60b9      	str	r1, [r7, #8]
 8014a50:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	2203      	movs	r2, #3
 8014a56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8014a5a:	68fb      	ldr	r3, [r7, #12]
 8014a5c:	687a      	ldr	r2, [r7, #4]
 8014a5e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	687a      	ldr	r2, [r7, #4]
 8014a66:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	68ba      	ldr	r2, [r7, #8]
 8014a6e:	2100      	movs	r1, #0
 8014a70:	68f8      	ldr	r0, [r7, #12]
 8014a72:	f003 fdaf 	bl	80185d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a76:	2300      	movs	r3, #0
}
 8014a78:	4618      	mov	r0, r3
 8014a7a:	3710      	adds	r7, #16
 8014a7c:	46bd      	mov	sp, r7
 8014a7e:	bd80      	pop	{r7, pc}

08014a80 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b084      	sub	sp, #16
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	60f8      	str	r0, [r7, #12]
 8014a88:	60b9      	str	r1, [r7, #8]
 8014a8a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	68ba      	ldr	r2, [r7, #8]
 8014a90:	2100      	movs	r1, #0
 8014a92:	68f8      	ldr	r0, [r7, #12]
 8014a94:	f003 fd9e 	bl	80185d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a98:	2300      	movs	r3, #0
}
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	3710      	adds	r7, #16
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	bd80      	pop	{r7, pc}

08014aa2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014aa2:	b580      	push	{r7, lr}
 8014aa4:	b082      	sub	sp, #8
 8014aa6:	af00      	add	r7, sp, #0
 8014aa8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	2204      	movs	r2, #4
 8014aae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	2200      	movs	r2, #0
 8014ab6:	2100      	movs	r1, #0
 8014ab8:	6878      	ldr	r0, [r7, #4]
 8014aba:	f003 fd6a 	bl	8018592 <USBD_LL_Transmit>

  return USBD_OK;
 8014abe:	2300      	movs	r3, #0
}
 8014ac0:	4618      	mov	r0, r3
 8014ac2:	3708      	adds	r7, #8
 8014ac4:	46bd      	mov	sp, r7
 8014ac6:	bd80      	pop	{r7, pc}

08014ac8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014ac8:	b580      	push	{r7, lr}
 8014aca:	b082      	sub	sp, #8
 8014acc:	af00      	add	r7, sp, #0
 8014ace:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	2205      	movs	r2, #5
 8014ad4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014ad8:	2300      	movs	r3, #0
 8014ada:	2200      	movs	r2, #0
 8014adc:	2100      	movs	r1, #0
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f003 fd78 	bl	80185d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014ae4:	2300      	movs	r3, #0
}
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	3708      	adds	r7, #8
 8014aea:	46bd      	mov	sp, r7
 8014aec:	bd80      	pop	{r7, pc}
	...

08014af0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8014af0:	b580      	push	{r7, lr}
 8014af2:	b084      	sub	sp, #16
 8014af4:	af00      	add	r7, sp, #0
 8014af6:	4603      	mov	r3, r0
 8014af8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014afa:	79fb      	ldrb	r3, [r7, #7]
 8014afc:	4a08      	ldr	r2, [pc, #32]	@ (8014b20 <disk_status+0x30>)
 8014afe:	009b      	lsls	r3, r3, #2
 8014b00:	4413      	add	r3, r2
 8014b02:	685b      	ldr	r3, [r3, #4]
 8014b04:	685b      	ldr	r3, [r3, #4]
 8014b06:	79fa      	ldrb	r2, [r7, #7]
 8014b08:	4905      	ldr	r1, [pc, #20]	@ (8014b20 <disk_status+0x30>)
 8014b0a:	440a      	add	r2, r1
 8014b0c:	7a12      	ldrb	r2, [r2, #8]
 8014b0e:	4610      	mov	r0, r2
 8014b10:	4798      	blx	r3
 8014b12:	4603      	mov	r3, r0
 8014b14:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b18:	4618      	mov	r0, r3
 8014b1a:	3710      	adds	r7, #16
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bd80      	pop	{r7, pc}
 8014b20:	20002bc4 	.word	0x20002bc4

08014b24 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8014b24:	b580      	push	{r7, lr}
 8014b26:	b084      	sub	sp, #16
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	4603      	mov	r3, r0
 8014b2c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8014b2e:	2300      	movs	r3, #0
 8014b30:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8014b32:	79fb      	ldrb	r3, [r7, #7]
 8014b34:	4a0d      	ldr	r2, [pc, #52]	@ (8014b6c <disk_initialize+0x48>)
 8014b36:	5cd3      	ldrb	r3, [r2, r3]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d111      	bne.n	8014b60 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8014b3c:	79fb      	ldrb	r3, [r7, #7]
 8014b3e:	4a0b      	ldr	r2, [pc, #44]	@ (8014b6c <disk_initialize+0x48>)
 8014b40:	2101      	movs	r1, #1
 8014b42:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8014b44:	79fb      	ldrb	r3, [r7, #7]
 8014b46:	4a09      	ldr	r2, [pc, #36]	@ (8014b6c <disk_initialize+0x48>)
 8014b48:	009b      	lsls	r3, r3, #2
 8014b4a:	4413      	add	r3, r2
 8014b4c:	685b      	ldr	r3, [r3, #4]
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	79fa      	ldrb	r2, [r7, #7]
 8014b52:	4906      	ldr	r1, [pc, #24]	@ (8014b6c <disk_initialize+0x48>)
 8014b54:	440a      	add	r2, r1
 8014b56:	7a12      	ldrb	r2, [r2, #8]
 8014b58:	4610      	mov	r0, r2
 8014b5a:	4798      	blx	r3
 8014b5c:	4603      	mov	r3, r0
 8014b5e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b62:	4618      	mov	r0, r3
 8014b64:	3710      	adds	r7, #16
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	20002bc4 	.word	0x20002bc4

08014b70 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014b70:	b590      	push	{r4, r7, lr}
 8014b72:	b087      	sub	sp, #28
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	60b9      	str	r1, [r7, #8]
 8014b78:	607a      	str	r2, [r7, #4]
 8014b7a:	603b      	str	r3, [r7, #0]
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014b80:	7bfb      	ldrb	r3, [r7, #15]
 8014b82:	4a0a      	ldr	r2, [pc, #40]	@ (8014bac <disk_read+0x3c>)
 8014b84:	009b      	lsls	r3, r3, #2
 8014b86:	4413      	add	r3, r2
 8014b88:	685b      	ldr	r3, [r3, #4]
 8014b8a:	689c      	ldr	r4, [r3, #8]
 8014b8c:	7bfb      	ldrb	r3, [r7, #15]
 8014b8e:	4a07      	ldr	r2, [pc, #28]	@ (8014bac <disk_read+0x3c>)
 8014b90:	4413      	add	r3, r2
 8014b92:	7a18      	ldrb	r0, [r3, #8]
 8014b94:	683b      	ldr	r3, [r7, #0]
 8014b96:	687a      	ldr	r2, [r7, #4]
 8014b98:	68b9      	ldr	r1, [r7, #8]
 8014b9a:	47a0      	blx	r4
 8014b9c:	4603      	mov	r3, r0
 8014b9e:	75fb      	strb	r3, [r7, #23]
  return res;
 8014ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ba2:	4618      	mov	r0, r3
 8014ba4:	371c      	adds	r7, #28
 8014ba6:	46bd      	mov	sp, r7
 8014ba8:	bd90      	pop	{r4, r7, pc}
 8014baa:	bf00      	nop
 8014bac:	20002bc4 	.word	0x20002bc4

08014bb0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014bb0:	b590      	push	{r4, r7, lr}
 8014bb2:	b087      	sub	sp, #28
 8014bb4:	af00      	add	r7, sp, #0
 8014bb6:	60b9      	str	r1, [r7, #8]
 8014bb8:	607a      	str	r2, [r7, #4]
 8014bba:	603b      	str	r3, [r7, #0]
 8014bbc:	4603      	mov	r3, r0
 8014bbe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014bc0:	7bfb      	ldrb	r3, [r7, #15]
 8014bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8014bec <disk_write+0x3c>)
 8014bc4:	009b      	lsls	r3, r3, #2
 8014bc6:	4413      	add	r3, r2
 8014bc8:	685b      	ldr	r3, [r3, #4]
 8014bca:	68dc      	ldr	r4, [r3, #12]
 8014bcc:	7bfb      	ldrb	r3, [r7, #15]
 8014bce:	4a07      	ldr	r2, [pc, #28]	@ (8014bec <disk_write+0x3c>)
 8014bd0:	4413      	add	r3, r2
 8014bd2:	7a18      	ldrb	r0, [r3, #8]
 8014bd4:	683b      	ldr	r3, [r7, #0]
 8014bd6:	687a      	ldr	r2, [r7, #4]
 8014bd8:	68b9      	ldr	r1, [r7, #8]
 8014bda:	47a0      	blx	r4
 8014bdc:	4603      	mov	r3, r0
 8014bde:	75fb      	strb	r3, [r7, #23]
  return res;
 8014be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014be2:	4618      	mov	r0, r3
 8014be4:	371c      	adds	r7, #28
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bd90      	pop	{r4, r7, pc}
 8014bea:	bf00      	nop
 8014bec:	20002bc4 	.word	0x20002bc4

08014bf0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014bf0:	b580      	push	{r7, lr}
 8014bf2:	b084      	sub	sp, #16
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	603a      	str	r2, [r7, #0]
 8014bfa:	71fb      	strb	r3, [r7, #7]
 8014bfc:	460b      	mov	r3, r1
 8014bfe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014c00:	79fb      	ldrb	r3, [r7, #7]
 8014c02:	4a09      	ldr	r2, [pc, #36]	@ (8014c28 <disk_ioctl+0x38>)
 8014c04:	009b      	lsls	r3, r3, #2
 8014c06:	4413      	add	r3, r2
 8014c08:	685b      	ldr	r3, [r3, #4]
 8014c0a:	691b      	ldr	r3, [r3, #16]
 8014c0c:	79fa      	ldrb	r2, [r7, #7]
 8014c0e:	4906      	ldr	r1, [pc, #24]	@ (8014c28 <disk_ioctl+0x38>)
 8014c10:	440a      	add	r2, r1
 8014c12:	7a10      	ldrb	r0, [r2, #8]
 8014c14:	79b9      	ldrb	r1, [r7, #6]
 8014c16:	683a      	ldr	r2, [r7, #0]
 8014c18:	4798      	blx	r3
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	73fb      	strb	r3, [r7, #15]
  return res;
 8014c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c20:	4618      	mov	r0, r3
 8014c22:	3710      	adds	r7, #16
 8014c24:	46bd      	mov	sp, r7
 8014c26:	bd80      	pop	{r7, pc}
 8014c28:	20002bc4 	.word	0x20002bc4

08014c2c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014c2c:	b480      	push	{r7}
 8014c2e:	b085      	sub	sp, #20
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	3301      	adds	r3, #1
 8014c38:	781b      	ldrb	r3, [r3, #0]
 8014c3a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014c3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014c40:	021b      	lsls	r3, r3, #8
 8014c42:	b21a      	sxth	r2, r3
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	781b      	ldrb	r3, [r3, #0]
 8014c48:	b21b      	sxth	r3, r3
 8014c4a:	4313      	orrs	r3, r2
 8014c4c:	b21b      	sxth	r3, r3
 8014c4e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014c50:	89fb      	ldrh	r3, [r7, #14]
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3714      	adds	r7, #20
 8014c56:	46bd      	mov	sp, r7
 8014c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c5c:	4770      	bx	lr

08014c5e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014c5e:	b480      	push	{r7}
 8014c60:	b085      	sub	sp, #20
 8014c62:	af00      	add	r7, sp, #0
 8014c64:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	3303      	adds	r3, #3
 8014c6a:	781b      	ldrb	r3, [r3, #0]
 8014c6c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	021b      	lsls	r3, r3, #8
 8014c72:	687a      	ldr	r2, [r7, #4]
 8014c74:	3202      	adds	r2, #2
 8014c76:	7812      	ldrb	r2, [r2, #0]
 8014c78:	4313      	orrs	r3, r2
 8014c7a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	021b      	lsls	r3, r3, #8
 8014c80:	687a      	ldr	r2, [r7, #4]
 8014c82:	3201      	adds	r2, #1
 8014c84:	7812      	ldrb	r2, [r2, #0]
 8014c86:	4313      	orrs	r3, r2
 8014c88:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	021b      	lsls	r3, r3, #8
 8014c8e:	687a      	ldr	r2, [r7, #4]
 8014c90:	7812      	ldrb	r2, [r2, #0]
 8014c92:	4313      	orrs	r3, r2
 8014c94:	60fb      	str	r3, [r7, #12]
	return rv;
 8014c96:	68fb      	ldr	r3, [r7, #12]
}
 8014c98:	4618      	mov	r0, r3
 8014c9a:	3714      	adds	r7, #20
 8014c9c:	46bd      	mov	sp, r7
 8014c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ca2:	4770      	bx	lr

08014ca4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014ca4:	b480      	push	{r7}
 8014ca6:	b083      	sub	sp, #12
 8014ca8:	af00      	add	r7, sp, #0
 8014caa:	6078      	str	r0, [r7, #4]
 8014cac:	460b      	mov	r3, r1
 8014cae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	1c5a      	adds	r2, r3, #1
 8014cb4:	607a      	str	r2, [r7, #4]
 8014cb6:	887a      	ldrh	r2, [r7, #2]
 8014cb8:	b2d2      	uxtb	r2, r2
 8014cba:	701a      	strb	r2, [r3, #0]
 8014cbc:	887b      	ldrh	r3, [r7, #2]
 8014cbe:	0a1b      	lsrs	r3, r3, #8
 8014cc0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	1c5a      	adds	r2, r3, #1
 8014cc6:	607a      	str	r2, [r7, #4]
 8014cc8:	887a      	ldrh	r2, [r7, #2]
 8014cca:	b2d2      	uxtb	r2, r2
 8014ccc:	701a      	strb	r2, [r3, #0]
}
 8014cce:	bf00      	nop
 8014cd0:	370c      	adds	r7, #12
 8014cd2:	46bd      	mov	sp, r7
 8014cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd8:	4770      	bx	lr

08014cda <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014cda:	b480      	push	{r7}
 8014cdc:	b083      	sub	sp, #12
 8014cde:	af00      	add	r7, sp, #0
 8014ce0:	6078      	str	r0, [r7, #4]
 8014ce2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	1c5a      	adds	r2, r3, #1
 8014ce8:	607a      	str	r2, [r7, #4]
 8014cea:	683a      	ldr	r2, [r7, #0]
 8014cec:	b2d2      	uxtb	r2, r2
 8014cee:	701a      	strb	r2, [r3, #0]
 8014cf0:	683b      	ldr	r3, [r7, #0]
 8014cf2:	0a1b      	lsrs	r3, r3, #8
 8014cf4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	1c5a      	adds	r2, r3, #1
 8014cfa:	607a      	str	r2, [r7, #4]
 8014cfc:	683a      	ldr	r2, [r7, #0]
 8014cfe:	b2d2      	uxtb	r2, r2
 8014d00:	701a      	strb	r2, [r3, #0]
 8014d02:	683b      	ldr	r3, [r7, #0]
 8014d04:	0a1b      	lsrs	r3, r3, #8
 8014d06:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	1c5a      	adds	r2, r3, #1
 8014d0c:	607a      	str	r2, [r7, #4]
 8014d0e:	683a      	ldr	r2, [r7, #0]
 8014d10:	b2d2      	uxtb	r2, r2
 8014d12:	701a      	strb	r2, [r3, #0]
 8014d14:	683b      	ldr	r3, [r7, #0]
 8014d16:	0a1b      	lsrs	r3, r3, #8
 8014d18:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	1c5a      	adds	r2, r3, #1
 8014d1e:	607a      	str	r2, [r7, #4]
 8014d20:	683a      	ldr	r2, [r7, #0]
 8014d22:	b2d2      	uxtb	r2, r2
 8014d24:	701a      	strb	r2, [r3, #0]
}
 8014d26:	bf00      	nop
 8014d28:	370c      	adds	r7, #12
 8014d2a:	46bd      	mov	sp, r7
 8014d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d30:	4770      	bx	lr

08014d32 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014d32:	b480      	push	{r7}
 8014d34:	b087      	sub	sp, #28
 8014d36:	af00      	add	r7, sp, #0
 8014d38:	60f8      	str	r0, [r7, #12]
 8014d3a:	60b9      	str	r1, [r7, #8]
 8014d3c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014d42:	68bb      	ldr	r3, [r7, #8]
 8014d44:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d00d      	beq.n	8014d68 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014d4c:	693a      	ldr	r2, [r7, #16]
 8014d4e:	1c53      	adds	r3, r2, #1
 8014d50:	613b      	str	r3, [r7, #16]
 8014d52:	697b      	ldr	r3, [r7, #20]
 8014d54:	1c59      	adds	r1, r3, #1
 8014d56:	6179      	str	r1, [r7, #20]
 8014d58:	7812      	ldrb	r2, [r2, #0]
 8014d5a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	3b01      	subs	r3, #1
 8014d60:	607b      	str	r3, [r7, #4]
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d1f1      	bne.n	8014d4c <mem_cpy+0x1a>
	}
}
 8014d68:	bf00      	nop
 8014d6a:	371c      	adds	r7, #28
 8014d6c:	46bd      	mov	sp, r7
 8014d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d72:	4770      	bx	lr

08014d74 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014d74:	b480      	push	{r7}
 8014d76:	b087      	sub	sp, #28
 8014d78:	af00      	add	r7, sp, #0
 8014d7a:	60f8      	str	r0, [r7, #12]
 8014d7c:	60b9      	str	r1, [r7, #8]
 8014d7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014d80:	68fb      	ldr	r3, [r7, #12]
 8014d82:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014d84:	697b      	ldr	r3, [r7, #20]
 8014d86:	1c5a      	adds	r2, r3, #1
 8014d88:	617a      	str	r2, [r7, #20]
 8014d8a:	68ba      	ldr	r2, [r7, #8]
 8014d8c:	b2d2      	uxtb	r2, r2
 8014d8e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	3b01      	subs	r3, #1
 8014d94:	607b      	str	r3, [r7, #4]
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d1f3      	bne.n	8014d84 <mem_set+0x10>
}
 8014d9c:	bf00      	nop
 8014d9e:	bf00      	nop
 8014da0:	371c      	adds	r7, #28
 8014da2:	46bd      	mov	sp, r7
 8014da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014da8:	4770      	bx	lr

08014daa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014daa:	b480      	push	{r7}
 8014dac:	b089      	sub	sp, #36	@ 0x24
 8014dae:	af00      	add	r7, sp, #0
 8014db0:	60f8      	str	r0, [r7, #12]
 8014db2:	60b9      	str	r1, [r7, #8]
 8014db4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	61fb      	str	r3, [r7, #28]
 8014dba:	68bb      	ldr	r3, [r7, #8]
 8014dbc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014dc2:	69fb      	ldr	r3, [r7, #28]
 8014dc4:	1c5a      	adds	r2, r3, #1
 8014dc6:	61fa      	str	r2, [r7, #28]
 8014dc8:	781b      	ldrb	r3, [r3, #0]
 8014dca:	4619      	mov	r1, r3
 8014dcc:	69bb      	ldr	r3, [r7, #24]
 8014dce:	1c5a      	adds	r2, r3, #1
 8014dd0:	61ba      	str	r2, [r7, #24]
 8014dd2:	781b      	ldrb	r3, [r3, #0]
 8014dd4:	1acb      	subs	r3, r1, r3
 8014dd6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	3b01      	subs	r3, #1
 8014ddc:	607b      	str	r3, [r7, #4]
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d002      	beq.n	8014dea <mem_cmp+0x40>
 8014de4:	697b      	ldr	r3, [r7, #20]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d0eb      	beq.n	8014dc2 <mem_cmp+0x18>

	return r;
 8014dea:	697b      	ldr	r3, [r7, #20]
}
 8014dec:	4618      	mov	r0, r3
 8014dee:	3724      	adds	r7, #36	@ 0x24
 8014df0:	46bd      	mov	sp, r7
 8014df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df6:	4770      	bx	lr

08014df8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014df8:	b480      	push	{r7}
 8014dfa:	b083      	sub	sp, #12
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	6078      	str	r0, [r7, #4]
 8014e00:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014e02:	e002      	b.n	8014e0a <chk_chr+0x12>
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	3301      	adds	r3, #1
 8014e08:	607b      	str	r3, [r7, #4]
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	781b      	ldrb	r3, [r3, #0]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d005      	beq.n	8014e1e <chk_chr+0x26>
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	781b      	ldrb	r3, [r3, #0]
 8014e16:	461a      	mov	r2, r3
 8014e18:	683b      	ldr	r3, [r7, #0]
 8014e1a:	4293      	cmp	r3, r2
 8014e1c:	d1f2      	bne.n	8014e04 <chk_chr+0xc>
	return *str;
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	781b      	ldrb	r3, [r3, #0]
}
 8014e22:	4618      	mov	r0, r3
 8014e24:	370c      	adds	r7, #12
 8014e26:	46bd      	mov	sp, r7
 8014e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e2c:	4770      	bx	lr
	...

08014e30 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014e30:	b480      	push	{r7}
 8014e32:	b085      	sub	sp, #20
 8014e34:	af00      	add	r7, sp, #0
 8014e36:	6078      	str	r0, [r7, #4]
 8014e38:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014e3a:	2300      	movs	r3, #0
 8014e3c:	60bb      	str	r3, [r7, #8]
 8014e3e:	68bb      	ldr	r3, [r7, #8]
 8014e40:	60fb      	str	r3, [r7, #12]
 8014e42:	e029      	b.n	8014e98 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014e44:	4a27      	ldr	r2, [pc, #156]	@ (8014ee4 <chk_lock+0xb4>)
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	011b      	lsls	r3, r3, #4
 8014e4a:	4413      	add	r3, r2
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d01d      	beq.n	8014e8e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014e52:	4a24      	ldr	r2, [pc, #144]	@ (8014ee4 <chk_lock+0xb4>)
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	011b      	lsls	r3, r3, #4
 8014e58:	4413      	add	r3, r2
 8014e5a:	681a      	ldr	r2, [r3, #0]
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	429a      	cmp	r2, r3
 8014e62:	d116      	bne.n	8014e92 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014e64:	4a1f      	ldr	r2, [pc, #124]	@ (8014ee4 <chk_lock+0xb4>)
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	011b      	lsls	r3, r3, #4
 8014e6a:	4413      	add	r3, r2
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	681a      	ldr	r2, [r3, #0]
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014e74:	429a      	cmp	r2, r3
 8014e76:	d10c      	bne.n	8014e92 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014e78:	4a1a      	ldr	r2, [pc, #104]	@ (8014ee4 <chk_lock+0xb4>)
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	011b      	lsls	r3, r3, #4
 8014e7e:	4413      	add	r3, r2
 8014e80:	3308      	adds	r3, #8
 8014e82:	681a      	ldr	r2, [r3, #0]
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014e88:	429a      	cmp	r2, r3
 8014e8a:	d102      	bne.n	8014e92 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014e8c:	e007      	b.n	8014e9e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014e8e:	2301      	movs	r3, #1
 8014e90:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	3301      	adds	r3, #1
 8014e96:	60fb      	str	r3, [r7, #12]
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	2b01      	cmp	r3, #1
 8014e9c:	d9d2      	bls.n	8014e44 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	2b02      	cmp	r3, #2
 8014ea2:	d109      	bne.n	8014eb8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014ea4:	68bb      	ldr	r3, [r7, #8]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d102      	bne.n	8014eb0 <chk_lock+0x80>
 8014eaa:	683b      	ldr	r3, [r7, #0]
 8014eac:	2b02      	cmp	r3, #2
 8014eae:	d101      	bne.n	8014eb4 <chk_lock+0x84>
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	e010      	b.n	8014ed6 <chk_lock+0xa6>
 8014eb4:	2312      	movs	r3, #18
 8014eb6:	e00e      	b.n	8014ed6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014eb8:	683b      	ldr	r3, [r7, #0]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d108      	bne.n	8014ed0 <chk_lock+0xa0>
 8014ebe:	4a09      	ldr	r2, [pc, #36]	@ (8014ee4 <chk_lock+0xb4>)
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	011b      	lsls	r3, r3, #4
 8014ec4:	4413      	add	r3, r2
 8014ec6:	330c      	adds	r3, #12
 8014ec8:	881b      	ldrh	r3, [r3, #0]
 8014eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014ece:	d101      	bne.n	8014ed4 <chk_lock+0xa4>
 8014ed0:	2310      	movs	r3, #16
 8014ed2:	e000      	b.n	8014ed6 <chk_lock+0xa6>
 8014ed4:	2300      	movs	r3, #0
}
 8014ed6:	4618      	mov	r0, r3
 8014ed8:	3714      	adds	r7, #20
 8014eda:	46bd      	mov	sp, r7
 8014edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee0:	4770      	bx	lr
 8014ee2:	bf00      	nop
 8014ee4:	200029a4 	.word	0x200029a4

08014ee8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014ee8:	b480      	push	{r7}
 8014eea:	b083      	sub	sp, #12
 8014eec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014eee:	2300      	movs	r3, #0
 8014ef0:	607b      	str	r3, [r7, #4]
 8014ef2:	e002      	b.n	8014efa <enq_lock+0x12>
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	3301      	adds	r3, #1
 8014ef8:	607b      	str	r3, [r7, #4]
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	2b01      	cmp	r3, #1
 8014efe:	d806      	bhi.n	8014f0e <enq_lock+0x26>
 8014f00:	4a09      	ldr	r2, [pc, #36]	@ (8014f28 <enq_lock+0x40>)
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	011b      	lsls	r3, r3, #4
 8014f06:	4413      	add	r3, r2
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d1f2      	bne.n	8014ef4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	2b02      	cmp	r3, #2
 8014f12:	bf14      	ite	ne
 8014f14:	2301      	movne	r3, #1
 8014f16:	2300      	moveq	r3, #0
 8014f18:	b2db      	uxtb	r3, r3
}
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	370c      	adds	r7, #12
 8014f1e:	46bd      	mov	sp, r7
 8014f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f24:	4770      	bx	lr
 8014f26:	bf00      	nop
 8014f28:	200029a4 	.word	0x200029a4

08014f2c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014f2c:	b480      	push	{r7}
 8014f2e:	b085      	sub	sp, #20
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	6078      	str	r0, [r7, #4]
 8014f34:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014f36:	2300      	movs	r3, #0
 8014f38:	60fb      	str	r3, [r7, #12]
 8014f3a:	e01f      	b.n	8014f7c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014f3c:	4a41      	ldr	r2, [pc, #260]	@ (8015044 <inc_lock+0x118>)
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	011b      	lsls	r3, r3, #4
 8014f42:	4413      	add	r3, r2
 8014f44:	681a      	ldr	r2, [r3, #0]
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	429a      	cmp	r2, r3
 8014f4c:	d113      	bne.n	8014f76 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014f4e:	4a3d      	ldr	r2, [pc, #244]	@ (8015044 <inc_lock+0x118>)
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	011b      	lsls	r3, r3, #4
 8014f54:	4413      	add	r3, r2
 8014f56:	3304      	adds	r3, #4
 8014f58:	681a      	ldr	r2, [r3, #0]
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014f5e:	429a      	cmp	r2, r3
 8014f60:	d109      	bne.n	8014f76 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014f62:	4a38      	ldr	r2, [pc, #224]	@ (8015044 <inc_lock+0x118>)
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	011b      	lsls	r3, r3, #4
 8014f68:	4413      	add	r3, r2
 8014f6a:	3308      	adds	r3, #8
 8014f6c:	681a      	ldr	r2, [r3, #0]
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014f72:	429a      	cmp	r2, r3
 8014f74:	d006      	beq.n	8014f84 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	3301      	adds	r3, #1
 8014f7a:	60fb      	str	r3, [r7, #12]
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	2b01      	cmp	r3, #1
 8014f80:	d9dc      	bls.n	8014f3c <inc_lock+0x10>
 8014f82:	e000      	b.n	8014f86 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014f84:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	2b02      	cmp	r3, #2
 8014f8a:	d132      	bne.n	8014ff2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	60fb      	str	r3, [r7, #12]
 8014f90:	e002      	b.n	8014f98 <inc_lock+0x6c>
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	3301      	adds	r3, #1
 8014f96:	60fb      	str	r3, [r7, #12]
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	2b01      	cmp	r3, #1
 8014f9c:	d806      	bhi.n	8014fac <inc_lock+0x80>
 8014f9e:	4a29      	ldr	r2, [pc, #164]	@ (8015044 <inc_lock+0x118>)
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	011b      	lsls	r3, r3, #4
 8014fa4:	4413      	add	r3, r2
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d1f2      	bne.n	8014f92 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	2b02      	cmp	r3, #2
 8014fb0:	d101      	bne.n	8014fb6 <inc_lock+0x8a>
 8014fb2:	2300      	movs	r3, #0
 8014fb4:	e040      	b.n	8015038 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	681a      	ldr	r2, [r3, #0]
 8014fba:	4922      	ldr	r1, [pc, #136]	@ (8015044 <inc_lock+0x118>)
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	011b      	lsls	r3, r3, #4
 8014fc0:	440b      	add	r3, r1
 8014fc2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	689a      	ldr	r2, [r3, #8]
 8014fc8:	491e      	ldr	r1, [pc, #120]	@ (8015044 <inc_lock+0x118>)
 8014fca:	68fb      	ldr	r3, [r7, #12]
 8014fcc:	011b      	lsls	r3, r3, #4
 8014fce:	440b      	add	r3, r1
 8014fd0:	3304      	adds	r3, #4
 8014fd2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	695a      	ldr	r2, [r3, #20]
 8014fd8:	491a      	ldr	r1, [pc, #104]	@ (8015044 <inc_lock+0x118>)
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	011b      	lsls	r3, r3, #4
 8014fde:	440b      	add	r3, r1
 8014fe0:	3308      	adds	r3, #8
 8014fe2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014fe4:	4a17      	ldr	r2, [pc, #92]	@ (8015044 <inc_lock+0x118>)
 8014fe6:	68fb      	ldr	r3, [r7, #12]
 8014fe8:	011b      	lsls	r3, r3, #4
 8014fea:	4413      	add	r3, r2
 8014fec:	330c      	adds	r3, #12
 8014fee:	2200      	movs	r2, #0
 8014ff0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014ff2:	683b      	ldr	r3, [r7, #0]
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d009      	beq.n	801500c <inc_lock+0xe0>
 8014ff8:	4a12      	ldr	r2, [pc, #72]	@ (8015044 <inc_lock+0x118>)
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	011b      	lsls	r3, r3, #4
 8014ffe:	4413      	add	r3, r2
 8015000:	330c      	adds	r3, #12
 8015002:	881b      	ldrh	r3, [r3, #0]
 8015004:	2b00      	cmp	r3, #0
 8015006:	d001      	beq.n	801500c <inc_lock+0xe0>
 8015008:	2300      	movs	r3, #0
 801500a:	e015      	b.n	8015038 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d108      	bne.n	8015024 <inc_lock+0xf8>
 8015012:	4a0c      	ldr	r2, [pc, #48]	@ (8015044 <inc_lock+0x118>)
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	011b      	lsls	r3, r3, #4
 8015018:	4413      	add	r3, r2
 801501a:	330c      	adds	r3, #12
 801501c:	881b      	ldrh	r3, [r3, #0]
 801501e:	3301      	adds	r3, #1
 8015020:	b29a      	uxth	r2, r3
 8015022:	e001      	b.n	8015028 <inc_lock+0xfc>
 8015024:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8015028:	4906      	ldr	r1, [pc, #24]	@ (8015044 <inc_lock+0x118>)
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	011b      	lsls	r3, r3, #4
 801502e:	440b      	add	r3, r1
 8015030:	330c      	adds	r3, #12
 8015032:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	3301      	adds	r3, #1
}
 8015038:	4618      	mov	r0, r3
 801503a:	3714      	adds	r7, #20
 801503c:	46bd      	mov	sp, r7
 801503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015042:	4770      	bx	lr
 8015044:	200029a4 	.word	0x200029a4

08015048 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8015048:	b480      	push	{r7}
 801504a:	b085      	sub	sp, #20
 801504c:	af00      	add	r7, sp, #0
 801504e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	3b01      	subs	r3, #1
 8015054:	607b      	str	r3, [r7, #4]
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	2b01      	cmp	r3, #1
 801505a:	d825      	bhi.n	80150a8 <dec_lock+0x60>
		n = Files[i].ctr;
 801505c:	4a17      	ldr	r2, [pc, #92]	@ (80150bc <dec_lock+0x74>)
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	011b      	lsls	r3, r3, #4
 8015062:	4413      	add	r3, r2
 8015064:	330c      	adds	r3, #12
 8015066:	881b      	ldrh	r3, [r3, #0]
 8015068:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801506a:	89fb      	ldrh	r3, [r7, #14]
 801506c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015070:	d101      	bne.n	8015076 <dec_lock+0x2e>
 8015072:	2300      	movs	r3, #0
 8015074:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8015076:	89fb      	ldrh	r3, [r7, #14]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d002      	beq.n	8015082 <dec_lock+0x3a>
 801507c:	89fb      	ldrh	r3, [r7, #14]
 801507e:	3b01      	subs	r3, #1
 8015080:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8015082:	4a0e      	ldr	r2, [pc, #56]	@ (80150bc <dec_lock+0x74>)
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	011b      	lsls	r3, r3, #4
 8015088:	4413      	add	r3, r2
 801508a:	330c      	adds	r3, #12
 801508c:	89fa      	ldrh	r2, [r7, #14]
 801508e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8015090:	89fb      	ldrh	r3, [r7, #14]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d105      	bne.n	80150a2 <dec_lock+0x5a>
 8015096:	4a09      	ldr	r2, [pc, #36]	@ (80150bc <dec_lock+0x74>)
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	011b      	lsls	r3, r3, #4
 801509c:	4413      	add	r3, r2
 801509e:	2200      	movs	r2, #0
 80150a0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80150a2:	2300      	movs	r3, #0
 80150a4:	737b      	strb	r3, [r7, #13]
 80150a6:	e001      	b.n	80150ac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80150a8:	2302      	movs	r3, #2
 80150aa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80150ac:	7b7b      	ldrb	r3, [r7, #13]
}
 80150ae:	4618      	mov	r0, r3
 80150b0:	3714      	adds	r7, #20
 80150b2:	46bd      	mov	sp, r7
 80150b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150b8:	4770      	bx	lr
 80150ba:	bf00      	nop
 80150bc:	200029a4 	.word	0x200029a4

080150c0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80150c0:	b480      	push	{r7}
 80150c2:	b085      	sub	sp, #20
 80150c4:	af00      	add	r7, sp, #0
 80150c6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80150c8:	2300      	movs	r3, #0
 80150ca:	60fb      	str	r3, [r7, #12]
 80150cc:	e010      	b.n	80150f0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80150ce:	4a0d      	ldr	r2, [pc, #52]	@ (8015104 <clear_lock+0x44>)
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	011b      	lsls	r3, r3, #4
 80150d4:	4413      	add	r3, r2
 80150d6:	681b      	ldr	r3, [r3, #0]
 80150d8:	687a      	ldr	r2, [r7, #4]
 80150da:	429a      	cmp	r2, r3
 80150dc:	d105      	bne.n	80150ea <clear_lock+0x2a>
 80150de:	4a09      	ldr	r2, [pc, #36]	@ (8015104 <clear_lock+0x44>)
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	011b      	lsls	r3, r3, #4
 80150e4:	4413      	add	r3, r2
 80150e6:	2200      	movs	r2, #0
 80150e8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	3301      	adds	r3, #1
 80150ee:	60fb      	str	r3, [r7, #12]
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	2b01      	cmp	r3, #1
 80150f4:	d9eb      	bls.n	80150ce <clear_lock+0xe>
	}
}
 80150f6:	bf00      	nop
 80150f8:	bf00      	nop
 80150fa:	3714      	adds	r7, #20
 80150fc:	46bd      	mov	sp, r7
 80150fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015102:	4770      	bx	lr
 8015104:	200029a4 	.word	0x200029a4

08015108 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8015108:	b580      	push	{r7, lr}
 801510a:	b086      	sub	sp, #24
 801510c:	af00      	add	r7, sp, #0
 801510e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015110:	2300      	movs	r3, #0
 8015112:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	78db      	ldrb	r3, [r3, #3]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d034      	beq.n	8015186 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015120:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	7858      	ldrb	r0, [r3, #1]
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801512c:	2301      	movs	r3, #1
 801512e:	697a      	ldr	r2, [r7, #20]
 8015130:	f7ff fd3e 	bl	8014bb0 <disk_write>
 8015134:	4603      	mov	r3, r0
 8015136:	2b00      	cmp	r3, #0
 8015138:	d002      	beq.n	8015140 <sync_window+0x38>
			res = FR_DISK_ERR;
 801513a:	2301      	movs	r3, #1
 801513c:	73fb      	strb	r3, [r7, #15]
 801513e:	e022      	b.n	8015186 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	2200      	movs	r2, #0
 8015144:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801514a:	697a      	ldr	r2, [r7, #20]
 801514c:	1ad2      	subs	r2, r2, r3
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	69db      	ldr	r3, [r3, #28]
 8015152:	429a      	cmp	r2, r3
 8015154:	d217      	bcs.n	8015186 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	789b      	ldrb	r3, [r3, #2]
 801515a:	613b      	str	r3, [r7, #16]
 801515c:	e010      	b.n	8015180 <sync_window+0x78>
					wsect += fs->fsize;
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	69db      	ldr	r3, [r3, #28]
 8015162:	697a      	ldr	r2, [r7, #20]
 8015164:	4413      	add	r3, r2
 8015166:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	7858      	ldrb	r0, [r3, #1]
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015172:	2301      	movs	r3, #1
 8015174:	697a      	ldr	r2, [r7, #20]
 8015176:	f7ff fd1b 	bl	8014bb0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801517a:	693b      	ldr	r3, [r7, #16]
 801517c:	3b01      	subs	r3, #1
 801517e:	613b      	str	r3, [r7, #16]
 8015180:	693b      	ldr	r3, [r7, #16]
 8015182:	2b01      	cmp	r3, #1
 8015184:	d8eb      	bhi.n	801515e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8015186:	7bfb      	ldrb	r3, [r7, #15]
}
 8015188:	4618      	mov	r0, r3
 801518a:	3718      	adds	r7, #24
 801518c:	46bd      	mov	sp, r7
 801518e:	bd80      	pop	{r7, pc}

08015190 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8015190:	b580      	push	{r7, lr}
 8015192:	b084      	sub	sp, #16
 8015194:	af00      	add	r7, sp, #0
 8015196:	6078      	str	r0, [r7, #4]
 8015198:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801519a:	2300      	movs	r3, #0
 801519c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80151a2:	683a      	ldr	r2, [r7, #0]
 80151a4:	429a      	cmp	r2, r3
 80151a6:	d01b      	beq.n	80151e0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80151a8:	6878      	ldr	r0, [r7, #4]
 80151aa:	f7ff ffad 	bl	8015108 <sync_window>
 80151ae:	4603      	mov	r3, r0
 80151b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80151b2:	7bfb      	ldrb	r3, [r7, #15]
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d113      	bne.n	80151e0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	7858      	ldrb	r0, [r3, #1]
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80151c2:	2301      	movs	r3, #1
 80151c4:	683a      	ldr	r2, [r7, #0]
 80151c6:	f7ff fcd3 	bl	8014b70 <disk_read>
 80151ca:	4603      	mov	r3, r0
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d004      	beq.n	80151da <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80151d0:	f04f 33ff 	mov.w	r3, #4294967295
 80151d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80151d6:	2301      	movs	r3, #1
 80151d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	683a      	ldr	r2, [r7, #0]
 80151de:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80151e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80151e2:	4618      	mov	r0, r3
 80151e4:	3710      	adds	r7, #16
 80151e6:	46bd      	mov	sp, r7
 80151e8:	bd80      	pop	{r7, pc}
	...

080151ec <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80151ec:	b580      	push	{r7, lr}
 80151ee:	b084      	sub	sp, #16
 80151f0:	af00      	add	r7, sp, #0
 80151f2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80151f4:	6878      	ldr	r0, [r7, #4]
 80151f6:	f7ff ff87 	bl	8015108 <sync_window>
 80151fa:	4603      	mov	r3, r0
 80151fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80151fe:	7bfb      	ldrb	r3, [r7, #15]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d158      	bne.n	80152b6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	781b      	ldrb	r3, [r3, #0]
 8015208:	2b03      	cmp	r3, #3
 801520a:	d148      	bne.n	801529e <sync_fs+0xb2>
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	791b      	ldrb	r3, [r3, #4]
 8015210:	2b01      	cmp	r3, #1
 8015212:	d144      	bne.n	801529e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	3334      	adds	r3, #52	@ 0x34
 8015218:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801521c:	2100      	movs	r1, #0
 801521e:	4618      	mov	r0, r3
 8015220:	f7ff fda8 	bl	8014d74 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	3334      	adds	r3, #52	@ 0x34
 8015228:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801522c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8015230:	4618      	mov	r0, r3
 8015232:	f7ff fd37 	bl	8014ca4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	3334      	adds	r3, #52	@ 0x34
 801523a:	4921      	ldr	r1, [pc, #132]	@ (80152c0 <sync_fs+0xd4>)
 801523c:	4618      	mov	r0, r3
 801523e:	f7ff fd4c 	bl	8014cda <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	3334      	adds	r3, #52	@ 0x34
 8015246:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801524a:	491e      	ldr	r1, [pc, #120]	@ (80152c4 <sync_fs+0xd8>)
 801524c:	4618      	mov	r0, r3
 801524e:	f7ff fd44 	bl	8014cda <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	3334      	adds	r3, #52	@ 0x34
 8015256:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	695b      	ldr	r3, [r3, #20]
 801525e:	4619      	mov	r1, r3
 8015260:	4610      	mov	r0, r2
 8015262:	f7ff fd3a 	bl	8014cda <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	3334      	adds	r3, #52	@ 0x34
 801526a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	691b      	ldr	r3, [r3, #16]
 8015272:	4619      	mov	r1, r3
 8015274:	4610      	mov	r0, r2
 8015276:	f7ff fd30 	bl	8014cda <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	6a1b      	ldr	r3, [r3, #32]
 801527e:	1c5a      	adds	r2, r3, #1
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	7858      	ldrb	r0, [r3, #1]
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015292:	2301      	movs	r3, #1
 8015294:	f7ff fc8c 	bl	8014bb0 <disk_write>
			fs->fsi_flag = 0;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	2200      	movs	r2, #0
 801529c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	785b      	ldrb	r3, [r3, #1]
 80152a2:	2200      	movs	r2, #0
 80152a4:	2100      	movs	r1, #0
 80152a6:	4618      	mov	r0, r3
 80152a8:	f7ff fca2 	bl	8014bf0 <disk_ioctl>
 80152ac:	4603      	mov	r3, r0
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d001      	beq.n	80152b6 <sync_fs+0xca>
 80152b2:	2301      	movs	r3, #1
 80152b4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80152b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	3710      	adds	r7, #16
 80152bc:	46bd      	mov	sp, r7
 80152be:	bd80      	pop	{r7, pc}
 80152c0:	41615252 	.word	0x41615252
 80152c4:	61417272 	.word	0x61417272

080152c8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80152c8:	b480      	push	{r7}
 80152ca:	b083      	sub	sp, #12
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
 80152d0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80152d2:	683b      	ldr	r3, [r7, #0]
 80152d4:	3b02      	subs	r3, #2
 80152d6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	699b      	ldr	r3, [r3, #24]
 80152dc:	3b02      	subs	r3, #2
 80152de:	683a      	ldr	r2, [r7, #0]
 80152e0:	429a      	cmp	r2, r3
 80152e2:	d301      	bcc.n	80152e8 <clust2sect+0x20>
 80152e4:	2300      	movs	r3, #0
 80152e6:	e008      	b.n	80152fa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	895b      	ldrh	r3, [r3, #10]
 80152ec:	461a      	mov	r2, r3
 80152ee:	683b      	ldr	r3, [r7, #0]
 80152f0:	fb03 f202 	mul.w	r2, r3, r2
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80152f8:	4413      	add	r3, r2
}
 80152fa:	4618      	mov	r0, r3
 80152fc:	370c      	adds	r7, #12
 80152fe:	46bd      	mov	sp, r7
 8015300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015304:	4770      	bx	lr

08015306 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8015306:	b580      	push	{r7, lr}
 8015308:	b086      	sub	sp, #24
 801530a:	af00      	add	r7, sp, #0
 801530c:	6078      	str	r0, [r7, #4]
 801530e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	681b      	ldr	r3, [r3, #0]
 8015314:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8015316:	683b      	ldr	r3, [r7, #0]
 8015318:	2b01      	cmp	r3, #1
 801531a:	d904      	bls.n	8015326 <get_fat+0x20>
 801531c:	693b      	ldr	r3, [r7, #16]
 801531e:	699b      	ldr	r3, [r3, #24]
 8015320:	683a      	ldr	r2, [r7, #0]
 8015322:	429a      	cmp	r2, r3
 8015324:	d302      	bcc.n	801532c <get_fat+0x26>
		val = 1;	/* Internal error */
 8015326:	2301      	movs	r3, #1
 8015328:	617b      	str	r3, [r7, #20]
 801532a:	e08e      	b.n	801544a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801532c:	f04f 33ff 	mov.w	r3, #4294967295
 8015330:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015332:	693b      	ldr	r3, [r7, #16]
 8015334:	781b      	ldrb	r3, [r3, #0]
 8015336:	2b03      	cmp	r3, #3
 8015338:	d061      	beq.n	80153fe <get_fat+0xf8>
 801533a:	2b03      	cmp	r3, #3
 801533c:	dc7b      	bgt.n	8015436 <get_fat+0x130>
 801533e:	2b01      	cmp	r3, #1
 8015340:	d002      	beq.n	8015348 <get_fat+0x42>
 8015342:	2b02      	cmp	r3, #2
 8015344:	d041      	beq.n	80153ca <get_fat+0xc4>
 8015346:	e076      	b.n	8015436 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8015348:	683b      	ldr	r3, [r7, #0]
 801534a:	60fb      	str	r3, [r7, #12]
 801534c:	68fb      	ldr	r3, [r7, #12]
 801534e:	085b      	lsrs	r3, r3, #1
 8015350:	68fa      	ldr	r2, [r7, #12]
 8015352:	4413      	add	r3, r2
 8015354:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015356:	693b      	ldr	r3, [r7, #16]
 8015358:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801535a:	68fb      	ldr	r3, [r7, #12]
 801535c:	0a5b      	lsrs	r3, r3, #9
 801535e:	4413      	add	r3, r2
 8015360:	4619      	mov	r1, r3
 8015362:	6938      	ldr	r0, [r7, #16]
 8015364:	f7ff ff14 	bl	8015190 <move_window>
 8015368:	4603      	mov	r3, r0
 801536a:	2b00      	cmp	r3, #0
 801536c:	d166      	bne.n	801543c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	1c5a      	adds	r2, r3, #1
 8015372:	60fa      	str	r2, [r7, #12]
 8015374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015378:	693a      	ldr	r2, [r7, #16]
 801537a:	4413      	add	r3, r2
 801537c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015380:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015382:	693b      	ldr	r3, [r7, #16]
 8015384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	0a5b      	lsrs	r3, r3, #9
 801538a:	4413      	add	r3, r2
 801538c:	4619      	mov	r1, r3
 801538e:	6938      	ldr	r0, [r7, #16]
 8015390:	f7ff fefe 	bl	8015190 <move_window>
 8015394:	4603      	mov	r3, r0
 8015396:	2b00      	cmp	r3, #0
 8015398:	d152      	bne.n	8015440 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80153a0:	693a      	ldr	r2, [r7, #16]
 80153a2:	4413      	add	r3, r2
 80153a4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80153a8:	021b      	lsls	r3, r3, #8
 80153aa:	68ba      	ldr	r2, [r7, #8]
 80153ac:	4313      	orrs	r3, r2
 80153ae:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80153b0:	683b      	ldr	r3, [r7, #0]
 80153b2:	f003 0301 	and.w	r3, r3, #1
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d002      	beq.n	80153c0 <get_fat+0xba>
 80153ba:	68bb      	ldr	r3, [r7, #8]
 80153bc:	091b      	lsrs	r3, r3, #4
 80153be:	e002      	b.n	80153c6 <get_fat+0xc0>
 80153c0:	68bb      	ldr	r3, [r7, #8]
 80153c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80153c6:	617b      	str	r3, [r7, #20]
			break;
 80153c8:	e03f      	b.n	801544a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80153ca:	693b      	ldr	r3, [r7, #16]
 80153cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80153ce:	683b      	ldr	r3, [r7, #0]
 80153d0:	0a1b      	lsrs	r3, r3, #8
 80153d2:	4413      	add	r3, r2
 80153d4:	4619      	mov	r1, r3
 80153d6:	6938      	ldr	r0, [r7, #16]
 80153d8:	f7ff feda 	bl	8015190 <move_window>
 80153dc:	4603      	mov	r3, r0
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d130      	bne.n	8015444 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80153e2:	693b      	ldr	r3, [r7, #16]
 80153e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80153e8:	683b      	ldr	r3, [r7, #0]
 80153ea:	005b      	lsls	r3, r3, #1
 80153ec:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80153f0:	4413      	add	r3, r2
 80153f2:	4618      	mov	r0, r3
 80153f4:	f7ff fc1a 	bl	8014c2c <ld_word>
 80153f8:	4603      	mov	r3, r0
 80153fa:	617b      	str	r3, [r7, #20]
			break;
 80153fc:	e025      	b.n	801544a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80153fe:	693b      	ldr	r3, [r7, #16]
 8015400:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015402:	683b      	ldr	r3, [r7, #0]
 8015404:	09db      	lsrs	r3, r3, #7
 8015406:	4413      	add	r3, r2
 8015408:	4619      	mov	r1, r3
 801540a:	6938      	ldr	r0, [r7, #16]
 801540c:	f7ff fec0 	bl	8015190 <move_window>
 8015410:	4603      	mov	r3, r0
 8015412:	2b00      	cmp	r3, #0
 8015414:	d118      	bne.n	8015448 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015416:	693b      	ldr	r3, [r7, #16]
 8015418:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801541c:	683b      	ldr	r3, [r7, #0]
 801541e:	009b      	lsls	r3, r3, #2
 8015420:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015424:	4413      	add	r3, r2
 8015426:	4618      	mov	r0, r3
 8015428:	f7ff fc19 	bl	8014c5e <ld_dword>
 801542c:	4603      	mov	r3, r0
 801542e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8015432:	617b      	str	r3, [r7, #20]
			break;
 8015434:	e009      	b.n	801544a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8015436:	2301      	movs	r3, #1
 8015438:	617b      	str	r3, [r7, #20]
 801543a:	e006      	b.n	801544a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801543c:	bf00      	nop
 801543e:	e004      	b.n	801544a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015440:	bf00      	nop
 8015442:	e002      	b.n	801544a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015444:	bf00      	nop
 8015446:	e000      	b.n	801544a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015448:	bf00      	nop
		}
	}

	return val;
 801544a:	697b      	ldr	r3, [r7, #20]
}
 801544c:	4618      	mov	r0, r3
 801544e:	3718      	adds	r7, #24
 8015450:	46bd      	mov	sp, r7
 8015452:	bd80      	pop	{r7, pc}

08015454 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8015454:	b590      	push	{r4, r7, lr}
 8015456:	b089      	sub	sp, #36	@ 0x24
 8015458:	af00      	add	r7, sp, #0
 801545a:	60f8      	str	r0, [r7, #12]
 801545c:	60b9      	str	r1, [r7, #8]
 801545e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8015460:	2302      	movs	r3, #2
 8015462:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8015464:	68bb      	ldr	r3, [r7, #8]
 8015466:	2b01      	cmp	r3, #1
 8015468:	f240 80d9 	bls.w	801561e <put_fat+0x1ca>
 801546c:	68fb      	ldr	r3, [r7, #12]
 801546e:	699b      	ldr	r3, [r3, #24]
 8015470:	68ba      	ldr	r2, [r7, #8]
 8015472:	429a      	cmp	r2, r3
 8015474:	f080 80d3 	bcs.w	801561e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	781b      	ldrb	r3, [r3, #0]
 801547c:	2b03      	cmp	r3, #3
 801547e:	f000 8096 	beq.w	80155ae <put_fat+0x15a>
 8015482:	2b03      	cmp	r3, #3
 8015484:	f300 80cb 	bgt.w	801561e <put_fat+0x1ca>
 8015488:	2b01      	cmp	r3, #1
 801548a:	d002      	beq.n	8015492 <put_fat+0x3e>
 801548c:	2b02      	cmp	r3, #2
 801548e:	d06e      	beq.n	801556e <put_fat+0x11a>
 8015490:	e0c5      	b.n	801561e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8015492:	68bb      	ldr	r3, [r7, #8]
 8015494:	61bb      	str	r3, [r7, #24]
 8015496:	69bb      	ldr	r3, [r7, #24]
 8015498:	085b      	lsrs	r3, r3, #1
 801549a:	69ba      	ldr	r2, [r7, #24]
 801549c:	4413      	add	r3, r2
 801549e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154a4:	69bb      	ldr	r3, [r7, #24]
 80154a6:	0a5b      	lsrs	r3, r3, #9
 80154a8:	4413      	add	r3, r2
 80154aa:	4619      	mov	r1, r3
 80154ac:	68f8      	ldr	r0, [r7, #12]
 80154ae:	f7ff fe6f 	bl	8015190 <move_window>
 80154b2:	4603      	mov	r3, r0
 80154b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80154b6:	7ffb      	ldrb	r3, [r7, #31]
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	f040 80a9 	bne.w	8015610 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80154c4:	69bb      	ldr	r3, [r7, #24]
 80154c6:	1c59      	adds	r1, r3, #1
 80154c8:	61b9      	str	r1, [r7, #24]
 80154ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80154ce:	4413      	add	r3, r2
 80154d0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	f003 0301 	and.w	r3, r3, #1
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d00d      	beq.n	80154f8 <put_fat+0xa4>
 80154dc:	697b      	ldr	r3, [r7, #20]
 80154de:	781b      	ldrb	r3, [r3, #0]
 80154e0:	b25b      	sxtb	r3, r3
 80154e2:	f003 030f 	and.w	r3, r3, #15
 80154e6:	b25a      	sxtb	r2, r3
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	b25b      	sxtb	r3, r3
 80154ec:	011b      	lsls	r3, r3, #4
 80154ee:	b25b      	sxtb	r3, r3
 80154f0:	4313      	orrs	r3, r2
 80154f2:	b25b      	sxtb	r3, r3
 80154f4:	b2db      	uxtb	r3, r3
 80154f6:	e001      	b.n	80154fc <put_fat+0xa8>
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	b2db      	uxtb	r3, r3
 80154fc:	697a      	ldr	r2, [r7, #20]
 80154fe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	2201      	movs	r2, #1
 8015504:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801550a:	69bb      	ldr	r3, [r7, #24]
 801550c:	0a5b      	lsrs	r3, r3, #9
 801550e:	4413      	add	r3, r2
 8015510:	4619      	mov	r1, r3
 8015512:	68f8      	ldr	r0, [r7, #12]
 8015514:	f7ff fe3c 	bl	8015190 <move_window>
 8015518:	4603      	mov	r3, r0
 801551a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801551c:	7ffb      	ldrb	r3, [r7, #31]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d178      	bne.n	8015614 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015528:	69bb      	ldr	r3, [r7, #24]
 801552a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801552e:	4413      	add	r3, r2
 8015530:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015532:	68bb      	ldr	r3, [r7, #8]
 8015534:	f003 0301 	and.w	r3, r3, #1
 8015538:	2b00      	cmp	r3, #0
 801553a:	d003      	beq.n	8015544 <put_fat+0xf0>
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	091b      	lsrs	r3, r3, #4
 8015540:	b2db      	uxtb	r3, r3
 8015542:	e00e      	b.n	8015562 <put_fat+0x10e>
 8015544:	697b      	ldr	r3, [r7, #20]
 8015546:	781b      	ldrb	r3, [r3, #0]
 8015548:	b25b      	sxtb	r3, r3
 801554a:	f023 030f 	bic.w	r3, r3, #15
 801554e:	b25a      	sxtb	r2, r3
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	0a1b      	lsrs	r3, r3, #8
 8015554:	b25b      	sxtb	r3, r3
 8015556:	f003 030f 	and.w	r3, r3, #15
 801555a:	b25b      	sxtb	r3, r3
 801555c:	4313      	orrs	r3, r2
 801555e:	b25b      	sxtb	r3, r3
 8015560:	b2db      	uxtb	r3, r3
 8015562:	697a      	ldr	r2, [r7, #20]
 8015564:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	2201      	movs	r2, #1
 801556a:	70da      	strb	r2, [r3, #3]
			break;
 801556c:	e057      	b.n	801561e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015572:	68bb      	ldr	r3, [r7, #8]
 8015574:	0a1b      	lsrs	r3, r3, #8
 8015576:	4413      	add	r3, r2
 8015578:	4619      	mov	r1, r3
 801557a:	68f8      	ldr	r0, [r7, #12]
 801557c:	f7ff fe08 	bl	8015190 <move_window>
 8015580:	4603      	mov	r3, r0
 8015582:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015584:	7ffb      	ldrb	r3, [r7, #31]
 8015586:	2b00      	cmp	r3, #0
 8015588:	d146      	bne.n	8015618 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015590:	68bb      	ldr	r3, [r7, #8]
 8015592:	005b      	lsls	r3, r3, #1
 8015594:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015598:	4413      	add	r3, r2
 801559a:	687a      	ldr	r2, [r7, #4]
 801559c:	b292      	uxth	r2, r2
 801559e:	4611      	mov	r1, r2
 80155a0:	4618      	mov	r0, r3
 80155a2:	f7ff fb7f 	bl	8014ca4 <st_word>
			fs->wflag = 1;
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	2201      	movs	r2, #1
 80155aa:	70da      	strb	r2, [r3, #3]
			break;
 80155ac:	e037      	b.n	801561e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80155b2:	68bb      	ldr	r3, [r7, #8]
 80155b4:	09db      	lsrs	r3, r3, #7
 80155b6:	4413      	add	r3, r2
 80155b8:	4619      	mov	r1, r3
 80155ba:	68f8      	ldr	r0, [r7, #12]
 80155bc:	f7ff fde8 	bl	8015190 <move_window>
 80155c0:	4603      	mov	r3, r0
 80155c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80155c4:	7ffb      	ldrb	r3, [r7, #31]
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	d128      	bne.n	801561c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80155d6:	68bb      	ldr	r3, [r7, #8]
 80155d8:	009b      	lsls	r3, r3, #2
 80155da:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80155de:	4413      	add	r3, r2
 80155e0:	4618      	mov	r0, r3
 80155e2:	f7ff fb3c 	bl	8014c5e <ld_dword>
 80155e6:	4603      	mov	r3, r0
 80155e8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80155ec:	4323      	orrs	r3, r4
 80155ee:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80155f6:	68bb      	ldr	r3, [r7, #8]
 80155f8:	009b      	lsls	r3, r3, #2
 80155fa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80155fe:	4413      	add	r3, r2
 8015600:	6879      	ldr	r1, [r7, #4]
 8015602:	4618      	mov	r0, r3
 8015604:	f7ff fb69 	bl	8014cda <st_dword>
			fs->wflag = 1;
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	2201      	movs	r2, #1
 801560c:	70da      	strb	r2, [r3, #3]
			break;
 801560e:	e006      	b.n	801561e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015610:	bf00      	nop
 8015612:	e004      	b.n	801561e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015614:	bf00      	nop
 8015616:	e002      	b.n	801561e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015618:	bf00      	nop
 801561a:	e000      	b.n	801561e <put_fat+0x1ca>
			if (res != FR_OK) break;
 801561c:	bf00      	nop
		}
	}
	return res;
 801561e:	7ffb      	ldrb	r3, [r7, #31]
}
 8015620:	4618      	mov	r0, r3
 8015622:	3724      	adds	r7, #36	@ 0x24
 8015624:	46bd      	mov	sp, r7
 8015626:	bd90      	pop	{r4, r7, pc}

08015628 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b088      	sub	sp, #32
 801562c:	af00      	add	r7, sp, #0
 801562e:	60f8      	str	r0, [r7, #12]
 8015630:	60b9      	str	r1, [r7, #8]
 8015632:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015634:	2300      	movs	r3, #0
 8015636:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8015638:	68fb      	ldr	r3, [r7, #12]
 801563a:	681b      	ldr	r3, [r3, #0]
 801563c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801563e:	68bb      	ldr	r3, [r7, #8]
 8015640:	2b01      	cmp	r3, #1
 8015642:	d904      	bls.n	801564e <remove_chain+0x26>
 8015644:	69bb      	ldr	r3, [r7, #24]
 8015646:	699b      	ldr	r3, [r3, #24]
 8015648:	68ba      	ldr	r2, [r7, #8]
 801564a:	429a      	cmp	r2, r3
 801564c:	d301      	bcc.n	8015652 <remove_chain+0x2a>
 801564e:	2302      	movs	r3, #2
 8015650:	e04b      	b.n	80156ea <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	2b00      	cmp	r3, #0
 8015656:	d00c      	beq.n	8015672 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8015658:	f04f 32ff 	mov.w	r2, #4294967295
 801565c:	6879      	ldr	r1, [r7, #4]
 801565e:	69b8      	ldr	r0, [r7, #24]
 8015660:	f7ff fef8 	bl	8015454 <put_fat>
 8015664:	4603      	mov	r3, r0
 8015666:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8015668:	7ffb      	ldrb	r3, [r7, #31]
 801566a:	2b00      	cmp	r3, #0
 801566c:	d001      	beq.n	8015672 <remove_chain+0x4a>
 801566e:	7ffb      	ldrb	r3, [r7, #31]
 8015670:	e03b      	b.n	80156ea <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8015672:	68b9      	ldr	r1, [r7, #8]
 8015674:	68f8      	ldr	r0, [r7, #12]
 8015676:	f7ff fe46 	bl	8015306 <get_fat>
 801567a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801567c:	697b      	ldr	r3, [r7, #20]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d031      	beq.n	80156e6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8015682:	697b      	ldr	r3, [r7, #20]
 8015684:	2b01      	cmp	r3, #1
 8015686:	d101      	bne.n	801568c <remove_chain+0x64>
 8015688:	2302      	movs	r3, #2
 801568a:	e02e      	b.n	80156ea <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801568c:	697b      	ldr	r3, [r7, #20]
 801568e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015692:	d101      	bne.n	8015698 <remove_chain+0x70>
 8015694:	2301      	movs	r3, #1
 8015696:	e028      	b.n	80156ea <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8015698:	2200      	movs	r2, #0
 801569a:	68b9      	ldr	r1, [r7, #8]
 801569c:	69b8      	ldr	r0, [r7, #24]
 801569e:	f7ff fed9 	bl	8015454 <put_fat>
 80156a2:	4603      	mov	r3, r0
 80156a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80156a6:	7ffb      	ldrb	r3, [r7, #31]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d001      	beq.n	80156b0 <remove_chain+0x88>
 80156ac:	7ffb      	ldrb	r3, [r7, #31]
 80156ae:	e01c      	b.n	80156ea <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80156b0:	69bb      	ldr	r3, [r7, #24]
 80156b2:	695a      	ldr	r2, [r3, #20]
 80156b4:	69bb      	ldr	r3, [r7, #24]
 80156b6:	699b      	ldr	r3, [r3, #24]
 80156b8:	3b02      	subs	r3, #2
 80156ba:	429a      	cmp	r2, r3
 80156bc:	d20b      	bcs.n	80156d6 <remove_chain+0xae>
			fs->free_clst++;
 80156be:	69bb      	ldr	r3, [r7, #24]
 80156c0:	695b      	ldr	r3, [r3, #20]
 80156c2:	1c5a      	adds	r2, r3, #1
 80156c4:	69bb      	ldr	r3, [r7, #24]
 80156c6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80156c8:	69bb      	ldr	r3, [r7, #24]
 80156ca:	791b      	ldrb	r3, [r3, #4]
 80156cc:	f043 0301 	orr.w	r3, r3, #1
 80156d0:	b2da      	uxtb	r2, r3
 80156d2:	69bb      	ldr	r3, [r7, #24]
 80156d4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80156d6:	697b      	ldr	r3, [r7, #20]
 80156d8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80156da:	69bb      	ldr	r3, [r7, #24]
 80156dc:	699b      	ldr	r3, [r3, #24]
 80156de:	68ba      	ldr	r2, [r7, #8]
 80156e0:	429a      	cmp	r2, r3
 80156e2:	d3c6      	bcc.n	8015672 <remove_chain+0x4a>
 80156e4:	e000      	b.n	80156e8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80156e6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80156e8:	2300      	movs	r3, #0
}
 80156ea:	4618      	mov	r0, r3
 80156ec:	3720      	adds	r7, #32
 80156ee:	46bd      	mov	sp, r7
 80156f0:	bd80      	pop	{r7, pc}

080156f2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80156f2:	b580      	push	{r7, lr}
 80156f4:	b088      	sub	sp, #32
 80156f6:	af00      	add	r7, sp, #0
 80156f8:	6078      	str	r0, [r7, #4]
 80156fa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	681b      	ldr	r3, [r3, #0]
 8015700:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8015702:	683b      	ldr	r3, [r7, #0]
 8015704:	2b00      	cmp	r3, #0
 8015706:	d10d      	bne.n	8015724 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8015708:	693b      	ldr	r3, [r7, #16]
 801570a:	691b      	ldr	r3, [r3, #16]
 801570c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801570e:	69bb      	ldr	r3, [r7, #24]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d004      	beq.n	801571e <create_chain+0x2c>
 8015714:	693b      	ldr	r3, [r7, #16]
 8015716:	699b      	ldr	r3, [r3, #24]
 8015718:	69ba      	ldr	r2, [r7, #24]
 801571a:	429a      	cmp	r2, r3
 801571c:	d31b      	bcc.n	8015756 <create_chain+0x64>
 801571e:	2301      	movs	r3, #1
 8015720:	61bb      	str	r3, [r7, #24]
 8015722:	e018      	b.n	8015756 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8015724:	6839      	ldr	r1, [r7, #0]
 8015726:	6878      	ldr	r0, [r7, #4]
 8015728:	f7ff fded 	bl	8015306 <get_fat>
 801572c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	2b01      	cmp	r3, #1
 8015732:	d801      	bhi.n	8015738 <create_chain+0x46>
 8015734:	2301      	movs	r3, #1
 8015736:	e070      	b.n	801581a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801573e:	d101      	bne.n	8015744 <create_chain+0x52>
 8015740:	68fb      	ldr	r3, [r7, #12]
 8015742:	e06a      	b.n	801581a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8015744:	693b      	ldr	r3, [r7, #16]
 8015746:	699b      	ldr	r3, [r3, #24]
 8015748:	68fa      	ldr	r2, [r7, #12]
 801574a:	429a      	cmp	r2, r3
 801574c:	d201      	bcs.n	8015752 <create_chain+0x60>
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	e063      	b.n	801581a <create_chain+0x128>
		scl = clst;
 8015752:	683b      	ldr	r3, [r7, #0]
 8015754:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8015756:	69bb      	ldr	r3, [r7, #24]
 8015758:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801575a:	69fb      	ldr	r3, [r7, #28]
 801575c:	3301      	adds	r3, #1
 801575e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8015760:	693b      	ldr	r3, [r7, #16]
 8015762:	699b      	ldr	r3, [r3, #24]
 8015764:	69fa      	ldr	r2, [r7, #28]
 8015766:	429a      	cmp	r2, r3
 8015768:	d307      	bcc.n	801577a <create_chain+0x88>
				ncl = 2;
 801576a:	2302      	movs	r3, #2
 801576c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801576e:	69fa      	ldr	r2, [r7, #28]
 8015770:	69bb      	ldr	r3, [r7, #24]
 8015772:	429a      	cmp	r2, r3
 8015774:	d901      	bls.n	801577a <create_chain+0x88>
 8015776:	2300      	movs	r3, #0
 8015778:	e04f      	b.n	801581a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801577a:	69f9      	ldr	r1, [r7, #28]
 801577c:	6878      	ldr	r0, [r7, #4]
 801577e:	f7ff fdc2 	bl	8015306 <get_fat>
 8015782:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d00e      	beq.n	80157a8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	2b01      	cmp	r3, #1
 801578e:	d003      	beq.n	8015798 <create_chain+0xa6>
 8015790:	68fb      	ldr	r3, [r7, #12]
 8015792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015796:	d101      	bne.n	801579c <create_chain+0xaa>
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	e03e      	b.n	801581a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801579c:	69fa      	ldr	r2, [r7, #28]
 801579e:	69bb      	ldr	r3, [r7, #24]
 80157a0:	429a      	cmp	r2, r3
 80157a2:	d1da      	bne.n	801575a <create_chain+0x68>
 80157a4:	2300      	movs	r3, #0
 80157a6:	e038      	b.n	801581a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80157a8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80157aa:	f04f 32ff 	mov.w	r2, #4294967295
 80157ae:	69f9      	ldr	r1, [r7, #28]
 80157b0:	6938      	ldr	r0, [r7, #16]
 80157b2:	f7ff fe4f 	bl	8015454 <put_fat>
 80157b6:	4603      	mov	r3, r0
 80157b8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80157ba:	7dfb      	ldrb	r3, [r7, #23]
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d109      	bne.n	80157d4 <create_chain+0xe2>
 80157c0:	683b      	ldr	r3, [r7, #0]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d006      	beq.n	80157d4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80157c6:	69fa      	ldr	r2, [r7, #28]
 80157c8:	6839      	ldr	r1, [r7, #0]
 80157ca:	6938      	ldr	r0, [r7, #16]
 80157cc:	f7ff fe42 	bl	8015454 <put_fat>
 80157d0:	4603      	mov	r3, r0
 80157d2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80157d4:	7dfb      	ldrb	r3, [r7, #23]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d116      	bne.n	8015808 <create_chain+0x116>
		fs->last_clst = ncl;
 80157da:	693b      	ldr	r3, [r7, #16]
 80157dc:	69fa      	ldr	r2, [r7, #28]
 80157de:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80157e0:	693b      	ldr	r3, [r7, #16]
 80157e2:	695a      	ldr	r2, [r3, #20]
 80157e4:	693b      	ldr	r3, [r7, #16]
 80157e6:	699b      	ldr	r3, [r3, #24]
 80157e8:	3b02      	subs	r3, #2
 80157ea:	429a      	cmp	r2, r3
 80157ec:	d804      	bhi.n	80157f8 <create_chain+0x106>
 80157ee:	693b      	ldr	r3, [r7, #16]
 80157f0:	695b      	ldr	r3, [r3, #20]
 80157f2:	1e5a      	subs	r2, r3, #1
 80157f4:	693b      	ldr	r3, [r7, #16]
 80157f6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80157f8:	693b      	ldr	r3, [r7, #16]
 80157fa:	791b      	ldrb	r3, [r3, #4]
 80157fc:	f043 0301 	orr.w	r3, r3, #1
 8015800:	b2da      	uxtb	r2, r3
 8015802:	693b      	ldr	r3, [r7, #16]
 8015804:	711a      	strb	r2, [r3, #4]
 8015806:	e007      	b.n	8015818 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8015808:	7dfb      	ldrb	r3, [r7, #23]
 801580a:	2b01      	cmp	r3, #1
 801580c:	d102      	bne.n	8015814 <create_chain+0x122>
 801580e:	f04f 33ff 	mov.w	r3, #4294967295
 8015812:	e000      	b.n	8015816 <create_chain+0x124>
 8015814:	2301      	movs	r3, #1
 8015816:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8015818:	69fb      	ldr	r3, [r7, #28]
}
 801581a:	4618      	mov	r0, r3
 801581c:	3720      	adds	r7, #32
 801581e:	46bd      	mov	sp, r7
 8015820:	bd80      	pop	{r7, pc}

08015822 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8015822:	b480      	push	{r7}
 8015824:	b087      	sub	sp, #28
 8015826:	af00      	add	r7, sp, #0
 8015828:	6078      	str	r0, [r7, #4]
 801582a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015836:	3304      	adds	r3, #4
 8015838:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801583a:	683b      	ldr	r3, [r7, #0]
 801583c:	0a5b      	lsrs	r3, r3, #9
 801583e:	68fa      	ldr	r2, [r7, #12]
 8015840:	8952      	ldrh	r2, [r2, #10]
 8015842:	fbb3 f3f2 	udiv	r3, r3, r2
 8015846:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015848:	693b      	ldr	r3, [r7, #16]
 801584a:	1d1a      	adds	r2, r3, #4
 801584c:	613a      	str	r2, [r7, #16]
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8015852:	68bb      	ldr	r3, [r7, #8]
 8015854:	2b00      	cmp	r3, #0
 8015856:	d101      	bne.n	801585c <clmt_clust+0x3a>
 8015858:	2300      	movs	r3, #0
 801585a:	e010      	b.n	801587e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801585c:	697a      	ldr	r2, [r7, #20]
 801585e:	68bb      	ldr	r3, [r7, #8]
 8015860:	429a      	cmp	r2, r3
 8015862:	d307      	bcc.n	8015874 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8015864:	697a      	ldr	r2, [r7, #20]
 8015866:	68bb      	ldr	r3, [r7, #8]
 8015868:	1ad3      	subs	r3, r2, r3
 801586a:	617b      	str	r3, [r7, #20]
 801586c:	693b      	ldr	r3, [r7, #16]
 801586e:	3304      	adds	r3, #4
 8015870:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015872:	e7e9      	b.n	8015848 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8015874:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8015876:	693b      	ldr	r3, [r7, #16]
 8015878:	681a      	ldr	r2, [r3, #0]
 801587a:	697b      	ldr	r3, [r7, #20]
 801587c:	4413      	add	r3, r2
}
 801587e:	4618      	mov	r0, r3
 8015880:	371c      	adds	r7, #28
 8015882:	46bd      	mov	sp, r7
 8015884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015888:	4770      	bx	lr

0801588a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801588a:	b580      	push	{r7, lr}
 801588c:	b086      	sub	sp, #24
 801588e:	af00      	add	r7, sp, #0
 8015890:	6078      	str	r0, [r7, #4]
 8015892:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	681b      	ldr	r3, [r3, #0]
 8015898:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801589a:	683b      	ldr	r3, [r7, #0]
 801589c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80158a0:	d204      	bcs.n	80158ac <dir_sdi+0x22>
 80158a2:	683b      	ldr	r3, [r7, #0]
 80158a4:	f003 031f 	and.w	r3, r3, #31
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d001      	beq.n	80158b0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80158ac:	2302      	movs	r3, #2
 80158ae:	e063      	b.n	8015978 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	683a      	ldr	r2, [r7, #0]
 80158b4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	689b      	ldr	r3, [r3, #8]
 80158ba:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80158bc:	697b      	ldr	r3, [r7, #20]
 80158be:	2b00      	cmp	r3, #0
 80158c0:	d106      	bne.n	80158d0 <dir_sdi+0x46>
 80158c2:	693b      	ldr	r3, [r7, #16]
 80158c4:	781b      	ldrb	r3, [r3, #0]
 80158c6:	2b02      	cmp	r3, #2
 80158c8:	d902      	bls.n	80158d0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80158ca:	693b      	ldr	r3, [r7, #16]
 80158cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80158ce:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80158d0:	697b      	ldr	r3, [r7, #20]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d10c      	bne.n	80158f0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80158d6:	683b      	ldr	r3, [r7, #0]
 80158d8:	095b      	lsrs	r3, r3, #5
 80158da:	693a      	ldr	r2, [r7, #16]
 80158dc:	8912      	ldrh	r2, [r2, #8]
 80158de:	4293      	cmp	r3, r2
 80158e0:	d301      	bcc.n	80158e6 <dir_sdi+0x5c>
 80158e2:	2302      	movs	r3, #2
 80158e4:	e048      	b.n	8015978 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80158e6:	693b      	ldr	r3, [r7, #16]
 80158e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	61da      	str	r2, [r3, #28]
 80158ee:	e029      	b.n	8015944 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80158f0:	693b      	ldr	r3, [r7, #16]
 80158f2:	895b      	ldrh	r3, [r3, #10]
 80158f4:	025b      	lsls	r3, r3, #9
 80158f6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80158f8:	e019      	b.n	801592e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	6979      	ldr	r1, [r7, #20]
 80158fe:	4618      	mov	r0, r3
 8015900:	f7ff fd01 	bl	8015306 <get_fat>
 8015904:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015906:	697b      	ldr	r3, [r7, #20]
 8015908:	f1b3 3fff 	cmp.w	r3, #4294967295
 801590c:	d101      	bne.n	8015912 <dir_sdi+0x88>
 801590e:	2301      	movs	r3, #1
 8015910:	e032      	b.n	8015978 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8015912:	697b      	ldr	r3, [r7, #20]
 8015914:	2b01      	cmp	r3, #1
 8015916:	d904      	bls.n	8015922 <dir_sdi+0x98>
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	699b      	ldr	r3, [r3, #24]
 801591c:	697a      	ldr	r2, [r7, #20]
 801591e:	429a      	cmp	r2, r3
 8015920:	d301      	bcc.n	8015926 <dir_sdi+0x9c>
 8015922:	2302      	movs	r3, #2
 8015924:	e028      	b.n	8015978 <dir_sdi+0xee>
			ofs -= csz;
 8015926:	683a      	ldr	r2, [r7, #0]
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	1ad3      	subs	r3, r2, r3
 801592c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801592e:	683a      	ldr	r2, [r7, #0]
 8015930:	68fb      	ldr	r3, [r7, #12]
 8015932:	429a      	cmp	r2, r3
 8015934:	d2e1      	bcs.n	80158fa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8015936:	6979      	ldr	r1, [r7, #20]
 8015938:	6938      	ldr	r0, [r7, #16]
 801593a:	f7ff fcc5 	bl	80152c8 <clust2sect>
 801593e:	4602      	mov	r2, r0
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	697a      	ldr	r2, [r7, #20]
 8015948:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	69db      	ldr	r3, [r3, #28]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d101      	bne.n	8015956 <dir_sdi+0xcc>
 8015952:	2302      	movs	r3, #2
 8015954:	e010      	b.n	8015978 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	69da      	ldr	r2, [r3, #28]
 801595a:	683b      	ldr	r3, [r7, #0]
 801595c:	0a5b      	lsrs	r3, r3, #9
 801595e:	441a      	add	r2, r3
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8015964:	693b      	ldr	r3, [r7, #16]
 8015966:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015970:	441a      	add	r2, r3
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015976:	2300      	movs	r3, #0
}
 8015978:	4618      	mov	r0, r3
 801597a:	3718      	adds	r7, #24
 801597c:	46bd      	mov	sp, r7
 801597e:	bd80      	pop	{r7, pc}

08015980 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8015980:	b580      	push	{r7, lr}
 8015982:	b086      	sub	sp, #24
 8015984:	af00      	add	r7, sp, #0
 8015986:	6078      	str	r0, [r7, #4]
 8015988:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	695b      	ldr	r3, [r3, #20]
 8015994:	3320      	adds	r3, #32
 8015996:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	69db      	ldr	r3, [r3, #28]
 801599c:	2b00      	cmp	r3, #0
 801599e:	d003      	beq.n	80159a8 <dir_next+0x28>
 80159a0:	68bb      	ldr	r3, [r7, #8]
 80159a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80159a6:	d301      	bcc.n	80159ac <dir_next+0x2c>
 80159a8:	2304      	movs	r3, #4
 80159aa:	e0aa      	b.n	8015b02 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80159ac:	68bb      	ldr	r3, [r7, #8]
 80159ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	f040 8098 	bne.w	8015ae8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	69db      	ldr	r3, [r3, #28]
 80159bc:	1c5a      	adds	r2, r3, #1
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	699b      	ldr	r3, [r3, #24]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d10b      	bne.n	80159e2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80159ca:	68bb      	ldr	r3, [r7, #8]
 80159cc:	095b      	lsrs	r3, r3, #5
 80159ce:	68fa      	ldr	r2, [r7, #12]
 80159d0:	8912      	ldrh	r2, [r2, #8]
 80159d2:	4293      	cmp	r3, r2
 80159d4:	f0c0 8088 	bcc.w	8015ae8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	2200      	movs	r2, #0
 80159dc:	61da      	str	r2, [r3, #28]
 80159de:	2304      	movs	r3, #4
 80159e0:	e08f      	b.n	8015b02 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80159e2:	68bb      	ldr	r3, [r7, #8]
 80159e4:	0a5b      	lsrs	r3, r3, #9
 80159e6:	68fa      	ldr	r2, [r7, #12]
 80159e8:	8952      	ldrh	r2, [r2, #10]
 80159ea:	3a01      	subs	r2, #1
 80159ec:	4013      	ands	r3, r2
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d17a      	bne.n	8015ae8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80159f2:	687a      	ldr	r2, [r7, #4]
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	699b      	ldr	r3, [r3, #24]
 80159f8:	4619      	mov	r1, r3
 80159fa:	4610      	mov	r0, r2
 80159fc:	f7ff fc83 	bl	8015306 <get_fat>
 8015a00:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8015a02:	697b      	ldr	r3, [r7, #20]
 8015a04:	2b01      	cmp	r3, #1
 8015a06:	d801      	bhi.n	8015a0c <dir_next+0x8c>
 8015a08:	2302      	movs	r3, #2
 8015a0a:	e07a      	b.n	8015b02 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015a0c:	697b      	ldr	r3, [r7, #20]
 8015a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a12:	d101      	bne.n	8015a18 <dir_next+0x98>
 8015a14:	2301      	movs	r3, #1
 8015a16:	e074      	b.n	8015b02 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	699b      	ldr	r3, [r3, #24]
 8015a1c:	697a      	ldr	r2, [r7, #20]
 8015a1e:	429a      	cmp	r2, r3
 8015a20:	d358      	bcc.n	8015ad4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8015a22:	683b      	ldr	r3, [r7, #0]
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d104      	bne.n	8015a32 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	61da      	str	r2, [r3, #28]
 8015a2e:	2304      	movs	r3, #4
 8015a30:	e067      	b.n	8015b02 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8015a32:	687a      	ldr	r2, [r7, #4]
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	699b      	ldr	r3, [r3, #24]
 8015a38:	4619      	mov	r1, r3
 8015a3a:	4610      	mov	r0, r2
 8015a3c:	f7ff fe59 	bl	80156f2 <create_chain>
 8015a40:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8015a42:	697b      	ldr	r3, [r7, #20]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d101      	bne.n	8015a4c <dir_next+0xcc>
 8015a48:	2307      	movs	r3, #7
 8015a4a:	e05a      	b.n	8015b02 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8015a4c:	697b      	ldr	r3, [r7, #20]
 8015a4e:	2b01      	cmp	r3, #1
 8015a50:	d101      	bne.n	8015a56 <dir_next+0xd6>
 8015a52:	2302      	movs	r3, #2
 8015a54:	e055      	b.n	8015b02 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015a56:	697b      	ldr	r3, [r7, #20]
 8015a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a5c:	d101      	bne.n	8015a62 <dir_next+0xe2>
 8015a5e:	2301      	movs	r3, #1
 8015a60:	e04f      	b.n	8015b02 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8015a62:	68f8      	ldr	r0, [r7, #12]
 8015a64:	f7ff fb50 	bl	8015108 <sync_window>
 8015a68:	4603      	mov	r3, r0
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d001      	beq.n	8015a72 <dir_next+0xf2>
 8015a6e:	2301      	movs	r3, #1
 8015a70:	e047      	b.n	8015b02 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	3334      	adds	r3, #52	@ 0x34
 8015a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015a7a:	2100      	movs	r1, #0
 8015a7c:	4618      	mov	r0, r3
 8015a7e:	f7ff f979 	bl	8014d74 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015a82:	2300      	movs	r3, #0
 8015a84:	613b      	str	r3, [r7, #16]
 8015a86:	6979      	ldr	r1, [r7, #20]
 8015a88:	68f8      	ldr	r0, [r7, #12]
 8015a8a:	f7ff fc1d 	bl	80152c8 <clust2sect>
 8015a8e:	4602      	mov	r2, r0
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	631a      	str	r2, [r3, #48]	@ 0x30
 8015a94:	e012      	b.n	8015abc <dir_next+0x13c>
						fs->wflag = 1;
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	2201      	movs	r2, #1
 8015a9a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015a9c:	68f8      	ldr	r0, [r7, #12]
 8015a9e:	f7ff fb33 	bl	8015108 <sync_window>
 8015aa2:	4603      	mov	r3, r0
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d001      	beq.n	8015aac <dir_next+0x12c>
 8015aa8:	2301      	movs	r3, #1
 8015aaa:	e02a      	b.n	8015b02 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015aac:	693b      	ldr	r3, [r7, #16]
 8015aae:	3301      	adds	r3, #1
 8015ab0:	613b      	str	r3, [r7, #16]
 8015ab2:	68fb      	ldr	r3, [r7, #12]
 8015ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015ab6:	1c5a      	adds	r2, r3, #1
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	631a      	str	r2, [r3, #48]	@ 0x30
 8015abc:	68fb      	ldr	r3, [r7, #12]
 8015abe:	895b      	ldrh	r3, [r3, #10]
 8015ac0:	461a      	mov	r2, r3
 8015ac2:	693b      	ldr	r3, [r7, #16]
 8015ac4:	4293      	cmp	r3, r2
 8015ac6:	d3e6      	bcc.n	8015a96 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015acc:	693b      	ldr	r3, [r7, #16]
 8015ace:	1ad2      	subs	r2, r2, r3
 8015ad0:	68fb      	ldr	r3, [r7, #12]
 8015ad2:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	697a      	ldr	r2, [r7, #20]
 8015ad8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015ada:	6979      	ldr	r1, [r7, #20]
 8015adc:	68f8      	ldr	r0, [r7, #12]
 8015ade:	f7ff fbf3 	bl	80152c8 <clust2sect>
 8015ae2:	4602      	mov	r2, r0
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	68ba      	ldr	r2, [r7, #8]
 8015aec:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8015aee:	68fb      	ldr	r3, [r7, #12]
 8015af0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015af4:	68bb      	ldr	r3, [r7, #8]
 8015af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015afa:	441a      	add	r2, r3
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015b00:	2300      	movs	r3, #0
}
 8015b02:	4618      	mov	r0, r3
 8015b04:	3718      	adds	r7, #24
 8015b06:	46bd      	mov	sp, r7
 8015b08:	bd80      	pop	{r7, pc}

08015b0a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015b0a:	b580      	push	{r7, lr}
 8015b0c:	b086      	sub	sp, #24
 8015b0e:	af00      	add	r7, sp, #0
 8015b10:	6078      	str	r0, [r7, #4]
 8015b12:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	681b      	ldr	r3, [r3, #0]
 8015b18:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015b1a:	2100      	movs	r1, #0
 8015b1c:	6878      	ldr	r0, [r7, #4]
 8015b1e:	f7ff feb4 	bl	801588a <dir_sdi>
 8015b22:	4603      	mov	r3, r0
 8015b24:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015b26:	7dfb      	ldrb	r3, [r7, #23]
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d12b      	bne.n	8015b84 <dir_alloc+0x7a>
		n = 0;
 8015b2c:	2300      	movs	r3, #0
 8015b2e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	69db      	ldr	r3, [r3, #28]
 8015b34:	4619      	mov	r1, r3
 8015b36:	68f8      	ldr	r0, [r7, #12]
 8015b38:	f7ff fb2a 	bl	8015190 <move_window>
 8015b3c:	4603      	mov	r3, r0
 8015b3e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015b40:	7dfb      	ldrb	r3, [r7, #23]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d11d      	bne.n	8015b82 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	6a1b      	ldr	r3, [r3, #32]
 8015b4a:	781b      	ldrb	r3, [r3, #0]
 8015b4c:	2be5      	cmp	r3, #229	@ 0xe5
 8015b4e:	d004      	beq.n	8015b5a <dir_alloc+0x50>
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	6a1b      	ldr	r3, [r3, #32]
 8015b54:	781b      	ldrb	r3, [r3, #0]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d107      	bne.n	8015b6a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015b5a:	693b      	ldr	r3, [r7, #16]
 8015b5c:	3301      	adds	r3, #1
 8015b5e:	613b      	str	r3, [r7, #16]
 8015b60:	693a      	ldr	r2, [r7, #16]
 8015b62:	683b      	ldr	r3, [r7, #0]
 8015b64:	429a      	cmp	r2, r3
 8015b66:	d102      	bne.n	8015b6e <dir_alloc+0x64>
 8015b68:	e00c      	b.n	8015b84 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015b6a:	2300      	movs	r3, #0
 8015b6c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015b6e:	2101      	movs	r1, #1
 8015b70:	6878      	ldr	r0, [r7, #4]
 8015b72:	f7ff ff05 	bl	8015980 <dir_next>
 8015b76:	4603      	mov	r3, r0
 8015b78:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015b7a:	7dfb      	ldrb	r3, [r7, #23]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d0d7      	beq.n	8015b30 <dir_alloc+0x26>
 8015b80:	e000      	b.n	8015b84 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8015b82:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015b84:	7dfb      	ldrb	r3, [r7, #23]
 8015b86:	2b04      	cmp	r3, #4
 8015b88:	d101      	bne.n	8015b8e <dir_alloc+0x84>
 8015b8a:	2307      	movs	r3, #7
 8015b8c:	75fb      	strb	r3, [r7, #23]
	return res;
 8015b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b90:	4618      	mov	r0, r3
 8015b92:	3718      	adds	r7, #24
 8015b94:	46bd      	mov	sp, r7
 8015b96:	bd80      	pop	{r7, pc}

08015b98 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b084      	sub	sp, #16
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
 8015ba0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015ba2:	683b      	ldr	r3, [r7, #0]
 8015ba4:	331a      	adds	r3, #26
 8015ba6:	4618      	mov	r0, r3
 8015ba8:	f7ff f840 	bl	8014c2c <ld_word>
 8015bac:	4603      	mov	r3, r0
 8015bae:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	781b      	ldrb	r3, [r3, #0]
 8015bb4:	2b03      	cmp	r3, #3
 8015bb6:	d109      	bne.n	8015bcc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015bb8:	683b      	ldr	r3, [r7, #0]
 8015bba:	3314      	adds	r3, #20
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7ff f835 	bl	8014c2c <ld_word>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	041b      	lsls	r3, r3, #16
 8015bc6:	68fa      	ldr	r2, [r7, #12]
 8015bc8:	4313      	orrs	r3, r2
 8015bca:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015bcc:	68fb      	ldr	r3, [r7, #12]
}
 8015bce:	4618      	mov	r0, r3
 8015bd0:	3710      	adds	r7, #16
 8015bd2:	46bd      	mov	sp, r7
 8015bd4:	bd80      	pop	{r7, pc}

08015bd6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015bd6:	b580      	push	{r7, lr}
 8015bd8:	b084      	sub	sp, #16
 8015bda:	af00      	add	r7, sp, #0
 8015bdc:	60f8      	str	r0, [r7, #12]
 8015bde:	60b9      	str	r1, [r7, #8]
 8015be0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015be2:	68bb      	ldr	r3, [r7, #8]
 8015be4:	331a      	adds	r3, #26
 8015be6:	687a      	ldr	r2, [r7, #4]
 8015be8:	b292      	uxth	r2, r2
 8015bea:	4611      	mov	r1, r2
 8015bec:	4618      	mov	r0, r3
 8015bee:	f7ff f859 	bl	8014ca4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8015bf2:	68fb      	ldr	r3, [r7, #12]
 8015bf4:	781b      	ldrb	r3, [r3, #0]
 8015bf6:	2b03      	cmp	r3, #3
 8015bf8:	d109      	bne.n	8015c0e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015bfa:	68bb      	ldr	r3, [r7, #8]
 8015bfc:	f103 0214 	add.w	r2, r3, #20
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	0c1b      	lsrs	r3, r3, #16
 8015c04:	b29b      	uxth	r3, r3
 8015c06:	4619      	mov	r1, r3
 8015c08:	4610      	mov	r0, r2
 8015c0a:	f7ff f84b 	bl	8014ca4 <st_word>
	}
}
 8015c0e:	bf00      	nop
 8015c10:	3710      	adds	r7, #16
 8015c12:	46bd      	mov	sp, r7
 8015c14:	bd80      	pop	{r7, pc}
	...

08015c18 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015c18:	b590      	push	{r4, r7, lr}
 8015c1a:	b087      	sub	sp, #28
 8015c1c:	af00      	add	r7, sp, #0
 8015c1e:	6078      	str	r0, [r7, #4]
 8015c20:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015c22:	683b      	ldr	r3, [r7, #0]
 8015c24:	331a      	adds	r3, #26
 8015c26:	4618      	mov	r0, r3
 8015c28:	f7ff f800 	bl	8014c2c <ld_word>
 8015c2c:	4603      	mov	r3, r0
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d001      	beq.n	8015c36 <cmp_lfn+0x1e>
 8015c32:	2300      	movs	r3, #0
 8015c34:	e059      	b.n	8015cea <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015c36:	683b      	ldr	r3, [r7, #0]
 8015c38:	781b      	ldrb	r3, [r3, #0]
 8015c3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015c3e:	1e5a      	subs	r2, r3, #1
 8015c40:	4613      	mov	r3, r2
 8015c42:	005b      	lsls	r3, r3, #1
 8015c44:	4413      	add	r3, r2
 8015c46:	009b      	lsls	r3, r3, #2
 8015c48:	4413      	add	r3, r2
 8015c4a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015c4c:	2301      	movs	r3, #1
 8015c4e:	81fb      	strh	r3, [r7, #14]
 8015c50:	2300      	movs	r3, #0
 8015c52:	613b      	str	r3, [r7, #16]
 8015c54:	e033      	b.n	8015cbe <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015c56:	4a27      	ldr	r2, [pc, #156]	@ (8015cf4 <cmp_lfn+0xdc>)
 8015c58:	693b      	ldr	r3, [r7, #16]
 8015c5a:	4413      	add	r3, r2
 8015c5c:	781b      	ldrb	r3, [r3, #0]
 8015c5e:	461a      	mov	r2, r3
 8015c60:	683b      	ldr	r3, [r7, #0]
 8015c62:	4413      	add	r3, r2
 8015c64:	4618      	mov	r0, r3
 8015c66:	f7fe ffe1 	bl	8014c2c <ld_word>
 8015c6a:	4603      	mov	r3, r0
 8015c6c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015c6e:	89fb      	ldrh	r3, [r7, #14]
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d01a      	beq.n	8015caa <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015c74:	697b      	ldr	r3, [r7, #20]
 8015c76:	2bfe      	cmp	r3, #254	@ 0xfe
 8015c78:	d812      	bhi.n	8015ca0 <cmp_lfn+0x88>
 8015c7a:	89bb      	ldrh	r3, [r7, #12]
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	f001 ffc9 	bl	8017c14 <ff_wtoupper>
 8015c82:	4603      	mov	r3, r0
 8015c84:	461c      	mov	r4, r3
 8015c86:	697b      	ldr	r3, [r7, #20]
 8015c88:	1c5a      	adds	r2, r3, #1
 8015c8a:	617a      	str	r2, [r7, #20]
 8015c8c:	005b      	lsls	r3, r3, #1
 8015c8e:	687a      	ldr	r2, [r7, #4]
 8015c90:	4413      	add	r3, r2
 8015c92:	881b      	ldrh	r3, [r3, #0]
 8015c94:	4618      	mov	r0, r3
 8015c96:	f001 ffbd 	bl	8017c14 <ff_wtoupper>
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	429c      	cmp	r4, r3
 8015c9e:	d001      	beq.n	8015ca4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015ca0:	2300      	movs	r3, #0
 8015ca2:	e022      	b.n	8015cea <cmp_lfn+0xd2>
			}
			wc = uc;
 8015ca4:	89bb      	ldrh	r3, [r7, #12]
 8015ca6:	81fb      	strh	r3, [r7, #14]
 8015ca8:	e006      	b.n	8015cb8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015caa:	89bb      	ldrh	r3, [r7, #12]
 8015cac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015cb0:	4293      	cmp	r3, r2
 8015cb2:	d001      	beq.n	8015cb8 <cmp_lfn+0xa0>
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	e018      	b.n	8015cea <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015cb8:	693b      	ldr	r3, [r7, #16]
 8015cba:	3301      	adds	r3, #1
 8015cbc:	613b      	str	r3, [r7, #16]
 8015cbe:	693b      	ldr	r3, [r7, #16]
 8015cc0:	2b0c      	cmp	r3, #12
 8015cc2:	d9c8      	bls.n	8015c56 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015cc4:	683b      	ldr	r3, [r7, #0]
 8015cc6:	781b      	ldrb	r3, [r3, #0]
 8015cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d00b      	beq.n	8015ce8 <cmp_lfn+0xd0>
 8015cd0:	89fb      	ldrh	r3, [r7, #14]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d008      	beq.n	8015ce8 <cmp_lfn+0xd0>
 8015cd6:	697b      	ldr	r3, [r7, #20]
 8015cd8:	005b      	lsls	r3, r3, #1
 8015cda:	687a      	ldr	r2, [r7, #4]
 8015cdc:	4413      	add	r3, r2
 8015cde:	881b      	ldrh	r3, [r3, #0]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d001      	beq.n	8015ce8 <cmp_lfn+0xd0>
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	e000      	b.n	8015cea <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015ce8:	2301      	movs	r3, #1
}
 8015cea:	4618      	mov	r0, r3
 8015cec:	371c      	adds	r7, #28
 8015cee:	46bd      	mov	sp, r7
 8015cf0:	bd90      	pop	{r4, r7, pc}
 8015cf2:	bf00      	nop
 8015cf4:	0801d5fc 	.word	0x0801d5fc

08015cf8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015cf8:	b580      	push	{r7, lr}
 8015cfa:	b088      	sub	sp, #32
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	60f8      	str	r0, [r7, #12]
 8015d00:	60b9      	str	r1, [r7, #8]
 8015d02:	4611      	mov	r1, r2
 8015d04:	461a      	mov	r2, r3
 8015d06:	460b      	mov	r3, r1
 8015d08:	71fb      	strb	r3, [r7, #7]
 8015d0a:	4613      	mov	r3, r2
 8015d0c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8015d0e:	68bb      	ldr	r3, [r7, #8]
 8015d10:	330d      	adds	r3, #13
 8015d12:	79ba      	ldrb	r2, [r7, #6]
 8015d14:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015d16:	68bb      	ldr	r3, [r7, #8]
 8015d18:	330b      	adds	r3, #11
 8015d1a:	220f      	movs	r2, #15
 8015d1c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8015d1e:	68bb      	ldr	r3, [r7, #8]
 8015d20:	330c      	adds	r3, #12
 8015d22:	2200      	movs	r2, #0
 8015d24:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015d26:	68bb      	ldr	r3, [r7, #8]
 8015d28:	331a      	adds	r3, #26
 8015d2a:	2100      	movs	r1, #0
 8015d2c:	4618      	mov	r0, r3
 8015d2e:	f7fe ffb9 	bl	8014ca4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015d32:	79fb      	ldrb	r3, [r7, #7]
 8015d34:	1e5a      	subs	r2, r3, #1
 8015d36:	4613      	mov	r3, r2
 8015d38:	005b      	lsls	r3, r3, #1
 8015d3a:	4413      	add	r3, r2
 8015d3c:	009b      	lsls	r3, r3, #2
 8015d3e:	4413      	add	r3, r2
 8015d40:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015d42:	2300      	movs	r3, #0
 8015d44:	82fb      	strh	r3, [r7, #22]
 8015d46:	2300      	movs	r3, #0
 8015d48:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015d4a:	8afb      	ldrh	r3, [r7, #22]
 8015d4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015d50:	4293      	cmp	r3, r2
 8015d52:	d007      	beq.n	8015d64 <put_lfn+0x6c>
 8015d54:	69fb      	ldr	r3, [r7, #28]
 8015d56:	1c5a      	adds	r2, r3, #1
 8015d58:	61fa      	str	r2, [r7, #28]
 8015d5a:	005b      	lsls	r3, r3, #1
 8015d5c:	68fa      	ldr	r2, [r7, #12]
 8015d5e:	4413      	add	r3, r2
 8015d60:	881b      	ldrh	r3, [r3, #0]
 8015d62:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015d64:	4a17      	ldr	r2, [pc, #92]	@ (8015dc4 <put_lfn+0xcc>)
 8015d66:	69bb      	ldr	r3, [r7, #24]
 8015d68:	4413      	add	r3, r2
 8015d6a:	781b      	ldrb	r3, [r3, #0]
 8015d6c:	461a      	mov	r2, r3
 8015d6e:	68bb      	ldr	r3, [r7, #8]
 8015d70:	4413      	add	r3, r2
 8015d72:	8afa      	ldrh	r2, [r7, #22]
 8015d74:	4611      	mov	r1, r2
 8015d76:	4618      	mov	r0, r3
 8015d78:	f7fe ff94 	bl	8014ca4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015d7c:	8afb      	ldrh	r3, [r7, #22]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d102      	bne.n	8015d88 <put_lfn+0x90>
 8015d82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015d86:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015d88:	69bb      	ldr	r3, [r7, #24]
 8015d8a:	3301      	adds	r3, #1
 8015d8c:	61bb      	str	r3, [r7, #24]
 8015d8e:	69bb      	ldr	r3, [r7, #24]
 8015d90:	2b0c      	cmp	r3, #12
 8015d92:	d9da      	bls.n	8015d4a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015d94:	8afb      	ldrh	r3, [r7, #22]
 8015d96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015d9a:	4293      	cmp	r3, r2
 8015d9c:	d006      	beq.n	8015dac <put_lfn+0xb4>
 8015d9e:	69fb      	ldr	r3, [r7, #28]
 8015da0:	005b      	lsls	r3, r3, #1
 8015da2:	68fa      	ldr	r2, [r7, #12]
 8015da4:	4413      	add	r3, r2
 8015da6:	881b      	ldrh	r3, [r3, #0]
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d103      	bne.n	8015db4 <put_lfn+0xbc>
 8015dac:	79fb      	ldrb	r3, [r7, #7]
 8015dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015db2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015db4:	68bb      	ldr	r3, [r7, #8]
 8015db6:	79fa      	ldrb	r2, [r7, #7]
 8015db8:	701a      	strb	r2, [r3, #0]
}
 8015dba:	bf00      	nop
 8015dbc:	3720      	adds	r7, #32
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	bd80      	pop	{r7, pc}
 8015dc2:	bf00      	nop
 8015dc4:	0801d5fc 	.word	0x0801d5fc

08015dc8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015dc8:	b580      	push	{r7, lr}
 8015dca:	b08c      	sub	sp, #48	@ 0x30
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	60f8      	str	r0, [r7, #12]
 8015dd0:	60b9      	str	r1, [r7, #8]
 8015dd2:	607a      	str	r2, [r7, #4]
 8015dd4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015dd6:	220b      	movs	r2, #11
 8015dd8:	68b9      	ldr	r1, [r7, #8]
 8015dda:	68f8      	ldr	r0, [r7, #12]
 8015ddc:	f7fe ffa9 	bl	8014d32 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015de0:	683b      	ldr	r3, [r7, #0]
 8015de2:	2b05      	cmp	r3, #5
 8015de4:	d92b      	bls.n	8015e3e <gen_numname+0x76>
		sr = seq;
 8015de6:	683b      	ldr	r3, [r7, #0]
 8015de8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8015dea:	e022      	b.n	8015e32 <gen_numname+0x6a>
			wc = *lfn++;
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	1c9a      	adds	r2, r3, #2
 8015df0:	607a      	str	r2, [r7, #4]
 8015df2:	881b      	ldrh	r3, [r3, #0]
 8015df4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015df6:	2300      	movs	r3, #0
 8015df8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015dfa:	e017      	b.n	8015e2c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015dfc:	69fb      	ldr	r3, [r7, #28]
 8015dfe:	005a      	lsls	r2, r3, #1
 8015e00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015e02:	f003 0301 	and.w	r3, r3, #1
 8015e06:	4413      	add	r3, r2
 8015e08:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8015e0a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015e0c:	085b      	lsrs	r3, r3, #1
 8015e0e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015e10:	69fb      	ldr	r3, [r7, #28]
 8015e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d005      	beq.n	8015e26 <gen_numname+0x5e>
 8015e1a:	69fb      	ldr	r3, [r7, #28]
 8015e1c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015e20:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015e24:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e28:	3301      	adds	r3, #1
 8015e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e2e:	2b0f      	cmp	r3, #15
 8015e30:	d9e4      	bls.n	8015dfc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	881b      	ldrh	r3, [r3, #0]
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d1d8      	bne.n	8015dec <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015e3a:	69fb      	ldr	r3, [r7, #28]
 8015e3c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015e3e:	2307      	movs	r3, #7
 8015e40:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015e42:	683b      	ldr	r3, [r7, #0]
 8015e44:	b2db      	uxtb	r3, r3
 8015e46:	f003 030f 	and.w	r3, r3, #15
 8015e4a:	b2db      	uxtb	r3, r3
 8015e4c:	3330      	adds	r3, #48	@ 0x30
 8015e4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015e52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e56:	2b39      	cmp	r3, #57	@ 0x39
 8015e58:	d904      	bls.n	8015e64 <gen_numname+0x9c>
 8015e5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e5e:	3307      	adds	r3, #7
 8015e60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e66:	1e5a      	subs	r2, r3, #1
 8015e68:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015e6a:	3330      	adds	r3, #48	@ 0x30
 8015e6c:	443b      	add	r3, r7
 8015e6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015e72:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015e76:	683b      	ldr	r3, [r7, #0]
 8015e78:	091b      	lsrs	r3, r3, #4
 8015e7a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015e7c:	683b      	ldr	r3, [r7, #0]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d1df      	bne.n	8015e42 <gen_numname+0x7a>
	ns[i] = '~';
 8015e82:	f107 0214 	add.w	r2, r7, #20
 8015e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e88:	4413      	add	r3, r2
 8015e8a:	227e      	movs	r2, #126	@ 0x7e
 8015e8c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015e8e:	2300      	movs	r3, #0
 8015e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8015e92:	e002      	b.n	8015e9a <gen_numname+0xd2>
 8015e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e96:	3301      	adds	r3, #1
 8015e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8015e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e9e:	429a      	cmp	r2, r3
 8015ea0:	d205      	bcs.n	8015eae <gen_numname+0xe6>
 8015ea2:	68fa      	ldr	r2, [r7, #12]
 8015ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ea6:	4413      	add	r3, r2
 8015ea8:	781b      	ldrb	r3, [r3, #0]
 8015eaa:	2b20      	cmp	r3, #32
 8015eac:	d1f2      	bne.n	8015e94 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eb0:	2b07      	cmp	r3, #7
 8015eb2:	d807      	bhi.n	8015ec4 <gen_numname+0xfc>
 8015eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eb6:	1c5a      	adds	r2, r3, #1
 8015eb8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015eba:	3330      	adds	r3, #48	@ 0x30
 8015ebc:	443b      	add	r3, r7
 8015ebe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015ec2:	e000      	b.n	8015ec6 <gen_numname+0xfe>
 8015ec4:	2120      	movs	r1, #32
 8015ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec8:	1c5a      	adds	r2, r3, #1
 8015eca:	627a      	str	r2, [r7, #36]	@ 0x24
 8015ecc:	68fa      	ldr	r2, [r7, #12]
 8015ece:	4413      	add	r3, r2
 8015ed0:	460a      	mov	r2, r1
 8015ed2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ed6:	2b07      	cmp	r3, #7
 8015ed8:	d9e9      	bls.n	8015eae <gen_numname+0xe6>
}
 8015eda:	bf00      	nop
 8015edc:	bf00      	nop
 8015ede:	3730      	adds	r7, #48	@ 0x30
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	bd80      	pop	{r7, pc}

08015ee4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015ee4:	b480      	push	{r7}
 8015ee6:	b085      	sub	sp, #20
 8015ee8:	af00      	add	r7, sp, #0
 8015eea:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015eec:	2300      	movs	r3, #0
 8015eee:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015ef0:	230b      	movs	r3, #11
 8015ef2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015ef4:	7bfb      	ldrb	r3, [r7, #15]
 8015ef6:	b2da      	uxtb	r2, r3
 8015ef8:	0852      	lsrs	r2, r2, #1
 8015efa:	01db      	lsls	r3, r3, #7
 8015efc:	4313      	orrs	r3, r2
 8015efe:	b2da      	uxtb	r2, r3
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	1c59      	adds	r1, r3, #1
 8015f04:	6079      	str	r1, [r7, #4]
 8015f06:	781b      	ldrb	r3, [r3, #0]
 8015f08:	4413      	add	r3, r2
 8015f0a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015f0c:	68bb      	ldr	r3, [r7, #8]
 8015f0e:	3b01      	subs	r3, #1
 8015f10:	60bb      	str	r3, [r7, #8]
 8015f12:	68bb      	ldr	r3, [r7, #8]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d1ed      	bne.n	8015ef4 <sum_sfn+0x10>
	return sum;
 8015f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	3714      	adds	r7, #20
 8015f1e:	46bd      	mov	sp, r7
 8015f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f24:	4770      	bx	lr

08015f26 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015f26:	b580      	push	{r7, lr}
 8015f28:	b086      	sub	sp, #24
 8015f2a:	af00      	add	r7, sp, #0
 8015f2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015f34:	2100      	movs	r1, #0
 8015f36:	6878      	ldr	r0, [r7, #4]
 8015f38:	f7ff fca7 	bl	801588a <dir_sdi>
 8015f3c:	4603      	mov	r3, r0
 8015f3e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015f40:	7dfb      	ldrb	r3, [r7, #23]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d001      	beq.n	8015f4a <dir_find+0x24>
 8015f46:	7dfb      	ldrb	r3, [r7, #23]
 8015f48:	e0a9      	b.n	801609e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015f4a:	23ff      	movs	r3, #255	@ 0xff
 8015f4c:	753b      	strb	r3, [r7, #20]
 8015f4e:	7d3b      	ldrb	r3, [r7, #20]
 8015f50:	757b      	strb	r3, [r7, #21]
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	f04f 32ff 	mov.w	r2, #4294967295
 8015f58:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	69db      	ldr	r3, [r3, #28]
 8015f5e:	4619      	mov	r1, r3
 8015f60:	6938      	ldr	r0, [r7, #16]
 8015f62:	f7ff f915 	bl	8015190 <move_window>
 8015f66:	4603      	mov	r3, r0
 8015f68:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015f6a:	7dfb      	ldrb	r3, [r7, #23]
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	f040 8090 	bne.w	8016092 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	6a1b      	ldr	r3, [r3, #32]
 8015f76:	781b      	ldrb	r3, [r3, #0]
 8015f78:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015f7a:	7dbb      	ldrb	r3, [r7, #22]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d102      	bne.n	8015f86 <dir_find+0x60>
 8015f80:	2304      	movs	r3, #4
 8015f82:	75fb      	strb	r3, [r7, #23]
 8015f84:	e08a      	b.n	801609c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	6a1b      	ldr	r3, [r3, #32]
 8015f8a:	330b      	adds	r3, #11
 8015f8c:	781b      	ldrb	r3, [r3, #0]
 8015f8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015f92:	73fb      	strb	r3, [r7, #15]
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	7bfa      	ldrb	r2, [r7, #15]
 8015f98:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015f9a:	7dbb      	ldrb	r3, [r7, #22]
 8015f9c:	2be5      	cmp	r3, #229	@ 0xe5
 8015f9e:	d007      	beq.n	8015fb0 <dir_find+0x8a>
 8015fa0:	7bfb      	ldrb	r3, [r7, #15]
 8015fa2:	f003 0308 	and.w	r3, r3, #8
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d009      	beq.n	8015fbe <dir_find+0x98>
 8015faa:	7bfb      	ldrb	r3, [r7, #15]
 8015fac:	2b0f      	cmp	r3, #15
 8015fae:	d006      	beq.n	8015fbe <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015fb0:	23ff      	movs	r3, #255	@ 0xff
 8015fb2:	757b      	strb	r3, [r7, #21]
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8015fba:	631a      	str	r2, [r3, #48]	@ 0x30
 8015fbc:	e05e      	b.n	801607c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015fbe:	7bfb      	ldrb	r3, [r7, #15]
 8015fc0:	2b0f      	cmp	r3, #15
 8015fc2:	d136      	bne.n	8016032 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d154      	bne.n	801607c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015fd2:	7dbb      	ldrb	r3, [r7, #22]
 8015fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d00d      	beq.n	8015ff8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	6a1b      	ldr	r3, [r3, #32]
 8015fe0:	7b5b      	ldrb	r3, [r3, #13]
 8015fe2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015fe4:	7dbb      	ldrb	r3, [r7, #22]
 8015fe6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015fea:	75bb      	strb	r3, [r7, #22]
 8015fec:	7dbb      	ldrb	r3, [r7, #22]
 8015fee:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	695a      	ldr	r2, [r3, #20]
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015ff8:	7dba      	ldrb	r2, [r7, #22]
 8015ffa:	7d7b      	ldrb	r3, [r7, #21]
 8015ffc:	429a      	cmp	r2, r3
 8015ffe:	d115      	bne.n	801602c <dir_find+0x106>
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	6a1b      	ldr	r3, [r3, #32]
 8016004:	330d      	adds	r3, #13
 8016006:	781b      	ldrb	r3, [r3, #0]
 8016008:	7d3a      	ldrb	r2, [r7, #20]
 801600a:	429a      	cmp	r2, r3
 801600c:	d10e      	bne.n	801602c <dir_find+0x106>
 801600e:	693b      	ldr	r3, [r7, #16]
 8016010:	68da      	ldr	r2, [r3, #12]
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	6a1b      	ldr	r3, [r3, #32]
 8016016:	4619      	mov	r1, r3
 8016018:	4610      	mov	r0, r2
 801601a:	f7ff fdfd 	bl	8015c18 <cmp_lfn>
 801601e:	4603      	mov	r3, r0
 8016020:	2b00      	cmp	r3, #0
 8016022:	d003      	beq.n	801602c <dir_find+0x106>
 8016024:	7d7b      	ldrb	r3, [r7, #21]
 8016026:	3b01      	subs	r3, #1
 8016028:	b2db      	uxtb	r3, r3
 801602a:	e000      	b.n	801602e <dir_find+0x108>
 801602c:	23ff      	movs	r3, #255	@ 0xff
 801602e:	757b      	strb	r3, [r7, #21]
 8016030:	e024      	b.n	801607c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8016032:	7d7b      	ldrb	r3, [r7, #21]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d109      	bne.n	801604c <dir_find+0x126>
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	6a1b      	ldr	r3, [r3, #32]
 801603c:	4618      	mov	r0, r3
 801603e:	f7ff ff51 	bl	8015ee4 <sum_sfn>
 8016042:	4603      	mov	r3, r0
 8016044:	461a      	mov	r2, r3
 8016046:	7d3b      	ldrb	r3, [r7, #20]
 8016048:	4293      	cmp	r3, r2
 801604a:	d024      	beq.n	8016096 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8016052:	f003 0301 	and.w	r3, r3, #1
 8016056:	2b00      	cmp	r3, #0
 8016058:	d10a      	bne.n	8016070 <dir_find+0x14a>
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	6a18      	ldr	r0, [r3, #32]
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	3324      	adds	r3, #36	@ 0x24
 8016062:	220b      	movs	r2, #11
 8016064:	4619      	mov	r1, r3
 8016066:	f7fe fea0 	bl	8014daa <mem_cmp>
 801606a:	4603      	mov	r3, r0
 801606c:	2b00      	cmp	r3, #0
 801606e:	d014      	beq.n	801609a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8016070:	23ff      	movs	r3, #255	@ 0xff
 8016072:	757b      	strb	r3, [r7, #21]
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	f04f 32ff 	mov.w	r2, #4294967295
 801607a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801607c:	2100      	movs	r1, #0
 801607e:	6878      	ldr	r0, [r7, #4]
 8016080:	f7ff fc7e 	bl	8015980 <dir_next>
 8016084:	4603      	mov	r3, r0
 8016086:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8016088:	7dfb      	ldrb	r3, [r7, #23]
 801608a:	2b00      	cmp	r3, #0
 801608c:	f43f af65 	beq.w	8015f5a <dir_find+0x34>
 8016090:	e004      	b.n	801609c <dir_find+0x176>
		if (res != FR_OK) break;
 8016092:	bf00      	nop
 8016094:	e002      	b.n	801609c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8016096:	bf00      	nop
 8016098:	e000      	b.n	801609c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801609a:	bf00      	nop

	return res;
 801609c:	7dfb      	ldrb	r3, [r7, #23]
}
 801609e:	4618      	mov	r0, r3
 80160a0:	3718      	adds	r7, #24
 80160a2:	46bd      	mov	sp, r7
 80160a4:	bd80      	pop	{r7, pc}
	...

080160a8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b08c      	sub	sp, #48	@ 0x30
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	681b      	ldr	r3, [r3, #0]
 80160b4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80160bc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d001      	beq.n	80160c8 <dir_register+0x20>
 80160c4:	2306      	movs	r3, #6
 80160c6:	e0e0      	b.n	801628a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80160c8:	2300      	movs	r3, #0
 80160ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80160cc:	e002      	b.n	80160d4 <dir_register+0x2c>
 80160ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160d0:	3301      	adds	r3, #1
 80160d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80160d4:	69fb      	ldr	r3, [r7, #28]
 80160d6:	68da      	ldr	r2, [r3, #12]
 80160d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160da:	005b      	lsls	r3, r3, #1
 80160dc:	4413      	add	r3, r2
 80160de:	881b      	ldrh	r3, [r3, #0]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d1f4      	bne.n	80160ce <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80160ea:	f107 030c 	add.w	r3, r7, #12
 80160ee:	220c      	movs	r2, #12
 80160f0:	4618      	mov	r0, r3
 80160f2:	f7fe fe1e 	bl	8014d32 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80160f6:	7dfb      	ldrb	r3, [r7, #23]
 80160f8:	f003 0301 	and.w	r3, r3, #1
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d032      	beq.n	8016166 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	2240      	movs	r2, #64	@ 0x40
 8016104:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8016108:	2301      	movs	r3, #1
 801610a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801610c:	e016      	b.n	801613c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8016114:	69fb      	ldr	r3, [r7, #28]
 8016116:	68da      	ldr	r2, [r3, #12]
 8016118:	f107 010c 	add.w	r1, r7, #12
 801611c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801611e:	f7ff fe53 	bl	8015dc8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8016122:	6878      	ldr	r0, [r7, #4]
 8016124:	f7ff feff 	bl	8015f26 <dir_find>
 8016128:	4603      	mov	r3, r0
 801612a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801612e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016132:	2b00      	cmp	r3, #0
 8016134:	d106      	bne.n	8016144 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8016136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016138:	3301      	adds	r3, #1
 801613a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801613c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801613e:	2b63      	cmp	r3, #99	@ 0x63
 8016140:	d9e5      	bls.n	801610e <dir_register+0x66>
 8016142:	e000      	b.n	8016146 <dir_register+0x9e>
			if (res != FR_OK) break;
 8016144:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8016146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016148:	2b64      	cmp	r3, #100	@ 0x64
 801614a:	d101      	bne.n	8016150 <dir_register+0xa8>
 801614c:	2307      	movs	r3, #7
 801614e:	e09c      	b.n	801628a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8016150:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016154:	2b04      	cmp	r3, #4
 8016156:	d002      	beq.n	801615e <dir_register+0xb6>
 8016158:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801615c:	e095      	b.n	801628a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801615e:	7dfa      	ldrb	r2, [r7, #23]
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8016166:	7dfb      	ldrb	r3, [r7, #23]
 8016168:	f003 0302 	and.w	r3, r3, #2
 801616c:	2b00      	cmp	r3, #0
 801616e:	d007      	beq.n	8016180 <dir_register+0xd8>
 8016170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016172:	330c      	adds	r3, #12
 8016174:	4a47      	ldr	r2, [pc, #284]	@ (8016294 <dir_register+0x1ec>)
 8016176:	fba2 2303 	umull	r2, r3, r2, r3
 801617a:	089b      	lsrs	r3, r3, #2
 801617c:	3301      	adds	r3, #1
 801617e:	e000      	b.n	8016182 <dir_register+0xda>
 8016180:	2301      	movs	r3, #1
 8016182:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8016184:	6a39      	ldr	r1, [r7, #32]
 8016186:	6878      	ldr	r0, [r7, #4]
 8016188:	f7ff fcbf 	bl	8015b0a <dir_alloc>
 801618c:	4603      	mov	r3, r0
 801618e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8016192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016196:	2b00      	cmp	r3, #0
 8016198:	d148      	bne.n	801622c <dir_register+0x184>
 801619a:	6a3b      	ldr	r3, [r7, #32]
 801619c:	3b01      	subs	r3, #1
 801619e:	623b      	str	r3, [r7, #32]
 80161a0:	6a3b      	ldr	r3, [r7, #32]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d042      	beq.n	801622c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	695a      	ldr	r2, [r3, #20]
 80161aa:	6a3b      	ldr	r3, [r7, #32]
 80161ac:	015b      	lsls	r3, r3, #5
 80161ae:	1ad3      	subs	r3, r2, r3
 80161b0:	4619      	mov	r1, r3
 80161b2:	6878      	ldr	r0, [r7, #4]
 80161b4:	f7ff fb69 	bl	801588a <dir_sdi>
 80161b8:	4603      	mov	r3, r0
 80161ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80161be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80161c2:	2b00      	cmp	r3, #0
 80161c4:	d132      	bne.n	801622c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	3324      	adds	r3, #36	@ 0x24
 80161ca:	4618      	mov	r0, r3
 80161cc:	f7ff fe8a 	bl	8015ee4 <sum_sfn>
 80161d0:	4603      	mov	r3, r0
 80161d2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	69db      	ldr	r3, [r3, #28]
 80161d8:	4619      	mov	r1, r3
 80161da:	69f8      	ldr	r0, [r7, #28]
 80161dc:	f7fe ffd8 	bl	8015190 <move_window>
 80161e0:	4603      	mov	r3, r0
 80161e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80161e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d11d      	bne.n	801622a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80161ee:	69fb      	ldr	r3, [r7, #28]
 80161f0:	68d8      	ldr	r0, [r3, #12]
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	6a19      	ldr	r1, [r3, #32]
 80161f6:	6a3b      	ldr	r3, [r7, #32]
 80161f8:	b2da      	uxtb	r2, r3
 80161fa:	7efb      	ldrb	r3, [r7, #27]
 80161fc:	f7ff fd7c 	bl	8015cf8 <put_lfn>
				fs->wflag = 1;
 8016200:	69fb      	ldr	r3, [r7, #28]
 8016202:	2201      	movs	r2, #1
 8016204:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8016206:	2100      	movs	r1, #0
 8016208:	6878      	ldr	r0, [r7, #4]
 801620a:	f7ff fbb9 	bl	8015980 <dir_next>
 801620e:	4603      	mov	r3, r0
 8016210:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8016214:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016218:	2b00      	cmp	r3, #0
 801621a:	d107      	bne.n	801622c <dir_register+0x184>
 801621c:	6a3b      	ldr	r3, [r7, #32]
 801621e:	3b01      	subs	r3, #1
 8016220:	623b      	str	r3, [r7, #32]
 8016222:	6a3b      	ldr	r3, [r7, #32]
 8016224:	2b00      	cmp	r3, #0
 8016226:	d1d5      	bne.n	80161d4 <dir_register+0x12c>
 8016228:	e000      	b.n	801622c <dir_register+0x184>
				if (res != FR_OK) break;
 801622a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801622c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016230:	2b00      	cmp	r3, #0
 8016232:	d128      	bne.n	8016286 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	69db      	ldr	r3, [r3, #28]
 8016238:	4619      	mov	r1, r3
 801623a:	69f8      	ldr	r0, [r7, #28]
 801623c:	f7fe ffa8 	bl	8015190 <move_window>
 8016240:	4603      	mov	r3, r0
 8016242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8016246:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801624a:	2b00      	cmp	r3, #0
 801624c:	d11b      	bne.n	8016286 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	6a1b      	ldr	r3, [r3, #32]
 8016252:	2220      	movs	r2, #32
 8016254:	2100      	movs	r1, #0
 8016256:	4618      	mov	r0, r3
 8016258:	f7fe fd8c 	bl	8014d74 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	6a18      	ldr	r0, [r3, #32]
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	3324      	adds	r3, #36	@ 0x24
 8016264:	220b      	movs	r2, #11
 8016266:	4619      	mov	r1, r3
 8016268:	f7fe fd63 	bl	8014d32 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	6a1b      	ldr	r3, [r3, #32]
 8016276:	330c      	adds	r3, #12
 8016278:	f002 0218 	and.w	r2, r2, #24
 801627c:	b2d2      	uxtb	r2, r2
 801627e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8016280:	69fb      	ldr	r3, [r7, #28]
 8016282:	2201      	movs	r2, #1
 8016284:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8016286:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801628a:	4618      	mov	r0, r3
 801628c:	3730      	adds	r7, #48	@ 0x30
 801628e:	46bd      	mov	sp, r7
 8016290:	bd80      	pop	{r7, pc}
 8016292:	bf00      	nop
 8016294:	4ec4ec4f 	.word	0x4ec4ec4f

08016298 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8016298:	b580      	push	{r7, lr}
 801629a:	b08a      	sub	sp, #40	@ 0x28
 801629c:	af00      	add	r7, sp, #0
 801629e:	6078      	str	r0, [r7, #4]
 80162a0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80162a2:	683b      	ldr	r3, [r7, #0]
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	613b      	str	r3, [r7, #16]
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	68db      	ldr	r3, [r3, #12]
 80162ae:	60fb      	str	r3, [r7, #12]
 80162b0:	2300      	movs	r3, #0
 80162b2:	617b      	str	r3, [r7, #20]
 80162b4:	697b      	ldr	r3, [r7, #20]
 80162b6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80162b8:	69bb      	ldr	r3, [r7, #24]
 80162ba:	1c5a      	adds	r2, r3, #1
 80162bc:	61ba      	str	r2, [r7, #24]
 80162be:	693a      	ldr	r2, [r7, #16]
 80162c0:	4413      	add	r3, r2
 80162c2:	781b      	ldrb	r3, [r3, #0]
 80162c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80162c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162c8:	2b1f      	cmp	r3, #31
 80162ca:	d940      	bls.n	801634e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80162cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162ce:	2b2f      	cmp	r3, #47	@ 0x2f
 80162d0:	d006      	beq.n	80162e0 <create_name+0x48>
 80162d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80162d6:	d110      	bne.n	80162fa <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80162d8:	e002      	b.n	80162e0 <create_name+0x48>
 80162da:	69bb      	ldr	r3, [r7, #24]
 80162dc:	3301      	adds	r3, #1
 80162de:	61bb      	str	r3, [r7, #24]
 80162e0:	693a      	ldr	r2, [r7, #16]
 80162e2:	69bb      	ldr	r3, [r7, #24]
 80162e4:	4413      	add	r3, r2
 80162e6:	781b      	ldrb	r3, [r3, #0]
 80162e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80162ea:	d0f6      	beq.n	80162da <create_name+0x42>
 80162ec:	693a      	ldr	r2, [r7, #16]
 80162ee:	69bb      	ldr	r3, [r7, #24]
 80162f0:	4413      	add	r3, r2
 80162f2:	781b      	ldrb	r3, [r3, #0]
 80162f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80162f6:	d0f0      	beq.n	80162da <create_name+0x42>
			break;
 80162f8:	e02a      	b.n	8016350 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80162fa:	697b      	ldr	r3, [r7, #20]
 80162fc:	2bfe      	cmp	r3, #254	@ 0xfe
 80162fe:	d901      	bls.n	8016304 <create_name+0x6c>
 8016300:	2306      	movs	r3, #6
 8016302:	e17d      	b.n	8016600 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8016304:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016306:	b2db      	uxtb	r3, r3
 8016308:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801630a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801630c:	2101      	movs	r1, #1
 801630e:	4618      	mov	r0, r3
 8016310:	f001 fc44 	bl	8017b9c <ff_convert>
 8016314:	4603      	mov	r3, r0
 8016316:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8016318:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801631a:	2b00      	cmp	r3, #0
 801631c:	d101      	bne.n	8016322 <create_name+0x8a>
 801631e:	2306      	movs	r3, #6
 8016320:	e16e      	b.n	8016600 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8016322:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016324:	2b7f      	cmp	r3, #127	@ 0x7f
 8016326:	d809      	bhi.n	801633c <create_name+0xa4>
 8016328:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801632a:	4619      	mov	r1, r3
 801632c:	488d      	ldr	r0, [pc, #564]	@ (8016564 <create_name+0x2cc>)
 801632e:	f7fe fd63 	bl	8014df8 <chk_chr>
 8016332:	4603      	mov	r3, r0
 8016334:	2b00      	cmp	r3, #0
 8016336:	d001      	beq.n	801633c <create_name+0xa4>
 8016338:	2306      	movs	r3, #6
 801633a:	e161      	b.n	8016600 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801633c:	697b      	ldr	r3, [r7, #20]
 801633e:	1c5a      	adds	r2, r3, #1
 8016340:	617a      	str	r2, [r7, #20]
 8016342:	005b      	lsls	r3, r3, #1
 8016344:	68fa      	ldr	r2, [r7, #12]
 8016346:	4413      	add	r3, r2
 8016348:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801634a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801634c:	e7b4      	b.n	80162b8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801634e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8016350:	693a      	ldr	r2, [r7, #16]
 8016352:	69bb      	ldr	r3, [r7, #24]
 8016354:	441a      	add	r2, r3
 8016356:	683b      	ldr	r3, [r7, #0]
 8016358:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801635a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801635c:	2b1f      	cmp	r3, #31
 801635e:	d801      	bhi.n	8016364 <create_name+0xcc>
 8016360:	2304      	movs	r3, #4
 8016362:	e000      	b.n	8016366 <create_name+0xce>
 8016364:	2300      	movs	r3, #0
 8016366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801636a:	e011      	b.n	8016390 <create_name+0xf8>
		w = lfn[di - 1];
 801636c:	697b      	ldr	r3, [r7, #20]
 801636e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8016372:	3b01      	subs	r3, #1
 8016374:	005b      	lsls	r3, r3, #1
 8016376:	68fa      	ldr	r2, [r7, #12]
 8016378:	4413      	add	r3, r2
 801637a:	881b      	ldrh	r3, [r3, #0]
 801637c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801637e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016380:	2b20      	cmp	r3, #32
 8016382:	d002      	beq.n	801638a <create_name+0xf2>
 8016384:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016386:	2b2e      	cmp	r3, #46	@ 0x2e
 8016388:	d106      	bne.n	8016398 <create_name+0x100>
		di--;
 801638a:	697b      	ldr	r3, [r7, #20]
 801638c:	3b01      	subs	r3, #1
 801638e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8016390:	697b      	ldr	r3, [r7, #20]
 8016392:	2b00      	cmp	r3, #0
 8016394:	d1ea      	bne.n	801636c <create_name+0xd4>
 8016396:	e000      	b.n	801639a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8016398:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801639a:	697b      	ldr	r3, [r7, #20]
 801639c:	005b      	lsls	r3, r3, #1
 801639e:	68fa      	ldr	r2, [r7, #12]
 80163a0:	4413      	add	r3, r2
 80163a2:	2200      	movs	r2, #0
 80163a4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80163a6:	697b      	ldr	r3, [r7, #20]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d101      	bne.n	80163b0 <create_name+0x118>
 80163ac:	2306      	movs	r3, #6
 80163ae:	e127      	b.n	8016600 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	3324      	adds	r3, #36	@ 0x24
 80163b4:	220b      	movs	r2, #11
 80163b6:	2120      	movs	r1, #32
 80163b8:	4618      	mov	r0, r3
 80163ba:	f7fe fcdb 	bl	8014d74 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80163be:	2300      	movs	r3, #0
 80163c0:	61bb      	str	r3, [r7, #24]
 80163c2:	e002      	b.n	80163ca <create_name+0x132>
 80163c4:	69bb      	ldr	r3, [r7, #24]
 80163c6:	3301      	adds	r3, #1
 80163c8:	61bb      	str	r3, [r7, #24]
 80163ca:	69bb      	ldr	r3, [r7, #24]
 80163cc:	005b      	lsls	r3, r3, #1
 80163ce:	68fa      	ldr	r2, [r7, #12]
 80163d0:	4413      	add	r3, r2
 80163d2:	881b      	ldrh	r3, [r3, #0]
 80163d4:	2b20      	cmp	r3, #32
 80163d6:	d0f5      	beq.n	80163c4 <create_name+0x12c>
 80163d8:	69bb      	ldr	r3, [r7, #24]
 80163da:	005b      	lsls	r3, r3, #1
 80163dc:	68fa      	ldr	r2, [r7, #12]
 80163de:	4413      	add	r3, r2
 80163e0:	881b      	ldrh	r3, [r3, #0]
 80163e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80163e4:	d0ee      	beq.n	80163c4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80163e6:	69bb      	ldr	r3, [r7, #24]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d009      	beq.n	8016400 <create_name+0x168>
 80163ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163f0:	f043 0303 	orr.w	r3, r3, #3
 80163f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80163f8:	e002      	b.n	8016400 <create_name+0x168>
 80163fa:	697b      	ldr	r3, [r7, #20]
 80163fc:	3b01      	subs	r3, #1
 80163fe:	617b      	str	r3, [r7, #20]
 8016400:	697b      	ldr	r3, [r7, #20]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d009      	beq.n	801641a <create_name+0x182>
 8016406:	697b      	ldr	r3, [r7, #20]
 8016408:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801640c:	3b01      	subs	r3, #1
 801640e:	005b      	lsls	r3, r3, #1
 8016410:	68fa      	ldr	r2, [r7, #12]
 8016412:	4413      	add	r3, r2
 8016414:	881b      	ldrh	r3, [r3, #0]
 8016416:	2b2e      	cmp	r3, #46	@ 0x2e
 8016418:	d1ef      	bne.n	80163fa <create_name+0x162>

	i = b = 0; ni = 8;
 801641a:	2300      	movs	r3, #0
 801641c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016420:	2300      	movs	r3, #0
 8016422:	623b      	str	r3, [r7, #32]
 8016424:	2308      	movs	r3, #8
 8016426:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8016428:	69bb      	ldr	r3, [r7, #24]
 801642a:	1c5a      	adds	r2, r3, #1
 801642c:	61ba      	str	r2, [r7, #24]
 801642e:	005b      	lsls	r3, r3, #1
 8016430:	68fa      	ldr	r2, [r7, #12]
 8016432:	4413      	add	r3, r2
 8016434:	881b      	ldrh	r3, [r3, #0]
 8016436:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8016438:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801643a:	2b00      	cmp	r3, #0
 801643c:	f000 8090 	beq.w	8016560 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8016440:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016442:	2b20      	cmp	r3, #32
 8016444:	d006      	beq.n	8016454 <create_name+0x1bc>
 8016446:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016448:	2b2e      	cmp	r3, #46	@ 0x2e
 801644a:	d10a      	bne.n	8016462 <create_name+0x1ca>
 801644c:	69ba      	ldr	r2, [r7, #24]
 801644e:	697b      	ldr	r3, [r7, #20]
 8016450:	429a      	cmp	r2, r3
 8016452:	d006      	beq.n	8016462 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8016454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016458:	f043 0303 	orr.w	r3, r3, #3
 801645c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016460:	e07d      	b.n	801655e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8016462:	6a3a      	ldr	r2, [r7, #32]
 8016464:	69fb      	ldr	r3, [r7, #28]
 8016466:	429a      	cmp	r2, r3
 8016468:	d203      	bcs.n	8016472 <create_name+0x1da>
 801646a:	69ba      	ldr	r2, [r7, #24]
 801646c:	697b      	ldr	r3, [r7, #20]
 801646e:	429a      	cmp	r2, r3
 8016470:	d123      	bne.n	80164ba <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8016472:	69fb      	ldr	r3, [r7, #28]
 8016474:	2b0b      	cmp	r3, #11
 8016476:	d106      	bne.n	8016486 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8016478:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801647c:	f043 0303 	orr.w	r3, r3, #3
 8016480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016484:	e075      	b.n	8016572 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8016486:	69ba      	ldr	r2, [r7, #24]
 8016488:	697b      	ldr	r3, [r7, #20]
 801648a:	429a      	cmp	r2, r3
 801648c:	d005      	beq.n	801649a <create_name+0x202>
 801648e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016492:	f043 0303 	orr.w	r3, r3, #3
 8016496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 801649a:	69ba      	ldr	r2, [r7, #24]
 801649c:	697b      	ldr	r3, [r7, #20]
 801649e:	429a      	cmp	r2, r3
 80164a0:	d866      	bhi.n	8016570 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80164a2:	697b      	ldr	r3, [r7, #20]
 80164a4:	61bb      	str	r3, [r7, #24]
 80164a6:	2308      	movs	r3, #8
 80164a8:	623b      	str	r3, [r7, #32]
 80164aa:	230b      	movs	r3, #11
 80164ac:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80164ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164b2:	009b      	lsls	r3, r3, #2
 80164b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80164b8:	e051      	b.n	801655e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80164ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80164be:	d914      	bls.n	80164ea <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80164c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164c2:	2100      	movs	r1, #0
 80164c4:	4618      	mov	r0, r3
 80164c6:	f001 fb69 	bl	8017b9c <ff_convert>
 80164ca:	4603      	mov	r3, r0
 80164cc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80164ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d004      	beq.n	80164de <create_name+0x246>
 80164d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164d6:	3b80      	subs	r3, #128	@ 0x80
 80164d8:	4a23      	ldr	r2, [pc, #140]	@ (8016568 <create_name+0x2d0>)
 80164da:	5cd3      	ldrb	r3, [r2, r3]
 80164dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80164de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164e2:	f043 0302 	orr.w	r3, r3, #2
 80164e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80164ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d007      	beq.n	8016500 <create_name+0x268>
 80164f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80164f2:	4619      	mov	r1, r3
 80164f4:	481d      	ldr	r0, [pc, #116]	@ (801656c <create_name+0x2d4>)
 80164f6:	f7fe fc7f 	bl	8014df8 <chk_chr>
 80164fa:	4603      	mov	r3, r0
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d008      	beq.n	8016512 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8016500:	235f      	movs	r3, #95	@ 0x5f
 8016502:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016508:	f043 0303 	orr.w	r3, r3, #3
 801650c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016510:	e01b      	b.n	801654a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8016512:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016514:	2b40      	cmp	r3, #64	@ 0x40
 8016516:	d909      	bls.n	801652c <create_name+0x294>
 8016518:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801651a:	2b5a      	cmp	r3, #90	@ 0x5a
 801651c:	d806      	bhi.n	801652c <create_name+0x294>
					b |= 2;
 801651e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016522:	f043 0302 	orr.w	r3, r3, #2
 8016526:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801652a:	e00e      	b.n	801654a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801652c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801652e:	2b60      	cmp	r3, #96	@ 0x60
 8016530:	d90b      	bls.n	801654a <create_name+0x2b2>
 8016532:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016534:	2b7a      	cmp	r3, #122	@ 0x7a
 8016536:	d808      	bhi.n	801654a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8016538:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801653c:	f043 0301 	orr.w	r3, r3, #1
 8016540:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016544:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016546:	3b20      	subs	r3, #32
 8016548:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801654a:	6a3b      	ldr	r3, [r7, #32]
 801654c:	1c5a      	adds	r2, r3, #1
 801654e:	623a      	str	r2, [r7, #32]
 8016550:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016552:	b2d1      	uxtb	r1, r2
 8016554:	687a      	ldr	r2, [r7, #4]
 8016556:	4413      	add	r3, r2
 8016558:	460a      	mov	r2, r1
 801655a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801655e:	e763      	b.n	8016428 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8016560:	bf00      	nop
 8016562:	e006      	b.n	8016572 <create_name+0x2da>
 8016564:	0801b9d0 	.word	0x0801b9d0
 8016568:	0801d57c 	.word	0x0801d57c
 801656c:	0801b9dc 	.word	0x0801b9dc
			if (si > di) break;			/* No extension */
 8016570:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8016578:	2be5      	cmp	r3, #229	@ 0xe5
 801657a:	d103      	bne.n	8016584 <create_name+0x2ec>
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	2205      	movs	r2, #5
 8016580:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8016584:	69fb      	ldr	r3, [r7, #28]
 8016586:	2b08      	cmp	r3, #8
 8016588:	d104      	bne.n	8016594 <create_name+0x2fc>
 801658a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801658e:	009b      	lsls	r3, r3, #2
 8016590:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8016594:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016598:	f003 030c 	and.w	r3, r3, #12
 801659c:	2b0c      	cmp	r3, #12
 801659e:	d005      	beq.n	80165ac <create_name+0x314>
 80165a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80165a4:	f003 0303 	and.w	r3, r3, #3
 80165a8:	2b03      	cmp	r3, #3
 80165aa:	d105      	bne.n	80165b8 <create_name+0x320>
 80165ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165b0:	f043 0302 	orr.w	r3, r3, #2
 80165b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80165b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165bc:	f003 0302 	and.w	r3, r3, #2
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d117      	bne.n	80165f4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80165c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80165c8:	f003 0303 	and.w	r3, r3, #3
 80165cc:	2b01      	cmp	r3, #1
 80165ce:	d105      	bne.n	80165dc <create_name+0x344>
 80165d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165d4:	f043 0310 	orr.w	r3, r3, #16
 80165d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80165dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80165e0:	f003 030c 	and.w	r3, r3, #12
 80165e4:	2b04      	cmp	r3, #4
 80165e6:	d105      	bne.n	80165f4 <create_name+0x35c>
 80165e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165ec:	f043 0308 	orr.w	r3, r3, #8
 80165f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80165fa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80165fe:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8016600:	4618      	mov	r0, r3
 8016602:	3728      	adds	r7, #40	@ 0x28
 8016604:	46bd      	mov	sp, r7
 8016606:	bd80      	pop	{r7, pc}

08016608 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016608:	b580      	push	{r7, lr}
 801660a:	b086      	sub	sp, #24
 801660c:	af00      	add	r7, sp, #0
 801660e:	6078      	str	r0, [r7, #4]
 8016610:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016616:	693b      	ldr	r3, [r7, #16]
 8016618:	681b      	ldr	r3, [r3, #0]
 801661a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801661c:	e002      	b.n	8016624 <follow_path+0x1c>
 801661e:	683b      	ldr	r3, [r7, #0]
 8016620:	3301      	adds	r3, #1
 8016622:	603b      	str	r3, [r7, #0]
 8016624:	683b      	ldr	r3, [r7, #0]
 8016626:	781b      	ldrb	r3, [r3, #0]
 8016628:	2b2f      	cmp	r3, #47	@ 0x2f
 801662a:	d0f8      	beq.n	801661e <follow_path+0x16>
 801662c:	683b      	ldr	r3, [r7, #0]
 801662e:	781b      	ldrb	r3, [r3, #0]
 8016630:	2b5c      	cmp	r3, #92	@ 0x5c
 8016632:	d0f4      	beq.n	801661e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016634:	693b      	ldr	r3, [r7, #16]
 8016636:	2200      	movs	r2, #0
 8016638:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801663a:	683b      	ldr	r3, [r7, #0]
 801663c:	781b      	ldrb	r3, [r3, #0]
 801663e:	2b1f      	cmp	r3, #31
 8016640:	d80a      	bhi.n	8016658 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	2280      	movs	r2, #128	@ 0x80
 8016646:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801664a:	2100      	movs	r1, #0
 801664c:	6878      	ldr	r0, [r7, #4]
 801664e:	f7ff f91c 	bl	801588a <dir_sdi>
 8016652:	4603      	mov	r3, r0
 8016654:	75fb      	strb	r3, [r7, #23]
 8016656:	e043      	b.n	80166e0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016658:	463b      	mov	r3, r7
 801665a:	4619      	mov	r1, r3
 801665c:	6878      	ldr	r0, [r7, #4]
 801665e:	f7ff fe1b 	bl	8016298 <create_name>
 8016662:	4603      	mov	r3, r0
 8016664:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016666:	7dfb      	ldrb	r3, [r7, #23]
 8016668:	2b00      	cmp	r3, #0
 801666a:	d134      	bne.n	80166d6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801666c:	6878      	ldr	r0, [r7, #4]
 801666e:	f7ff fc5a 	bl	8015f26 <dir_find>
 8016672:	4603      	mov	r3, r0
 8016674:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801667c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801667e:	7dfb      	ldrb	r3, [r7, #23]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d00a      	beq.n	801669a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8016684:	7dfb      	ldrb	r3, [r7, #23]
 8016686:	2b04      	cmp	r3, #4
 8016688:	d127      	bne.n	80166da <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801668a:	7afb      	ldrb	r3, [r7, #11]
 801668c:	f003 0304 	and.w	r3, r3, #4
 8016690:	2b00      	cmp	r3, #0
 8016692:	d122      	bne.n	80166da <follow_path+0xd2>
 8016694:	2305      	movs	r3, #5
 8016696:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8016698:	e01f      	b.n	80166da <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801669a:	7afb      	ldrb	r3, [r7, #11]
 801669c:	f003 0304 	and.w	r3, r3, #4
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d11c      	bne.n	80166de <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80166a4:	693b      	ldr	r3, [r7, #16]
 80166a6:	799b      	ldrb	r3, [r3, #6]
 80166a8:	f003 0310 	and.w	r3, r3, #16
 80166ac:	2b00      	cmp	r3, #0
 80166ae:	d102      	bne.n	80166b6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80166b0:	2305      	movs	r3, #5
 80166b2:	75fb      	strb	r3, [r7, #23]
 80166b4:	e014      	b.n	80166e0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80166b6:	68fb      	ldr	r3, [r7, #12]
 80166b8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	695b      	ldr	r3, [r3, #20]
 80166c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80166c4:	4413      	add	r3, r2
 80166c6:	4619      	mov	r1, r3
 80166c8:	68f8      	ldr	r0, [r7, #12]
 80166ca:	f7ff fa65 	bl	8015b98 <ld_clust>
 80166ce:	4602      	mov	r2, r0
 80166d0:	693b      	ldr	r3, [r7, #16]
 80166d2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80166d4:	e7c0      	b.n	8016658 <follow_path+0x50>
			if (res != FR_OK) break;
 80166d6:	bf00      	nop
 80166d8:	e002      	b.n	80166e0 <follow_path+0xd8>
				break;
 80166da:	bf00      	nop
 80166dc:	e000      	b.n	80166e0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80166de:	bf00      	nop
			}
		}
	}

	return res;
 80166e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80166e2:	4618      	mov	r0, r3
 80166e4:	3718      	adds	r7, #24
 80166e6:	46bd      	mov	sp, r7
 80166e8:	bd80      	pop	{r7, pc}

080166ea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80166ea:	b480      	push	{r7}
 80166ec:	b087      	sub	sp, #28
 80166ee:	af00      	add	r7, sp, #0
 80166f0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80166f2:	f04f 33ff 	mov.w	r3, #4294967295
 80166f6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d031      	beq.n	8016764 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	617b      	str	r3, [r7, #20]
 8016706:	e002      	b.n	801670e <get_ldnumber+0x24>
 8016708:	697b      	ldr	r3, [r7, #20]
 801670a:	3301      	adds	r3, #1
 801670c:	617b      	str	r3, [r7, #20]
 801670e:	697b      	ldr	r3, [r7, #20]
 8016710:	781b      	ldrb	r3, [r3, #0]
 8016712:	2b1f      	cmp	r3, #31
 8016714:	d903      	bls.n	801671e <get_ldnumber+0x34>
 8016716:	697b      	ldr	r3, [r7, #20]
 8016718:	781b      	ldrb	r3, [r3, #0]
 801671a:	2b3a      	cmp	r3, #58	@ 0x3a
 801671c:	d1f4      	bne.n	8016708 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801671e:	697b      	ldr	r3, [r7, #20]
 8016720:	781b      	ldrb	r3, [r3, #0]
 8016722:	2b3a      	cmp	r3, #58	@ 0x3a
 8016724:	d11c      	bne.n	8016760 <get_ldnumber+0x76>
			tp = *path;
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801672c:	68fb      	ldr	r3, [r7, #12]
 801672e:	1c5a      	adds	r2, r3, #1
 8016730:	60fa      	str	r2, [r7, #12]
 8016732:	781b      	ldrb	r3, [r3, #0]
 8016734:	3b30      	subs	r3, #48	@ 0x30
 8016736:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016738:	68bb      	ldr	r3, [r7, #8]
 801673a:	2b09      	cmp	r3, #9
 801673c:	d80e      	bhi.n	801675c <get_ldnumber+0x72>
 801673e:	68fa      	ldr	r2, [r7, #12]
 8016740:	697b      	ldr	r3, [r7, #20]
 8016742:	429a      	cmp	r2, r3
 8016744:	d10a      	bne.n	801675c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016746:	68bb      	ldr	r3, [r7, #8]
 8016748:	2b00      	cmp	r3, #0
 801674a:	d107      	bne.n	801675c <get_ldnumber+0x72>
					vol = (int)i;
 801674c:	68bb      	ldr	r3, [r7, #8]
 801674e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8016750:	697b      	ldr	r3, [r7, #20]
 8016752:	3301      	adds	r3, #1
 8016754:	617b      	str	r3, [r7, #20]
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	697a      	ldr	r2, [r7, #20]
 801675a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801675c:	693b      	ldr	r3, [r7, #16]
 801675e:	e002      	b.n	8016766 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8016760:	2300      	movs	r3, #0
 8016762:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8016764:	693b      	ldr	r3, [r7, #16]
}
 8016766:	4618      	mov	r0, r3
 8016768:	371c      	adds	r7, #28
 801676a:	46bd      	mov	sp, r7
 801676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016770:	4770      	bx	lr
	...

08016774 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8016774:	b580      	push	{r7, lr}
 8016776:	b082      	sub	sp, #8
 8016778:	af00      	add	r7, sp, #0
 801677a:	6078      	str	r0, [r7, #4]
 801677c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	2200      	movs	r2, #0
 8016782:	70da      	strb	r2, [r3, #3]
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	f04f 32ff 	mov.w	r2, #4294967295
 801678a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801678c:	6839      	ldr	r1, [r7, #0]
 801678e:	6878      	ldr	r0, [r7, #4]
 8016790:	f7fe fcfe 	bl	8015190 <move_window>
 8016794:	4603      	mov	r3, r0
 8016796:	2b00      	cmp	r3, #0
 8016798:	d001      	beq.n	801679e <check_fs+0x2a>
 801679a:	2304      	movs	r3, #4
 801679c:	e038      	b.n	8016810 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	3334      	adds	r3, #52	@ 0x34
 80167a2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80167a6:	4618      	mov	r0, r3
 80167a8:	f7fe fa40 	bl	8014c2c <ld_word>
 80167ac:	4603      	mov	r3, r0
 80167ae:	461a      	mov	r2, r3
 80167b0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80167b4:	429a      	cmp	r2, r3
 80167b6:	d001      	beq.n	80167bc <check_fs+0x48>
 80167b8:	2303      	movs	r3, #3
 80167ba:	e029      	b.n	8016810 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80167c2:	2be9      	cmp	r3, #233	@ 0xe9
 80167c4:	d009      	beq.n	80167da <check_fs+0x66>
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80167cc:	2beb      	cmp	r3, #235	@ 0xeb
 80167ce:	d11e      	bne.n	801680e <check_fs+0x9a>
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80167d6:	2b90      	cmp	r3, #144	@ 0x90
 80167d8:	d119      	bne.n	801680e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	3334      	adds	r3, #52	@ 0x34
 80167de:	3336      	adds	r3, #54	@ 0x36
 80167e0:	4618      	mov	r0, r3
 80167e2:	f7fe fa3c 	bl	8014c5e <ld_dword>
 80167e6:	4603      	mov	r3, r0
 80167e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80167ec:	4a0a      	ldr	r2, [pc, #40]	@ (8016818 <check_fs+0xa4>)
 80167ee:	4293      	cmp	r3, r2
 80167f0:	d101      	bne.n	80167f6 <check_fs+0x82>
 80167f2:	2300      	movs	r3, #0
 80167f4:	e00c      	b.n	8016810 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	3334      	adds	r3, #52	@ 0x34
 80167fa:	3352      	adds	r3, #82	@ 0x52
 80167fc:	4618      	mov	r0, r3
 80167fe:	f7fe fa2e 	bl	8014c5e <ld_dword>
 8016802:	4603      	mov	r3, r0
 8016804:	4a05      	ldr	r2, [pc, #20]	@ (801681c <check_fs+0xa8>)
 8016806:	4293      	cmp	r3, r2
 8016808:	d101      	bne.n	801680e <check_fs+0x9a>
 801680a:	2300      	movs	r3, #0
 801680c:	e000      	b.n	8016810 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801680e:	2302      	movs	r3, #2
}
 8016810:	4618      	mov	r0, r3
 8016812:	3708      	adds	r7, #8
 8016814:	46bd      	mov	sp, r7
 8016816:	bd80      	pop	{r7, pc}
 8016818:	00544146 	.word	0x00544146
 801681c:	33544146 	.word	0x33544146

08016820 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016820:	b580      	push	{r7, lr}
 8016822:	b096      	sub	sp, #88	@ 0x58
 8016824:	af00      	add	r7, sp, #0
 8016826:	60f8      	str	r0, [r7, #12]
 8016828:	60b9      	str	r1, [r7, #8]
 801682a:	4613      	mov	r3, r2
 801682c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801682e:	68bb      	ldr	r3, [r7, #8]
 8016830:	2200      	movs	r2, #0
 8016832:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016834:	68f8      	ldr	r0, [r7, #12]
 8016836:	f7ff ff58 	bl	80166ea <get_ldnumber>
 801683a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801683c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801683e:	2b00      	cmp	r3, #0
 8016840:	da01      	bge.n	8016846 <find_volume+0x26>
 8016842:	230b      	movs	r3, #11
 8016844:	e230      	b.n	8016ca8 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016846:	4aa1      	ldr	r2, [pc, #644]	@ (8016acc <find_volume+0x2ac>)
 8016848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801684a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801684e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8016850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016852:	2b00      	cmp	r3, #0
 8016854:	d101      	bne.n	801685a <find_volume+0x3a>
 8016856:	230c      	movs	r3, #12
 8016858:	e226      	b.n	8016ca8 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801685a:	68bb      	ldr	r3, [r7, #8]
 801685c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801685e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8016860:	79fb      	ldrb	r3, [r7, #7]
 8016862:	f023 0301 	bic.w	r3, r3, #1
 8016866:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8016868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801686a:	781b      	ldrb	r3, [r3, #0]
 801686c:	2b00      	cmp	r3, #0
 801686e:	d01a      	beq.n	80168a6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8016870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016872:	785b      	ldrb	r3, [r3, #1]
 8016874:	4618      	mov	r0, r3
 8016876:	f7fe f93b 	bl	8014af0 <disk_status>
 801687a:	4603      	mov	r3, r0
 801687c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8016880:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016884:	f003 0301 	and.w	r3, r3, #1
 8016888:	2b00      	cmp	r3, #0
 801688a:	d10c      	bne.n	80168a6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801688c:	79fb      	ldrb	r3, [r7, #7]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d007      	beq.n	80168a2 <find_volume+0x82>
 8016892:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016896:	f003 0304 	and.w	r3, r3, #4
 801689a:	2b00      	cmp	r3, #0
 801689c:	d001      	beq.n	80168a2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801689e:	230a      	movs	r3, #10
 80168a0:	e202      	b.n	8016ca8 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80168a2:	2300      	movs	r3, #0
 80168a4:	e200      	b.n	8016ca8 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80168a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168a8:	2200      	movs	r2, #0
 80168aa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80168ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80168ae:	b2da      	uxtb	r2, r3
 80168b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168b2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80168b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168b6:	785b      	ldrb	r3, [r3, #1]
 80168b8:	4618      	mov	r0, r3
 80168ba:	f7fe f933 	bl	8014b24 <disk_initialize>
 80168be:	4603      	mov	r3, r0
 80168c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80168c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80168c8:	f003 0301 	and.w	r3, r3, #1
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d001      	beq.n	80168d4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80168d0:	2303      	movs	r3, #3
 80168d2:	e1e9      	b.n	8016ca8 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80168d4:	79fb      	ldrb	r3, [r7, #7]
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	d007      	beq.n	80168ea <find_volume+0xca>
 80168da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80168de:	f003 0304 	and.w	r3, r3, #4
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d001      	beq.n	80168ea <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80168e6:	230a      	movs	r3, #10
 80168e8:	e1de      	b.n	8016ca8 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80168ea:	2300      	movs	r3, #0
 80168ec:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80168ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80168f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80168f2:	f7ff ff3f 	bl	8016774 <check_fs>
 80168f6:	4603      	mov	r3, r0
 80168f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80168fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016900:	2b02      	cmp	r3, #2
 8016902:	d149      	bne.n	8016998 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016904:	2300      	movs	r3, #0
 8016906:	643b      	str	r3, [r7, #64]	@ 0x40
 8016908:	e01e      	b.n	8016948 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801690a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801690c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016912:	011b      	lsls	r3, r3, #4
 8016914:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016918:	4413      	add	r3, r2
 801691a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801691c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801691e:	3304      	adds	r3, #4
 8016920:	781b      	ldrb	r3, [r3, #0]
 8016922:	2b00      	cmp	r3, #0
 8016924:	d006      	beq.n	8016934 <find_volume+0x114>
 8016926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016928:	3308      	adds	r3, #8
 801692a:	4618      	mov	r0, r3
 801692c:	f7fe f997 	bl	8014c5e <ld_dword>
 8016930:	4602      	mov	r2, r0
 8016932:	e000      	b.n	8016936 <find_volume+0x116>
 8016934:	2200      	movs	r2, #0
 8016936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016938:	009b      	lsls	r3, r3, #2
 801693a:	3358      	adds	r3, #88	@ 0x58
 801693c:	443b      	add	r3, r7
 801693e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016942:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016944:	3301      	adds	r3, #1
 8016946:	643b      	str	r3, [r7, #64]	@ 0x40
 8016948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801694a:	2b03      	cmp	r3, #3
 801694c:	d9dd      	bls.n	801690a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801694e:	2300      	movs	r3, #0
 8016950:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8016952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016954:	2b00      	cmp	r3, #0
 8016956:	d002      	beq.n	801695e <find_volume+0x13e>
 8016958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801695a:	3b01      	subs	r3, #1
 801695c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801695e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016960:	009b      	lsls	r3, r3, #2
 8016962:	3358      	adds	r3, #88	@ 0x58
 8016964:	443b      	add	r3, r7
 8016966:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801696a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801696c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801696e:	2b00      	cmp	r3, #0
 8016970:	d005      	beq.n	801697e <find_volume+0x15e>
 8016972:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016974:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016976:	f7ff fefd 	bl	8016774 <check_fs>
 801697a:	4603      	mov	r3, r0
 801697c:	e000      	b.n	8016980 <find_volume+0x160>
 801697e:	2303      	movs	r3, #3
 8016980:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016984:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016988:	2b01      	cmp	r3, #1
 801698a:	d905      	bls.n	8016998 <find_volume+0x178>
 801698c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801698e:	3301      	adds	r3, #1
 8016990:	643b      	str	r3, [r7, #64]	@ 0x40
 8016992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016994:	2b03      	cmp	r3, #3
 8016996:	d9e2      	bls.n	801695e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8016998:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801699c:	2b04      	cmp	r3, #4
 801699e:	d101      	bne.n	80169a4 <find_volume+0x184>
 80169a0:	2301      	movs	r3, #1
 80169a2:	e181      	b.n	8016ca8 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80169a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80169a8:	2b01      	cmp	r3, #1
 80169aa:	d901      	bls.n	80169b0 <find_volume+0x190>
 80169ac:	230d      	movs	r3, #13
 80169ae:	e17b      	b.n	8016ca8 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80169b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169b2:	3334      	adds	r3, #52	@ 0x34
 80169b4:	330b      	adds	r3, #11
 80169b6:	4618      	mov	r0, r3
 80169b8:	f7fe f938 	bl	8014c2c <ld_word>
 80169bc:	4603      	mov	r3, r0
 80169be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80169c2:	d001      	beq.n	80169c8 <find_volume+0x1a8>
 80169c4:	230d      	movs	r3, #13
 80169c6:	e16f      	b.n	8016ca8 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80169c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169ca:	3334      	adds	r3, #52	@ 0x34
 80169cc:	3316      	adds	r3, #22
 80169ce:	4618      	mov	r0, r3
 80169d0:	f7fe f92c 	bl	8014c2c <ld_word>
 80169d4:	4603      	mov	r3, r0
 80169d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80169d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d106      	bne.n	80169ec <find_volume+0x1cc>
 80169de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169e0:	3334      	adds	r3, #52	@ 0x34
 80169e2:	3324      	adds	r3, #36	@ 0x24
 80169e4:	4618      	mov	r0, r3
 80169e6:	f7fe f93a 	bl	8014c5e <ld_dword>
 80169ea:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80169ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80169f0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80169f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169f4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80169f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169fa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80169fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169fe:	789b      	ldrb	r3, [r3, #2]
 8016a00:	2b01      	cmp	r3, #1
 8016a02:	d005      	beq.n	8016a10 <find_volume+0x1f0>
 8016a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a06:	789b      	ldrb	r3, [r3, #2]
 8016a08:	2b02      	cmp	r3, #2
 8016a0a:	d001      	beq.n	8016a10 <find_volume+0x1f0>
 8016a0c:	230d      	movs	r3, #13
 8016a0e:	e14b      	b.n	8016ca8 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a12:	789b      	ldrb	r3, [r3, #2]
 8016a14:	461a      	mov	r2, r3
 8016a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016a18:	fb02 f303 	mul.w	r3, r2, r3
 8016a1c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8016a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8016a24:	461a      	mov	r2, r3
 8016a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a28:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8016a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a2c:	895b      	ldrh	r3, [r3, #10]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d008      	beq.n	8016a44 <find_volume+0x224>
 8016a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a34:	895b      	ldrh	r3, [r3, #10]
 8016a36:	461a      	mov	r2, r3
 8016a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a3a:	895b      	ldrh	r3, [r3, #10]
 8016a3c:	3b01      	subs	r3, #1
 8016a3e:	4013      	ands	r3, r2
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d001      	beq.n	8016a48 <find_volume+0x228>
 8016a44:	230d      	movs	r3, #13
 8016a46:	e12f      	b.n	8016ca8 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a4a:	3334      	adds	r3, #52	@ 0x34
 8016a4c:	3311      	adds	r3, #17
 8016a4e:	4618      	mov	r0, r3
 8016a50:	f7fe f8ec 	bl	8014c2c <ld_word>
 8016a54:	4603      	mov	r3, r0
 8016a56:	461a      	mov	r2, r3
 8016a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a5a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8016a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a5e:	891b      	ldrh	r3, [r3, #8]
 8016a60:	f003 030f 	and.w	r3, r3, #15
 8016a64:	b29b      	uxth	r3, r3
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d001      	beq.n	8016a6e <find_volume+0x24e>
 8016a6a:	230d      	movs	r3, #13
 8016a6c:	e11c      	b.n	8016ca8 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8016a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a70:	3334      	adds	r3, #52	@ 0x34
 8016a72:	3313      	adds	r3, #19
 8016a74:	4618      	mov	r0, r3
 8016a76:	f7fe f8d9 	bl	8014c2c <ld_word>
 8016a7a:	4603      	mov	r3, r0
 8016a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8016a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	d106      	bne.n	8016a92 <find_volume+0x272>
 8016a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a86:	3334      	adds	r3, #52	@ 0x34
 8016a88:	3320      	adds	r3, #32
 8016a8a:	4618      	mov	r0, r3
 8016a8c:	f7fe f8e7 	bl	8014c5e <ld_dword>
 8016a90:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8016a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a94:	3334      	adds	r3, #52	@ 0x34
 8016a96:	330e      	adds	r3, #14
 8016a98:	4618      	mov	r0, r3
 8016a9a:	f7fe f8c7 	bl	8014c2c <ld_word>
 8016a9e:	4603      	mov	r3, r0
 8016aa0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8016aa2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d101      	bne.n	8016aac <find_volume+0x28c>
 8016aa8:	230d      	movs	r3, #13
 8016aaa:	e0fd      	b.n	8016ca8 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016aac:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016ab0:	4413      	add	r3, r2
 8016ab2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ab4:	8912      	ldrh	r2, [r2, #8]
 8016ab6:	0912      	lsrs	r2, r2, #4
 8016ab8:	b292      	uxth	r2, r2
 8016aba:	4413      	add	r3, r2
 8016abc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8016abe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ac2:	429a      	cmp	r2, r3
 8016ac4:	d204      	bcs.n	8016ad0 <find_volume+0x2b0>
 8016ac6:	230d      	movs	r3, #13
 8016ac8:	e0ee      	b.n	8016ca8 <find_volume+0x488>
 8016aca:	bf00      	nop
 8016acc:	2000299c 	.word	0x2000299c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016ad0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ad4:	1ad3      	subs	r3, r2, r3
 8016ad6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ad8:	8952      	ldrh	r2, [r2, #10]
 8016ada:	fbb3 f3f2 	udiv	r3, r3, r2
 8016ade:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	d101      	bne.n	8016aea <find_volume+0x2ca>
 8016ae6:	230d      	movs	r3, #13
 8016ae8:	e0de      	b.n	8016ca8 <find_volume+0x488>
		fmt = FS_FAT32;
 8016aea:	2303      	movs	r3, #3
 8016aec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016af2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016af6:	4293      	cmp	r3, r2
 8016af8:	d802      	bhi.n	8016b00 <find_volume+0x2e0>
 8016afa:	2302      	movs	r3, #2
 8016afc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b02:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016b06:	4293      	cmp	r3, r2
 8016b08:	d802      	bhi.n	8016b10 <find_volume+0x2f0>
 8016b0a:	2301      	movs	r3, #1
 8016b0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b12:	1c9a      	adds	r2, r3, #2
 8016b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b16:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8016b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016b1c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016b1e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016b20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b22:	441a      	add	r2, r3
 8016b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b26:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8016b28:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b2c:	441a      	add	r2, r3
 8016b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b30:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8016b32:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016b36:	2b03      	cmp	r3, #3
 8016b38:	d11e      	bne.n	8016b78 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b3c:	3334      	adds	r3, #52	@ 0x34
 8016b3e:	332a      	adds	r3, #42	@ 0x2a
 8016b40:	4618      	mov	r0, r3
 8016b42:	f7fe f873 	bl	8014c2c <ld_word>
 8016b46:	4603      	mov	r3, r0
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d001      	beq.n	8016b50 <find_volume+0x330>
 8016b4c:	230d      	movs	r3, #13
 8016b4e:	e0ab      	b.n	8016ca8 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b52:	891b      	ldrh	r3, [r3, #8]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d001      	beq.n	8016b5c <find_volume+0x33c>
 8016b58:	230d      	movs	r3, #13
 8016b5a:	e0a5      	b.n	8016ca8 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b5e:	3334      	adds	r3, #52	@ 0x34
 8016b60:	332c      	adds	r3, #44	@ 0x2c
 8016b62:	4618      	mov	r0, r3
 8016b64:	f7fe f87b 	bl	8014c5e <ld_dword>
 8016b68:	4602      	mov	r2, r0
 8016b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b6c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b70:	699b      	ldr	r3, [r3, #24]
 8016b72:	009b      	lsls	r3, r3, #2
 8016b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8016b76:	e01f      	b.n	8016bb8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b7a:	891b      	ldrh	r3, [r3, #8]
 8016b7c:	2b00      	cmp	r3, #0
 8016b7e:	d101      	bne.n	8016b84 <find_volume+0x364>
 8016b80:	230d      	movs	r3, #13
 8016b82:	e091      	b.n	8016ca8 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016b8a:	441a      	add	r2, r3
 8016b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b8e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016b90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016b94:	2b02      	cmp	r3, #2
 8016b96:	d103      	bne.n	8016ba0 <find_volume+0x380>
 8016b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b9a:	699b      	ldr	r3, [r3, #24]
 8016b9c:	005b      	lsls	r3, r3, #1
 8016b9e:	e00a      	b.n	8016bb6 <find_volume+0x396>
 8016ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ba2:	699a      	ldr	r2, [r3, #24]
 8016ba4:	4613      	mov	r3, r2
 8016ba6:	005b      	lsls	r3, r3, #1
 8016ba8:	4413      	add	r3, r2
 8016baa:	085a      	lsrs	r2, r3, #1
 8016bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bae:	699b      	ldr	r3, [r3, #24]
 8016bb0:	f003 0301 	and.w	r3, r3, #1
 8016bb4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016bb6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bba:	69da      	ldr	r2, [r3, #28]
 8016bbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016bbe:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016bc2:	0a5b      	lsrs	r3, r3, #9
 8016bc4:	429a      	cmp	r2, r3
 8016bc6:	d201      	bcs.n	8016bcc <find_volume+0x3ac>
 8016bc8:	230d      	movs	r3, #13
 8016bca:	e06d      	b.n	8016ca8 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bce:	f04f 32ff 	mov.w	r2, #4294967295
 8016bd2:	615a      	str	r2, [r3, #20]
 8016bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bd6:	695a      	ldr	r2, [r3, #20]
 8016bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bda:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bde:	2280      	movs	r2, #128	@ 0x80
 8016be0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016be2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016be6:	2b03      	cmp	r3, #3
 8016be8:	d149      	bne.n	8016c7e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bec:	3334      	adds	r3, #52	@ 0x34
 8016bee:	3330      	adds	r3, #48	@ 0x30
 8016bf0:	4618      	mov	r0, r3
 8016bf2:	f7fe f81b 	bl	8014c2c <ld_word>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	2b01      	cmp	r3, #1
 8016bfa:	d140      	bne.n	8016c7e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bfe:	3301      	adds	r3, #1
 8016c00:	4619      	mov	r1, r3
 8016c02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016c04:	f7fe fac4 	bl	8015190 <move_window>
 8016c08:	4603      	mov	r3, r0
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d137      	bne.n	8016c7e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c10:	2200      	movs	r2, #0
 8016c12:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c16:	3334      	adds	r3, #52	@ 0x34
 8016c18:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016c1c:	4618      	mov	r0, r3
 8016c1e:	f7fe f805 	bl	8014c2c <ld_word>
 8016c22:	4603      	mov	r3, r0
 8016c24:	461a      	mov	r2, r3
 8016c26:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016c2a:	429a      	cmp	r2, r3
 8016c2c:	d127      	bne.n	8016c7e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c30:	3334      	adds	r3, #52	@ 0x34
 8016c32:	4618      	mov	r0, r3
 8016c34:	f7fe f813 	bl	8014c5e <ld_dword>
 8016c38:	4603      	mov	r3, r0
 8016c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8016cb0 <find_volume+0x490>)
 8016c3c:	4293      	cmp	r3, r2
 8016c3e:	d11e      	bne.n	8016c7e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c42:	3334      	adds	r3, #52	@ 0x34
 8016c44:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016c48:	4618      	mov	r0, r3
 8016c4a:	f7fe f808 	bl	8014c5e <ld_dword>
 8016c4e:	4603      	mov	r3, r0
 8016c50:	4a18      	ldr	r2, [pc, #96]	@ (8016cb4 <find_volume+0x494>)
 8016c52:	4293      	cmp	r3, r2
 8016c54:	d113      	bne.n	8016c7e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c58:	3334      	adds	r3, #52	@ 0x34
 8016c5a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016c5e:	4618      	mov	r0, r3
 8016c60:	f7fd fffd 	bl	8014c5e <ld_dword>
 8016c64:	4602      	mov	r2, r0
 8016c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c68:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c6c:	3334      	adds	r3, #52	@ 0x34
 8016c6e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016c72:	4618      	mov	r0, r3
 8016c74:	f7fd fff3 	bl	8014c5e <ld_dword>
 8016c78:	4602      	mov	r2, r0
 8016c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c7c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c80:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016c84:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016c86:	4b0c      	ldr	r3, [pc, #48]	@ (8016cb8 <find_volume+0x498>)
 8016c88:	881b      	ldrh	r3, [r3, #0]
 8016c8a:	3301      	adds	r3, #1
 8016c8c:	b29a      	uxth	r2, r3
 8016c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8016cb8 <find_volume+0x498>)
 8016c90:	801a      	strh	r2, [r3, #0]
 8016c92:	4b09      	ldr	r3, [pc, #36]	@ (8016cb8 <find_volume+0x498>)
 8016c94:	881a      	ldrh	r2, [r3, #0]
 8016c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c98:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8016c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c9c:	4a07      	ldr	r2, [pc, #28]	@ (8016cbc <find_volume+0x49c>)
 8016c9e:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016ca0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016ca2:	f7fe fa0d 	bl	80150c0 <clear_lock>
#endif
	return FR_OK;
 8016ca6:	2300      	movs	r3, #0
}
 8016ca8:	4618      	mov	r0, r3
 8016caa:	3758      	adds	r7, #88	@ 0x58
 8016cac:	46bd      	mov	sp, r7
 8016cae:	bd80      	pop	{r7, pc}
 8016cb0:	41615252 	.word	0x41615252
 8016cb4:	61417272 	.word	0x61417272
 8016cb8:	200029a0 	.word	0x200029a0
 8016cbc:	200029c4 	.word	0x200029c4

08016cc0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016cc0:	b580      	push	{r7, lr}
 8016cc2:	b084      	sub	sp, #16
 8016cc4:	af00      	add	r7, sp, #0
 8016cc6:	6078      	str	r0, [r7, #4]
 8016cc8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016cca:	2309      	movs	r3, #9
 8016ccc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d01c      	beq.n	8016d0e <validate+0x4e>
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d018      	beq.n	8016d0e <validate+0x4e>
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	781b      	ldrb	r3, [r3, #0]
 8016ce2:	2b00      	cmp	r3, #0
 8016ce4:	d013      	beq.n	8016d0e <validate+0x4e>
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	889a      	ldrh	r2, [r3, #4]
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	88db      	ldrh	r3, [r3, #6]
 8016cf0:	429a      	cmp	r2, r3
 8016cf2:	d10c      	bne.n	8016d0e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	785b      	ldrb	r3, [r3, #1]
 8016cfa:	4618      	mov	r0, r3
 8016cfc:	f7fd fef8 	bl	8014af0 <disk_status>
 8016d00:	4603      	mov	r3, r0
 8016d02:	f003 0301 	and.w	r3, r3, #1
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d101      	bne.n	8016d0e <validate+0x4e>
			res = FR_OK;
 8016d0a:	2300      	movs	r3, #0
 8016d0c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016d0e:	7bfb      	ldrb	r3, [r7, #15]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d102      	bne.n	8016d1a <validate+0x5a>
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	e000      	b.n	8016d1c <validate+0x5c>
 8016d1a:	2300      	movs	r3, #0
 8016d1c:	683a      	ldr	r2, [r7, #0]
 8016d1e:	6013      	str	r3, [r2, #0]
	return res;
 8016d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d22:	4618      	mov	r0, r3
 8016d24:	3710      	adds	r7, #16
 8016d26:	46bd      	mov	sp, r7
 8016d28:	bd80      	pop	{r7, pc}
	...

08016d2c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016d2c:	b580      	push	{r7, lr}
 8016d2e:	b088      	sub	sp, #32
 8016d30:	af00      	add	r7, sp, #0
 8016d32:	60f8      	str	r0, [r7, #12]
 8016d34:	60b9      	str	r1, [r7, #8]
 8016d36:	4613      	mov	r3, r2
 8016d38:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016d3a:	68bb      	ldr	r3, [r7, #8]
 8016d3c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016d3e:	f107 0310 	add.w	r3, r7, #16
 8016d42:	4618      	mov	r0, r3
 8016d44:	f7ff fcd1 	bl	80166ea <get_ldnumber>
 8016d48:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016d4a:	69fb      	ldr	r3, [r7, #28]
 8016d4c:	2b00      	cmp	r3, #0
 8016d4e:	da01      	bge.n	8016d54 <f_mount+0x28>
 8016d50:	230b      	movs	r3, #11
 8016d52:	e02b      	b.n	8016dac <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016d54:	4a17      	ldr	r2, [pc, #92]	@ (8016db4 <f_mount+0x88>)
 8016d56:	69fb      	ldr	r3, [r7, #28]
 8016d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016d5c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016d5e:	69bb      	ldr	r3, [r7, #24]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d005      	beq.n	8016d70 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016d64:	69b8      	ldr	r0, [r7, #24]
 8016d66:	f7fe f9ab 	bl	80150c0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016d6a:	69bb      	ldr	r3, [r7, #24]
 8016d6c:	2200      	movs	r2, #0
 8016d6e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d002      	beq.n	8016d7c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016d76:	68fb      	ldr	r3, [r7, #12]
 8016d78:	2200      	movs	r2, #0
 8016d7a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016d7c:	68fa      	ldr	r2, [r7, #12]
 8016d7e:	490d      	ldr	r1, [pc, #52]	@ (8016db4 <f_mount+0x88>)
 8016d80:	69fb      	ldr	r3, [r7, #28]
 8016d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016d86:	68fb      	ldr	r3, [r7, #12]
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	d002      	beq.n	8016d92 <f_mount+0x66>
 8016d8c:	79fb      	ldrb	r3, [r7, #7]
 8016d8e:	2b01      	cmp	r3, #1
 8016d90:	d001      	beq.n	8016d96 <f_mount+0x6a>
 8016d92:	2300      	movs	r3, #0
 8016d94:	e00a      	b.n	8016dac <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016d96:	f107 010c 	add.w	r1, r7, #12
 8016d9a:	f107 0308 	add.w	r3, r7, #8
 8016d9e:	2200      	movs	r2, #0
 8016da0:	4618      	mov	r0, r3
 8016da2:	f7ff fd3d 	bl	8016820 <find_volume>
 8016da6:	4603      	mov	r3, r0
 8016da8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8016dac:	4618      	mov	r0, r3
 8016dae:	3720      	adds	r7, #32
 8016db0:	46bd      	mov	sp, r7
 8016db2:	bd80      	pop	{r7, pc}
 8016db4:	2000299c 	.word	0x2000299c

08016db8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016db8:	b580      	push	{r7, lr}
 8016dba:	b09a      	sub	sp, #104	@ 0x68
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	60f8      	str	r0, [r7, #12]
 8016dc0:	60b9      	str	r1, [r7, #8]
 8016dc2:	4613      	mov	r3, r2
 8016dc4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d101      	bne.n	8016dd0 <f_open+0x18>
 8016dcc:	2309      	movs	r3, #9
 8016dce:	e1a9      	b.n	8017124 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016dd0:	79fb      	ldrb	r3, [r7, #7]
 8016dd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016dd6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016dd8:	79fa      	ldrb	r2, [r7, #7]
 8016dda:	f107 0114 	add.w	r1, r7, #20
 8016dde:	f107 0308 	add.w	r3, r7, #8
 8016de2:	4618      	mov	r0, r3
 8016de4:	f7ff fd1c 	bl	8016820 <find_volume>
 8016de8:	4603      	mov	r3, r0
 8016dea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8016dee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	f040 818d 	bne.w	8017112 <f_open+0x35a>
		dj.obj.fs = fs;
 8016df8:	697b      	ldr	r3, [r7, #20]
 8016dfa:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016dfc:	68ba      	ldr	r2, [r7, #8]
 8016dfe:	f107 0318 	add.w	r3, r7, #24
 8016e02:	4611      	mov	r1, r2
 8016e04:	4618      	mov	r0, r3
 8016e06:	f7ff fbff 	bl	8016608 <follow_path>
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016e10:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d118      	bne.n	8016e4a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016e18:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016e1c:	b25b      	sxtb	r3, r3
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	da03      	bge.n	8016e2a <f_open+0x72>
				res = FR_INVALID_NAME;
 8016e22:	2306      	movs	r3, #6
 8016e24:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016e28:	e00f      	b.n	8016e4a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016e2a:	79fb      	ldrb	r3, [r7, #7]
 8016e2c:	2b01      	cmp	r3, #1
 8016e2e:	bf8c      	ite	hi
 8016e30:	2301      	movhi	r3, #1
 8016e32:	2300      	movls	r3, #0
 8016e34:	b2db      	uxtb	r3, r3
 8016e36:	461a      	mov	r2, r3
 8016e38:	f107 0318 	add.w	r3, r7, #24
 8016e3c:	4611      	mov	r1, r2
 8016e3e:	4618      	mov	r0, r3
 8016e40:	f7fd fff6 	bl	8014e30 <chk_lock>
 8016e44:	4603      	mov	r3, r0
 8016e46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016e4a:	79fb      	ldrb	r3, [r7, #7]
 8016e4c:	f003 031c 	and.w	r3, r3, #28
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d07f      	beq.n	8016f54 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016e54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	d017      	beq.n	8016e8c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016e5c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e60:	2b04      	cmp	r3, #4
 8016e62:	d10e      	bne.n	8016e82 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016e64:	f7fe f840 	bl	8014ee8 <enq_lock>
 8016e68:	4603      	mov	r3, r0
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d006      	beq.n	8016e7c <f_open+0xc4>
 8016e6e:	f107 0318 	add.w	r3, r7, #24
 8016e72:	4618      	mov	r0, r3
 8016e74:	f7ff f918 	bl	80160a8 <dir_register>
 8016e78:	4603      	mov	r3, r0
 8016e7a:	e000      	b.n	8016e7e <f_open+0xc6>
 8016e7c:	2312      	movs	r3, #18
 8016e7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016e82:	79fb      	ldrb	r3, [r7, #7]
 8016e84:	f043 0308 	orr.w	r3, r3, #8
 8016e88:	71fb      	strb	r3, [r7, #7]
 8016e8a:	e010      	b.n	8016eae <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016e8c:	7fbb      	ldrb	r3, [r7, #30]
 8016e8e:	f003 0311 	and.w	r3, r3, #17
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d003      	beq.n	8016e9e <f_open+0xe6>
					res = FR_DENIED;
 8016e96:	2307      	movs	r3, #7
 8016e98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016e9c:	e007      	b.n	8016eae <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016e9e:	79fb      	ldrb	r3, [r7, #7]
 8016ea0:	f003 0304 	and.w	r3, r3, #4
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d002      	beq.n	8016eae <f_open+0xf6>
 8016ea8:	2308      	movs	r3, #8
 8016eaa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016eae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d168      	bne.n	8016f88 <f_open+0x1d0>
 8016eb6:	79fb      	ldrb	r3, [r7, #7]
 8016eb8:	f003 0308 	and.w	r3, r3, #8
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d063      	beq.n	8016f88 <f_open+0x1d0>
				dw = GET_FATTIME();
 8016ec0:	f7fc f974 	bl	80131ac <get_fattime>
 8016ec4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ec8:	330e      	adds	r3, #14
 8016eca:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016ecc:	4618      	mov	r0, r3
 8016ece:	f7fd ff04 	bl	8014cda <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ed4:	3316      	adds	r3, #22
 8016ed6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016ed8:	4618      	mov	r0, r3
 8016eda:	f7fd fefe 	bl	8014cda <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ee0:	330b      	adds	r3, #11
 8016ee2:	2220      	movs	r2, #32
 8016ee4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016ee6:	697b      	ldr	r3, [r7, #20]
 8016ee8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016eea:	4611      	mov	r1, r2
 8016eec:	4618      	mov	r0, r3
 8016eee:	f7fe fe53 	bl	8015b98 <ld_clust>
 8016ef2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016ef4:	697b      	ldr	r3, [r7, #20]
 8016ef6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016ef8:	2200      	movs	r2, #0
 8016efa:	4618      	mov	r0, r3
 8016efc:	f7fe fe6b 	bl	8015bd6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f02:	331c      	adds	r3, #28
 8016f04:	2100      	movs	r1, #0
 8016f06:	4618      	mov	r0, r3
 8016f08:	f7fd fee7 	bl	8014cda <st_dword>
					fs->wflag = 1;
 8016f0c:	697b      	ldr	r3, [r7, #20]
 8016f0e:	2201      	movs	r2, #1
 8016f10:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016f12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d037      	beq.n	8016f88 <f_open+0x1d0>
						dw = fs->winsect;
 8016f18:	697b      	ldr	r3, [r7, #20]
 8016f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016f1c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016f1e:	f107 0318 	add.w	r3, r7, #24
 8016f22:	2200      	movs	r2, #0
 8016f24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016f26:	4618      	mov	r0, r3
 8016f28:	f7fe fb7e 	bl	8015628 <remove_chain>
 8016f2c:	4603      	mov	r3, r0
 8016f2e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016f32:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d126      	bne.n	8016f88 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016f3a:	697b      	ldr	r3, [r7, #20]
 8016f3c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016f3e:	4618      	mov	r0, r3
 8016f40:	f7fe f926 	bl	8015190 <move_window>
 8016f44:	4603      	mov	r3, r0
 8016f46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016f4a:	697b      	ldr	r3, [r7, #20]
 8016f4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016f4e:	3a01      	subs	r2, #1
 8016f50:	611a      	str	r2, [r3, #16]
 8016f52:	e019      	b.n	8016f88 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016f54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	d115      	bne.n	8016f88 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016f5c:	7fbb      	ldrb	r3, [r7, #30]
 8016f5e:	f003 0310 	and.w	r3, r3, #16
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d003      	beq.n	8016f6e <f_open+0x1b6>
					res = FR_NO_FILE;
 8016f66:	2304      	movs	r3, #4
 8016f68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016f6c:	e00c      	b.n	8016f88 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016f6e:	79fb      	ldrb	r3, [r7, #7]
 8016f70:	f003 0302 	and.w	r3, r3, #2
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d007      	beq.n	8016f88 <f_open+0x1d0>
 8016f78:	7fbb      	ldrb	r3, [r7, #30]
 8016f7a:	f003 0301 	and.w	r3, r3, #1
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	d002      	beq.n	8016f88 <f_open+0x1d0>
						res = FR_DENIED;
 8016f82:	2307      	movs	r3, #7
 8016f84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016f88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d126      	bne.n	8016fde <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016f90:	79fb      	ldrb	r3, [r7, #7]
 8016f92:	f003 0308 	and.w	r3, r3, #8
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d003      	beq.n	8016fa2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016f9a:	79fb      	ldrb	r3, [r7, #7]
 8016f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016fa0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016fa2:	697b      	ldr	r3, [r7, #20]
 8016fa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016fa6:	68fb      	ldr	r3, [r7, #12]
 8016fa8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016faa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016fb0:	79fb      	ldrb	r3, [r7, #7]
 8016fb2:	2b01      	cmp	r3, #1
 8016fb4:	bf8c      	ite	hi
 8016fb6:	2301      	movhi	r3, #1
 8016fb8:	2300      	movls	r3, #0
 8016fba:	b2db      	uxtb	r3, r3
 8016fbc:	461a      	mov	r2, r3
 8016fbe:	f107 0318 	add.w	r3, r7, #24
 8016fc2:	4611      	mov	r1, r2
 8016fc4:	4618      	mov	r0, r3
 8016fc6:	f7fd ffb1 	bl	8014f2c <inc_lock>
 8016fca:	4602      	mov	r2, r0
 8016fcc:	68fb      	ldr	r3, [r7, #12]
 8016fce:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	691b      	ldr	r3, [r3, #16]
 8016fd4:	2b00      	cmp	r3, #0
 8016fd6:	d102      	bne.n	8016fde <f_open+0x226>
 8016fd8:	2302      	movs	r3, #2
 8016fda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016fde:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	f040 8095 	bne.w	8017112 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016fe8:	697b      	ldr	r3, [r7, #20]
 8016fea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016fec:	4611      	mov	r1, r2
 8016fee:	4618      	mov	r0, r3
 8016ff0:	f7fe fdd2 	bl	8015b98 <ld_clust>
 8016ff4:	4602      	mov	r2, r0
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ffc:	331c      	adds	r3, #28
 8016ffe:	4618      	mov	r0, r3
 8017000:	f7fd fe2d 	bl	8014c5e <ld_dword>
 8017004:	4602      	mov	r2, r0
 8017006:	68fb      	ldr	r3, [r7, #12]
 8017008:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	2200      	movs	r2, #0
 801700e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8017010:	697a      	ldr	r2, [r7, #20]
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8017016:	697b      	ldr	r3, [r7, #20]
 8017018:	88da      	ldrh	r2, [r3, #6]
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	79fa      	ldrb	r2, [r7, #7]
 8017022:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8017024:	68fb      	ldr	r3, [r7, #12]
 8017026:	2200      	movs	r2, #0
 8017028:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	2200      	movs	r2, #0
 801702e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	2200      	movs	r2, #0
 8017034:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	3330      	adds	r3, #48	@ 0x30
 801703a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801703e:	2100      	movs	r1, #0
 8017040:	4618      	mov	r0, r3
 8017042:	f7fd fe97 	bl	8014d74 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8017046:	79fb      	ldrb	r3, [r7, #7]
 8017048:	f003 0320 	and.w	r3, r3, #32
 801704c:	2b00      	cmp	r3, #0
 801704e:	d060      	beq.n	8017112 <f_open+0x35a>
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	68db      	ldr	r3, [r3, #12]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d05c      	beq.n	8017112 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	68da      	ldr	r2, [r3, #12]
 801705c:	68fb      	ldr	r3, [r7, #12]
 801705e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8017060:	697b      	ldr	r3, [r7, #20]
 8017062:	895b      	ldrh	r3, [r3, #10]
 8017064:	025b      	lsls	r3, r3, #9
 8017066:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	689b      	ldr	r3, [r3, #8]
 801706c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	68db      	ldr	r3, [r3, #12]
 8017072:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017074:	e016      	b.n	80170a4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8017076:	68fb      	ldr	r3, [r7, #12]
 8017078:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801707a:	4618      	mov	r0, r3
 801707c:	f7fe f943 	bl	8015306 <get_fat>
 8017080:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8017082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017084:	2b01      	cmp	r3, #1
 8017086:	d802      	bhi.n	801708e <f_open+0x2d6>
 8017088:	2302      	movs	r3, #2
 801708a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801708e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017094:	d102      	bne.n	801709c <f_open+0x2e4>
 8017096:	2301      	movs	r3, #1
 8017098:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801709c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801709e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80170a0:	1ad3      	subs	r3, r2, r3
 80170a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80170a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d103      	bne.n	80170b4 <f_open+0x2fc>
 80170ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80170ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80170b0:	429a      	cmp	r2, r3
 80170b2:	d8e0      	bhi.n	8017076 <f_open+0x2be>
				}
				fp->clust = clst;
 80170b4:	68fb      	ldr	r3, [r7, #12]
 80170b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80170b8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80170ba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d127      	bne.n	8017112 <f_open+0x35a>
 80170c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80170c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d022      	beq.n	8017112 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80170cc:	697b      	ldr	r3, [r7, #20]
 80170ce:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80170d0:	4618      	mov	r0, r3
 80170d2:	f7fe f8f9 	bl	80152c8 <clust2sect>
 80170d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80170d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d103      	bne.n	80170e6 <f_open+0x32e>
						res = FR_INT_ERR;
 80170de:	2302      	movs	r3, #2
 80170e0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80170e4:	e015      	b.n	8017112 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80170e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80170e8:	0a5a      	lsrs	r2, r3, #9
 80170ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80170ec:	441a      	add	r2, r3
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80170f2:	697b      	ldr	r3, [r7, #20]
 80170f4:	7858      	ldrb	r0, [r3, #1]
 80170f6:	68fb      	ldr	r3, [r7, #12]
 80170f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80170fc:	68fb      	ldr	r3, [r7, #12]
 80170fe:	6a1a      	ldr	r2, [r3, #32]
 8017100:	2301      	movs	r3, #1
 8017102:	f7fd fd35 	bl	8014b70 <disk_read>
 8017106:	4603      	mov	r3, r0
 8017108:	2b00      	cmp	r3, #0
 801710a:	d002      	beq.n	8017112 <f_open+0x35a>
 801710c:	2301      	movs	r3, #1
 801710e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8017112:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017116:	2b00      	cmp	r3, #0
 8017118:	d002      	beq.n	8017120 <f_open+0x368>
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	2200      	movs	r2, #0
 801711e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017120:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8017124:	4618      	mov	r0, r3
 8017126:	3768      	adds	r7, #104	@ 0x68
 8017128:	46bd      	mov	sp, r7
 801712a:	bd80      	pop	{r7, pc}

0801712c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801712c:	b580      	push	{r7, lr}
 801712e:	b08c      	sub	sp, #48	@ 0x30
 8017130:	af00      	add	r7, sp, #0
 8017132:	60f8      	str	r0, [r7, #12]
 8017134:	60b9      	str	r1, [r7, #8]
 8017136:	607a      	str	r2, [r7, #4]
 8017138:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801713a:	68bb      	ldr	r3, [r7, #8]
 801713c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801713e:	683b      	ldr	r3, [r7, #0]
 8017140:	2200      	movs	r2, #0
 8017142:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	f107 0210 	add.w	r2, r7, #16
 801714a:	4611      	mov	r1, r2
 801714c:	4618      	mov	r0, r3
 801714e:	f7ff fdb7 	bl	8016cc0 <validate>
 8017152:	4603      	mov	r3, r0
 8017154:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8017158:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801715c:	2b00      	cmp	r3, #0
 801715e:	d107      	bne.n	8017170 <f_write+0x44>
 8017160:	68fb      	ldr	r3, [r7, #12]
 8017162:	7d5b      	ldrb	r3, [r3, #21]
 8017164:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017168:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801716c:	2b00      	cmp	r3, #0
 801716e:	d002      	beq.n	8017176 <f_write+0x4a>
 8017170:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017174:	e14b      	b.n	801740e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	7d1b      	ldrb	r3, [r3, #20]
 801717a:	f003 0302 	and.w	r3, r3, #2
 801717e:	2b00      	cmp	r3, #0
 8017180:	d101      	bne.n	8017186 <f_write+0x5a>
 8017182:	2307      	movs	r3, #7
 8017184:	e143      	b.n	801740e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8017186:	68fb      	ldr	r3, [r7, #12]
 8017188:	699a      	ldr	r2, [r3, #24]
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	441a      	add	r2, r3
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	699b      	ldr	r3, [r3, #24]
 8017192:	429a      	cmp	r2, r3
 8017194:	f080 812d 	bcs.w	80173f2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	699b      	ldr	r3, [r3, #24]
 801719c:	43db      	mvns	r3, r3
 801719e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80171a0:	e127      	b.n	80173f2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80171a2:	68fb      	ldr	r3, [r7, #12]
 80171a4:	699b      	ldr	r3, [r3, #24]
 80171a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	f040 80e3 	bne.w	8017376 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	699b      	ldr	r3, [r3, #24]
 80171b4:	0a5b      	lsrs	r3, r3, #9
 80171b6:	693a      	ldr	r2, [r7, #16]
 80171b8:	8952      	ldrh	r2, [r2, #10]
 80171ba:	3a01      	subs	r2, #1
 80171bc:	4013      	ands	r3, r2
 80171be:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80171c0:	69bb      	ldr	r3, [r7, #24]
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d143      	bne.n	801724e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	699b      	ldr	r3, [r3, #24]
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d10c      	bne.n	80171e8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80171ce:	68fb      	ldr	r3, [r7, #12]
 80171d0:	689b      	ldr	r3, [r3, #8]
 80171d2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80171d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d11a      	bne.n	8017210 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	2100      	movs	r1, #0
 80171de:	4618      	mov	r0, r3
 80171e0:	f7fe fa87 	bl	80156f2 <create_chain>
 80171e4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80171e6:	e013      	b.n	8017210 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80171e8:	68fb      	ldr	r3, [r7, #12]
 80171ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d007      	beq.n	8017200 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	699b      	ldr	r3, [r3, #24]
 80171f4:	4619      	mov	r1, r3
 80171f6:	68f8      	ldr	r0, [r7, #12]
 80171f8:	f7fe fb13 	bl	8015822 <clmt_clust>
 80171fc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80171fe:	e007      	b.n	8017210 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8017200:	68fa      	ldr	r2, [r7, #12]
 8017202:	68fb      	ldr	r3, [r7, #12]
 8017204:	69db      	ldr	r3, [r3, #28]
 8017206:	4619      	mov	r1, r3
 8017208:	4610      	mov	r0, r2
 801720a:	f7fe fa72 	bl	80156f2 <create_chain>
 801720e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017212:	2b00      	cmp	r3, #0
 8017214:	f000 80f2 	beq.w	80173fc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8017218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801721a:	2b01      	cmp	r3, #1
 801721c:	d104      	bne.n	8017228 <f_write+0xfc>
 801721e:	68fb      	ldr	r3, [r7, #12]
 8017220:	2202      	movs	r2, #2
 8017222:	755a      	strb	r2, [r3, #21]
 8017224:	2302      	movs	r3, #2
 8017226:	e0f2      	b.n	801740e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801722e:	d104      	bne.n	801723a <f_write+0x10e>
 8017230:	68fb      	ldr	r3, [r7, #12]
 8017232:	2201      	movs	r2, #1
 8017234:	755a      	strb	r2, [r3, #21]
 8017236:	2301      	movs	r3, #1
 8017238:	e0e9      	b.n	801740e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801723e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8017240:	68fb      	ldr	r3, [r7, #12]
 8017242:	689b      	ldr	r3, [r3, #8]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d102      	bne.n	801724e <f_write+0x122>
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801724c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	7d1b      	ldrb	r3, [r3, #20]
 8017252:	b25b      	sxtb	r3, r3
 8017254:	2b00      	cmp	r3, #0
 8017256:	da18      	bge.n	801728a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017258:	693b      	ldr	r3, [r7, #16]
 801725a:	7858      	ldrb	r0, [r3, #1]
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017262:	68fb      	ldr	r3, [r7, #12]
 8017264:	6a1a      	ldr	r2, [r3, #32]
 8017266:	2301      	movs	r3, #1
 8017268:	f7fd fca2 	bl	8014bb0 <disk_write>
 801726c:	4603      	mov	r3, r0
 801726e:	2b00      	cmp	r3, #0
 8017270:	d004      	beq.n	801727c <f_write+0x150>
 8017272:	68fb      	ldr	r3, [r7, #12]
 8017274:	2201      	movs	r2, #1
 8017276:	755a      	strb	r2, [r3, #21]
 8017278:	2301      	movs	r3, #1
 801727a:	e0c8      	b.n	801740e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	7d1b      	ldrb	r3, [r3, #20]
 8017280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017284:	b2da      	uxtb	r2, r3
 8017286:	68fb      	ldr	r3, [r7, #12]
 8017288:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801728a:	693a      	ldr	r2, [r7, #16]
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	69db      	ldr	r3, [r3, #28]
 8017290:	4619      	mov	r1, r3
 8017292:	4610      	mov	r0, r2
 8017294:	f7fe f818 	bl	80152c8 <clust2sect>
 8017298:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801729a:	697b      	ldr	r3, [r7, #20]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d104      	bne.n	80172aa <f_write+0x17e>
 80172a0:	68fb      	ldr	r3, [r7, #12]
 80172a2:	2202      	movs	r2, #2
 80172a4:	755a      	strb	r2, [r3, #21]
 80172a6:	2302      	movs	r3, #2
 80172a8:	e0b1      	b.n	801740e <f_write+0x2e2>
			sect += csect;
 80172aa:	697a      	ldr	r2, [r7, #20]
 80172ac:	69bb      	ldr	r3, [r7, #24]
 80172ae:	4413      	add	r3, r2
 80172b0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	0a5b      	lsrs	r3, r3, #9
 80172b6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80172b8:	6a3b      	ldr	r3, [r7, #32]
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d03c      	beq.n	8017338 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80172be:	69ba      	ldr	r2, [r7, #24]
 80172c0:	6a3b      	ldr	r3, [r7, #32]
 80172c2:	4413      	add	r3, r2
 80172c4:	693a      	ldr	r2, [r7, #16]
 80172c6:	8952      	ldrh	r2, [r2, #10]
 80172c8:	4293      	cmp	r3, r2
 80172ca:	d905      	bls.n	80172d8 <f_write+0x1ac>
					cc = fs->csize - csect;
 80172cc:	693b      	ldr	r3, [r7, #16]
 80172ce:	895b      	ldrh	r3, [r3, #10]
 80172d0:	461a      	mov	r2, r3
 80172d2:	69bb      	ldr	r3, [r7, #24]
 80172d4:	1ad3      	subs	r3, r2, r3
 80172d6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80172d8:	693b      	ldr	r3, [r7, #16]
 80172da:	7858      	ldrb	r0, [r3, #1]
 80172dc:	6a3b      	ldr	r3, [r7, #32]
 80172de:	697a      	ldr	r2, [r7, #20]
 80172e0:	69f9      	ldr	r1, [r7, #28]
 80172e2:	f7fd fc65 	bl	8014bb0 <disk_write>
 80172e6:	4603      	mov	r3, r0
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d004      	beq.n	80172f6 <f_write+0x1ca>
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	2201      	movs	r2, #1
 80172f0:	755a      	strb	r2, [r3, #21]
 80172f2:	2301      	movs	r3, #1
 80172f4:	e08b      	b.n	801740e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80172f6:	68fb      	ldr	r3, [r7, #12]
 80172f8:	6a1a      	ldr	r2, [r3, #32]
 80172fa:	697b      	ldr	r3, [r7, #20]
 80172fc:	1ad3      	subs	r3, r2, r3
 80172fe:	6a3a      	ldr	r2, [r7, #32]
 8017300:	429a      	cmp	r2, r3
 8017302:	d915      	bls.n	8017330 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801730a:	68fb      	ldr	r3, [r7, #12]
 801730c:	6a1a      	ldr	r2, [r3, #32]
 801730e:	697b      	ldr	r3, [r7, #20]
 8017310:	1ad3      	subs	r3, r2, r3
 8017312:	025b      	lsls	r3, r3, #9
 8017314:	69fa      	ldr	r2, [r7, #28]
 8017316:	4413      	add	r3, r2
 8017318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801731c:	4619      	mov	r1, r3
 801731e:	f7fd fd08 	bl	8014d32 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	7d1b      	ldrb	r3, [r3, #20]
 8017326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801732a:	b2da      	uxtb	r2, r3
 801732c:	68fb      	ldr	r3, [r7, #12]
 801732e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8017330:	6a3b      	ldr	r3, [r7, #32]
 8017332:	025b      	lsls	r3, r3, #9
 8017334:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8017336:	e03f      	b.n	80173b8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	6a1b      	ldr	r3, [r3, #32]
 801733c:	697a      	ldr	r2, [r7, #20]
 801733e:	429a      	cmp	r2, r3
 8017340:	d016      	beq.n	8017370 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8017342:	68fb      	ldr	r3, [r7, #12]
 8017344:	699a      	ldr	r2, [r3, #24]
 8017346:	68fb      	ldr	r3, [r7, #12]
 8017348:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801734a:	429a      	cmp	r2, r3
 801734c:	d210      	bcs.n	8017370 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801734e:	693b      	ldr	r3, [r7, #16]
 8017350:	7858      	ldrb	r0, [r3, #1]
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017358:	2301      	movs	r3, #1
 801735a:	697a      	ldr	r2, [r7, #20]
 801735c:	f7fd fc08 	bl	8014b70 <disk_read>
 8017360:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8017362:	2b00      	cmp	r3, #0
 8017364:	d004      	beq.n	8017370 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8017366:	68fb      	ldr	r3, [r7, #12]
 8017368:	2201      	movs	r2, #1
 801736a:	755a      	strb	r2, [r3, #21]
 801736c:	2301      	movs	r3, #1
 801736e:	e04e      	b.n	801740e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8017370:	68fb      	ldr	r3, [r7, #12]
 8017372:	697a      	ldr	r2, [r7, #20]
 8017374:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	699b      	ldr	r3, [r3, #24]
 801737a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801737e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8017382:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8017384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	429a      	cmp	r2, r3
 801738a:	d901      	bls.n	8017390 <f_write+0x264>
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8017390:	68fb      	ldr	r3, [r7, #12]
 8017392:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8017396:	68fb      	ldr	r3, [r7, #12]
 8017398:	699b      	ldr	r3, [r3, #24]
 801739a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801739e:	4413      	add	r3, r2
 80173a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80173a2:	69f9      	ldr	r1, [r7, #28]
 80173a4:	4618      	mov	r0, r3
 80173a6:	f7fd fcc4 	bl	8014d32 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80173aa:	68fb      	ldr	r3, [r7, #12]
 80173ac:	7d1b      	ldrb	r3, [r3, #20]
 80173ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80173b2:	b2da      	uxtb	r2, r3
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80173b8:	69fa      	ldr	r2, [r7, #28]
 80173ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173bc:	4413      	add	r3, r2
 80173be:	61fb      	str	r3, [r7, #28]
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	699a      	ldr	r2, [r3, #24]
 80173c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173c6:	441a      	add	r2, r3
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	619a      	str	r2, [r3, #24]
 80173cc:	68fb      	ldr	r3, [r7, #12]
 80173ce:	68da      	ldr	r2, [r3, #12]
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	699b      	ldr	r3, [r3, #24]
 80173d4:	429a      	cmp	r2, r3
 80173d6:	bf38      	it	cc
 80173d8:	461a      	movcc	r2, r3
 80173da:	68fb      	ldr	r3, [r7, #12]
 80173dc:	60da      	str	r2, [r3, #12]
 80173de:	683b      	ldr	r3, [r7, #0]
 80173e0:	681a      	ldr	r2, [r3, #0]
 80173e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173e4:	441a      	add	r2, r3
 80173e6:	683b      	ldr	r3, [r7, #0]
 80173e8:	601a      	str	r2, [r3, #0]
 80173ea:	687a      	ldr	r2, [r7, #4]
 80173ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ee:	1ad3      	subs	r3, r2, r3
 80173f0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	f47f aed4 	bne.w	80171a2 <f_write+0x76>
 80173fa:	e000      	b.n	80173fe <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80173fc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80173fe:	68fb      	ldr	r3, [r7, #12]
 8017400:	7d1b      	ldrb	r3, [r3, #20]
 8017402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017406:	b2da      	uxtb	r2, r3
 8017408:	68fb      	ldr	r3, [r7, #12]
 801740a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801740c:	2300      	movs	r3, #0
}
 801740e:	4618      	mov	r0, r3
 8017410:	3730      	adds	r7, #48	@ 0x30
 8017412:	46bd      	mov	sp, r7
 8017414:	bd80      	pop	{r7, pc}

08017416 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8017416:	b580      	push	{r7, lr}
 8017418:	b086      	sub	sp, #24
 801741a:	af00      	add	r7, sp, #0
 801741c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	f107 0208 	add.w	r2, r7, #8
 8017424:	4611      	mov	r1, r2
 8017426:	4618      	mov	r0, r3
 8017428:	f7ff fc4a 	bl	8016cc0 <validate>
 801742c:	4603      	mov	r3, r0
 801742e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017430:	7dfb      	ldrb	r3, [r7, #23]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d168      	bne.n	8017508 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	7d1b      	ldrb	r3, [r3, #20]
 801743a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801743e:	2b00      	cmp	r3, #0
 8017440:	d062      	beq.n	8017508 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	7d1b      	ldrb	r3, [r3, #20]
 8017446:	b25b      	sxtb	r3, r3
 8017448:	2b00      	cmp	r3, #0
 801744a:	da15      	bge.n	8017478 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801744c:	68bb      	ldr	r3, [r7, #8]
 801744e:	7858      	ldrb	r0, [r3, #1]
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	6a1a      	ldr	r2, [r3, #32]
 801745a:	2301      	movs	r3, #1
 801745c:	f7fd fba8 	bl	8014bb0 <disk_write>
 8017460:	4603      	mov	r3, r0
 8017462:	2b00      	cmp	r3, #0
 8017464:	d001      	beq.n	801746a <f_sync+0x54>
 8017466:	2301      	movs	r3, #1
 8017468:	e04f      	b.n	801750a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	7d1b      	ldrb	r3, [r3, #20]
 801746e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017472:	b2da      	uxtb	r2, r3
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8017478:	f7fb fe98 	bl	80131ac <get_fattime>
 801747c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801747e:	68ba      	ldr	r2, [r7, #8]
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017484:	4619      	mov	r1, r3
 8017486:	4610      	mov	r0, r2
 8017488:	f7fd fe82 	bl	8015190 <move_window>
 801748c:	4603      	mov	r3, r0
 801748e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8017490:	7dfb      	ldrb	r3, [r7, #23]
 8017492:	2b00      	cmp	r3, #0
 8017494:	d138      	bne.n	8017508 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801749a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801749c:	68fb      	ldr	r3, [r7, #12]
 801749e:	330b      	adds	r3, #11
 80174a0:	781a      	ldrb	r2, [r3, #0]
 80174a2:	68fb      	ldr	r3, [r7, #12]
 80174a4:	330b      	adds	r3, #11
 80174a6:	f042 0220 	orr.w	r2, r2, #32
 80174aa:	b2d2      	uxtb	r2, r2
 80174ac:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	6818      	ldr	r0, [r3, #0]
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	689b      	ldr	r3, [r3, #8]
 80174b6:	461a      	mov	r2, r3
 80174b8:	68f9      	ldr	r1, [r7, #12]
 80174ba:	f7fe fb8c 	bl	8015bd6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80174be:	68fb      	ldr	r3, [r7, #12]
 80174c0:	f103 021c 	add.w	r2, r3, #28
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	68db      	ldr	r3, [r3, #12]
 80174c8:	4619      	mov	r1, r3
 80174ca:	4610      	mov	r0, r2
 80174cc:	f7fd fc05 	bl	8014cda <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	3316      	adds	r3, #22
 80174d4:	6939      	ldr	r1, [r7, #16]
 80174d6:	4618      	mov	r0, r3
 80174d8:	f7fd fbff 	bl	8014cda <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	3312      	adds	r3, #18
 80174e0:	2100      	movs	r1, #0
 80174e2:	4618      	mov	r0, r3
 80174e4:	f7fd fbde 	bl	8014ca4 <st_word>
					fs->wflag = 1;
 80174e8:	68bb      	ldr	r3, [r7, #8]
 80174ea:	2201      	movs	r2, #1
 80174ec:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80174ee:	68bb      	ldr	r3, [r7, #8]
 80174f0:	4618      	mov	r0, r3
 80174f2:	f7fd fe7b 	bl	80151ec <sync_fs>
 80174f6:	4603      	mov	r3, r0
 80174f8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	7d1b      	ldrb	r3, [r3, #20]
 80174fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017502:	b2da      	uxtb	r2, r3
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8017508:	7dfb      	ldrb	r3, [r7, #23]
}
 801750a:	4618      	mov	r0, r3
 801750c:	3718      	adds	r7, #24
 801750e:	46bd      	mov	sp, r7
 8017510:	bd80      	pop	{r7, pc}

08017512 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8017512:	b580      	push	{r7, lr}
 8017514:	b084      	sub	sp, #16
 8017516:	af00      	add	r7, sp, #0
 8017518:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801751a:	6878      	ldr	r0, [r7, #4]
 801751c:	f7ff ff7b 	bl	8017416 <f_sync>
 8017520:	4603      	mov	r3, r0
 8017522:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017524:	7bfb      	ldrb	r3, [r7, #15]
 8017526:	2b00      	cmp	r3, #0
 8017528:	d118      	bne.n	801755c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	f107 0208 	add.w	r2, r7, #8
 8017530:	4611      	mov	r1, r2
 8017532:	4618      	mov	r0, r3
 8017534:	f7ff fbc4 	bl	8016cc0 <validate>
 8017538:	4603      	mov	r3, r0
 801753a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801753c:	7bfb      	ldrb	r3, [r7, #15]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d10c      	bne.n	801755c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	691b      	ldr	r3, [r3, #16]
 8017546:	4618      	mov	r0, r3
 8017548:	f7fd fd7e 	bl	8015048 <dec_lock>
 801754c:	4603      	mov	r3, r0
 801754e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8017550:	7bfb      	ldrb	r3, [r7, #15]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d102      	bne.n	801755c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	2200      	movs	r2, #0
 801755a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801755c:	7bfb      	ldrb	r3, [r7, #15]
}
 801755e:	4618      	mov	r0, r3
 8017560:	3710      	adds	r7, #16
 8017562:	46bd      	mov	sp, r7
 8017564:	bd80      	pop	{r7, pc}

08017566 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8017566:	b580      	push	{r7, lr}
 8017568:	b090      	sub	sp, #64	@ 0x40
 801756a:	af00      	add	r7, sp, #0
 801756c:	6078      	str	r0, [r7, #4]
 801756e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	f107 0208 	add.w	r2, r7, #8
 8017576:	4611      	mov	r1, r2
 8017578:	4618      	mov	r0, r3
 801757a:	f7ff fba1 	bl	8016cc0 <validate>
 801757e:	4603      	mov	r3, r0
 8017580:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8017584:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017588:	2b00      	cmp	r3, #0
 801758a:	d103      	bne.n	8017594 <f_lseek+0x2e>
 801758c:	687b      	ldr	r3, [r7, #4]
 801758e:	7d5b      	ldrb	r3, [r3, #21]
 8017590:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8017594:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017598:	2b00      	cmp	r3, #0
 801759a:	d002      	beq.n	80175a2 <f_lseek+0x3c>
 801759c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80175a0:	e1e6      	b.n	8017970 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80175a2:	687b      	ldr	r3, [r7, #4]
 80175a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175a6:	2b00      	cmp	r3, #0
 80175a8:	f000 80d1 	beq.w	801774e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80175ac:	683b      	ldr	r3, [r7, #0]
 80175ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175b2:	d15a      	bne.n	801766a <f_lseek+0x104>
			tbl = fp->cltbl;
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175b8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80175ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80175bc:	1d1a      	adds	r2, r3, #4
 80175be:	627a      	str	r2, [r7, #36]	@ 0x24
 80175c0:	681b      	ldr	r3, [r3, #0]
 80175c2:	617b      	str	r3, [r7, #20]
 80175c4:	2302      	movs	r3, #2
 80175c6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	689b      	ldr	r3, [r3, #8]
 80175cc:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80175ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d03a      	beq.n	801764a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80175d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175d6:	613b      	str	r3, [r7, #16]
 80175d8:	2300      	movs	r3, #0
 80175da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80175dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175de:	3302      	adds	r3, #2
 80175e0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80175e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175e4:	60fb      	str	r3, [r7, #12]
 80175e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175e8:	3301      	adds	r3, #1
 80175ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7fd fe88 	bl	8015306 <get_fat>
 80175f6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80175f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175fa:	2b01      	cmp	r3, #1
 80175fc:	d804      	bhi.n	8017608 <f_lseek+0xa2>
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	2202      	movs	r2, #2
 8017602:	755a      	strb	r2, [r3, #21]
 8017604:	2302      	movs	r3, #2
 8017606:	e1b3      	b.n	8017970 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801760a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801760e:	d104      	bne.n	801761a <f_lseek+0xb4>
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	2201      	movs	r2, #1
 8017614:	755a      	strb	r2, [r3, #21]
 8017616:	2301      	movs	r3, #1
 8017618:	e1aa      	b.n	8017970 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801761a:	68fb      	ldr	r3, [r7, #12]
 801761c:	3301      	adds	r3, #1
 801761e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017620:	429a      	cmp	r2, r3
 8017622:	d0de      	beq.n	80175e2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8017624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017626:	697b      	ldr	r3, [r7, #20]
 8017628:	429a      	cmp	r2, r3
 801762a:	d809      	bhi.n	8017640 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801762e:	1d1a      	adds	r2, r3, #4
 8017630:	627a      	str	r2, [r7, #36]	@ 0x24
 8017632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017634:	601a      	str	r2, [r3, #0]
 8017636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017638:	1d1a      	adds	r2, r3, #4
 801763a:	627a      	str	r2, [r7, #36]	@ 0x24
 801763c:	693a      	ldr	r2, [r7, #16]
 801763e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8017640:	68bb      	ldr	r3, [r7, #8]
 8017642:	699b      	ldr	r3, [r3, #24]
 8017644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017646:	429a      	cmp	r2, r3
 8017648:	d3c4      	bcc.n	80175d4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801764e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017650:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8017652:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017654:	697b      	ldr	r3, [r7, #20]
 8017656:	429a      	cmp	r2, r3
 8017658:	d803      	bhi.n	8017662 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801765a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801765c:	2200      	movs	r2, #0
 801765e:	601a      	str	r2, [r3, #0]
 8017660:	e184      	b.n	801796c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8017662:	2311      	movs	r3, #17
 8017664:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8017668:	e180      	b.n	801796c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	68db      	ldr	r3, [r3, #12]
 801766e:	683a      	ldr	r2, [r7, #0]
 8017670:	429a      	cmp	r2, r3
 8017672:	d902      	bls.n	801767a <f_lseek+0x114>
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	68db      	ldr	r3, [r3, #12]
 8017678:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	683a      	ldr	r2, [r7, #0]
 801767e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8017680:	683b      	ldr	r3, [r7, #0]
 8017682:	2b00      	cmp	r3, #0
 8017684:	f000 8172 	beq.w	801796c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8017688:	683b      	ldr	r3, [r7, #0]
 801768a:	3b01      	subs	r3, #1
 801768c:	4619      	mov	r1, r3
 801768e:	6878      	ldr	r0, [r7, #4]
 8017690:	f7fe f8c7 	bl	8015822 <clmt_clust>
 8017694:	4602      	mov	r2, r0
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801769a:	68ba      	ldr	r2, [r7, #8]
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	69db      	ldr	r3, [r3, #28]
 80176a0:	4619      	mov	r1, r3
 80176a2:	4610      	mov	r0, r2
 80176a4:	f7fd fe10 	bl	80152c8 <clust2sect>
 80176a8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80176aa:	69bb      	ldr	r3, [r7, #24]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d104      	bne.n	80176ba <f_lseek+0x154>
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	2202      	movs	r2, #2
 80176b4:	755a      	strb	r2, [r3, #21]
 80176b6:	2302      	movs	r3, #2
 80176b8:	e15a      	b.n	8017970 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80176ba:	683b      	ldr	r3, [r7, #0]
 80176bc:	3b01      	subs	r3, #1
 80176be:	0a5b      	lsrs	r3, r3, #9
 80176c0:	68ba      	ldr	r2, [r7, #8]
 80176c2:	8952      	ldrh	r2, [r2, #10]
 80176c4:	3a01      	subs	r2, #1
 80176c6:	4013      	ands	r3, r2
 80176c8:	69ba      	ldr	r2, [r7, #24]
 80176ca:	4413      	add	r3, r2
 80176cc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	699b      	ldr	r3, [r3, #24]
 80176d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	f000 8148 	beq.w	801796c <f_lseek+0x406>
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	6a1b      	ldr	r3, [r3, #32]
 80176e0:	69ba      	ldr	r2, [r7, #24]
 80176e2:	429a      	cmp	r2, r3
 80176e4:	f000 8142 	beq.w	801796c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	7d1b      	ldrb	r3, [r3, #20]
 80176ec:	b25b      	sxtb	r3, r3
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	da18      	bge.n	8017724 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80176f2:	68bb      	ldr	r3, [r7, #8]
 80176f4:	7858      	ldrb	r0, [r3, #1]
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	6a1a      	ldr	r2, [r3, #32]
 8017700:	2301      	movs	r3, #1
 8017702:	f7fd fa55 	bl	8014bb0 <disk_write>
 8017706:	4603      	mov	r3, r0
 8017708:	2b00      	cmp	r3, #0
 801770a:	d004      	beq.n	8017716 <f_lseek+0x1b0>
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	2201      	movs	r2, #1
 8017710:	755a      	strb	r2, [r3, #21]
 8017712:	2301      	movs	r3, #1
 8017714:	e12c      	b.n	8017970 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	7d1b      	ldrb	r3, [r3, #20]
 801771a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801771e:	b2da      	uxtb	r2, r3
 8017720:	687b      	ldr	r3, [r7, #4]
 8017722:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8017724:	68bb      	ldr	r3, [r7, #8]
 8017726:	7858      	ldrb	r0, [r3, #1]
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801772e:	2301      	movs	r3, #1
 8017730:	69ba      	ldr	r2, [r7, #24]
 8017732:	f7fd fa1d 	bl	8014b70 <disk_read>
 8017736:	4603      	mov	r3, r0
 8017738:	2b00      	cmp	r3, #0
 801773a:	d004      	beq.n	8017746 <f_lseek+0x1e0>
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	2201      	movs	r2, #1
 8017740:	755a      	strb	r2, [r3, #21]
 8017742:	2301      	movs	r3, #1
 8017744:	e114      	b.n	8017970 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	69ba      	ldr	r2, [r7, #24]
 801774a:	621a      	str	r2, [r3, #32]
 801774c:	e10e      	b.n	801796c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	68db      	ldr	r3, [r3, #12]
 8017752:	683a      	ldr	r2, [r7, #0]
 8017754:	429a      	cmp	r2, r3
 8017756:	d908      	bls.n	801776a <f_lseek+0x204>
 8017758:	687b      	ldr	r3, [r7, #4]
 801775a:	7d1b      	ldrb	r3, [r3, #20]
 801775c:	f003 0302 	and.w	r3, r3, #2
 8017760:	2b00      	cmp	r3, #0
 8017762:	d102      	bne.n	801776a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	68db      	ldr	r3, [r3, #12]
 8017768:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	699b      	ldr	r3, [r3, #24]
 801776e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8017770:	2300      	movs	r3, #0
 8017772:	637b      	str	r3, [r7, #52]	@ 0x34
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017778:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801777a:	683b      	ldr	r3, [r7, #0]
 801777c:	2b00      	cmp	r3, #0
 801777e:	f000 80a7 	beq.w	80178d0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8017782:	68bb      	ldr	r3, [r7, #8]
 8017784:	895b      	ldrh	r3, [r3, #10]
 8017786:	025b      	lsls	r3, r3, #9
 8017788:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801778a:	6a3b      	ldr	r3, [r7, #32]
 801778c:	2b00      	cmp	r3, #0
 801778e:	d01b      	beq.n	80177c8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8017790:	683b      	ldr	r3, [r7, #0]
 8017792:	1e5a      	subs	r2, r3, #1
 8017794:	69fb      	ldr	r3, [r7, #28]
 8017796:	fbb2 f2f3 	udiv	r2, r2, r3
 801779a:	6a3b      	ldr	r3, [r7, #32]
 801779c:	1e59      	subs	r1, r3, #1
 801779e:	69fb      	ldr	r3, [r7, #28]
 80177a0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80177a4:	429a      	cmp	r2, r3
 80177a6:	d30f      	bcc.n	80177c8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80177a8:	6a3b      	ldr	r3, [r7, #32]
 80177aa:	1e5a      	subs	r2, r3, #1
 80177ac:	69fb      	ldr	r3, [r7, #28]
 80177ae:	425b      	negs	r3, r3
 80177b0:	401a      	ands	r2, r3
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	699b      	ldr	r3, [r3, #24]
 80177ba:	683a      	ldr	r2, [r7, #0]
 80177bc:	1ad3      	subs	r3, r2, r3
 80177be:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	69db      	ldr	r3, [r3, #28]
 80177c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80177c6:	e022      	b.n	801780e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	689b      	ldr	r3, [r3, #8]
 80177cc:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80177ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d119      	bne.n	8017808 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	2100      	movs	r1, #0
 80177d8:	4618      	mov	r0, r3
 80177da:	f7fd ff8a 	bl	80156f2 <create_chain>
 80177de:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80177e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177e2:	2b01      	cmp	r3, #1
 80177e4:	d104      	bne.n	80177f0 <f_lseek+0x28a>
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	2202      	movs	r2, #2
 80177ea:	755a      	strb	r2, [r3, #21]
 80177ec:	2302      	movs	r3, #2
 80177ee:	e0bf      	b.n	8017970 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80177f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177f6:	d104      	bne.n	8017802 <f_lseek+0x29c>
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	2201      	movs	r2, #1
 80177fc:	755a      	strb	r2, [r3, #21]
 80177fe:	2301      	movs	r3, #1
 8017800:	e0b6      	b.n	8017970 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017806:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801780c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801780e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017810:	2b00      	cmp	r3, #0
 8017812:	d05d      	beq.n	80178d0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017814:	e03a      	b.n	801788c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8017816:	683a      	ldr	r2, [r7, #0]
 8017818:	69fb      	ldr	r3, [r7, #28]
 801781a:	1ad3      	subs	r3, r2, r3
 801781c:	603b      	str	r3, [r7, #0]
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	699a      	ldr	r2, [r3, #24]
 8017822:	69fb      	ldr	r3, [r7, #28]
 8017824:	441a      	add	r2, r3
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	7d1b      	ldrb	r3, [r3, #20]
 801782e:	f003 0302 	and.w	r3, r3, #2
 8017832:	2b00      	cmp	r3, #0
 8017834:	d00b      	beq.n	801784e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801783a:	4618      	mov	r0, r3
 801783c:	f7fd ff59 	bl	80156f2 <create_chain>
 8017840:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8017842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017844:	2b00      	cmp	r3, #0
 8017846:	d108      	bne.n	801785a <f_lseek+0x2f4>
							ofs = 0; break;
 8017848:	2300      	movs	r3, #0
 801784a:	603b      	str	r3, [r7, #0]
 801784c:	e022      	b.n	8017894 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017852:	4618      	mov	r0, r3
 8017854:	f7fd fd57 	bl	8015306 <get_fat>
 8017858:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801785a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801785c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017860:	d104      	bne.n	801786c <f_lseek+0x306>
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	2201      	movs	r2, #1
 8017866:	755a      	strb	r2, [r3, #21]
 8017868:	2301      	movs	r3, #1
 801786a:	e081      	b.n	8017970 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801786e:	2b01      	cmp	r3, #1
 8017870:	d904      	bls.n	801787c <f_lseek+0x316>
 8017872:	68bb      	ldr	r3, [r7, #8]
 8017874:	699b      	ldr	r3, [r3, #24]
 8017876:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017878:	429a      	cmp	r2, r3
 801787a:	d304      	bcc.n	8017886 <f_lseek+0x320>
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	2202      	movs	r2, #2
 8017880:	755a      	strb	r2, [r3, #21]
 8017882:	2302      	movs	r3, #2
 8017884:	e074      	b.n	8017970 <f_lseek+0x40a>
					fp->clust = clst;
 8017886:	687b      	ldr	r3, [r7, #4]
 8017888:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801788a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801788c:	683a      	ldr	r2, [r7, #0]
 801788e:	69fb      	ldr	r3, [r7, #28]
 8017890:	429a      	cmp	r2, r3
 8017892:	d8c0      	bhi.n	8017816 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	699a      	ldr	r2, [r3, #24]
 8017898:	683b      	ldr	r3, [r7, #0]
 801789a:	441a      	add	r2, r3
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80178a0:	683b      	ldr	r3, [r7, #0]
 80178a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d012      	beq.n	80178d0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80178aa:	68bb      	ldr	r3, [r7, #8]
 80178ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80178ae:	4618      	mov	r0, r3
 80178b0:	f7fd fd0a 	bl	80152c8 <clust2sect>
 80178b4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80178b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d104      	bne.n	80178c6 <f_lseek+0x360>
 80178bc:	687b      	ldr	r3, [r7, #4]
 80178be:	2202      	movs	r2, #2
 80178c0:	755a      	strb	r2, [r3, #21]
 80178c2:	2302      	movs	r3, #2
 80178c4:	e054      	b.n	8017970 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80178c6:	683b      	ldr	r3, [r7, #0]
 80178c8:	0a5b      	lsrs	r3, r3, #9
 80178ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178cc:	4413      	add	r3, r2
 80178ce:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	699a      	ldr	r2, [r3, #24]
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	68db      	ldr	r3, [r3, #12]
 80178d8:	429a      	cmp	r2, r3
 80178da:	d90a      	bls.n	80178f2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	699a      	ldr	r2, [r3, #24]
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	7d1b      	ldrb	r3, [r3, #20]
 80178e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178ec:	b2da      	uxtb	r2, r3
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	699b      	ldr	r3, [r3, #24]
 80178f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d036      	beq.n	801796c <f_lseek+0x406>
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	6a1b      	ldr	r3, [r3, #32]
 8017902:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017904:	429a      	cmp	r2, r3
 8017906:	d031      	beq.n	801796c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	7d1b      	ldrb	r3, [r3, #20]
 801790c:	b25b      	sxtb	r3, r3
 801790e:	2b00      	cmp	r3, #0
 8017910:	da18      	bge.n	8017944 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017912:	68bb      	ldr	r3, [r7, #8]
 8017914:	7858      	ldrb	r0, [r3, #1]
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	6a1a      	ldr	r2, [r3, #32]
 8017920:	2301      	movs	r3, #1
 8017922:	f7fd f945 	bl	8014bb0 <disk_write>
 8017926:	4603      	mov	r3, r0
 8017928:	2b00      	cmp	r3, #0
 801792a:	d004      	beq.n	8017936 <f_lseek+0x3d0>
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	2201      	movs	r2, #1
 8017930:	755a      	strb	r2, [r3, #21]
 8017932:	2301      	movs	r3, #1
 8017934:	e01c      	b.n	8017970 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	7d1b      	ldrb	r3, [r3, #20]
 801793a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801793e:	b2da      	uxtb	r2, r3
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017944:	68bb      	ldr	r3, [r7, #8]
 8017946:	7858      	ldrb	r0, [r3, #1]
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801794e:	2301      	movs	r3, #1
 8017950:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017952:	f7fd f90d 	bl	8014b70 <disk_read>
 8017956:	4603      	mov	r3, r0
 8017958:	2b00      	cmp	r3, #0
 801795a:	d004      	beq.n	8017966 <f_lseek+0x400>
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	2201      	movs	r2, #1
 8017960:	755a      	strb	r2, [r3, #21]
 8017962:	2301      	movs	r3, #1
 8017964:	e004      	b.n	8017970 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801796a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801796c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8017970:	4618      	mov	r0, r3
 8017972:	3740      	adds	r7, #64	@ 0x40
 8017974:	46bd      	mov	sp, r7
 8017976:	bd80      	pop	{r7, pc}

08017978 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8017978:	b580      	push	{r7, lr}
 801797a:	b092      	sub	sp, #72	@ 0x48
 801797c:	af00      	add	r7, sp, #0
 801797e:	60f8      	str	r0, [r7, #12]
 8017980:	60b9      	str	r1, [r7, #8]
 8017982:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8017984:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8017988:	f107 030c 	add.w	r3, r7, #12
 801798c:	2200      	movs	r2, #0
 801798e:	4618      	mov	r0, r3
 8017990:	f7fe ff46 	bl	8016820 <find_volume>
 8017994:	4603      	mov	r3, r0
 8017996:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 801799a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801799e:	2b00      	cmp	r3, #0
 80179a0:	f040 8099 	bne.w	8017ad6 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80179a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80179aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179ac:	695a      	ldr	r2, [r3, #20]
 80179ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179b0:	699b      	ldr	r3, [r3, #24]
 80179b2:	3b02      	subs	r3, #2
 80179b4:	429a      	cmp	r2, r3
 80179b6:	d804      	bhi.n	80179c2 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80179b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179ba:	695a      	ldr	r2, [r3, #20]
 80179bc:	68bb      	ldr	r3, [r7, #8]
 80179be:	601a      	str	r2, [r3, #0]
 80179c0:	e089      	b.n	8017ad6 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80179c2:	2300      	movs	r3, #0
 80179c4:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80179c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179c8:	781b      	ldrb	r3, [r3, #0]
 80179ca:	2b01      	cmp	r3, #1
 80179cc:	d128      	bne.n	8017a20 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80179ce:	2302      	movs	r3, #2
 80179d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80179d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179d4:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80179d6:	f107 0314 	add.w	r3, r7, #20
 80179da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80179dc:	4618      	mov	r0, r3
 80179de:	f7fd fc92 	bl	8015306 <get_fat>
 80179e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80179e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179ea:	d103      	bne.n	80179f4 <f_getfree+0x7c>
 80179ec:	2301      	movs	r3, #1
 80179ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80179f2:	e063      	b.n	8017abc <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80179f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179f6:	2b01      	cmp	r3, #1
 80179f8:	d103      	bne.n	8017a02 <f_getfree+0x8a>
 80179fa:	2302      	movs	r3, #2
 80179fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8017a00:	e05c      	b.n	8017abc <f_getfree+0x144>
					if (stat == 0) nfree++;
 8017a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a04:	2b00      	cmp	r3, #0
 8017a06:	d102      	bne.n	8017a0e <f_getfree+0x96>
 8017a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017a0a:	3301      	adds	r3, #1
 8017a0c:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8017a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a10:	3301      	adds	r3, #1
 8017a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a16:	699b      	ldr	r3, [r3, #24]
 8017a18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017a1a:	429a      	cmp	r2, r3
 8017a1c:	d3db      	bcc.n	80179d6 <f_getfree+0x5e>
 8017a1e:	e04d      	b.n	8017abc <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8017a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a22:	699b      	ldr	r3, [r3, #24]
 8017a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8017a30:	2300      	movs	r3, #0
 8017a32:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8017a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d113      	bne.n	8017a62 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8017a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a3e:	1c5a      	adds	r2, r3, #1
 8017a40:	63ba      	str	r2, [r7, #56]	@ 0x38
 8017a42:	4619      	mov	r1, r3
 8017a44:	f7fd fba4 	bl	8015190 <move_window>
 8017a48:	4603      	mov	r3, r0
 8017a4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8017a4e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d131      	bne.n	8017aba <f_getfree+0x142>
							p = fs->win;
 8017a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a58:	3334      	adds	r3, #52	@ 0x34
 8017a5a:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8017a5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8017a60:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8017a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a64:	781b      	ldrb	r3, [r3, #0]
 8017a66:	2b02      	cmp	r3, #2
 8017a68:	d10f      	bne.n	8017a8a <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8017a6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a6c:	f7fd f8de 	bl	8014c2c <ld_word>
 8017a70:	4603      	mov	r3, r0
 8017a72:	2b00      	cmp	r3, #0
 8017a74:	d102      	bne.n	8017a7c <f_getfree+0x104>
 8017a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017a78:	3301      	adds	r3, #1
 8017a7a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8017a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a7e:	3302      	adds	r3, #2
 8017a80:	633b      	str	r3, [r7, #48]	@ 0x30
 8017a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a84:	3b02      	subs	r3, #2
 8017a86:	637b      	str	r3, [r7, #52]	@ 0x34
 8017a88:	e010      	b.n	8017aac <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8017a8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a8c:	f7fd f8e7 	bl	8014c5e <ld_dword>
 8017a90:	4603      	mov	r3, r0
 8017a92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	d102      	bne.n	8017aa0 <f_getfree+0x128>
 8017a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017a9c:	3301      	adds	r3, #1
 8017a9e:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8017aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017aa2:	3304      	adds	r3, #4
 8017aa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8017aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017aa8:	3b04      	subs	r3, #4
 8017aaa:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8017aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017aae:	3b01      	subs	r3, #1
 8017ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	d1bd      	bne.n	8017a34 <f_getfree+0xbc>
 8017ab8:	e000      	b.n	8017abc <f_getfree+0x144>
							if (res != FR_OK) break;
 8017aba:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8017abc:	68bb      	ldr	r3, [r7, #8]
 8017abe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017ac0:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8017ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ac4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017ac6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8017ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017aca:	791a      	ldrb	r2, [r3, #4]
 8017acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ace:	f042 0201 	orr.w	r2, r2, #1
 8017ad2:	b2d2      	uxtb	r2, r2
 8017ad4:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8017ad6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8017ada:	4618      	mov	r0, r3
 8017adc:	3748      	adds	r7, #72	@ 0x48
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	bd80      	pop	{r7, pc}
	...

08017ae4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8017ae4:	b480      	push	{r7}
 8017ae6:	b087      	sub	sp, #28
 8017ae8:	af00      	add	r7, sp, #0
 8017aea:	60f8      	str	r0, [r7, #12]
 8017aec:	60b9      	str	r1, [r7, #8]
 8017aee:	4613      	mov	r3, r2
 8017af0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8017af2:	2301      	movs	r3, #1
 8017af4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8017af6:	2300      	movs	r3, #0
 8017af8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8017afa:	4b1f      	ldr	r3, [pc, #124]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017afc:	7a5b      	ldrb	r3, [r3, #9]
 8017afe:	b2db      	uxtb	r3, r3
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d131      	bne.n	8017b68 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8017b04:	4b1c      	ldr	r3, [pc, #112]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b06:	7a5b      	ldrb	r3, [r3, #9]
 8017b08:	b2db      	uxtb	r3, r3
 8017b0a:	461a      	mov	r2, r3
 8017b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b0e:	2100      	movs	r1, #0
 8017b10:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8017b12:	4b19      	ldr	r3, [pc, #100]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b14:	7a5b      	ldrb	r3, [r3, #9]
 8017b16:	b2db      	uxtb	r3, r3
 8017b18:	4a17      	ldr	r2, [pc, #92]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b1a:	009b      	lsls	r3, r3, #2
 8017b1c:	4413      	add	r3, r2
 8017b1e:	68fa      	ldr	r2, [r7, #12]
 8017b20:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8017b22:	4b15      	ldr	r3, [pc, #84]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b24:	7a5b      	ldrb	r3, [r3, #9]
 8017b26:	b2db      	uxtb	r3, r3
 8017b28:	461a      	mov	r2, r3
 8017b2a:	4b13      	ldr	r3, [pc, #76]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b2c:	4413      	add	r3, r2
 8017b2e:	79fa      	ldrb	r2, [r7, #7]
 8017b30:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8017b32:	4b11      	ldr	r3, [pc, #68]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b34:	7a5b      	ldrb	r3, [r3, #9]
 8017b36:	b2db      	uxtb	r3, r3
 8017b38:	1c5a      	adds	r2, r3, #1
 8017b3a:	b2d1      	uxtb	r1, r2
 8017b3c:	4a0e      	ldr	r2, [pc, #56]	@ (8017b78 <FATFS_LinkDriverEx+0x94>)
 8017b3e:	7251      	strb	r1, [r2, #9]
 8017b40:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8017b42:	7dbb      	ldrb	r3, [r7, #22]
 8017b44:	3330      	adds	r3, #48	@ 0x30
 8017b46:	b2da      	uxtb	r2, r3
 8017b48:	68bb      	ldr	r3, [r7, #8]
 8017b4a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017b4c:	68bb      	ldr	r3, [r7, #8]
 8017b4e:	3301      	adds	r3, #1
 8017b50:	223a      	movs	r2, #58	@ 0x3a
 8017b52:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017b54:	68bb      	ldr	r3, [r7, #8]
 8017b56:	3302      	adds	r3, #2
 8017b58:	222f      	movs	r2, #47	@ 0x2f
 8017b5a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017b5c:	68bb      	ldr	r3, [r7, #8]
 8017b5e:	3303      	adds	r3, #3
 8017b60:	2200      	movs	r2, #0
 8017b62:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017b64:	2300      	movs	r3, #0
 8017b66:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	371c      	adds	r7, #28
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b74:	4770      	bx	lr
 8017b76:	bf00      	nop
 8017b78:	20002bc4 	.word	0x20002bc4

08017b7c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017b7c:	b580      	push	{r7, lr}
 8017b7e:	b082      	sub	sp, #8
 8017b80:	af00      	add	r7, sp, #0
 8017b82:	6078      	str	r0, [r7, #4]
 8017b84:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017b86:	2200      	movs	r2, #0
 8017b88:	6839      	ldr	r1, [r7, #0]
 8017b8a:	6878      	ldr	r0, [r7, #4]
 8017b8c:	f7ff ffaa 	bl	8017ae4 <FATFS_LinkDriverEx>
 8017b90:	4603      	mov	r3, r0
}
 8017b92:	4618      	mov	r0, r3
 8017b94:	3708      	adds	r7, #8
 8017b96:	46bd      	mov	sp, r7
 8017b98:	bd80      	pop	{r7, pc}
	...

08017b9c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8017b9c:	b480      	push	{r7}
 8017b9e:	b085      	sub	sp, #20
 8017ba0:	af00      	add	r7, sp, #0
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	6039      	str	r1, [r7, #0]
 8017ba6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8017ba8:	88fb      	ldrh	r3, [r7, #6]
 8017baa:	2b7f      	cmp	r3, #127	@ 0x7f
 8017bac:	d802      	bhi.n	8017bb4 <ff_convert+0x18>
		c = chr;
 8017bae:	88fb      	ldrh	r3, [r7, #6]
 8017bb0:	81fb      	strh	r3, [r7, #14]
 8017bb2:	e025      	b.n	8017c00 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017bb4:	683b      	ldr	r3, [r7, #0]
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d00b      	beq.n	8017bd2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8017bba:	88fb      	ldrh	r3, [r7, #6]
 8017bbc:	2bff      	cmp	r3, #255	@ 0xff
 8017bbe:	d805      	bhi.n	8017bcc <ff_convert+0x30>
 8017bc0:	88fb      	ldrh	r3, [r7, #6]
 8017bc2:	3b80      	subs	r3, #128	@ 0x80
 8017bc4:	4a12      	ldr	r2, [pc, #72]	@ (8017c10 <ff_convert+0x74>)
 8017bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017bca:	e000      	b.n	8017bce <ff_convert+0x32>
 8017bcc:	2300      	movs	r3, #0
 8017bce:	81fb      	strh	r3, [r7, #14]
 8017bd0:	e016      	b.n	8017c00 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	81fb      	strh	r3, [r7, #14]
 8017bd6:	e009      	b.n	8017bec <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8017bd8:	89fb      	ldrh	r3, [r7, #14]
 8017bda:	4a0d      	ldr	r2, [pc, #52]	@ (8017c10 <ff_convert+0x74>)
 8017bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017be0:	88fa      	ldrh	r2, [r7, #6]
 8017be2:	429a      	cmp	r2, r3
 8017be4:	d006      	beq.n	8017bf4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8017be6:	89fb      	ldrh	r3, [r7, #14]
 8017be8:	3301      	adds	r3, #1
 8017bea:	81fb      	strh	r3, [r7, #14]
 8017bec:	89fb      	ldrh	r3, [r7, #14]
 8017bee:	2b7f      	cmp	r3, #127	@ 0x7f
 8017bf0:	d9f2      	bls.n	8017bd8 <ff_convert+0x3c>
 8017bf2:	e000      	b.n	8017bf6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8017bf4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8017bf6:	89fb      	ldrh	r3, [r7, #14]
 8017bf8:	3380      	adds	r3, #128	@ 0x80
 8017bfa:	b29b      	uxth	r3, r3
 8017bfc:	b2db      	uxtb	r3, r3
 8017bfe:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8017c00:	89fb      	ldrh	r3, [r7, #14]
}
 8017c02:	4618      	mov	r0, r3
 8017c04:	3714      	adds	r7, #20
 8017c06:	46bd      	mov	sp, r7
 8017c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c0c:	4770      	bx	lr
 8017c0e:	bf00      	nop
 8017c10:	0801d60c 	.word	0x0801d60c

08017c14 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8017c14:	b480      	push	{r7}
 8017c16:	b087      	sub	sp, #28
 8017c18:	af00      	add	r7, sp, #0
 8017c1a:	4603      	mov	r3, r0
 8017c1c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8017c1e:	88fb      	ldrh	r3, [r7, #6]
 8017c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017c24:	d201      	bcs.n	8017c2a <ff_wtoupper+0x16>
 8017c26:	4b3e      	ldr	r3, [pc, #248]	@ (8017d20 <ff_wtoupper+0x10c>)
 8017c28:	e000      	b.n	8017c2c <ff_wtoupper+0x18>
 8017c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8017d24 <ff_wtoupper+0x110>)
 8017c2c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8017c2e:	697b      	ldr	r3, [r7, #20]
 8017c30:	1c9a      	adds	r2, r3, #2
 8017c32:	617a      	str	r2, [r7, #20]
 8017c34:	881b      	ldrh	r3, [r3, #0]
 8017c36:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017c38:	8a7b      	ldrh	r3, [r7, #18]
 8017c3a:	2b00      	cmp	r3, #0
 8017c3c:	d068      	beq.n	8017d10 <ff_wtoupper+0xfc>
 8017c3e:	88fa      	ldrh	r2, [r7, #6]
 8017c40:	8a7b      	ldrh	r3, [r7, #18]
 8017c42:	429a      	cmp	r2, r3
 8017c44:	d364      	bcc.n	8017d10 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017c46:	697b      	ldr	r3, [r7, #20]
 8017c48:	1c9a      	adds	r2, r3, #2
 8017c4a:	617a      	str	r2, [r7, #20]
 8017c4c:	881b      	ldrh	r3, [r3, #0]
 8017c4e:	823b      	strh	r3, [r7, #16]
 8017c50:	8a3b      	ldrh	r3, [r7, #16]
 8017c52:	0a1b      	lsrs	r3, r3, #8
 8017c54:	81fb      	strh	r3, [r7, #14]
 8017c56:	8a3b      	ldrh	r3, [r7, #16]
 8017c58:	b2db      	uxtb	r3, r3
 8017c5a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8017c5c:	88fa      	ldrh	r2, [r7, #6]
 8017c5e:	8a79      	ldrh	r1, [r7, #18]
 8017c60:	8a3b      	ldrh	r3, [r7, #16]
 8017c62:	440b      	add	r3, r1
 8017c64:	429a      	cmp	r2, r3
 8017c66:	da49      	bge.n	8017cfc <ff_wtoupper+0xe8>
			switch (cmd) {
 8017c68:	89fb      	ldrh	r3, [r7, #14]
 8017c6a:	2b08      	cmp	r3, #8
 8017c6c:	d84f      	bhi.n	8017d0e <ff_wtoupper+0xfa>
 8017c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8017c74 <ff_wtoupper+0x60>)
 8017c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c74:	08017c99 	.word	0x08017c99
 8017c78:	08017cab 	.word	0x08017cab
 8017c7c:	08017cc1 	.word	0x08017cc1
 8017c80:	08017cc9 	.word	0x08017cc9
 8017c84:	08017cd1 	.word	0x08017cd1
 8017c88:	08017cd9 	.word	0x08017cd9
 8017c8c:	08017ce1 	.word	0x08017ce1
 8017c90:	08017ce9 	.word	0x08017ce9
 8017c94:	08017cf1 	.word	0x08017cf1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017c98:	88fa      	ldrh	r2, [r7, #6]
 8017c9a:	8a7b      	ldrh	r3, [r7, #18]
 8017c9c:	1ad3      	subs	r3, r2, r3
 8017c9e:	005b      	lsls	r3, r3, #1
 8017ca0:	697a      	ldr	r2, [r7, #20]
 8017ca2:	4413      	add	r3, r2
 8017ca4:	881b      	ldrh	r3, [r3, #0]
 8017ca6:	80fb      	strh	r3, [r7, #6]
 8017ca8:	e027      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8017caa:	88fa      	ldrh	r2, [r7, #6]
 8017cac:	8a7b      	ldrh	r3, [r7, #18]
 8017cae:	1ad3      	subs	r3, r2, r3
 8017cb0:	b29b      	uxth	r3, r3
 8017cb2:	f003 0301 	and.w	r3, r3, #1
 8017cb6:	b29b      	uxth	r3, r3
 8017cb8:	88fa      	ldrh	r2, [r7, #6]
 8017cba:	1ad3      	subs	r3, r2, r3
 8017cbc:	80fb      	strh	r3, [r7, #6]
 8017cbe:	e01c      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017cc0:	88fb      	ldrh	r3, [r7, #6]
 8017cc2:	3b10      	subs	r3, #16
 8017cc4:	80fb      	strh	r3, [r7, #6]
 8017cc6:	e018      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017cc8:	88fb      	ldrh	r3, [r7, #6]
 8017cca:	3b20      	subs	r3, #32
 8017ccc:	80fb      	strh	r3, [r7, #6]
 8017cce:	e014      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017cd0:	88fb      	ldrh	r3, [r7, #6]
 8017cd2:	3b30      	subs	r3, #48	@ 0x30
 8017cd4:	80fb      	strh	r3, [r7, #6]
 8017cd6:	e010      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017cd8:	88fb      	ldrh	r3, [r7, #6]
 8017cda:	3b1a      	subs	r3, #26
 8017cdc:	80fb      	strh	r3, [r7, #6]
 8017cde:	e00c      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017ce0:	88fb      	ldrh	r3, [r7, #6]
 8017ce2:	3308      	adds	r3, #8
 8017ce4:	80fb      	strh	r3, [r7, #6]
 8017ce6:	e008      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8017ce8:	88fb      	ldrh	r3, [r7, #6]
 8017cea:	3b50      	subs	r3, #80	@ 0x50
 8017cec:	80fb      	strh	r3, [r7, #6]
 8017cee:	e004      	b.n	8017cfa <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017cf0:	88fb      	ldrh	r3, [r7, #6]
 8017cf2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8017cf6:	80fb      	strh	r3, [r7, #6]
 8017cf8:	bf00      	nop
			}
			break;
 8017cfa:	e008      	b.n	8017d0e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017cfc:	89fb      	ldrh	r3, [r7, #14]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d195      	bne.n	8017c2e <ff_wtoupper+0x1a>
 8017d02:	8a3b      	ldrh	r3, [r7, #16]
 8017d04:	005b      	lsls	r3, r3, #1
 8017d06:	697a      	ldr	r2, [r7, #20]
 8017d08:	4413      	add	r3, r2
 8017d0a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017d0c:	e78f      	b.n	8017c2e <ff_wtoupper+0x1a>
			break;
 8017d0e:	bf00      	nop
	}

	return chr;
 8017d10:	88fb      	ldrh	r3, [r7, #6]
}
 8017d12:	4618      	mov	r0, r3
 8017d14:	371c      	adds	r7, #28
 8017d16:	46bd      	mov	sp, r7
 8017d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d1c:	4770      	bx	lr
 8017d1e:	bf00      	nop
 8017d20:	0801d70c 	.word	0x0801d70c
 8017d24:	0801d900 	.word	0x0801d900

08017d28 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017d2c:	2200      	movs	r2, #0
 8017d2e:	4912      	ldr	r1, [pc, #72]	@ (8017d78 <MX_USB_Device_Init+0x50>)
 8017d30:	4812      	ldr	r0, [pc, #72]	@ (8017d7c <MX_USB_Device_Init+0x54>)
 8017d32:	f7fb fdbb 	bl	80138ac <USBD_Init>
 8017d36:	4603      	mov	r3, r0
 8017d38:	2b00      	cmp	r3, #0
 8017d3a:	d001      	beq.n	8017d40 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017d3c:	f7ed f94c 	bl	8004fd8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017d40:	490f      	ldr	r1, [pc, #60]	@ (8017d80 <MX_USB_Device_Init+0x58>)
 8017d42:	480e      	ldr	r0, [pc, #56]	@ (8017d7c <MX_USB_Device_Init+0x54>)
 8017d44:	f7fb fde2 	bl	801390c <USBD_RegisterClass>
 8017d48:	4603      	mov	r3, r0
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d001      	beq.n	8017d52 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017d4e:	f7ed f943 	bl	8004fd8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017d52:	490c      	ldr	r1, [pc, #48]	@ (8017d84 <MX_USB_Device_Init+0x5c>)
 8017d54:	4809      	ldr	r0, [pc, #36]	@ (8017d7c <MX_USB_Device_Init+0x54>)
 8017d56:	f7fb fd03 	bl	8013760 <USBD_CDC_RegisterInterface>
 8017d5a:	4603      	mov	r3, r0
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d001      	beq.n	8017d64 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017d60:	f7ed f93a 	bl	8004fd8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017d64:	4805      	ldr	r0, [pc, #20]	@ (8017d7c <MX_USB_Device_Init+0x54>)
 8017d66:	f7fb fdf8 	bl	801395a <USBD_Start>
 8017d6a:	4603      	mov	r3, r0
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d001      	beq.n	8017d74 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017d70:	f7ed f932 	bl	8004fd8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017d74:	bf00      	nop
 8017d76:	bd80      	pop	{r7, pc}
 8017d78:	2000014c 	.word	0x2000014c
 8017d7c:	20002bd0 	.word	0x20002bd0
 8017d80:	20000034 	.word	0x20000034
 8017d84:	20000138 	.word	0x20000138

08017d88 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017d88:	b580      	push	{r7, lr}
 8017d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017d8c:	2200      	movs	r2, #0
 8017d8e:	4905      	ldr	r1, [pc, #20]	@ (8017da4 <CDC_Init_FS+0x1c>)
 8017d90:	4805      	ldr	r0, [pc, #20]	@ (8017da8 <CDC_Init_FS+0x20>)
 8017d92:	f7fb fcfa 	bl	801378a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017d96:	4905      	ldr	r1, [pc, #20]	@ (8017dac <CDC_Init_FS+0x24>)
 8017d98:	4803      	ldr	r0, [pc, #12]	@ (8017da8 <CDC_Init_FS+0x20>)
 8017d9a:	f7fb fd14 	bl	80137c6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017d9e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017da0:	4618      	mov	r0, r3
 8017da2:	bd80      	pop	{r7, pc}
 8017da4:	200032a0 	.word	0x200032a0
 8017da8:	20002bd0 	.word	0x20002bd0
 8017dac:	20002ea0 	.word	0x20002ea0

08017db0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017db0:	b480      	push	{r7}
 8017db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017db4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017db6:	4618      	mov	r0, r3
 8017db8:	46bd      	mov	sp, r7
 8017dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dbe:	4770      	bx	lr

08017dc0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017dc0:	b480      	push	{r7}
 8017dc2:	b083      	sub	sp, #12
 8017dc4:	af00      	add	r7, sp, #0
 8017dc6:	4603      	mov	r3, r0
 8017dc8:	6039      	str	r1, [r7, #0]
 8017dca:	71fb      	strb	r3, [r7, #7]
 8017dcc:	4613      	mov	r3, r2
 8017dce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017dd0:	79fb      	ldrb	r3, [r7, #7]
 8017dd2:	2b23      	cmp	r3, #35	@ 0x23
 8017dd4:	d84a      	bhi.n	8017e6c <CDC_Control_FS+0xac>
 8017dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8017ddc <CDC_Control_FS+0x1c>)
 8017dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017ddc:	08017e6d 	.word	0x08017e6d
 8017de0:	08017e6d 	.word	0x08017e6d
 8017de4:	08017e6d 	.word	0x08017e6d
 8017de8:	08017e6d 	.word	0x08017e6d
 8017dec:	08017e6d 	.word	0x08017e6d
 8017df0:	08017e6d 	.word	0x08017e6d
 8017df4:	08017e6d 	.word	0x08017e6d
 8017df8:	08017e6d 	.word	0x08017e6d
 8017dfc:	08017e6d 	.word	0x08017e6d
 8017e00:	08017e6d 	.word	0x08017e6d
 8017e04:	08017e6d 	.word	0x08017e6d
 8017e08:	08017e6d 	.word	0x08017e6d
 8017e0c:	08017e6d 	.word	0x08017e6d
 8017e10:	08017e6d 	.word	0x08017e6d
 8017e14:	08017e6d 	.word	0x08017e6d
 8017e18:	08017e6d 	.word	0x08017e6d
 8017e1c:	08017e6d 	.word	0x08017e6d
 8017e20:	08017e6d 	.word	0x08017e6d
 8017e24:	08017e6d 	.word	0x08017e6d
 8017e28:	08017e6d 	.word	0x08017e6d
 8017e2c:	08017e6d 	.word	0x08017e6d
 8017e30:	08017e6d 	.word	0x08017e6d
 8017e34:	08017e6d 	.word	0x08017e6d
 8017e38:	08017e6d 	.word	0x08017e6d
 8017e3c:	08017e6d 	.word	0x08017e6d
 8017e40:	08017e6d 	.word	0x08017e6d
 8017e44:	08017e6d 	.word	0x08017e6d
 8017e48:	08017e6d 	.word	0x08017e6d
 8017e4c:	08017e6d 	.word	0x08017e6d
 8017e50:	08017e6d 	.word	0x08017e6d
 8017e54:	08017e6d 	.word	0x08017e6d
 8017e58:	08017e6d 	.word	0x08017e6d
 8017e5c:	08017e6d 	.word	0x08017e6d
 8017e60:	08017e6d 	.word	0x08017e6d
 8017e64:	08017e6d 	.word	0x08017e6d
 8017e68:	08017e6d 	.word	0x08017e6d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017e6c:	bf00      	nop
  }

  return (USBD_OK);
 8017e6e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017e70:	4618      	mov	r0, r3
 8017e72:	370c      	adds	r7, #12
 8017e74:	46bd      	mov	sp, r7
 8017e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e7a:	4770      	bx	lr

08017e7c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017e7c:	b580      	push	{r7, lr}
 8017e7e:	b082      	sub	sp, #8
 8017e80:	af00      	add	r7, sp, #0
 8017e82:	6078      	str	r0, [r7, #4]
 8017e84:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017e86:	6879      	ldr	r1, [r7, #4]
 8017e88:	4805      	ldr	r0, [pc, #20]	@ (8017ea0 <CDC_Receive_FS+0x24>)
 8017e8a:	f7fb fc9c 	bl	80137c6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017e8e:	4804      	ldr	r0, [pc, #16]	@ (8017ea0 <CDC_Receive_FS+0x24>)
 8017e90:	f7fb fce2 	bl	8013858 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017e94:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017e96:	4618      	mov	r0, r3
 8017e98:	3708      	adds	r7, #8
 8017e9a:	46bd      	mov	sp, r7
 8017e9c:	bd80      	pop	{r7, pc}
 8017e9e:	bf00      	nop
 8017ea0:	20002bd0 	.word	0x20002bd0

08017ea4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017ea4:	b580      	push	{r7, lr}
 8017ea6:	b084      	sub	sp, #16
 8017ea8:	af00      	add	r7, sp, #0
 8017eaa:	6078      	str	r0, [r7, #4]
 8017eac:	460b      	mov	r3, r1
 8017eae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8017eec <CDC_Transmit_FS+0x48>)
 8017eb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017eba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017ebc:	68bb      	ldr	r3, [r7, #8]
 8017ebe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017ec2:	2b00      	cmp	r3, #0
 8017ec4:	d001      	beq.n	8017eca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017ec6:	2301      	movs	r3, #1
 8017ec8:	e00b      	b.n	8017ee2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017eca:	887b      	ldrh	r3, [r7, #2]
 8017ecc:	461a      	mov	r2, r3
 8017ece:	6879      	ldr	r1, [r7, #4]
 8017ed0:	4806      	ldr	r0, [pc, #24]	@ (8017eec <CDC_Transmit_FS+0x48>)
 8017ed2:	f7fb fc5a 	bl	801378a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017ed6:	4805      	ldr	r0, [pc, #20]	@ (8017eec <CDC_Transmit_FS+0x48>)
 8017ed8:	f7fb fc8e 	bl	80137f8 <USBD_CDC_TransmitPacket>
 8017edc:	4603      	mov	r3, r0
 8017ede:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8017ee2:	4618      	mov	r0, r3
 8017ee4:	3710      	adds	r7, #16
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	bd80      	pop	{r7, pc}
 8017eea:	bf00      	nop
 8017eec:	20002bd0 	.word	0x20002bd0

08017ef0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017ef0:	b480      	push	{r7}
 8017ef2:	b087      	sub	sp, #28
 8017ef4:	af00      	add	r7, sp, #0
 8017ef6:	60f8      	str	r0, [r7, #12]
 8017ef8:	60b9      	str	r1, [r7, #8]
 8017efa:	4613      	mov	r3, r2
 8017efc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017efe:	2300      	movs	r3, #0
 8017f00:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017f02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017f06:	4618      	mov	r0, r3
 8017f08:	371c      	adds	r7, #28
 8017f0a:	46bd      	mov	sp, r7
 8017f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f10:	4770      	bx	lr
	...

08017f14 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f14:	b480      	push	{r7}
 8017f16:	b083      	sub	sp, #12
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	4603      	mov	r3, r0
 8017f1c:	6039      	str	r1, [r7, #0]
 8017f1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017f20:	683b      	ldr	r3, [r7, #0]
 8017f22:	2212      	movs	r2, #18
 8017f24:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017f26:	4b03      	ldr	r3, [pc, #12]	@ (8017f34 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017f28:	4618      	mov	r0, r3
 8017f2a:	370c      	adds	r7, #12
 8017f2c:	46bd      	mov	sp, r7
 8017f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f32:	4770      	bx	lr
 8017f34:	2000016c 	.word	0x2000016c

08017f38 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f38:	b480      	push	{r7}
 8017f3a:	b083      	sub	sp, #12
 8017f3c:	af00      	add	r7, sp, #0
 8017f3e:	4603      	mov	r3, r0
 8017f40:	6039      	str	r1, [r7, #0]
 8017f42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017f44:	683b      	ldr	r3, [r7, #0]
 8017f46:	2204      	movs	r2, #4
 8017f48:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017f4a:	4b03      	ldr	r3, [pc, #12]	@ (8017f58 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017f4c:	4618      	mov	r0, r3
 8017f4e:	370c      	adds	r7, #12
 8017f50:	46bd      	mov	sp, r7
 8017f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f56:	4770      	bx	lr
 8017f58:	20000180 	.word	0x20000180

08017f5c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f5c:	b580      	push	{r7, lr}
 8017f5e:	b082      	sub	sp, #8
 8017f60:	af00      	add	r7, sp, #0
 8017f62:	4603      	mov	r3, r0
 8017f64:	6039      	str	r1, [r7, #0]
 8017f66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017f68:	79fb      	ldrb	r3, [r7, #7]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d105      	bne.n	8017f7a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017f6e:	683a      	ldr	r2, [r7, #0]
 8017f70:	4907      	ldr	r1, [pc, #28]	@ (8017f90 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017f72:	4808      	ldr	r0, [pc, #32]	@ (8017f94 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017f74:	f7fc fcdb 	bl	801492e <USBD_GetString>
 8017f78:	e004      	b.n	8017f84 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017f7a:	683a      	ldr	r2, [r7, #0]
 8017f7c:	4904      	ldr	r1, [pc, #16]	@ (8017f90 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017f7e:	4805      	ldr	r0, [pc, #20]	@ (8017f94 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017f80:	f7fc fcd5 	bl	801492e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f84:	4b02      	ldr	r3, [pc, #8]	@ (8017f90 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017f86:	4618      	mov	r0, r3
 8017f88:	3708      	adds	r7, #8
 8017f8a:	46bd      	mov	sp, r7
 8017f8c:	bd80      	pop	{r7, pc}
 8017f8e:	bf00      	nop
 8017f90:	200036a0 	.word	0x200036a0
 8017f94:	0801ba18 	.word	0x0801ba18

08017f98 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f98:	b580      	push	{r7, lr}
 8017f9a:	b082      	sub	sp, #8
 8017f9c:	af00      	add	r7, sp, #0
 8017f9e:	4603      	mov	r3, r0
 8017fa0:	6039      	str	r1, [r7, #0]
 8017fa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017fa4:	683a      	ldr	r2, [r7, #0]
 8017fa6:	4904      	ldr	r1, [pc, #16]	@ (8017fb8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017fa8:	4804      	ldr	r0, [pc, #16]	@ (8017fbc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017faa:	f7fc fcc0 	bl	801492e <USBD_GetString>
  return USBD_StrDesc;
 8017fae:	4b02      	ldr	r3, [pc, #8]	@ (8017fb8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017fb0:	4618      	mov	r0, r3
 8017fb2:	3708      	adds	r7, #8
 8017fb4:	46bd      	mov	sp, r7
 8017fb6:	bd80      	pop	{r7, pc}
 8017fb8:	200036a0 	.word	0x200036a0
 8017fbc:	0801ba30 	.word	0x0801ba30

08017fc0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fc0:	b580      	push	{r7, lr}
 8017fc2:	b082      	sub	sp, #8
 8017fc4:	af00      	add	r7, sp, #0
 8017fc6:	4603      	mov	r3, r0
 8017fc8:	6039      	str	r1, [r7, #0]
 8017fca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017fcc:	683b      	ldr	r3, [r7, #0]
 8017fce:	221a      	movs	r2, #26
 8017fd0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017fd2:	f000 f843 	bl	801805c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017fd6:	4b02      	ldr	r3, [pc, #8]	@ (8017fe0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017fd8:	4618      	mov	r0, r3
 8017fda:	3708      	adds	r7, #8
 8017fdc:	46bd      	mov	sp, r7
 8017fde:	bd80      	pop	{r7, pc}
 8017fe0:	20000184 	.word	0x20000184

08017fe4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fe4:	b580      	push	{r7, lr}
 8017fe6:	b082      	sub	sp, #8
 8017fe8:	af00      	add	r7, sp, #0
 8017fea:	4603      	mov	r3, r0
 8017fec:	6039      	str	r1, [r7, #0]
 8017fee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017ff0:	79fb      	ldrb	r3, [r7, #7]
 8017ff2:	2b00      	cmp	r3, #0
 8017ff4:	d105      	bne.n	8018002 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017ff6:	683a      	ldr	r2, [r7, #0]
 8017ff8:	4907      	ldr	r1, [pc, #28]	@ (8018018 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017ffa:	4808      	ldr	r0, [pc, #32]	@ (801801c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017ffc:	f7fc fc97 	bl	801492e <USBD_GetString>
 8018000:	e004      	b.n	801800c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018002:	683a      	ldr	r2, [r7, #0]
 8018004:	4904      	ldr	r1, [pc, #16]	@ (8018018 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8018006:	4805      	ldr	r0, [pc, #20]	@ (801801c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018008:	f7fc fc91 	bl	801492e <USBD_GetString>
  }
  return USBD_StrDesc;
 801800c:	4b02      	ldr	r3, [pc, #8]	@ (8018018 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801800e:	4618      	mov	r0, r3
 8018010:	3708      	adds	r7, #8
 8018012:	46bd      	mov	sp, r7
 8018014:	bd80      	pop	{r7, pc}
 8018016:	bf00      	nop
 8018018:	200036a0 	.word	0x200036a0
 801801c:	0801ba44 	.word	0x0801ba44

08018020 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018020:	b580      	push	{r7, lr}
 8018022:	b082      	sub	sp, #8
 8018024:	af00      	add	r7, sp, #0
 8018026:	4603      	mov	r3, r0
 8018028:	6039      	str	r1, [r7, #0]
 801802a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801802c:	79fb      	ldrb	r3, [r7, #7]
 801802e:	2b00      	cmp	r3, #0
 8018030:	d105      	bne.n	801803e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8018032:	683a      	ldr	r2, [r7, #0]
 8018034:	4907      	ldr	r1, [pc, #28]	@ (8018054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8018036:	4808      	ldr	r0, [pc, #32]	@ (8018058 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8018038:	f7fc fc79 	bl	801492e <USBD_GetString>
 801803c:	e004      	b.n	8018048 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801803e:	683a      	ldr	r2, [r7, #0]
 8018040:	4904      	ldr	r1, [pc, #16]	@ (8018054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8018042:	4805      	ldr	r0, [pc, #20]	@ (8018058 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8018044:	f7fc fc73 	bl	801492e <USBD_GetString>
  }
  return USBD_StrDesc;
 8018048:	4b02      	ldr	r3, [pc, #8]	@ (8018054 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801804a:	4618      	mov	r0, r3
 801804c:	3708      	adds	r7, #8
 801804e:	46bd      	mov	sp, r7
 8018050:	bd80      	pop	{r7, pc}
 8018052:	bf00      	nop
 8018054:	200036a0 	.word	0x200036a0
 8018058:	0801ba50 	.word	0x0801ba50

0801805c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801805c:	b580      	push	{r7, lr}
 801805e:	b084      	sub	sp, #16
 8018060:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018062:	4b0f      	ldr	r3, [pc, #60]	@ (80180a0 <Get_SerialNum+0x44>)
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018068:	4b0e      	ldr	r3, [pc, #56]	@ (80180a4 <Get_SerialNum+0x48>)
 801806a:	681b      	ldr	r3, [r3, #0]
 801806c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801806e:	4b0e      	ldr	r3, [pc, #56]	@ (80180a8 <Get_SerialNum+0x4c>)
 8018070:	681b      	ldr	r3, [r3, #0]
 8018072:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018074:	68fa      	ldr	r2, [r7, #12]
 8018076:	687b      	ldr	r3, [r7, #4]
 8018078:	4413      	add	r3, r2
 801807a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801807c:	68fb      	ldr	r3, [r7, #12]
 801807e:	2b00      	cmp	r3, #0
 8018080:	d009      	beq.n	8018096 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018082:	2208      	movs	r2, #8
 8018084:	4909      	ldr	r1, [pc, #36]	@ (80180ac <Get_SerialNum+0x50>)
 8018086:	68f8      	ldr	r0, [r7, #12]
 8018088:	f000 f814 	bl	80180b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801808c:	2204      	movs	r2, #4
 801808e:	4908      	ldr	r1, [pc, #32]	@ (80180b0 <Get_SerialNum+0x54>)
 8018090:	68b8      	ldr	r0, [r7, #8]
 8018092:	f000 f80f 	bl	80180b4 <IntToUnicode>
  }
}
 8018096:	bf00      	nop
 8018098:	3710      	adds	r7, #16
 801809a:	46bd      	mov	sp, r7
 801809c:	bd80      	pop	{r7, pc}
 801809e:	bf00      	nop
 80180a0:	1fff7590 	.word	0x1fff7590
 80180a4:	1fff7594 	.word	0x1fff7594
 80180a8:	1fff7598 	.word	0x1fff7598
 80180ac:	20000186 	.word	0x20000186
 80180b0:	20000196 	.word	0x20000196

080180b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80180b4:	b480      	push	{r7}
 80180b6:	b087      	sub	sp, #28
 80180b8:	af00      	add	r7, sp, #0
 80180ba:	60f8      	str	r0, [r7, #12]
 80180bc:	60b9      	str	r1, [r7, #8]
 80180be:	4613      	mov	r3, r2
 80180c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80180c2:	2300      	movs	r3, #0
 80180c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80180c6:	2300      	movs	r3, #0
 80180c8:	75fb      	strb	r3, [r7, #23]
 80180ca:	e027      	b.n	801811c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80180cc:	68fb      	ldr	r3, [r7, #12]
 80180ce:	0f1b      	lsrs	r3, r3, #28
 80180d0:	2b09      	cmp	r3, #9
 80180d2:	d80b      	bhi.n	80180ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80180d4:	68fb      	ldr	r3, [r7, #12]
 80180d6:	0f1b      	lsrs	r3, r3, #28
 80180d8:	b2da      	uxtb	r2, r3
 80180da:	7dfb      	ldrb	r3, [r7, #23]
 80180dc:	005b      	lsls	r3, r3, #1
 80180de:	4619      	mov	r1, r3
 80180e0:	68bb      	ldr	r3, [r7, #8]
 80180e2:	440b      	add	r3, r1
 80180e4:	3230      	adds	r2, #48	@ 0x30
 80180e6:	b2d2      	uxtb	r2, r2
 80180e8:	701a      	strb	r2, [r3, #0]
 80180ea:	e00a      	b.n	8018102 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80180ec:	68fb      	ldr	r3, [r7, #12]
 80180ee:	0f1b      	lsrs	r3, r3, #28
 80180f0:	b2da      	uxtb	r2, r3
 80180f2:	7dfb      	ldrb	r3, [r7, #23]
 80180f4:	005b      	lsls	r3, r3, #1
 80180f6:	4619      	mov	r1, r3
 80180f8:	68bb      	ldr	r3, [r7, #8]
 80180fa:	440b      	add	r3, r1
 80180fc:	3237      	adds	r2, #55	@ 0x37
 80180fe:	b2d2      	uxtb	r2, r2
 8018100:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	011b      	lsls	r3, r3, #4
 8018106:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018108:	7dfb      	ldrb	r3, [r7, #23]
 801810a:	005b      	lsls	r3, r3, #1
 801810c:	3301      	adds	r3, #1
 801810e:	68ba      	ldr	r2, [r7, #8]
 8018110:	4413      	add	r3, r2
 8018112:	2200      	movs	r2, #0
 8018114:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018116:	7dfb      	ldrb	r3, [r7, #23]
 8018118:	3301      	adds	r3, #1
 801811a:	75fb      	strb	r3, [r7, #23]
 801811c:	7dfa      	ldrb	r2, [r7, #23]
 801811e:	79fb      	ldrb	r3, [r7, #7]
 8018120:	429a      	cmp	r2, r3
 8018122:	d3d3      	bcc.n	80180cc <IntToUnicode+0x18>
  }
}
 8018124:	bf00      	nop
 8018126:	bf00      	nop
 8018128:	371c      	adds	r7, #28
 801812a:	46bd      	mov	sp, r7
 801812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018130:	4770      	bx	lr
	...

08018134 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018134:	b580      	push	{r7, lr}
 8018136:	b094      	sub	sp, #80	@ 0x50
 8018138:	af00      	add	r7, sp, #0
 801813a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801813c:	f107 030c 	add.w	r3, r7, #12
 8018140:	2244      	movs	r2, #68	@ 0x44
 8018142:	2100      	movs	r1, #0
 8018144:	4618      	mov	r0, r3
 8018146:	f001 f932 	bl	80193ae <memset>
  if(pcdHandle->Instance==USB)
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	4a15      	ldr	r2, [pc, #84]	@ (80181a4 <HAL_PCD_MspInit+0x70>)
 8018150:	4293      	cmp	r3, r2
 8018152:	d123      	bne.n	801819c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018154:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8018158:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801815a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801815e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8018160:	f107 030c 	add.w	r3, r7, #12
 8018164:	4618      	mov	r0, r3
 8018166:	f7f6 fccd 	bl	800eb04 <HAL_RCCEx_PeriphCLKConfig>
 801816a:	4603      	mov	r3, r0
 801816c:	2b00      	cmp	r3, #0
 801816e:	d001      	beq.n	8018174 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8018170:	f7ec ff32 	bl	8004fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8018174:	4b0c      	ldr	r3, [pc, #48]	@ (80181a8 <HAL_PCD_MspInit+0x74>)
 8018176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018178:	4a0b      	ldr	r2, [pc, #44]	@ (80181a8 <HAL_PCD_MspInit+0x74>)
 801817a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801817e:	6593      	str	r3, [r2, #88]	@ 0x58
 8018180:	4b09      	ldr	r3, [pc, #36]	@ (80181a8 <HAL_PCD_MspInit+0x74>)
 8018182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018184:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8018188:	60bb      	str	r3, [r7, #8]
 801818a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 801818c:	2200      	movs	r2, #0
 801818e:	2100      	movs	r1, #0
 8018190:	2014      	movs	r0, #20
 8018192:	f7f2 faf6 	bl	800a782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8018196:	2014      	movs	r0, #20
 8018198:	f7f2 fb0d 	bl	800a7b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801819c:	bf00      	nop
 801819e:	3750      	adds	r7, #80	@ 0x50
 80181a0:	46bd      	mov	sp, r7
 80181a2:	bd80      	pop	{r7, pc}
 80181a4:	40005c00 	.word	0x40005c00
 80181a8:	40021000 	.word	0x40021000

080181ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181ac:	b580      	push	{r7, lr}
 80181ae:	b082      	sub	sp, #8
 80181b0:	af00      	add	r7, sp, #0
 80181b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80181ba:	687b      	ldr	r3, [r7, #4]
 80181bc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80181c0:	4619      	mov	r1, r3
 80181c2:	4610      	mov	r0, r2
 80181c4:	f7fb fc14 	bl	80139f0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80181c8:	bf00      	nop
 80181ca:	3708      	adds	r7, #8
 80181cc:	46bd      	mov	sp, r7
 80181ce:	bd80      	pop	{r7, pc}

080181d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181d0:	b580      	push	{r7, lr}
 80181d2:	b082      	sub	sp, #8
 80181d4:	af00      	add	r7, sp, #0
 80181d6:	6078      	str	r0, [r7, #4]
 80181d8:	460b      	mov	r3, r1
 80181da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80181e2:	78fa      	ldrb	r2, [r7, #3]
 80181e4:	6879      	ldr	r1, [r7, #4]
 80181e6:	4613      	mov	r3, r2
 80181e8:	009b      	lsls	r3, r3, #2
 80181ea:	4413      	add	r3, r2
 80181ec:	00db      	lsls	r3, r3, #3
 80181ee:	440b      	add	r3, r1
 80181f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80181f4:	681a      	ldr	r2, [r3, #0]
 80181f6:	78fb      	ldrb	r3, [r7, #3]
 80181f8:	4619      	mov	r1, r3
 80181fa:	f7fb fc4e 	bl	8013a9a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80181fe:	bf00      	nop
 8018200:	3708      	adds	r7, #8
 8018202:	46bd      	mov	sp, r7
 8018204:	bd80      	pop	{r7, pc}

08018206 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018206:	b580      	push	{r7, lr}
 8018208:	b082      	sub	sp, #8
 801820a:	af00      	add	r7, sp, #0
 801820c:	6078      	str	r0, [r7, #4]
 801820e:	460b      	mov	r3, r1
 8018210:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018218:	78fa      	ldrb	r2, [r7, #3]
 801821a:	6879      	ldr	r1, [r7, #4]
 801821c:	4613      	mov	r3, r2
 801821e:	009b      	lsls	r3, r3, #2
 8018220:	4413      	add	r3, r2
 8018222:	00db      	lsls	r3, r3, #3
 8018224:	440b      	add	r3, r1
 8018226:	3324      	adds	r3, #36	@ 0x24
 8018228:	681a      	ldr	r2, [r3, #0]
 801822a:	78fb      	ldrb	r3, [r7, #3]
 801822c:	4619      	mov	r1, r3
 801822e:	f7fb fc97 	bl	8013b60 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018232:	bf00      	nop
 8018234:	3708      	adds	r7, #8
 8018236:	46bd      	mov	sp, r7
 8018238:	bd80      	pop	{r7, pc}

0801823a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801823a:	b580      	push	{r7, lr}
 801823c:	b082      	sub	sp, #8
 801823e:	af00      	add	r7, sp, #0
 8018240:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018242:	687b      	ldr	r3, [r7, #4]
 8018244:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018248:	4618      	mov	r0, r3
 801824a:	f7fb fdab 	bl	8013da4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801824e:	bf00      	nop
 8018250:	3708      	adds	r7, #8
 8018252:	46bd      	mov	sp, r7
 8018254:	bd80      	pop	{r7, pc}

08018256 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018256:	b580      	push	{r7, lr}
 8018258:	b084      	sub	sp, #16
 801825a:	af00      	add	r7, sp, #0
 801825c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801825e:	2301      	movs	r3, #1
 8018260:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	795b      	ldrb	r3, [r3, #5]
 8018266:	2b02      	cmp	r3, #2
 8018268:	d001      	beq.n	801826e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801826a:	f7ec feb5 	bl	8004fd8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801826e:	687b      	ldr	r3, [r7, #4]
 8018270:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018274:	7bfa      	ldrb	r2, [r7, #15]
 8018276:	4611      	mov	r1, r2
 8018278:	4618      	mov	r0, r3
 801827a:	f7fb fd55 	bl	8013d28 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801827e:	687b      	ldr	r3, [r7, #4]
 8018280:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018284:	4618      	mov	r0, r3
 8018286:	f7fb fd01 	bl	8013c8c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801828a:	bf00      	nop
 801828c:	3710      	adds	r7, #16
 801828e:	46bd      	mov	sp, r7
 8018290:	bd80      	pop	{r7, pc}
	...

08018294 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018294:	b580      	push	{r7, lr}
 8018296:	b082      	sub	sp, #8
 8018298:	af00      	add	r7, sp, #0
 801829a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80182a2:	4618      	mov	r0, r3
 80182a4:	f7fb fd50 	bl	8013d48 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	7a5b      	ldrb	r3, [r3, #9]
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	d005      	beq.n	80182bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80182b0:	4b04      	ldr	r3, [pc, #16]	@ (80182c4 <HAL_PCD_SuspendCallback+0x30>)
 80182b2:	691b      	ldr	r3, [r3, #16]
 80182b4:	4a03      	ldr	r2, [pc, #12]	@ (80182c4 <HAL_PCD_SuspendCallback+0x30>)
 80182b6:	f043 0306 	orr.w	r3, r3, #6
 80182ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80182bc:	bf00      	nop
 80182be:	3708      	adds	r7, #8
 80182c0:	46bd      	mov	sp, r7
 80182c2:	bd80      	pop	{r7, pc}
 80182c4:	e000ed00 	.word	0xe000ed00

080182c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182c8:	b580      	push	{r7, lr}
 80182ca:	b082      	sub	sp, #8
 80182cc:	af00      	add	r7, sp, #0
 80182ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	7a5b      	ldrb	r3, [r3, #9]
 80182d4:	2b00      	cmp	r3, #0
 80182d6:	d007      	beq.n	80182e8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80182d8:	4b08      	ldr	r3, [pc, #32]	@ (80182fc <HAL_PCD_ResumeCallback+0x34>)
 80182da:	691b      	ldr	r3, [r3, #16]
 80182dc:	4a07      	ldr	r2, [pc, #28]	@ (80182fc <HAL_PCD_ResumeCallback+0x34>)
 80182de:	f023 0306 	bic.w	r3, r3, #6
 80182e2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80182e4:	f000 f9f8 	bl	80186d8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80182ee:	4618      	mov	r0, r3
 80182f0:	f7fb fd40 	bl	8013d74 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80182f4:	bf00      	nop
 80182f6:	3708      	adds	r7, #8
 80182f8:	46bd      	mov	sp, r7
 80182fa:	bd80      	pop	{r7, pc}
 80182fc:	e000ed00 	.word	0xe000ed00

08018300 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018300:	b580      	push	{r7, lr}
 8018302:	b082      	sub	sp, #8
 8018304:	af00      	add	r7, sp, #0
 8018306:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018308:	4a2b      	ldr	r2, [pc, #172]	@ (80183b8 <USBD_LL_Init+0xb8>)
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	4a29      	ldr	r2, [pc, #164]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018314:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8018318:	4b27      	ldr	r3, [pc, #156]	@ (80183b8 <USBD_LL_Init+0xb8>)
 801831a:	4a28      	ldr	r2, [pc, #160]	@ (80183bc <USBD_LL_Init+0xbc>)
 801831c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801831e:	4b26      	ldr	r3, [pc, #152]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018320:	2208      	movs	r2, #8
 8018322:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018324:	4b24      	ldr	r3, [pc, #144]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018326:	2202      	movs	r2, #2
 8018328:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801832a:	4b23      	ldr	r3, [pc, #140]	@ (80183b8 <USBD_LL_Init+0xb8>)
 801832c:	2202      	movs	r2, #2
 801832e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018330:	4b21      	ldr	r3, [pc, #132]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018332:	2200      	movs	r2, #0
 8018334:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018336:	4b20      	ldr	r3, [pc, #128]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018338:	2200      	movs	r2, #0
 801833a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801833c:	4b1e      	ldr	r3, [pc, #120]	@ (80183b8 <USBD_LL_Init+0xb8>)
 801833e:	2200      	movs	r2, #0
 8018340:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018342:	4b1d      	ldr	r3, [pc, #116]	@ (80183b8 <USBD_LL_Init+0xb8>)
 8018344:	2200      	movs	r2, #0
 8018346:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018348:	481b      	ldr	r0, [pc, #108]	@ (80183b8 <USBD_LL_Init+0xb8>)
 801834a:	f7f4 f8f8 	bl	800c53e <HAL_PCD_Init>
 801834e:	4603      	mov	r3, r0
 8018350:	2b00      	cmp	r3, #0
 8018352:	d001      	beq.n	8018358 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8018354:	f7ec fe40 	bl	8004fd8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801835e:	2318      	movs	r3, #24
 8018360:	2200      	movs	r2, #0
 8018362:	2100      	movs	r1, #0
 8018364:	f7f5 fd7f 	bl	800de66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8018368:	687b      	ldr	r3, [r7, #4]
 801836a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801836e:	2358      	movs	r3, #88	@ 0x58
 8018370:	2200      	movs	r2, #0
 8018372:	2180      	movs	r1, #128	@ 0x80
 8018374:	f7f5 fd77 	bl	800de66 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801837e:	23c0      	movs	r3, #192	@ 0xc0
 8018380:	2200      	movs	r2, #0
 8018382:	2181      	movs	r1, #129	@ 0x81
 8018384:	f7f5 fd6f 	bl	800de66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801838e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8018392:	2200      	movs	r2, #0
 8018394:	2101      	movs	r1, #1
 8018396:	f7f5 fd66 	bl	800de66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801839a:	687b      	ldr	r3, [r7, #4]
 801839c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80183a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80183a4:	2200      	movs	r2, #0
 80183a6:	2182      	movs	r1, #130	@ 0x82
 80183a8:	f7f5 fd5d 	bl	800de66 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80183ac:	2300      	movs	r3, #0
}
 80183ae:	4618      	mov	r0, r3
 80183b0:	3708      	adds	r7, #8
 80183b2:	46bd      	mov	sp, r7
 80183b4:	bd80      	pop	{r7, pc}
 80183b6:	bf00      	nop
 80183b8:	200038a0 	.word	0x200038a0
 80183bc:	40005c00 	.word	0x40005c00

080183c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80183c0:	b580      	push	{r7, lr}
 80183c2:	b084      	sub	sp, #16
 80183c4:	af00      	add	r7, sp, #0
 80183c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183c8:	2300      	movs	r3, #0
 80183ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183cc:	2300      	movs	r3, #0
 80183ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80183d0:	687b      	ldr	r3, [r7, #4]
 80183d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80183d6:	4618      	mov	r0, r3
 80183d8:	f7f4 f97f 	bl	800c6da <HAL_PCD_Start>
 80183dc:	4603      	mov	r3, r0
 80183de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183e0:	7bfb      	ldrb	r3, [r7, #15]
 80183e2:	4618      	mov	r0, r3
 80183e4:	f000 f97e 	bl	80186e4 <USBD_Get_USB_Status>
 80183e8:	4603      	mov	r3, r0
 80183ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80183ee:	4618      	mov	r0, r3
 80183f0:	3710      	adds	r7, #16
 80183f2:	46bd      	mov	sp, r7
 80183f4:	bd80      	pop	{r7, pc}

080183f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80183f6:	b580      	push	{r7, lr}
 80183f8:	b084      	sub	sp, #16
 80183fa:	af00      	add	r7, sp, #0
 80183fc:	6078      	str	r0, [r7, #4]
 80183fe:	4608      	mov	r0, r1
 8018400:	4611      	mov	r1, r2
 8018402:	461a      	mov	r2, r3
 8018404:	4603      	mov	r3, r0
 8018406:	70fb      	strb	r3, [r7, #3]
 8018408:	460b      	mov	r3, r1
 801840a:	70bb      	strb	r3, [r7, #2]
 801840c:	4613      	mov	r3, r2
 801840e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018410:	2300      	movs	r3, #0
 8018412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018414:	2300      	movs	r3, #0
 8018416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801841e:	78bb      	ldrb	r3, [r7, #2]
 8018420:	883a      	ldrh	r2, [r7, #0]
 8018422:	78f9      	ldrb	r1, [r7, #3]
 8018424:	f7f4 fac6 	bl	800c9b4 <HAL_PCD_EP_Open>
 8018428:	4603      	mov	r3, r0
 801842a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801842c:	7bfb      	ldrb	r3, [r7, #15]
 801842e:	4618      	mov	r0, r3
 8018430:	f000 f958 	bl	80186e4 <USBD_Get_USB_Status>
 8018434:	4603      	mov	r3, r0
 8018436:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018438:	7bbb      	ldrb	r3, [r7, #14]
}
 801843a:	4618      	mov	r0, r3
 801843c:	3710      	adds	r7, #16
 801843e:	46bd      	mov	sp, r7
 8018440:	bd80      	pop	{r7, pc}

08018442 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018442:	b580      	push	{r7, lr}
 8018444:	b084      	sub	sp, #16
 8018446:	af00      	add	r7, sp, #0
 8018448:	6078      	str	r0, [r7, #4]
 801844a:	460b      	mov	r3, r1
 801844c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801844e:	2300      	movs	r3, #0
 8018450:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018452:	2300      	movs	r3, #0
 8018454:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018456:	687b      	ldr	r3, [r7, #4]
 8018458:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801845c:	78fa      	ldrb	r2, [r7, #3]
 801845e:	4611      	mov	r1, r2
 8018460:	4618      	mov	r0, r3
 8018462:	f7f4 fb06 	bl	800ca72 <HAL_PCD_EP_Close>
 8018466:	4603      	mov	r3, r0
 8018468:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801846a:	7bfb      	ldrb	r3, [r7, #15]
 801846c:	4618      	mov	r0, r3
 801846e:	f000 f939 	bl	80186e4 <USBD_Get_USB_Status>
 8018472:	4603      	mov	r3, r0
 8018474:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018476:	7bbb      	ldrb	r3, [r7, #14]
}
 8018478:	4618      	mov	r0, r3
 801847a:	3710      	adds	r7, #16
 801847c:	46bd      	mov	sp, r7
 801847e:	bd80      	pop	{r7, pc}

08018480 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018480:	b580      	push	{r7, lr}
 8018482:	b084      	sub	sp, #16
 8018484:	af00      	add	r7, sp, #0
 8018486:	6078      	str	r0, [r7, #4]
 8018488:	460b      	mov	r3, r1
 801848a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801848c:	2300      	movs	r3, #0
 801848e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018490:	2300      	movs	r3, #0
 8018492:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801849a:	78fa      	ldrb	r2, [r7, #3]
 801849c:	4611      	mov	r1, r2
 801849e:	4618      	mov	r0, r3
 80184a0:	f7f4 fbaf 	bl	800cc02 <HAL_PCD_EP_SetStall>
 80184a4:	4603      	mov	r3, r0
 80184a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184a8:	7bfb      	ldrb	r3, [r7, #15]
 80184aa:	4618      	mov	r0, r3
 80184ac:	f000 f91a 	bl	80186e4 <USBD_Get_USB_Status>
 80184b0:	4603      	mov	r3, r0
 80184b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80184b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80184b6:	4618      	mov	r0, r3
 80184b8:	3710      	adds	r7, #16
 80184ba:	46bd      	mov	sp, r7
 80184bc:	bd80      	pop	{r7, pc}

080184be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80184be:	b580      	push	{r7, lr}
 80184c0:	b084      	sub	sp, #16
 80184c2:	af00      	add	r7, sp, #0
 80184c4:	6078      	str	r0, [r7, #4]
 80184c6:	460b      	mov	r3, r1
 80184c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184ca:	2300      	movs	r3, #0
 80184cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184ce:	2300      	movs	r3, #0
 80184d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80184d8:	78fa      	ldrb	r2, [r7, #3]
 80184da:	4611      	mov	r1, r2
 80184dc:	4618      	mov	r0, r3
 80184de:	f7f4 fbe2 	bl	800cca6 <HAL_PCD_EP_ClrStall>
 80184e2:	4603      	mov	r3, r0
 80184e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184e6:	7bfb      	ldrb	r3, [r7, #15]
 80184e8:	4618      	mov	r0, r3
 80184ea:	f000 f8fb 	bl	80186e4 <USBD_Get_USB_Status>
 80184ee:	4603      	mov	r3, r0
 80184f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80184f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80184f4:	4618      	mov	r0, r3
 80184f6:	3710      	adds	r7, #16
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}

080184fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80184fc:	b480      	push	{r7}
 80184fe:	b085      	sub	sp, #20
 8018500:	af00      	add	r7, sp, #0
 8018502:	6078      	str	r0, [r7, #4]
 8018504:	460b      	mov	r3, r1
 8018506:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801850e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018510:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018514:	2b00      	cmp	r3, #0
 8018516:	da0b      	bge.n	8018530 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018518:	78fb      	ldrb	r3, [r7, #3]
 801851a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801851e:	68f9      	ldr	r1, [r7, #12]
 8018520:	4613      	mov	r3, r2
 8018522:	009b      	lsls	r3, r3, #2
 8018524:	4413      	add	r3, r2
 8018526:	00db      	lsls	r3, r3, #3
 8018528:	440b      	add	r3, r1
 801852a:	3312      	adds	r3, #18
 801852c:	781b      	ldrb	r3, [r3, #0]
 801852e:	e00b      	b.n	8018548 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018530:	78fb      	ldrb	r3, [r7, #3]
 8018532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018536:	68f9      	ldr	r1, [r7, #12]
 8018538:	4613      	mov	r3, r2
 801853a:	009b      	lsls	r3, r3, #2
 801853c:	4413      	add	r3, r2
 801853e:	00db      	lsls	r3, r3, #3
 8018540:	440b      	add	r3, r1
 8018542:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8018546:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018548:	4618      	mov	r0, r3
 801854a:	3714      	adds	r7, #20
 801854c:	46bd      	mov	sp, r7
 801854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018552:	4770      	bx	lr

08018554 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018554:	b580      	push	{r7, lr}
 8018556:	b084      	sub	sp, #16
 8018558:	af00      	add	r7, sp, #0
 801855a:	6078      	str	r0, [r7, #4]
 801855c:	460b      	mov	r3, r1
 801855e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018560:	2300      	movs	r3, #0
 8018562:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018564:	2300      	movs	r3, #0
 8018566:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801856e:	78fa      	ldrb	r2, [r7, #3]
 8018570:	4611      	mov	r1, r2
 8018572:	4618      	mov	r0, r3
 8018574:	f7f4 f9fa 	bl	800c96c <HAL_PCD_SetAddress>
 8018578:	4603      	mov	r3, r0
 801857a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801857c:	7bfb      	ldrb	r3, [r7, #15]
 801857e:	4618      	mov	r0, r3
 8018580:	f000 f8b0 	bl	80186e4 <USBD_Get_USB_Status>
 8018584:	4603      	mov	r3, r0
 8018586:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018588:	7bbb      	ldrb	r3, [r7, #14]
}
 801858a:	4618      	mov	r0, r3
 801858c:	3710      	adds	r7, #16
 801858e:	46bd      	mov	sp, r7
 8018590:	bd80      	pop	{r7, pc}

08018592 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018592:	b580      	push	{r7, lr}
 8018594:	b086      	sub	sp, #24
 8018596:	af00      	add	r7, sp, #0
 8018598:	60f8      	str	r0, [r7, #12]
 801859a:	607a      	str	r2, [r7, #4]
 801859c:	603b      	str	r3, [r7, #0]
 801859e:	460b      	mov	r3, r1
 80185a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185a2:	2300      	movs	r3, #0
 80185a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185a6:	2300      	movs	r3, #0
 80185a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80185aa:	68fb      	ldr	r3, [r7, #12]
 80185ac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80185b0:	7af9      	ldrb	r1, [r7, #11]
 80185b2:	683b      	ldr	r3, [r7, #0]
 80185b4:	687a      	ldr	r2, [r7, #4]
 80185b6:	f7f4 faed 	bl	800cb94 <HAL_PCD_EP_Transmit>
 80185ba:	4603      	mov	r3, r0
 80185bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185be:	7dfb      	ldrb	r3, [r7, #23]
 80185c0:	4618      	mov	r0, r3
 80185c2:	f000 f88f 	bl	80186e4 <USBD_Get_USB_Status>
 80185c6:	4603      	mov	r3, r0
 80185c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80185ca:	7dbb      	ldrb	r3, [r7, #22]
}
 80185cc:	4618      	mov	r0, r3
 80185ce:	3718      	adds	r7, #24
 80185d0:	46bd      	mov	sp, r7
 80185d2:	bd80      	pop	{r7, pc}

080185d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b086      	sub	sp, #24
 80185d8:	af00      	add	r7, sp, #0
 80185da:	60f8      	str	r0, [r7, #12]
 80185dc:	607a      	str	r2, [r7, #4]
 80185de:	603b      	str	r3, [r7, #0]
 80185e0:	460b      	mov	r3, r1
 80185e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185e4:	2300      	movs	r3, #0
 80185e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185e8:	2300      	movs	r3, #0
 80185ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80185ec:	68fb      	ldr	r3, [r7, #12]
 80185ee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80185f2:	7af9      	ldrb	r1, [r7, #11]
 80185f4:	683b      	ldr	r3, [r7, #0]
 80185f6:	687a      	ldr	r2, [r7, #4]
 80185f8:	f7f4 fa83 	bl	800cb02 <HAL_PCD_EP_Receive>
 80185fc:	4603      	mov	r3, r0
 80185fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018600:	7dfb      	ldrb	r3, [r7, #23]
 8018602:	4618      	mov	r0, r3
 8018604:	f000 f86e 	bl	80186e4 <USBD_Get_USB_Status>
 8018608:	4603      	mov	r3, r0
 801860a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801860c:	7dbb      	ldrb	r3, [r7, #22]
}
 801860e:	4618      	mov	r0, r3
 8018610:	3718      	adds	r7, #24
 8018612:	46bd      	mov	sp, r7
 8018614:	bd80      	pop	{r7, pc}

08018616 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018616:	b580      	push	{r7, lr}
 8018618:	b082      	sub	sp, #8
 801861a:	af00      	add	r7, sp, #0
 801861c:	6078      	str	r0, [r7, #4]
 801861e:	460b      	mov	r3, r1
 8018620:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018628:	78fa      	ldrb	r2, [r7, #3]
 801862a:	4611      	mov	r1, r2
 801862c:	4618      	mov	r0, r3
 801862e:	f7f4 fa99 	bl	800cb64 <HAL_PCD_EP_GetRxCount>
 8018632:	4603      	mov	r3, r0
}
 8018634:	4618      	mov	r0, r3
 8018636:	3708      	adds	r7, #8
 8018638:	46bd      	mov	sp, r7
 801863a:	bd80      	pop	{r7, pc}

0801863c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801863c:	b580      	push	{r7, lr}
 801863e:	b082      	sub	sp, #8
 8018640:	af00      	add	r7, sp, #0
 8018642:	6078      	str	r0, [r7, #4]
 8018644:	460b      	mov	r3, r1
 8018646:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018648:	78fb      	ldrb	r3, [r7, #3]
 801864a:	2b00      	cmp	r3, #0
 801864c:	d002      	beq.n	8018654 <HAL_PCDEx_LPM_Callback+0x18>
 801864e:	2b01      	cmp	r3, #1
 8018650:	d013      	beq.n	801867a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018652:	e023      	b.n	801869c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	7a5b      	ldrb	r3, [r3, #9]
 8018658:	2b00      	cmp	r3, #0
 801865a:	d007      	beq.n	801866c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801865c:	f000 f83c 	bl	80186d8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018660:	4b10      	ldr	r3, [pc, #64]	@ (80186a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018662:	691b      	ldr	r3, [r3, #16]
 8018664:	4a0f      	ldr	r2, [pc, #60]	@ (80186a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018666:	f023 0306 	bic.w	r3, r3, #6
 801866a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801866c:	687b      	ldr	r3, [r7, #4]
 801866e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018672:	4618      	mov	r0, r3
 8018674:	f7fb fb7e 	bl	8013d74 <USBD_LL_Resume>
    break;
 8018678:	e010      	b.n	801869c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018680:	4618      	mov	r0, r3
 8018682:	f7fb fb61 	bl	8013d48 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	7a5b      	ldrb	r3, [r3, #9]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d005      	beq.n	801869a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801868e:	4b05      	ldr	r3, [pc, #20]	@ (80186a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018690:	691b      	ldr	r3, [r3, #16]
 8018692:	4a04      	ldr	r2, [pc, #16]	@ (80186a4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018694:	f043 0306 	orr.w	r3, r3, #6
 8018698:	6113      	str	r3, [r2, #16]
    break;
 801869a:	bf00      	nop
}
 801869c:	bf00      	nop
 801869e:	3708      	adds	r7, #8
 80186a0:	46bd      	mov	sp, r7
 80186a2:	bd80      	pop	{r7, pc}
 80186a4:	e000ed00 	.word	0xe000ed00

080186a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80186a8:	b480      	push	{r7}
 80186aa:	b083      	sub	sp, #12
 80186ac:	af00      	add	r7, sp, #0
 80186ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80186b0:	4b03      	ldr	r3, [pc, #12]	@ (80186c0 <USBD_static_malloc+0x18>)
}
 80186b2:	4618      	mov	r0, r3
 80186b4:	370c      	adds	r7, #12
 80186b6:	46bd      	mov	sp, r7
 80186b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186bc:	4770      	bx	lr
 80186be:	bf00      	nop
 80186c0:	20003b7c 	.word	0x20003b7c

080186c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80186c4:	b480      	push	{r7}
 80186c6:	b083      	sub	sp, #12
 80186c8:	af00      	add	r7, sp, #0
 80186ca:	6078      	str	r0, [r7, #4]

}
 80186cc:	bf00      	nop
 80186ce:	370c      	adds	r7, #12
 80186d0:	46bd      	mov	sp, r7
 80186d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186d6:	4770      	bx	lr

080186d8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80186d8:	b580      	push	{r7, lr}
 80186da:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80186dc:	f7ec f9bc 	bl	8004a58 <SystemClock_Config>
}
 80186e0:	bf00      	nop
 80186e2:	bd80      	pop	{r7, pc}

080186e4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80186e4:	b480      	push	{r7}
 80186e6:	b085      	sub	sp, #20
 80186e8:	af00      	add	r7, sp, #0
 80186ea:	4603      	mov	r3, r0
 80186ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186ee:	2300      	movs	r3, #0
 80186f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80186f2:	79fb      	ldrb	r3, [r7, #7]
 80186f4:	2b03      	cmp	r3, #3
 80186f6:	d817      	bhi.n	8018728 <USBD_Get_USB_Status+0x44>
 80186f8:	a201      	add	r2, pc, #4	@ (adr r2, 8018700 <USBD_Get_USB_Status+0x1c>)
 80186fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80186fe:	bf00      	nop
 8018700:	08018711 	.word	0x08018711
 8018704:	08018717 	.word	0x08018717
 8018708:	0801871d 	.word	0x0801871d
 801870c:	08018723 	.word	0x08018723
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018710:	2300      	movs	r3, #0
 8018712:	73fb      	strb	r3, [r7, #15]
    break;
 8018714:	e00b      	b.n	801872e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018716:	2303      	movs	r3, #3
 8018718:	73fb      	strb	r3, [r7, #15]
    break;
 801871a:	e008      	b.n	801872e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801871c:	2301      	movs	r3, #1
 801871e:	73fb      	strb	r3, [r7, #15]
    break;
 8018720:	e005      	b.n	801872e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018722:	2303      	movs	r3, #3
 8018724:	73fb      	strb	r3, [r7, #15]
    break;
 8018726:	e002      	b.n	801872e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018728:	2303      	movs	r3, #3
 801872a:	73fb      	strb	r3, [r7, #15]
    break;
 801872c:	bf00      	nop
  }
  return usb_status;
 801872e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018730:	4618      	mov	r0, r3
 8018732:	3714      	adds	r7, #20
 8018734:	46bd      	mov	sp, r7
 8018736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801873a:	4770      	bx	lr

0801873c <srand>:
 801873c:	b538      	push	{r3, r4, r5, lr}
 801873e:	4b10      	ldr	r3, [pc, #64]	@ (8018780 <srand+0x44>)
 8018740:	681d      	ldr	r5, [r3, #0]
 8018742:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018744:	4604      	mov	r4, r0
 8018746:	b9b3      	cbnz	r3, 8018776 <srand+0x3a>
 8018748:	2018      	movs	r0, #24
 801874a:	f001 fd7f 	bl	801a24c <malloc>
 801874e:	4602      	mov	r2, r0
 8018750:	6328      	str	r0, [r5, #48]	@ 0x30
 8018752:	b920      	cbnz	r0, 801875e <srand+0x22>
 8018754:	4b0b      	ldr	r3, [pc, #44]	@ (8018784 <srand+0x48>)
 8018756:	480c      	ldr	r0, [pc, #48]	@ (8018788 <srand+0x4c>)
 8018758:	2146      	movs	r1, #70	@ 0x46
 801875a:	f000 feb7 	bl	80194cc <__assert_func>
 801875e:	490b      	ldr	r1, [pc, #44]	@ (801878c <srand+0x50>)
 8018760:	4b0b      	ldr	r3, [pc, #44]	@ (8018790 <srand+0x54>)
 8018762:	e9c0 1300 	strd	r1, r3, [r0]
 8018766:	4b0b      	ldr	r3, [pc, #44]	@ (8018794 <srand+0x58>)
 8018768:	6083      	str	r3, [r0, #8]
 801876a:	230b      	movs	r3, #11
 801876c:	8183      	strh	r3, [r0, #12]
 801876e:	2100      	movs	r1, #0
 8018770:	2001      	movs	r0, #1
 8018772:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018776:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018778:	2200      	movs	r2, #0
 801877a:	611c      	str	r4, [r3, #16]
 801877c:	615a      	str	r2, [r3, #20]
 801877e:	bd38      	pop	{r3, r4, r5, pc}
 8018780:	200001ac 	.word	0x200001ac
 8018784:	0801d9bc 	.word	0x0801d9bc
 8018788:	0801d9d3 	.word	0x0801d9d3
 801878c:	abcd330e 	.word	0xabcd330e
 8018790:	e66d1234 	.word	0xe66d1234
 8018794:	0005deec 	.word	0x0005deec

08018798 <rand>:
 8018798:	4b16      	ldr	r3, [pc, #88]	@ (80187f4 <rand+0x5c>)
 801879a:	b510      	push	{r4, lr}
 801879c:	681c      	ldr	r4, [r3, #0]
 801879e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80187a0:	b9b3      	cbnz	r3, 80187d0 <rand+0x38>
 80187a2:	2018      	movs	r0, #24
 80187a4:	f001 fd52 	bl	801a24c <malloc>
 80187a8:	4602      	mov	r2, r0
 80187aa:	6320      	str	r0, [r4, #48]	@ 0x30
 80187ac:	b920      	cbnz	r0, 80187b8 <rand+0x20>
 80187ae:	4b12      	ldr	r3, [pc, #72]	@ (80187f8 <rand+0x60>)
 80187b0:	4812      	ldr	r0, [pc, #72]	@ (80187fc <rand+0x64>)
 80187b2:	2152      	movs	r1, #82	@ 0x52
 80187b4:	f000 fe8a 	bl	80194cc <__assert_func>
 80187b8:	4911      	ldr	r1, [pc, #68]	@ (8018800 <rand+0x68>)
 80187ba:	4b12      	ldr	r3, [pc, #72]	@ (8018804 <rand+0x6c>)
 80187bc:	e9c0 1300 	strd	r1, r3, [r0]
 80187c0:	4b11      	ldr	r3, [pc, #68]	@ (8018808 <rand+0x70>)
 80187c2:	6083      	str	r3, [r0, #8]
 80187c4:	230b      	movs	r3, #11
 80187c6:	8183      	strh	r3, [r0, #12]
 80187c8:	2100      	movs	r1, #0
 80187ca:	2001      	movs	r0, #1
 80187cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80187d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80187d2:	480e      	ldr	r0, [pc, #56]	@ (801880c <rand+0x74>)
 80187d4:	690b      	ldr	r3, [r1, #16]
 80187d6:	694c      	ldr	r4, [r1, #20]
 80187d8:	4a0d      	ldr	r2, [pc, #52]	@ (8018810 <rand+0x78>)
 80187da:	4358      	muls	r0, r3
 80187dc:	fb02 0004 	mla	r0, r2, r4, r0
 80187e0:	fba3 3202 	umull	r3, r2, r3, r2
 80187e4:	3301      	adds	r3, #1
 80187e6:	eb40 0002 	adc.w	r0, r0, r2
 80187ea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80187ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80187f2:	bd10      	pop	{r4, pc}
 80187f4:	200001ac 	.word	0x200001ac
 80187f8:	0801d9bc 	.word	0x0801d9bc
 80187fc:	0801d9d3 	.word	0x0801d9d3
 8018800:	abcd330e 	.word	0xabcd330e
 8018804:	e66d1234 	.word	0xe66d1234
 8018808:	0005deec 	.word	0x0005deec
 801880c:	5851f42d 	.word	0x5851f42d
 8018810:	4c957f2d 	.word	0x4c957f2d

08018814 <__cvt>:
 8018814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018818:	ec57 6b10 	vmov	r6, r7, d0
 801881c:	2f00      	cmp	r7, #0
 801881e:	460c      	mov	r4, r1
 8018820:	4619      	mov	r1, r3
 8018822:	463b      	mov	r3, r7
 8018824:	bfbb      	ittet	lt
 8018826:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801882a:	461f      	movlt	r7, r3
 801882c:	2300      	movge	r3, #0
 801882e:	232d      	movlt	r3, #45	@ 0x2d
 8018830:	700b      	strb	r3, [r1, #0]
 8018832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018834:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018838:	4691      	mov	r9, r2
 801883a:	f023 0820 	bic.w	r8, r3, #32
 801883e:	bfbc      	itt	lt
 8018840:	4632      	movlt	r2, r6
 8018842:	4616      	movlt	r6, r2
 8018844:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018848:	d005      	beq.n	8018856 <__cvt+0x42>
 801884a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801884e:	d100      	bne.n	8018852 <__cvt+0x3e>
 8018850:	3401      	adds	r4, #1
 8018852:	2102      	movs	r1, #2
 8018854:	e000      	b.n	8018858 <__cvt+0x44>
 8018856:	2103      	movs	r1, #3
 8018858:	ab03      	add	r3, sp, #12
 801885a:	9301      	str	r3, [sp, #4]
 801885c:	ab02      	add	r3, sp, #8
 801885e:	9300      	str	r3, [sp, #0]
 8018860:	ec47 6b10 	vmov	d0, r6, r7
 8018864:	4653      	mov	r3, sl
 8018866:	4622      	mov	r2, r4
 8018868:	f000 fed6 	bl	8019618 <_dtoa_r>
 801886c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018870:	4605      	mov	r5, r0
 8018872:	d119      	bne.n	80188a8 <__cvt+0x94>
 8018874:	f019 0f01 	tst.w	r9, #1
 8018878:	d00e      	beq.n	8018898 <__cvt+0x84>
 801887a:	eb00 0904 	add.w	r9, r0, r4
 801887e:	2200      	movs	r2, #0
 8018880:	2300      	movs	r3, #0
 8018882:	4630      	mov	r0, r6
 8018884:	4639      	mov	r1, r7
 8018886:	f7e8 f947 	bl	8000b18 <__aeabi_dcmpeq>
 801888a:	b108      	cbz	r0, 8018890 <__cvt+0x7c>
 801888c:	f8cd 900c 	str.w	r9, [sp, #12]
 8018890:	2230      	movs	r2, #48	@ 0x30
 8018892:	9b03      	ldr	r3, [sp, #12]
 8018894:	454b      	cmp	r3, r9
 8018896:	d31e      	bcc.n	80188d6 <__cvt+0xc2>
 8018898:	9b03      	ldr	r3, [sp, #12]
 801889a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801889c:	1b5b      	subs	r3, r3, r5
 801889e:	4628      	mov	r0, r5
 80188a0:	6013      	str	r3, [r2, #0]
 80188a2:	b004      	add	sp, #16
 80188a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80188ac:	eb00 0904 	add.w	r9, r0, r4
 80188b0:	d1e5      	bne.n	801887e <__cvt+0x6a>
 80188b2:	7803      	ldrb	r3, [r0, #0]
 80188b4:	2b30      	cmp	r3, #48	@ 0x30
 80188b6:	d10a      	bne.n	80188ce <__cvt+0xba>
 80188b8:	2200      	movs	r2, #0
 80188ba:	2300      	movs	r3, #0
 80188bc:	4630      	mov	r0, r6
 80188be:	4639      	mov	r1, r7
 80188c0:	f7e8 f92a 	bl	8000b18 <__aeabi_dcmpeq>
 80188c4:	b918      	cbnz	r0, 80188ce <__cvt+0xba>
 80188c6:	f1c4 0401 	rsb	r4, r4, #1
 80188ca:	f8ca 4000 	str.w	r4, [sl]
 80188ce:	f8da 3000 	ldr.w	r3, [sl]
 80188d2:	4499      	add	r9, r3
 80188d4:	e7d3      	b.n	801887e <__cvt+0x6a>
 80188d6:	1c59      	adds	r1, r3, #1
 80188d8:	9103      	str	r1, [sp, #12]
 80188da:	701a      	strb	r2, [r3, #0]
 80188dc:	e7d9      	b.n	8018892 <__cvt+0x7e>

080188de <__exponent>:
 80188de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80188e0:	2900      	cmp	r1, #0
 80188e2:	bfba      	itte	lt
 80188e4:	4249      	neglt	r1, r1
 80188e6:	232d      	movlt	r3, #45	@ 0x2d
 80188e8:	232b      	movge	r3, #43	@ 0x2b
 80188ea:	2909      	cmp	r1, #9
 80188ec:	7002      	strb	r2, [r0, #0]
 80188ee:	7043      	strb	r3, [r0, #1]
 80188f0:	dd29      	ble.n	8018946 <__exponent+0x68>
 80188f2:	f10d 0307 	add.w	r3, sp, #7
 80188f6:	461d      	mov	r5, r3
 80188f8:	270a      	movs	r7, #10
 80188fa:	461a      	mov	r2, r3
 80188fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8018900:	fb07 1416 	mls	r4, r7, r6, r1
 8018904:	3430      	adds	r4, #48	@ 0x30
 8018906:	f802 4c01 	strb.w	r4, [r2, #-1]
 801890a:	460c      	mov	r4, r1
 801890c:	2c63      	cmp	r4, #99	@ 0x63
 801890e:	f103 33ff 	add.w	r3, r3, #4294967295
 8018912:	4631      	mov	r1, r6
 8018914:	dcf1      	bgt.n	80188fa <__exponent+0x1c>
 8018916:	3130      	adds	r1, #48	@ 0x30
 8018918:	1e94      	subs	r4, r2, #2
 801891a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801891e:	1c41      	adds	r1, r0, #1
 8018920:	4623      	mov	r3, r4
 8018922:	42ab      	cmp	r3, r5
 8018924:	d30a      	bcc.n	801893c <__exponent+0x5e>
 8018926:	f10d 0309 	add.w	r3, sp, #9
 801892a:	1a9b      	subs	r3, r3, r2
 801892c:	42ac      	cmp	r4, r5
 801892e:	bf88      	it	hi
 8018930:	2300      	movhi	r3, #0
 8018932:	3302      	adds	r3, #2
 8018934:	4403      	add	r3, r0
 8018936:	1a18      	subs	r0, r3, r0
 8018938:	b003      	add	sp, #12
 801893a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801893c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018940:	f801 6f01 	strb.w	r6, [r1, #1]!
 8018944:	e7ed      	b.n	8018922 <__exponent+0x44>
 8018946:	2330      	movs	r3, #48	@ 0x30
 8018948:	3130      	adds	r1, #48	@ 0x30
 801894a:	7083      	strb	r3, [r0, #2]
 801894c:	70c1      	strb	r1, [r0, #3]
 801894e:	1d03      	adds	r3, r0, #4
 8018950:	e7f1      	b.n	8018936 <__exponent+0x58>
	...

08018954 <_printf_float>:
 8018954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018958:	b08d      	sub	sp, #52	@ 0x34
 801895a:	460c      	mov	r4, r1
 801895c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018960:	4616      	mov	r6, r2
 8018962:	461f      	mov	r7, r3
 8018964:	4605      	mov	r5, r0
 8018966:	f000 fd2b 	bl	80193c0 <_localeconv_r>
 801896a:	6803      	ldr	r3, [r0, #0]
 801896c:	9304      	str	r3, [sp, #16]
 801896e:	4618      	mov	r0, r3
 8018970:	f7e7 fca6 	bl	80002c0 <strlen>
 8018974:	2300      	movs	r3, #0
 8018976:	930a      	str	r3, [sp, #40]	@ 0x28
 8018978:	f8d8 3000 	ldr.w	r3, [r8]
 801897c:	9005      	str	r0, [sp, #20]
 801897e:	3307      	adds	r3, #7
 8018980:	f023 0307 	bic.w	r3, r3, #7
 8018984:	f103 0208 	add.w	r2, r3, #8
 8018988:	f894 a018 	ldrb.w	sl, [r4, #24]
 801898c:	f8d4 b000 	ldr.w	fp, [r4]
 8018990:	f8c8 2000 	str.w	r2, [r8]
 8018994:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018998:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801899c:	9307      	str	r3, [sp, #28]
 801899e:	f8cd 8018 	str.w	r8, [sp, #24]
 80189a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80189a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80189aa:	4b9c      	ldr	r3, [pc, #624]	@ (8018c1c <_printf_float+0x2c8>)
 80189ac:	f04f 32ff 	mov.w	r2, #4294967295
 80189b0:	f7e8 f8e4 	bl	8000b7c <__aeabi_dcmpun>
 80189b4:	bb70      	cbnz	r0, 8018a14 <_printf_float+0xc0>
 80189b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80189ba:	4b98      	ldr	r3, [pc, #608]	@ (8018c1c <_printf_float+0x2c8>)
 80189bc:	f04f 32ff 	mov.w	r2, #4294967295
 80189c0:	f7e8 f8be 	bl	8000b40 <__aeabi_dcmple>
 80189c4:	bb30      	cbnz	r0, 8018a14 <_printf_float+0xc0>
 80189c6:	2200      	movs	r2, #0
 80189c8:	2300      	movs	r3, #0
 80189ca:	4640      	mov	r0, r8
 80189cc:	4649      	mov	r1, r9
 80189ce:	f7e8 f8ad 	bl	8000b2c <__aeabi_dcmplt>
 80189d2:	b110      	cbz	r0, 80189da <_printf_float+0x86>
 80189d4:	232d      	movs	r3, #45	@ 0x2d
 80189d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80189da:	4a91      	ldr	r2, [pc, #580]	@ (8018c20 <_printf_float+0x2cc>)
 80189dc:	4b91      	ldr	r3, [pc, #580]	@ (8018c24 <_printf_float+0x2d0>)
 80189de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80189e2:	bf8c      	ite	hi
 80189e4:	4690      	movhi	r8, r2
 80189e6:	4698      	movls	r8, r3
 80189e8:	2303      	movs	r3, #3
 80189ea:	6123      	str	r3, [r4, #16]
 80189ec:	f02b 0304 	bic.w	r3, fp, #4
 80189f0:	6023      	str	r3, [r4, #0]
 80189f2:	f04f 0900 	mov.w	r9, #0
 80189f6:	9700      	str	r7, [sp, #0]
 80189f8:	4633      	mov	r3, r6
 80189fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80189fc:	4621      	mov	r1, r4
 80189fe:	4628      	mov	r0, r5
 8018a00:	f000 f9d2 	bl	8018da8 <_printf_common>
 8018a04:	3001      	adds	r0, #1
 8018a06:	f040 808d 	bne.w	8018b24 <_printf_float+0x1d0>
 8018a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8018a0e:	b00d      	add	sp, #52	@ 0x34
 8018a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a14:	4642      	mov	r2, r8
 8018a16:	464b      	mov	r3, r9
 8018a18:	4640      	mov	r0, r8
 8018a1a:	4649      	mov	r1, r9
 8018a1c:	f7e8 f8ae 	bl	8000b7c <__aeabi_dcmpun>
 8018a20:	b140      	cbz	r0, 8018a34 <_printf_float+0xe0>
 8018a22:	464b      	mov	r3, r9
 8018a24:	2b00      	cmp	r3, #0
 8018a26:	bfbc      	itt	lt
 8018a28:	232d      	movlt	r3, #45	@ 0x2d
 8018a2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018a2e:	4a7e      	ldr	r2, [pc, #504]	@ (8018c28 <_printf_float+0x2d4>)
 8018a30:	4b7e      	ldr	r3, [pc, #504]	@ (8018c2c <_printf_float+0x2d8>)
 8018a32:	e7d4      	b.n	80189de <_printf_float+0x8a>
 8018a34:	6863      	ldr	r3, [r4, #4]
 8018a36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8018a3a:	9206      	str	r2, [sp, #24]
 8018a3c:	1c5a      	adds	r2, r3, #1
 8018a3e:	d13b      	bne.n	8018ab8 <_printf_float+0x164>
 8018a40:	2306      	movs	r3, #6
 8018a42:	6063      	str	r3, [r4, #4]
 8018a44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8018a48:	2300      	movs	r3, #0
 8018a4a:	6022      	str	r2, [r4, #0]
 8018a4c:	9303      	str	r3, [sp, #12]
 8018a4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8018a50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8018a54:	ab09      	add	r3, sp, #36	@ 0x24
 8018a56:	9300      	str	r3, [sp, #0]
 8018a58:	6861      	ldr	r1, [r4, #4]
 8018a5a:	ec49 8b10 	vmov	d0, r8, r9
 8018a5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018a62:	4628      	mov	r0, r5
 8018a64:	f7ff fed6 	bl	8018814 <__cvt>
 8018a68:	9b06      	ldr	r3, [sp, #24]
 8018a6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018a6c:	2b47      	cmp	r3, #71	@ 0x47
 8018a6e:	4680      	mov	r8, r0
 8018a70:	d129      	bne.n	8018ac6 <_printf_float+0x172>
 8018a72:	1cc8      	adds	r0, r1, #3
 8018a74:	db02      	blt.n	8018a7c <_printf_float+0x128>
 8018a76:	6863      	ldr	r3, [r4, #4]
 8018a78:	4299      	cmp	r1, r3
 8018a7a:	dd41      	ble.n	8018b00 <_printf_float+0x1ac>
 8018a7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8018a80:	fa5f fa8a 	uxtb.w	sl, sl
 8018a84:	3901      	subs	r1, #1
 8018a86:	4652      	mov	r2, sl
 8018a88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018a8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8018a8e:	f7ff ff26 	bl	80188de <__exponent>
 8018a92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018a94:	1813      	adds	r3, r2, r0
 8018a96:	2a01      	cmp	r2, #1
 8018a98:	4681      	mov	r9, r0
 8018a9a:	6123      	str	r3, [r4, #16]
 8018a9c:	dc02      	bgt.n	8018aa4 <_printf_float+0x150>
 8018a9e:	6822      	ldr	r2, [r4, #0]
 8018aa0:	07d2      	lsls	r2, r2, #31
 8018aa2:	d501      	bpl.n	8018aa8 <_printf_float+0x154>
 8018aa4:	3301      	adds	r3, #1
 8018aa6:	6123      	str	r3, [r4, #16]
 8018aa8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d0a2      	beq.n	80189f6 <_printf_float+0xa2>
 8018ab0:	232d      	movs	r3, #45	@ 0x2d
 8018ab2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018ab6:	e79e      	b.n	80189f6 <_printf_float+0xa2>
 8018ab8:	9a06      	ldr	r2, [sp, #24]
 8018aba:	2a47      	cmp	r2, #71	@ 0x47
 8018abc:	d1c2      	bne.n	8018a44 <_printf_float+0xf0>
 8018abe:	2b00      	cmp	r3, #0
 8018ac0:	d1c0      	bne.n	8018a44 <_printf_float+0xf0>
 8018ac2:	2301      	movs	r3, #1
 8018ac4:	e7bd      	b.n	8018a42 <_printf_float+0xee>
 8018ac6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018aca:	d9db      	bls.n	8018a84 <_printf_float+0x130>
 8018acc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018ad0:	d118      	bne.n	8018b04 <_printf_float+0x1b0>
 8018ad2:	2900      	cmp	r1, #0
 8018ad4:	6863      	ldr	r3, [r4, #4]
 8018ad6:	dd0b      	ble.n	8018af0 <_printf_float+0x19c>
 8018ad8:	6121      	str	r1, [r4, #16]
 8018ada:	b913      	cbnz	r3, 8018ae2 <_printf_float+0x18e>
 8018adc:	6822      	ldr	r2, [r4, #0]
 8018ade:	07d0      	lsls	r0, r2, #31
 8018ae0:	d502      	bpl.n	8018ae8 <_printf_float+0x194>
 8018ae2:	3301      	adds	r3, #1
 8018ae4:	440b      	add	r3, r1
 8018ae6:	6123      	str	r3, [r4, #16]
 8018ae8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018aea:	f04f 0900 	mov.w	r9, #0
 8018aee:	e7db      	b.n	8018aa8 <_printf_float+0x154>
 8018af0:	b913      	cbnz	r3, 8018af8 <_printf_float+0x1a4>
 8018af2:	6822      	ldr	r2, [r4, #0]
 8018af4:	07d2      	lsls	r2, r2, #31
 8018af6:	d501      	bpl.n	8018afc <_printf_float+0x1a8>
 8018af8:	3302      	adds	r3, #2
 8018afa:	e7f4      	b.n	8018ae6 <_printf_float+0x192>
 8018afc:	2301      	movs	r3, #1
 8018afe:	e7f2      	b.n	8018ae6 <_printf_float+0x192>
 8018b00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018b06:	4299      	cmp	r1, r3
 8018b08:	db05      	blt.n	8018b16 <_printf_float+0x1c2>
 8018b0a:	6823      	ldr	r3, [r4, #0]
 8018b0c:	6121      	str	r1, [r4, #16]
 8018b0e:	07d8      	lsls	r0, r3, #31
 8018b10:	d5ea      	bpl.n	8018ae8 <_printf_float+0x194>
 8018b12:	1c4b      	adds	r3, r1, #1
 8018b14:	e7e7      	b.n	8018ae6 <_printf_float+0x192>
 8018b16:	2900      	cmp	r1, #0
 8018b18:	bfd4      	ite	le
 8018b1a:	f1c1 0202 	rsble	r2, r1, #2
 8018b1e:	2201      	movgt	r2, #1
 8018b20:	4413      	add	r3, r2
 8018b22:	e7e0      	b.n	8018ae6 <_printf_float+0x192>
 8018b24:	6823      	ldr	r3, [r4, #0]
 8018b26:	055a      	lsls	r2, r3, #21
 8018b28:	d407      	bmi.n	8018b3a <_printf_float+0x1e6>
 8018b2a:	6923      	ldr	r3, [r4, #16]
 8018b2c:	4642      	mov	r2, r8
 8018b2e:	4631      	mov	r1, r6
 8018b30:	4628      	mov	r0, r5
 8018b32:	47b8      	blx	r7
 8018b34:	3001      	adds	r0, #1
 8018b36:	d12b      	bne.n	8018b90 <_printf_float+0x23c>
 8018b38:	e767      	b.n	8018a0a <_printf_float+0xb6>
 8018b3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018b3e:	f240 80dd 	bls.w	8018cfc <_printf_float+0x3a8>
 8018b42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018b46:	2200      	movs	r2, #0
 8018b48:	2300      	movs	r3, #0
 8018b4a:	f7e7 ffe5 	bl	8000b18 <__aeabi_dcmpeq>
 8018b4e:	2800      	cmp	r0, #0
 8018b50:	d033      	beq.n	8018bba <_printf_float+0x266>
 8018b52:	4a37      	ldr	r2, [pc, #220]	@ (8018c30 <_printf_float+0x2dc>)
 8018b54:	2301      	movs	r3, #1
 8018b56:	4631      	mov	r1, r6
 8018b58:	4628      	mov	r0, r5
 8018b5a:	47b8      	blx	r7
 8018b5c:	3001      	adds	r0, #1
 8018b5e:	f43f af54 	beq.w	8018a0a <_printf_float+0xb6>
 8018b62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8018b66:	4543      	cmp	r3, r8
 8018b68:	db02      	blt.n	8018b70 <_printf_float+0x21c>
 8018b6a:	6823      	ldr	r3, [r4, #0]
 8018b6c:	07d8      	lsls	r0, r3, #31
 8018b6e:	d50f      	bpl.n	8018b90 <_printf_float+0x23c>
 8018b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b74:	4631      	mov	r1, r6
 8018b76:	4628      	mov	r0, r5
 8018b78:	47b8      	blx	r7
 8018b7a:	3001      	adds	r0, #1
 8018b7c:	f43f af45 	beq.w	8018a0a <_printf_float+0xb6>
 8018b80:	f04f 0900 	mov.w	r9, #0
 8018b84:	f108 38ff 	add.w	r8, r8, #4294967295
 8018b88:	f104 0a1a 	add.w	sl, r4, #26
 8018b8c:	45c8      	cmp	r8, r9
 8018b8e:	dc09      	bgt.n	8018ba4 <_printf_float+0x250>
 8018b90:	6823      	ldr	r3, [r4, #0]
 8018b92:	079b      	lsls	r3, r3, #30
 8018b94:	f100 8103 	bmi.w	8018d9e <_printf_float+0x44a>
 8018b98:	68e0      	ldr	r0, [r4, #12]
 8018b9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018b9c:	4298      	cmp	r0, r3
 8018b9e:	bfb8      	it	lt
 8018ba0:	4618      	movlt	r0, r3
 8018ba2:	e734      	b.n	8018a0e <_printf_float+0xba>
 8018ba4:	2301      	movs	r3, #1
 8018ba6:	4652      	mov	r2, sl
 8018ba8:	4631      	mov	r1, r6
 8018baa:	4628      	mov	r0, r5
 8018bac:	47b8      	blx	r7
 8018bae:	3001      	adds	r0, #1
 8018bb0:	f43f af2b 	beq.w	8018a0a <_printf_float+0xb6>
 8018bb4:	f109 0901 	add.w	r9, r9, #1
 8018bb8:	e7e8      	b.n	8018b8c <_printf_float+0x238>
 8018bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	dc39      	bgt.n	8018c34 <_printf_float+0x2e0>
 8018bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8018c30 <_printf_float+0x2dc>)
 8018bc2:	2301      	movs	r3, #1
 8018bc4:	4631      	mov	r1, r6
 8018bc6:	4628      	mov	r0, r5
 8018bc8:	47b8      	blx	r7
 8018bca:	3001      	adds	r0, #1
 8018bcc:	f43f af1d 	beq.w	8018a0a <_printf_float+0xb6>
 8018bd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018bd4:	ea59 0303 	orrs.w	r3, r9, r3
 8018bd8:	d102      	bne.n	8018be0 <_printf_float+0x28c>
 8018bda:	6823      	ldr	r3, [r4, #0]
 8018bdc:	07d9      	lsls	r1, r3, #31
 8018bde:	d5d7      	bpl.n	8018b90 <_printf_float+0x23c>
 8018be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018be4:	4631      	mov	r1, r6
 8018be6:	4628      	mov	r0, r5
 8018be8:	47b8      	blx	r7
 8018bea:	3001      	adds	r0, #1
 8018bec:	f43f af0d 	beq.w	8018a0a <_printf_float+0xb6>
 8018bf0:	f04f 0a00 	mov.w	sl, #0
 8018bf4:	f104 0b1a 	add.w	fp, r4, #26
 8018bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018bfa:	425b      	negs	r3, r3
 8018bfc:	4553      	cmp	r3, sl
 8018bfe:	dc01      	bgt.n	8018c04 <_printf_float+0x2b0>
 8018c00:	464b      	mov	r3, r9
 8018c02:	e793      	b.n	8018b2c <_printf_float+0x1d8>
 8018c04:	2301      	movs	r3, #1
 8018c06:	465a      	mov	r2, fp
 8018c08:	4631      	mov	r1, r6
 8018c0a:	4628      	mov	r0, r5
 8018c0c:	47b8      	blx	r7
 8018c0e:	3001      	adds	r0, #1
 8018c10:	f43f aefb 	beq.w	8018a0a <_printf_float+0xb6>
 8018c14:	f10a 0a01 	add.w	sl, sl, #1
 8018c18:	e7ee      	b.n	8018bf8 <_printf_float+0x2a4>
 8018c1a:	bf00      	nop
 8018c1c:	7fefffff 	.word	0x7fefffff
 8018c20:	0801da2f 	.word	0x0801da2f
 8018c24:	0801da2b 	.word	0x0801da2b
 8018c28:	0801da37 	.word	0x0801da37
 8018c2c:	0801da33 	.word	0x0801da33
 8018c30:	0801da3b 	.word	0x0801da3b
 8018c34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018c36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018c3a:	4553      	cmp	r3, sl
 8018c3c:	bfa8      	it	ge
 8018c3e:	4653      	movge	r3, sl
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	4699      	mov	r9, r3
 8018c44:	dc36      	bgt.n	8018cb4 <_printf_float+0x360>
 8018c46:	f04f 0b00 	mov.w	fp, #0
 8018c4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018c4e:	f104 021a 	add.w	r2, r4, #26
 8018c52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018c54:	9306      	str	r3, [sp, #24]
 8018c56:	eba3 0309 	sub.w	r3, r3, r9
 8018c5a:	455b      	cmp	r3, fp
 8018c5c:	dc31      	bgt.n	8018cc2 <_printf_float+0x36e>
 8018c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c60:	459a      	cmp	sl, r3
 8018c62:	dc3a      	bgt.n	8018cda <_printf_float+0x386>
 8018c64:	6823      	ldr	r3, [r4, #0]
 8018c66:	07da      	lsls	r2, r3, #31
 8018c68:	d437      	bmi.n	8018cda <_printf_float+0x386>
 8018c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c6c:	ebaa 0903 	sub.w	r9, sl, r3
 8018c70:	9b06      	ldr	r3, [sp, #24]
 8018c72:	ebaa 0303 	sub.w	r3, sl, r3
 8018c76:	4599      	cmp	r9, r3
 8018c78:	bfa8      	it	ge
 8018c7a:	4699      	movge	r9, r3
 8018c7c:	f1b9 0f00 	cmp.w	r9, #0
 8018c80:	dc33      	bgt.n	8018cea <_printf_float+0x396>
 8018c82:	f04f 0800 	mov.w	r8, #0
 8018c86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018c8a:	f104 0b1a 	add.w	fp, r4, #26
 8018c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c90:	ebaa 0303 	sub.w	r3, sl, r3
 8018c94:	eba3 0309 	sub.w	r3, r3, r9
 8018c98:	4543      	cmp	r3, r8
 8018c9a:	f77f af79 	ble.w	8018b90 <_printf_float+0x23c>
 8018c9e:	2301      	movs	r3, #1
 8018ca0:	465a      	mov	r2, fp
 8018ca2:	4631      	mov	r1, r6
 8018ca4:	4628      	mov	r0, r5
 8018ca6:	47b8      	blx	r7
 8018ca8:	3001      	adds	r0, #1
 8018caa:	f43f aeae 	beq.w	8018a0a <_printf_float+0xb6>
 8018cae:	f108 0801 	add.w	r8, r8, #1
 8018cb2:	e7ec      	b.n	8018c8e <_printf_float+0x33a>
 8018cb4:	4642      	mov	r2, r8
 8018cb6:	4631      	mov	r1, r6
 8018cb8:	4628      	mov	r0, r5
 8018cba:	47b8      	blx	r7
 8018cbc:	3001      	adds	r0, #1
 8018cbe:	d1c2      	bne.n	8018c46 <_printf_float+0x2f2>
 8018cc0:	e6a3      	b.n	8018a0a <_printf_float+0xb6>
 8018cc2:	2301      	movs	r3, #1
 8018cc4:	4631      	mov	r1, r6
 8018cc6:	4628      	mov	r0, r5
 8018cc8:	9206      	str	r2, [sp, #24]
 8018cca:	47b8      	blx	r7
 8018ccc:	3001      	adds	r0, #1
 8018cce:	f43f ae9c 	beq.w	8018a0a <_printf_float+0xb6>
 8018cd2:	9a06      	ldr	r2, [sp, #24]
 8018cd4:	f10b 0b01 	add.w	fp, fp, #1
 8018cd8:	e7bb      	b.n	8018c52 <_printf_float+0x2fe>
 8018cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018cde:	4631      	mov	r1, r6
 8018ce0:	4628      	mov	r0, r5
 8018ce2:	47b8      	blx	r7
 8018ce4:	3001      	adds	r0, #1
 8018ce6:	d1c0      	bne.n	8018c6a <_printf_float+0x316>
 8018ce8:	e68f      	b.n	8018a0a <_printf_float+0xb6>
 8018cea:	9a06      	ldr	r2, [sp, #24]
 8018cec:	464b      	mov	r3, r9
 8018cee:	4442      	add	r2, r8
 8018cf0:	4631      	mov	r1, r6
 8018cf2:	4628      	mov	r0, r5
 8018cf4:	47b8      	blx	r7
 8018cf6:	3001      	adds	r0, #1
 8018cf8:	d1c3      	bne.n	8018c82 <_printf_float+0x32e>
 8018cfa:	e686      	b.n	8018a0a <_printf_float+0xb6>
 8018cfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018d00:	f1ba 0f01 	cmp.w	sl, #1
 8018d04:	dc01      	bgt.n	8018d0a <_printf_float+0x3b6>
 8018d06:	07db      	lsls	r3, r3, #31
 8018d08:	d536      	bpl.n	8018d78 <_printf_float+0x424>
 8018d0a:	2301      	movs	r3, #1
 8018d0c:	4642      	mov	r2, r8
 8018d0e:	4631      	mov	r1, r6
 8018d10:	4628      	mov	r0, r5
 8018d12:	47b8      	blx	r7
 8018d14:	3001      	adds	r0, #1
 8018d16:	f43f ae78 	beq.w	8018a0a <_printf_float+0xb6>
 8018d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018d1e:	4631      	mov	r1, r6
 8018d20:	4628      	mov	r0, r5
 8018d22:	47b8      	blx	r7
 8018d24:	3001      	adds	r0, #1
 8018d26:	f43f ae70 	beq.w	8018a0a <_printf_float+0xb6>
 8018d2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018d2e:	2200      	movs	r2, #0
 8018d30:	2300      	movs	r3, #0
 8018d32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018d36:	f7e7 feef 	bl	8000b18 <__aeabi_dcmpeq>
 8018d3a:	b9c0      	cbnz	r0, 8018d6e <_printf_float+0x41a>
 8018d3c:	4653      	mov	r3, sl
 8018d3e:	f108 0201 	add.w	r2, r8, #1
 8018d42:	4631      	mov	r1, r6
 8018d44:	4628      	mov	r0, r5
 8018d46:	47b8      	blx	r7
 8018d48:	3001      	adds	r0, #1
 8018d4a:	d10c      	bne.n	8018d66 <_printf_float+0x412>
 8018d4c:	e65d      	b.n	8018a0a <_printf_float+0xb6>
 8018d4e:	2301      	movs	r3, #1
 8018d50:	465a      	mov	r2, fp
 8018d52:	4631      	mov	r1, r6
 8018d54:	4628      	mov	r0, r5
 8018d56:	47b8      	blx	r7
 8018d58:	3001      	adds	r0, #1
 8018d5a:	f43f ae56 	beq.w	8018a0a <_printf_float+0xb6>
 8018d5e:	f108 0801 	add.w	r8, r8, #1
 8018d62:	45d0      	cmp	r8, sl
 8018d64:	dbf3      	blt.n	8018d4e <_printf_float+0x3fa>
 8018d66:	464b      	mov	r3, r9
 8018d68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018d6c:	e6df      	b.n	8018b2e <_printf_float+0x1da>
 8018d6e:	f04f 0800 	mov.w	r8, #0
 8018d72:	f104 0b1a 	add.w	fp, r4, #26
 8018d76:	e7f4      	b.n	8018d62 <_printf_float+0x40e>
 8018d78:	2301      	movs	r3, #1
 8018d7a:	4642      	mov	r2, r8
 8018d7c:	e7e1      	b.n	8018d42 <_printf_float+0x3ee>
 8018d7e:	2301      	movs	r3, #1
 8018d80:	464a      	mov	r2, r9
 8018d82:	4631      	mov	r1, r6
 8018d84:	4628      	mov	r0, r5
 8018d86:	47b8      	blx	r7
 8018d88:	3001      	adds	r0, #1
 8018d8a:	f43f ae3e 	beq.w	8018a0a <_printf_float+0xb6>
 8018d8e:	f108 0801 	add.w	r8, r8, #1
 8018d92:	68e3      	ldr	r3, [r4, #12]
 8018d94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018d96:	1a5b      	subs	r3, r3, r1
 8018d98:	4543      	cmp	r3, r8
 8018d9a:	dcf0      	bgt.n	8018d7e <_printf_float+0x42a>
 8018d9c:	e6fc      	b.n	8018b98 <_printf_float+0x244>
 8018d9e:	f04f 0800 	mov.w	r8, #0
 8018da2:	f104 0919 	add.w	r9, r4, #25
 8018da6:	e7f4      	b.n	8018d92 <_printf_float+0x43e>

08018da8 <_printf_common>:
 8018da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018dac:	4616      	mov	r6, r2
 8018dae:	4698      	mov	r8, r3
 8018db0:	688a      	ldr	r2, [r1, #8]
 8018db2:	690b      	ldr	r3, [r1, #16]
 8018db4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018db8:	4293      	cmp	r3, r2
 8018dba:	bfb8      	it	lt
 8018dbc:	4613      	movlt	r3, r2
 8018dbe:	6033      	str	r3, [r6, #0]
 8018dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018dc4:	4607      	mov	r7, r0
 8018dc6:	460c      	mov	r4, r1
 8018dc8:	b10a      	cbz	r2, 8018dce <_printf_common+0x26>
 8018dca:	3301      	adds	r3, #1
 8018dcc:	6033      	str	r3, [r6, #0]
 8018dce:	6823      	ldr	r3, [r4, #0]
 8018dd0:	0699      	lsls	r1, r3, #26
 8018dd2:	bf42      	ittt	mi
 8018dd4:	6833      	ldrmi	r3, [r6, #0]
 8018dd6:	3302      	addmi	r3, #2
 8018dd8:	6033      	strmi	r3, [r6, #0]
 8018dda:	6825      	ldr	r5, [r4, #0]
 8018ddc:	f015 0506 	ands.w	r5, r5, #6
 8018de0:	d106      	bne.n	8018df0 <_printf_common+0x48>
 8018de2:	f104 0a19 	add.w	sl, r4, #25
 8018de6:	68e3      	ldr	r3, [r4, #12]
 8018de8:	6832      	ldr	r2, [r6, #0]
 8018dea:	1a9b      	subs	r3, r3, r2
 8018dec:	42ab      	cmp	r3, r5
 8018dee:	dc26      	bgt.n	8018e3e <_printf_common+0x96>
 8018df0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018df4:	6822      	ldr	r2, [r4, #0]
 8018df6:	3b00      	subs	r3, #0
 8018df8:	bf18      	it	ne
 8018dfa:	2301      	movne	r3, #1
 8018dfc:	0692      	lsls	r2, r2, #26
 8018dfe:	d42b      	bmi.n	8018e58 <_printf_common+0xb0>
 8018e00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018e04:	4641      	mov	r1, r8
 8018e06:	4638      	mov	r0, r7
 8018e08:	47c8      	blx	r9
 8018e0a:	3001      	adds	r0, #1
 8018e0c:	d01e      	beq.n	8018e4c <_printf_common+0xa4>
 8018e0e:	6823      	ldr	r3, [r4, #0]
 8018e10:	6922      	ldr	r2, [r4, #16]
 8018e12:	f003 0306 	and.w	r3, r3, #6
 8018e16:	2b04      	cmp	r3, #4
 8018e18:	bf02      	ittt	eq
 8018e1a:	68e5      	ldreq	r5, [r4, #12]
 8018e1c:	6833      	ldreq	r3, [r6, #0]
 8018e1e:	1aed      	subeq	r5, r5, r3
 8018e20:	68a3      	ldr	r3, [r4, #8]
 8018e22:	bf0c      	ite	eq
 8018e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018e28:	2500      	movne	r5, #0
 8018e2a:	4293      	cmp	r3, r2
 8018e2c:	bfc4      	itt	gt
 8018e2e:	1a9b      	subgt	r3, r3, r2
 8018e30:	18ed      	addgt	r5, r5, r3
 8018e32:	2600      	movs	r6, #0
 8018e34:	341a      	adds	r4, #26
 8018e36:	42b5      	cmp	r5, r6
 8018e38:	d11a      	bne.n	8018e70 <_printf_common+0xc8>
 8018e3a:	2000      	movs	r0, #0
 8018e3c:	e008      	b.n	8018e50 <_printf_common+0xa8>
 8018e3e:	2301      	movs	r3, #1
 8018e40:	4652      	mov	r2, sl
 8018e42:	4641      	mov	r1, r8
 8018e44:	4638      	mov	r0, r7
 8018e46:	47c8      	blx	r9
 8018e48:	3001      	adds	r0, #1
 8018e4a:	d103      	bne.n	8018e54 <_printf_common+0xac>
 8018e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8018e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e54:	3501      	adds	r5, #1
 8018e56:	e7c6      	b.n	8018de6 <_printf_common+0x3e>
 8018e58:	18e1      	adds	r1, r4, r3
 8018e5a:	1c5a      	adds	r2, r3, #1
 8018e5c:	2030      	movs	r0, #48	@ 0x30
 8018e5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018e62:	4422      	add	r2, r4
 8018e64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018e68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018e6c:	3302      	adds	r3, #2
 8018e6e:	e7c7      	b.n	8018e00 <_printf_common+0x58>
 8018e70:	2301      	movs	r3, #1
 8018e72:	4622      	mov	r2, r4
 8018e74:	4641      	mov	r1, r8
 8018e76:	4638      	mov	r0, r7
 8018e78:	47c8      	blx	r9
 8018e7a:	3001      	adds	r0, #1
 8018e7c:	d0e6      	beq.n	8018e4c <_printf_common+0xa4>
 8018e7e:	3601      	adds	r6, #1
 8018e80:	e7d9      	b.n	8018e36 <_printf_common+0x8e>
	...

08018e84 <_printf_i>:
 8018e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018e88:	7e0f      	ldrb	r7, [r1, #24]
 8018e8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018e8c:	2f78      	cmp	r7, #120	@ 0x78
 8018e8e:	4691      	mov	r9, r2
 8018e90:	4680      	mov	r8, r0
 8018e92:	460c      	mov	r4, r1
 8018e94:	469a      	mov	sl, r3
 8018e96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018e9a:	d807      	bhi.n	8018eac <_printf_i+0x28>
 8018e9c:	2f62      	cmp	r7, #98	@ 0x62
 8018e9e:	d80a      	bhi.n	8018eb6 <_printf_i+0x32>
 8018ea0:	2f00      	cmp	r7, #0
 8018ea2:	f000 80d1 	beq.w	8019048 <_printf_i+0x1c4>
 8018ea6:	2f58      	cmp	r7, #88	@ 0x58
 8018ea8:	f000 80b8 	beq.w	801901c <_printf_i+0x198>
 8018eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018eb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018eb4:	e03a      	b.n	8018f2c <_printf_i+0xa8>
 8018eb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018eba:	2b15      	cmp	r3, #21
 8018ebc:	d8f6      	bhi.n	8018eac <_printf_i+0x28>
 8018ebe:	a101      	add	r1, pc, #4	@ (adr r1, 8018ec4 <_printf_i+0x40>)
 8018ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018ec4:	08018f1d 	.word	0x08018f1d
 8018ec8:	08018f31 	.word	0x08018f31
 8018ecc:	08018ead 	.word	0x08018ead
 8018ed0:	08018ead 	.word	0x08018ead
 8018ed4:	08018ead 	.word	0x08018ead
 8018ed8:	08018ead 	.word	0x08018ead
 8018edc:	08018f31 	.word	0x08018f31
 8018ee0:	08018ead 	.word	0x08018ead
 8018ee4:	08018ead 	.word	0x08018ead
 8018ee8:	08018ead 	.word	0x08018ead
 8018eec:	08018ead 	.word	0x08018ead
 8018ef0:	0801902f 	.word	0x0801902f
 8018ef4:	08018f5b 	.word	0x08018f5b
 8018ef8:	08018fe9 	.word	0x08018fe9
 8018efc:	08018ead 	.word	0x08018ead
 8018f00:	08018ead 	.word	0x08018ead
 8018f04:	08019051 	.word	0x08019051
 8018f08:	08018ead 	.word	0x08018ead
 8018f0c:	08018f5b 	.word	0x08018f5b
 8018f10:	08018ead 	.word	0x08018ead
 8018f14:	08018ead 	.word	0x08018ead
 8018f18:	08018ff1 	.word	0x08018ff1
 8018f1c:	6833      	ldr	r3, [r6, #0]
 8018f1e:	1d1a      	adds	r2, r3, #4
 8018f20:	681b      	ldr	r3, [r3, #0]
 8018f22:	6032      	str	r2, [r6, #0]
 8018f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018f28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018f2c:	2301      	movs	r3, #1
 8018f2e:	e09c      	b.n	801906a <_printf_i+0x1e6>
 8018f30:	6833      	ldr	r3, [r6, #0]
 8018f32:	6820      	ldr	r0, [r4, #0]
 8018f34:	1d19      	adds	r1, r3, #4
 8018f36:	6031      	str	r1, [r6, #0]
 8018f38:	0606      	lsls	r6, r0, #24
 8018f3a:	d501      	bpl.n	8018f40 <_printf_i+0xbc>
 8018f3c:	681d      	ldr	r5, [r3, #0]
 8018f3e:	e003      	b.n	8018f48 <_printf_i+0xc4>
 8018f40:	0645      	lsls	r5, r0, #25
 8018f42:	d5fb      	bpl.n	8018f3c <_printf_i+0xb8>
 8018f44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018f48:	2d00      	cmp	r5, #0
 8018f4a:	da03      	bge.n	8018f54 <_printf_i+0xd0>
 8018f4c:	232d      	movs	r3, #45	@ 0x2d
 8018f4e:	426d      	negs	r5, r5
 8018f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018f54:	4858      	ldr	r0, [pc, #352]	@ (80190b8 <_printf_i+0x234>)
 8018f56:	230a      	movs	r3, #10
 8018f58:	e011      	b.n	8018f7e <_printf_i+0xfa>
 8018f5a:	6821      	ldr	r1, [r4, #0]
 8018f5c:	6833      	ldr	r3, [r6, #0]
 8018f5e:	0608      	lsls	r0, r1, #24
 8018f60:	f853 5b04 	ldr.w	r5, [r3], #4
 8018f64:	d402      	bmi.n	8018f6c <_printf_i+0xe8>
 8018f66:	0649      	lsls	r1, r1, #25
 8018f68:	bf48      	it	mi
 8018f6a:	b2ad      	uxthmi	r5, r5
 8018f6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8018f6e:	4852      	ldr	r0, [pc, #328]	@ (80190b8 <_printf_i+0x234>)
 8018f70:	6033      	str	r3, [r6, #0]
 8018f72:	bf14      	ite	ne
 8018f74:	230a      	movne	r3, #10
 8018f76:	2308      	moveq	r3, #8
 8018f78:	2100      	movs	r1, #0
 8018f7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018f7e:	6866      	ldr	r6, [r4, #4]
 8018f80:	60a6      	str	r6, [r4, #8]
 8018f82:	2e00      	cmp	r6, #0
 8018f84:	db05      	blt.n	8018f92 <_printf_i+0x10e>
 8018f86:	6821      	ldr	r1, [r4, #0]
 8018f88:	432e      	orrs	r6, r5
 8018f8a:	f021 0104 	bic.w	r1, r1, #4
 8018f8e:	6021      	str	r1, [r4, #0]
 8018f90:	d04b      	beq.n	801902a <_printf_i+0x1a6>
 8018f92:	4616      	mov	r6, r2
 8018f94:	fbb5 f1f3 	udiv	r1, r5, r3
 8018f98:	fb03 5711 	mls	r7, r3, r1, r5
 8018f9c:	5dc7      	ldrb	r7, [r0, r7]
 8018f9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018fa2:	462f      	mov	r7, r5
 8018fa4:	42bb      	cmp	r3, r7
 8018fa6:	460d      	mov	r5, r1
 8018fa8:	d9f4      	bls.n	8018f94 <_printf_i+0x110>
 8018faa:	2b08      	cmp	r3, #8
 8018fac:	d10b      	bne.n	8018fc6 <_printf_i+0x142>
 8018fae:	6823      	ldr	r3, [r4, #0]
 8018fb0:	07df      	lsls	r7, r3, #31
 8018fb2:	d508      	bpl.n	8018fc6 <_printf_i+0x142>
 8018fb4:	6923      	ldr	r3, [r4, #16]
 8018fb6:	6861      	ldr	r1, [r4, #4]
 8018fb8:	4299      	cmp	r1, r3
 8018fba:	bfde      	ittt	le
 8018fbc:	2330      	movle	r3, #48	@ 0x30
 8018fbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018fc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018fc6:	1b92      	subs	r2, r2, r6
 8018fc8:	6122      	str	r2, [r4, #16]
 8018fca:	f8cd a000 	str.w	sl, [sp]
 8018fce:	464b      	mov	r3, r9
 8018fd0:	aa03      	add	r2, sp, #12
 8018fd2:	4621      	mov	r1, r4
 8018fd4:	4640      	mov	r0, r8
 8018fd6:	f7ff fee7 	bl	8018da8 <_printf_common>
 8018fda:	3001      	adds	r0, #1
 8018fdc:	d14a      	bne.n	8019074 <_printf_i+0x1f0>
 8018fde:	f04f 30ff 	mov.w	r0, #4294967295
 8018fe2:	b004      	add	sp, #16
 8018fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018fe8:	6823      	ldr	r3, [r4, #0]
 8018fea:	f043 0320 	orr.w	r3, r3, #32
 8018fee:	6023      	str	r3, [r4, #0]
 8018ff0:	4832      	ldr	r0, [pc, #200]	@ (80190bc <_printf_i+0x238>)
 8018ff2:	2778      	movs	r7, #120	@ 0x78
 8018ff4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018ff8:	6823      	ldr	r3, [r4, #0]
 8018ffa:	6831      	ldr	r1, [r6, #0]
 8018ffc:	061f      	lsls	r7, r3, #24
 8018ffe:	f851 5b04 	ldr.w	r5, [r1], #4
 8019002:	d402      	bmi.n	801900a <_printf_i+0x186>
 8019004:	065f      	lsls	r7, r3, #25
 8019006:	bf48      	it	mi
 8019008:	b2ad      	uxthmi	r5, r5
 801900a:	6031      	str	r1, [r6, #0]
 801900c:	07d9      	lsls	r1, r3, #31
 801900e:	bf44      	itt	mi
 8019010:	f043 0320 	orrmi.w	r3, r3, #32
 8019014:	6023      	strmi	r3, [r4, #0]
 8019016:	b11d      	cbz	r5, 8019020 <_printf_i+0x19c>
 8019018:	2310      	movs	r3, #16
 801901a:	e7ad      	b.n	8018f78 <_printf_i+0xf4>
 801901c:	4826      	ldr	r0, [pc, #152]	@ (80190b8 <_printf_i+0x234>)
 801901e:	e7e9      	b.n	8018ff4 <_printf_i+0x170>
 8019020:	6823      	ldr	r3, [r4, #0]
 8019022:	f023 0320 	bic.w	r3, r3, #32
 8019026:	6023      	str	r3, [r4, #0]
 8019028:	e7f6      	b.n	8019018 <_printf_i+0x194>
 801902a:	4616      	mov	r6, r2
 801902c:	e7bd      	b.n	8018faa <_printf_i+0x126>
 801902e:	6833      	ldr	r3, [r6, #0]
 8019030:	6825      	ldr	r5, [r4, #0]
 8019032:	6961      	ldr	r1, [r4, #20]
 8019034:	1d18      	adds	r0, r3, #4
 8019036:	6030      	str	r0, [r6, #0]
 8019038:	062e      	lsls	r6, r5, #24
 801903a:	681b      	ldr	r3, [r3, #0]
 801903c:	d501      	bpl.n	8019042 <_printf_i+0x1be>
 801903e:	6019      	str	r1, [r3, #0]
 8019040:	e002      	b.n	8019048 <_printf_i+0x1c4>
 8019042:	0668      	lsls	r0, r5, #25
 8019044:	d5fb      	bpl.n	801903e <_printf_i+0x1ba>
 8019046:	8019      	strh	r1, [r3, #0]
 8019048:	2300      	movs	r3, #0
 801904a:	6123      	str	r3, [r4, #16]
 801904c:	4616      	mov	r6, r2
 801904e:	e7bc      	b.n	8018fca <_printf_i+0x146>
 8019050:	6833      	ldr	r3, [r6, #0]
 8019052:	1d1a      	adds	r2, r3, #4
 8019054:	6032      	str	r2, [r6, #0]
 8019056:	681e      	ldr	r6, [r3, #0]
 8019058:	6862      	ldr	r2, [r4, #4]
 801905a:	2100      	movs	r1, #0
 801905c:	4630      	mov	r0, r6
 801905e:	f7e7 f8df 	bl	8000220 <memchr>
 8019062:	b108      	cbz	r0, 8019068 <_printf_i+0x1e4>
 8019064:	1b80      	subs	r0, r0, r6
 8019066:	6060      	str	r0, [r4, #4]
 8019068:	6863      	ldr	r3, [r4, #4]
 801906a:	6123      	str	r3, [r4, #16]
 801906c:	2300      	movs	r3, #0
 801906e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019072:	e7aa      	b.n	8018fca <_printf_i+0x146>
 8019074:	6923      	ldr	r3, [r4, #16]
 8019076:	4632      	mov	r2, r6
 8019078:	4649      	mov	r1, r9
 801907a:	4640      	mov	r0, r8
 801907c:	47d0      	blx	sl
 801907e:	3001      	adds	r0, #1
 8019080:	d0ad      	beq.n	8018fde <_printf_i+0x15a>
 8019082:	6823      	ldr	r3, [r4, #0]
 8019084:	079b      	lsls	r3, r3, #30
 8019086:	d413      	bmi.n	80190b0 <_printf_i+0x22c>
 8019088:	68e0      	ldr	r0, [r4, #12]
 801908a:	9b03      	ldr	r3, [sp, #12]
 801908c:	4298      	cmp	r0, r3
 801908e:	bfb8      	it	lt
 8019090:	4618      	movlt	r0, r3
 8019092:	e7a6      	b.n	8018fe2 <_printf_i+0x15e>
 8019094:	2301      	movs	r3, #1
 8019096:	4632      	mov	r2, r6
 8019098:	4649      	mov	r1, r9
 801909a:	4640      	mov	r0, r8
 801909c:	47d0      	blx	sl
 801909e:	3001      	adds	r0, #1
 80190a0:	d09d      	beq.n	8018fde <_printf_i+0x15a>
 80190a2:	3501      	adds	r5, #1
 80190a4:	68e3      	ldr	r3, [r4, #12]
 80190a6:	9903      	ldr	r1, [sp, #12]
 80190a8:	1a5b      	subs	r3, r3, r1
 80190aa:	42ab      	cmp	r3, r5
 80190ac:	dcf2      	bgt.n	8019094 <_printf_i+0x210>
 80190ae:	e7eb      	b.n	8019088 <_printf_i+0x204>
 80190b0:	2500      	movs	r5, #0
 80190b2:	f104 0619 	add.w	r6, r4, #25
 80190b6:	e7f5      	b.n	80190a4 <_printf_i+0x220>
 80190b8:	0801da3d 	.word	0x0801da3d
 80190bc:	0801da4e 	.word	0x0801da4e

080190c0 <std>:
 80190c0:	2300      	movs	r3, #0
 80190c2:	b510      	push	{r4, lr}
 80190c4:	4604      	mov	r4, r0
 80190c6:	e9c0 3300 	strd	r3, r3, [r0]
 80190ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80190ce:	6083      	str	r3, [r0, #8]
 80190d0:	8181      	strh	r1, [r0, #12]
 80190d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80190d4:	81c2      	strh	r2, [r0, #14]
 80190d6:	6183      	str	r3, [r0, #24]
 80190d8:	4619      	mov	r1, r3
 80190da:	2208      	movs	r2, #8
 80190dc:	305c      	adds	r0, #92	@ 0x5c
 80190de:	f000 f966 	bl	80193ae <memset>
 80190e2:	4b0d      	ldr	r3, [pc, #52]	@ (8019118 <std+0x58>)
 80190e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80190e6:	4b0d      	ldr	r3, [pc, #52]	@ (801911c <std+0x5c>)
 80190e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80190ea:	4b0d      	ldr	r3, [pc, #52]	@ (8019120 <std+0x60>)
 80190ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80190ee:	4b0d      	ldr	r3, [pc, #52]	@ (8019124 <std+0x64>)
 80190f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80190f2:	4b0d      	ldr	r3, [pc, #52]	@ (8019128 <std+0x68>)
 80190f4:	6224      	str	r4, [r4, #32]
 80190f6:	429c      	cmp	r4, r3
 80190f8:	d006      	beq.n	8019108 <std+0x48>
 80190fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80190fe:	4294      	cmp	r4, r2
 8019100:	d002      	beq.n	8019108 <std+0x48>
 8019102:	33d0      	adds	r3, #208	@ 0xd0
 8019104:	429c      	cmp	r4, r3
 8019106:	d105      	bne.n	8019114 <std+0x54>
 8019108:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801910c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019110:	f000 b9ca 	b.w	80194a8 <__retarget_lock_init_recursive>
 8019114:	bd10      	pop	{r4, pc}
 8019116:	bf00      	nop
 8019118:	080192f5 	.word	0x080192f5
 801911c:	08019317 	.word	0x08019317
 8019120:	0801934f 	.word	0x0801934f
 8019124:	08019373 	.word	0x08019373
 8019128:	20003d9c 	.word	0x20003d9c

0801912c <stdio_exit_handler>:
 801912c:	4a02      	ldr	r2, [pc, #8]	@ (8019138 <stdio_exit_handler+0xc>)
 801912e:	4903      	ldr	r1, [pc, #12]	@ (801913c <stdio_exit_handler+0x10>)
 8019130:	4803      	ldr	r0, [pc, #12]	@ (8019140 <stdio_exit_handler+0x14>)
 8019132:	f000 b869 	b.w	8019208 <_fwalk_sglue>
 8019136:	bf00      	nop
 8019138:	200001a0 	.word	0x200001a0
 801913c:	0801ae65 	.word	0x0801ae65
 8019140:	200001b0 	.word	0x200001b0

08019144 <cleanup_stdio>:
 8019144:	6841      	ldr	r1, [r0, #4]
 8019146:	4b0c      	ldr	r3, [pc, #48]	@ (8019178 <cleanup_stdio+0x34>)
 8019148:	4299      	cmp	r1, r3
 801914a:	b510      	push	{r4, lr}
 801914c:	4604      	mov	r4, r0
 801914e:	d001      	beq.n	8019154 <cleanup_stdio+0x10>
 8019150:	f001 fe88 	bl	801ae64 <_fflush_r>
 8019154:	68a1      	ldr	r1, [r4, #8]
 8019156:	4b09      	ldr	r3, [pc, #36]	@ (801917c <cleanup_stdio+0x38>)
 8019158:	4299      	cmp	r1, r3
 801915a:	d002      	beq.n	8019162 <cleanup_stdio+0x1e>
 801915c:	4620      	mov	r0, r4
 801915e:	f001 fe81 	bl	801ae64 <_fflush_r>
 8019162:	68e1      	ldr	r1, [r4, #12]
 8019164:	4b06      	ldr	r3, [pc, #24]	@ (8019180 <cleanup_stdio+0x3c>)
 8019166:	4299      	cmp	r1, r3
 8019168:	d004      	beq.n	8019174 <cleanup_stdio+0x30>
 801916a:	4620      	mov	r0, r4
 801916c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019170:	f001 be78 	b.w	801ae64 <_fflush_r>
 8019174:	bd10      	pop	{r4, pc}
 8019176:	bf00      	nop
 8019178:	20003d9c 	.word	0x20003d9c
 801917c:	20003e04 	.word	0x20003e04
 8019180:	20003e6c 	.word	0x20003e6c

08019184 <global_stdio_init.part.0>:
 8019184:	b510      	push	{r4, lr}
 8019186:	4b0b      	ldr	r3, [pc, #44]	@ (80191b4 <global_stdio_init.part.0+0x30>)
 8019188:	4c0b      	ldr	r4, [pc, #44]	@ (80191b8 <global_stdio_init.part.0+0x34>)
 801918a:	4a0c      	ldr	r2, [pc, #48]	@ (80191bc <global_stdio_init.part.0+0x38>)
 801918c:	601a      	str	r2, [r3, #0]
 801918e:	4620      	mov	r0, r4
 8019190:	2200      	movs	r2, #0
 8019192:	2104      	movs	r1, #4
 8019194:	f7ff ff94 	bl	80190c0 <std>
 8019198:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801919c:	2201      	movs	r2, #1
 801919e:	2109      	movs	r1, #9
 80191a0:	f7ff ff8e 	bl	80190c0 <std>
 80191a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80191a8:	2202      	movs	r2, #2
 80191aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80191ae:	2112      	movs	r1, #18
 80191b0:	f7ff bf86 	b.w	80190c0 <std>
 80191b4:	20003ed4 	.word	0x20003ed4
 80191b8:	20003d9c 	.word	0x20003d9c
 80191bc:	0801912d 	.word	0x0801912d

080191c0 <__sfp_lock_acquire>:
 80191c0:	4801      	ldr	r0, [pc, #4]	@ (80191c8 <__sfp_lock_acquire+0x8>)
 80191c2:	f000 b972 	b.w	80194aa <__retarget_lock_acquire_recursive>
 80191c6:	bf00      	nop
 80191c8:	20003edd 	.word	0x20003edd

080191cc <__sfp_lock_release>:
 80191cc:	4801      	ldr	r0, [pc, #4]	@ (80191d4 <__sfp_lock_release+0x8>)
 80191ce:	f000 b96d 	b.w	80194ac <__retarget_lock_release_recursive>
 80191d2:	bf00      	nop
 80191d4:	20003edd 	.word	0x20003edd

080191d8 <__sinit>:
 80191d8:	b510      	push	{r4, lr}
 80191da:	4604      	mov	r4, r0
 80191dc:	f7ff fff0 	bl	80191c0 <__sfp_lock_acquire>
 80191e0:	6a23      	ldr	r3, [r4, #32]
 80191e2:	b11b      	cbz	r3, 80191ec <__sinit+0x14>
 80191e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80191e8:	f7ff bff0 	b.w	80191cc <__sfp_lock_release>
 80191ec:	4b04      	ldr	r3, [pc, #16]	@ (8019200 <__sinit+0x28>)
 80191ee:	6223      	str	r3, [r4, #32]
 80191f0:	4b04      	ldr	r3, [pc, #16]	@ (8019204 <__sinit+0x2c>)
 80191f2:	681b      	ldr	r3, [r3, #0]
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	d1f5      	bne.n	80191e4 <__sinit+0xc>
 80191f8:	f7ff ffc4 	bl	8019184 <global_stdio_init.part.0>
 80191fc:	e7f2      	b.n	80191e4 <__sinit+0xc>
 80191fe:	bf00      	nop
 8019200:	08019145 	.word	0x08019145
 8019204:	20003ed4 	.word	0x20003ed4

08019208 <_fwalk_sglue>:
 8019208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801920c:	4607      	mov	r7, r0
 801920e:	4688      	mov	r8, r1
 8019210:	4614      	mov	r4, r2
 8019212:	2600      	movs	r6, #0
 8019214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019218:	f1b9 0901 	subs.w	r9, r9, #1
 801921c:	d505      	bpl.n	801922a <_fwalk_sglue+0x22>
 801921e:	6824      	ldr	r4, [r4, #0]
 8019220:	2c00      	cmp	r4, #0
 8019222:	d1f7      	bne.n	8019214 <_fwalk_sglue+0xc>
 8019224:	4630      	mov	r0, r6
 8019226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801922a:	89ab      	ldrh	r3, [r5, #12]
 801922c:	2b01      	cmp	r3, #1
 801922e:	d907      	bls.n	8019240 <_fwalk_sglue+0x38>
 8019230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019234:	3301      	adds	r3, #1
 8019236:	d003      	beq.n	8019240 <_fwalk_sglue+0x38>
 8019238:	4629      	mov	r1, r5
 801923a:	4638      	mov	r0, r7
 801923c:	47c0      	blx	r8
 801923e:	4306      	orrs	r6, r0
 8019240:	3568      	adds	r5, #104	@ 0x68
 8019242:	e7e9      	b.n	8019218 <_fwalk_sglue+0x10>

08019244 <sniprintf>:
 8019244:	b40c      	push	{r2, r3}
 8019246:	b530      	push	{r4, r5, lr}
 8019248:	4b18      	ldr	r3, [pc, #96]	@ (80192ac <sniprintf+0x68>)
 801924a:	1e0c      	subs	r4, r1, #0
 801924c:	681d      	ldr	r5, [r3, #0]
 801924e:	b09d      	sub	sp, #116	@ 0x74
 8019250:	da08      	bge.n	8019264 <sniprintf+0x20>
 8019252:	238b      	movs	r3, #139	@ 0x8b
 8019254:	602b      	str	r3, [r5, #0]
 8019256:	f04f 30ff 	mov.w	r0, #4294967295
 801925a:	b01d      	add	sp, #116	@ 0x74
 801925c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019260:	b002      	add	sp, #8
 8019262:	4770      	bx	lr
 8019264:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019268:	f8ad 3014 	strh.w	r3, [sp, #20]
 801926c:	f04f 0300 	mov.w	r3, #0
 8019270:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019272:	bf14      	ite	ne
 8019274:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019278:	4623      	moveq	r3, r4
 801927a:	9304      	str	r3, [sp, #16]
 801927c:	9307      	str	r3, [sp, #28]
 801927e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019282:	9002      	str	r0, [sp, #8]
 8019284:	9006      	str	r0, [sp, #24]
 8019286:	f8ad 3016 	strh.w	r3, [sp, #22]
 801928a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801928c:	ab21      	add	r3, sp, #132	@ 0x84
 801928e:	a902      	add	r1, sp, #8
 8019290:	4628      	mov	r0, r5
 8019292:	9301      	str	r3, [sp, #4]
 8019294:	f001 fc66 	bl	801ab64 <_svfiprintf_r>
 8019298:	1c43      	adds	r3, r0, #1
 801929a:	bfbc      	itt	lt
 801929c:	238b      	movlt	r3, #139	@ 0x8b
 801929e:	602b      	strlt	r3, [r5, #0]
 80192a0:	2c00      	cmp	r4, #0
 80192a2:	d0da      	beq.n	801925a <sniprintf+0x16>
 80192a4:	9b02      	ldr	r3, [sp, #8]
 80192a6:	2200      	movs	r2, #0
 80192a8:	701a      	strb	r2, [r3, #0]
 80192aa:	e7d6      	b.n	801925a <sniprintf+0x16>
 80192ac:	200001ac 	.word	0x200001ac

080192b0 <siprintf>:
 80192b0:	b40e      	push	{r1, r2, r3}
 80192b2:	b510      	push	{r4, lr}
 80192b4:	b09d      	sub	sp, #116	@ 0x74
 80192b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80192b8:	9002      	str	r0, [sp, #8]
 80192ba:	9006      	str	r0, [sp, #24]
 80192bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80192c0:	480a      	ldr	r0, [pc, #40]	@ (80192ec <siprintf+0x3c>)
 80192c2:	9107      	str	r1, [sp, #28]
 80192c4:	9104      	str	r1, [sp, #16]
 80192c6:	490a      	ldr	r1, [pc, #40]	@ (80192f0 <siprintf+0x40>)
 80192c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80192cc:	9105      	str	r1, [sp, #20]
 80192ce:	2400      	movs	r4, #0
 80192d0:	a902      	add	r1, sp, #8
 80192d2:	6800      	ldr	r0, [r0, #0]
 80192d4:	9301      	str	r3, [sp, #4]
 80192d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80192d8:	f001 fc44 	bl	801ab64 <_svfiprintf_r>
 80192dc:	9b02      	ldr	r3, [sp, #8]
 80192de:	701c      	strb	r4, [r3, #0]
 80192e0:	b01d      	add	sp, #116	@ 0x74
 80192e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80192e6:	b003      	add	sp, #12
 80192e8:	4770      	bx	lr
 80192ea:	bf00      	nop
 80192ec:	200001ac 	.word	0x200001ac
 80192f0:	ffff0208 	.word	0xffff0208

080192f4 <__sread>:
 80192f4:	b510      	push	{r4, lr}
 80192f6:	460c      	mov	r4, r1
 80192f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80192fc:	f000 f886 	bl	801940c <_read_r>
 8019300:	2800      	cmp	r0, #0
 8019302:	bfab      	itete	ge
 8019304:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019306:	89a3      	ldrhlt	r3, [r4, #12]
 8019308:	181b      	addge	r3, r3, r0
 801930a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801930e:	bfac      	ite	ge
 8019310:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019312:	81a3      	strhlt	r3, [r4, #12]
 8019314:	bd10      	pop	{r4, pc}

08019316 <__swrite>:
 8019316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801931a:	461f      	mov	r7, r3
 801931c:	898b      	ldrh	r3, [r1, #12]
 801931e:	05db      	lsls	r3, r3, #23
 8019320:	4605      	mov	r5, r0
 8019322:	460c      	mov	r4, r1
 8019324:	4616      	mov	r6, r2
 8019326:	d505      	bpl.n	8019334 <__swrite+0x1e>
 8019328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801932c:	2302      	movs	r3, #2
 801932e:	2200      	movs	r2, #0
 8019330:	f000 f85a 	bl	80193e8 <_lseek_r>
 8019334:	89a3      	ldrh	r3, [r4, #12]
 8019336:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801933a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801933e:	81a3      	strh	r3, [r4, #12]
 8019340:	4632      	mov	r2, r6
 8019342:	463b      	mov	r3, r7
 8019344:	4628      	mov	r0, r5
 8019346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801934a:	f000 b871 	b.w	8019430 <_write_r>

0801934e <__sseek>:
 801934e:	b510      	push	{r4, lr}
 8019350:	460c      	mov	r4, r1
 8019352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019356:	f000 f847 	bl	80193e8 <_lseek_r>
 801935a:	1c43      	adds	r3, r0, #1
 801935c:	89a3      	ldrh	r3, [r4, #12]
 801935e:	bf15      	itete	ne
 8019360:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019362:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019366:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801936a:	81a3      	strheq	r3, [r4, #12]
 801936c:	bf18      	it	ne
 801936e:	81a3      	strhne	r3, [r4, #12]
 8019370:	bd10      	pop	{r4, pc}

08019372 <__sclose>:
 8019372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019376:	f000 b827 	b.w	80193c8 <_close_r>

0801937a <memmove>:
 801937a:	4288      	cmp	r0, r1
 801937c:	b510      	push	{r4, lr}
 801937e:	eb01 0402 	add.w	r4, r1, r2
 8019382:	d902      	bls.n	801938a <memmove+0x10>
 8019384:	4284      	cmp	r4, r0
 8019386:	4623      	mov	r3, r4
 8019388:	d807      	bhi.n	801939a <memmove+0x20>
 801938a:	1e43      	subs	r3, r0, #1
 801938c:	42a1      	cmp	r1, r4
 801938e:	d008      	beq.n	80193a2 <memmove+0x28>
 8019390:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019394:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019398:	e7f8      	b.n	801938c <memmove+0x12>
 801939a:	4402      	add	r2, r0
 801939c:	4601      	mov	r1, r0
 801939e:	428a      	cmp	r2, r1
 80193a0:	d100      	bne.n	80193a4 <memmove+0x2a>
 80193a2:	bd10      	pop	{r4, pc}
 80193a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80193a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80193ac:	e7f7      	b.n	801939e <memmove+0x24>

080193ae <memset>:
 80193ae:	4402      	add	r2, r0
 80193b0:	4603      	mov	r3, r0
 80193b2:	4293      	cmp	r3, r2
 80193b4:	d100      	bne.n	80193b8 <memset+0xa>
 80193b6:	4770      	bx	lr
 80193b8:	f803 1b01 	strb.w	r1, [r3], #1
 80193bc:	e7f9      	b.n	80193b2 <memset+0x4>
	...

080193c0 <_localeconv_r>:
 80193c0:	4800      	ldr	r0, [pc, #0]	@ (80193c4 <_localeconv_r+0x4>)
 80193c2:	4770      	bx	lr
 80193c4:	200002ec 	.word	0x200002ec

080193c8 <_close_r>:
 80193c8:	b538      	push	{r3, r4, r5, lr}
 80193ca:	4d06      	ldr	r5, [pc, #24]	@ (80193e4 <_close_r+0x1c>)
 80193cc:	2300      	movs	r3, #0
 80193ce:	4604      	mov	r4, r0
 80193d0:	4608      	mov	r0, r1
 80193d2:	602b      	str	r3, [r5, #0]
 80193d4:	f7ec f930 	bl	8005638 <_close>
 80193d8:	1c43      	adds	r3, r0, #1
 80193da:	d102      	bne.n	80193e2 <_close_r+0x1a>
 80193dc:	682b      	ldr	r3, [r5, #0]
 80193de:	b103      	cbz	r3, 80193e2 <_close_r+0x1a>
 80193e0:	6023      	str	r3, [r4, #0]
 80193e2:	bd38      	pop	{r3, r4, r5, pc}
 80193e4:	20003ed8 	.word	0x20003ed8

080193e8 <_lseek_r>:
 80193e8:	b538      	push	{r3, r4, r5, lr}
 80193ea:	4d07      	ldr	r5, [pc, #28]	@ (8019408 <_lseek_r+0x20>)
 80193ec:	4604      	mov	r4, r0
 80193ee:	4608      	mov	r0, r1
 80193f0:	4611      	mov	r1, r2
 80193f2:	2200      	movs	r2, #0
 80193f4:	602a      	str	r2, [r5, #0]
 80193f6:	461a      	mov	r2, r3
 80193f8:	f7ec f945 	bl	8005686 <_lseek>
 80193fc:	1c43      	adds	r3, r0, #1
 80193fe:	d102      	bne.n	8019406 <_lseek_r+0x1e>
 8019400:	682b      	ldr	r3, [r5, #0]
 8019402:	b103      	cbz	r3, 8019406 <_lseek_r+0x1e>
 8019404:	6023      	str	r3, [r4, #0]
 8019406:	bd38      	pop	{r3, r4, r5, pc}
 8019408:	20003ed8 	.word	0x20003ed8

0801940c <_read_r>:
 801940c:	b538      	push	{r3, r4, r5, lr}
 801940e:	4d07      	ldr	r5, [pc, #28]	@ (801942c <_read_r+0x20>)
 8019410:	4604      	mov	r4, r0
 8019412:	4608      	mov	r0, r1
 8019414:	4611      	mov	r1, r2
 8019416:	2200      	movs	r2, #0
 8019418:	602a      	str	r2, [r5, #0]
 801941a:	461a      	mov	r2, r3
 801941c:	f7ec f8d3 	bl	80055c6 <_read>
 8019420:	1c43      	adds	r3, r0, #1
 8019422:	d102      	bne.n	801942a <_read_r+0x1e>
 8019424:	682b      	ldr	r3, [r5, #0]
 8019426:	b103      	cbz	r3, 801942a <_read_r+0x1e>
 8019428:	6023      	str	r3, [r4, #0]
 801942a:	bd38      	pop	{r3, r4, r5, pc}
 801942c:	20003ed8 	.word	0x20003ed8

08019430 <_write_r>:
 8019430:	b538      	push	{r3, r4, r5, lr}
 8019432:	4d07      	ldr	r5, [pc, #28]	@ (8019450 <_write_r+0x20>)
 8019434:	4604      	mov	r4, r0
 8019436:	4608      	mov	r0, r1
 8019438:	4611      	mov	r1, r2
 801943a:	2200      	movs	r2, #0
 801943c:	602a      	str	r2, [r5, #0]
 801943e:	461a      	mov	r2, r3
 8019440:	f7ec f8de 	bl	8005600 <_write>
 8019444:	1c43      	adds	r3, r0, #1
 8019446:	d102      	bne.n	801944e <_write_r+0x1e>
 8019448:	682b      	ldr	r3, [r5, #0]
 801944a:	b103      	cbz	r3, 801944e <_write_r+0x1e>
 801944c:	6023      	str	r3, [r4, #0]
 801944e:	bd38      	pop	{r3, r4, r5, pc}
 8019450:	20003ed8 	.word	0x20003ed8

08019454 <__errno>:
 8019454:	4b01      	ldr	r3, [pc, #4]	@ (801945c <__errno+0x8>)
 8019456:	6818      	ldr	r0, [r3, #0]
 8019458:	4770      	bx	lr
 801945a:	bf00      	nop
 801945c:	200001ac 	.word	0x200001ac

08019460 <__libc_init_array>:
 8019460:	b570      	push	{r4, r5, r6, lr}
 8019462:	4d0d      	ldr	r5, [pc, #52]	@ (8019498 <__libc_init_array+0x38>)
 8019464:	4c0d      	ldr	r4, [pc, #52]	@ (801949c <__libc_init_array+0x3c>)
 8019466:	1b64      	subs	r4, r4, r5
 8019468:	10a4      	asrs	r4, r4, #2
 801946a:	2600      	movs	r6, #0
 801946c:	42a6      	cmp	r6, r4
 801946e:	d109      	bne.n	8019484 <__libc_init_array+0x24>
 8019470:	4d0b      	ldr	r5, [pc, #44]	@ (80194a0 <__libc_init_array+0x40>)
 8019472:	4c0c      	ldr	r4, [pc, #48]	@ (80194a4 <__libc_init_array+0x44>)
 8019474:	f002 f84e 	bl	801b514 <_init>
 8019478:	1b64      	subs	r4, r4, r5
 801947a:	10a4      	asrs	r4, r4, #2
 801947c:	2600      	movs	r6, #0
 801947e:	42a6      	cmp	r6, r4
 8019480:	d105      	bne.n	801948e <__libc_init_array+0x2e>
 8019482:	bd70      	pop	{r4, r5, r6, pc}
 8019484:	f855 3b04 	ldr.w	r3, [r5], #4
 8019488:	4798      	blx	r3
 801948a:	3601      	adds	r6, #1
 801948c:	e7ee      	b.n	801946c <__libc_init_array+0xc>
 801948e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019492:	4798      	blx	r3
 8019494:	3601      	adds	r6, #1
 8019496:	e7f2      	b.n	801947e <__libc_init_array+0x1e>
 8019498:	0801dd94 	.word	0x0801dd94
 801949c:	0801dd94 	.word	0x0801dd94
 80194a0:	0801dd94 	.word	0x0801dd94
 80194a4:	0801dd98 	.word	0x0801dd98

080194a8 <__retarget_lock_init_recursive>:
 80194a8:	4770      	bx	lr

080194aa <__retarget_lock_acquire_recursive>:
 80194aa:	4770      	bx	lr

080194ac <__retarget_lock_release_recursive>:
 80194ac:	4770      	bx	lr

080194ae <memcpy>:
 80194ae:	440a      	add	r2, r1
 80194b0:	4291      	cmp	r1, r2
 80194b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80194b6:	d100      	bne.n	80194ba <memcpy+0xc>
 80194b8:	4770      	bx	lr
 80194ba:	b510      	push	{r4, lr}
 80194bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80194c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80194c4:	4291      	cmp	r1, r2
 80194c6:	d1f9      	bne.n	80194bc <memcpy+0xe>
 80194c8:	bd10      	pop	{r4, pc}
	...

080194cc <__assert_func>:
 80194cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80194ce:	4614      	mov	r4, r2
 80194d0:	461a      	mov	r2, r3
 80194d2:	4b09      	ldr	r3, [pc, #36]	@ (80194f8 <__assert_func+0x2c>)
 80194d4:	681b      	ldr	r3, [r3, #0]
 80194d6:	4605      	mov	r5, r0
 80194d8:	68d8      	ldr	r0, [r3, #12]
 80194da:	b14c      	cbz	r4, 80194f0 <__assert_func+0x24>
 80194dc:	4b07      	ldr	r3, [pc, #28]	@ (80194fc <__assert_func+0x30>)
 80194de:	9100      	str	r1, [sp, #0]
 80194e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80194e4:	4906      	ldr	r1, [pc, #24]	@ (8019500 <__assert_func+0x34>)
 80194e6:	462b      	mov	r3, r5
 80194e8:	f001 fce4 	bl	801aeb4 <fiprintf>
 80194ec:	f001 fd04 	bl	801aef8 <abort>
 80194f0:	4b04      	ldr	r3, [pc, #16]	@ (8019504 <__assert_func+0x38>)
 80194f2:	461c      	mov	r4, r3
 80194f4:	e7f3      	b.n	80194de <__assert_func+0x12>
 80194f6:	bf00      	nop
 80194f8:	200001ac 	.word	0x200001ac
 80194fc:	0801da5f 	.word	0x0801da5f
 8019500:	0801da6c 	.word	0x0801da6c
 8019504:	0801da9a 	.word	0x0801da9a

08019508 <quorem>:
 8019508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801950c:	6903      	ldr	r3, [r0, #16]
 801950e:	690c      	ldr	r4, [r1, #16]
 8019510:	42a3      	cmp	r3, r4
 8019512:	4607      	mov	r7, r0
 8019514:	db7e      	blt.n	8019614 <quorem+0x10c>
 8019516:	3c01      	subs	r4, #1
 8019518:	f101 0814 	add.w	r8, r1, #20
 801951c:	00a3      	lsls	r3, r4, #2
 801951e:	f100 0514 	add.w	r5, r0, #20
 8019522:	9300      	str	r3, [sp, #0]
 8019524:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019528:	9301      	str	r3, [sp, #4]
 801952a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801952e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019532:	3301      	adds	r3, #1
 8019534:	429a      	cmp	r2, r3
 8019536:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801953a:	fbb2 f6f3 	udiv	r6, r2, r3
 801953e:	d32e      	bcc.n	801959e <quorem+0x96>
 8019540:	f04f 0a00 	mov.w	sl, #0
 8019544:	46c4      	mov	ip, r8
 8019546:	46ae      	mov	lr, r5
 8019548:	46d3      	mov	fp, sl
 801954a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801954e:	b298      	uxth	r0, r3
 8019550:	fb06 a000 	mla	r0, r6, r0, sl
 8019554:	0c02      	lsrs	r2, r0, #16
 8019556:	0c1b      	lsrs	r3, r3, #16
 8019558:	fb06 2303 	mla	r3, r6, r3, r2
 801955c:	f8de 2000 	ldr.w	r2, [lr]
 8019560:	b280      	uxth	r0, r0
 8019562:	b292      	uxth	r2, r2
 8019564:	1a12      	subs	r2, r2, r0
 8019566:	445a      	add	r2, fp
 8019568:	f8de 0000 	ldr.w	r0, [lr]
 801956c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019570:	b29b      	uxth	r3, r3
 8019572:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019576:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801957a:	b292      	uxth	r2, r2
 801957c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019580:	45e1      	cmp	r9, ip
 8019582:	f84e 2b04 	str.w	r2, [lr], #4
 8019586:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801958a:	d2de      	bcs.n	801954a <quorem+0x42>
 801958c:	9b00      	ldr	r3, [sp, #0]
 801958e:	58eb      	ldr	r3, [r5, r3]
 8019590:	b92b      	cbnz	r3, 801959e <quorem+0x96>
 8019592:	9b01      	ldr	r3, [sp, #4]
 8019594:	3b04      	subs	r3, #4
 8019596:	429d      	cmp	r5, r3
 8019598:	461a      	mov	r2, r3
 801959a:	d32f      	bcc.n	80195fc <quorem+0xf4>
 801959c:	613c      	str	r4, [r7, #16]
 801959e:	4638      	mov	r0, r7
 80195a0:	f001 f97c 	bl	801a89c <__mcmp>
 80195a4:	2800      	cmp	r0, #0
 80195a6:	db25      	blt.n	80195f4 <quorem+0xec>
 80195a8:	4629      	mov	r1, r5
 80195aa:	2000      	movs	r0, #0
 80195ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80195b0:	f8d1 c000 	ldr.w	ip, [r1]
 80195b4:	fa1f fe82 	uxth.w	lr, r2
 80195b8:	fa1f f38c 	uxth.w	r3, ip
 80195bc:	eba3 030e 	sub.w	r3, r3, lr
 80195c0:	4403      	add	r3, r0
 80195c2:	0c12      	lsrs	r2, r2, #16
 80195c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80195c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80195cc:	b29b      	uxth	r3, r3
 80195ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80195d2:	45c1      	cmp	r9, r8
 80195d4:	f841 3b04 	str.w	r3, [r1], #4
 80195d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80195dc:	d2e6      	bcs.n	80195ac <quorem+0xa4>
 80195de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80195e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80195e6:	b922      	cbnz	r2, 80195f2 <quorem+0xea>
 80195e8:	3b04      	subs	r3, #4
 80195ea:	429d      	cmp	r5, r3
 80195ec:	461a      	mov	r2, r3
 80195ee:	d30b      	bcc.n	8019608 <quorem+0x100>
 80195f0:	613c      	str	r4, [r7, #16]
 80195f2:	3601      	adds	r6, #1
 80195f4:	4630      	mov	r0, r6
 80195f6:	b003      	add	sp, #12
 80195f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80195fc:	6812      	ldr	r2, [r2, #0]
 80195fe:	3b04      	subs	r3, #4
 8019600:	2a00      	cmp	r2, #0
 8019602:	d1cb      	bne.n	801959c <quorem+0x94>
 8019604:	3c01      	subs	r4, #1
 8019606:	e7c6      	b.n	8019596 <quorem+0x8e>
 8019608:	6812      	ldr	r2, [r2, #0]
 801960a:	3b04      	subs	r3, #4
 801960c:	2a00      	cmp	r2, #0
 801960e:	d1ef      	bne.n	80195f0 <quorem+0xe8>
 8019610:	3c01      	subs	r4, #1
 8019612:	e7ea      	b.n	80195ea <quorem+0xe2>
 8019614:	2000      	movs	r0, #0
 8019616:	e7ee      	b.n	80195f6 <quorem+0xee>

08019618 <_dtoa_r>:
 8019618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801961c:	69c7      	ldr	r7, [r0, #28]
 801961e:	b097      	sub	sp, #92	@ 0x5c
 8019620:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019624:	ec55 4b10 	vmov	r4, r5, d0
 8019628:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801962a:	9107      	str	r1, [sp, #28]
 801962c:	4681      	mov	r9, r0
 801962e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019630:	9311      	str	r3, [sp, #68]	@ 0x44
 8019632:	b97f      	cbnz	r7, 8019654 <_dtoa_r+0x3c>
 8019634:	2010      	movs	r0, #16
 8019636:	f000 fe09 	bl	801a24c <malloc>
 801963a:	4602      	mov	r2, r0
 801963c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019640:	b920      	cbnz	r0, 801964c <_dtoa_r+0x34>
 8019642:	4ba9      	ldr	r3, [pc, #676]	@ (80198e8 <_dtoa_r+0x2d0>)
 8019644:	21ef      	movs	r1, #239	@ 0xef
 8019646:	48a9      	ldr	r0, [pc, #676]	@ (80198ec <_dtoa_r+0x2d4>)
 8019648:	f7ff ff40 	bl	80194cc <__assert_func>
 801964c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019650:	6007      	str	r7, [r0, #0]
 8019652:	60c7      	str	r7, [r0, #12]
 8019654:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019658:	6819      	ldr	r1, [r3, #0]
 801965a:	b159      	cbz	r1, 8019674 <_dtoa_r+0x5c>
 801965c:	685a      	ldr	r2, [r3, #4]
 801965e:	604a      	str	r2, [r1, #4]
 8019660:	2301      	movs	r3, #1
 8019662:	4093      	lsls	r3, r2
 8019664:	608b      	str	r3, [r1, #8]
 8019666:	4648      	mov	r0, r9
 8019668:	f000 fee6 	bl	801a438 <_Bfree>
 801966c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019670:	2200      	movs	r2, #0
 8019672:	601a      	str	r2, [r3, #0]
 8019674:	1e2b      	subs	r3, r5, #0
 8019676:	bfb9      	ittee	lt
 8019678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801967c:	9305      	strlt	r3, [sp, #20]
 801967e:	2300      	movge	r3, #0
 8019680:	6033      	strge	r3, [r6, #0]
 8019682:	9f05      	ldr	r7, [sp, #20]
 8019684:	4b9a      	ldr	r3, [pc, #616]	@ (80198f0 <_dtoa_r+0x2d8>)
 8019686:	bfbc      	itt	lt
 8019688:	2201      	movlt	r2, #1
 801968a:	6032      	strlt	r2, [r6, #0]
 801968c:	43bb      	bics	r3, r7
 801968e:	d112      	bne.n	80196b6 <_dtoa_r+0x9e>
 8019690:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019692:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019696:	6013      	str	r3, [r2, #0]
 8019698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801969c:	4323      	orrs	r3, r4
 801969e:	f000 855a 	beq.w	801a156 <_dtoa_r+0xb3e>
 80196a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80196a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019904 <_dtoa_r+0x2ec>
 80196a8:	2b00      	cmp	r3, #0
 80196aa:	f000 855c 	beq.w	801a166 <_dtoa_r+0xb4e>
 80196ae:	f10a 0303 	add.w	r3, sl, #3
 80196b2:	f000 bd56 	b.w	801a162 <_dtoa_r+0xb4a>
 80196b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80196ba:	2200      	movs	r2, #0
 80196bc:	ec51 0b17 	vmov	r0, r1, d7
 80196c0:	2300      	movs	r3, #0
 80196c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80196c6:	f7e7 fa27 	bl	8000b18 <__aeabi_dcmpeq>
 80196ca:	4680      	mov	r8, r0
 80196cc:	b158      	cbz	r0, 80196e6 <_dtoa_r+0xce>
 80196ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80196d0:	2301      	movs	r3, #1
 80196d2:	6013      	str	r3, [r2, #0]
 80196d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80196d6:	b113      	cbz	r3, 80196de <_dtoa_r+0xc6>
 80196d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80196da:	4b86      	ldr	r3, [pc, #536]	@ (80198f4 <_dtoa_r+0x2dc>)
 80196dc:	6013      	str	r3, [r2, #0]
 80196de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019908 <_dtoa_r+0x2f0>
 80196e2:	f000 bd40 	b.w	801a166 <_dtoa_r+0xb4e>
 80196e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80196ea:	aa14      	add	r2, sp, #80	@ 0x50
 80196ec:	a915      	add	r1, sp, #84	@ 0x54
 80196ee:	4648      	mov	r0, r9
 80196f0:	f001 f984 	bl	801a9fc <__d2b>
 80196f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80196f8:	9002      	str	r0, [sp, #8]
 80196fa:	2e00      	cmp	r6, #0
 80196fc:	d078      	beq.n	80197f0 <_dtoa_r+0x1d8>
 80196fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019700:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019708:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801970c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019718:	4619      	mov	r1, r3
 801971a:	2200      	movs	r2, #0
 801971c:	4b76      	ldr	r3, [pc, #472]	@ (80198f8 <_dtoa_r+0x2e0>)
 801971e:	f7e6 fddb 	bl	80002d8 <__aeabi_dsub>
 8019722:	a36b      	add	r3, pc, #428	@ (adr r3, 80198d0 <_dtoa_r+0x2b8>)
 8019724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019728:	f7e6 ff8e 	bl	8000648 <__aeabi_dmul>
 801972c:	a36a      	add	r3, pc, #424	@ (adr r3, 80198d8 <_dtoa_r+0x2c0>)
 801972e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019732:	f7e6 fdd3 	bl	80002dc <__adddf3>
 8019736:	4604      	mov	r4, r0
 8019738:	4630      	mov	r0, r6
 801973a:	460d      	mov	r5, r1
 801973c:	f7e6 ff1a 	bl	8000574 <__aeabi_i2d>
 8019740:	a367      	add	r3, pc, #412	@ (adr r3, 80198e0 <_dtoa_r+0x2c8>)
 8019742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019746:	f7e6 ff7f 	bl	8000648 <__aeabi_dmul>
 801974a:	4602      	mov	r2, r0
 801974c:	460b      	mov	r3, r1
 801974e:	4620      	mov	r0, r4
 8019750:	4629      	mov	r1, r5
 8019752:	f7e6 fdc3 	bl	80002dc <__adddf3>
 8019756:	4604      	mov	r4, r0
 8019758:	460d      	mov	r5, r1
 801975a:	f7e7 fa25 	bl	8000ba8 <__aeabi_d2iz>
 801975e:	2200      	movs	r2, #0
 8019760:	4607      	mov	r7, r0
 8019762:	2300      	movs	r3, #0
 8019764:	4620      	mov	r0, r4
 8019766:	4629      	mov	r1, r5
 8019768:	f7e7 f9e0 	bl	8000b2c <__aeabi_dcmplt>
 801976c:	b140      	cbz	r0, 8019780 <_dtoa_r+0x168>
 801976e:	4638      	mov	r0, r7
 8019770:	f7e6 ff00 	bl	8000574 <__aeabi_i2d>
 8019774:	4622      	mov	r2, r4
 8019776:	462b      	mov	r3, r5
 8019778:	f7e7 f9ce 	bl	8000b18 <__aeabi_dcmpeq>
 801977c:	b900      	cbnz	r0, 8019780 <_dtoa_r+0x168>
 801977e:	3f01      	subs	r7, #1
 8019780:	2f16      	cmp	r7, #22
 8019782:	d852      	bhi.n	801982a <_dtoa_r+0x212>
 8019784:	4b5d      	ldr	r3, [pc, #372]	@ (80198fc <_dtoa_r+0x2e4>)
 8019786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801978e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019792:	f7e7 f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8019796:	2800      	cmp	r0, #0
 8019798:	d049      	beq.n	801982e <_dtoa_r+0x216>
 801979a:	3f01      	subs	r7, #1
 801979c:	2300      	movs	r3, #0
 801979e:	9310      	str	r3, [sp, #64]	@ 0x40
 80197a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80197a2:	1b9b      	subs	r3, r3, r6
 80197a4:	1e5a      	subs	r2, r3, #1
 80197a6:	bf45      	ittet	mi
 80197a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80197ac:	9300      	strmi	r3, [sp, #0]
 80197ae:	2300      	movpl	r3, #0
 80197b0:	2300      	movmi	r3, #0
 80197b2:	9206      	str	r2, [sp, #24]
 80197b4:	bf54      	ite	pl
 80197b6:	9300      	strpl	r3, [sp, #0]
 80197b8:	9306      	strmi	r3, [sp, #24]
 80197ba:	2f00      	cmp	r7, #0
 80197bc:	db39      	blt.n	8019832 <_dtoa_r+0x21a>
 80197be:	9b06      	ldr	r3, [sp, #24]
 80197c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80197c2:	443b      	add	r3, r7
 80197c4:	9306      	str	r3, [sp, #24]
 80197c6:	2300      	movs	r3, #0
 80197c8:	9308      	str	r3, [sp, #32]
 80197ca:	9b07      	ldr	r3, [sp, #28]
 80197cc:	2b09      	cmp	r3, #9
 80197ce:	d863      	bhi.n	8019898 <_dtoa_r+0x280>
 80197d0:	2b05      	cmp	r3, #5
 80197d2:	bfc4      	itt	gt
 80197d4:	3b04      	subgt	r3, #4
 80197d6:	9307      	strgt	r3, [sp, #28]
 80197d8:	9b07      	ldr	r3, [sp, #28]
 80197da:	f1a3 0302 	sub.w	r3, r3, #2
 80197de:	bfcc      	ite	gt
 80197e0:	2400      	movgt	r4, #0
 80197e2:	2401      	movle	r4, #1
 80197e4:	2b03      	cmp	r3, #3
 80197e6:	d863      	bhi.n	80198b0 <_dtoa_r+0x298>
 80197e8:	e8df f003 	tbb	[pc, r3]
 80197ec:	2b375452 	.word	0x2b375452
 80197f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80197f4:	441e      	add	r6, r3
 80197f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80197fa:	2b20      	cmp	r3, #32
 80197fc:	bfc1      	itttt	gt
 80197fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019802:	409f      	lslgt	r7, r3
 8019804:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019808:	fa24 f303 	lsrgt.w	r3, r4, r3
 801980c:	bfd6      	itet	le
 801980e:	f1c3 0320 	rsble	r3, r3, #32
 8019812:	ea47 0003 	orrgt.w	r0, r7, r3
 8019816:	fa04 f003 	lslle.w	r0, r4, r3
 801981a:	f7e6 fe9b 	bl	8000554 <__aeabi_ui2d>
 801981e:	2201      	movs	r2, #1
 8019820:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019824:	3e01      	subs	r6, #1
 8019826:	9212      	str	r2, [sp, #72]	@ 0x48
 8019828:	e776      	b.n	8019718 <_dtoa_r+0x100>
 801982a:	2301      	movs	r3, #1
 801982c:	e7b7      	b.n	801979e <_dtoa_r+0x186>
 801982e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019830:	e7b6      	b.n	80197a0 <_dtoa_r+0x188>
 8019832:	9b00      	ldr	r3, [sp, #0]
 8019834:	1bdb      	subs	r3, r3, r7
 8019836:	9300      	str	r3, [sp, #0]
 8019838:	427b      	negs	r3, r7
 801983a:	9308      	str	r3, [sp, #32]
 801983c:	2300      	movs	r3, #0
 801983e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019840:	e7c3      	b.n	80197ca <_dtoa_r+0x1b2>
 8019842:	2301      	movs	r3, #1
 8019844:	9309      	str	r3, [sp, #36]	@ 0x24
 8019846:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019848:	eb07 0b03 	add.w	fp, r7, r3
 801984c:	f10b 0301 	add.w	r3, fp, #1
 8019850:	2b01      	cmp	r3, #1
 8019852:	9303      	str	r3, [sp, #12]
 8019854:	bfb8      	it	lt
 8019856:	2301      	movlt	r3, #1
 8019858:	e006      	b.n	8019868 <_dtoa_r+0x250>
 801985a:	2301      	movs	r3, #1
 801985c:	9309      	str	r3, [sp, #36]	@ 0x24
 801985e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019860:	2b00      	cmp	r3, #0
 8019862:	dd28      	ble.n	80198b6 <_dtoa_r+0x29e>
 8019864:	469b      	mov	fp, r3
 8019866:	9303      	str	r3, [sp, #12]
 8019868:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801986c:	2100      	movs	r1, #0
 801986e:	2204      	movs	r2, #4
 8019870:	f102 0514 	add.w	r5, r2, #20
 8019874:	429d      	cmp	r5, r3
 8019876:	d926      	bls.n	80198c6 <_dtoa_r+0x2ae>
 8019878:	6041      	str	r1, [r0, #4]
 801987a:	4648      	mov	r0, r9
 801987c:	f000 fd9c 	bl	801a3b8 <_Balloc>
 8019880:	4682      	mov	sl, r0
 8019882:	2800      	cmp	r0, #0
 8019884:	d142      	bne.n	801990c <_dtoa_r+0x2f4>
 8019886:	4b1e      	ldr	r3, [pc, #120]	@ (8019900 <_dtoa_r+0x2e8>)
 8019888:	4602      	mov	r2, r0
 801988a:	f240 11af 	movw	r1, #431	@ 0x1af
 801988e:	e6da      	b.n	8019646 <_dtoa_r+0x2e>
 8019890:	2300      	movs	r3, #0
 8019892:	e7e3      	b.n	801985c <_dtoa_r+0x244>
 8019894:	2300      	movs	r3, #0
 8019896:	e7d5      	b.n	8019844 <_dtoa_r+0x22c>
 8019898:	2401      	movs	r4, #1
 801989a:	2300      	movs	r3, #0
 801989c:	9307      	str	r3, [sp, #28]
 801989e:	9409      	str	r4, [sp, #36]	@ 0x24
 80198a0:	f04f 3bff 	mov.w	fp, #4294967295
 80198a4:	2200      	movs	r2, #0
 80198a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80198aa:	2312      	movs	r3, #18
 80198ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80198ae:	e7db      	b.n	8019868 <_dtoa_r+0x250>
 80198b0:	2301      	movs	r3, #1
 80198b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80198b4:	e7f4      	b.n	80198a0 <_dtoa_r+0x288>
 80198b6:	f04f 0b01 	mov.w	fp, #1
 80198ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80198be:	465b      	mov	r3, fp
 80198c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80198c4:	e7d0      	b.n	8019868 <_dtoa_r+0x250>
 80198c6:	3101      	adds	r1, #1
 80198c8:	0052      	lsls	r2, r2, #1
 80198ca:	e7d1      	b.n	8019870 <_dtoa_r+0x258>
 80198cc:	f3af 8000 	nop.w
 80198d0:	636f4361 	.word	0x636f4361
 80198d4:	3fd287a7 	.word	0x3fd287a7
 80198d8:	8b60c8b3 	.word	0x8b60c8b3
 80198dc:	3fc68a28 	.word	0x3fc68a28
 80198e0:	509f79fb 	.word	0x509f79fb
 80198e4:	3fd34413 	.word	0x3fd34413
 80198e8:	0801d9bc 	.word	0x0801d9bc
 80198ec:	0801daa8 	.word	0x0801daa8
 80198f0:	7ff00000 	.word	0x7ff00000
 80198f4:	0801da3c 	.word	0x0801da3c
 80198f8:	3ff80000 	.word	0x3ff80000
 80198fc:	0801dbc0 	.word	0x0801dbc0
 8019900:	0801db00 	.word	0x0801db00
 8019904:	0801daa4 	.word	0x0801daa4
 8019908:	0801da3b 	.word	0x0801da3b
 801990c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019910:	6018      	str	r0, [r3, #0]
 8019912:	9b03      	ldr	r3, [sp, #12]
 8019914:	2b0e      	cmp	r3, #14
 8019916:	f200 80a1 	bhi.w	8019a5c <_dtoa_r+0x444>
 801991a:	2c00      	cmp	r4, #0
 801991c:	f000 809e 	beq.w	8019a5c <_dtoa_r+0x444>
 8019920:	2f00      	cmp	r7, #0
 8019922:	dd33      	ble.n	801998c <_dtoa_r+0x374>
 8019924:	4b9c      	ldr	r3, [pc, #624]	@ (8019b98 <_dtoa_r+0x580>)
 8019926:	f007 020f 	and.w	r2, r7, #15
 801992a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801992e:	ed93 7b00 	vldr	d7, [r3]
 8019932:	05f8      	lsls	r0, r7, #23
 8019934:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019938:	ea4f 1427 	mov.w	r4, r7, asr #4
 801993c:	d516      	bpl.n	801996c <_dtoa_r+0x354>
 801993e:	4b97      	ldr	r3, [pc, #604]	@ (8019b9c <_dtoa_r+0x584>)
 8019940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019948:	f7e6 ffa8 	bl	800089c <__aeabi_ddiv>
 801994c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019950:	f004 040f 	and.w	r4, r4, #15
 8019954:	2603      	movs	r6, #3
 8019956:	4d91      	ldr	r5, [pc, #580]	@ (8019b9c <_dtoa_r+0x584>)
 8019958:	b954      	cbnz	r4, 8019970 <_dtoa_r+0x358>
 801995a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801995e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019962:	f7e6 ff9b 	bl	800089c <__aeabi_ddiv>
 8019966:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801996a:	e028      	b.n	80199be <_dtoa_r+0x3a6>
 801996c:	2602      	movs	r6, #2
 801996e:	e7f2      	b.n	8019956 <_dtoa_r+0x33e>
 8019970:	07e1      	lsls	r1, r4, #31
 8019972:	d508      	bpl.n	8019986 <_dtoa_r+0x36e>
 8019974:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019978:	e9d5 2300 	ldrd	r2, r3, [r5]
 801997c:	f7e6 fe64 	bl	8000648 <__aeabi_dmul>
 8019980:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019984:	3601      	adds	r6, #1
 8019986:	1064      	asrs	r4, r4, #1
 8019988:	3508      	adds	r5, #8
 801998a:	e7e5      	b.n	8019958 <_dtoa_r+0x340>
 801998c:	f000 80af 	beq.w	8019aee <_dtoa_r+0x4d6>
 8019990:	427c      	negs	r4, r7
 8019992:	4b81      	ldr	r3, [pc, #516]	@ (8019b98 <_dtoa_r+0x580>)
 8019994:	4d81      	ldr	r5, [pc, #516]	@ (8019b9c <_dtoa_r+0x584>)
 8019996:	f004 020f 	and.w	r2, r4, #15
 801999a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80199a6:	f7e6 fe4f 	bl	8000648 <__aeabi_dmul>
 80199aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80199ae:	1124      	asrs	r4, r4, #4
 80199b0:	2300      	movs	r3, #0
 80199b2:	2602      	movs	r6, #2
 80199b4:	2c00      	cmp	r4, #0
 80199b6:	f040 808f 	bne.w	8019ad8 <_dtoa_r+0x4c0>
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	d1d3      	bne.n	8019966 <_dtoa_r+0x34e>
 80199be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80199c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80199c4:	2b00      	cmp	r3, #0
 80199c6:	f000 8094 	beq.w	8019af2 <_dtoa_r+0x4da>
 80199ca:	4b75      	ldr	r3, [pc, #468]	@ (8019ba0 <_dtoa_r+0x588>)
 80199cc:	2200      	movs	r2, #0
 80199ce:	4620      	mov	r0, r4
 80199d0:	4629      	mov	r1, r5
 80199d2:	f7e7 f8ab 	bl	8000b2c <__aeabi_dcmplt>
 80199d6:	2800      	cmp	r0, #0
 80199d8:	f000 808b 	beq.w	8019af2 <_dtoa_r+0x4da>
 80199dc:	9b03      	ldr	r3, [sp, #12]
 80199de:	2b00      	cmp	r3, #0
 80199e0:	f000 8087 	beq.w	8019af2 <_dtoa_r+0x4da>
 80199e4:	f1bb 0f00 	cmp.w	fp, #0
 80199e8:	dd34      	ble.n	8019a54 <_dtoa_r+0x43c>
 80199ea:	4620      	mov	r0, r4
 80199ec:	4b6d      	ldr	r3, [pc, #436]	@ (8019ba4 <_dtoa_r+0x58c>)
 80199ee:	2200      	movs	r2, #0
 80199f0:	4629      	mov	r1, r5
 80199f2:	f7e6 fe29 	bl	8000648 <__aeabi_dmul>
 80199f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80199fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80199fe:	3601      	adds	r6, #1
 8019a00:	465c      	mov	r4, fp
 8019a02:	4630      	mov	r0, r6
 8019a04:	f7e6 fdb6 	bl	8000574 <__aeabi_i2d>
 8019a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019a0c:	f7e6 fe1c 	bl	8000648 <__aeabi_dmul>
 8019a10:	4b65      	ldr	r3, [pc, #404]	@ (8019ba8 <_dtoa_r+0x590>)
 8019a12:	2200      	movs	r2, #0
 8019a14:	f7e6 fc62 	bl	80002dc <__adddf3>
 8019a18:	4605      	mov	r5, r0
 8019a1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8019a1e:	2c00      	cmp	r4, #0
 8019a20:	d16a      	bne.n	8019af8 <_dtoa_r+0x4e0>
 8019a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a26:	4b61      	ldr	r3, [pc, #388]	@ (8019bac <_dtoa_r+0x594>)
 8019a28:	2200      	movs	r2, #0
 8019a2a:	f7e6 fc55 	bl	80002d8 <__aeabi_dsub>
 8019a2e:	4602      	mov	r2, r0
 8019a30:	460b      	mov	r3, r1
 8019a32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019a36:	462a      	mov	r2, r5
 8019a38:	4633      	mov	r3, r6
 8019a3a:	f7e7 f895 	bl	8000b68 <__aeabi_dcmpgt>
 8019a3e:	2800      	cmp	r0, #0
 8019a40:	f040 8298 	bne.w	8019f74 <_dtoa_r+0x95c>
 8019a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a48:	462a      	mov	r2, r5
 8019a4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8019a4e:	f7e7 f86d 	bl	8000b2c <__aeabi_dcmplt>
 8019a52:	bb38      	cbnz	r0, 8019aa4 <_dtoa_r+0x48c>
 8019a54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019a58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8019a5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019a5e:	2b00      	cmp	r3, #0
 8019a60:	f2c0 8157 	blt.w	8019d12 <_dtoa_r+0x6fa>
 8019a64:	2f0e      	cmp	r7, #14
 8019a66:	f300 8154 	bgt.w	8019d12 <_dtoa_r+0x6fa>
 8019a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8019b98 <_dtoa_r+0x580>)
 8019a6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019a70:	ed93 7b00 	vldr	d7, [r3]
 8019a74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019a76:	2b00      	cmp	r3, #0
 8019a78:	ed8d 7b00 	vstr	d7, [sp]
 8019a7c:	f280 80e5 	bge.w	8019c4a <_dtoa_r+0x632>
 8019a80:	9b03      	ldr	r3, [sp, #12]
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	f300 80e1 	bgt.w	8019c4a <_dtoa_r+0x632>
 8019a88:	d10c      	bne.n	8019aa4 <_dtoa_r+0x48c>
 8019a8a:	4b48      	ldr	r3, [pc, #288]	@ (8019bac <_dtoa_r+0x594>)
 8019a8c:	2200      	movs	r2, #0
 8019a8e:	ec51 0b17 	vmov	r0, r1, d7
 8019a92:	f7e6 fdd9 	bl	8000648 <__aeabi_dmul>
 8019a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019a9a:	f7e7 f85b 	bl	8000b54 <__aeabi_dcmpge>
 8019a9e:	2800      	cmp	r0, #0
 8019aa0:	f000 8266 	beq.w	8019f70 <_dtoa_r+0x958>
 8019aa4:	2400      	movs	r4, #0
 8019aa6:	4625      	mov	r5, r4
 8019aa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019aaa:	4656      	mov	r6, sl
 8019aac:	ea6f 0803 	mvn.w	r8, r3
 8019ab0:	2700      	movs	r7, #0
 8019ab2:	4621      	mov	r1, r4
 8019ab4:	4648      	mov	r0, r9
 8019ab6:	f000 fcbf 	bl	801a438 <_Bfree>
 8019aba:	2d00      	cmp	r5, #0
 8019abc:	f000 80bd 	beq.w	8019c3a <_dtoa_r+0x622>
 8019ac0:	b12f      	cbz	r7, 8019ace <_dtoa_r+0x4b6>
 8019ac2:	42af      	cmp	r7, r5
 8019ac4:	d003      	beq.n	8019ace <_dtoa_r+0x4b6>
 8019ac6:	4639      	mov	r1, r7
 8019ac8:	4648      	mov	r0, r9
 8019aca:	f000 fcb5 	bl	801a438 <_Bfree>
 8019ace:	4629      	mov	r1, r5
 8019ad0:	4648      	mov	r0, r9
 8019ad2:	f000 fcb1 	bl	801a438 <_Bfree>
 8019ad6:	e0b0      	b.n	8019c3a <_dtoa_r+0x622>
 8019ad8:	07e2      	lsls	r2, r4, #31
 8019ada:	d505      	bpl.n	8019ae8 <_dtoa_r+0x4d0>
 8019adc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019ae0:	f7e6 fdb2 	bl	8000648 <__aeabi_dmul>
 8019ae4:	3601      	adds	r6, #1
 8019ae6:	2301      	movs	r3, #1
 8019ae8:	1064      	asrs	r4, r4, #1
 8019aea:	3508      	adds	r5, #8
 8019aec:	e762      	b.n	80199b4 <_dtoa_r+0x39c>
 8019aee:	2602      	movs	r6, #2
 8019af0:	e765      	b.n	80199be <_dtoa_r+0x3a6>
 8019af2:	9c03      	ldr	r4, [sp, #12]
 8019af4:	46b8      	mov	r8, r7
 8019af6:	e784      	b.n	8019a02 <_dtoa_r+0x3ea>
 8019af8:	4b27      	ldr	r3, [pc, #156]	@ (8019b98 <_dtoa_r+0x580>)
 8019afa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019afc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019b00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019b04:	4454      	add	r4, sl
 8019b06:	2900      	cmp	r1, #0
 8019b08:	d054      	beq.n	8019bb4 <_dtoa_r+0x59c>
 8019b0a:	4929      	ldr	r1, [pc, #164]	@ (8019bb0 <_dtoa_r+0x598>)
 8019b0c:	2000      	movs	r0, #0
 8019b0e:	f7e6 fec5 	bl	800089c <__aeabi_ddiv>
 8019b12:	4633      	mov	r3, r6
 8019b14:	462a      	mov	r2, r5
 8019b16:	f7e6 fbdf 	bl	80002d8 <__aeabi_dsub>
 8019b1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019b1e:	4656      	mov	r6, sl
 8019b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019b24:	f7e7 f840 	bl	8000ba8 <__aeabi_d2iz>
 8019b28:	4605      	mov	r5, r0
 8019b2a:	f7e6 fd23 	bl	8000574 <__aeabi_i2d>
 8019b2e:	4602      	mov	r2, r0
 8019b30:	460b      	mov	r3, r1
 8019b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019b36:	f7e6 fbcf 	bl	80002d8 <__aeabi_dsub>
 8019b3a:	3530      	adds	r5, #48	@ 0x30
 8019b3c:	4602      	mov	r2, r0
 8019b3e:	460b      	mov	r3, r1
 8019b40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019b44:	f806 5b01 	strb.w	r5, [r6], #1
 8019b48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019b4c:	f7e6 ffee 	bl	8000b2c <__aeabi_dcmplt>
 8019b50:	2800      	cmp	r0, #0
 8019b52:	d172      	bne.n	8019c3a <_dtoa_r+0x622>
 8019b54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019b58:	4911      	ldr	r1, [pc, #68]	@ (8019ba0 <_dtoa_r+0x588>)
 8019b5a:	2000      	movs	r0, #0
 8019b5c:	f7e6 fbbc 	bl	80002d8 <__aeabi_dsub>
 8019b60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019b64:	f7e6 ffe2 	bl	8000b2c <__aeabi_dcmplt>
 8019b68:	2800      	cmp	r0, #0
 8019b6a:	f040 80b4 	bne.w	8019cd6 <_dtoa_r+0x6be>
 8019b6e:	42a6      	cmp	r6, r4
 8019b70:	f43f af70 	beq.w	8019a54 <_dtoa_r+0x43c>
 8019b74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019b78:	4b0a      	ldr	r3, [pc, #40]	@ (8019ba4 <_dtoa_r+0x58c>)
 8019b7a:	2200      	movs	r2, #0
 8019b7c:	f7e6 fd64 	bl	8000648 <__aeabi_dmul>
 8019b80:	4b08      	ldr	r3, [pc, #32]	@ (8019ba4 <_dtoa_r+0x58c>)
 8019b82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019b86:	2200      	movs	r2, #0
 8019b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019b8c:	f7e6 fd5c 	bl	8000648 <__aeabi_dmul>
 8019b90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019b94:	e7c4      	b.n	8019b20 <_dtoa_r+0x508>
 8019b96:	bf00      	nop
 8019b98:	0801dbc0 	.word	0x0801dbc0
 8019b9c:	0801db98 	.word	0x0801db98
 8019ba0:	3ff00000 	.word	0x3ff00000
 8019ba4:	40240000 	.word	0x40240000
 8019ba8:	401c0000 	.word	0x401c0000
 8019bac:	40140000 	.word	0x40140000
 8019bb0:	3fe00000 	.word	0x3fe00000
 8019bb4:	4631      	mov	r1, r6
 8019bb6:	4628      	mov	r0, r5
 8019bb8:	f7e6 fd46 	bl	8000648 <__aeabi_dmul>
 8019bbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019bc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8019bc2:	4656      	mov	r6, sl
 8019bc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019bc8:	f7e6 ffee 	bl	8000ba8 <__aeabi_d2iz>
 8019bcc:	4605      	mov	r5, r0
 8019bce:	f7e6 fcd1 	bl	8000574 <__aeabi_i2d>
 8019bd2:	4602      	mov	r2, r0
 8019bd4:	460b      	mov	r3, r1
 8019bd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019bda:	f7e6 fb7d 	bl	80002d8 <__aeabi_dsub>
 8019bde:	3530      	adds	r5, #48	@ 0x30
 8019be0:	f806 5b01 	strb.w	r5, [r6], #1
 8019be4:	4602      	mov	r2, r0
 8019be6:	460b      	mov	r3, r1
 8019be8:	42a6      	cmp	r6, r4
 8019bea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019bee:	f04f 0200 	mov.w	r2, #0
 8019bf2:	d124      	bne.n	8019c3e <_dtoa_r+0x626>
 8019bf4:	4baf      	ldr	r3, [pc, #700]	@ (8019eb4 <_dtoa_r+0x89c>)
 8019bf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019bfa:	f7e6 fb6f 	bl	80002dc <__adddf3>
 8019bfe:	4602      	mov	r2, r0
 8019c00:	460b      	mov	r3, r1
 8019c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019c06:	f7e6 ffaf 	bl	8000b68 <__aeabi_dcmpgt>
 8019c0a:	2800      	cmp	r0, #0
 8019c0c:	d163      	bne.n	8019cd6 <_dtoa_r+0x6be>
 8019c0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019c12:	49a8      	ldr	r1, [pc, #672]	@ (8019eb4 <_dtoa_r+0x89c>)
 8019c14:	2000      	movs	r0, #0
 8019c16:	f7e6 fb5f 	bl	80002d8 <__aeabi_dsub>
 8019c1a:	4602      	mov	r2, r0
 8019c1c:	460b      	mov	r3, r1
 8019c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019c22:	f7e6 ff83 	bl	8000b2c <__aeabi_dcmplt>
 8019c26:	2800      	cmp	r0, #0
 8019c28:	f43f af14 	beq.w	8019a54 <_dtoa_r+0x43c>
 8019c2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019c2e:	1e73      	subs	r3, r6, #1
 8019c30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019c32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019c36:	2b30      	cmp	r3, #48	@ 0x30
 8019c38:	d0f8      	beq.n	8019c2c <_dtoa_r+0x614>
 8019c3a:	4647      	mov	r7, r8
 8019c3c:	e03b      	b.n	8019cb6 <_dtoa_r+0x69e>
 8019c3e:	4b9e      	ldr	r3, [pc, #632]	@ (8019eb8 <_dtoa_r+0x8a0>)
 8019c40:	f7e6 fd02 	bl	8000648 <__aeabi_dmul>
 8019c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019c48:	e7bc      	b.n	8019bc4 <_dtoa_r+0x5ac>
 8019c4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019c4e:	4656      	mov	r6, sl
 8019c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c54:	4620      	mov	r0, r4
 8019c56:	4629      	mov	r1, r5
 8019c58:	f7e6 fe20 	bl	800089c <__aeabi_ddiv>
 8019c5c:	f7e6 ffa4 	bl	8000ba8 <__aeabi_d2iz>
 8019c60:	4680      	mov	r8, r0
 8019c62:	f7e6 fc87 	bl	8000574 <__aeabi_i2d>
 8019c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c6a:	f7e6 fced 	bl	8000648 <__aeabi_dmul>
 8019c6e:	4602      	mov	r2, r0
 8019c70:	460b      	mov	r3, r1
 8019c72:	4620      	mov	r0, r4
 8019c74:	4629      	mov	r1, r5
 8019c76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8019c7a:	f7e6 fb2d 	bl	80002d8 <__aeabi_dsub>
 8019c7e:	f806 4b01 	strb.w	r4, [r6], #1
 8019c82:	9d03      	ldr	r5, [sp, #12]
 8019c84:	eba6 040a 	sub.w	r4, r6, sl
 8019c88:	42a5      	cmp	r5, r4
 8019c8a:	4602      	mov	r2, r0
 8019c8c:	460b      	mov	r3, r1
 8019c8e:	d133      	bne.n	8019cf8 <_dtoa_r+0x6e0>
 8019c90:	f7e6 fb24 	bl	80002dc <__adddf3>
 8019c94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c98:	4604      	mov	r4, r0
 8019c9a:	460d      	mov	r5, r1
 8019c9c:	f7e6 ff64 	bl	8000b68 <__aeabi_dcmpgt>
 8019ca0:	b9c0      	cbnz	r0, 8019cd4 <_dtoa_r+0x6bc>
 8019ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ca6:	4620      	mov	r0, r4
 8019ca8:	4629      	mov	r1, r5
 8019caa:	f7e6 ff35 	bl	8000b18 <__aeabi_dcmpeq>
 8019cae:	b110      	cbz	r0, 8019cb6 <_dtoa_r+0x69e>
 8019cb0:	f018 0f01 	tst.w	r8, #1
 8019cb4:	d10e      	bne.n	8019cd4 <_dtoa_r+0x6bc>
 8019cb6:	9902      	ldr	r1, [sp, #8]
 8019cb8:	4648      	mov	r0, r9
 8019cba:	f000 fbbd 	bl	801a438 <_Bfree>
 8019cbe:	2300      	movs	r3, #0
 8019cc0:	7033      	strb	r3, [r6, #0]
 8019cc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019cc4:	3701      	adds	r7, #1
 8019cc6:	601f      	str	r7, [r3, #0]
 8019cc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	f000 824b 	beq.w	801a166 <_dtoa_r+0xb4e>
 8019cd0:	601e      	str	r6, [r3, #0]
 8019cd2:	e248      	b.n	801a166 <_dtoa_r+0xb4e>
 8019cd4:	46b8      	mov	r8, r7
 8019cd6:	4633      	mov	r3, r6
 8019cd8:	461e      	mov	r6, r3
 8019cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019cde:	2a39      	cmp	r2, #57	@ 0x39
 8019ce0:	d106      	bne.n	8019cf0 <_dtoa_r+0x6d8>
 8019ce2:	459a      	cmp	sl, r3
 8019ce4:	d1f8      	bne.n	8019cd8 <_dtoa_r+0x6c0>
 8019ce6:	2230      	movs	r2, #48	@ 0x30
 8019ce8:	f108 0801 	add.w	r8, r8, #1
 8019cec:	f88a 2000 	strb.w	r2, [sl]
 8019cf0:	781a      	ldrb	r2, [r3, #0]
 8019cf2:	3201      	adds	r2, #1
 8019cf4:	701a      	strb	r2, [r3, #0]
 8019cf6:	e7a0      	b.n	8019c3a <_dtoa_r+0x622>
 8019cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8019eb8 <_dtoa_r+0x8a0>)
 8019cfa:	2200      	movs	r2, #0
 8019cfc:	f7e6 fca4 	bl	8000648 <__aeabi_dmul>
 8019d00:	2200      	movs	r2, #0
 8019d02:	2300      	movs	r3, #0
 8019d04:	4604      	mov	r4, r0
 8019d06:	460d      	mov	r5, r1
 8019d08:	f7e6 ff06 	bl	8000b18 <__aeabi_dcmpeq>
 8019d0c:	2800      	cmp	r0, #0
 8019d0e:	d09f      	beq.n	8019c50 <_dtoa_r+0x638>
 8019d10:	e7d1      	b.n	8019cb6 <_dtoa_r+0x69e>
 8019d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d14:	2a00      	cmp	r2, #0
 8019d16:	f000 80ea 	beq.w	8019eee <_dtoa_r+0x8d6>
 8019d1a:	9a07      	ldr	r2, [sp, #28]
 8019d1c:	2a01      	cmp	r2, #1
 8019d1e:	f300 80cd 	bgt.w	8019ebc <_dtoa_r+0x8a4>
 8019d22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019d24:	2a00      	cmp	r2, #0
 8019d26:	f000 80c1 	beq.w	8019eac <_dtoa_r+0x894>
 8019d2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019d2e:	9c08      	ldr	r4, [sp, #32]
 8019d30:	9e00      	ldr	r6, [sp, #0]
 8019d32:	9a00      	ldr	r2, [sp, #0]
 8019d34:	441a      	add	r2, r3
 8019d36:	9200      	str	r2, [sp, #0]
 8019d38:	9a06      	ldr	r2, [sp, #24]
 8019d3a:	2101      	movs	r1, #1
 8019d3c:	441a      	add	r2, r3
 8019d3e:	4648      	mov	r0, r9
 8019d40:	9206      	str	r2, [sp, #24]
 8019d42:	f000 fc2d 	bl	801a5a0 <__i2b>
 8019d46:	4605      	mov	r5, r0
 8019d48:	b166      	cbz	r6, 8019d64 <_dtoa_r+0x74c>
 8019d4a:	9b06      	ldr	r3, [sp, #24]
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	dd09      	ble.n	8019d64 <_dtoa_r+0x74c>
 8019d50:	42b3      	cmp	r3, r6
 8019d52:	9a00      	ldr	r2, [sp, #0]
 8019d54:	bfa8      	it	ge
 8019d56:	4633      	movge	r3, r6
 8019d58:	1ad2      	subs	r2, r2, r3
 8019d5a:	9200      	str	r2, [sp, #0]
 8019d5c:	9a06      	ldr	r2, [sp, #24]
 8019d5e:	1af6      	subs	r6, r6, r3
 8019d60:	1ad3      	subs	r3, r2, r3
 8019d62:	9306      	str	r3, [sp, #24]
 8019d64:	9b08      	ldr	r3, [sp, #32]
 8019d66:	b30b      	cbz	r3, 8019dac <_dtoa_r+0x794>
 8019d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	f000 80c6 	beq.w	8019efc <_dtoa_r+0x8e4>
 8019d70:	2c00      	cmp	r4, #0
 8019d72:	f000 80c0 	beq.w	8019ef6 <_dtoa_r+0x8de>
 8019d76:	4629      	mov	r1, r5
 8019d78:	4622      	mov	r2, r4
 8019d7a:	4648      	mov	r0, r9
 8019d7c:	f000 fcc8 	bl	801a710 <__pow5mult>
 8019d80:	9a02      	ldr	r2, [sp, #8]
 8019d82:	4601      	mov	r1, r0
 8019d84:	4605      	mov	r5, r0
 8019d86:	4648      	mov	r0, r9
 8019d88:	f000 fc20 	bl	801a5cc <__multiply>
 8019d8c:	9902      	ldr	r1, [sp, #8]
 8019d8e:	4680      	mov	r8, r0
 8019d90:	4648      	mov	r0, r9
 8019d92:	f000 fb51 	bl	801a438 <_Bfree>
 8019d96:	9b08      	ldr	r3, [sp, #32]
 8019d98:	1b1b      	subs	r3, r3, r4
 8019d9a:	9308      	str	r3, [sp, #32]
 8019d9c:	f000 80b1 	beq.w	8019f02 <_dtoa_r+0x8ea>
 8019da0:	9a08      	ldr	r2, [sp, #32]
 8019da2:	4641      	mov	r1, r8
 8019da4:	4648      	mov	r0, r9
 8019da6:	f000 fcb3 	bl	801a710 <__pow5mult>
 8019daa:	9002      	str	r0, [sp, #8]
 8019dac:	2101      	movs	r1, #1
 8019dae:	4648      	mov	r0, r9
 8019db0:	f000 fbf6 	bl	801a5a0 <__i2b>
 8019db4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019db6:	4604      	mov	r4, r0
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	f000 81d8 	beq.w	801a16e <_dtoa_r+0xb56>
 8019dbe:	461a      	mov	r2, r3
 8019dc0:	4601      	mov	r1, r0
 8019dc2:	4648      	mov	r0, r9
 8019dc4:	f000 fca4 	bl	801a710 <__pow5mult>
 8019dc8:	9b07      	ldr	r3, [sp, #28]
 8019dca:	2b01      	cmp	r3, #1
 8019dcc:	4604      	mov	r4, r0
 8019dce:	f300 809f 	bgt.w	8019f10 <_dtoa_r+0x8f8>
 8019dd2:	9b04      	ldr	r3, [sp, #16]
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	f040 8097 	bne.w	8019f08 <_dtoa_r+0x8f0>
 8019dda:	9b05      	ldr	r3, [sp, #20]
 8019ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	f040 8093 	bne.w	8019f0c <_dtoa_r+0x8f4>
 8019de6:	9b05      	ldr	r3, [sp, #20]
 8019de8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019dec:	0d1b      	lsrs	r3, r3, #20
 8019dee:	051b      	lsls	r3, r3, #20
 8019df0:	b133      	cbz	r3, 8019e00 <_dtoa_r+0x7e8>
 8019df2:	9b00      	ldr	r3, [sp, #0]
 8019df4:	3301      	adds	r3, #1
 8019df6:	9300      	str	r3, [sp, #0]
 8019df8:	9b06      	ldr	r3, [sp, #24]
 8019dfa:	3301      	adds	r3, #1
 8019dfc:	9306      	str	r3, [sp, #24]
 8019dfe:	2301      	movs	r3, #1
 8019e00:	9308      	str	r3, [sp, #32]
 8019e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	f000 81b8 	beq.w	801a17a <_dtoa_r+0xb62>
 8019e0a:	6923      	ldr	r3, [r4, #16]
 8019e0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019e10:	6918      	ldr	r0, [r3, #16]
 8019e12:	f000 fb79 	bl	801a508 <__hi0bits>
 8019e16:	f1c0 0020 	rsb	r0, r0, #32
 8019e1a:	9b06      	ldr	r3, [sp, #24]
 8019e1c:	4418      	add	r0, r3
 8019e1e:	f010 001f 	ands.w	r0, r0, #31
 8019e22:	f000 8082 	beq.w	8019f2a <_dtoa_r+0x912>
 8019e26:	f1c0 0320 	rsb	r3, r0, #32
 8019e2a:	2b04      	cmp	r3, #4
 8019e2c:	dd73      	ble.n	8019f16 <_dtoa_r+0x8fe>
 8019e2e:	9b00      	ldr	r3, [sp, #0]
 8019e30:	f1c0 001c 	rsb	r0, r0, #28
 8019e34:	4403      	add	r3, r0
 8019e36:	9300      	str	r3, [sp, #0]
 8019e38:	9b06      	ldr	r3, [sp, #24]
 8019e3a:	4403      	add	r3, r0
 8019e3c:	4406      	add	r6, r0
 8019e3e:	9306      	str	r3, [sp, #24]
 8019e40:	9b00      	ldr	r3, [sp, #0]
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	dd05      	ble.n	8019e52 <_dtoa_r+0x83a>
 8019e46:	9902      	ldr	r1, [sp, #8]
 8019e48:	461a      	mov	r2, r3
 8019e4a:	4648      	mov	r0, r9
 8019e4c:	f000 fcba 	bl	801a7c4 <__lshift>
 8019e50:	9002      	str	r0, [sp, #8]
 8019e52:	9b06      	ldr	r3, [sp, #24]
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	dd05      	ble.n	8019e64 <_dtoa_r+0x84c>
 8019e58:	4621      	mov	r1, r4
 8019e5a:	461a      	mov	r2, r3
 8019e5c:	4648      	mov	r0, r9
 8019e5e:	f000 fcb1 	bl	801a7c4 <__lshift>
 8019e62:	4604      	mov	r4, r0
 8019e64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	d061      	beq.n	8019f2e <_dtoa_r+0x916>
 8019e6a:	9802      	ldr	r0, [sp, #8]
 8019e6c:	4621      	mov	r1, r4
 8019e6e:	f000 fd15 	bl	801a89c <__mcmp>
 8019e72:	2800      	cmp	r0, #0
 8019e74:	da5b      	bge.n	8019f2e <_dtoa_r+0x916>
 8019e76:	2300      	movs	r3, #0
 8019e78:	9902      	ldr	r1, [sp, #8]
 8019e7a:	220a      	movs	r2, #10
 8019e7c:	4648      	mov	r0, r9
 8019e7e:	f000 fafd 	bl	801a47c <__multadd>
 8019e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e84:	9002      	str	r0, [sp, #8]
 8019e86:	f107 38ff 	add.w	r8, r7, #4294967295
 8019e8a:	2b00      	cmp	r3, #0
 8019e8c:	f000 8177 	beq.w	801a17e <_dtoa_r+0xb66>
 8019e90:	4629      	mov	r1, r5
 8019e92:	2300      	movs	r3, #0
 8019e94:	220a      	movs	r2, #10
 8019e96:	4648      	mov	r0, r9
 8019e98:	f000 faf0 	bl	801a47c <__multadd>
 8019e9c:	f1bb 0f00 	cmp.w	fp, #0
 8019ea0:	4605      	mov	r5, r0
 8019ea2:	dc6f      	bgt.n	8019f84 <_dtoa_r+0x96c>
 8019ea4:	9b07      	ldr	r3, [sp, #28]
 8019ea6:	2b02      	cmp	r3, #2
 8019ea8:	dc49      	bgt.n	8019f3e <_dtoa_r+0x926>
 8019eaa:	e06b      	b.n	8019f84 <_dtoa_r+0x96c>
 8019eac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019eae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019eb2:	e73c      	b.n	8019d2e <_dtoa_r+0x716>
 8019eb4:	3fe00000 	.word	0x3fe00000
 8019eb8:	40240000 	.word	0x40240000
 8019ebc:	9b03      	ldr	r3, [sp, #12]
 8019ebe:	1e5c      	subs	r4, r3, #1
 8019ec0:	9b08      	ldr	r3, [sp, #32]
 8019ec2:	42a3      	cmp	r3, r4
 8019ec4:	db09      	blt.n	8019eda <_dtoa_r+0x8c2>
 8019ec6:	1b1c      	subs	r4, r3, r4
 8019ec8:	9b03      	ldr	r3, [sp, #12]
 8019eca:	2b00      	cmp	r3, #0
 8019ecc:	f6bf af30 	bge.w	8019d30 <_dtoa_r+0x718>
 8019ed0:	9b00      	ldr	r3, [sp, #0]
 8019ed2:	9a03      	ldr	r2, [sp, #12]
 8019ed4:	1a9e      	subs	r6, r3, r2
 8019ed6:	2300      	movs	r3, #0
 8019ed8:	e72b      	b.n	8019d32 <_dtoa_r+0x71a>
 8019eda:	9b08      	ldr	r3, [sp, #32]
 8019edc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019ede:	9408      	str	r4, [sp, #32]
 8019ee0:	1ae3      	subs	r3, r4, r3
 8019ee2:	441a      	add	r2, r3
 8019ee4:	9e00      	ldr	r6, [sp, #0]
 8019ee6:	9b03      	ldr	r3, [sp, #12]
 8019ee8:	920d      	str	r2, [sp, #52]	@ 0x34
 8019eea:	2400      	movs	r4, #0
 8019eec:	e721      	b.n	8019d32 <_dtoa_r+0x71a>
 8019eee:	9c08      	ldr	r4, [sp, #32]
 8019ef0:	9e00      	ldr	r6, [sp, #0]
 8019ef2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019ef4:	e728      	b.n	8019d48 <_dtoa_r+0x730>
 8019ef6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019efa:	e751      	b.n	8019da0 <_dtoa_r+0x788>
 8019efc:	9a08      	ldr	r2, [sp, #32]
 8019efe:	9902      	ldr	r1, [sp, #8]
 8019f00:	e750      	b.n	8019da4 <_dtoa_r+0x78c>
 8019f02:	f8cd 8008 	str.w	r8, [sp, #8]
 8019f06:	e751      	b.n	8019dac <_dtoa_r+0x794>
 8019f08:	2300      	movs	r3, #0
 8019f0a:	e779      	b.n	8019e00 <_dtoa_r+0x7e8>
 8019f0c:	9b04      	ldr	r3, [sp, #16]
 8019f0e:	e777      	b.n	8019e00 <_dtoa_r+0x7e8>
 8019f10:	2300      	movs	r3, #0
 8019f12:	9308      	str	r3, [sp, #32]
 8019f14:	e779      	b.n	8019e0a <_dtoa_r+0x7f2>
 8019f16:	d093      	beq.n	8019e40 <_dtoa_r+0x828>
 8019f18:	9a00      	ldr	r2, [sp, #0]
 8019f1a:	331c      	adds	r3, #28
 8019f1c:	441a      	add	r2, r3
 8019f1e:	9200      	str	r2, [sp, #0]
 8019f20:	9a06      	ldr	r2, [sp, #24]
 8019f22:	441a      	add	r2, r3
 8019f24:	441e      	add	r6, r3
 8019f26:	9206      	str	r2, [sp, #24]
 8019f28:	e78a      	b.n	8019e40 <_dtoa_r+0x828>
 8019f2a:	4603      	mov	r3, r0
 8019f2c:	e7f4      	b.n	8019f18 <_dtoa_r+0x900>
 8019f2e:	9b03      	ldr	r3, [sp, #12]
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	46b8      	mov	r8, r7
 8019f34:	dc20      	bgt.n	8019f78 <_dtoa_r+0x960>
 8019f36:	469b      	mov	fp, r3
 8019f38:	9b07      	ldr	r3, [sp, #28]
 8019f3a:	2b02      	cmp	r3, #2
 8019f3c:	dd1e      	ble.n	8019f7c <_dtoa_r+0x964>
 8019f3e:	f1bb 0f00 	cmp.w	fp, #0
 8019f42:	f47f adb1 	bne.w	8019aa8 <_dtoa_r+0x490>
 8019f46:	4621      	mov	r1, r4
 8019f48:	465b      	mov	r3, fp
 8019f4a:	2205      	movs	r2, #5
 8019f4c:	4648      	mov	r0, r9
 8019f4e:	f000 fa95 	bl	801a47c <__multadd>
 8019f52:	4601      	mov	r1, r0
 8019f54:	4604      	mov	r4, r0
 8019f56:	9802      	ldr	r0, [sp, #8]
 8019f58:	f000 fca0 	bl	801a89c <__mcmp>
 8019f5c:	2800      	cmp	r0, #0
 8019f5e:	f77f ada3 	ble.w	8019aa8 <_dtoa_r+0x490>
 8019f62:	4656      	mov	r6, sl
 8019f64:	2331      	movs	r3, #49	@ 0x31
 8019f66:	f806 3b01 	strb.w	r3, [r6], #1
 8019f6a:	f108 0801 	add.w	r8, r8, #1
 8019f6e:	e59f      	b.n	8019ab0 <_dtoa_r+0x498>
 8019f70:	9c03      	ldr	r4, [sp, #12]
 8019f72:	46b8      	mov	r8, r7
 8019f74:	4625      	mov	r5, r4
 8019f76:	e7f4      	b.n	8019f62 <_dtoa_r+0x94a>
 8019f78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019f7e:	2b00      	cmp	r3, #0
 8019f80:	f000 8101 	beq.w	801a186 <_dtoa_r+0xb6e>
 8019f84:	2e00      	cmp	r6, #0
 8019f86:	dd05      	ble.n	8019f94 <_dtoa_r+0x97c>
 8019f88:	4629      	mov	r1, r5
 8019f8a:	4632      	mov	r2, r6
 8019f8c:	4648      	mov	r0, r9
 8019f8e:	f000 fc19 	bl	801a7c4 <__lshift>
 8019f92:	4605      	mov	r5, r0
 8019f94:	9b08      	ldr	r3, [sp, #32]
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	d05c      	beq.n	801a054 <_dtoa_r+0xa3c>
 8019f9a:	6869      	ldr	r1, [r5, #4]
 8019f9c:	4648      	mov	r0, r9
 8019f9e:	f000 fa0b 	bl	801a3b8 <_Balloc>
 8019fa2:	4606      	mov	r6, r0
 8019fa4:	b928      	cbnz	r0, 8019fb2 <_dtoa_r+0x99a>
 8019fa6:	4b82      	ldr	r3, [pc, #520]	@ (801a1b0 <_dtoa_r+0xb98>)
 8019fa8:	4602      	mov	r2, r0
 8019faa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019fae:	f7ff bb4a 	b.w	8019646 <_dtoa_r+0x2e>
 8019fb2:	692a      	ldr	r2, [r5, #16]
 8019fb4:	3202      	adds	r2, #2
 8019fb6:	0092      	lsls	r2, r2, #2
 8019fb8:	f105 010c 	add.w	r1, r5, #12
 8019fbc:	300c      	adds	r0, #12
 8019fbe:	f7ff fa76 	bl	80194ae <memcpy>
 8019fc2:	2201      	movs	r2, #1
 8019fc4:	4631      	mov	r1, r6
 8019fc6:	4648      	mov	r0, r9
 8019fc8:	f000 fbfc 	bl	801a7c4 <__lshift>
 8019fcc:	f10a 0301 	add.w	r3, sl, #1
 8019fd0:	9300      	str	r3, [sp, #0]
 8019fd2:	eb0a 030b 	add.w	r3, sl, fp
 8019fd6:	9308      	str	r3, [sp, #32]
 8019fd8:	9b04      	ldr	r3, [sp, #16]
 8019fda:	f003 0301 	and.w	r3, r3, #1
 8019fde:	462f      	mov	r7, r5
 8019fe0:	9306      	str	r3, [sp, #24]
 8019fe2:	4605      	mov	r5, r0
 8019fe4:	9b00      	ldr	r3, [sp, #0]
 8019fe6:	9802      	ldr	r0, [sp, #8]
 8019fe8:	4621      	mov	r1, r4
 8019fea:	f103 3bff 	add.w	fp, r3, #4294967295
 8019fee:	f7ff fa8b 	bl	8019508 <quorem>
 8019ff2:	4603      	mov	r3, r0
 8019ff4:	3330      	adds	r3, #48	@ 0x30
 8019ff6:	9003      	str	r0, [sp, #12]
 8019ff8:	4639      	mov	r1, r7
 8019ffa:	9802      	ldr	r0, [sp, #8]
 8019ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ffe:	f000 fc4d 	bl	801a89c <__mcmp>
 801a002:	462a      	mov	r2, r5
 801a004:	9004      	str	r0, [sp, #16]
 801a006:	4621      	mov	r1, r4
 801a008:	4648      	mov	r0, r9
 801a00a:	f000 fc63 	bl	801a8d4 <__mdiff>
 801a00e:	68c2      	ldr	r2, [r0, #12]
 801a010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a012:	4606      	mov	r6, r0
 801a014:	bb02      	cbnz	r2, 801a058 <_dtoa_r+0xa40>
 801a016:	4601      	mov	r1, r0
 801a018:	9802      	ldr	r0, [sp, #8]
 801a01a:	f000 fc3f 	bl	801a89c <__mcmp>
 801a01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a020:	4602      	mov	r2, r0
 801a022:	4631      	mov	r1, r6
 801a024:	4648      	mov	r0, r9
 801a026:	920c      	str	r2, [sp, #48]	@ 0x30
 801a028:	9309      	str	r3, [sp, #36]	@ 0x24
 801a02a:	f000 fa05 	bl	801a438 <_Bfree>
 801a02e:	9b07      	ldr	r3, [sp, #28]
 801a030:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a032:	9e00      	ldr	r6, [sp, #0]
 801a034:	ea42 0103 	orr.w	r1, r2, r3
 801a038:	9b06      	ldr	r3, [sp, #24]
 801a03a:	4319      	orrs	r1, r3
 801a03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a03e:	d10d      	bne.n	801a05c <_dtoa_r+0xa44>
 801a040:	2b39      	cmp	r3, #57	@ 0x39
 801a042:	d027      	beq.n	801a094 <_dtoa_r+0xa7c>
 801a044:	9a04      	ldr	r2, [sp, #16]
 801a046:	2a00      	cmp	r2, #0
 801a048:	dd01      	ble.n	801a04e <_dtoa_r+0xa36>
 801a04a:	9b03      	ldr	r3, [sp, #12]
 801a04c:	3331      	adds	r3, #49	@ 0x31
 801a04e:	f88b 3000 	strb.w	r3, [fp]
 801a052:	e52e      	b.n	8019ab2 <_dtoa_r+0x49a>
 801a054:	4628      	mov	r0, r5
 801a056:	e7b9      	b.n	8019fcc <_dtoa_r+0x9b4>
 801a058:	2201      	movs	r2, #1
 801a05a:	e7e2      	b.n	801a022 <_dtoa_r+0xa0a>
 801a05c:	9904      	ldr	r1, [sp, #16]
 801a05e:	2900      	cmp	r1, #0
 801a060:	db04      	blt.n	801a06c <_dtoa_r+0xa54>
 801a062:	9807      	ldr	r0, [sp, #28]
 801a064:	4301      	orrs	r1, r0
 801a066:	9806      	ldr	r0, [sp, #24]
 801a068:	4301      	orrs	r1, r0
 801a06a:	d120      	bne.n	801a0ae <_dtoa_r+0xa96>
 801a06c:	2a00      	cmp	r2, #0
 801a06e:	ddee      	ble.n	801a04e <_dtoa_r+0xa36>
 801a070:	9902      	ldr	r1, [sp, #8]
 801a072:	9300      	str	r3, [sp, #0]
 801a074:	2201      	movs	r2, #1
 801a076:	4648      	mov	r0, r9
 801a078:	f000 fba4 	bl	801a7c4 <__lshift>
 801a07c:	4621      	mov	r1, r4
 801a07e:	9002      	str	r0, [sp, #8]
 801a080:	f000 fc0c 	bl	801a89c <__mcmp>
 801a084:	2800      	cmp	r0, #0
 801a086:	9b00      	ldr	r3, [sp, #0]
 801a088:	dc02      	bgt.n	801a090 <_dtoa_r+0xa78>
 801a08a:	d1e0      	bne.n	801a04e <_dtoa_r+0xa36>
 801a08c:	07da      	lsls	r2, r3, #31
 801a08e:	d5de      	bpl.n	801a04e <_dtoa_r+0xa36>
 801a090:	2b39      	cmp	r3, #57	@ 0x39
 801a092:	d1da      	bne.n	801a04a <_dtoa_r+0xa32>
 801a094:	2339      	movs	r3, #57	@ 0x39
 801a096:	f88b 3000 	strb.w	r3, [fp]
 801a09a:	4633      	mov	r3, r6
 801a09c:	461e      	mov	r6, r3
 801a09e:	3b01      	subs	r3, #1
 801a0a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a0a4:	2a39      	cmp	r2, #57	@ 0x39
 801a0a6:	d04e      	beq.n	801a146 <_dtoa_r+0xb2e>
 801a0a8:	3201      	adds	r2, #1
 801a0aa:	701a      	strb	r2, [r3, #0]
 801a0ac:	e501      	b.n	8019ab2 <_dtoa_r+0x49a>
 801a0ae:	2a00      	cmp	r2, #0
 801a0b0:	dd03      	ble.n	801a0ba <_dtoa_r+0xaa2>
 801a0b2:	2b39      	cmp	r3, #57	@ 0x39
 801a0b4:	d0ee      	beq.n	801a094 <_dtoa_r+0xa7c>
 801a0b6:	3301      	adds	r3, #1
 801a0b8:	e7c9      	b.n	801a04e <_dtoa_r+0xa36>
 801a0ba:	9a00      	ldr	r2, [sp, #0]
 801a0bc:	9908      	ldr	r1, [sp, #32]
 801a0be:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a0c2:	428a      	cmp	r2, r1
 801a0c4:	d028      	beq.n	801a118 <_dtoa_r+0xb00>
 801a0c6:	9902      	ldr	r1, [sp, #8]
 801a0c8:	2300      	movs	r3, #0
 801a0ca:	220a      	movs	r2, #10
 801a0cc:	4648      	mov	r0, r9
 801a0ce:	f000 f9d5 	bl	801a47c <__multadd>
 801a0d2:	42af      	cmp	r7, r5
 801a0d4:	9002      	str	r0, [sp, #8]
 801a0d6:	f04f 0300 	mov.w	r3, #0
 801a0da:	f04f 020a 	mov.w	r2, #10
 801a0de:	4639      	mov	r1, r7
 801a0e0:	4648      	mov	r0, r9
 801a0e2:	d107      	bne.n	801a0f4 <_dtoa_r+0xadc>
 801a0e4:	f000 f9ca 	bl	801a47c <__multadd>
 801a0e8:	4607      	mov	r7, r0
 801a0ea:	4605      	mov	r5, r0
 801a0ec:	9b00      	ldr	r3, [sp, #0]
 801a0ee:	3301      	adds	r3, #1
 801a0f0:	9300      	str	r3, [sp, #0]
 801a0f2:	e777      	b.n	8019fe4 <_dtoa_r+0x9cc>
 801a0f4:	f000 f9c2 	bl	801a47c <__multadd>
 801a0f8:	4629      	mov	r1, r5
 801a0fa:	4607      	mov	r7, r0
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	220a      	movs	r2, #10
 801a100:	4648      	mov	r0, r9
 801a102:	f000 f9bb 	bl	801a47c <__multadd>
 801a106:	4605      	mov	r5, r0
 801a108:	e7f0      	b.n	801a0ec <_dtoa_r+0xad4>
 801a10a:	f1bb 0f00 	cmp.w	fp, #0
 801a10e:	bfcc      	ite	gt
 801a110:	465e      	movgt	r6, fp
 801a112:	2601      	movle	r6, #1
 801a114:	4456      	add	r6, sl
 801a116:	2700      	movs	r7, #0
 801a118:	9902      	ldr	r1, [sp, #8]
 801a11a:	9300      	str	r3, [sp, #0]
 801a11c:	2201      	movs	r2, #1
 801a11e:	4648      	mov	r0, r9
 801a120:	f000 fb50 	bl	801a7c4 <__lshift>
 801a124:	4621      	mov	r1, r4
 801a126:	9002      	str	r0, [sp, #8]
 801a128:	f000 fbb8 	bl	801a89c <__mcmp>
 801a12c:	2800      	cmp	r0, #0
 801a12e:	dcb4      	bgt.n	801a09a <_dtoa_r+0xa82>
 801a130:	d102      	bne.n	801a138 <_dtoa_r+0xb20>
 801a132:	9b00      	ldr	r3, [sp, #0]
 801a134:	07db      	lsls	r3, r3, #31
 801a136:	d4b0      	bmi.n	801a09a <_dtoa_r+0xa82>
 801a138:	4633      	mov	r3, r6
 801a13a:	461e      	mov	r6, r3
 801a13c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a140:	2a30      	cmp	r2, #48	@ 0x30
 801a142:	d0fa      	beq.n	801a13a <_dtoa_r+0xb22>
 801a144:	e4b5      	b.n	8019ab2 <_dtoa_r+0x49a>
 801a146:	459a      	cmp	sl, r3
 801a148:	d1a8      	bne.n	801a09c <_dtoa_r+0xa84>
 801a14a:	2331      	movs	r3, #49	@ 0x31
 801a14c:	f108 0801 	add.w	r8, r8, #1
 801a150:	f88a 3000 	strb.w	r3, [sl]
 801a154:	e4ad      	b.n	8019ab2 <_dtoa_r+0x49a>
 801a156:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a158:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a1b4 <_dtoa_r+0xb9c>
 801a15c:	b11b      	cbz	r3, 801a166 <_dtoa_r+0xb4e>
 801a15e:	f10a 0308 	add.w	r3, sl, #8
 801a162:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a164:	6013      	str	r3, [r2, #0]
 801a166:	4650      	mov	r0, sl
 801a168:	b017      	add	sp, #92	@ 0x5c
 801a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a16e:	9b07      	ldr	r3, [sp, #28]
 801a170:	2b01      	cmp	r3, #1
 801a172:	f77f ae2e 	ble.w	8019dd2 <_dtoa_r+0x7ba>
 801a176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a178:	9308      	str	r3, [sp, #32]
 801a17a:	2001      	movs	r0, #1
 801a17c:	e64d      	b.n	8019e1a <_dtoa_r+0x802>
 801a17e:	f1bb 0f00 	cmp.w	fp, #0
 801a182:	f77f aed9 	ble.w	8019f38 <_dtoa_r+0x920>
 801a186:	4656      	mov	r6, sl
 801a188:	9802      	ldr	r0, [sp, #8]
 801a18a:	4621      	mov	r1, r4
 801a18c:	f7ff f9bc 	bl	8019508 <quorem>
 801a190:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a194:	f806 3b01 	strb.w	r3, [r6], #1
 801a198:	eba6 020a 	sub.w	r2, r6, sl
 801a19c:	4593      	cmp	fp, r2
 801a19e:	ddb4      	ble.n	801a10a <_dtoa_r+0xaf2>
 801a1a0:	9902      	ldr	r1, [sp, #8]
 801a1a2:	2300      	movs	r3, #0
 801a1a4:	220a      	movs	r2, #10
 801a1a6:	4648      	mov	r0, r9
 801a1a8:	f000 f968 	bl	801a47c <__multadd>
 801a1ac:	9002      	str	r0, [sp, #8]
 801a1ae:	e7eb      	b.n	801a188 <_dtoa_r+0xb70>
 801a1b0:	0801db00 	.word	0x0801db00
 801a1b4:	0801da9b 	.word	0x0801da9b

0801a1b8 <_free_r>:
 801a1b8:	b538      	push	{r3, r4, r5, lr}
 801a1ba:	4605      	mov	r5, r0
 801a1bc:	2900      	cmp	r1, #0
 801a1be:	d041      	beq.n	801a244 <_free_r+0x8c>
 801a1c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a1c4:	1f0c      	subs	r4, r1, #4
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	bfb8      	it	lt
 801a1ca:	18e4      	addlt	r4, r4, r3
 801a1cc:	f000 f8e8 	bl	801a3a0 <__malloc_lock>
 801a1d0:	4a1d      	ldr	r2, [pc, #116]	@ (801a248 <_free_r+0x90>)
 801a1d2:	6813      	ldr	r3, [r2, #0]
 801a1d4:	b933      	cbnz	r3, 801a1e4 <_free_r+0x2c>
 801a1d6:	6063      	str	r3, [r4, #4]
 801a1d8:	6014      	str	r4, [r2, #0]
 801a1da:	4628      	mov	r0, r5
 801a1dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a1e0:	f000 b8e4 	b.w	801a3ac <__malloc_unlock>
 801a1e4:	42a3      	cmp	r3, r4
 801a1e6:	d908      	bls.n	801a1fa <_free_r+0x42>
 801a1e8:	6820      	ldr	r0, [r4, #0]
 801a1ea:	1821      	adds	r1, r4, r0
 801a1ec:	428b      	cmp	r3, r1
 801a1ee:	bf01      	itttt	eq
 801a1f0:	6819      	ldreq	r1, [r3, #0]
 801a1f2:	685b      	ldreq	r3, [r3, #4]
 801a1f4:	1809      	addeq	r1, r1, r0
 801a1f6:	6021      	streq	r1, [r4, #0]
 801a1f8:	e7ed      	b.n	801a1d6 <_free_r+0x1e>
 801a1fa:	461a      	mov	r2, r3
 801a1fc:	685b      	ldr	r3, [r3, #4]
 801a1fe:	b10b      	cbz	r3, 801a204 <_free_r+0x4c>
 801a200:	42a3      	cmp	r3, r4
 801a202:	d9fa      	bls.n	801a1fa <_free_r+0x42>
 801a204:	6811      	ldr	r1, [r2, #0]
 801a206:	1850      	adds	r0, r2, r1
 801a208:	42a0      	cmp	r0, r4
 801a20a:	d10b      	bne.n	801a224 <_free_r+0x6c>
 801a20c:	6820      	ldr	r0, [r4, #0]
 801a20e:	4401      	add	r1, r0
 801a210:	1850      	adds	r0, r2, r1
 801a212:	4283      	cmp	r3, r0
 801a214:	6011      	str	r1, [r2, #0]
 801a216:	d1e0      	bne.n	801a1da <_free_r+0x22>
 801a218:	6818      	ldr	r0, [r3, #0]
 801a21a:	685b      	ldr	r3, [r3, #4]
 801a21c:	6053      	str	r3, [r2, #4]
 801a21e:	4408      	add	r0, r1
 801a220:	6010      	str	r0, [r2, #0]
 801a222:	e7da      	b.n	801a1da <_free_r+0x22>
 801a224:	d902      	bls.n	801a22c <_free_r+0x74>
 801a226:	230c      	movs	r3, #12
 801a228:	602b      	str	r3, [r5, #0]
 801a22a:	e7d6      	b.n	801a1da <_free_r+0x22>
 801a22c:	6820      	ldr	r0, [r4, #0]
 801a22e:	1821      	adds	r1, r4, r0
 801a230:	428b      	cmp	r3, r1
 801a232:	bf04      	itt	eq
 801a234:	6819      	ldreq	r1, [r3, #0]
 801a236:	685b      	ldreq	r3, [r3, #4]
 801a238:	6063      	str	r3, [r4, #4]
 801a23a:	bf04      	itt	eq
 801a23c:	1809      	addeq	r1, r1, r0
 801a23e:	6021      	streq	r1, [r4, #0]
 801a240:	6054      	str	r4, [r2, #4]
 801a242:	e7ca      	b.n	801a1da <_free_r+0x22>
 801a244:	bd38      	pop	{r3, r4, r5, pc}
 801a246:	bf00      	nop
 801a248:	20003ee4 	.word	0x20003ee4

0801a24c <malloc>:
 801a24c:	4b02      	ldr	r3, [pc, #8]	@ (801a258 <malloc+0xc>)
 801a24e:	4601      	mov	r1, r0
 801a250:	6818      	ldr	r0, [r3, #0]
 801a252:	f000 b825 	b.w	801a2a0 <_malloc_r>
 801a256:	bf00      	nop
 801a258:	200001ac 	.word	0x200001ac

0801a25c <sbrk_aligned>:
 801a25c:	b570      	push	{r4, r5, r6, lr}
 801a25e:	4e0f      	ldr	r6, [pc, #60]	@ (801a29c <sbrk_aligned+0x40>)
 801a260:	460c      	mov	r4, r1
 801a262:	6831      	ldr	r1, [r6, #0]
 801a264:	4605      	mov	r5, r0
 801a266:	b911      	cbnz	r1, 801a26e <sbrk_aligned+0x12>
 801a268:	f000 fe36 	bl	801aed8 <_sbrk_r>
 801a26c:	6030      	str	r0, [r6, #0]
 801a26e:	4621      	mov	r1, r4
 801a270:	4628      	mov	r0, r5
 801a272:	f000 fe31 	bl	801aed8 <_sbrk_r>
 801a276:	1c43      	adds	r3, r0, #1
 801a278:	d103      	bne.n	801a282 <sbrk_aligned+0x26>
 801a27a:	f04f 34ff 	mov.w	r4, #4294967295
 801a27e:	4620      	mov	r0, r4
 801a280:	bd70      	pop	{r4, r5, r6, pc}
 801a282:	1cc4      	adds	r4, r0, #3
 801a284:	f024 0403 	bic.w	r4, r4, #3
 801a288:	42a0      	cmp	r0, r4
 801a28a:	d0f8      	beq.n	801a27e <sbrk_aligned+0x22>
 801a28c:	1a21      	subs	r1, r4, r0
 801a28e:	4628      	mov	r0, r5
 801a290:	f000 fe22 	bl	801aed8 <_sbrk_r>
 801a294:	3001      	adds	r0, #1
 801a296:	d1f2      	bne.n	801a27e <sbrk_aligned+0x22>
 801a298:	e7ef      	b.n	801a27a <sbrk_aligned+0x1e>
 801a29a:	bf00      	nop
 801a29c:	20003ee0 	.word	0x20003ee0

0801a2a0 <_malloc_r>:
 801a2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a2a4:	1ccd      	adds	r5, r1, #3
 801a2a6:	f025 0503 	bic.w	r5, r5, #3
 801a2aa:	3508      	adds	r5, #8
 801a2ac:	2d0c      	cmp	r5, #12
 801a2ae:	bf38      	it	cc
 801a2b0:	250c      	movcc	r5, #12
 801a2b2:	2d00      	cmp	r5, #0
 801a2b4:	4606      	mov	r6, r0
 801a2b6:	db01      	blt.n	801a2bc <_malloc_r+0x1c>
 801a2b8:	42a9      	cmp	r1, r5
 801a2ba:	d904      	bls.n	801a2c6 <_malloc_r+0x26>
 801a2bc:	230c      	movs	r3, #12
 801a2be:	6033      	str	r3, [r6, #0]
 801a2c0:	2000      	movs	r0, #0
 801a2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a2c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a39c <_malloc_r+0xfc>
 801a2ca:	f000 f869 	bl	801a3a0 <__malloc_lock>
 801a2ce:	f8d8 3000 	ldr.w	r3, [r8]
 801a2d2:	461c      	mov	r4, r3
 801a2d4:	bb44      	cbnz	r4, 801a328 <_malloc_r+0x88>
 801a2d6:	4629      	mov	r1, r5
 801a2d8:	4630      	mov	r0, r6
 801a2da:	f7ff ffbf 	bl	801a25c <sbrk_aligned>
 801a2de:	1c43      	adds	r3, r0, #1
 801a2e0:	4604      	mov	r4, r0
 801a2e2:	d158      	bne.n	801a396 <_malloc_r+0xf6>
 801a2e4:	f8d8 4000 	ldr.w	r4, [r8]
 801a2e8:	4627      	mov	r7, r4
 801a2ea:	2f00      	cmp	r7, #0
 801a2ec:	d143      	bne.n	801a376 <_malloc_r+0xd6>
 801a2ee:	2c00      	cmp	r4, #0
 801a2f0:	d04b      	beq.n	801a38a <_malloc_r+0xea>
 801a2f2:	6823      	ldr	r3, [r4, #0]
 801a2f4:	4639      	mov	r1, r7
 801a2f6:	4630      	mov	r0, r6
 801a2f8:	eb04 0903 	add.w	r9, r4, r3
 801a2fc:	f000 fdec 	bl	801aed8 <_sbrk_r>
 801a300:	4581      	cmp	r9, r0
 801a302:	d142      	bne.n	801a38a <_malloc_r+0xea>
 801a304:	6821      	ldr	r1, [r4, #0]
 801a306:	1a6d      	subs	r5, r5, r1
 801a308:	4629      	mov	r1, r5
 801a30a:	4630      	mov	r0, r6
 801a30c:	f7ff ffa6 	bl	801a25c <sbrk_aligned>
 801a310:	3001      	adds	r0, #1
 801a312:	d03a      	beq.n	801a38a <_malloc_r+0xea>
 801a314:	6823      	ldr	r3, [r4, #0]
 801a316:	442b      	add	r3, r5
 801a318:	6023      	str	r3, [r4, #0]
 801a31a:	f8d8 3000 	ldr.w	r3, [r8]
 801a31e:	685a      	ldr	r2, [r3, #4]
 801a320:	bb62      	cbnz	r2, 801a37c <_malloc_r+0xdc>
 801a322:	f8c8 7000 	str.w	r7, [r8]
 801a326:	e00f      	b.n	801a348 <_malloc_r+0xa8>
 801a328:	6822      	ldr	r2, [r4, #0]
 801a32a:	1b52      	subs	r2, r2, r5
 801a32c:	d420      	bmi.n	801a370 <_malloc_r+0xd0>
 801a32e:	2a0b      	cmp	r2, #11
 801a330:	d917      	bls.n	801a362 <_malloc_r+0xc2>
 801a332:	1961      	adds	r1, r4, r5
 801a334:	42a3      	cmp	r3, r4
 801a336:	6025      	str	r5, [r4, #0]
 801a338:	bf18      	it	ne
 801a33a:	6059      	strne	r1, [r3, #4]
 801a33c:	6863      	ldr	r3, [r4, #4]
 801a33e:	bf08      	it	eq
 801a340:	f8c8 1000 	streq.w	r1, [r8]
 801a344:	5162      	str	r2, [r4, r5]
 801a346:	604b      	str	r3, [r1, #4]
 801a348:	4630      	mov	r0, r6
 801a34a:	f000 f82f 	bl	801a3ac <__malloc_unlock>
 801a34e:	f104 000b 	add.w	r0, r4, #11
 801a352:	1d23      	adds	r3, r4, #4
 801a354:	f020 0007 	bic.w	r0, r0, #7
 801a358:	1ac2      	subs	r2, r0, r3
 801a35a:	bf1c      	itt	ne
 801a35c:	1a1b      	subne	r3, r3, r0
 801a35e:	50a3      	strne	r3, [r4, r2]
 801a360:	e7af      	b.n	801a2c2 <_malloc_r+0x22>
 801a362:	6862      	ldr	r2, [r4, #4]
 801a364:	42a3      	cmp	r3, r4
 801a366:	bf0c      	ite	eq
 801a368:	f8c8 2000 	streq.w	r2, [r8]
 801a36c:	605a      	strne	r2, [r3, #4]
 801a36e:	e7eb      	b.n	801a348 <_malloc_r+0xa8>
 801a370:	4623      	mov	r3, r4
 801a372:	6864      	ldr	r4, [r4, #4]
 801a374:	e7ae      	b.n	801a2d4 <_malloc_r+0x34>
 801a376:	463c      	mov	r4, r7
 801a378:	687f      	ldr	r7, [r7, #4]
 801a37a:	e7b6      	b.n	801a2ea <_malloc_r+0x4a>
 801a37c:	461a      	mov	r2, r3
 801a37e:	685b      	ldr	r3, [r3, #4]
 801a380:	42a3      	cmp	r3, r4
 801a382:	d1fb      	bne.n	801a37c <_malloc_r+0xdc>
 801a384:	2300      	movs	r3, #0
 801a386:	6053      	str	r3, [r2, #4]
 801a388:	e7de      	b.n	801a348 <_malloc_r+0xa8>
 801a38a:	230c      	movs	r3, #12
 801a38c:	6033      	str	r3, [r6, #0]
 801a38e:	4630      	mov	r0, r6
 801a390:	f000 f80c 	bl	801a3ac <__malloc_unlock>
 801a394:	e794      	b.n	801a2c0 <_malloc_r+0x20>
 801a396:	6005      	str	r5, [r0, #0]
 801a398:	e7d6      	b.n	801a348 <_malloc_r+0xa8>
 801a39a:	bf00      	nop
 801a39c:	20003ee4 	.word	0x20003ee4

0801a3a0 <__malloc_lock>:
 801a3a0:	4801      	ldr	r0, [pc, #4]	@ (801a3a8 <__malloc_lock+0x8>)
 801a3a2:	f7ff b882 	b.w	80194aa <__retarget_lock_acquire_recursive>
 801a3a6:	bf00      	nop
 801a3a8:	20003edc 	.word	0x20003edc

0801a3ac <__malloc_unlock>:
 801a3ac:	4801      	ldr	r0, [pc, #4]	@ (801a3b4 <__malloc_unlock+0x8>)
 801a3ae:	f7ff b87d 	b.w	80194ac <__retarget_lock_release_recursive>
 801a3b2:	bf00      	nop
 801a3b4:	20003edc 	.word	0x20003edc

0801a3b8 <_Balloc>:
 801a3b8:	b570      	push	{r4, r5, r6, lr}
 801a3ba:	69c6      	ldr	r6, [r0, #28]
 801a3bc:	4604      	mov	r4, r0
 801a3be:	460d      	mov	r5, r1
 801a3c0:	b976      	cbnz	r6, 801a3e0 <_Balloc+0x28>
 801a3c2:	2010      	movs	r0, #16
 801a3c4:	f7ff ff42 	bl	801a24c <malloc>
 801a3c8:	4602      	mov	r2, r0
 801a3ca:	61e0      	str	r0, [r4, #28]
 801a3cc:	b920      	cbnz	r0, 801a3d8 <_Balloc+0x20>
 801a3ce:	4b18      	ldr	r3, [pc, #96]	@ (801a430 <_Balloc+0x78>)
 801a3d0:	4818      	ldr	r0, [pc, #96]	@ (801a434 <_Balloc+0x7c>)
 801a3d2:	216b      	movs	r1, #107	@ 0x6b
 801a3d4:	f7ff f87a 	bl	80194cc <__assert_func>
 801a3d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a3dc:	6006      	str	r6, [r0, #0]
 801a3de:	60c6      	str	r6, [r0, #12]
 801a3e0:	69e6      	ldr	r6, [r4, #28]
 801a3e2:	68f3      	ldr	r3, [r6, #12]
 801a3e4:	b183      	cbz	r3, 801a408 <_Balloc+0x50>
 801a3e6:	69e3      	ldr	r3, [r4, #28]
 801a3e8:	68db      	ldr	r3, [r3, #12]
 801a3ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a3ee:	b9b8      	cbnz	r0, 801a420 <_Balloc+0x68>
 801a3f0:	2101      	movs	r1, #1
 801a3f2:	fa01 f605 	lsl.w	r6, r1, r5
 801a3f6:	1d72      	adds	r2, r6, #5
 801a3f8:	0092      	lsls	r2, r2, #2
 801a3fa:	4620      	mov	r0, r4
 801a3fc:	f000 fd83 	bl	801af06 <_calloc_r>
 801a400:	b160      	cbz	r0, 801a41c <_Balloc+0x64>
 801a402:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a406:	e00e      	b.n	801a426 <_Balloc+0x6e>
 801a408:	2221      	movs	r2, #33	@ 0x21
 801a40a:	2104      	movs	r1, #4
 801a40c:	4620      	mov	r0, r4
 801a40e:	f000 fd7a 	bl	801af06 <_calloc_r>
 801a412:	69e3      	ldr	r3, [r4, #28]
 801a414:	60f0      	str	r0, [r6, #12]
 801a416:	68db      	ldr	r3, [r3, #12]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d1e4      	bne.n	801a3e6 <_Balloc+0x2e>
 801a41c:	2000      	movs	r0, #0
 801a41e:	bd70      	pop	{r4, r5, r6, pc}
 801a420:	6802      	ldr	r2, [r0, #0]
 801a422:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a426:	2300      	movs	r3, #0
 801a428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a42c:	e7f7      	b.n	801a41e <_Balloc+0x66>
 801a42e:	bf00      	nop
 801a430:	0801d9bc 	.word	0x0801d9bc
 801a434:	0801db11 	.word	0x0801db11

0801a438 <_Bfree>:
 801a438:	b570      	push	{r4, r5, r6, lr}
 801a43a:	69c6      	ldr	r6, [r0, #28]
 801a43c:	4605      	mov	r5, r0
 801a43e:	460c      	mov	r4, r1
 801a440:	b976      	cbnz	r6, 801a460 <_Bfree+0x28>
 801a442:	2010      	movs	r0, #16
 801a444:	f7ff ff02 	bl	801a24c <malloc>
 801a448:	4602      	mov	r2, r0
 801a44a:	61e8      	str	r0, [r5, #28]
 801a44c:	b920      	cbnz	r0, 801a458 <_Bfree+0x20>
 801a44e:	4b09      	ldr	r3, [pc, #36]	@ (801a474 <_Bfree+0x3c>)
 801a450:	4809      	ldr	r0, [pc, #36]	@ (801a478 <_Bfree+0x40>)
 801a452:	218f      	movs	r1, #143	@ 0x8f
 801a454:	f7ff f83a 	bl	80194cc <__assert_func>
 801a458:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a45c:	6006      	str	r6, [r0, #0]
 801a45e:	60c6      	str	r6, [r0, #12]
 801a460:	b13c      	cbz	r4, 801a472 <_Bfree+0x3a>
 801a462:	69eb      	ldr	r3, [r5, #28]
 801a464:	6862      	ldr	r2, [r4, #4]
 801a466:	68db      	ldr	r3, [r3, #12]
 801a468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a46c:	6021      	str	r1, [r4, #0]
 801a46e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a472:	bd70      	pop	{r4, r5, r6, pc}
 801a474:	0801d9bc 	.word	0x0801d9bc
 801a478:	0801db11 	.word	0x0801db11

0801a47c <__multadd>:
 801a47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a480:	690d      	ldr	r5, [r1, #16]
 801a482:	4607      	mov	r7, r0
 801a484:	460c      	mov	r4, r1
 801a486:	461e      	mov	r6, r3
 801a488:	f101 0c14 	add.w	ip, r1, #20
 801a48c:	2000      	movs	r0, #0
 801a48e:	f8dc 3000 	ldr.w	r3, [ip]
 801a492:	b299      	uxth	r1, r3
 801a494:	fb02 6101 	mla	r1, r2, r1, r6
 801a498:	0c1e      	lsrs	r6, r3, #16
 801a49a:	0c0b      	lsrs	r3, r1, #16
 801a49c:	fb02 3306 	mla	r3, r2, r6, r3
 801a4a0:	b289      	uxth	r1, r1
 801a4a2:	3001      	adds	r0, #1
 801a4a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a4a8:	4285      	cmp	r5, r0
 801a4aa:	f84c 1b04 	str.w	r1, [ip], #4
 801a4ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a4b2:	dcec      	bgt.n	801a48e <__multadd+0x12>
 801a4b4:	b30e      	cbz	r6, 801a4fa <__multadd+0x7e>
 801a4b6:	68a3      	ldr	r3, [r4, #8]
 801a4b8:	42ab      	cmp	r3, r5
 801a4ba:	dc19      	bgt.n	801a4f0 <__multadd+0x74>
 801a4bc:	6861      	ldr	r1, [r4, #4]
 801a4be:	4638      	mov	r0, r7
 801a4c0:	3101      	adds	r1, #1
 801a4c2:	f7ff ff79 	bl	801a3b8 <_Balloc>
 801a4c6:	4680      	mov	r8, r0
 801a4c8:	b928      	cbnz	r0, 801a4d6 <__multadd+0x5a>
 801a4ca:	4602      	mov	r2, r0
 801a4cc:	4b0c      	ldr	r3, [pc, #48]	@ (801a500 <__multadd+0x84>)
 801a4ce:	480d      	ldr	r0, [pc, #52]	@ (801a504 <__multadd+0x88>)
 801a4d0:	21ba      	movs	r1, #186	@ 0xba
 801a4d2:	f7fe fffb 	bl	80194cc <__assert_func>
 801a4d6:	6922      	ldr	r2, [r4, #16]
 801a4d8:	3202      	adds	r2, #2
 801a4da:	f104 010c 	add.w	r1, r4, #12
 801a4de:	0092      	lsls	r2, r2, #2
 801a4e0:	300c      	adds	r0, #12
 801a4e2:	f7fe ffe4 	bl	80194ae <memcpy>
 801a4e6:	4621      	mov	r1, r4
 801a4e8:	4638      	mov	r0, r7
 801a4ea:	f7ff ffa5 	bl	801a438 <_Bfree>
 801a4ee:	4644      	mov	r4, r8
 801a4f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a4f4:	3501      	adds	r5, #1
 801a4f6:	615e      	str	r6, [r3, #20]
 801a4f8:	6125      	str	r5, [r4, #16]
 801a4fa:	4620      	mov	r0, r4
 801a4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a500:	0801db00 	.word	0x0801db00
 801a504:	0801db11 	.word	0x0801db11

0801a508 <__hi0bits>:
 801a508:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a50c:	4603      	mov	r3, r0
 801a50e:	bf36      	itet	cc
 801a510:	0403      	lslcc	r3, r0, #16
 801a512:	2000      	movcs	r0, #0
 801a514:	2010      	movcc	r0, #16
 801a516:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a51a:	bf3c      	itt	cc
 801a51c:	021b      	lslcc	r3, r3, #8
 801a51e:	3008      	addcc	r0, #8
 801a520:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a524:	bf3c      	itt	cc
 801a526:	011b      	lslcc	r3, r3, #4
 801a528:	3004      	addcc	r0, #4
 801a52a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a52e:	bf3c      	itt	cc
 801a530:	009b      	lslcc	r3, r3, #2
 801a532:	3002      	addcc	r0, #2
 801a534:	2b00      	cmp	r3, #0
 801a536:	db05      	blt.n	801a544 <__hi0bits+0x3c>
 801a538:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a53c:	f100 0001 	add.w	r0, r0, #1
 801a540:	bf08      	it	eq
 801a542:	2020      	moveq	r0, #32
 801a544:	4770      	bx	lr

0801a546 <__lo0bits>:
 801a546:	6803      	ldr	r3, [r0, #0]
 801a548:	4602      	mov	r2, r0
 801a54a:	f013 0007 	ands.w	r0, r3, #7
 801a54e:	d00b      	beq.n	801a568 <__lo0bits+0x22>
 801a550:	07d9      	lsls	r1, r3, #31
 801a552:	d421      	bmi.n	801a598 <__lo0bits+0x52>
 801a554:	0798      	lsls	r0, r3, #30
 801a556:	bf49      	itett	mi
 801a558:	085b      	lsrmi	r3, r3, #1
 801a55a:	089b      	lsrpl	r3, r3, #2
 801a55c:	2001      	movmi	r0, #1
 801a55e:	6013      	strmi	r3, [r2, #0]
 801a560:	bf5c      	itt	pl
 801a562:	6013      	strpl	r3, [r2, #0]
 801a564:	2002      	movpl	r0, #2
 801a566:	4770      	bx	lr
 801a568:	b299      	uxth	r1, r3
 801a56a:	b909      	cbnz	r1, 801a570 <__lo0bits+0x2a>
 801a56c:	0c1b      	lsrs	r3, r3, #16
 801a56e:	2010      	movs	r0, #16
 801a570:	b2d9      	uxtb	r1, r3
 801a572:	b909      	cbnz	r1, 801a578 <__lo0bits+0x32>
 801a574:	3008      	adds	r0, #8
 801a576:	0a1b      	lsrs	r3, r3, #8
 801a578:	0719      	lsls	r1, r3, #28
 801a57a:	bf04      	itt	eq
 801a57c:	091b      	lsreq	r3, r3, #4
 801a57e:	3004      	addeq	r0, #4
 801a580:	0799      	lsls	r1, r3, #30
 801a582:	bf04      	itt	eq
 801a584:	089b      	lsreq	r3, r3, #2
 801a586:	3002      	addeq	r0, #2
 801a588:	07d9      	lsls	r1, r3, #31
 801a58a:	d403      	bmi.n	801a594 <__lo0bits+0x4e>
 801a58c:	085b      	lsrs	r3, r3, #1
 801a58e:	f100 0001 	add.w	r0, r0, #1
 801a592:	d003      	beq.n	801a59c <__lo0bits+0x56>
 801a594:	6013      	str	r3, [r2, #0]
 801a596:	4770      	bx	lr
 801a598:	2000      	movs	r0, #0
 801a59a:	4770      	bx	lr
 801a59c:	2020      	movs	r0, #32
 801a59e:	4770      	bx	lr

0801a5a0 <__i2b>:
 801a5a0:	b510      	push	{r4, lr}
 801a5a2:	460c      	mov	r4, r1
 801a5a4:	2101      	movs	r1, #1
 801a5a6:	f7ff ff07 	bl	801a3b8 <_Balloc>
 801a5aa:	4602      	mov	r2, r0
 801a5ac:	b928      	cbnz	r0, 801a5ba <__i2b+0x1a>
 801a5ae:	4b05      	ldr	r3, [pc, #20]	@ (801a5c4 <__i2b+0x24>)
 801a5b0:	4805      	ldr	r0, [pc, #20]	@ (801a5c8 <__i2b+0x28>)
 801a5b2:	f240 1145 	movw	r1, #325	@ 0x145
 801a5b6:	f7fe ff89 	bl	80194cc <__assert_func>
 801a5ba:	2301      	movs	r3, #1
 801a5bc:	6144      	str	r4, [r0, #20]
 801a5be:	6103      	str	r3, [r0, #16]
 801a5c0:	bd10      	pop	{r4, pc}
 801a5c2:	bf00      	nop
 801a5c4:	0801db00 	.word	0x0801db00
 801a5c8:	0801db11 	.word	0x0801db11

0801a5cc <__multiply>:
 801a5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a5d0:	4617      	mov	r7, r2
 801a5d2:	690a      	ldr	r2, [r1, #16]
 801a5d4:	693b      	ldr	r3, [r7, #16]
 801a5d6:	429a      	cmp	r2, r3
 801a5d8:	bfa8      	it	ge
 801a5da:	463b      	movge	r3, r7
 801a5dc:	4689      	mov	r9, r1
 801a5de:	bfa4      	itt	ge
 801a5e0:	460f      	movge	r7, r1
 801a5e2:	4699      	movge	r9, r3
 801a5e4:	693d      	ldr	r5, [r7, #16]
 801a5e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a5ea:	68bb      	ldr	r3, [r7, #8]
 801a5ec:	6879      	ldr	r1, [r7, #4]
 801a5ee:	eb05 060a 	add.w	r6, r5, sl
 801a5f2:	42b3      	cmp	r3, r6
 801a5f4:	b085      	sub	sp, #20
 801a5f6:	bfb8      	it	lt
 801a5f8:	3101      	addlt	r1, #1
 801a5fa:	f7ff fedd 	bl	801a3b8 <_Balloc>
 801a5fe:	b930      	cbnz	r0, 801a60e <__multiply+0x42>
 801a600:	4602      	mov	r2, r0
 801a602:	4b41      	ldr	r3, [pc, #260]	@ (801a708 <__multiply+0x13c>)
 801a604:	4841      	ldr	r0, [pc, #260]	@ (801a70c <__multiply+0x140>)
 801a606:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a60a:	f7fe ff5f 	bl	80194cc <__assert_func>
 801a60e:	f100 0414 	add.w	r4, r0, #20
 801a612:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a616:	4623      	mov	r3, r4
 801a618:	2200      	movs	r2, #0
 801a61a:	4573      	cmp	r3, lr
 801a61c:	d320      	bcc.n	801a660 <__multiply+0x94>
 801a61e:	f107 0814 	add.w	r8, r7, #20
 801a622:	f109 0114 	add.w	r1, r9, #20
 801a626:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a62a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a62e:	9302      	str	r3, [sp, #8]
 801a630:	1beb      	subs	r3, r5, r7
 801a632:	3b15      	subs	r3, #21
 801a634:	f023 0303 	bic.w	r3, r3, #3
 801a638:	3304      	adds	r3, #4
 801a63a:	3715      	adds	r7, #21
 801a63c:	42bd      	cmp	r5, r7
 801a63e:	bf38      	it	cc
 801a640:	2304      	movcc	r3, #4
 801a642:	9301      	str	r3, [sp, #4]
 801a644:	9b02      	ldr	r3, [sp, #8]
 801a646:	9103      	str	r1, [sp, #12]
 801a648:	428b      	cmp	r3, r1
 801a64a:	d80c      	bhi.n	801a666 <__multiply+0x9a>
 801a64c:	2e00      	cmp	r6, #0
 801a64e:	dd03      	ble.n	801a658 <__multiply+0x8c>
 801a650:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a654:	2b00      	cmp	r3, #0
 801a656:	d055      	beq.n	801a704 <__multiply+0x138>
 801a658:	6106      	str	r6, [r0, #16]
 801a65a:	b005      	add	sp, #20
 801a65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a660:	f843 2b04 	str.w	r2, [r3], #4
 801a664:	e7d9      	b.n	801a61a <__multiply+0x4e>
 801a666:	f8b1 a000 	ldrh.w	sl, [r1]
 801a66a:	f1ba 0f00 	cmp.w	sl, #0
 801a66e:	d01f      	beq.n	801a6b0 <__multiply+0xe4>
 801a670:	46c4      	mov	ip, r8
 801a672:	46a1      	mov	r9, r4
 801a674:	2700      	movs	r7, #0
 801a676:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a67a:	f8d9 3000 	ldr.w	r3, [r9]
 801a67e:	fa1f fb82 	uxth.w	fp, r2
 801a682:	b29b      	uxth	r3, r3
 801a684:	fb0a 330b 	mla	r3, sl, fp, r3
 801a688:	443b      	add	r3, r7
 801a68a:	f8d9 7000 	ldr.w	r7, [r9]
 801a68e:	0c12      	lsrs	r2, r2, #16
 801a690:	0c3f      	lsrs	r7, r7, #16
 801a692:	fb0a 7202 	mla	r2, sl, r2, r7
 801a696:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a69a:	b29b      	uxth	r3, r3
 801a69c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a6a0:	4565      	cmp	r5, ip
 801a6a2:	f849 3b04 	str.w	r3, [r9], #4
 801a6a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a6aa:	d8e4      	bhi.n	801a676 <__multiply+0xaa>
 801a6ac:	9b01      	ldr	r3, [sp, #4]
 801a6ae:	50e7      	str	r7, [r4, r3]
 801a6b0:	9b03      	ldr	r3, [sp, #12]
 801a6b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a6b6:	3104      	adds	r1, #4
 801a6b8:	f1b9 0f00 	cmp.w	r9, #0
 801a6bc:	d020      	beq.n	801a700 <__multiply+0x134>
 801a6be:	6823      	ldr	r3, [r4, #0]
 801a6c0:	4647      	mov	r7, r8
 801a6c2:	46a4      	mov	ip, r4
 801a6c4:	f04f 0a00 	mov.w	sl, #0
 801a6c8:	f8b7 b000 	ldrh.w	fp, [r7]
 801a6cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a6d0:	fb09 220b 	mla	r2, r9, fp, r2
 801a6d4:	4452      	add	r2, sl
 801a6d6:	b29b      	uxth	r3, r3
 801a6d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a6dc:	f84c 3b04 	str.w	r3, [ip], #4
 801a6e0:	f857 3b04 	ldr.w	r3, [r7], #4
 801a6e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a6e8:	f8bc 3000 	ldrh.w	r3, [ip]
 801a6ec:	fb09 330a 	mla	r3, r9, sl, r3
 801a6f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a6f4:	42bd      	cmp	r5, r7
 801a6f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a6fa:	d8e5      	bhi.n	801a6c8 <__multiply+0xfc>
 801a6fc:	9a01      	ldr	r2, [sp, #4]
 801a6fe:	50a3      	str	r3, [r4, r2]
 801a700:	3404      	adds	r4, #4
 801a702:	e79f      	b.n	801a644 <__multiply+0x78>
 801a704:	3e01      	subs	r6, #1
 801a706:	e7a1      	b.n	801a64c <__multiply+0x80>
 801a708:	0801db00 	.word	0x0801db00
 801a70c:	0801db11 	.word	0x0801db11

0801a710 <__pow5mult>:
 801a710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a714:	4615      	mov	r5, r2
 801a716:	f012 0203 	ands.w	r2, r2, #3
 801a71a:	4607      	mov	r7, r0
 801a71c:	460e      	mov	r6, r1
 801a71e:	d007      	beq.n	801a730 <__pow5mult+0x20>
 801a720:	4c25      	ldr	r4, [pc, #148]	@ (801a7b8 <__pow5mult+0xa8>)
 801a722:	3a01      	subs	r2, #1
 801a724:	2300      	movs	r3, #0
 801a726:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a72a:	f7ff fea7 	bl	801a47c <__multadd>
 801a72e:	4606      	mov	r6, r0
 801a730:	10ad      	asrs	r5, r5, #2
 801a732:	d03d      	beq.n	801a7b0 <__pow5mult+0xa0>
 801a734:	69fc      	ldr	r4, [r7, #28]
 801a736:	b97c      	cbnz	r4, 801a758 <__pow5mult+0x48>
 801a738:	2010      	movs	r0, #16
 801a73a:	f7ff fd87 	bl	801a24c <malloc>
 801a73e:	4602      	mov	r2, r0
 801a740:	61f8      	str	r0, [r7, #28]
 801a742:	b928      	cbnz	r0, 801a750 <__pow5mult+0x40>
 801a744:	4b1d      	ldr	r3, [pc, #116]	@ (801a7bc <__pow5mult+0xac>)
 801a746:	481e      	ldr	r0, [pc, #120]	@ (801a7c0 <__pow5mult+0xb0>)
 801a748:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a74c:	f7fe febe 	bl	80194cc <__assert_func>
 801a750:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a754:	6004      	str	r4, [r0, #0]
 801a756:	60c4      	str	r4, [r0, #12]
 801a758:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a75c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a760:	b94c      	cbnz	r4, 801a776 <__pow5mult+0x66>
 801a762:	f240 2171 	movw	r1, #625	@ 0x271
 801a766:	4638      	mov	r0, r7
 801a768:	f7ff ff1a 	bl	801a5a0 <__i2b>
 801a76c:	2300      	movs	r3, #0
 801a76e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a772:	4604      	mov	r4, r0
 801a774:	6003      	str	r3, [r0, #0]
 801a776:	f04f 0900 	mov.w	r9, #0
 801a77a:	07eb      	lsls	r3, r5, #31
 801a77c:	d50a      	bpl.n	801a794 <__pow5mult+0x84>
 801a77e:	4631      	mov	r1, r6
 801a780:	4622      	mov	r2, r4
 801a782:	4638      	mov	r0, r7
 801a784:	f7ff ff22 	bl	801a5cc <__multiply>
 801a788:	4631      	mov	r1, r6
 801a78a:	4680      	mov	r8, r0
 801a78c:	4638      	mov	r0, r7
 801a78e:	f7ff fe53 	bl	801a438 <_Bfree>
 801a792:	4646      	mov	r6, r8
 801a794:	106d      	asrs	r5, r5, #1
 801a796:	d00b      	beq.n	801a7b0 <__pow5mult+0xa0>
 801a798:	6820      	ldr	r0, [r4, #0]
 801a79a:	b938      	cbnz	r0, 801a7ac <__pow5mult+0x9c>
 801a79c:	4622      	mov	r2, r4
 801a79e:	4621      	mov	r1, r4
 801a7a0:	4638      	mov	r0, r7
 801a7a2:	f7ff ff13 	bl	801a5cc <__multiply>
 801a7a6:	6020      	str	r0, [r4, #0]
 801a7a8:	f8c0 9000 	str.w	r9, [r0]
 801a7ac:	4604      	mov	r4, r0
 801a7ae:	e7e4      	b.n	801a77a <__pow5mult+0x6a>
 801a7b0:	4630      	mov	r0, r6
 801a7b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a7b6:	bf00      	nop
 801a7b8:	0801db88 	.word	0x0801db88
 801a7bc:	0801d9bc 	.word	0x0801d9bc
 801a7c0:	0801db11 	.word	0x0801db11

0801a7c4 <__lshift>:
 801a7c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a7c8:	460c      	mov	r4, r1
 801a7ca:	6849      	ldr	r1, [r1, #4]
 801a7cc:	6923      	ldr	r3, [r4, #16]
 801a7ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a7d2:	68a3      	ldr	r3, [r4, #8]
 801a7d4:	4607      	mov	r7, r0
 801a7d6:	4691      	mov	r9, r2
 801a7d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a7dc:	f108 0601 	add.w	r6, r8, #1
 801a7e0:	42b3      	cmp	r3, r6
 801a7e2:	db0b      	blt.n	801a7fc <__lshift+0x38>
 801a7e4:	4638      	mov	r0, r7
 801a7e6:	f7ff fde7 	bl	801a3b8 <_Balloc>
 801a7ea:	4605      	mov	r5, r0
 801a7ec:	b948      	cbnz	r0, 801a802 <__lshift+0x3e>
 801a7ee:	4602      	mov	r2, r0
 801a7f0:	4b28      	ldr	r3, [pc, #160]	@ (801a894 <__lshift+0xd0>)
 801a7f2:	4829      	ldr	r0, [pc, #164]	@ (801a898 <__lshift+0xd4>)
 801a7f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a7f8:	f7fe fe68 	bl	80194cc <__assert_func>
 801a7fc:	3101      	adds	r1, #1
 801a7fe:	005b      	lsls	r3, r3, #1
 801a800:	e7ee      	b.n	801a7e0 <__lshift+0x1c>
 801a802:	2300      	movs	r3, #0
 801a804:	f100 0114 	add.w	r1, r0, #20
 801a808:	f100 0210 	add.w	r2, r0, #16
 801a80c:	4618      	mov	r0, r3
 801a80e:	4553      	cmp	r3, sl
 801a810:	db33      	blt.n	801a87a <__lshift+0xb6>
 801a812:	6920      	ldr	r0, [r4, #16]
 801a814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a818:	f104 0314 	add.w	r3, r4, #20
 801a81c:	f019 091f 	ands.w	r9, r9, #31
 801a820:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a824:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a828:	d02b      	beq.n	801a882 <__lshift+0xbe>
 801a82a:	f1c9 0e20 	rsb	lr, r9, #32
 801a82e:	468a      	mov	sl, r1
 801a830:	2200      	movs	r2, #0
 801a832:	6818      	ldr	r0, [r3, #0]
 801a834:	fa00 f009 	lsl.w	r0, r0, r9
 801a838:	4310      	orrs	r0, r2
 801a83a:	f84a 0b04 	str.w	r0, [sl], #4
 801a83e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a842:	459c      	cmp	ip, r3
 801a844:	fa22 f20e 	lsr.w	r2, r2, lr
 801a848:	d8f3      	bhi.n	801a832 <__lshift+0x6e>
 801a84a:	ebac 0304 	sub.w	r3, ip, r4
 801a84e:	3b15      	subs	r3, #21
 801a850:	f023 0303 	bic.w	r3, r3, #3
 801a854:	3304      	adds	r3, #4
 801a856:	f104 0015 	add.w	r0, r4, #21
 801a85a:	4560      	cmp	r0, ip
 801a85c:	bf88      	it	hi
 801a85e:	2304      	movhi	r3, #4
 801a860:	50ca      	str	r2, [r1, r3]
 801a862:	b10a      	cbz	r2, 801a868 <__lshift+0xa4>
 801a864:	f108 0602 	add.w	r6, r8, #2
 801a868:	3e01      	subs	r6, #1
 801a86a:	4638      	mov	r0, r7
 801a86c:	612e      	str	r6, [r5, #16]
 801a86e:	4621      	mov	r1, r4
 801a870:	f7ff fde2 	bl	801a438 <_Bfree>
 801a874:	4628      	mov	r0, r5
 801a876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a87a:	f842 0f04 	str.w	r0, [r2, #4]!
 801a87e:	3301      	adds	r3, #1
 801a880:	e7c5      	b.n	801a80e <__lshift+0x4a>
 801a882:	3904      	subs	r1, #4
 801a884:	f853 2b04 	ldr.w	r2, [r3], #4
 801a888:	f841 2f04 	str.w	r2, [r1, #4]!
 801a88c:	459c      	cmp	ip, r3
 801a88e:	d8f9      	bhi.n	801a884 <__lshift+0xc0>
 801a890:	e7ea      	b.n	801a868 <__lshift+0xa4>
 801a892:	bf00      	nop
 801a894:	0801db00 	.word	0x0801db00
 801a898:	0801db11 	.word	0x0801db11

0801a89c <__mcmp>:
 801a89c:	690a      	ldr	r2, [r1, #16]
 801a89e:	4603      	mov	r3, r0
 801a8a0:	6900      	ldr	r0, [r0, #16]
 801a8a2:	1a80      	subs	r0, r0, r2
 801a8a4:	b530      	push	{r4, r5, lr}
 801a8a6:	d10e      	bne.n	801a8c6 <__mcmp+0x2a>
 801a8a8:	3314      	adds	r3, #20
 801a8aa:	3114      	adds	r1, #20
 801a8ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a8b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a8b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a8b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a8bc:	4295      	cmp	r5, r2
 801a8be:	d003      	beq.n	801a8c8 <__mcmp+0x2c>
 801a8c0:	d205      	bcs.n	801a8ce <__mcmp+0x32>
 801a8c2:	f04f 30ff 	mov.w	r0, #4294967295
 801a8c6:	bd30      	pop	{r4, r5, pc}
 801a8c8:	42a3      	cmp	r3, r4
 801a8ca:	d3f3      	bcc.n	801a8b4 <__mcmp+0x18>
 801a8cc:	e7fb      	b.n	801a8c6 <__mcmp+0x2a>
 801a8ce:	2001      	movs	r0, #1
 801a8d0:	e7f9      	b.n	801a8c6 <__mcmp+0x2a>
	...

0801a8d4 <__mdiff>:
 801a8d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8d8:	4689      	mov	r9, r1
 801a8da:	4606      	mov	r6, r0
 801a8dc:	4611      	mov	r1, r2
 801a8de:	4648      	mov	r0, r9
 801a8e0:	4614      	mov	r4, r2
 801a8e2:	f7ff ffdb 	bl	801a89c <__mcmp>
 801a8e6:	1e05      	subs	r5, r0, #0
 801a8e8:	d112      	bne.n	801a910 <__mdiff+0x3c>
 801a8ea:	4629      	mov	r1, r5
 801a8ec:	4630      	mov	r0, r6
 801a8ee:	f7ff fd63 	bl	801a3b8 <_Balloc>
 801a8f2:	4602      	mov	r2, r0
 801a8f4:	b928      	cbnz	r0, 801a902 <__mdiff+0x2e>
 801a8f6:	4b3f      	ldr	r3, [pc, #252]	@ (801a9f4 <__mdiff+0x120>)
 801a8f8:	f240 2137 	movw	r1, #567	@ 0x237
 801a8fc:	483e      	ldr	r0, [pc, #248]	@ (801a9f8 <__mdiff+0x124>)
 801a8fe:	f7fe fde5 	bl	80194cc <__assert_func>
 801a902:	2301      	movs	r3, #1
 801a904:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a908:	4610      	mov	r0, r2
 801a90a:	b003      	add	sp, #12
 801a90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a910:	bfbc      	itt	lt
 801a912:	464b      	movlt	r3, r9
 801a914:	46a1      	movlt	r9, r4
 801a916:	4630      	mov	r0, r6
 801a918:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a91c:	bfba      	itte	lt
 801a91e:	461c      	movlt	r4, r3
 801a920:	2501      	movlt	r5, #1
 801a922:	2500      	movge	r5, #0
 801a924:	f7ff fd48 	bl	801a3b8 <_Balloc>
 801a928:	4602      	mov	r2, r0
 801a92a:	b918      	cbnz	r0, 801a934 <__mdiff+0x60>
 801a92c:	4b31      	ldr	r3, [pc, #196]	@ (801a9f4 <__mdiff+0x120>)
 801a92e:	f240 2145 	movw	r1, #581	@ 0x245
 801a932:	e7e3      	b.n	801a8fc <__mdiff+0x28>
 801a934:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a938:	6926      	ldr	r6, [r4, #16]
 801a93a:	60c5      	str	r5, [r0, #12]
 801a93c:	f109 0310 	add.w	r3, r9, #16
 801a940:	f109 0514 	add.w	r5, r9, #20
 801a944:	f104 0e14 	add.w	lr, r4, #20
 801a948:	f100 0b14 	add.w	fp, r0, #20
 801a94c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a950:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a954:	9301      	str	r3, [sp, #4]
 801a956:	46d9      	mov	r9, fp
 801a958:	f04f 0c00 	mov.w	ip, #0
 801a95c:	9b01      	ldr	r3, [sp, #4]
 801a95e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a962:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a966:	9301      	str	r3, [sp, #4]
 801a968:	fa1f f38a 	uxth.w	r3, sl
 801a96c:	4619      	mov	r1, r3
 801a96e:	b283      	uxth	r3, r0
 801a970:	1acb      	subs	r3, r1, r3
 801a972:	0c00      	lsrs	r0, r0, #16
 801a974:	4463      	add	r3, ip
 801a976:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a97a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a97e:	b29b      	uxth	r3, r3
 801a980:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a984:	4576      	cmp	r6, lr
 801a986:	f849 3b04 	str.w	r3, [r9], #4
 801a98a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a98e:	d8e5      	bhi.n	801a95c <__mdiff+0x88>
 801a990:	1b33      	subs	r3, r6, r4
 801a992:	3b15      	subs	r3, #21
 801a994:	f023 0303 	bic.w	r3, r3, #3
 801a998:	3415      	adds	r4, #21
 801a99a:	3304      	adds	r3, #4
 801a99c:	42a6      	cmp	r6, r4
 801a99e:	bf38      	it	cc
 801a9a0:	2304      	movcc	r3, #4
 801a9a2:	441d      	add	r5, r3
 801a9a4:	445b      	add	r3, fp
 801a9a6:	461e      	mov	r6, r3
 801a9a8:	462c      	mov	r4, r5
 801a9aa:	4544      	cmp	r4, r8
 801a9ac:	d30e      	bcc.n	801a9cc <__mdiff+0xf8>
 801a9ae:	f108 0103 	add.w	r1, r8, #3
 801a9b2:	1b49      	subs	r1, r1, r5
 801a9b4:	f021 0103 	bic.w	r1, r1, #3
 801a9b8:	3d03      	subs	r5, #3
 801a9ba:	45a8      	cmp	r8, r5
 801a9bc:	bf38      	it	cc
 801a9be:	2100      	movcc	r1, #0
 801a9c0:	440b      	add	r3, r1
 801a9c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a9c6:	b191      	cbz	r1, 801a9ee <__mdiff+0x11a>
 801a9c8:	6117      	str	r7, [r2, #16]
 801a9ca:	e79d      	b.n	801a908 <__mdiff+0x34>
 801a9cc:	f854 1b04 	ldr.w	r1, [r4], #4
 801a9d0:	46e6      	mov	lr, ip
 801a9d2:	0c08      	lsrs	r0, r1, #16
 801a9d4:	fa1c fc81 	uxtah	ip, ip, r1
 801a9d8:	4471      	add	r1, lr
 801a9da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a9de:	b289      	uxth	r1, r1
 801a9e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a9e4:	f846 1b04 	str.w	r1, [r6], #4
 801a9e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a9ec:	e7dd      	b.n	801a9aa <__mdiff+0xd6>
 801a9ee:	3f01      	subs	r7, #1
 801a9f0:	e7e7      	b.n	801a9c2 <__mdiff+0xee>
 801a9f2:	bf00      	nop
 801a9f4:	0801db00 	.word	0x0801db00
 801a9f8:	0801db11 	.word	0x0801db11

0801a9fc <__d2b>:
 801a9fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801aa00:	460f      	mov	r7, r1
 801aa02:	2101      	movs	r1, #1
 801aa04:	ec59 8b10 	vmov	r8, r9, d0
 801aa08:	4616      	mov	r6, r2
 801aa0a:	f7ff fcd5 	bl	801a3b8 <_Balloc>
 801aa0e:	4604      	mov	r4, r0
 801aa10:	b930      	cbnz	r0, 801aa20 <__d2b+0x24>
 801aa12:	4602      	mov	r2, r0
 801aa14:	4b23      	ldr	r3, [pc, #140]	@ (801aaa4 <__d2b+0xa8>)
 801aa16:	4824      	ldr	r0, [pc, #144]	@ (801aaa8 <__d2b+0xac>)
 801aa18:	f240 310f 	movw	r1, #783	@ 0x30f
 801aa1c:	f7fe fd56 	bl	80194cc <__assert_func>
 801aa20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801aa24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801aa28:	b10d      	cbz	r5, 801aa2e <__d2b+0x32>
 801aa2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801aa2e:	9301      	str	r3, [sp, #4]
 801aa30:	f1b8 0300 	subs.w	r3, r8, #0
 801aa34:	d023      	beq.n	801aa7e <__d2b+0x82>
 801aa36:	4668      	mov	r0, sp
 801aa38:	9300      	str	r3, [sp, #0]
 801aa3a:	f7ff fd84 	bl	801a546 <__lo0bits>
 801aa3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801aa42:	b1d0      	cbz	r0, 801aa7a <__d2b+0x7e>
 801aa44:	f1c0 0320 	rsb	r3, r0, #32
 801aa48:	fa02 f303 	lsl.w	r3, r2, r3
 801aa4c:	430b      	orrs	r3, r1
 801aa4e:	40c2      	lsrs	r2, r0
 801aa50:	6163      	str	r3, [r4, #20]
 801aa52:	9201      	str	r2, [sp, #4]
 801aa54:	9b01      	ldr	r3, [sp, #4]
 801aa56:	61a3      	str	r3, [r4, #24]
 801aa58:	2b00      	cmp	r3, #0
 801aa5a:	bf0c      	ite	eq
 801aa5c:	2201      	moveq	r2, #1
 801aa5e:	2202      	movne	r2, #2
 801aa60:	6122      	str	r2, [r4, #16]
 801aa62:	b1a5      	cbz	r5, 801aa8e <__d2b+0x92>
 801aa64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801aa68:	4405      	add	r5, r0
 801aa6a:	603d      	str	r5, [r7, #0]
 801aa6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801aa70:	6030      	str	r0, [r6, #0]
 801aa72:	4620      	mov	r0, r4
 801aa74:	b003      	add	sp, #12
 801aa76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aa7a:	6161      	str	r1, [r4, #20]
 801aa7c:	e7ea      	b.n	801aa54 <__d2b+0x58>
 801aa7e:	a801      	add	r0, sp, #4
 801aa80:	f7ff fd61 	bl	801a546 <__lo0bits>
 801aa84:	9b01      	ldr	r3, [sp, #4]
 801aa86:	6163      	str	r3, [r4, #20]
 801aa88:	3020      	adds	r0, #32
 801aa8a:	2201      	movs	r2, #1
 801aa8c:	e7e8      	b.n	801aa60 <__d2b+0x64>
 801aa8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801aa92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801aa96:	6038      	str	r0, [r7, #0]
 801aa98:	6918      	ldr	r0, [r3, #16]
 801aa9a:	f7ff fd35 	bl	801a508 <__hi0bits>
 801aa9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801aaa2:	e7e5      	b.n	801aa70 <__d2b+0x74>
 801aaa4:	0801db00 	.word	0x0801db00
 801aaa8:	0801db11 	.word	0x0801db11

0801aaac <__ssputs_r>:
 801aaac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aab0:	688e      	ldr	r6, [r1, #8]
 801aab2:	461f      	mov	r7, r3
 801aab4:	42be      	cmp	r6, r7
 801aab6:	680b      	ldr	r3, [r1, #0]
 801aab8:	4682      	mov	sl, r0
 801aaba:	460c      	mov	r4, r1
 801aabc:	4690      	mov	r8, r2
 801aabe:	d82d      	bhi.n	801ab1c <__ssputs_r+0x70>
 801aac0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801aac4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801aac8:	d026      	beq.n	801ab18 <__ssputs_r+0x6c>
 801aaca:	6965      	ldr	r5, [r4, #20]
 801aacc:	6909      	ldr	r1, [r1, #16]
 801aace:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801aad2:	eba3 0901 	sub.w	r9, r3, r1
 801aad6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801aada:	1c7b      	adds	r3, r7, #1
 801aadc:	444b      	add	r3, r9
 801aade:	106d      	asrs	r5, r5, #1
 801aae0:	429d      	cmp	r5, r3
 801aae2:	bf38      	it	cc
 801aae4:	461d      	movcc	r5, r3
 801aae6:	0553      	lsls	r3, r2, #21
 801aae8:	d527      	bpl.n	801ab3a <__ssputs_r+0x8e>
 801aaea:	4629      	mov	r1, r5
 801aaec:	f7ff fbd8 	bl	801a2a0 <_malloc_r>
 801aaf0:	4606      	mov	r6, r0
 801aaf2:	b360      	cbz	r0, 801ab4e <__ssputs_r+0xa2>
 801aaf4:	6921      	ldr	r1, [r4, #16]
 801aaf6:	464a      	mov	r2, r9
 801aaf8:	f7fe fcd9 	bl	80194ae <memcpy>
 801aafc:	89a3      	ldrh	r3, [r4, #12]
 801aafe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ab02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ab06:	81a3      	strh	r3, [r4, #12]
 801ab08:	6126      	str	r6, [r4, #16]
 801ab0a:	6165      	str	r5, [r4, #20]
 801ab0c:	444e      	add	r6, r9
 801ab0e:	eba5 0509 	sub.w	r5, r5, r9
 801ab12:	6026      	str	r6, [r4, #0]
 801ab14:	60a5      	str	r5, [r4, #8]
 801ab16:	463e      	mov	r6, r7
 801ab18:	42be      	cmp	r6, r7
 801ab1a:	d900      	bls.n	801ab1e <__ssputs_r+0x72>
 801ab1c:	463e      	mov	r6, r7
 801ab1e:	6820      	ldr	r0, [r4, #0]
 801ab20:	4632      	mov	r2, r6
 801ab22:	4641      	mov	r1, r8
 801ab24:	f7fe fc29 	bl	801937a <memmove>
 801ab28:	68a3      	ldr	r3, [r4, #8]
 801ab2a:	1b9b      	subs	r3, r3, r6
 801ab2c:	60a3      	str	r3, [r4, #8]
 801ab2e:	6823      	ldr	r3, [r4, #0]
 801ab30:	4433      	add	r3, r6
 801ab32:	6023      	str	r3, [r4, #0]
 801ab34:	2000      	movs	r0, #0
 801ab36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab3a:	462a      	mov	r2, r5
 801ab3c:	f000 fa09 	bl	801af52 <_realloc_r>
 801ab40:	4606      	mov	r6, r0
 801ab42:	2800      	cmp	r0, #0
 801ab44:	d1e0      	bne.n	801ab08 <__ssputs_r+0x5c>
 801ab46:	6921      	ldr	r1, [r4, #16]
 801ab48:	4650      	mov	r0, sl
 801ab4a:	f7ff fb35 	bl	801a1b8 <_free_r>
 801ab4e:	230c      	movs	r3, #12
 801ab50:	f8ca 3000 	str.w	r3, [sl]
 801ab54:	89a3      	ldrh	r3, [r4, #12]
 801ab56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ab5a:	81a3      	strh	r3, [r4, #12]
 801ab5c:	f04f 30ff 	mov.w	r0, #4294967295
 801ab60:	e7e9      	b.n	801ab36 <__ssputs_r+0x8a>
	...

0801ab64 <_svfiprintf_r>:
 801ab64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab68:	4698      	mov	r8, r3
 801ab6a:	898b      	ldrh	r3, [r1, #12]
 801ab6c:	061b      	lsls	r3, r3, #24
 801ab6e:	b09d      	sub	sp, #116	@ 0x74
 801ab70:	4607      	mov	r7, r0
 801ab72:	460d      	mov	r5, r1
 801ab74:	4614      	mov	r4, r2
 801ab76:	d510      	bpl.n	801ab9a <_svfiprintf_r+0x36>
 801ab78:	690b      	ldr	r3, [r1, #16]
 801ab7a:	b973      	cbnz	r3, 801ab9a <_svfiprintf_r+0x36>
 801ab7c:	2140      	movs	r1, #64	@ 0x40
 801ab7e:	f7ff fb8f 	bl	801a2a0 <_malloc_r>
 801ab82:	6028      	str	r0, [r5, #0]
 801ab84:	6128      	str	r0, [r5, #16]
 801ab86:	b930      	cbnz	r0, 801ab96 <_svfiprintf_r+0x32>
 801ab88:	230c      	movs	r3, #12
 801ab8a:	603b      	str	r3, [r7, #0]
 801ab8c:	f04f 30ff 	mov.w	r0, #4294967295
 801ab90:	b01d      	add	sp, #116	@ 0x74
 801ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab96:	2340      	movs	r3, #64	@ 0x40
 801ab98:	616b      	str	r3, [r5, #20]
 801ab9a:	2300      	movs	r3, #0
 801ab9c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab9e:	2320      	movs	r3, #32
 801aba0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801aba4:	f8cd 800c 	str.w	r8, [sp, #12]
 801aba8:	2330      	movs	r3, #48	@ 0x30
 801abaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ad48 <_svfiprintf_r+0x1e4>
 801abae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801abb2:	f04f 0901 	mov.w	r9, #1
 801abb6:	4623      	mov	r3, r4
 801abb8:	469a      	mov	sl, r3
 801abba:	f813 2b01 	ldrb.w	r2, [r3], #1
 801abbe:	b10a      	cbz	r2, 801abc4 <_svfiprintf_r+0x60>
 801abc0:	2a25      	cmp	r2, #37	@ 0x25
 801abc2:	d1f9      	bne.n	801abb8 <_svfiprintf_r+0x54>
 801abc4:	ebba 0b04 	subs.w	fp, sl, r4
 801abc8:	d00b      	beq.n	801abe2 <_svfiprintf_r+0x7e>
 801abca:	465b      	mov	r3, fp
 801abcc:	4622      	mov	r2, r4
 801abce:	4629      	mov	r1, r5
 801abd0:	4638      	mov	r0, r7
 801abd2:	f7ff ff6b 	bl	801aaac <__ssputs_r>
 801abd6:	3001      	adds	r0, #1
 801abd8:	f000 80a7 	beq.w	801ad2a <_svfiprintf_r+0x1c6>
 801abdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801abde:	445a      	add	r2, fp
 801abe0:	9209      	str	r2, [sp, #36]	@ 0x24
 801abe2:	f89a 3000 	ldrb.w	r3, [sl]
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	f000 809f 	beq.w	801ad2a <_svfiprintf_r+0x1c6>
 801abec:	2300      	movs	r3, #0
 801abee:	f04f 32ff 	mov.w	r2, #4294967295
 801abf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801abf6:	f10a 0a01 	add.w	sl, sl, #1
 801abfa:	9304      	str	r3, [sp, #16]
 801abfc:	9307      	str	r3, [sp, #28]
 801abfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ac02:	931a      	str	r3, [sp, #104]	@ 0x68
 801ac04:	4654      	mov	r4, sl
 801ac06:	2205      	movs	r2, #5
 801ac08:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ac0c:	484e      	ldr	r0, [pc, #312]	@ (801ad48 <_svfiprintf_r+0x1e4>)
 801ac0e:	f7e5 fb07 	bl	8000220 <memchr>
 801ac12:	9a04      	ldr	r2, [sp, #16]
 801ac14:	b9d8      	cbnz	r0, 801ac4e <_svfiprintf_r+0xea>
 801ac16:	06d0      	lsls	r0, r2, #27
 801ac18:	bf44      	itt	mi
 801ac1a:	2320      	movmi	r3, #32
 801ac1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ac20:	0711      	lsls	r1, r2, #28
 801ac22:	bf44      	itt	mi
 801ac24:	232b      	movmi	r3, #43	@ 0x2b
 801ac26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ac2a:	f89a 3000 	ldrb.w	r3, [sl]
 801ac2e:	2b2a      	cmp	r3, #42	@ 0x2a
 801ac30:	d015      	beq.n	801ac5e <_svfiprintf_r+0xfa>
 801ac32:	9a07      	ldr	r2, [sp, #28]
 801ac34:	4654      	mov	r4, sl
 801ac36:	2000      	movs	r0, #0
 801ac38:	f04f 0c0a 	mov.w	ip, #10
 801ac3c:	4621      	mov	r1, r4
 801ac3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ac42:	3b30      	subs	r3, #48	@ 0x30
 801ac44:	2b09      	cmp	r3, #9
 801ac46:	d94b      	bls.n	801ace0 <_svfiprintf_r+0x17c>
 801ac48:	b1b0      	cbz	r0, 801ac78 <_svfiprintf_r+0x114>
 801ac4a:	9207      	str	r2, [sp, #28]
 801ac4c:	e014      	b.n	801ac78 <_svfiprintf_r+0x114>
 801ac4e:	eba0 0308 	sub.w	r3, r0, r8
 801ac52:	fa09 f303 	lsl.w	r3, r9, r3
 801ac56:	4313      	orrs	r3, r2
 801ac58:	9304      	str	r3, [sp, #16]
 801ac5a:	46a2      	mov	sl, r4
 801ac5c:	e7d2      	b.n	801ac04 <_svfiprintf_r+0xa0>
 801ac5e:	9b03      	ldr	r3, [sp, #12]
 801ac60:	1d19      	adds	r1, r3, #4
 801ac62:	681b      	ldr	r3, [r3, #0]
 801ac64:	9103      	str	r1, [sp, #12]
 801ac66:	2b00      	cmp	r3, #0
 801ac68:	bfbb      	ittet	lt
 801ac6a:	425b      	neglt	r3, r3
 801ac6c:	f042 0202 	orrlt.w	r2, r2, #2
 801ac70:	9307      	strge	r3, [sp, #28]
 801ac72:	9307      	strlt	r3, [sp, #28]
 801ac74:	bfb8      	it	lt
 801ac76:	9204      	strlt	r2, [sp, #16]
 801ac78:	7823      	ldrb	r3, [r4, #0]
 801ac7a:	2b2e      	cmp	r3, #46	@ 0x2e
 801ac7c:	d10a      	bne.n	801ac94 <_svfiprintf_r+0x130>
 801ac7e:	7863      	ldrb	r3, [r4, #1]
 801ac80:	2b2a      	cmp	r3, #42	@ 0x2a
 801ac82:	d132      	bne.n	801acea <_svfiprintf_r+0x186>
 801ac84:	9b03      	ldr	r3, [sp, #12]
 801ac86:	1d1a      	adds	r2, r3, #4
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	9203      	str	r2, [sp, #12]
 801ac8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ac90:	3402      	adds	r4, #2
 801ac92:	9305      	str	r3, [sp, #20]
 801ac94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ad58 <_svfiprintf_r+0x1f4>
 801ac98:	7821      	ldrb	r1, [r4, #0]
 801ac9a:	2203      	movs	r2, #3
 801ac9c:	4650      	mov	r0, sl
 801ac9e:	f7e5 fabf 	bl	8000220 <memchr>
 801aca2:	b138      	cbz	r0, 801acb4 <_svfiprintf_r+0x150>
 801aca4:	9b04      	ldr	r3, [sp, #16]
 801aca6:	eba0 000a 	sub.w	r0, r0, sl
 801acaa:	2240      	movs	r2, #64	@ 0x40
 801acac:	4082      	lsls	r2, r0
 801acae:	4313      	orrs	r3, r2
 801acb0:	3401      	adds	r4, #1
 801acb2:	9304      	str	r3, [sp, #16]
 801acb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801acb8:	4824      	ldr	r0, [pc, #144]	@ (801ad4c <_svfiprintf_r+0x1e8>)
 801acba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801acbe:	2206      	movs	r2, #6
 801acc0:	f7e5 faae 	bl	8000220 <memchr>
 801acc4:	2800      	cmp	r0, #0
 801acc6:	d036      	beq.n	801ad36 <_svfiprintf_r+0x1d2>
 801acc8:	4b21      	ldr	r3, [pc, #132]	@ (801ad50 <_svfiprintf_r+0x1ec>)
 801acca:	bb1b      	cbnz	r3, 801ad14 <_svfiprintf_r+0x1b0>
 801accc:	9b03      	ldr	r3, [sp, #12]
 801acce:	3307      	adds	r3, #7
 801acd0:	f023 0307 	bic.w	r3, r3, #7
 801acd4:	3308      	adds	r3, #8
 801acd6:	9303      	str	r3, [sp, #12]
 801acd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801acda:	4433      	add	r3, r6
 801acdc:	9309      	str	r3, [sp, #36]	@ 0x24
 801acde:	e76a      	b.n	801abb6 <_svfiprintf_r+0x52>
 801ace0:	fb0c 3202 	mla	r2, ip, r2, r3
 801ace4:	460c      	mov	r4, r1
 801ace6:	2001      	movs	r0, #1
 801ace8:	e7a8      	b.n	801ac3c <_svfiprintf_r+0xd8>
 801acea:	2300      	movs	r3, #0
 801acec:	3401      	adds	r4, #1
 801acee:	9305      	str	r3, [sp, #20]
 801acf0:	4619      	mov	r1, r3
 801acf2:	f04f 0c0a 	mov.w	ip, #10
 801acf6:	4620      	mov	r0, r4
 801acf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801acfc:	3a30      	subs	r2, #48	@ 0x30
 801acfe:	2a09      	cmp	r2, #9
 801ad00:	d903      	bls.n	801ad0a <_svfiprintf_r+0x1a6>
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	d0c6      	beq.n	801ac94 <_svfiprintf_r+0x130>
 801ad06:	9105      	str	r1, [sp, #20]
 801ad08:	e7c4      	b.n	801ac94 <_svfiprintf_r+0x130>
 801ad0a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ad0e:	4604      	mov	r4, r0
 801ad10:	2301      	movs	r3, #1
 801ad12:	e7f0      	b.n	801acf6 <_svfiprintf_r+0x192>
 801ad14:	ab03      	add	r3, sp, #12
 801ad16:	9300      	str	r3, [sp, #0]
 801ad18:	462a      	mov	r2, r5
 801ad1a:	4b0e      	ldr	r3, [pc, #56]	@ (801ad54 <_svfiprintf_r+0x1f0>)
 801ad1c:	a904      	add	r1, sp, #16
 801ad1e:	4638      	mov	r0, r7
 801ad20:	f7fd fe18 	bl	8018954 <_printf_float>
 801ad24:	1c42      	adds	r2, r0, #1
 801ad26:	4606      	mov	r6, r0
 801ad28:	d1d6      	bne.n	801acd8 <_svfiprintf_r+0x174>
 801ad2a:	89ab      	ldrh	r3, [r5, #12]
 801ad2c:	065b      	lsls	r3, r3, #25
 801ad2e:	f53f af2d 	bmi.w	801ab8c <_svfiprintf_r+0x28>
 801ad32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ad34:	e72c      	b.n	801ab90 <_svfiprintf_r+0x2c>
 801ad36:	ab03      	add	r3, sp, #12
 801ad38:	9300      	str	r3, [sp, #0]
 801ad3a:	462a      	mov	r2, r5
 801ad3c:	4b05      	ldr	r3, [pc, #20]	@ (801ad54 <_svfiprintf_r+0x1f0>)
 801ad3e:	a904      	add	r1, sp, #16
 801ad40:	4638      	mov	r0, r7
 801ad42:	f7fe f89f 	bl	8018e84 <_printf_i>
 801ad46:	e7ed      	b.n	801ad24 <_svfiprintf_r+0x1c0>
 801ad48:	0801db6a 	.word	0x0801db6a
 801ad4c:	0801db74 	.word	0x0801db74
 801ad50:	08018955 	.word	0x08018955
 801ad54:	0801aaad 	.word	0x0801aaad
 801ad58:	0801db70 	.word	0x0801db70

0801ad5c <__sflush_r>:
 801ad5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ad60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad64:	0716      	lsls	r6, r2, #28
 801ad66:	4605      	mov	r5, r0
 801ad68:	460c      	mov	r4, r1
 801ad6a:	d454      	bmi.n	801ae16 <__sflush_r+0xba>
 801ad6c:	684b      	ldr	r3, [r1, #4]
 801ad6e:	2b00      	cmp	r3, #0
 801ad70:	dc02      	bgt.n	801ad78 <__sflush_r+0x1c>
 801ad72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ad74:	2b00      	cmp	r3, #0
 801ad76:	dd48      	ble.n	801ae0a <__sflush_r+0xae>
 801ad78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ad7a:	2e00      	cmp	r6, #0
 801ad7c:	d045      	beq.n	801ae0a <__sflush_r+0xae>
 801ad7e:	2300      	movs	r3, #0
 801ad80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ad84:	682f      	ldr	r7, [r5, #0]
 801ad86:	6a21      	ldr	r1, [r4, #32]
 801ad88:	602b      	str	r3, [r5, #0]
 801ad8a:	d030      	beq.n	801adee <__sflush_r+0x92>
 801ad8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ad8e:	89a3      	ldrh	r3, [r4, #12]
 801ad90:	0759      	lsls	r1, r3, #29
 801ad92:	d505      	bpl.n	801ada0 <__sflush_r+0x44>
 801ad94:	6863      	ldr	r3, [r4, #4]
 801ad96:	1ad2      	subs	r2, r2, r3
 801ad98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ad9a:	b10b      	cbz	r3, 801ada0 <__sflush_r+0x44>
 801ad9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ad9e:	1ad2      	subs	r2, r2, r3
 801ada0:	2300      	movs	r3, #0
 801ada2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ada4:	6a21      	ldr	r1, [r4, #32]
 801ada6:	4628      	mov	r0, r5
 801ada8:	47b0      	blx	r6
 801adaa:	1c43      	adds	r3, r0, #1
 801adac:	89a3      	ldrh	r3, [r4, #12]
 801adae:	d106      	bne.n	801adbe <__sflush_r+0x62>
 801adb0:	6829      	ldr	r1, [r5, #0]
 801adb2:	291d      	cmp	r1, #29
 801adb4:	d82b      	bhi.n	801ae0e <__sflush_r+0xb2>
 801adb6:	4a2a      	ldr	r2, [pc, #168]	@ (801ae60 <__sflush_r+0x104>)
 801adb8:	40ca      	lsrs	r2, r1
 801adba:	07d6      	lsls	r6, r2, #31
 801adbc:	d527      	bpl.n	801ae0e <__sflush_r+0xb2>
 801adbe:	2200      	movs	r2, #0
 801adc0:	6062      	str	r2, [r4, #4]
 801adc2:	04d9      	lsls	r1, r3, #19
 801adc4:	6922      	ldr	r2, [r4, #16]
 801adc6:	6022      	str	r2, [r4, #0]
 801adc8:	d504      	bpl.n	801add4 <__sflush_r+0x78>
 801adca:	1c42      	adds	r2, r0, #1
 801adcc:	d101      	bne.n	801add2 <__sflush_r+0x76>
 801adce:	682b      	ldr	r3, [r5, #0]
 801add0:	b903      	cbnz	r3, 801add4 <__sflush_r+0x78>
 801add2:	6560      	str	r0, [r4, #84]	@ 0x54
 801add4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801add6:	602f      	str	r7, [r5, #0]
 801add8:	b1b9      	cbz	r1, 801ae0a <__sflush_r+0xae>
 801adda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801adde:	4299      	cmp	r1, r3
 801ade0:	d002      	beq.n	801ade8 <__sflush_r+0x8c>
 801ade2:	4628      	mov	r0, r5
 801ade4:	f7ff f9e8 	bl	801a1b8 <_free_r>
 801ade8:	2300      	movs	r3, #0
 801adea:	6363      	str	r3, [r4, #52]	@ 0x34
 801adec:	e00d      	b.n	801ae0a <__sflush_r+0xae>
 801adee:	2301      	movs	r3, #1
 801adf0:	4628      	mov	r0, r5
 801adf2:	47b0      	blx	r6
 801adf4:	4602      	mov	r2, r0
 801adf6:	1c50      	adds	r0, r2, #1
 801adf8:	d1c9      	bne.n	801ad8e <__sflush_r+0x32>
 801adfa:	682b      	ldr	r3, [r5, #0]
 801adfc:	2b00      	cmp	r3, #0
 801adfe:	d0c6      	beq.n	801ad8e <__sflush_r+0x32>
 801ae00:	2b1d      	cmp	r3, #29
 801ae02:	d001      	beq.n	801ae08 <__sflush_r+0xac>
 801ae04:	2b16      	cmp	r3, #22
 801ae06:	d11e      	bne.n	801ae46 <__sflush_r+0xea>
 801ae08:	602f      	str	r7, [r5, #0]
 801ae0a:	2000      	movs	r0, #0
 801ae0c:	e022      	b.n	801ae54 <__sflush_r+0xf8>
 801ae0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae12:	b21b      	sxth	r3, r3
 801ae14:	e01b      	b.n	801ae4e <__sflush_r+0xf2>
 801ae16:	690f      	ldr	r7, [r1, #16]
 801ae18:	2f00      	cmp	r7, #0
 801ae1a:	d0f6      	beq.n	801ae0a <__sflush_r+0xae>
 801ae1c:	0793      	lsls	r3, r2, #30
 801ae1e:	680e      	ldr	r6, [r1, #0]
 801ae20:	bf08      	it	eq
 801ae22:	694b      	ldreq	r3, [r1, #20]
 801ae24:	600f      	str	r7, [r1, #0]
 801ae26:	bf18      	it	ne
 801ae28:	2300      	movne	r3, #0
 801ae2a:	eba6 0807 	sub.w	r8, r6, r7
 801ae2e:	608b      	str	r3, [r1, #8]
 801ae30:	f1b8 0f00 	cmp.w	r8, #0
 801ae34:	dde9      	ble.n	801ae0a <__sflush_r+0xae>
 801ae36:	6a21      	ldr	r1, [r4, #32]
 801ae38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ae3a:	4643      	mov	r3, r8
 801ae3c:	463a      	mov	r2, r7
 801ae3e:	4628      	mov	r0, r5
 801ae40:	47b0      	blx	r6
 801ae42:	2800      	cmp	r0, #0
 801ae44:	dc08      	bgt.n	801ae58 <__sflush_r+0xfc>
 801ae46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ae4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae4e:	81a3      	strh	r3, [r4, #12]
 801ae50:	f04f 30ff 	mov.w	r0, #4294967295
 801ae54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae58:	4407      	add	r7, r0
 801ae5a:	eba8 0800 	sub.w	r8, r8, r0
 801ae5e:	e7e7      	b.n	801ae30 <__sflush_r+0xd4>
 801ae60:	20400001 	.word	0x20400001

0801ae64 <_fflush_r>:
 801ae64:	b538      	push	{r3, r4, r5, lr}
 801ae66:	690b      	ldr	r3, [r1, #16]
 801ae68:	4605      	mov	r5, r0
 801ae6a:	460c      	mov	r4, r1
 801ae6c:	b913      	cbnz	r3, 801ae74 <_fflush_r+0x10>
 801ae6e:	2500      	movs	r5, #0
 801ae70:	4628      	mov	r0, r5
 801ae72:	bd38      	pop	{r3, r4, r5, pc}
 801ae74:	b118      	cbz	r0, 801ae7e <_fflush_r+0x1a>
 801ae76:	6a03      	ldr	r3, [r0, #32]
 801ae78:	b90b      	cbnz	r3, 801ae7e <_fflush_r+0x1a>
 801ae7a:	f7fe f9ad 	bl	80191d8 <__sinit>
 801ae7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d0f3      	beq.n	801ae6e <_fflush_r+0xa>
 801ae86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801ae88:	07d0      	lsls	r0, r2, #31
 801ae8a:	d404      	bmi.n	801ae96 <_fflush_r+0x32>
 801ae8c:	0599      	lsls	r1, r3, #22
 801ae8e:	d402      	bmi.n	801ae96 <_fflush_r+0x32>
 801ae90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ae92:	f7fe fb0a 	bl	80194aa <__retarget_lock_acquire_recursive>
 801ae96:	4628      	mov	r0, r5
 801ae98:	4621      	mov	r1, r4
 801ae9a:	f7ff ff5f 	bl	801ad5c <__sflush_r>
 801ae9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801aea0:	07da      	lsls	r2, r3, #31
 801aea2:	4605      	mov	r5, r0
 801aea4:	d4e4      	bmi.n	801ae70 <_fflush_r+0xc>
 801aea6:	89a3      	ldrh	r3, [r4, #12]
 801aea8:	059b      	lsls	r3, r3, #22
 801aeaa:	d4e1      	bmi.n	801ae70 <_fflush_r+0xc>
 801aeac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aeae:	f7fe fafd 	bl	80194ac <__retarget_lock_release_recursive>
 801aeb2:	e7dd      	b.n	801ae70 <_fflush_r+0xc>

0801aeb4 <fiprintf>:
 801aeb4:	b40e      	push	{r1, r2, r3}
 801aeb6:	b503      	push	{r0, r1, lr}
 801aeb8:	4601      	mov	r1, r0
 801aeba:	ab03      	add	r3, sp, #12
 801aebc:	4805      	ldr	r0, [pc, #20]	@ (801aed4 <fiprintf+0x20>)
 801aebe:	f853 2b04 	ldr.w	r2, [r3], #4
 801aec2:	6800      	ldr	r0, [r0, #0]
 801aec4:	9301      	str	r3, [sp, #4]
 801aec6:	f000 f8a9 	bl	801b01c <_vfiprintf_r>
 801aeca:	b002      	add	sp, #8
 801aecc:	f85d eb04 	ldr.w	lr, [sp], #4
 801aed0:	b003      	add	sp, #12
 801aed2:	4770      	bx	lr
 801aed4:	200001ac 	.word	0x200001ac

0801aed8 <_sbrk_r>:
 801aed8:	b538      	push	{r3, r4, r5, lr}
 801aeda:	4d06      	ldr	r5, [pc, #24]	@ (801aef4 <_sbrk_r+0x1c>)
 801aedc:	2300      	movs	r3, #0
 801aede:	4604      	mov	r4, r0
 801aee0:	4608      	mov	r0, r1
 801aee2:	602b      	str	r3, [r5, #0]
 801aee4:	f7ea fbdc 	bl	80056a0 <_sbrk>
 801aee8:	1c43      	adds	r3, r0, #1
 801aeea:	d102      	bne.n	801aef2 <_sbrk_r+0x1a>
 801aeec:	682b      	ldr	r3, [r5, #0]
 801aeee:	b103      	cbz	r3, 801aef2 <_sbrk_r+0x1a>
 801aef0:	6023      	str	r3, [r4, #0]
 801aef2:	bd38      	pop	{r3, r4, r5, pc}
 801aef4:	20003ed8 	.word	0x20003ed8

0801aef8 <abort>:
 801aef8:	b508      	push	{r3, lr}
 801aefa:	2006      	movs	r0, #6
 801aefc:	f000 fa62 	bl	801b3c4 <raise>
 801af00:	2001      	movs	r0, #1
 801af02:	f7ea fb55 	bl	80055b0 <_exit>

0801af06 <_calloc_r>:
 801af06:	b570      	push	{r4, r5, r6, lr}
 801af08:	fba1 5402 	umull	r5, r4, r1, r2
 801af0c:	b934      	cbnz	r4, 801af1c <_calloc_r+0x16>
 801af0e:	4629      	mov	r1, r5
 801af10:	f7ff f9c6 	bl	801a2a0 <_malloc_r>
 801af14:	4606      	mov	r6, r0
 801af16:	b928      	cbnz	r0, 801af24 <_calloc_r+0x1e>
 801af18:	4630      	mov	r0, r6
 801af1a:	bd70      	pop	{r4, r5, r6, pc}
 801af1c:	220c      	movs	r2, #12
 801af1e:	6002      	str	r2, [r0, #0]
 801af20:	2600      	movs	r6, #0
 801af22:	e7f9      	b.n	801af18 <_calloc_r+0x12>
 801af24:	462a      	mov	r2, r5
 801af26:	4621      	mov	r1, r4
 801af28:	f7fe fa41 	bl	80193ae <memset>
 801af2c:	e7f4      	b.n	801af18 <_calloc_r+0x12>

0801af2e <__ascii_mbtowc>:
 801af2e:	b082      	sub	sp, #8
 801af30:	b901      	cbnz	r1, 801af34 <__ascii_mbtowc+0x6>
 801af32:	a901      	add	r1, sp, #4
 801af34:	b142      	cbz	r2, 801af48 <__ascii_mbtowc+0x1a>
 801af36:	b14b      	cbz	r3, 801af4c <__ascii_mbtowc+0x1e>
 801af38:	7813      	ldrb	r3, [r2, #0]
 801af3a:	600b      	str	r3, [r1, #0]
 801af3c:	7812      	ldrb	r2, [r2, #0]
 801af3e:	1e10      	subs	r0, r2, #0
 801af40:	bf18      	it	ne
 801af42:	2001      	movne	r0, #1
 801af44:	b002      	add	sp, #8
 801af46:	4770      	bx	lr
 801af48:	4610      	mov	r0, r2
 801af4a:	e7fb      	b.n	801af44 <__ascii_mbtowc+0x16>
 801af4c:	f06f 0001 	mvn.w	r0, #1
 801af50:	e7f8      	b.n	801af44 <__ascii_mbtowc+0x16>

0801af52 <_realloc_r>:
 801af52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af56:	4607      	mov	r7, r0
 801af58:	4614      	mov	r4, r2
 801af5a:	460d      	mov	r5, r1
 801af5c:	b921      	cbnz	r1, 801af68 <_realloc_r+0x16>
 801af5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af62:	4611      	mov	r1, r2
 801af64:	f7ff b99c 	b.w	801a2a0 <_malloc_r>
 801af68:	b92a      	cbnz	r2, 801af76 <_realloc_r+0x24>
 801af6a:	f7ff f925 	bl	801a1b8 <_free_r>
 801af6e:	4625      	mov	r5, r4
 801af70:	4628      	mov	r0, r5
 801af72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801af76:	f000 fa41 	bl	801b3fc <_malloc_usable_size_r>
 801af7a:	4284      	cmp	r4, r0
 801af7c:	4606      	mov	r6, r0
 801af7e:	d802      	bhi.n	801af86 <_realloc_r+0x34>
 801af80:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801af84:	d8f4      	bhi.n	801af70 <_realloc_r+0x1e>
 801af86:	4621      	mov	r1, r4
 801af88:	4638      	mov	r0, r7
 801af8a:	f7ff f989 	bl	801a2a0 <_malloc_r>
 801af8e:	4680      	mov	r8, r0
 801af90:	b908      	cbnz	r0, 801af96 <_realloc_r+0x44>
 801af92:	4645      	mov	r5, r8
 801af94:	e7ec      	b.n	801af70 <_realloc_r+0x1e>
 801af96:	42b4      	cmp	r4, r6
 801af98:	4622      	mov	r2, r4
 801af9a:	4629      	mov	r1, r5
 801af9c:	bf28      	it	cs
 801af9e:	4632      	movcs	r2, r6
 801afa0:	f7fe fa85 	bl	80194ae <memcpy>
 801afa4:	4629      	mov	r1, r5
 801afa6:	4638      	mov	r0, r7
 801afa8:	f7ff f906 	bl	801a1b8 <_free_r>
 801afac:	e7f1      	b.n	801af92 <_realloc_r+0x40>

0801afae <__ascii_wctomb>:
 801afae:	4603      	mov	r3, r0
 801afb0:	4608      	mov	r0, r1
 801afb2:	b141      	cbz	r1, 801afc6 <__ascii_wctomb+0x18>
 801afb4:	2aff      	cmp	r2, #255	@ 0xff
 801afb6:	d904      	bls.n	801afc2 <__ascii_wctomb+0x14>
 801afb8:	228a      	movs	r2, #138	@ 0x8a
 801afba:	601a      	str	r2, [r3, #0]
 801afbc:	f04f 30ff 	mov.w	r0, #4294967295
 801afc0:	4770      	bx	lr
 801afc2:	700a      	strb	r2, [r1, #0]
 801afc4:	2001      	movs	r0, #1
 801afc6:	4770      	bx	lr

0801afc8 <__sfputc_r>:
 801afc8:	6893      	ldr	r3, [r2, #8]
 801afca:	3b01      	subs	r3, #1
 801afcc:	2b00      	cmp	r3, #0
 801afce:	b410      	push	{r4}
 801afd0:	6093      	str	r3, [r2, #8]
 801afd2:	da08      	bge.n	801afe6 <__sfputc_r+0x1e>
 801afd4:	6994      	ldr	r4, [r2, #24]
 801afd6:	42a3      	cmp	r3, r4
 801afd8:	db01      	blt.n	801afde <__sfputc_r+0x16>
 801afda:	290a      	cmp	r1, #10
 801afdc:	d103      	bne.n	801afe6 <__sfputc_r+0x1e>
 801afde:	f85d 4b04 	ldr.w	r4, [sp], #4
 801afe2:	f000 b933 	b.w	801b24c <__swbuf_r>
 801afe6:	6813      	ldr	r3, [r2, #0]
 801afe8:	1c58      	adds	r0, r3, #1
 801afea:	6010      	str	r0, [r2, #0]
 801afec:	7019      	strb	r1, [r3, #0]
 801afee:	4608      	mov	r0, r1
 801aff0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aff4:	4770      	bx	lr

0801aff6 <__sfputs_r>:
 801aff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aff8:	4606      	mov	r6, r0
 801affa:	460f      	mov	r7, r1
 801affc:	4614      	mov	r4, r2
 801affe:	18d5      	adds	r5, r2, r3
 801b000:	42ac      	cmp	r4, r5
 801b002:	d101      	bne.n	801b008 <__sfputs_r+0x12>
 801b004:	2000      	movs	r0, #0
 801b006:	e007      	b.n	801b018 <__sfputs_r+0x22>
 801b008:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b00c:	463a      	mov	r2, r7
 801b00e:	4630      	mov	r0, r6
 801b010:	f7ff ffda 	bl	801afc8 <__sfputc_r>
 801b014:	1c43      	adds	r3, r0, #1
 801b016:	d1f3      	bne.n	801b000 <__sfputs_r+0xa>
 801b018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b01c <_vfiprintf_r>:
 801b01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b020:	460d      	mov	r5, r1
 801b022:	b09d      	sub	sp, #116	@ 0x74
 801b024:	4614      	mov	r4, r2
 801b026:	4698      	mov	r8, r3
 801b028:	4606      	mov	r6, r0
 801b02a:	b118      	cbz	r0, 801b034 <_vfiprintf_r+0x18>
 801b02c:	6a03      	ldr	r3, [r0, #32]
 801b02e:	b90b      	cbnz	r3, 801b034 <_vfiprintf_r+0x18>
 801b030:	f7fe f8d2 	bl	80191d8 <__sinit>
 801b034:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b036:	07d9      	lsls	r1, r3, #31
 801b038:	d405      	bmi.n	801b046 <_vfiprintf_r+0x2a>
 801b03a:	89ab      	ldrh	r3, [r5, #12]
 801b03c:	059a      	lsls	r2, r3, #22
 801b03e:	d402      	bmi.n	801b046 <_vfiprintf_r+0x2a>
 801b040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b042:	f7fe fa32 	bl	80194aa <__retarget_lock_acquire_recursive>
 801b046:	89ab      	ldrh	r3, [r5, #12]
 801b048:	071b      	lsls	r3, r3, #28
 801b04a:	d501      	bpl.n	801b050 <_vfiprintf_r+0x34>
 801b04c:	692b      	ldr	r3, [r5, #16]
 801b04e:	b99b      	cbnz	r3, 801b078 <_vfiprintf_r+0x5c>
 801b050:	4629      	mov	r1, r5
 801b052:	4630      	mov	r0, r6
 801b054:	f000 f938 	bl	801b2c8 <__swsetup_r>
 801b058:	b170      	cbz	r0, 801b078 <_vfiprintf_r+0x5c>
 801b05a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b05c:	07dc      	lsls	r4, r3, #31
 801b05e:	d504      	bpl.n	801b06a <_vfiprintf_r+0x4e>
 801b060:	f04f 30ff 	mov.w	r0, #4294967295
 801b064:	b01d      	add	sp, #116	@ 0x74
 801b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b06a:	89ab      	ldrh	r3, [r5, #12]
 801b06c:	0598      	lsls	r0, r3, #22
 801b06e:	d4f7      	bmi.n	801b060 <_vfiprintf_r+0x44>
 801b070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b072:	f7fe fa1b 	bl	80194ac <__retarget_lock_release_recursive>
 801b076:	e7f3      	b.n	801b060 <_vfiprintf_r+0x44>
 801b078:	2300      	movs	r3, #0
 801b07a:	9309      	str	r3, [sp, #36]	@ 0x24
 801b07c:	2320      	movs	r3, #32
 801b07e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b082:	f8cd 800c 	str.w	r8, [sp, #12]
 801b086:	2330      	movs	r3, #48	@ 0x30
 801b088:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b238 <_vfiprintf_r+0x21c>
 801b08c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b090:	f04f 0901 	mov.w	r9, #1
 801b094:	4623      	mov	r3, r4
 801b096:	469a      	mov	sl, r3
 801b098:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b09c:	b10a      	cbz	r2, 801b0a2 <_vfiprintf_r+0x86>
 801b09e:	2a25      	cmp	r2, #37	@ 0x25
 801b0a0:	d1f9      	bne.n	801b096 <_vfiprintf_r+0x7a>
 801b0a2:	ebba 0b04 	subs.w	fp, sl, r4
 801b0a6:	d00b      	beq.n	801b0c0 <_vfiprintf_r+0xa4>
 801b0a8:	465b      	mov	r3, fp
 801b0aa:	4622      	mov	r2, r4
 801b0ac:	4629      	mov	r1, r5
 801b0ae:	4630      	mov	r0, r6
 801b0b0:	f7ff ffa1 	bl	801aff6 <__sfputs_r>
 801b0b4:	3001      	adds	r0, #1
 801b0b6:	f000 80a7 	beq.w	801b208 <_vfiprintf_r+0x1ec>
 801b0ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b0bc:	445a      	add	r2, fp
 801b0be:	9209      	str	r2, [sp, #36]	@ 0x24
 801b0c0:	f89a 3000 	ldrb.w	r3, [sl]
 801b0c4:	2b00      	cmp	r3, #0
 801b0c6:	f000 809f 	beq.w	801b208 <_vfiprintf_r+0x1ec>
 801b0ca:	2300      	movs	r3, #0
 801b0cc:	f04f 32ff 	mov.w	r2, #4294967295
 801b0d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b0d4:	f10a 0a01 	add.w	sl, sl, #1
 801b0d8:	9304      	str	r3, [sp, #16]
 801b0da:	9307      	str	r3, [sp, #28]
 801b0dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b0e0:	931a      	str	r3, [sp, #104]	@ 0x68
 801b0e2:	4654      	mov	r4, sl
 801b0e4:	2205      	movs	r2, #5
 801b0e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b0ea:	4853      	ldr	r0, [pc, #332]	@ (801b238 <_vfiprintf_r+0x21c>)
 801b0ec:	f7e5 f898 	bl	8000220 <memchr>
 801b0f0:	9a04      	ldr	r2, [sp, #16]
 801b0f2:	b9d8      	cbnz	r0, 801b12c <_vfiprintf_r+0x110>
 801b0f4:	06d1      	lsls	r1, r2, #27
 801b0f6:	bf44      	itt	mi
 801b0f8:	2320      	movmi	r3, #32
 801b0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b0fe:	0713      	lsls	r3, r2, #28
 801b100:	bf44      	itt	mi
 801b102:	232b      	movmi	r3, #43	@ 0x2b
 801b104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b108:	f89a 3000 	ldrb.w	r3, [sl]
 801b10c:	2b2a      	cmp	r3, #42	@ 0x2a
 801b10e:	d015      	beq.n	801b13c <_vfiprintf_r+0x120>
 801b110:	9a07      	ldr	r2, [sp, #28]
 801b112:	4654      	mov	r4, sl
 801b114:	2000      	movs	r0, #0
 801b116:	f04f 0c0a 	mov.w	ip, #10
 801b11a:	4621      	mov	r1, r4
 801b11c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b120:	3b30      	subs	r3, #48	@ 0x30
 801b122:	2b09      	cmp	r3, #9
 801b124:	d94b      	bls.n	801b1be <_vfiprintf_r+0x1a2>
 801b126:	b1b0      	cbz	r0, 801b156 <_vfiprintf_r+0x13a>
 801b128:	9207      	str	r2, [sp, #28]
 801b12a:	e014      	b.n	801b156 <_vfiprintf_r+0x13a>
 801b12c:	eba0 0308 	sub.w	r3, r0, r8
 801b130:	fa09 f303 	lsl.w	r3, r9, r3
 801b134:	4313      	orrs	r3, r2
 801b136:	9304      	str	r3, [sp, #16]
 801b138:	46a2      	mov	sl, r4
 801b13a:	e7d2      	b.n	801b0e2 <_vfiprintf_r+0xc6>
 801b13c:	9b03      	ldr	r3, [sp, #12]
 801b13e:	1d19      	adds	r1, r3, #4
 801b140:	681b      	ldr	r3, [r3, #0]
 801b142:	9103      	str	r1, [sp, #12]
 801b144:	2b00      	cmp	r3, #0
 801b146:	bfbb      	ittet	lt
 801b148:	425b      	neglt	r3, r3
 801b14a:	f042 0202 	orrlt.w	r2, r2, #2
 801b14e:	9307      	strge	r3, [sp, #28]
 801b150:	9307      	strlt	r3, [sp, #28]
 801b152:	bfb8      	it	lt
 801b154:	9204      	strlt	r2, [sp, #16]
 801b156:	7823      	ldrb	r3, [r4, #0]
 801b158:	2b2e      	cmp	r3, #46	@ 0x2e
 801b15a:	d10a      	bne.n	801b172 <_vfiprintf_r+0x156>
 801b15c:	7863      	ldrb	r3, [r4, #1]
 801b15e:	2b2a      	cmp	r3, #42	@ 0x2a
 801b160:	d132      	bne.n	801b1c8 <_vfiprintf_r+0x1ac>
 801b162:	9b03      	ldr	r3, [sp, #12]
 801b164:	1d1a      	adds	r2, r3, #4
 801b166:	681b      	ldr	r3, [r3, #0]
 801b168:	9203      	str	r2, [sp, #12]
 801b16a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b16e:	3402      	adds	r4, #2
 801b170:	9305      	str	r3, [sp, #20]
 801b172:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b248 <_vfiprintf_r+0x22c>
 801b176:	7821      	ldrb	r1, [r4, #0]
 801b178:	2203      	movs	r2, #3
 801b17a:	4650      	mov	r0, sl
 801b17c:	f7e5 f850 	bl	8000220 <memchr>
 801b180:	b138      	cbz	r0, 801b192 <_vfiprintf_r+0x176>
 801b182:	9b04      	ldr	r3, [sp, #16]
 801b184:	eba0 000a 	sub.w	r0, r0, sl
 801b188:	2240      	movs	r2, #64	@ 0x40
 801b18a:	4082      	lsls	r2, r0
 801b18c:	4313      	orrs	r3, r2
 801b18e:	3401      	adds	r4, #1
 801b190:	9304      	str	r3, [sp, #16]
 801b192:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b196:	4829      	ldr	r0, [pc, #164]	@ (801b23c <_vfiprintf_r+0x220>)
 801b198:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b19c:	2206      	movs	r2, #6
 801b19e:	f7e5 f83f 	bl	8000220 <memchr>
 801b1a2:	2800      	cmp	r0, #0
 801b1a4:	d03f      	beq.n	801b226 <_vfiprintf_r+0x20a>
 801b1a6:	4b26      	ldr	r3, [pc, #152]	@ (801b240 <_vfiprintf_r+0x224>)
 801b1a8:	bb1b      	cbnz	r3, 801b1f2 <_vfiprintf_r+0x1d6>
 801b1aa:	9b03      	ldr	r3, [sp, #12]
 801b1ac:	3307      	adds	r3, #7
 801b1ae:	f023 0307 	bic.w	r3, r3, #7
 801b1b2:	3308      	adds	r3, #8
 801b1b4:	9303      	str	r3, [sp, #12]
 801b1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b1b8:	443b      	add	r3, r7
 801b1ba:	9309      	str	r3, [sp, #36]	@ 0x24
 801b1bc:	e76a      	b.n	801b094 <_vfiprintf_r+0x78>
 801b1be:	fb0c 3202 	mla	r2, ip, r2, r3
 801b1c2:	460c      	mov	r4, r1
 801b1c4:	2001      	movs	r0, #1
 801b1c6:	e7a8      	b.n	801b11a <_vfiprintf_r+0xfe>
 801b1c8:	2300      	movs	r3, #0
 801b1ca:	3401      	adds	r4, #1
 801b1cc:	9305      	str	r3, [sp, #20]
 801b1ce:	4619      	mov	r1, r3
 801b1d0:	f04f 0c0a 	mov.w	ip, #10
 801b1d4:	4620      	mov	r0, r4
 801b1d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b1da:	3a30      	subs	r2, #48	@ 0x30
 801b1dc:	2a09      	cmp	r2, #9
 801b1de:	d903      	bls.n	801b1e8 <_vfiprintf_r+0x1cc>
 801b1e0:	2b00      	cmp	r3, #0
 801b1e2:	d0c6      	beq.n	801b172 <_vfiprintf_r+0x156>
 801b1e4:	9105      	str	r1, [sp, #20]
 801b1e6:	e7c4      	b.n	801b172 <_vfiprintf_r+0x156>
 801b1e8:	fb0c 2101 	mla	r1, ip, r1, r2
 801b1ec:	4604      	mov	r4, r0
 801b1ee:	2301      	movs	r3, #1
 801b1f0:	e7f0      	b.n	801b1d4 <_vfiprintf_r+0x1b8>
 801b1f2:	ab03      	add	r3, sp, #12
 801b1f4:	9300      	str	r3, [sp, #0]
 801b1f6:	462a      	mov	r2, r5
 801b1f8:	4b12      	ldr	r3, [pc, #72]	@ (801b244 <_vfiprintf_r+0x228>)
 801b1fa:	a904      	add	r1, sp, #16
 801b1fc:	4630      	mov	r0, r6
 801b1fe:	f7fd fba9 	bl	8018954 <_printf_float>
 801b202:	4607      	mov	r7, r0
 801b204:	1c78      	adds	r0, r7, #1
 801b206:	d1d6      	bne.n	801b1b6 <_vfiprintf_r+0x19a>
 801b208:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b20a:	07d9      	lsls	r1, r3, #31
 801b20c:	d405      	bmi.n	801b21a <_vfiprintf_r+0x1fe>
 801b20e:	89ab      	ldrh	r3, [r5, #12]
 801b210:	059a      	lsls	r2, r3, #22
 801b212:	d402      	bmi.n	801b21a <_vfiprintf_r+0x1fe>
 801b214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b216:	f7fe f949 	bl	80194ac <__retarget_lock_release_recursive>
 801b21a:	89ab      	ldrh	r3, [r5, #12]
 801b21c:	065b      	lsls	r3, r3, #25
 801b21e:	f53f af1f 	bmi.w	801b060 <_vfiprintf_r+0x44>
 801b222:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b224:	e71e      	b.n	801b064 <_vfiprintf_r+0x48>
 801b226:	ab03      	add	r3, sp, #12
 801b228:	9300      	str	r3, [sp, #0]
 801b22a:	462a      	mov	r2, r5
 801b22c:	4b05      	ldr	r3, [pc, #20]	@ (801b244 <_vfiprintf_r+0x228>)
 801b22e:	a904      	add	r1, sp, #16
 801b230:	4630      	mov	r0, r6
 801b232:	f7fd fe27 	bl	8018e84 <_printf_i>
 801b236:	e7e4      	b.n	801b202 <_vfiprintf_r+0x1e6>
 801b238:	0801db6a 	.word	0x0801db6a
 801b23c:	0801db74 	.word	0x0801db74
 801b240:	08018955 	.word	0x08018955
 801b244:	0801aff7 	.word	0x0801aff7
 801b248:	0801db70 	.word	0x0801db70

0801b24c <__swbuf_r>:
 801b24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b24e:	460e      	mov	r6, r1
 801b250:	4614      	mov	r4, r2
 801b252:	4605      	mov	r5, r0
 801b254:	b118      	cbz	r0, 801b25e <__swbuf_r+0x12>
 801b256:	6a03      	ldr	r3, [r0, #32]
 801b258:	b90b      	cbnz	r3, 801b25e <__swbuf_r+0x12>
 801b25a:	f7fd ffbd 	bl	80191d8 <__sinit>
 801b25e:	69a3      	ldr	r3, [r4, #24]
 801b260:	60a3      	str	r3, [r4, #8]
 801b262:	89a3      	ldrh	r3, [r4, #12]
 801b264:	071a      	lsls	r2, r3, #28
 801b266:	d501      	bpl.n	801b26c <__swbuf_r+0x20>
 801b268:	6923      	ldr	r3, [r4, #16]
 801b26a:	b943      	cbnz	r3, 801b27e <__swbuf_r+0x32>
 801b26c:	4621      	mov	r1, r4
 801b26e:	4628      	mov	r0, r5
 801b270:	f000 f82a 	bl	801b2c8 <__swsetup_r>
 801b274:	b118      	cbz	r0, 801b27e <__swbuf_r+0x32>
 801b276:	f04f 37ff 	mov.w	r7, #4294967295
 801b27a:	4638      	mov	r0, r7
 801b27c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b27e:	6823      	ldr	r3, [r4, #0]
 801b280:	6922      	ldr	r2, [r4, #16]
 801b282:	1a98      	subs	r0, r3, r2
 801b284:	6963      	ldr	r3, [r4, #20]
 801b286:	b2f6      	uxtb	r6, r6
 801b288:	4283      	cmp	r3, r0
 801b28a:	4637      	mov	r7, r6
 801b28c:	dc05      	bgt.n	801b29a <__swbuf_r+0x4e>
 801b28e:	4621      	mov	r1, r4
 801b290:	4628      	mov	r0, r5
 801b292:	f7ff fde7 	bl	801ae64 <_fflush_r>
 801b296:	2800      	cmp	r0, #0
 801b298:	d1ed      	bne.n	801b276 <__swbuf_r+0x2a>
 801b29a:	68a3      	ldr	r3, [r4, #8]
 801b29c:	3b01      	subs	r3, #1
 801b29e:	60a3      	str	r3, [r4, #8]
 801b2a0:	6823      	ldr	r3, [r4, #0]
 801b2a2:	1c5a      	adds	r2, r3, #1
 801b2a4:	6022      	str	r2, [r4, #0]
 801b2a6:	701e      	strb	r6, [r3, #0]
 801b2a8:	6962      	ldr	r2, [r4, #20]
 801b2aa:	1c43      	adds	r3, r0, #1
 801b2ac:	429a      	cmp	r2, r3
 801b2ae:	d004      	beq.n	801b2ba <__swbuf_r+0x6e>
 801b2b0:	89a3      	ldrh	r3, [r4, #12]
 801b2b2:	07db      	lsls	r3, r3, #31
 801b2b4:	d5e1      	bpl.n	801b27a <__swbuf_r+0x2e>
 801b2b6:	2e0a      	cmp	r6, #10
 801b2b8:	d1df      	bne.n	801b27a <__swbuf_r+0x2e>
 801b2ba:	4621      	mov	r1, r4
 801b2bc:	4628      	mov	r0, r5
 801b2be:	f7ff fdd1 	bl	801ae64 <_fflush_r>
 801b2c2:	2800      	cmp	r0, #0
 801b2c4:	d0d9      	beq.n	801b27a <__swbuf_r+0x2e>
 801b2c6:	e7d6      	b.n	801b276 <__swbuf_r+0x2a>

0801b2c8 <__swsetup_r>:
 801b2c8:	b538      	push	{r3, r4, r5, lr}
 801b2ca:	4b29      	ldr	r3, [pc, #164]	@ (801b370 <__swsetup_r+0xa8>)
 801b2cc:	4605      	mov	r5, r0
 801b2ce:	6818      	ldr	r0, [r3, #0]
 801b2d0:	460c      	mov	r4, r1
 801b2d2:	b118      	cbz	r0, 801b2dc <__swsetup_r+0x14>
 801b2d4:	6a03      	ldr	r3, [r0, #32]
 801b2d6:	b90b      	cbnz	r3, 801b2dc <__swsetup_r+0x14>
 801b2d8:	f7fd ff7e 	bl	80191d8 <__sinit>
 801b2dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2e0:	0719      	lsls	r1, r3, #28
 801b2e2:	d422      	bmi.n	801b32a <__swsetup_r+0x62>
 801b2e4:	06da      	lsls	r2, r3, #27
 801b2e6:	d407      	bmi.n	801b2f8 <__swsetup_r+0x30>
 801b2e8:	2209      	movs	r2, #9
 801b2ea:	602a      	str	r2, [r5, #0]
 801b2ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b2f0:	81a3      	strh	r3, [r4, #12]
 801b2f2:	f04f 30ff 	mov.w	r0, #4294967295
 801b2f6:	e033      	b.n	801b360 <__swsetup_r+0x98>
 801b2f8:	0758      	lsls	r0, r3, #29
 801b2fa:	d512      	bpl.n	801b322 <__swsetup_r+0x5a>
 801b2fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b2fe:	b141      	cbz	r1, 801b312 <__swsetup_r+0x4a>
 801b300:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b304:	4299      	cmp	r1, r3
 801b306:	d002      	beq.n	801b30e <__swsetup_r+0x46>
 801b308:	4628      	mov	r0, r5
 801b30a:	f7fe ff55 	bl	801a1b8 <_free_r>
 801b30e:	2300      	movs	r3, #0
 801b310:	6363      	str	r3, [r4, #52]	@ 0x34
 801b312:	89a3      	ldrh	r3, [r4, #12]
 801b314:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b318:	81a3      	strh	r3, [r4, #12]
 801b31a:	2300      	movs	r3, #0
 801b31c:	6063      	str	r3, [r4, #4]
 801b31e:	6923      	ldr	r3, [r4, #16]
 801b320:	6023      	str	r3, [r4, #0]
 801b322:	89a3      	ldrh	r3, [r4, #12]
 801b324:	f043 0308 	orr.w	r3, r3, #8
 801b328:	81a3      	strh	r3, [r4, #12]
 801b32a:	6923      	ldr	r3, [r4, #16]
 801b32c:	b94b      	cbnz	r3, 801b342 <__swsetup_r+0x7a>
 801b32e:	89a3      	ldrh	r3, [r4, #12]
 801b330:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b338:	d003      	beq.n	801b342 <__swsetup_r+0x7a>
 801b33a:	4621      	mov	r1, r4
 801b33c:	4628      	mov	r0, r5
 801b33e:	f000 f88b 	bl	801b458 <__smakebuf_r>
 801b342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b346:	f013 0201 	ands.w	r2, r3, #1
 801b34a:	d00a      	beq.n	801b362 <__swsetup_r+0x9a>
 801b34c:	2200      	movs	r2, #0
 801b34e:	60a2      	str	r2, [r4, #8]
 801b350:	6962      	ldr	r2, [r4, #20]
 801b352:	4252      	negs	r2, r2
 801b354:	61a2      	str	r2, [r4, #24]
 801b356:	6922      	ldr	r2, [r4, #16]
 801b358:	b942      	cbnz	r2, 801b36c <__swsetup_r+0xa4>
 801b35a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b35e:	d1c5      	bne.n	801b2ec <__swsetup_r+0x24>
 801b360:	bd38      	pop	{r3, r4, r5, pc}
 801b362:	0799      	lsls	r1, r3, #30
 801b364:	bf58      	it	pl
 801b366:	6962      	ldrpl	r2, [r4, #20]
 801b368:	60a2      	str	r2, [r4, #8]
 801b36a:	e7f4      	b.n	801b356 <__swsetup_r+0x8e>
 801b36c:	2000      	movs	r0, #0
 801b36e:	e7f7      	b.n	801b360 <__swsetup_r+0x98>
 801b370:	200001ac 	.word	0x200001ac

0801b374 <_raise_r>:
 801b374:	291f      	cmp	r1, #31
 801b376:	b538      	push	{r3, r4, r5, lr}
 801b378:	4605      	mov	r5, r0
 801b37a:	460c      	mov	r4, r1
 801b37c:	d904      	bls.n	801b388 <_raise_r+0x14>
 801b37e:	2316      	movs	r3, #22
 801b380:	6003      	str	r3, [r0, #0]
 801b382:	f04f 30ff 	mov.w	r0, #4294967295
 801b386:	bd38      	pop	{r3, r4, r5, pc}
 801b388:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b38a:	b112      	cbz	r2, 801b392 <_raise_r+0x1e>
 801b38c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b390:	b94b      	cbnz	r3, 801b3a6 <_raise_r+0x32>
 801b392:	4628      	mov	r0, r5
 801b394:	f000 f830 	bl	801b3f8 <_getpid_r>
 801b398:	4622      	mov	r2, r4
 801b39a:	4601      	mov	r1, r0
 801b39c:	4628      	mov	r0, r5
 801b39e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b3a2:	f000 b817 	b.w	801b3d4 <_kill_r>
 801b3a6:	2b01      	cmp	r3, #1
 801b3a8:	d00a      	beq.n	801b3c0 <_raise_r+0x4c>
 801b3aa:	1c59      	adds	r1, r3, #1
 801b3ac:	d103      	bne.n	801b3b6 <_raise_r+0x42>
 801b3ae:	2316      	movs	r3, #22
 801b3b0:	6003      	str	r3, [r0, #0]
 801b3b2:	2001      	movs	r0, #1
 801b3b4:	e7e7      	b.n	801b386 <_raise_r+0x12>
 801b3b6:	2100      	movs	r1, #0
 801b3b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b3bc:	4620      	mov	r0, r4
 801b3be:	4798      	blx	r3
 801b3c0:	2000      	movs	r0, #0
 801b3c2:	e7e0      	b.n	801b386 <_raise_r+0x12>

0801b3c4 <raise>:
 801b3c4:	4b02      	ldr	r3, [pc, #8]	@ (801b3d0 <raise+0xc>)
 801b3c6:	4601      	mov	r1, r0
 801b3c8:	6818      	ldr	r0, [r3, #0]
 801b3ca:	f7ff bfd3 	b.w	801b374 <_raise_r>
 801b3ce:	bf00      	nop
 801b3d0:	200001ac 	.word	0x200001ac

0801b3d4 <_kill_r>:
 801b3d4:	b538      	push	{r3, r4, r5, lr}
 801b3d6:	4d07      	ldr	r5, [pc, #28]	@ (801b3f4 <_kill_r+0x20>)
 801b3d8:	2300      	movs	r3, #0
 801b3da:	4604      	mov	r4, r0
 801b3dc:	4608      	mov	r0, r1
 801b3de:	4611      	mov	r1, r2
 801b3e0:	602b      	str	r3, [r5, #0]
 801b3e2:	f7ea f8d5 	bl	8005590 <_kill>
 801b3e6:	1c43      	adds	r3, r0, #1
 801b3e8:	d102      	bne.n	801b3f0 <_kill_r+0x1c>
 801b3ea:	682b      	ldr	r3, [r5, #0]
 801b3ec:	b103      	cbz	r3, 801b3f0 <_kill_r+0x1c>
 801b3ee:	6023      	str	r3, [r4, #0]
 801b3f0:	bd38      	pop	{r3, r4, r5, pc}
 801b3f2:	bf00      	nop
 801b3f4:	20003ed8 	.word	0x20003ed8

0801b3f8 <_getpid_r>:
 801b3f8:	f7ea b8c2 	b.w	8005580 <_getpid>

0801b3fc <_malloc_usable_size_r>:
 801b3fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b400:	1f18      	subs	r0, r3, #4
 801b402:	2b00      	cmp	r3, #0
 801b404:	bfbc      	itt	lt
 801b406:	580b      	ldrlt	r3, [r1, r0]
 801b408:	18c0      	addlt	r0, r0, r3
 801b40a:	4770      	bx	lr

0801b40c <__swhatbuf_r>:
 801b40c:	b570      	push	{r4, r5, r6, lr}
 801b40e:	460c      	mov	r4, r1
 801b410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b414:	2900      	cmp	r1, #0
 801b416:	b096      	sub	sp, #88	@ 0x58
 801b418:	4615      	mov	r5, r2
 801b41a:	461e      	mov	r6, r3
 801b41c:	da0d      	bge.n	801b43a <__swhatbuf_r+0x2e>
 801b41e:	89a3      	ldrh	r3, [r4, #12]
 801b420:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b424:	f04f 0100 	mov.w	r1, #0
 801b428:	bf14      	ite	ne
 801b42a:	2340      	movne	r3, #64	@ 0x40
 801b42c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b430:	2000      	movs	r0, #0
 801b432:	6031      	str	r1, [r6, #0]
 801b434:	602b      	str	r3, [r5, #0]
 801b436:	b016      	add	sp, #88	@ 0x58
 801b438:	bd70      	pop	{r4, r5, r6, pc}
 801b43a:	466a      	mov	r2, sp
 801b43c:	f000 f848 	bl	801b4d0 <_fstat_r>
 801b440:	2800      	cmp	r0, #0
 801b442:	dbec      	blt.n	801b41e <__swhatbuf_r+0x12>
 801b444:	9901      	ldr	r1, [sp, #4]
 801b446:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b44a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b44e:	4259      	negs	r1, r3
 801b450:	4159      	adcs	r1, r3
 801b452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b456:	e7eb      	b.n	801b430 <__swhatbuf_r+0x24>

0801b458 <__smakebuf_r>:
 801b458:	898b      	ldrh	r3, [r1, #12]
 801b45a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b45c:	079d      	lsls	r5, r3, #30
 801b45e:	4606      	mov	r6, r0
 801b460:	460c      	mov	r4, r1
 801b462:	d507      	bpl.n	801b474 <__smakebuf_r+0x1c>
 801b464:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b468:	6023      	str	r3, [r4, #0]
 801b46a:	6123      	str	r3, [r4, #16]
 801b46c:	2301      	movs	r3, #1
 801b46e:	6163      	str	r3, [r4, #20]
 801b470:	b003      	add	sp, #12
 801b472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b474:	ab01      	add	r3, sp, #4
 801b476:	466a      	mov	r2, sp
 801b478:	f7ff ffc8 	bl	801b40c <__swhatbuf_r>
 801b47c:	9f00      	ldr	r7, [sp, #0]
 801b47e:	4605      	mov	r5, r0
 801b480:	4639      	mov	r1, r7
 801b482:	4630      	mov	r0, r6
 801b484:	f7fe ff0c 	bl	801a2a0 <_malloc_r>
 801b488:	b948      	cbnz	r0, 801b49e <__smakebuf_r+0x46>
 801b48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b48e:	059a      	lsls	r2, r3, #22
 801b490:	d4ee      	bmi.n	801b470 <__smakebuf_r+0x18>
 801b492:	f023 0303 	bic.w	r3, r3, #3
 801b496:	f043 0302 	orr.w	r3, r3, #2
 801b49a:	81a3      	strh	r3, [r4, #12]
 801b49c:	e7e2      	b.n	801b464 <__smakebuf_r+0xc>
 801b49e:	89a3      	ldrh	r3, [r4, #12]
 801b4a0:	6020      	str	r0, [r4, #0]
 801b4a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b4a6:	81a3      	strh	r3, [r4, #12]
 801b4a8:	9b01      	ldr	r3, [sp, #4]
 801b4aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b4ae:	b15b      	cbz	r3, 801b4c8 <__smakebuf_r+0x70>
 801b4b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b4b4:	4630      	mov	r0, r6
 801b4b6:	f000 f81d 	bl	801b4f4 <_isatty_r>
 801b4ba:	b128      	cbz	r0, 801b4c8 <__smakebuf_r+0x70>
 801b4bc:	89a3      	ldrh	r3, [r4, #12]
 801b4be:	f023 0303 	bic.w	r3, r3, #3
 801b4c2:	f043 0301 	orr.w	r3, r3, #1
 801b4c6:	81a3      	strh	r3, [r4, #12]
 801b4c8:	89a3      	ldrh	r3, [r4, #12]
 801b4ca:	431d      	orrs	r5, r3
 801b4cc:	81a5      	strh	r5, [r4, #12]
 801b4ce:	e7cf      	b.n	801b470 <__smakebuf_r+0x18>

0801b4d0 <_fstat_r>:
 801b4d0:	b538      	push	{r3, r4, r5, lr}
 801b4d2:	4d07      	ldr	r5, [pc, #28]	@ (801b4f0 <_fstat_r+0x20>)
 801b4d4:	2300      	movs	r3, #0
 801b4d6:	4604      	mov	r4, r0
 801b4d8:	4608      	mov	r0, r1
 801b4da:	4611      	mov	r1, r2
 801b4dc:	602b      	str	r3, [r5, #0]
 801b4de:	f7ea f8b7 	bl	8005650 <_fstat>
 801b4e2:	1c43      	adds	r3, r0, #1
 801b4e4:	d102      	bne.n	801b4ec <_fstat_r+0x1c>
 801b4e6:	682b      	ldr	r3, [r5, #0]
 801b4e8:	b103      	cbz	r3, 801b4ec <_fstat_r+0x1c>
 801b4ea:	6023      	str	r3, [r4, #0]
 801b4ec:	bd38      	pop	{r3, r4, r5, pc}
 801b4ee:	bf00      	nop
 801b4f0:	20003ed8 	.word	0x20003ed8

0801b4f4 <_isatty_r>:
 801b4f4:	b538      	push	{r3, r4, r5, lr}
 801b4f6:	4d06      	ldr	r5, [pc, #24]	@ (801b510 <_isatty_r+0x1c>)
 801b4f8:	2300      	movs	r3, #0
 801b4fa:	4604      	mov	r4, r0
 801b4fc:	4608      	mov	r0, r1
 801b4fe:	602b      	str	r3, [r5, #0]
 801b500:	f7ea f8b6 	bl	8005670 <_isatty>
 801b504:	1c43      	adds	r3, r0, #1
 801b506:	d102      	bne.n	801b50e <_isatty_r+0x1a>
 801b508:	682b      	ldr	r3, [r5, #0]
 801b50a:	b103      	cbz	r3, 801b50e <_isatty_r+0x1a>
 801b50c:	6023      	str	r3, [r4, #0]
 801b50e:	bd38      	pop	{r3, r4, r5, pc}
 801b510:	20003ed8 	.word	0x20003ed8

0801b514 <_init>:
 801b514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b516:	bf00      	nop
 801b518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b51a:	bc08      	pop	{r3}
 801b51c:	469e      	mov	lr, r3
 801b51e:	4770      	bx	lr

0801b520 <_fini>:
 801b520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b522:	bf00      	nop
 801b524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b526:	bc08      	pop	{r3}
 801b528:	469e      	mov	lr, r3
 801b52a:	4770      	bx	lr
