ASIC_INTERNAL_ENGINE_SS,VAR_0
CLK_S,FUNC_0
CLK_S_MASK,VAR_1
CLK_V,FUNC_1
CLK_V_MASK,VAR_2
COMPUTE_GPUCLK_INPUT_FLAG_SCLK,VAR_3
SPLL_DITHEN,VAR_4
SPLL_FB_DIV,FUNC_2
SPLL_FB_DIV_MASK,VAR_5
SSEN,VAR_6
ci_get_pi,FUNC_3
radeon_atom_get_clock_dividers,FUNC_4
radeon_atombios_get_asic_ss_info,FUNC_5
ci_calculate_sclk_params,FUNC_6
rdev,VAR_7
engine_clock,VAR_8
sclk,VAR_9
pi,VAR_10
dividers,VAR_11
spll_func_cntl_3,VAR_12
spll_func_cntl_4,VAR_13
cg_spll_spread_spectrum,VAR_14
cg_spll_spread_spectrum_2,VAR_15
reference_clock,VAR_16
reference_divider,VAR_17
fbdiv,VAR_18
ret,VAR_19
ss,VAR_20
vco_freq,VAR_21
clk_s,VAR_22
clk_v,VAR_23
