(pcb C:\Users\nacho\Desktop\Kicad\Etapa_potencia_funcionamiento_pcb\EtapaPotencia\EtapaPotencia.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  218222 -79572.5  16777.1 -79572.5  16777.1 -11092.5  218222 -11092.5
            218222 -79572.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_SMD:C_0805_2012Metric
      (place C1 190500 -48895 front 270 (PN 1u))
      (place C7 73660 -38735 front 270 (PN 100p))
      (place C8 63500 -19685 front 90 (PN 1n))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C2 118110 -46355 front 90 (PN 22n))
      (place C3 118745 -56515 front 270 (PN 30n))
      (place C10 57785 -24765 front 0 (PN 1n))
    )
    (component Capacitor_SMD:C_0603_1608Metric
      (place C6 206375 -48260 front 270 (PN 10u))
      (place R2 122555 -41275 front 0 (PN 5.4k))
      (place R4 147320 -40005 front 180 (PN 10))
      (place R7 117475 -19050 front 90 (PN 10k))
      (place R8 30480 -36830 front 180 (PN 10k))
      (place R10 215900 -48260 front 270 (PN 1000))
      (place R14 77470 -19685 front 270 (PN 9k))
      (place R15 77470 -27940 front 270 (PN 1k))
      (place R16 86360 -20320 front 270 (PN 90k))
      (place R19 48260 -29845 front 180 (PN 10k))
      (place R20 73660 -43815 front 270 (PN 100k))
      (place R21 69215 -19050 front 180 (PN 10k))
      (place R23 69215 -24765 front 180 (PN 1k))
      (place R25 104140 -54610 front 90 (PN 6k))
      (place R27 106045 -60325 front 0 (PN 8.2k))
      (place R30 62865 -67945 front 270 (PN 50k))
      (place R51 47625 -57785 front 0 (PN 50k))
      (place RF1 39370 -64770 front 270 (PN 100k))
      (place Rs1 198120 -47625 front 180 (PN 0.1))
    )
    (component Capacitor_THT:C_Disc_D8.0mm_W5.0mm_P5.00mm
      (place C9 65405 -37465 front 270 (PN 10p))
    )
    (component Capacitor_SMD:C_0603_1608Metric::1
      (place C11 128905 -19685 front 90 (PN 100n))
      (place R1 121920 -46355 front 90 (PN 4.6k))
      (place R3 118110 -41275 front 270 (PN 10k))
      (place R5 127000 -53975 front 180 (PN 10))
      (place R6 57150 -19050 front 180 (PN 90k))
      (place R9 34925 -36195 front 270 (PN 10k))
      (place R11 58420 -39370 front 90 (PN 1meg))
      (place R12 97155 -30480 front 90 (PN 9k))
      (place R13 83185 -27940 front 270 (PN 1k))
      (place R17 76835 -23495 front 0 (PN 90k))
      (place R18 110490 -17780 front 0 (PN 100k))
      (place R22 139700 -27305 front 90 (PN 1k))
      (place R24 102870 -57785 front 0 (PN 4k))
      (place R26 113030 -59055 front 0 (PN 3.3k))
      (place R28 47625 -53340 front 180 (PN 50k))
      (place R29 57785 -67310 front 0 (PN 50k))
      (place R31 59690 -64770 front 270 (PN 50k))
      (place R50 34290 -64770 front 90 (PN 50k))
      (place RD1 128270 -46990 front 90 (PN 10))
    )
    (component Capacitor_THT:C_Disc_D8.0mm_W5.0mm_P5.00mm::1
      (place C20 59055 -74930 front 0 (PN 0.5n))
    )
    (component Capacitor_THT:C_Disc_D8.0mm_W2.5mm_P5.00mm
      (place Ct1 101600 -50800 front 90 (PN 10p))
    )
    (component "eec:On_Semiconductor-MUR460-Manufacturer_Recommended"
      (place D1 135255 -57150 front 270 (PN MUR460))
      (place D3 167005 -60960 front 270 (PN MUR460))
    )
    (component "eec:On_Semiconductor-MUR460-Manufacturer_Recommended::1"
      (place D2 170180 -34925 front 0 (PN MUR460))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D4 73660 -13970 front 180 (PN 1N4148))
    )
    (component "kicad2:TO255P460X1020X2008-3P"
      (place IC1 157480 -37465 front 270 (PN IRF630))
    )
    (component "kicad2:TO255P460X1020X2008-3P::1"
      (place IC2 156210 -55245 front 270 (PN IRF630))
    )
    (component Connector_PinHeader_1.00mm:PinHeader_1x01_P1.00mm_Vertical
      (place J1 23495 -36830 front 0 (PN Conn_01x01_Male))
    )
    (component "Ferrite_THT:LairdTech_28C0236-0JW-10"
      (place L1 176530 -47625 front 0 (PN 250u))
    )
    (component kicad2:NSPW500BS
      (place LED1 139700 -34925 front 0 (PN NSPW500BS))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 121920 -20955 front 270 (PN BC547))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q2 109855 -22225 front 270 (PN BC557))
      (place Q3 139700 -19685 front 270 (PN BC557))
    )
    (component "Package_DIP:DIP-8_W10.16mm"
      (place U4 81280 -47625 front 0 (PN LM393))
      (place U1 43180 -35560 front 0 (PN TL082))
      (place U3 92710 -18415 front 0 (PN TL082))
    )
    (component "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (place U5 110490 -48895 front 0 (PN IRS20957S))
    )
    (component kicad2:DIOAD1256W56L444D203
      (place Z1 49530 -14605 front 0 (PN 1N750))
    )
    (component "Package_DIP:DIP-8_W10.16mm::1"
      (place U2 43180 -62230 front 0 (PN TL082))
    )
  )
  (library
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  1480 -730  -1480 -730))
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
    )
    (image Capacitor_THT:C_Disc_D8.0mm_W5.0mm_P5.00mm
      (outline (path signal 100  -1500 2500  -1500 -2500))
      (outline (path signal 100  -1500 -2500  6500 -2500))
      (outline (path signal 100  6500 -2500  6500 2500))
      (outline (path signal 100  6500 2500  -1500 2500))
      (outline (path signal 120  -1620 2620  6620 2620))
      (outline (path signal 120  -1620 -2620  6620 -2620))
      (outline (path signal 120  -1620 2620  -1620 -2620))
      (outline (path signal 120  6620 2620  6620 -2620))
      (outline (path signal 50  -1750 2750  -1750 -2750))
      (outline (path signal 50  -1750 -2750  6750 -2750))
      (outline (path signal 50  6750 -2750  6750 2750))
      (outline (path signal 50  6750 2750  -1750 2750))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric::1
      (outline (path signal 50  1480 -730  -1480 -730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
    )
    (image Capacitor_THT:C_Disc_D8.0mm_W5.0mm_P5.00mm::1
      (outline (path signal 50  6750 2750  -1750 2750))
      (outline (path signal 50  6750 -2750  6750 2750))
      (outline (path signal 50  -1750 -2750  6750 -2750))
      (outline (path signal 50  -1750 2750  -1750 -2750))
      (outline (path signal 120  6620 2620  6620 -2620))
      (outline (path signal 120  -1620 2620  -1620 -2620))
      (outline (path signal 120  -1620 -2620  6620 -2620))
      (outline (path signal 120  -1620 2620  6620 2620))
      (outline (path signal 100  6500 2500  -1500 2500))
      (outline (path signal 100  6500 -2500  6500 2500))
      (outline (path signal 100  -1500 -2500  6500 -2500))
      (outline (path signal 100  -1500 2500  -1500 -2500))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D8.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1500 1250  -1500 -1250))
      (outline (path signal 100  -1500 -1250  6500 -1250))
      (outline (path signal 100  6500 -1250  6500 1250))
      (outline (path signal 100  6500 1250  -1500 1250))
      (outline (path signal 120  -1620 1370  6620 1370))
      (outline (path signal 120  -1620 -1370  6620 -1370))
      (outline (path signal 120  -1620 1370  -1620 -1370))
      (outline (path signal 120  6620 1370  6620 -1370))
      (outline (path signal 50  -1750 1500  -1750 -1500))
      (outline (path signal 50  -1750 -1500  6750 -1500))
      (outline (path signal 50  6750 -1500  6750 1500))
      (outline (path signal 50  6750 1500  -1750 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "eec:On_Semiconductor-MUR460-Manufacturer_Recommended"
      (outline (path signal 150  -4200 -2525  4200 -2525))
      (outline (path signal 150  4200 -2525  4200 2525))
      (outline (path signal 150  -4200 2525  4200 2525))
      (outline (path signal 150  -4200 -2525  -4200 2525))
      (outline (path signal 150  4200 0  5320 0))
      (outline (path signal 150  -5320 0  -4200 0))
      (pin Round[A]Pad_2050_um 1 -6745 0)
      (pin Round[A]Pad_2050_um 2 6745 0)
    )
    (image "eec:On_Semiconductor-MUR460-Manufacturer_Recommended::1"
      (outline (path signal 150  -5320 0  -4200 0))
      (outline (path signal 150  4200 0  5320 0))
      (outline (path signal 150  -4200 -2525  -4200 2525))
      (outline (path signal 150  -4200 2525  4200 2525))
      (outline (path signal 150  4200 -2525  4200 2525))
      (outline (path signal 150  -4200 -2525  4200 -2525))
      (pin Round[A]Pad_2050_um 2 6745 0)
      (pin Round[A]Pad_2050_um 1 -6745 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "kicad2:TO255P460X1020X2008-3P"
      (outline (path signal 200  -2650 3070  -2650 0))
      (outline (path signal 200  7750 3070  -2650 3070))
      (outline (path signal 200  7750 -1530  7750 3070))
      (outline (path signal 100  -2650 1795  -1375 3070))
      (outline (path signal 100  -2650 -1530  -2650 3070))
      (outline (path signal 100  7750 -1530  -2650 -1530))
      (outline (path signal 100  7750 3070  7750 -1530))
      (outline (path signal 100  -2650 3070  7750 3070))
      (outline (path signal 50  -2900 -1780  -2900 3320))
      (outline (path signal 50  8000 -1780  -2900 -1780))
      (outline (path signal 50  8000 3320  8000 -1780))
      (outline (path signal 50  -2900 3320  8000 3320))
      (pin Round[A]Pad_1980_um 3 5100 0)
      (pin Round[A]Pad_1980_um 2 2550 0)
      (pin Rect[A]Pad_1980x1980_um 1 0 0)
    )
    (image "kicad2:TO255P460X1020X2008-3P::1"
      (outline (path signal 50  -2900 3320  8000 3320))
      (outline (path signal 50  8000 3320  8000 -1780))
      (outline (path signal 50  8000 -1780  -2900 -1780))
      (outline (path signal 50  -2900 -1780  -2900 3320))
      (outline (path signal 100  -2650 3070  7750 3070))
      (outline (path signal 100  7750 3070  7750 -1530))
      (outline (path signal 100  7750 -1530  -2650 -1530))
      (outline (path signal 100  -2650 -1530  -2650 3070))
      (outline (path signal 100  -2650 1795  -1375 3070))
      (outline (path signal 200  7750 -1530  7750 3070))
      (outline (path signal 200  7750 3070  -2650 3070))
      (outline (path signal 200  -2650 3070  -2650 0))
      (pin Rect[A]Pad_1980x1980_um 1 0 0)
      (pin Round[A]Pad_1980_um 2 2550 0)
      (pin Round[A]Pad_1980_um 3 5100 0)
    )
    (image Connector_PinHeader_1.00mm:PinHeader_1x01_P1.00mm_Vertical
      (outline (path signal 100  -317.5 500  635 500))
      (outline (path signal 100  635 500  635 -500))
      (outline (path signal 100  635 -500  -635 -500))
      (outline (path signal 100  -635 -500  -635 182.5))
      (outline (path signal 100  -635 182.5  -317.5 500))
      (outline (path signal 120  -695 -685  695 -685))
      (outline (path signal 120  -695 -685  -695 -560))
      (outline (path signal 120  695 -685  695 -560))
      (outline (path signal 120  -695 -685  -608.276 -685))
      (outline (path signal 120  608.276 -685  695 -685))
      (outline (path signal 120  -695 0  -695 685))
      (outline (path signal 120  -695 685  0 685))
      (outline (path signal 50  -1150 1000  -1150 -1000))
      (outline (path signal 50  -1150 -1000  1150 -1000))
      (outline (path signal 50  1150 -1000  1150 1000))
      (outline (path signal 50  1150 1000  -1150 1000))
      (pin Rect[A]Pad_850x850_um 1 0 0)
    )
    (image "Ferrite_THT:LairdTech_28C0236-0JW-10"
      (outline (path signal 100  5540 0  5459.14 -691.848  5220.9 -1346.4  4838.13 -1928.36
            4331.48 -2406.37  3728.24 -2754.65  3060.95 -2954.42  2365.57 -2994.92
            1679.59 -2873.97  1040 -2598.08  481.275 -2182.12  33.537 -1648.53
            -279.078 -1026.06  -439.715 -348.279  -439.715 348.279  -279.078 1026.06
            33.537 1648.53  481.275 2182.12  1040 2598.08  1679.59 2873.97
            2365.57 2994.92  3060.95 2954.42  3728.24 2754.65  4331.48 2406.37
            4838.13 1928.36  5220.9 1346.4  5459.14 691.848  5540 0))
      (outline (path signal 50  6480 0  6399.35 -793.116  6160.69 -1553.76  5773.81 -2250.8
            5254.53 -2855.68  4624.12 -3343.66  3908.38 -3694.74  3136.62 -3894.57
            2340.44 -3934.94  1552.43 -3814.22  804.847 -3537.35  128.302 -3115.66
            -449.507 -2566.41  -904.926 -1912.09  -1219.31 -1179.49  -1379.79 -398.603
            -1379.79 398.603  -1219.31 1179.49  -904.926 1912.09  -449.507 2566.41
            128.302 3115.66  804.847 3537.35  1552.43 3814.22  2340.44 3934.94
            3136.62 3894.57  3908.38 3694.74  4624.12 3343.66  5254.53 2855.68
            5773.81 2250.8  6160.69 1553.76  6399.35 793.116  6480 0))
      (outline (path signal 100  0 1145  5080 1145))
      (outline (path signal 100  0 -1145  5080 -1145))
      (pin Round[A]Pad_2000_um 2 5080 0)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image kicad2:NSPW500BS
      (outline (path signal 100  -3800 5050  3800 5050))
      (outline (path signal 100  3800 5050  3800 -3400))
      (outline (path signal 100  3800 -3400  -3800 -3400))
      (outline (path signal 100  -3800 -3400  -3800 5050))
      (outline (path signal 200  -2800 1250  -2800 1250))
      (outline (path signal 200  2800 1250  2800 1250))
      (outline (path signal 100  -2800 1250  -2800 1250))
      (outline (path signal 100  2800 1250  2800 1250))
      (outline (path signal 200  0 -2300  0 -2300))
      (outline (path signal 200  0 -2400  0 -2400))
      (outline (path signal 200  0 -2300  0 -2300))
      (pin Round[A]Pad_1521_um 1 0 0)
      (pin Round[A]Pad_1521_um 2 0 2500)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W10.16mm"
      (outline (path signal 100  2905 1270  8255 1270))
      (outline (path signal 100  8255 1270  8255 -8890))
      (outline (path signal 100  8255 -8890  1905 -8890))
      (outline (path signal 100  1905 -8890  1905 270))
      (outline (path signal 100  1905 270  2905 1270))
      (outline (path signal 120  4080 1330  1845 1330))
      (outline (path signal 120  1845 1330  1845 -8950))
      (outline (path signal 120  1845 -8950  8315 -8950))
      (outline (path signal 120  8315 -8950  8315 1330))
      (outline (path signal 120  8315 1330  6080 1330))
      (outline (path signal 50  -1050 1550  -1050 -9150))
      (outline (path signal 50  -1050 -9150  11250 -9150))
      (outline (path signal 50  11250 -9150  11250 1550))
      (outline (path signal 50  11250 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 10160 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 10160 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 10160 0)
    )
    (image "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 5060  -3450 5060))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 -2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 -2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 9 2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 10 2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 11 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 12 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 13 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 14 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 15 2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 16 2475 4445)
    )
    (image kicad2:DIOAD1256W56L444D203
      (outline (path signal 50  -825 1365  13425 1365))
      (outline (path signal 50  13425 1365  13425 -1365))
      (outline (path signal 50  13425 -1365  -825 -1365))
      (outline (path signal 50  -825 -1365  -825 1365))
      (outline (path signal 100  4080 1015  8520 1015))
      (outline (path signal 100  8520 1015  8520 -1015))
      (outline (path signal 100  8520 -1015  4080 -1015))
      (outline (path signal 100  4080 -1015  4080 1015))
      (outline (path signal 100  4080 0  5095 1015))
      (outline (path signal 100  0 0  4080 0))
      (outline (path signal 100  8520 0  12600 0))
      (outline (path signal 200  4080 1015  8520 1015))
      (outline (path signal 200  8520 1015  8520 -1015))
      (outline (path signal 200  8520 -1015  4080 -1015))
      (outline (path signal 200  4080 -1015  4080 1015))
      (outline (path signal 200  4080 0  5095 1015))
      (outline (path signal 200  925 0  4080 0))
      (outline (path signal 200  8520 0  11675 0))
      (pin Rect[A]Pad_1150x1150_um 1 0 0)
      (pin Round[A]Pad_1150_um 2 12600 0)
    )
    (image "Package_DIP:DIP-8_W10.16mm::1"
      (outline (path signal 50  11250 1550  -1050 1550))
      (outline (path signal 50  11250 -9150  11250 1550))
      (outline (path signal 50  -1050 -9150  11250 -9150))
      (outline (path signal 50  -1050 1550  -1050 -9150))
      (outline (path signal 120  8315 1330  6080 1330))
      (outline (path signal 120  8315 -8950  8315 1330))
      (outline (path signal 120  1845 -8950  8315 -8950))
      (outline (path signal 120  1845 1330  1845 -8950))
      (outline (path signal 120  4080 1330  1845 1330))
      (outline (path signal 100  1905 270  2905 1270))
      (outline (path signal 100  1905 -8890  1905 270))
      (outline (path signal 100  8255 -8890  1905 -8890))
      (outline (path signal 100  8255 1270  8255 -8890))
      (outline (path signal 100  2905 1270  8255 1270))
      (pin Oval[A]Pad_1600x1600_um 8 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 10160 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 10160 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 10160 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1150_um
      (shape (circle F.Cu 1150))
      (shape (circle B.Cu 1150))
      (attach off)
    )
    (padstack Round[A]Pad_1521_um
      (shape (circle F.Cu 1521))
      (shape (circle B.Cu 1521))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1980_um
      (shape (circle F.Cu 1980))
      (shape (circle B.Cu 1980))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2050_um
      (shape (circle F.Cu 2050))
      (shape (circle B.Cu 2050))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_875x950_219.582_um
      (shape (polygon F.Cu 0  256.88 472.496  293.851 462.59  328.541 446.414  359.895 424.46
            386.96 397.395  408.914 366.041  425.09 331.351  434.996 294.38
            438.332 256.25  438.332 -256.25  434.996 -294.38  425.09 -331.351
            408.914 -366.041  386.96 -397.395  359.895 -424.46  328.541 -446.414
            293.851 -462.59  256.88 -472.496  218.75 -475.832  -218.75 -475.832
            -256.88 -472.496  -293.851 -462.59  -328.541 -446.414  -359.895 -424.46
            -386.96 -397.395  -408.914 -366.041  -425.09 -331.351  -434.996 -294.38
            -438.332 -256.25  -438.332 256.25  -434.996 294.38  -425.09 331.351
            -408.914 366.041  -386.96 397.395  -359.895 424.46  -328.541 446.414
            -293.851 462.59  -256.88 472.496  -218.75 475.832  218.75 475.832
            256.88 472.496))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x1400_244.678_um
      (shape (polygon F.Cu 0  286.238 697.211  327.435 686.172  366.089 668.147  401.026 643.684
            431.184 613.526  455.647 578.589  473.672 539.935  484.711 498.738
            488.428 456.25  488.428 -456.25  484.711 -498.738  473.672 -539.935
            455.647 -578.589  431.184 -613.526  401.026 -643.684  366.089 -668.147
            327.435 -686.172  286.238 -697.211  243.75 -700.928  -243.75 -700.928
            -286.238 -697.211  -327.435 -686.172  -366.089 -668.147  -401.026 -643.684
            -431.184 -613.526  -455.647 -578.589  -473.672 -539.935  -484.711 -498.738
            -488.428 -456.25  -488.428 456.25  -484.711 498.738  -473.672 539.935
            -455.647 578.589  -431.184 613.526  -401.026 643.684  -366.089 668.147
            -327.435 686.172  -286.238 697.211  -243.75 700.928  243.75 700.928
            286.238 697.211))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um
      (shape (polygon F.Cu 0  851.146 298.283  876.498 291.49  900.285 280.398  921.785 265.344
            940.344 246.785  955.398 225.286  966.49 201.498  973.283 176.146
            975.571 150  975.571 -150  973.283 -176.146  966.49 -201.498
            955.398 -225.285  940.344 -246.785  921.785 -265.344  900.286 -280.398
            876.498 -291.49  851.146 -298.283  825 -300.571  -825 -300.571
            -851.146 -298.283  -876.498 -291.49  -900.285 -280.398  -921.785 -265.344
            -940.344 -246.785  -955.398 -225.286  -966.49 -201.498  -973.283 -176.146
            -975.571 -150  -975.571 150  -973.283 176.146  -966.49 201.498
            -955.398 225.285  -940.344 246.785  -921.785 265.344  -900.286 280.398
            -876.498 291.49  -851.146 298.283  -825 300.571  825 300.571
            851.146 298.283))
      (attach off)
    )
    (padstack Rect[A]Pad_850x850_um
      (shape (rect F.Cu -425 -425 425 425))
      (shape (rect B.Cu -425 -425 425 425))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1150x1150_um
      (shape (rect F.Cu -575 -575 575 575))
      (shape (rect B.Cu -575 -575 575 575))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x1980_um
      (shape (rect F.Cu -990 -990 990 990))
      (shape (rect B.Cu -990 -990 990 990))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 L1-2 R12-1 Rs1-2)
    )
    (net GND
      (pins C1-2 C6-2 C8-1 C20-1 Ct1-1 D3-2 IC2-3 LED1-1 R10-2 R13-2 R15-2 R24-1 R27-1
        R29-2 R50-2 U5-4 U1-5 U1-3)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 D2-2 D3-1 IC1-3 IC2-2 L1-1 R1-1 U5-13)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 R3-2 RD1-2 U5-15)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 D1-2 R26-2 U5-11)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U5-9)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R10-1 R14-1 R21-1 R23-1 Rs1-1)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R20-1)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 C9-1 R11-2 U4-2 U1-7)
    )
    (net "Net-(C8-Pad2)"
      (pins C8-2 R6-1 R21-2)
    )
    (net "Net-(C10-Pad1)"
      (pins C9-2 C10-1 C11-1 Q1-3 Q3-2 R6-2 R11-1 R19-1 R20-2 Z1-1 U1-6)
    )
    (net "Net-(C10-Pad2)"
      (pins C10-2 R23-2)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 Q3-1 R7-2 R18-2)
    )
    (net "Net-(C20-Pad2)"
      (pins C20-2 R28-1 R30-2 U2-5)
    )
    (net "Net-(Ct1-Pad2)"
      (pins Ct1-2 U5-2)
    )
    (net VD
      (pins D2-1 IC1-2)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 Q2-2 R16-1 U3-1)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 Z1-2)
    )
    (net "Net-(IC1-Pad1)"
      (pins IC1-1 R4-1)
    )
    (net "Net-(IC2-Pad1)"
      (pins IC2-1 R5-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 R8-2)
    )
    (net "Net-(LED1-Pad2)"
      (pins LED1-2 R22-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 Q2-1 R18-1)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R7-1)
    )
    (net -5V
      (pins Q2-3 U1-4 U2-4 U3-4)
    )
    (net "Net-(Q3-Pad3)"
      (pins Q3-3 R22-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R2-1 U5-16)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 R3-1)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U5-10)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 R9-2 U1-2)
    )
    (net "Net-(R19-Pad2)"
      (pins R9-1 R19-2 U1-1)
    )
    (net "Net-(R12-Pad2)"
      (pins R12-2 R13-1 R14-2 R15-1 R16-2 R17-2 U3-2 U3-3)
    )
    (net +2V5
      (pins R17-1)
    )
    (net "Net-(R24-Pad2)"
      (pins R24-2 R25-1 U5-7)
    )
    (net "Net-(R25-Pad2)"
      (pins R25-2 U5-6)
    )
    (net "Net-(R26-Pad1)"
      (pins R26-1 R27-2 U5-8)
    )
    (net "Net-(R28-Pad2)"
      (pins R28-2 RF1-1 U2-1)
    )
    (net "Net-(R29-Pad1)"
      (pins R29-1 R31-2 U2-6)
    )
    (net "Net-(R30-Pad1)"
      (pins R30-1 R31-1 R51-2 U4-3 U2-7)
    )
    (net "Net-(R50-Pad1)"
      (pins R50-1 RF1-2 U2-3)
    )
    (net "Net-(R51-Pad1)"
      (pins R51-1 U2-2)
    )
    (net +12V
      (pins U5-1 U1-8 U2-8 U3-8)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1 U5-3)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5)
    )
    (net "Net-(U5-Pad12)"
      (pins U5-12)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R4-2 RD1-1 U5-14)
    )
    (class kicad_default "" +12V +2V5 -5V GND "Net-(C1-Pad1)" "Net-(C10-Pad1)"
      "Net-(C10-Pad2)" "Net-(C11-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C20-Pad2)"
      "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C6-Pad1)" "Net-(C7-Pad1)" "Net-(C7-Pad2)"
      "Net-(C8-Pad2)" "Net-(Ct1-Pad2)" "Net-(D1-Pad1)" "Net-(D4-Pad1)" "Net-(D4-Pad2)"
      "Net-(IC1-Pad1)" "Net-(IC2-Pad1)" "Net-(J1-Pad1)" "Net-(LED1-Pad2)"
      "Net-(Q1-Pad1)" "Net-(Q1-Pad2)" "Net-(Q3-Pad3)" "Net-(R1-Pad2)" "Net-(R12-Pad2)"
      "Net-(R19-Pad2)" "Net-(R2-Pad2)" "Net-(R24-Pad2)" "Net-(R25-Pad2)" "Net-(R26-Pad1)"
      "Net-(R28-Pad2)" "Net-(R29-Pad1)" "Net-(R30-Pad1)" "Net-(R5-Pad2)" "Net-(R50-Pad1)"
      "Net-(R51-Pad1)" "Net-(R8-Pad1)" "Net-(U4-Pad1)" "Net-(U5-Pad12)" "Net-(U5-Pad5)"
      VD
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
