

================================================================
== Vitis HLS Report for 'transmitter'
================================================================
* Date:           Thu Apr 25 14:09:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        transmitter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.531 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      931|      931|  9.310 us|  9.310 us|  932|  932|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_transmitter_Pipeline_VITIS_LOOP_64_2_fu_5326   |transmitter_Pipeline_VITIS_LOOP_64_2   |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_transmitter_Pipeline_VITIS_LOOP_81_3_fu_5430   |transmitter_Pipeline_VITIS_LOOP_81_3   |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_transmitter_Pipeline_VITIS_LOOP_93_5_fu_5590   |transmitter_Pipeline_VITIS_LOOP_93_5   |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_transmitter_Pipeline_VITIS_LOOP_108_6_fu_5751  |transmitter_Pipeline_VITIS_LOOP_108_6  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1    |       50|       50|         1|          -|          -|    50|        no|
        |- VITIS_LOOP_173_12  |      492|      492|         3|          -|          -|   164|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    4914|   4139|    -|
|Memory           |        2|    -|       2|      1|    0|
|Multiplexer      |        -|    -|       -|   4095|    -|
|Register         |        -|    -|    3351|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    8267|   8304|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       7|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                          |        0|   0|    36|    40|    0|
    |sitofp_32s_32_6_no_dsp_1_U822                      |sitofp_32s_32_6_no_dsp_1               |        0|   0|     0|     0|    0|
    |sitofp_32s_32_6_no_dsp_1_U823                      |sitofp_32s_32_6_no_dsp_1               |        0|   0|     0|     0|    0|
    |sitofp_32s_32_6_no_dsp_1_U824                      |sitofp_32s_32_6_no_dsp_1               |        0|   0|     0|     0|    0|
    |sitofp_32s_32_6_no_dsp_1_U825                      |sitofp_32s_32_6_no_dsp_1               |        0|   0|     0|     0|    0|
    |grp_transmitter_Pipeline_VITIS_LOOP_108_6_fu_5751  |transmitter_Pipeline_VITIS_LOOP_108_6  |        0|   0|  3027|  3095|    0|
    |grp_transmitter_Pipeline_VITIS_LOOP_64_2_fu_5326   |transmitter_Pipeline_VITIS_LOOP_64_2   |        0|   0|  1608|   268|    0|
    |grp_transmitter_Pipeline_VITIS_LOOP_81_3_fu_5430   |transmitter_Pipeline_VITIS_LOOP_81_3   |        0|   0|   121|   368|    0|
    |grp_transmitter_Pipeline_VITIS_LOOP_93_5_fu_5590   |transmitter_Pipeline_VITIS_LOOP_93_5   |        0|   0|   122|   368|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                       |        0|   0|  4914|  4139|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_output_U  |real_output_RAM_AUTO_1R1W  |        1|  0|   0|    0|   164|   16|     1|         2624|
    |imag_output_U  |real_output_RAM_AUTO_1R1W  |        1|  0|   0|    0|   164|   16|     1|         2624|
    |state_U        |state_RAM_AUTO_1R1W        |        0|  2|   1|    0|     7|    1|     1|            7|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        2|  2|   1|    0|   335|   33|     3|         5255|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln173_fu_10730_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln36_fu_6181_p2                 |         +|   0|  0|  14|           6|           1|
    |icmp_ln173_fu_10724_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln36_fu_6175_p2                |      icmp|   0|  0|  10|           6|           5|
    |real_sample_pkt_last_V_fu_10736_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state2                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done     |        or|   0|  0|   2|           1|           1|
    |ap_block_state84                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state85                    |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  69|          40|          27|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  439|         87|    1|         87|
    |grp_fu_6155_p0        |  221|         51|   32|       1632|
    |grp_fu_6158_p0        |  221|         51|   32|       1632|
    |grp_fu_6161_p0        |  221|         51|   32|       1632|
    |grp_fu_6164_p0        |  221|         51|   32|       1632|
    |i_4_fu_2552           |    9|          2|    8|         16|
    |i_fu_512              |    9|          2|    6|         12|
    |imag_output_address0  |  426|         84|    8|        672|
    |imag_output_address1  |  421|         83|    8|        664|
    |imag_output_d0        |  225|         52|   16|        832|
    |imag_output_d1        |  225|         52|   16|        832|
    |input_i_TDATA_blk_n   |    9|          2|    1|          2|
    |input_q_TDATA_blk_n   |    9|          2|    1|          2|
    |output_i_TDATA_blk_n  |    9|          2|    1|          2|
    |output_q_TDATA_blk_n  |    9|          2|    1|          2|
    |real_output_address0  |  426|         84|    8|        672|
    |real_output_address1  |  421|         83|    8|        664|
    |real_output_d0        |  225|         52|   16|        832|
    |real_output_d1        |  225|         52|   16|        832|
    |state_address0        |   42|          8|    3|         24|
    |state_address1        |   37|          7|    3|         21|
    |state_d0              |   25|          5|    1|          5|
    |state_d1              |   20|          4|    1|          4|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 4095|        869|  251|      12705|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  86|   0|   86|          0|
    |grp_transmitter_Pipeline_VITIS_LOOP_108_6_fu_5751_ap_start_reg  |   1|   0|    1|          0|
    |grp_transmitter_Pipeline_VITIS_LOOP_64_2_fu_5326_ap_start_reg   |   1|   0|    1|          0|
    |grp_transmitter_Pipeline_VITIS_LOOP_81_3_fu_5430_ap_start_reg   |   1|   0|    1|          0|
    |grp_transmitter_Pipeline_VITIS_LOOP_93_5_fu_5590_ap_start_reg   |   1|   0|    1|          0|
    |i_4_fu_2552                                                     |   8|   0|    8|          0|
    |i_fu_512                                                        |   6|   0|    6|          0|
    |p_loc_fu_1328                                                   |   1|   0|    1|          0|
    |phi_ln280_4_loc_fu_1336                                         |   1|   0|    1|          0|
    |phi_ln280_5_loc_fu_1332                                         |   1|   0|    1|          0|
    |phi_ln280_6_loc_fu_1324                                         |   1|   0|    1|          0|
    |phi_ln280_7_loc_fu_1320                                         |   1|   0|    1|          0|
    |phi_ln282_1_loc_fu_1340                                         |   1|   0|    1|          0|
    |real_sample_pkt_last_V_reg_16844                                |   1|   0|    1|          0|
    |state_load_1_reg_13911                                          |   1|   0|    1|          0|
    |state_load_2_reg_13916                                          |   1|   0|    1|          0|
    |state_load_3_reg_13921                                          |   1|   0|    1|          0|
    |state_load_4_reg_13926                                          |   1|   0|    1|          0|
    |state_load_5_reg_13931                                          |   1|   0|    1|          0|
    |state_load_reg_13906                                            |   1|   0|    1|          0|
    |tmp_dest_V_1_fu_472                                             |   6|   0|    6|          0|
    |tmp_dest_V_fu_492                                               |   6|   0|    6|          0|
    |tmp_id_V_1_fu_476                                               |   5|   0|    5|          0|
    |tmp_id_V_fu_496                                                 |   5|   0|    5|          0|
    |tmp_keep_V_1_fu_488                                             |   2|   0|    2|          0|
    |tmp_keep_V_fu_508                                               |   2|   0|    2|          0|
    |tmp_strb_V_1_fu_484                                             |   2|   0|    2|          0|
    |tmp_strb_V_fu_504                                               |   2|   0|    2|          0|
    |tmp_user_V_1_fu_480                                             |   2|   0|    2|          0|
    |tmp_user_V_fu_500                                               |   2|   0|    2|          0|
    |trunc_ln169_10_reg_15156                                        |  16|   0|   16|          0|
    |trunc_ln169_11_reg_15166                                        |  16|   0|   16|          0|
    |trunc_ln169_12_reg_15196                                        |  16|   0|   16|          0|
    |trunc_ln169_13_reg_15206                                        |  16|   0|   16|          0|
    |trunc_ln169_14_reg_15236                                        |  16|   0|   16|          0|
    |trunc_ln169_15_reg_15246                                        |  16|   0|   16|          0|
    |trunc_ln169_16_reg_15276                                        |  16|   0|   16|          0|
    |trunc_ln169_17_reg_15286                                        |  16|   0|   16|          0|
    |trunc_ln169_18_reg_15316                                        |  16|   0|   16|          0|
    |trunc_ln169_19_reg_15326                                        |  16|   0|   16|          0|
    |trunc_ln169_1_reg_14966                                         |  16|   0|   16|          0|
    |trunc_ln169_20_reg_15356                                        |  16|   0|   16|          0|
    |trunc_ln169_21_reg_15366                                        |  16|   0|   16|          0|
    |trunc_ln169_22_reg_15396                                        |  16|   0|   16|          0|
    |trunc_ln169_23_reg_15406                                        |  16|   0|   16|          0|
    |trunc_ln169_24_reg_15436                                        |  16|   0|   16|          0|
    |trunc_ln169_25_reg_15446                                        |  16|   0|   16|          0|
    |trunc_ln169_26_reg_15476                                        |  16|   0|   16|          0|
    |trunc_ln169_27_reg_15486                                        |  16|   0|   16|          0|
    |trunc_ln169_28_reg_15516                                        |  16|   0|   16|          0|
    |trunc_ln169_29_reg_15526                                        |  16|   0|   16|          0|
    |trunc_ln169_2_reg_14996                                         |  16|   0|   16|          0|
    |trunc_ln169_30_reg_15556                                        |  16|   0|   16|          0|
    |trunc_ln169_31_reg_15566                                        |  16|   0|   16|          0|
    |trunc_ln169_32_reg_15596                                        |  16|   0|   16|          0|
    |trunc_ln169_33_reg_15606                                        |  16|   0|   16|          0|
    |trunc_ln169_34_reg_15636                                        |  16|   0|   16|          0|
    |trunc_ln169_35_reg_15646                                        |  16|   0|   16|          0|
    |trunc_ln169_36_reg_15676                                        |  16|   0|   16|          0|
    |trunc_ln169_37_reg_15686                                        |  16|   0|   16|          0|
    |trunc_ln169_38_reg_15716                                        |  16|   0|   16|          0|
    |trunc_ln169_39_reg_15726                                        |  16|   0|   16|          0|
    |trunc_ln169_3_reg_15006                                         |  16|   0|   16|          0|
    |trunc_ln169_40_reg_15756                                        |  16|   0|   16|          0|
    |trunc_ln169_41_reg_15766                                        |  16|   0|   16|          0|
    |trunc_ln169_42_reg_15796                                        |  16|   0|   16|          0|
    |trunc_ln169_43_reg_15806                                        |  16|   0|   16|          0|
    |trunc_ln169_44_reg_15836                                        |  16|   0|   16|          0|
    |trunc_ln169_45_reg_15846                                        |  16|   0|   16|          0|
    |trunc_ln169_46_reg_15876                                        |  16|   0|   16|          0|
    |trunc_ln169_47_reg_15886                                        |  16|   0|   16|          0|
    |trunc_ln169_48_reg_15916                                        |  16|   0|   16|          0|
    |trunc_ln169_49_reg_15926                                        |  16|   0|   16|          0|
    |trunc_ln169_4_reg_15036                                         |  16|   0|   16|          0|
    |trunc_ln169_50_reg_15956                                        |  16|   0|   16|          0|
    |trunc_ln169_51_reg_15966                                        |  16|   0|   16|          0|
    |trunc_ln169_52_reg_15996                                        |  16|   0|   16|          0|
    |trunc_ln169_53_reg_16006                                        |  16|   0|   16|          0|
    |trunc_ln169_54_reg_16036                                        |  16|   0|   16|          0|
    |trunc_ln169_55_reg_16046                                        |  16|   0|   16|          0|
    |trunc_ln169_56_reg_16076                                        |  16|   0|   16|          0|
    |trunc_ln169_57_reg_16086                                        |  16|   0|   16|          0|
    |trunc_ln169_58_reg_16116                                        |  16|   0|   16|          0|
    |trunc_ln169_59_reg_16126                                        |  16|   0|   16|          0|
    |trunc_ln169_5_reg_15046                                         |  16|   0|   16|          0|
    |trunc_ln169_60_reg_16156                                        |  16|   0|   16|          0|
    |trunc_ln169_61_reg_16166                                        |  16|   0|   16|          0|
    |trunc_ln169_62_reg_16196                                        |  16|   0|   16|          0|
    |trunc_ln169_63_reg_16206                                        |  16|   0|   16|          0|
    |trunc_ln169_64_reg_16236                                        |  16|   0|   16|          0|
    |trunc_ln169_65_reg_16246                                        |  16|   0|   16|          0|
    |trunc_ln169_66_reg_16276                                        |  16|   0|   16|          0|
    |trunc_ln169_67_reg_16286                                        |  16|   0|   16|          0|
    |trunc_ln169_68_reg_16316                                        |  16|   0|   16|          0|
    |trunc_ln169_69_reg_16326                                        |  16|   0|   16|          0|
    |trunc_ln169_6_reg_15076                                         |  16|   0|   16|          0|
    |trunc_ln169_70_reg_16356                                        |  16|   0|   16|          0|
    |trunc_ln169_71_reg_16366                                        |  16|   0|   16|          0|
    |trunc_ln169_72_reg_16396                                        |  16|   0|   16|          0|
    |trunc_ln169_73_reg_16406                                        |  16|   0|   16|          0|
    |trunc_ln169_74_reg_16436                                        |  16|   0|   16|          0|
    |trunc_ln169_75_reg_16446                                        |  16|   0|   16|          0|
    |trunc_ln169_76_reg_16476                                        |  16|   0|   16|          0|
    |trunc_ln169_77_reg_16486                                        |  16|   0|   16|          0|
    |trunc_ln169_78_reg_16516                                        |  16|   0|   16|          0|
    |trunc_ln169_79_reg_16526                                        |  16|   0|   16|          0|
    |trunc_ln169_7_reg_15086                                         |  16|   0|   16|          0|
    |trunc_ln169_80_reg_16556                                        |  16|   0|   16|          0|
    |trunc_ln169_81_reg_16566                                        |  16|   0|   16|          0|
    |trunc_ln169_82_reg_16596                                        |  16|   0|   16|          0|
    |trunc_ln169_83_reg_16606                                        |  16|   0|   16|          0|
    |trunc_ln169_84_reg_16636                                        |  16|   0|   16|          0|
    |trunc_ln169_85_reg_16646                                        |  16|   0|   16|          0|
    |trunc_ln169_86_reg_16676                                        |  16|   0|   16|          0|
    |trunc_ln169_87_reg_16686                                        |  16|   0|   16|          0|
    |trunc_ln169_88_reg_16716                                        |  16|   0|   16|          0|
    |trunc_ln169_89_reg_16726                                        |  16|   0|   16|          0|
    |trunc_ln169_8_reg_15116                                         |  16|   0|   16|          0|
    |trunc_ln169_90_reg_16736                                        |  16|   0|   16|          0|
    |trunc_ln169_91_reg_16746                                        |  16|   0|   16|          0|
    |trunc_ln169_92_reg_16756                                        |  16|   0|   16|          0|
    |trunc_ln169_93_reg_16766                                        |  16|   0|   16|          0|
    |trunc_ln169_94_reg_16776                                        |  16|   0|   16|          0|
    |trunc_ln169_95_reg_16786                                        |  16|   0|   16|          0|
    |trunc_ln169_96_reg_16796                                        |  16|   0|   16|          0|
    |trunc_ln169_97_reg_16806                                        |  16|   0|   16|          0|
    |trunc_ln169_98_reg_16816                                        |  16|   0|   16|          0|
    |trunc_ln169_99_reg_16826                                        |  16|   0|   16|          0|
    |trunc_ln169_9_reg_15126                                         |  16|   0|   16|          0|
    |trunc_ln169_reg_14956                                           |  16|   0|   16|          0|
    |trunc_ln170_10_reg_15161                                        |  16|   0|   16|          0|
    |trunc_ln170_11_reg_15171                                        |  16|   0|   16|          0|
    |trunc_ln170_12_reg_15201                                        |  16|   0|   16|          0|
    |trunc_ln170_13_reg_15211                                        |  16|   0|   16|          0|
    |trunc_ln170_14_reg_15241                                        |  16|   0|   16|          0|
    |trunc_ln170_15_reg_15251                                        |  16|   0|   16|          0|
    |trunc_ln170_16_reg_15281                                        |  16|   0|   16|          0|
    |trunc_ln170_17_reg_15291                                        |  16|   0|   16|          0|
    |trunc_ln170_18_reg_15321                                        |  16|   0|   16|          0|
    |trunc_ln170_19_reg_15331                                        |  16|   0|   16|          0|
    |trunc_ln170_1_reg_14971                                         |  16|   0|   16|          0|
    |trunc_ln170_20_reg_15361                                        |  16|   0|   16|          0|
    |trunc_ln170_21_reg_15371                                        |  16|   0|   16|          0|
    |trunc_ln170_22_reg_15401                                        |  16|   0|   16|          0|
    |trunc_ln170_23_reg_15411                                        |  16|   0|   16|          0|
    |trunc_ln170_24_reg_15441                                        |  16|   0|   16|          0|
    |trunc_ln170_25_reg_15451                                        |  16|   0|   16|          0|
    |trunc_ln170_26_reg_15481                                        |  16|   0|   16|          0|
    |trunc_ln170_27_reg_15491                                        |  16|   0|   16|          0|
    |trunc_ln170_28_reg_15521                                        |  16|   0|   16|          0|
    |trunc_ln170_29_reg_15531                                        |  16|   0|   16|          0|
    |trunc_ln170_2_reg_15001                                         |  16|   0|   16|          0|
    |trunc_ln170_30_reg_15561                                        |  16|   0|   16|          0|
    |trunc_ln170_31_reg_15571                                        |  16|   0|   16|          0|
    |trunc_ln170_32_reg_15601                                        |  16|   0|   16|          0|
    |trunc_ln170_33_reg_15611                                        |  16|   0|   16|          0|
    |trunc_ln170_34_reg_15641                                        |  16|   0|   16|          0|
    |trunc_ln170_35_reg_15651                                        |  16|   0|   16|          0|
    |trunc_ln170_36_reg_15681                                        |  16|   0|   16|          0|
    |trunc_ln170_37_reg_15691                                        |  16|   0|   16|          0|
    |trunc_ln170_38_reg_15721                                        |  16|   0|   16|          0|
    |trunc_ln170_39_reg_15731                                        |  16|   0|   16|          0|
    |trunc_ln170_3_reg_15011                                         |  16|   0|   16|          0|
    |trunc_ln170_40_reg_15761                                        |  16|   0|   16|          0|
    |trunc_ln170_41_reg_15771                                        |  16|   0|   16|          0|
    |trunc_ln170_42_reg_15801                                        |  16|   0|   16|          0|
    |trunc_ln170_43_reg_15811                                        |  16|   0|   16|          0|
    |trunc_ln170_44_reg_15841                                        |  16|   0|   16|          0|
    |trunc_ln170_45_reg_15851                                        |  16|   0|   16|          0|
    |trunc_ln170_46_reg_15881                                        |  16|   0|   16|          0|
    |trunc_ln170_47_reg_15891                                        |  16|   0|   16|          0|
    |trunc_ln170_48_reg_15921                                        |  16|   0|   16|          0|
    |trunc_ln170_49_reg_15931                                        |  16|   0|   16|          0|
    |trunc_ln170_4_reg_15041                                         |  16|   0|   16|          0|
    |trunc_ln170_50_reg_15961                                        |  16|   0|   16|          0|
    |trunc_ln170_51_reg_15971                                        |  16|   0|   16|          0|
    |trunc_ln170_52_reg_16001                                        |  16|   0|   16|          0|
    |trunc_ln170_53_reg_16011                                        |  16|   0|   16|          0|
    |trunc_ln170_54_reg_16041                                        |  16|   0|   16|          0|
    |trunc_ln170_55_reg_16051                                        |  16|   0|   16|          0|
    |trunc_ln170_56_reg_16081                                        |  16|   0|   16|          0|
    |trunc_ln170_57_reg_16091                                        |  16|   0|   16|          0|
    |trunc_ln170_58_reg_16121                                        |  16|   0|   16|          0|
    |trunc_ln170_59_reg_16131                                        |  16|   0|   16|          0|
    |trunc_ln170_5_reg_15051                                         |  16|   0|   16|          0|
    |trunc_ln170_60_reg_16161                                        |  16|   0|   16|          0|
    |trunc_ln170_61_reg_16171                                        |  16|   0|   16|          0|
    |trunc_ln170_62_reg_16201                                        |  16|   0|   16|          0|
    |trunc_ln170_63_reg_16211                                        |  16|   0|   16|          0|
    |trunc_ln170_64_reg_16241                                        |  16|   0|   16|          0|
    |trunc_ln170_65_reg_16251                                        |  16|   0|   16|          0|
    |trunc_ln170_66_reg_16281                                        |  16|   0|   16|          0|
    |trunc_ln170_67_reg_16291                                        |  16|   0|   16|          0|
    |trunc_ln170_68_reg_16321                                        |  16|   0|   16|          0|
    |trunc_ln170_69_reg_16331                                        |  16|   0|   16|          0|
    |trunc_ln170_6_reg_15081                                         |  16|   0|   16|          0|
    |trunc_ln170_70_reg_16361                                        |  16|   0|   16|          0|
    |trunc_ln170_71_reg_16371                                        |  16|   0|   16|          0|
    |trunc_ln170_72_reg_16401                                        |  16|   0|   16|          0|
    |trunc_ln170_73_reg_16411                                        |  16|   0|   16|          0|
    |trunc_ln170_74_reg_16441                                        |  16|   0|   16|          0|
    |trunc_ln170_75_reg_16451                                        |  16|   0|   16|          0|
    |trunc_ln170_76_reg_16481                                        |  16|   0|   16|          0|
    |trunc_ln170_77_reg_16491                                        |  16|   0|   16|          0|
    |trunc_ln170_78_reg_16521                                        |  16|   0|   16|          0|
    |trunc_ln170_79_reg_16531                                        |  16|   0|   16|          0|
    |trunc_ln170_7_reg_15091                                         |  16|   0|   16|          0|
    |trunc_ln170_80_reg_16561                                        |  16|   0|   16|          0|
    |trunc_ln170_81_reg_16571                                        |  16|   0|   16|          0|
    |trunc_ln170_82_reg_16601                                        |  16|   0|   16|          0|
    |trunc_ln170_83_reg_16611                                        |  16|   0|   16|          0|
    |trunc_ln170_84_reg_16641                                        |  16|   0|   16|          0|
    |trunc_ln170_85_reg_16651                                        |  16|   0|   16|          0|
    |trunc_ln170_86_reg_16681                                        |  16|   0|   16|          0|
    |trunc_ln170_87_reg_16691                                        |  16|   0|   16|          0|
    |trunc_ln170_88_reg_16721                                        |  16|   0|   16|          0|
    |trunc_ln170_89_reg_16731                                        |  16|   0|   16|          0|
    |trunc_ln170_8_reg_15121                                         |  16|   0|   16|          0|
    |trunc_ln170_90_reg_16741                                        |  16|   0|   16|          0|
    |trunc_ln170_91_reg_16751                                        |  16|   0|   16|          0|
    |trunc_ln170_92_reg_16761                                        |  16|   0|   16|          0|
    |trunc_ln170_93_reg_16771                                        |  16|   0|   16|          0|
    |trunc_ln170_94_reg_16781                                        |  16|   0|   16|          0|
    |trunc_ln170_95_reg_16791                                        |  16|   0|   16|          0|
    |trunc_ln170_96_reg_16801                                        |  16|   0|   16|          0|
    |trunc_ln170_97_reg_16811                                        |  16|   0|   16|          0|
    |trunc_ln170_98_reg_16821                                        |  16|   0|   16|          0|
    |trunc_ln170_99_reg_16831                                        |  16|   0|   16|          0|
    |trunc_ln170_9_reg_15131                                         |  16|   0|   16|          0|
    |trunc_ln170_reg_14961                                           |  16|   0|   16|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |3351|   0| 3351|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|            control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|            control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|            control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|            control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|            control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        transmitter|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        transmitter|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        transmitter|  return value|
|input_i_TDATA          |   in|   16|        axis|   input_i_V_data_V|       pointer|
|input_i_TVALID         |   in|    1|        axis|   input_i_V_dest_V|       pointer|
|input_i_TREADY         |  out|    1|        axis|   input_i_V_dest_V|       pointer|
|input_i_TDEST          |   in|    6|        axis|   input_i_V_dest_V|       pointer|
|input_i_TKEEP          |   in|    2|        axis|   input_i_V_keep_V|       pointer|
|input_i_TSTRB          |   in|    2|        axis|   input_i_V_strb_V|       pointer|
|input_i_TUSER          |   in|    2|        axis|   input_i_V_user_V|       pointer|
|input_i_TLAST          |   in|    1|        axis|   input_i_V_last_V|       pointer|
|input_i_TID            |   in|    5|        axis|     input_i_V_id_V|       pointer|
|input_q_TDATA          |   in|   16|        axis|   input_q_V_data_V|       pointer|
|input_q_TVALID         |   in|    1|        axis|   input_q_V_dest_V|       pointer|
|input_q_TREADY         |  out|    1|        axis|   input_q_V_dest_V|       pointer|
|input_q_TDEST          |   in|    6|        axis|   input_q_V_dest_V|       pointer|
|input_q_TKEEP          |   in|    2|        axis|   input_q_V_keep_V|       pointer|
|input_q_TSTRB          |   in|    2|        axis|   input_q_V_strb_V|       pointer|
|input_q_TUSER          |   in|    2|        axis|   input_q_V_user_V|       pointer|
|input_q_TLAST          |   in|    1|        axis|   input_q_V_last_V|       pointer|
|input_q_TID            |   in|    5|        axis|     input_q_V_id_V|       pointer|
|output_i_TDATA         |  out|   16|        axis|  output_i_V_data_V|       pointer|
|output_i_TVALID        |  out|    1|        axis|  output_i_V_dest_V|       pointer|
|output_i_TREADY        |   in|    1|        axis|  output_i_V_dest_V|       pointer|
|output_i_TDEST         |  out|    6|        axis|  output_i_V_dest_V|       pointer|
|output_i_TKEEP         |  out|    2|        axis|  output_i_V_keep_V|       pointer|
|output_i_TSTRB         |  out|    2|        axis|  output_i_V_strb_V|       pointer|
|output_i_TUSER         |  out|    2|        axis|  output_i_V_user_V|       pointer|
|output_i_TLAST         |  out|    1|        axis|  output_i_V_last_V|       pointer|
|output_i_TID           |  out|    5|        axis|    output_i_V_id_V|       pointer|
|output_q_TDATA         |  out|   16|        axis|  output_q_V_data_V|       pointer|
|output_q_TVALID        |  out|    1|        axis|  output_q_V_dest_V|       pointer|
|output_q_TREADY        |   in|    1|        axis|  output_q_V_dest_V|       pointer|
|output_q_TDEST         |  out|    6|        axis|  output_q_V_dest_V|       pointer|
|output_q_TKEEP         |  out|    2|        axis|  output_q_V_keep_V|       pointer|
|output_q_TSTRB         |  out|    2|        axis|  output_q_V_strb_V|       pointer|
|output_q_TUSER         |  out|    2|        axis|  output_q_V_user_V|       pointer|
|output_q_TLAST         |  out|    1|        axis|  output_q_V_last_V|       pointer|
|output_q_TID           |  out|    5|        axis|    output_q_V_id_V|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

