

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 20:47:08 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      311|      311|  3.110 us|  3.110 us|  312|  312|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_70_1_fu_100  |cordiccart2pol_Pipeline_VITIS_LOOP_70_1  |      302|      302|  3.020 us|  3.020 us|  300|  300|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    263|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1205|   1793|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    190|    -|
|Register         |        -|    -|     143|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1348|   2246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_70_1_fu_100  |cordiccart2pol_Pipeline_VITIS_LOOP_70_1  |        0|   5|  857|  1082|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15                  |fadd_32ns_32ns_32_5_full_dsp_1           |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U17                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|  10| 1205|  1793|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln58_fu_163_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln78_fu_308_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_1_fu_151_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln58_fu_145_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln78_1_fu_296_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln78_fu_290_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln58_fu_157_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln78_fu_302_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln78_fu_344_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln80_fu_258_p3  |    select|   0|  0|  31|           1|          31|
    |xi_1_fu_232_p3         |    select|   0|  0|  32|           1|          32|
    |yi_1_fu_240_p3         |    select|   0|  0|  32|           1|          32|
    |zi_fu_249_p3           |    select|   0|  0|  32|           1|          32|
    |xor_ln61_fu_180_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_210_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln78_fu_322_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 263|          74|         175|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         11|    1|         11|
    |grp_fu_113_ce      |   9|          2|    1|          2|
    |grp_fu_113_p0      |  14|          3|   32|         96|
    |grp_fu_113_p1      |  14|          3|   32|         96|
    |grp_fu_117_ce      |   9|          2|    1|          2|
    |grp_fu_117_p0      |  14|          3|   32|         96|
    |grp_fu_117_p1      |  14|          3|   32|         96|
    |grp_fu_122_ce      |   9|          2|    1|          2|
    |grp_fu_122_opcode  |  14|          3|    5|         15|
    |grp_fu_122_p0      |  20|          4|   32|        128|
    |grp_fu_122_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 190|         39|  201|        640|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |and_ln58_reg_385                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_70_1_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |select_ln78_reg_416                                              |  32|   0|   32|          0|
    |select_ln80_reg_405                                              |   1|   0|   32|         31|
    |tmp_1_reg_380                                                    |   1|   0|    1|          0|
    |xi_1_reg_390                                                     |  32|   0|   32|          0|
    |y_read_reg_361                                                   |  32|   0|   32|          0|
    |yi_1_reg_395                                                     |  32|   0|   32|          0|
    |zi_reg_400                                                       |   1|   0|   32|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 143|   0|  205|         62|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

