The provided VerilogA files simulate with Virtuoso ADE
- Clone Repository
- Start Virtuoso
- Create a library with library manager
- Open schematic of cell "WuRx_VerlogA"
- Launch ADE 
- Define Simulator settings and outputs
- Start Simulation

