INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
ERROR: [VRFC 10-91] oneMHzclk is not declared [D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv:23]
ERROR: [VRFC 10-1040] module timer ignored due to previous errors [D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv:2]
