
# Survey
- Automated HW/SW Co-design for Edge AI: State, Challenges and Steps Ahead

# Systolic Array for AI
- Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code. In 2018 International Symposium on Electronics and Smart Devices (ISESD)
- CMSA: Configurable Multi-directional Systolic Array for Convolutional Neural Networks. In 2020 IEEE 38th International Conference on Computer Design (ICCD).
- S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration. 


# calculate data in compressed format
Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, 2 (2019),


# FPGA for AI
- Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL).
- 

# RISC-V for AI
- [custum instruction] Neural Network-based Vehicle Image Classification for IoT Devices. In 2019 IEEE International Workshop on Signal Processing Systems (SiPS).
- [custum instruction] XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V based IoT End Nodes. IEEE Transactions on Emerging Topics in Computing (2021),
- [custum instruction] Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 10, (2017). 

# ASIC for AI




# References
- https://github.com/Vitorian/awesome-fpga
