Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 19 15:40:47 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file imp_mult_timing_summary_routed.rpt -pb imp_mult_timing_summary_routed.pb -rpx imp_mult_timing_summary_routed.rpx -warn_on_violation
| Design       : imp_mult
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.092        0.000                      0                   92        0.224        0.000                      0                   92        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.092        0.000                      0                   68        0.224        0.000                      0                   68        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.935        0.000                      0                   24        0.677        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.503ns (30.805%)  route 3.376ns (69.195%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.467     9.184    mult/z_reg/c_2
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  mult/z_reg/q[15]_i_3/O
                         net (fo=5, routed)           0.561    10.071    mult/z_reg/add/a3/fa3/w3
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124    10.195 r  mult/z_reg/q[13]_i_1/O
                         net (fo=1, routed)           0.000    10.195    mult/z_reg/add_result[13]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[13]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.031    15.286    mult/z_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.503ns (30.830%)  route 3.372ns (69.170%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.467     9.184    mult/z_reg/c_2
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  mult/z_reg/q[15]_i_3/O
                         net (fo=5, routed)           0.557    10.067    mult/z_reg/add/a3/fa3/w3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124    10.191 r  mult/z_reg/q[11]_i_1/O
                         net (fo=1, routed)           0.000    10.191    mult/z_reg/add_result[11]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.029    15.284    mult/z_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.498ns (30.734%)  route 3.376ns (69.266%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.467     9.184    mult/z_reg/c_2
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  mult/z_reg/q[15]_i_3/O
                         net (fo=5, routed)           0.561    10.071    mult/z_reg/add/a3/fa3/w3
    SLICE_X3Y78          LUT5 (Prop_lut5_I1_O)        0.119    10.190 r  mult/z_reg/q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.190    mult/z_reg/add_result[14]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[14]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.075    15.330    mult/z_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.497ns (30.745%)  route 3.372ns (69.255%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.467     9.184    mult/z_reg/c_2
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  mult/z_reg/q[15]_i_3/O
                         net (fo=5, routed)           0.557    10.067    mult/z_reg/add/a3/fa3/w3
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.118    10.185 r  mult/z_reg/q[12]_i_1/O
                         net (fo=1, routed)           0.000    10.185    mult/z_reg/add_result[12]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.075    15.330    mult/z_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.503ns (31.205%)  route 3.313ns (68.795%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.467     9.184    mult/z_reg/c_2
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  mult/z_reg/q[15]_i_3/O
                         net (fo=5, routed)           0.499    10.008    mult/z_reg/add/a3/fa3/w3
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  mult/z_reg/q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.132    mult/z_reg/add_result[15]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[15]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.031    15.286    mult/z_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.379ns (33.117%)  route 2.785ns (66.883%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.437     9.154    mult/x_reg/c_2
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.326     9.480 r  mult/x_reg/q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     9.480    mult/z_reg/D[5]
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)        0.031    15.287    mult/z_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.379ns (33.125%)  route 2.784ns (66.875%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  mult/x_reg/q_reg[0]/Q
                         net (fo=5, routed)           1.265     7.037    mult/x_reg/Q[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  mult/x_reg/q[4]_i_2/O
                         net (fo=3, routed)           0.573     7.734    mult/x_reg/add/a1/c_2
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.120     7.854 r  mult/x_reg/q[6]_i_2/O
                         net (fo=3, routed)           0.510     8.364    mult/x_reg/add/a2/c_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.353     8.717 r  mult/x_reg/q[10]_i_2/O
                         net (fo=5, routed)           0.436     9.153    mult/z_reg/c_2
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.326     9.479 r  mult/z_reg/q[9]_i_1/O
                         net (fo=1, routed)           0.000     9.479    mult/z_reg/add_result[9]
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)        0.032    15.288    mult/z_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 mult/y_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.334ns (35.759%)  route 2.397ns (64.241%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/y_reg/CLK
    SLICE_X4Y79          FDCE                                         r  mult/y_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  mult/y_reg/q_reg[1]/Q
                         net (fo=3, routed)           0.956     6.726    mult/count/Q[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.850 r  mult/count/en_int1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.850    mult/count_n_3
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.382 r  mult/en_int1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.382    mult/en_int1
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.604 r  mult/en_int1_carry__0/O[0]
                         net (fo=24, routed)          1.441     9.044    mult/z_reg/E[0]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.380    14.859    mult/z_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 mult/y_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.334ns (35.759%)  route 2.397ns (64.241%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/y_reg/CLK
    SLICE_X4Y79          FDCE                                         r  mult/y_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  mult/y_reg/q_reg[1]/Q
                         net (fo=3, routed)           0.956     6.726    mult/count/Q[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.850 r  mult/count/en_int1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.850    mult/count_n_3
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.382 r  mult/en_int1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.382    mult/en_int1
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.604 r  mult/en_int1_carry__0/O[0]
                         net (fo=24, routed)          1.441     9.044    mult/z_reg/E[0]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[12]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.380    14.859    mult/z_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 mult/y_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.334ns (35.759%)  route 2.397ns (64.241%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/y_reg/CLK
    SLICE_X4Y79          FDCE                                         r  mult/y_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  mult/y_reg/q_reg[1]/Q
                         net (fo=3, routed)           0.956     6.726    mult/count/Q[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.850 r  mult/count/en_int1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.850    mult/count_n_3
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.382 r  mult/en_int1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.382    mult/en_int1
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.604 r  mult/en_int1_carry__0/O[0]
                         net (fo=24, routed)          1.441     9.044    mult/z_reg/E[0]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[13]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.380    14.859    mult/z_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mult/count/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  mult/count/q_reg[1]/Q
                         net (fo=8, routed)           0.136     1.814    mult/count/q_reg[1]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  mult/count/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    mult/count/q[5]
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.029    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[5]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.121     1.635    mult/count/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mult/z_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/z_reg/CLK
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/z_reg/q_reg[0]/Q
                         net (fo=5, routed)           0.146     1.802    mult/x_reg/q_reg[8][0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  mult/x_reg/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    mult/z_reg/D[0]
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.091     1.606    mult/z_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mult/count/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult/count/q_reg[6]/Q
                         net (fo=4, routed)           0.168     1.823    mult/count/q_reg[6]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.042     1.865 r  mult/count/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.865    mult/count/q[7]
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.107     1.620    mult/count/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    ssc/counter/CLK
    SLICE_X2Y79          FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    ssc/counter/count_reg_n_0_[10]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  ssc/counter/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    ssc/counter/count_reg[8]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  ssc/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    ssc/counter/CLK
    SLICE_X2Y79          FDRE                                         r  ssc/counter/count_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    ssc/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    ssc/counter/CLK
    SLICE_X2Y80          FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.794    ssc/counter/count_reg_n_0_[14]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  ssc/counter/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    ssc/counter/count_reg[12]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  ssc/counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    ssc/counter/CLK
    SLICE_X2Y80          FDRE                                         r  ssc/counter/count_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    ssc/counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mult/count/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  mult/count/q_reg[1]/Q
                         net (fo=8, routed)           0.186     1.864    mult/count/q_reg[1]
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.043     1.907 r  mult/count/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    mult/count/q[2]
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.029    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[2]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.131     1.645    mult/count/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mult/count/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult/count/q_reg[6]/Q
                         net (fo=4, routed)           0.168     1.823    mult/count/q_reg[6]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  mult/count/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    mult/count/q[6]
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.091     1.604    mult/count/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mult/z_reg/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult/z_reg/q_reg[9]/Q
                         net (fo=4, routed)           0.170     1.826    mult/z_reg/result[9]
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  mult/z_reg/q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.871    mult/z_reg/add_result[9]
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.606    mult/z_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mult/z_reg/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult/z_reg/q_reg[11]/Q
                         net (fo=6, routed)           0.171     1.825    mult/z_reg/result[11]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  mult/z_reg/q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.870    mult/z_reg/add_result[15]
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.030    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[15]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.092     1.605    mult/z_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mult/z_reg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    mult/z_reg/CLK
    SLICE_X0Y79          FDCE                                         r  mult/z_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult/z_reg/q_reg[5]/Q
                         net (fo=4, routed)           0.173     1.828    mult/x_reg/q_reg[8][5]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  mult/x_reg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    mult/z_reg/D[3]
    SLICE_X0Y79          FDCE                                         r  mult/z_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    mult/z_reg/CLK
    SLICE_X0Y79          FDCE                                         r  mult/z_reg/q_reg[5]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.092     1.606    mult/z_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     mult/count/q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     mult/count/q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     mult/count/q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mult/x_reg/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mult/x_reg/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mult/x_reg/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mult/z_reg/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mult/z_reg/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mult/z_reg/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     mult/z_reg/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     mult/z_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     ssc/counter/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     ssc/counter/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     ssc/counter/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     mult/count/q_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.840ns (23.317%)  route 2.763ns (76.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.983     8.916    mult/z_reg/q_reg[6]_0
    SLICE_X0Y79          FDCE                                         f  mult/z_reg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    mult/z_reg/CLK
    SLICE_X0Y79          FDCE                                         r  mult/z_reg/q_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.851    mult/z_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.840ns (23.345%)  route 2.758ns (76.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.979     8.912    mult/z_reg/q_reg[6]_0
    SLICE_X1Y79          FDCE                                         f  mult/z_reg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    mult/z_reg/CLK
    SLICE_X1Y79          FDCE                                         r  mult/z_reg/q_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.851    mult/z_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.840ns (23.345%)  route 2.758ns (76.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.979     8.912    mult/z_reg/q_reg[6]_0
    SLICE_X1Y79          FDCE                                         f  mult/z_reg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    mult/z_reg/CLK
    SLICE_X1Y79          FDCE                                         r  mult/z_reg/q_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.851    mult/z_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[2]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.361    14.877    mult/count/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[4]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.361    14.877    mult/count/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    14.919    mult/count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    14.919    mult/count/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[3]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    14.919    mult/count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.840ns (23.413%)  route 2.748ns (76.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.968     8.901    mult/count/q_reg[0]_0
    SLICE_X6Y80          FDCE                                         f  mult/count/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.592    15.015    mult/count/CLK
    SLICE_X6Y80          FDCE                                         r  mult/count/q_reg[5]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    14.919    mult/count/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 mult/x_reg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.840ns (24.445%)  route 2.596ns (75.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    mult/x_reg/CLK
    SLICE_X1Y78          FDCE                                         r  mult/x_reg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  mult/x_reg/q_reg[7]/Q
                         net (fo=6, routed)           0.982     6.715    mult/x_reg/Q[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.297     7.012 f  mult/x_reg/q[15]_i_7/O
                         net (fo=1, routed)           0.797     7.809    mult/z_reg/q_reg[3]_3
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.933 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.817     8.750    mult/z_reg/q_reg[6]_0
    SLICE_X3Y78          FDCE                                         f  mult/z_reg/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    mult/z_reg/CLK
    SLICE_X3Y78          FDCE                                         r  mult/z_reg/q_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Recov_fdce_C_CLR)     -0.405    14.850    mult/z_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.624%)  route 0.367ns (61.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.153     2.113    mult/z_reg/q_reg[6]_0
    SLICE_X1Y80          FDCE                                         f  mult/z_reg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X1Y80          FDCE                                         r  mult/z_reg/q_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    mult/z_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.624%)  route 0.367ns (61.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.153     2.113    mult/z_reg/q_reg[6]_0
    SLICE_X1Y80          FDCE                                         f  mult/z_reg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X1Y80          FDCE                                         r  mult/z_reg/q_reg[4]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    mult/z_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.673%)  route 0.417ns (64.327%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.202     2.163    mult/count/q_reg[0]_0
    SLICE_X5Y79          FDCE                                         f  mult/count/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[6]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    mult/count/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/count/q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.673%)  route 0.417ns (64.327%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.202     2.163    mult/count/q_reg[0]_0
    SLICE_X5Y79          FDCE                                         f  mult/count/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    mult/count/CLK
    SLICE_X5Y79          FDCE                                         r  mult/count/q_reg[7]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    mult/count/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.886%)  route 0.431ns (65.114%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.217     2.177    mult/z_reg/q_reg[6]_0
    SLICE_X3Y79          FDCE                                         f  mult/z_reg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    mult/z_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.886%)  route 0.431ns (65.114%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.217     2.177    mult/z_reg/q_reg[6]_0
    SLICE_X3Y79          FDCE                                         f  mult/z_reg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[8]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    mult/z_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.886%)  route 0.431ns (65.114%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.217     2.177    mult/z_reg/q_reg[6]_0
    SLICE_X3Y79          FDCE                                         f  mult/z_reg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    mult/z_reg/CLK
    SLICE_X3Y79          FDCE                                         r  mult/z_reg/q_reg[9]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    mult/z_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.843%)  route 0.494ns (68.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.280     2.241    mult/z_reg/q_reg[6]_0
    SLICE_X3Y80          FDCE                                         f  mult/z_reg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    mult/z_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.843%)  route 0.494ns (68.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.280     2.241    mult/z_reg/q_reg[6]_0
    SLICE_X3Y80          FDCE                                         f  mult/z_reg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    mult/z_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 mult/x_reg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/z_reg/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.843%)  route 0.494ns (68.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    mult/x_reg/CLK
    SLICE_X0Y80          FDCE                                         r  mult/x_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult/x_reg/q_reg[1]/Q
                         net (fo=4, routed)           0.078     1.735    mult/x_reg/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.780 f  mult/x_reg/q[15]_i_9/O
                         net (fo=1, routed)           0.136     1.916    mult/z_reg/q_reg[3]_5
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.961 f  mult/z_reg/q[15]_i_2/O
                         net (fo=24, routed)          0.280     2.241    mult/z_reg/q_reg[6]_0
    SLICE_X3Y80          FDCE                                         f  mult/z_reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    mult/z_reg/CLK
    SLICE_X3Y80          FDCE                                         r  mult/z_reg/q_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    mult/z_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.803    





