\hypertarget{struct_h_a_s_h___type_def}{}\section{H\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_a_s_h___type_def}\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f415xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}{D\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}{S\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_aa218f0052087d560f8a12bcb5e14310a}{HR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}{I\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a71a069697b12674f9ad8311d47326fc9}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}52\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_aff58fd9be043a6ce455a6829d2725007}{C\+SR} \mbox{[}54\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

Definition at line 752 of file stm32f415xx.\+h.



\subsection{Field Documentation}
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
H\+A\+SH control register, Address offset\+: 0x00 

Definition at line 754 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+SR}\hypertarget{struct_h_a_s_h___type_def_aff58fd9be043a6ce455a6829d2725007}{}\label{struct_h_a_s_h___type_def_aff58fd9be043a6ce455a6829d2725007}
H\+A\+SH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+CC 

Definition at line 761 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+IN}{DIN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+IN}\hypertarget{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}{}\label{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}
H\+A\+SH data input register, Address offset\+: 0x04 

Definition at line 755 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!HR@{HR}}
\index{HR@{HR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{HR}{HR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t HR}\hypertarget{struct_h_a_s_h___type_def_aa218f0052087d560f8a12bcb5e14310a}{}\label{struct_h_a_s_h___type_def_aa218f0052087d560f8a12bcb5e14310a}
H\+A\+SH digest registers, Address offset\+: 0x0\+C-\/0x1C 

Definition at line 757 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+MR}{IMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+MR}\hypertarget{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}{}\label{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}
H\+A\+SH interrupt enable register, Address offset\+: 0x20 

Definition at line 758 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED}\hypertarget{struct_h_a_s_h___type_def_a71a069697b12674f9ad8311d47326fc9}{}\label{struct_h_a_s_h___type_def_a71a069697b12674f9ad8311d47326fc9}
Reserved, 0x28-\/0x\+F4 

Definition at line 760 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
H\+A\+SH status register, Address offset\+: 0x24 

Definition at line 759 of file stm32f415xx.\+h.

\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!S\+TR@{S\+TR}}
\index{S\+TR@{S\+TR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+TR}{STR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+TR}\hypertarget{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}{}\label{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}
H\+A\+SH start register, Address offset\+: 0x08 

Definition at line 756 of file stm32f415xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
