{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Packaging & Board Design</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 4, Session 1 ‚Äî Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": [
    "## üìã Contents\n",
    "\n",
    "1. [Chip Packaging Overview](#1-chip-packaging-overview)\n",
    "2. [Package Types](#2-package-types)\n",
    "3. [Wirebonding](#3-wirebonding)\n",
    "4. [Evaluation Board Design](#4-evaluation-board-design)\n",
    "5. [Testing Your Chip](#5-testing-your-chip)\n",
    "6. [Debug Techniques](#6-debug-techniques)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Setup\n",
    "import matplotlib.pyplot as plt\n",
    "import matplotlib.patches as patches\n",
    "from matplotlib.patches import FancyBboxPatch, Rectangle, Circle, Polygon\n",
    "import numpy as np\n",
    "\n",
    "print(\"‚úì Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-chip-packaging-overview\"></a>\n",
    "# 1. Chip Packaging Overview\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "### Why Package a Chip?\n",
    "\n",
    "The silicon die is tiny and fragile. Packaging provides:\n",
    "\n",
    "| Function | Description |\n",
    "|----------|-------------|\n",
    "| **Protection** | Mechanical, chemical, thermal protection |\n",
    "| **Connectivity** | Route signals from tiny pads to solderable pins |\n",
    "| **Heat dissipation** | Remove heat from the die |\n",
    "| **Handling** | Makes the chip easy to place on a board |\n",
    "\n",
    "### From Wafer to Package\n",
    "\n",
    "```\n",
    "Wafer ‚Üí Dicing ‚Üí Die Attach ‚Üí Wirebond ‚Üí Encapsulation ‚Üí Test\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Package cross-section\n",
    "fig, ax = plt.subplots(figsize=(12, 6))\n",
    "\n",
    "# Leadframe / substrate\n",
    "ax.add_patch(Rectangle((0, 0), 12, 0.5, facecolor='#FFD700', edgecolor='black', linewidth=2))\n",
    "ax.text(6, 0.25, 'Leadframe / Substrate', ha='center', va='center', fontsize=10)\n",
    "\n",
    "# Die attach\n",
    "ax.add_patch(Rectangle((4.5, 0.5), 3, 0.2, facecolor='#C0C0C0', edgecolor='black'))\n",
    "ax.text(6, 0.6, 'Die attach', ha='center', va='center', fontsize=8)\n",
    "\n",
    "# Die\n",
    "ax.add_patch(Rectangle((4.5, 0.7), 3, 1.2, facecolor='#4169E1', edgecolor='black', linewidth=2))\n",
    "ax.text(6, 1.3, 'Silicon Die', ha='center', va='center', fontsize=11, color='white', fontweight='bold')\n",
    "\n",
    "# Bond pads on die\n",
    "for i in range(5):\n",
    "    x = 4.8 + i * 0.5\n",
    "    ax.add_patch(Rectangle((x, 1.8), 0.3, 0.1, facecolor='gold', edgecolor='black'))\n",
    "\n",
    "# Wirebonds\n",
    "for i in range(5):\n",
    "    x_die = 4.95 + i * 0.5\n",
    "    x_lead = 1 + i * 2.2\n",
    "    # Curved wirebond\n",
    "    t = np.linspace(0, 1, 50)\n",
    "    x = x_die + (x_lead - x_die) * t\n",
    "    y = 1.85 + 1.5 * np.sin(np.pi * t)\n",
    "    ax.plot(x, y, 'gold', linewidth=1.5)\n",
    "\n",
    "# Lead fingers\n",
    "for i in range(5):\n",
    "    x = 1 + i * 2.2\n",
    "    ax.add_patch(Rectangle((x - 0.2, 0), 0.4, 0.3, facecolor='#FFD700', edgecolor='black'))\n",
    "\n",
    "# Mold compound outline\n",
    "ax.add_patch(FancyBboxPatch((0.5, -0.2), 11, 4, boxstyle=\"round,pad=0.1\",\n",
    "             facecolor='none', edgecolor='#333', linewidth=2, linestyle='--'))\n",
    "ax.text(10, 3.5, 'Mold\\nCompound', ha='center', fontsize=9)\n",
    "\n",
    "# Labels\n",
    "ax.annotate('Bond wire', xy=(3, 2.5), fontsize=9,\n",
    "           bbox=dict(boxstyle='round', facecolor='lightyellow'))\n",
    "ax.annotate('Bond pad', xy=(5.5, 2.1), fontsize=8)\n",
    "\n",
    "ax.set_xlim(-0.5, 12.5)\n",
    "ax.set_ylim(-0.5, 4.5)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('Package Cross-Section', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-package-types\"></a>\n",
    "# 2. Package Types\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "### Through-Hole Packages (older, easier to prototype)\n",
    "\n",
    "| Package | Pins | Notes |\n",
    "|---------|------|-------|\n",
    "| **DIP** (Dual In-line) | 8-64 | Breadboard-friendly! |\n",
    "| **SIP** (Single In-line) | 4-24 | Memory modules |\n",
    "| **PGA** (Pin Grid Array) | 100+ | Old CPUs |\n",
    "\n",
    "### Surface Mount Packages (modern)\n",
    "\n",
    "| Package | Pins | Notes |\n",
    "|---------|------|-------|\n",
    "| **SOIC** | 8-28 | Standard small outline |\n",
    "| **QFP** (Quad Flat Pack) | 32-200+ | Leads on 4 sides |\n",
    "| **QFN** (Quad Flat No-lead) | 8-100+ | No leads, just pads |\n",
    "| **BGA** (Ball Grid Array) | 100-1000+ | Balls underneath |\n",
    "\n",
    "### For Our Class\n",
    "\n",
    "Educational tapeouts often use:\n",
    "- **QFN** packages (small, easy to route)\n",
    "- **Bare die** on carrier boards\n",
    "- **Chip-on-board** (wirebond directly to PCB)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-8",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Package types visualization\n",
    "fig, axes = plt.subplots(1, 4, figsize=(16, 4))\n",
    "\n",
    "# DIP\n",
    "ax = axes[0]\n",
    "ax.add_patch(Rectangle((1, 1), 3, 4, facecolor='#333', edgecolor='black', linewidth=2))\n",
    "for i in range(8):\n",
    "    ax.add_patch(Rectangle((0.5, 1.3 + i*0.4), 0.5, 0.15, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((4, 1.3 + i*0.4), 0.5, 0.15, facecolor='#C0C0C0', edgecolor='black'))\n",
    "# Notch\n",
    "ax.add_patch(Circle((2.5, 5), 0.2, facecolor='#333', edgecolor='white', linewidth=2))\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(0, 6)\n",
    "ax.set_title('DIP-16', fontsize=11, fontweight='bold')\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# QFP\n",
    "ax = axes[1]\n",
    "ax.add_patch(Rectangle((1, 1), 3, 3, facecolor='#333', edgecolor='black', linewidth=2))\n",
    "for i in range(6):\n",
    "    # Top/bottom\n",
    "    ax.add_patch(Rectangle((1.3 + i*0.4, 4), 0.15, 0.4, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((1.3 + i*0.4, 0.6), 0.15, 0.4, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    # Left/right\n",
    "    ax.add_patch(Rectangle((0.6, 1.3 + i*0.4), 0.4, 0.15, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((4, 1.3 + i*0.4), 0.4, 0.15, facecolor='#C0C0C0', edgecolor='black'))\n",
    "ax.add_patch(Circle((1.3, 3.7), 0.15, facecolor='white'))\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('QFP-48', fontsize=11, fontweight='bold')\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# QFN\n",
    "ax = axes[2]\n",
    "ax.add_patch(Rectangle((1, 1), 3, 3, facecolor='#333', edgecolor='black', linewidth=2))\n",
    "for i in range(5):\n",
    "    ax.add_patch(Rectangle((1.4 + i*0.4, 0.95), 0.2, 0.3, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((1.4 + i*0.4, 3.75), 0.2, 0.3, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((0.95, 1.4 + i*0.4), 0.3, 0.2, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    ax.add_patch(Rectangle((3.75, 1.4 + i*0.4), 0.3, 0.2, facecolor='#C0C0C0', edgecolor='black'))\n",
    "# Thermal pad\n",
    "ax.add_patch(Rectangle((1.8, 1.8), 1.4, 1.4, facecolor='#C0C0C0', edgecolor='black'))\n",
    "ax.add_patch(Circle((1.3, 3.5), 0.1, facecolor='white'))\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('QFN-20', fontsize=11, fontweight='bold')\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# BGA\n",
    "ax = axes[3]\n",
    "ax.add_patch(Rectangle((0.5, 0.5), 4, 4, facecolor='#333', edgecolor='black', linewidth=2))\n",
    "for i in range(6):\n",
    "    for j in range(6):\n",
    "        ax.add_patch(Circle((1 + i*0.6, 1 + j*0.6), 0.15, facecolor='#C0C0C0', edgecolor='black'))\n",
    "ax.add_patch(Circle((1, 3.5), 0.1, facecolor='white'))\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('BGA-36', fontsize=11, fontweight='bold')\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-wirebonding\"></a>\n",
    "# 3. Wirebonding\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "**Wirebonding** connects the die pads to the package leads using thin gold or aluminum wires.\n",
    "\n",
    "### Wirebond Diagram\n",
    "\n",
    "For your design, you need to specify:\n",
    "- Which die pad connects to which package pin\n",
    "- Power (VDD) and Ground (GND) assignments\n",
    "- Any special requirements (short wires for high-speed signals)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-11",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wirebond diagram example\n",
    "fig, ax = plt.subplots(figsize=(10, 10))\n",
    "\n",
    "# Package outline\n",
    "ax.add_patch(Rectangle((0, 0), 10, 10, facecolor='#F5F5F5', edgecolor='black', linewidth=2))\n",
    "\n",
    "# Die\n",
    "ax.add_patch(Rectangle((3, 3), 4, 4, facecolor='#4169E1', edgecolor='black', linewidth=2))\n",
    "ax.text(5, 5, 'DIE', ha='center', va='center', fontsize=14, color='white', fontweight='bold')\n",
    "\n",
    "# Package pins (simplified - 4 per side)\n",
    "pin_labels = {\n",
    "    'top': ['NC', 'TX', 'LED', 'NC'],\n",
    "    'right': ['VDD', 'BTN', 'NC', 'GND'],\n",
    "    'bottom': ['NC', 'CLK', 'RST', 'NC'],\n",
    "    'left': ['GND', 'NC', 'NC', 'VDD']\n",
    "}\n",
    "\n",
    "colors = {'VDD': '#F44336', 'GND': '#2196F3', 'CLK': '#9C27B0', \n",
    "          'RST': '#FF9800', 'TX': '#4CAF50', 'BTN': '#FFC107', \n",
    "          'LED': '#E91E63', 'NC': '#9E9E9E'}\n",
    "\n",
    "# Top pins\n",
    "for i, label in enumerate(pin_labels['top']):\n",
    "    x = 2 + i * 2\n",
    "    ax.add_patch(Rectangle((x - 0.3, 9.5), 0.6, 0.4, facecolor=colors[label], edgecolor='black'))\n",
    "    ax.text(x, 10.2, label, ha='center', fontsize=8)\n",
    "    if label != 'NC':\n",
    "        ax.plot([x, x], [9.5, 7], colors[label], linewidth=1.5)\n",
    "\n",
    "# Bottom pins\n",
    "for i, label in enumerate(pin_labels['bottom']):\n",
    "    x = 2 + i * 2\n",
    "    ax.add_patch(Rectangle((x - 0.3, 0.1), 0.6, 0.4, facecolor=colors[label], edgecolor='black'))\n",
    "    ax.text(x, -0.4, label, ha='center', fontsize=8)\n",
    "    if label != 'NC':\n",
    "        ax.plot([x, x], [0.5, 3], colors[label], linewidth=1.5)\n",
    "\n",
    "# Left pins\n",
    "for i, label in enumerate(pin_labels['left']):\n",
    "    y = 2 + i * 2\n",
    "    ax.add_patch(Rectangle((0.1, y - 0.3), 0.4, 0.6, facecolor=colors[label], edgecolor='black'))\n",
    "    ax.text(-0.4, y, label, ha='center', va='center', fontsize=8, rotation=90)\n",
    "    if label != 'NC':\n",
    "        ax.plot([0.5, 3], [y, y], colors[label], linewidth=1.5)\n",
    "\n",
    "# Right pins\n",
    "for i, label in enumerate(pin_labels['right']):\n",
    "    y = 2 + i * 2\n",
    "    ax.add_patch(Rectangle((9.5, y - 0.3), 0.4, 0.6, facecolor=colors[label], edgecolor='black'))\n",
    "    ax.text(10.4, y, label, ha='center', va='center', fontsize=8, rotation=90)\n",
    "    if label != 'NC':\n",
    "        ax.plot([9.5, 7], [y, y], colors[label], linewidth=1.5)\n",
    "\n",
    "# Die pads (simplified)\n",
    "die_pads = [\n",
    "    (3.2, 6.8, 'TX'), (5, 6.8, 'LED'),\n",
    "    (6.8, 5.5, 'VDD'), (6.8, 4.5, 'BTN'),\n",
    "    (6.8, 3.5, 'GND'),\n",
    "    (5, 3.2, 'CLK'), (4, 3.2, 'RST'),\n",
    "    (3.2, 4.5, 'GND'), (3.2, 5.5, 'VDD'),\n",
    "]\n",
    "\n",
    "for x, y, label in die_pads:\n",
    "    ax.add_patch(Rectangle((x - 0.15, y - 0.15), 0.3, 0.3, \n",
    "                           facecolor='gold', edgecolor='black'))\n",
    "\n",
    "ax.set_xlim(-1, 11)\n",
    "ax.set_ylim(-1, 11)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('Wirebond Diagram Example', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "# Legend\n",
    "ax.text(8, -0.8, 'VDD=Power  GND=Ground  NC=No Connect', fontsize=8)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-evaluation-board-design\"></a>\n",
    "# 4. Evaluation Board Design\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "An **evaluation board** (eval board) lets you test your chip by providing:\n",
    "\n",
    "| Feature | Purpose |\n",
    "|---------|--------|\n",
    "| **Power supply** | Clean VDD and GND |\n",
    "| **Decoupling capacitors** | Filter power noise |\n",
    "| **Clock source** | Crystal or oscillator |\n",
    "| **Reset circuit** | Power-on reset |\n",
    "| **I/O connectors** | Access to chip pins |\n",
    "| **Debug headers** | Logic analyzer, JTAG |\n",
    "\n",
    "### Typical Eval Board Components\n",
    "\n",
    "```\n",
    "‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê\n",
    "‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ\n",
    "‚îÇ  ‚îÇPower‚îÇ    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê      ‚îÇUSB-UART‚îÇ ‚îÇ\n",
    "‚îÇ  ‚îÇ In  ‚îÇ    ‚îÇ         ‚îÇ      ‚îÇ Bridge ‚îÇ ‚îÇ\n",
    "‚îÇ  ‚îî‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îò    ‚îÇ  YOUR   ‚îÇ      ‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ\n",
    "‚îÇ     ‚îÇ       ‚îÇ  CHIP   ‚îÇ          ‚îÇ      ‚îÇ\n",
    "‚îÇ  ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê    ‚îÇ         ‚îÇ      ‚îå‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ\n",
    "‚îÇ  ‚îÇVreg ‚îÇ    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò      ‚îÇHeaders‚îÇ  ‚îÇ\n",
    "‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò         ‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ\n",
    "‚îÇ           ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê               ‚îÇ\n",
    "‚îÇ           ‚îÇDecap ‚îÇ Xtal ‚îÇ               ‚îÇ\n",
    "‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò               ‚îÇ\n",
    "‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "### KiCad for PCB Design\n",
    "\n",
    "[KiCad](https://www.kicad.org/) is a free, open-source PCB design tool.\n",
    "\n",
    "**Basic workflow:**\n",
    "1. **Schematic** - Draw circuit connections\n",
    "2. **Footprints** - Assign physical package shapes\n",
    "3. **Layout** - Place components and route traces\n",
    "4. **Gerbers** - Export manufacturing files\n",
    "\n",
    "**PCB fabs for prototypes:**\n",
    "- JLCPCB (~$2 for 5 boards)\n",
    "- PCBWay\n",
    "- OSH Park (purple boards!)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-testing-your-chip\"></a>\n",
    "# 5. Testing Your Chip\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "### Test Setup\n",
    "\n",
    "| Equipment | Purpose |\n",
    "|-----------|--------|\n",
    "| **Power supply** | Provide VDD (often 1.8V or 3.3V) |\n",
    "| **Multimeter** | Measure voltage, current |\n",
    "| **Oscilloscope** | See digital signals |\n",
    "| **Logic analyzer** | Capture many digital signals |\n",
    "| **USB-UART adapter** | Serial communication with laptop |\n",
    "\n",
    "### Test Plan Template\n",
    "\n",
    "1. **Power-up test**\n",
    "   - Does the chip draw expected current?\n",
    "   - No smoke? (seriously, check this first!)\n",
    "\n",
    "2. **Basic functionality**\n",
    "   - Does reset work?\n",
    "   - Can you see clock activity?\n",
    "   - Do outputs toggle?\n",
    "\n",
    "3. **Feature tests**\n",
    "   - Test each feature of your design\n",
    "   - Compare to simulation results"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "### For Our Projects\n",
    "\n",
    "| Project | Test Method |\n",
    "|---------|-------------|\n",
    "| **Fortune Teller** | Press button, see output on serial terminal |\n",
    "| **Pocket Synth** | Press keys, listen to speaker |\n",
    "| **Dice Roller** | Press button, see 7-segment display |\n",
    "| **LED Messenger** | Power up, see LEDs animate |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-debug-techniques\"></a>\n",
    "# 6. Debug Techniques\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "### When Things Don't Work\n",
    "\n",
    "| Symptom | Check |\n",
    "|---------|-------|\n",
    "| **No power** | Solder joints, voltage at pins |\n",
    "| **High current** | Short circuit, wrong voltage |\n",
    "| **No activity** | Clock, reset, enable signals |\n",
    "| **Wrong output** | Input values, state machine |\n",
    "| **Glitchy output** | Power supply noise, timing |\n",
    "\n",
    "### Debug Strategies\n",
    "\n",
    "1. **Divide and conquer**\n",
    "   - Isolate which block is failing\n",
    "   - Test inputs and outputs of each block\n",
    "\n",
    "2. **Compare to simulation**\n",
    "   - Apply same inputs as testbench\n",
    "   - Do outputs match?\n",
    "\n",
    "3. **Add observability**\n",
    "   - Route internal signals to spare pins\n",
    "   - Add debug registers (if you planned ahead!)\n",
    "\n",
    "### Design for Debug (DFD)\n",
    "\n",
    "Plan ahead in your design:\n",
    "- **Spare I/O pins** for probing internal signals\n",
    "- **Bypass modes** to isolate blocks\n",
    "- **Status registers** readable via serial"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- **Packaging** protects the die and provides connectivity\n",
    "- **Wirebonding** connects die pads to package pins\n",
    "- **Eval boards** provide power, clock, and I/O access\n",
    "- **Testing** verifies your chip works in silicon\n",
    "- **Debug** requires planning and systematic approach\n",
    "\n",
    "### Homework\n",
    "1. Run final DRC/LVS on your design\n",
    "2. Document your pin assignments\n",
    "3. Create a test plan\n",
    "4. Prepare your presentation for Thursday!\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
