DECL|AdcClockSelection|member|uint32_t AdcClockSelection; /*!< Specifies ADC interface clock source.
DECL|Dfsdm1AudioClockSelection|member|uint32_t Dfsdm1AudioClockSelection; /*!< Specifies DFSDM1 audio clock source.
DECL|Dfsdm1ClockSelection|member|uint32_t Dfsdm1ClockSelection; /*!< Specifies DFSDM1 clock source.
DECL|DsiClockSelection|member|uint32_t DsiClockSelection; /*!< Specifies DSI clock source.
DECL|ErrorLimitValue|member|uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value.
DECL|FreqErrorCapture|member|uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter
DECL|FreqErrorDirection|member|uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the
DECL|HSI48CalibrationValue|member|uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator.
DECL|HSI48CalibrationValue|member|uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming.
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< Specifies I2C1 clock source.
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< Specifies I2C2 clock source.
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< Specifies I2C3 clock source.
DECL|I2c4ClockSelection|member|uint32_t I2c4ClockSelection; /*!< Specifies I2C4 clock source.
DECL|IS_RCC_ADCCLKSOURCE|macro|IS_RCC_ADCCLKSOURCE
DECL|IS_RCC_ADCCLKSOURCE|macro|IS_RCC_ADCCLKSOURCE
DECL|IS_RCC_CRS_ERRORLIMIT|macro|IS_RCC_CRS_ERRORLIMIT
DECL|IS_RCC_CRS_FREQERRORDIR|macro|IS_RCC_CRS_FREQERRORDIR
DECL|IS_RCC_CRS_HSI48CALIBRATION|macro|IS_RCC_CRS_HSI48CALIBRATION
DECL|IS_RCC_CRS_RELOADVALUE|macro|IS_RCC_CRS_RELOADVALUE
DECL|IS_RCC_CRS_SYNC_DIV|macro|IS_RCC_CRS_SYNC_DIV
DECL|IS_RCC_CRS_SYNC_POLARITY|macro|IS_RCC_CRS_SYNC_POLARITY
DECL|IS_RCC_CRS_SYNC_SOURCE|macro|IS_RCC_CRS_SYNC_SOURCE
DECL|IS_RCC_DFSDM1AUDIOCLKSOURCE|macro|IS_RCC_DFSDM1AUDIOCLKSOURCE
DECL|IS_RCC_DFSDM1CLKSOURCE|macro|IS_RCC_DFSDM1CLKSOURCE
DECL|IS_RCC_DSICLKSOURCE|macro|IS_RCC_DSICLKSOURCE
DECL|IS_RCC_I2C1CLKSOURCE|macro|IS_RCC_I2C1CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C3CLKSOURCE|macro|IS_RCC_I2C3CLKSOURCE
DECL|IS_RCC_I2C4CLKSOURCE|macro|IS_RCC_I2C4CLKSOURCE
DECL|IS_RCC_LPTIM1CLK|macro|IS_RCC_LPTIM1CLK
DECL|IS_RCC_LPTIM2CLK|macro|IS_RCC_LPTIM2CLK
DECL|IS_RCC_LPUART1CLKSOURCE|macro|IS_RCC_LPUART1CLKSOURCE
DECL|IS_RCC_LSCOSOURCE|macro|IS_RCC_LSCOSOURCE
DECL|IS_RCC_LTDCCLKSOURCE|macro|IS_RCC_LTDCCLKSOURCE
DECL|IS_RCC_OSPICLKSOURCE|macro|IS_RCC_OSPICLKSOURCE
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PLLSAI1M_VALUE|macro|IS_RCC_PLLSAI1M_VALUE
DECL|IS_RCC_PLLSAI1M_VALUE|macro|IS_RCC_PLLSAI1M_VALUE
DECL|IS_RCC_PLLSAI1N_VALUE|macro|IS_RCC_PLLSAI1N_VALUE
DECL|IS_RCC_PLLSAI1P_VALUE|macro|IS_RCC_PLLSAI1P_VALUE
DECL|IS_RCC_PLLSAI1P_VALUE|macro|IS_RCC_PLLSAI1P_VALUE
DECL|IS_RCC_PLLSAI1Q_VALUE|macro|IS_RCC_PLLSAI1Q_VALUE
DECL|IS_RCC_PLLSAI1R_VALUE|macro|IS_RCC_PLLSAI1R_VALUE
DECL|IS_RCC_PLLSAI1SOURCE|macro|IS_RCC_PLLSAI1SOURCE
DECL|IS_RCC_PLLSAI2M_VALUE|macro|IS_RCC_PLLSAI2M_VALUE
DECL|IS_RCC_PLLSAI2M_VALUE|macro|IS_RCC_PLLSAI2M_VALUE
DECL|IS_RCC_PLLSAI2N_VALUE|macro|IS_RCC_PLLSAI2N_VALUE
DECL|IS_RCC_PLLSAI2P_VALUE|macro|IS_RCC_PLLSAI2P_VALUE
DECL|IS_RCC_PLLSAI2P_VALUE|macro|IS_RCC_PLLSAI2P_VALUE
DECL|IS_RCC_PLLSAI2Q_VALUE|macro|IS_RCC_PLLSAI2Q_VALUE
DECL|IS_RCC_PLLSAI2R_VALUE|macro|IS_RCC_PLLSAI2R_VALUE
DECL|IS_RCC_PLLSAI2SOURCE|macro|IS_RCC_PLLSAI2SOURCE
DECL|IS_RCC_RNGCLKSOURCE|macro|IS_RCC_RNGCLKSOURCE
DECL|IS_RCC_RNGCLKSOURCE|macro|IS_RCC_RNGCLKSOURCE
DECL|IS_RCC_SAI1CLK|macro|IS_RCC_SAI1CLK
DECL|IS_RCC_SAI1CLK|macro|IS_RCC_SAI1CLK
DECL|IS_RCC_SAI1CLK|macro|IS_RCC_SAI1CLK
DECL|IS_RCC_SAI2CLK|macro|IS_RCC_SAI2CLK
DECL|IS_RCC_SAI2CLK|macro|IS_RCC_SAI2CLK
DECL|IS_RCC_SDMMC1CLKSOURCE|macro|IS_RCC_SDMMC1CLKSOURCE
DECL|IS_RCC_SDMMC1CLKSOURCE|macro|IS_RCC_SDMMC1CLKSOURCE
DECL|IS_RCC_SWPMI1CLKSOURCE|macro|IS_RCC_SWPMI1CLKSOURCE
DECL|IS_RCC_UART4CLKSOURCE|macro|IS_RCC_UART4CLKSOURCE
DECL|IS_RCC_UART5CLKSOURCE|macro|IS_RCC_UART5CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART2CLKSOURCE|macro|IS_RCC_USART2CLKSOURCE
DECL|IS_RCC_USART3CLKSOURCE|macro|IS_RCC_USART3CLKSOURCE
DECL|IS_RCC_USBCLKSOURCE|macro|IS_RCC_USBCLKSOURCE
DECL|IS_RCC_USBCLKSOURCE|macro|IS_RCC_USBCLKSOURCE
DECL|Lptim1ClockSelection|member|uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source.
DECL|Lptim2ClockSelection|member|uint32_t Lptim2ClockSelection; /*!< Specifies LPTIM2 clock source.
DECL|Lpuart1ClockSelection|member|uint32_t Lpuart1ClockSelection; /*!< Specifies LPUART1 clock source.
DECL|LtdcClockSelection|member|uint32_t LtdcClockSelection; /*!< Specifies LTDC clock source.
DECL|OspiClockSelection|member|uint32_t OspiClockSelection; /*!< Specifies OctoSPI clock source.
DECL|PLLSAI1ClockOut|member|uint32_t PLLSAI1ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI1 output clock to be enabled.
DECL|PLLSAI1M|member|uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock.
DECL|PLLSAI1M|member|uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock.
DECL|PLLSAI1N|member|uint32_t PLLSAI1N; /*!< PLLSAI1N: specifies the multiplication factor for PLLSAI1 VCO output clock.
DECL|PLLSAI1P|member|uint32_t PLLSAI1P; /*!< PLLSAI1P: specifies the division factor for SAI clock.
DECL|PLLSAI1Q|member|uint32_t PLLSAI1Q; /*!< PLLSAI1Q: specifies the division factor for USB/RNG/SDMMC1 clock.
DECL|PLLSAI1R|member|uint32_t PLLSAI1R; /*!< PLLSAI1R: specifies the division factor for ADC clock.
DECL|PLLSAI1Source|member|uint32_t PLLSAI1Source; /*!< PLLSAI1Source: PLLSAI1 entry clock source.
DECL|PLLSAI1|member|RCC_PLLSAI1InitTypeDef PLLSAI1; /*!< PLLSAI1 structure parameters.
DECL|PLLSAI2ClockOut|member|uint32_t PLLSAI2ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI2 output clock to be enabled.
DECL|PLLSAI2M|member|uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock.
DECL|PLLSAI2M|member|uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock.
DECL|PLLSAI2N|member|uint32_t PLLSAI2N; /*!< PLLSAI2N: specifies the multiplication factor for PLLSAI2 VCO output clock.
DECL|PLLSAI2P|member|uint32_t PLLSAI2P; /*!< PLLSAI2P: specifies the division factor for SAI clock.
DECL|PLLSAI2Q|member|uint32_t PLLSAI2Q; /*!< PLLSAI2Q: specifies the division factor for DSI clock.
DECL|PLLSAI2R|member|uint32_t PLLSAI2R; /*!< PLLSAI2R: specifies the division factor for ADC clock.
DECL|PLLSAI2Source|member|uint32_t PLLSAI2Source; /*!< PLLSAI2Source: PLLSAI2 entry clock source.
DECL|PLLSAI2|member|RCC_PLLSAI2InitTypeDef PLLSAI2; /*!< PLLSAI2 structure parameters.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|Polarity|member|uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source.
DECL|Prescaler|member|uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal.
DECL|RCC_ADCCLKSOURCE_NONE|macro|RCC_ADCCLKSOURCE_NONE
DECL|RCC_ADCCLKSOURCE_PLLSAI1|macro|RCC_ADCCLKSOURCE_PLLSAI1
DECL|RCC_ADCCLKSOURCE_PLLSAI2|macro|RCC_ADCCLKSOURCE_PLLSAI2
DECL|RCC_ADCCLKSOURCE_SYSCLK|macro|RCC_ADCCLKSOURCE_SYSCLK
DECL|RCC_CRSInitTypeDef|typedef|}RCC_CRSInitTypeDef;
DECL|RCC_CRSSynchroInfoTypeDef|typedef|}RCC_CRSSynchroInfoTypeDef;
DECL|RCC_CRS_ERRORLIMIT_DEFAULT|macro|RCC_CRS_ERRORLIMIT_DEFAULT
DECL|RCC_CRS_FLAG_ERROR_MASK|macro|RCC_CRS_FLAG_ERROR_MASK
DECL|RCC_CRS_FLAG_ERR|macro|RCC_CRS_FLAG_ERR
DECL|RCC_CRS_FLAG_ESYNC|macro|RCC_CRS_FLAG_ESYNC
DECL|RCC_CRS_FLAG_SYNCERR|macro|RCC_CRS_FLAG_SYNCERR
DECL|RCC_CRS_FLAG_SYNCMISS|macro|RCC_CRS_FLAG_SYNCMISS
DECL|RCC_CRS_FLAG_SYNCOK|macro|RCC_CRS_FLAG_SYNCOK
DECL|RCC_CRS_FLAG_SYNCWARN|macro|RCC_CRS_FLAG_SYNCWARN
DECL|RCC_CRS_FLAG_TRIMOVF|macro|RCC_CRS_FLAG_TRIMOVF
DECL|RCC_CRS_FREQERRORDIR_DOWN|macro|RCC_CRS_FREQERRORDIR_DOWN
DECL|RCC_CRS_FREQERRORDIR_UP|macro|RCC_CRS_FREQERRORDIR_UP
DECL|RCC_CRS_HSI48CALIBRATION_DEFAULT|macro|RCC_CRS_HSI48CALIBRATION_DEFAULT
DECL|RCC_CRS_IT_ERROR_MASK|macro|RCC_CRS_IT_ERROR_MASK
DECL|RCC_CRS_IT_ERR|macro|RCC_CRS_IT_ERR
DECL|RCC_CRS_IT_ESYNC|macro|RCC_CRS_IT_ESYNC
DECL|RCC_CRS_IT_SYNCERR|macro|RCC_CRS_IT_SYNCERR
DECL|RCC_CRS_IT_SYNCMISS|macro|RCC_CRS_IT_SYNCMISS
DECL|RCC_CRS_IT_SYNCOK|macro|RCC_CRS_IT_SYNCOK
DECL|RCC_CRS_IT_SYNCWARN|macro|RCC_CRS_IT_SYNCWARN
DECL|RCC_CRS_IT_TRIMOVF|macro|RCC_CRS_IT_TRIMOVF
DECL|RCC_CRS_NONE|macro|RCC_CRS_NONE
DECL|RCC_CRS_RELOADVALUE_DEFAULT|macro|RCC_CRS_RELOADVALUE_DEFAULT
DECL|RCC_CRS_SYNCERR|macro|RCC_CRS_SYNCERR
DECL|RCC_CRS_SYNCMISS|macro|RCC_CRS_SYNCMISS
DECL|RCC_CRS_SYNCOK|macro|RCC_CRS_SYNCOK
DECL|RCC_CRS_SYNCWARN|macro|RCC_CRS_SYNCWARN
DECL|RCC_CRS_SYNC_DIV128|macro|RCC_CRS_SYNC_DIV128
DECL|RCC_CRS_SYNC_DIV16|macro|RCC_CRS_SYNC_DIV16
DECL|RCC_CRS_SYNC_DIV1|macro|RCC_CRS_SYNC_DIV1
DECL|RCC_CRS_SYNC_DIV2|macro|RCC_CRS_SYNC_DIV2
DECL|RCC_CRS_SYNC_DIV32|macro|RCC_CRS_SYNC_DIV32
DECL|RCC_CRS_SYNC_DIV4|macro|RCC_CRS_SYNC_DIV4
DECL|RCC_CRS_SYNC_DIV64|macro|RCC_CRS_SYNC_DIV64
DECL|RCC_CRS_SYNC_DIV8|macro|RCC_CRS_SYNC_DIV8
DECL|RCC_CRS_SYNC_POLARITY_FALLING|macro|RCC_CRS_SYNC_POLARITY_FALLING
DECL|RCC_CRS_SYNC_POLARITY_RISING|macro|RCC_CRS_SYNC_POLARITY_RISING
DECL|RCC_CRS_SYNC_SOURCE_GPIO|macro|RCC_CRS_SYNC_SOURCE_GPIO
DECL|RCC_CRS_SYNC_SOURCE_LSE|macro|RCC_CRS_SYNC_SOURCE_LSE
DECL|RCC_CRS_SYNC_SOURCE_USB|macro|RCC_CRS_SYNC_SOURCE_USB
DECL|RCC_CRS_TIMEOUT|macro|RCC_CRS_TIMEOUT
DECL|RCC_CRS_TRIMOVF|macro|RCC_CRS_TRIMOVF
DECL|RCC_DFSDM1AUDIOCLKSOURCE_HSI|macro|RCC_DFSDM1AUDIOCLKSOURCE_HSI
DECL|RCC_DFSDM1AUDIOCLKSOURCE_MSI|macro|RCC_DFSDM1AUDIOCLKSOURCE_MSI
DECL|RCC_DFSDM1AUDIOCLKSOURCE_SAI1|macro|RCC_DFSDM1AUDIOCLKSOURCE_SAI1
DECL|RCC_DFSDM1CLKSOURCE_PCLK2|macro|RCC_DFSDM1CLKSOURCE_PCLK2
DECL|RCC_DFSDM1CLKSOURCE_SYSCLK|macro|RCC_DFSDM1CLKSOURCE_SYSCLK
DECL|RCC_DFSDM1CLKSOURCE_SYSCLK|macro|RCC_DFSDM1CLKSOURCE_SYSCLK
DECL|RCC_DSICLKSOURCE_DSIPHY|macro|RCC_DSICLKSOURCE_DSIPHY
DECL|RCC_DSICLKSOURCE_PLLSAI2|macro|RCC_DSICLKSOURCE_PLLSAI2
DECL|RCC_EXTI_LINE_LSECSS|macro|RCC_EXTI_LINE_LSECSS
DECL|RCC_I2C1CLKSOURCE_HSI|macro|RCC_I2C1CLKSOURCE_HSI
DECL|RCC_I2C1CLKSOURCE_PCLK1|macro|RCC_I2C1CLKSOURCE_PCLK1
DECL|RCC_I2C1CLKSOURCE_SYSCLK|macro|RCC_I2C1CLKSOURCE_SYSCLK
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_PCLK1|macro|RCC_I2C2CLKSOURCE_PCLK1
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C3CLKSOURCE_HSI|macro|RCC_I2C3CLKSOURCE_HSI
DECL|RCC_I2C3CLKSOURCE_PCLK1|macro|RCC_I2C3CLKSOURCE_PCLK1
DECL|RCC_I2C3CLKSOURCE_SYSCLK|macro|RCC_I2C3CLKSOURCE_SYSCLK
DECL|RCC_I2C4CLKSOURCE_HSI|macro|RCC_I2C4CLKSOURCE_HSI
DECL|RCC_I2C4CLKSOURCE_PCLK1|macro|RCC_I2C4CLKSOURCE_PCLK1
DECL|RCC_I2C4CLKSOURCE_SYSCLK|macro|RCC_I2C4CLKSOURCE_SYSCLK
DECL|RCC_LPTIM1CLKSOURCE_HSI|macro|RCC_LPTIM1CLKSOURCE_HSI
DECL|RCC_LPTIM1CLKSOURCE_LSE|macro|RCC_LPTIM1CLKSOURCE_LSE
DECL|RCC_LPTIM1CLKSOURCE_LSI|macro|RCC_LPTIM1CLKSOURCE_LSI
DECL|RCC_LPTIM1CLKSOURCE_PCLK1|macro|RCC_LPTIM1CLKSOURCE_PCLK1
DECL|RCC_LPTIM2CLKSOURCE_HSI|macro|RCC_LPTIM2CLKSOURCE_HSI
DECL|RCC_LPTIM2CLKSOURCE_LSE|macro|RCC_LPTIM2CLKSOURCE_LSE
DECL|RCC_LPTIM2CLKSOURCE_LSI|macro|RCC_LPTIM2CLKSOURCE_LSI
DECL|RCC_LPTIM2CLKSOURCE_PCLK1|macro|RCC_LPTIM2CLKSOURCE_PCLK1
DECL|RCC_LPUART1CLKSOURCE_HSI|macro|RCC_LPUART1CLKSOURCE_HSI
DECL|RCC_LPUART1CLKSOURCE_LSE|macro|RCC_LPUART1CLKSOURCE_LSE
DECL|RCC_LPUART1CLKSOURCE_PCLK1|macro|RCC_LPUART1CLKSOURCE_PCLK1
DECL|RCC_LPUART1CLKSOURCE_SYSCLK|macro|RCC_LPUART1CLKSOURCE_SYSCLK
DECL|RCC_LSCOSOURCE_LSE|macro|RCC_LSCOSOURCE_LSE
DECL|RCC_LSCOSOURCE_LSI|macro|RCC_LSCOSOURCE_LSI
DECL|RCC_LTDCCLKSOURCE_PLLSAI2_DIV16|macro|RCC_LTDCCLKSOURCE_PLLSAI2_DIV16
DECL|RCC_LTDCCLKSOURCE_PLLSAI2_DIV2|macro|RCC_LTDCCLKSOURCE_PLLSAI2_DIV2
DECL|RCC_LTDCCLKSOURCE_PLLSAI2_DIV4|macro|RCC_LTDCCLKSOURCE_PLLSAI2_DIV4
DECL|RCC_LTDCCLKSOURCE_PLLSAI2_DIV8|macro|RCC_LTDCCLKSOURCE_PLLSAI2_DIV8
DECL|RCC_OSPICLKSOURCE_MSI|macro|RCC_OSPICLKSOURCE_MSI
DECL|RCC_OSPICLKSOURCE_PLL|macro|RCC_OSPICLKSOURCE_PLL
DECL|RCC_OSPICLKSOURCE_SYSCLK|macro|RCC_OSPICLKSOURCE_SYSCLK
DECL|RCC_PERIPHCLK_ADC|macro|RCC_PERIPHCLK_ADC
DECL|RCC_PERIPHCLK_DFSDM1AUDIO|macro|RCC_PERIPHCLK_DFSDM1AUDIO
DECL|RCC_PERIPHCLK_DFSDM1|macro|RCC_PERIPHCLK_DFSDM1
DECL|RCC_PERIPHCLK_DSI|macro|RCC_PERIPHCLK_DSI
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C4|macro|RCC_PERIPHCLK_I2C4
DECL|RCC_PERIPHCLK_LPTIM1|macro|RCC_PERIPHCLK_LPTIM1
DECL|RCC_PERIPHCLK_LPTIM2|macro|RCC_PERIPHCLK_LPTIM2
DECL|RCC_PERIPHCLK_LPUART1|macro|RCC_PERIPHCLK_LPUART1
DECL|RCC_PERIPHCLK_LTDC|macro|RCC_PERIPHCLK_LTDC
DECL|RCC_PERIPHCLK_OSPI|macro|RCC_PERIPHCLK_OSPI
DECL|RCC_PERIPHCLK_RNG|macro|RCC_PERIPHCLK_RNG
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_SAI1|macro|RCC_PERIPHCLK_SAI1
DECL|RCC_PERIPHCLK_SAI2|macro|RCC_PERIPHCLK_SAI2
DECL|RCC_PERIPHCLK_SDMMC1|macro|RCC_PERIPHCLK_SDMMC1
DECL|RCC_PERIPHCLK_SWPMI1|macro|RCC_PERIPHCLK_SWPMI1
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PLLSAI1InitTypeDef|typedef|}RCC_PLLSAI1InitTypeDef;
DECL|RCC_PLLSAI2InitTypeDef|typedef|}RCC_PLLSAI2InitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_RNGCLKSOURCE_HSI48|macro|RCC_RNGCLKSOURCE_HSI48
DECL|RCC_RNGCLKSOURCE_MSI|macro|RCC_RNGCLKSOURCE_MSI
DECL|RCC_RNGCLKSOURCE_NONE|macro|RCC_RNGCLKSOURCE_NONE
DECL|RCC_RNGCLKSOURCE_PLLSAI1|macro|RCC_RNGCLKSOURCE_PLLSAI1
DECL|RCC_RNGCLKSOURCE_PLL|macro|RCC_RNGCLKSOURCE_PLL
DECL|RCC_SAI1CLKSOURCE_HSI|macro|RCC_SAI1CLKSOURCE_HSI
DECL|RCC_SAI1CLKSOURCE_PIN|macro|RCC_SAI1CLKSOURCE_PIN
DECL|RCC_SAI1CLKSOURCE_PIN|macro|RCC_SAI1CLKSOURCE_PIN
DECL|RCC_SAI1CLKSOURCE_PLLSAI1|macro|RCC_SAI1CLKSOURCE_PLLSAI1
DECL|RCC_SAI1CLKSOURCE_PLLSAI2|macro|RCC_SAI1CLKSOURCE_PLLSAI2
DECL|RCC_SAI1CLKSOURCE_PLLSAI2|macro|RCC_SAI1CLKSOURCE_PLLSAI2
DECL|RCC_SAI1CLKSOURCE_PLL|macro|RCC_SAI1CLKSOURCE_PLL
DECL|RCC_SAI1CLKSOURCE_PLL|macro|RCC_SAI1CLKSOURCE_PLL
DECL|RCC_SAI2CLKSOURCE_HSI|macro|RCC_SAI2CLKSOURCE_HSI
DECL|RCC_SAI2CLKSOURCE_PIN|macro|RCC_SAI2CLKSOURCE_PIN
DECL|RCC_SAI2CLKSOURCE_PIN|macro|RCC_SAI2CLKSOURCE_PIN
DECL|RCC_SAI2CLKSOURCE_PLLSAI1|macro|RCC_SAI2CLKSOURCE_PLLSAI1
DECL|RCC_SAI2CLKSOURCE_PLLSAI2|macro|RCC_SAI2CLKSOURCE_PLLSAI2
DECL|RCC_SAI2CLKSOURCE_PLLSAI2|macro|RCC_SAI2CLKSOURCE_PLLSAI2
DECL|RCC_SAI2CLKSOURCE_PLL|macro|RCC_SAI2CLKSOURCE_PLL
DECL|RCC_SAI2CLKSOURCE_PLL|macro|RCC_SAI2CLKSOURCE_PLL
DECL|RCC_SDMMC1CLKSOURCE_HSI48|macro|RCC_SDMMC1CLKSOURCE_HSI48
DECL|RCC_SDMMC1CLKSOURCE_MSI|macro|RCC_SDMMC1CLKSOURCE_MSI
DECL|RCC_SDMMC1CLKSOURCE_NONE|macro|RCC_SDMMC1CLKSOURCE_NONE
DECL|RCC_SDMMC1CLKSOURCE_PLLSAI1|macro|RCC_SDMMC1CLKSOURCE_PLLSAI1
DECL|RCC_SDMMC1CLKSOURCE_PLL|macro|RCC_SDMMC1CLKSOURCE_PLL
DECL|RCC_SWPMI1CLKSOURCE_HSI|macro|RCC_SWPMI1CLKSOURCE_HSI
DECL|RCC_SWPMI1CLKSOURCE_PCLK1|macro|RCC_SWPMI1CLKSOURCE_PCLK1
DECL|RCC_UART4CLKSOURCE_HSI|macro|RCC_UART4CLKSOURCE_HSI
DECL|RCC_UART4CLKSOURCE_LSE|macro|RCC_UART4CLKSOURCE_LSE
DECL|RCC_UART4CLKSOURCE_PCLK1|macro|RCC_UART4CLKSOURCE_PCLK1
DECL|RCC_UART4CLKSOURCE_SYSCLK|macro|RCC_UART4CLKSOURCE_SYSCLK
DECL|RCC_UART5CLKSOURCE_HSI|macro|RCC_UART5CLKSOURCE_HSI
DECL|RCC_UART5CLKSOURCE_LSE|macro|RCC_UART5CLKSOURCE_LSE
DECL|RCC_UART5CLKSOURCE_PCLK1|macro|RCC_UART5CLKSOURCE_PCLK1
DECL|RCC_UART5CLKSOURCE_SYSCLK|macro|RCC_UART5CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART2CLKSOURCE_HSI|macro|RCC_USART2CLKSOURCE_HSI
DECL|RCC_USART2CLKSOURCE_LSE|macro|RCC_USART2CLKSOURCE_LSE
DECL|RCC_USART2CLKSOURCE_PCLK1|macro|RCC_USART2CLKSOURCE_PCLK1
DECL|RCC_USART2CLKSOURCE_SYSCLK|macro|RCC_USART2CLKSOURCE_SYSCLK
DECL|RCC_USART3CLKSOURCE_HSI|macro|RCC_USART3CLKSOURCE_HSI
DECL|RCC_USART3CLKSOURCE_LSE|macro|RCC_USART3CLKSOURCE_LSE
DECL|RCC_USART3CLKSOURCE_PCLK1|macro|RCC_USART3CLKSOURCE_PCLK1
DECL|RCC_USART3CLKSOURCE_SYSCLK|macro|RCC_USART3CLKSOURCE_SYSCLK
DECL|RCC_USBCLKSOURCE_HSI48|macro|RCC_USBCLKSOURCE_HSI48
DECL|RCC_USBCLKSOURCE_MSI|macro|RCC_USBCLKSOURCE_MSI
DECL|RCC_USBCLKSOURCE_NONE|macro|RCC_USBCLKSOURCE_NONE
DECL|RCC_USBCLKSOURCE_PLLSAI1|macro|RCC_USBCLKSOURCE_PLLSAI1
DECL|RCC_USBCLKSOURCE_PLL|macro|RCC_USBCLKSOURCE_PLL
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC clock source.
DECL|ReloadValue|member|uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value.
DECL|ReloadValue|member|uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event.
DECL|RngClockSelection|member|uint32_t RngClockSelection; /*!< Specifies RNG clock source (warning: same source for USB and SDMMC1).
DECL|Sai1ClockSelection|member|uint32_t Sai1ClockSelection; /*!< Specifies SAI1 clock source.
DECL|Sai2ClockSelection|member|uint32_t Sai2ClockSelection; /*!< Specifies SAI2 clock source.
DECL|Sdmmc1ClockSelection|member|uint32_t Sdmmc1ClockSelection; /*!< Specifies SDMMC1 clock source (warning: same source for USB and RNG).
DECL|Source|member|uint32_t Source; /*!< Specifies the SYNC signal source.
DECL|Swpmi1ClockSelection|member|uint32_t Swpmi1ClockSelection; /*!< Specifies SWPMI1 clock source.
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< Specifies UART4 clock source.
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< Specifies UART5 clock source.
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< Specifies USART1 clock source.
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< Specifies USART2 clock source.
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< Specifies USART3 clock source.
DECL|UsbClockSelection|member|uint32_t UsbClockSelection; /*!< Specifies USB clock source (warning: same source for SDMMC1 and RNG).
DECL|__HAL_RCC_ADC_CONFIG|macro|__HAL_RCC_ADC_CONFIG
DECL|__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE|macro|__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
DECL|__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE|macro|__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
DECL|__HAL_RCC_CRS_CLEAR_FLAG|macro|__HAL_RCC_CRS_CLEAR_FLAG
DECL|__HAL_RCC_CRS_CLEAR_IT|macro|__HAL_RCC_CRS_CLEAR_IT
DECL|__HAL_RCC_CRS_DISABLE_IT|macro|__HAL_RCC_CRS_DISABLE_IT
DECL|__HAL_RCC_CRS_ENABLE_IT|macro|__HAL_RCC_CRS_ENABLE_IT
DECL|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE|macro|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
DECL|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE|macro|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
DECL|__HAL_RCC_CRS_GET_FLAG|macro|__HAL_RCC_CRS_GET_FLAG
DECL|__HAL_RCC_CRS_GET_IT_SOURCE|macro|__HAL_RCC_CRS_GET_IT_SOURCE
DECL|__HAL_RCC_CRS_RELOADVALUE_CALCULATE|macro|__HAL_RCC_CRS_RELOADVALUE_CALCULATE
DECL|__HAL_RCC_DFSDM1AUDIO_CONFIG|macro|__HAL_RCC_DFSDM1AUDIO_CONFIG
DECL|__HAL_RCC_DFSDM1_CONFIG|macro|__HAL_RCC_DFSDM1_CONFIG
DECL|__HAL_RCC_DFSDM1_CONFIG|macro|__HAL_RCC_DFSDM1_CONFIG
DECL|__HAL_RCC_DSI_CONFIG|macro|__HAL_RCC_DSI_CONFIG
DECL|__HAL_RCC_GET_ADC_SOURCE|macro|__HAL_RCC_GET_ADC_SOURCE
DECL|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE|macro|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
DECL|__HAL_RCC_GET_DFSDM1_SOURCE|macro|__HAL_RCC_GET_DFSDM1_SOURCE
DECL|__HAL_RCC_GET_DFSDM1_SOURCE|macro|__HAL_RCC_GET_DFSDM1_SOURCE
DECL|__HAL_RCC_GET_DSI_SOURCE|macro|__HAL_RCC_GET_DSI_SOURCE
DECL|__HAL_RCC_GET_I2C1_SOURCE|macro|__HAL_RCC_GET_I2C1_SOURCE
DECL|__HAL_RCC_GET_I2C2_SOURCE|macro|__HAL_RCC_GET_I2C2_SOURCE
DECL|__HAL_RCC_GET_I2C3_SOURCE|macro|__HAL_RCC_GET_I2C3_SOURCE
DECL|__HAL_RCC_GET_I2C4_SOURCE|macro|__HAL_RCC_GET_I2C4_SOURCE
DECL|__HAL_RCC_GET_LPTIM1_SOURCE|macro|__HAL_RCC_GET_LPTIM1_SOURCE
DECL|__HAL_RCC_GET_LPTIM2_SOURCE|macro|__HAL_RCC_GET_LPTIM2_SOURCE
DECL|__HAL_RCC_GET_LPUART1_SOURCE|macro|__HAL_RCC_GET_LPUART1_SOURCE
DECL|__HAL_RCC_GET_LTDC_SOURCE|macro|__HAL_RCC_GET_LTDC_SOURCE
DECL|__HAL_RCC_GET_OSPI_SOURCE|macro|__HAL_RCC_GET_OSPI_SOURCE
DECL|__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG|macro|__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG
DECL|__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG|macro|__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG
DECL|__HAL_RCC_GET_RNG_SOURCE|macro|__HAL_RCC_GET_RNG_SOURCE
DECL|__HAL_RCC_GET_SAI1_SOURCE|macro|__HAL_RCC_GET_SAI1_SOURCE
DECL|__HAL_RCC_GET_SAI1_SOURCE|macro|__HAL_RCC_GET_SAI1_SOURCE
DECL|__HAL_RCC_GET_SAI2_SOURCE|macro|__HAL_RCC_GET_SAI2_SOURCE
DECL|__HAL_RCC_GET_SAI2_SOURCE|macro|__HAL_RCC_GET_SAI2_SOURCE
DECL|__HAL_RCC_GET_SDMMC1_SOURCE|macro|__HAL_RCC_GET_SDMMC1_SOURCE
DECL|__HAL_RCC_GET_SDMMC1_SOURCE|macro|__HAL_RCC_GET_SDMMC1_SOURCE
DECL|__HAL_RCC_GET_SWPMI1_SOURCE|macro|__HAL_RCC_GET_SWPMI1_SOURCE
DECL|__HAL_RCC_GET_UART4_SOURCE|macro|__HAL_RCC_GET_UART4_SOURCE
DECL|__HAL_RCC_GET_UART5_SOURCE|macro|__HAL_RCC_GET_UART5_SOURCE
DECL|__HAL_RCC_GET_USART1_SOURCE|macro|__HAL_RCC_GET_USART1_SOURCE
DECL|__HAL_RCC_GET_USART2_SOURCE|macro|__HAL_RCC_GET_USART2_SOURCE
DECL|__HAL_RCC_GET_USART3_SOURCE|macro|__HAL_RCC_GET_USART3_SOURCE
DECL|__HAL_RCC_GET_USB_SOURCE|macro|__HAL_RCC_GET_USB_SOURCE
DECL|__HAL_RCC_I2C1_CONFIG|macro|__HAL_RCC_I2C1_CONFIG
DECL|__HAL_RCC_I2C2_CONFIG|macro|__HAL_RCC_I2C2_CONFIG
DECL|__HAL_RCC_I2C3_CONFIG|macro|__HAL_RCC_I2C3_CONFIG
DECL|__HAL_RCC_I2C4_CONFIG|macro|__HAL_RCC_I2C4_CONFIG
DECL|__HAL_RCC_LPTIM1_CONFIG|macro|__HAL_RCC_LPTIM1_CONFIG
DECL|__HAL_RCC_LPTIM2_CONFIG|macro|__HAL_RCC_LPTIM2_CONFIG
DECL|__HAL_RCC_LPUART1_CONFIG|macro|__HAL_RCC_LPUART1_CONFIG
DECL|__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG|macro|__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_IT|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_IT
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_IT|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_IT
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT|macro|__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT
DECL|__HAL_RCC_LSECSS_EXTI_GET_FLAG|macro|__HAL_RCC_LSECSS_EXTI_GET_FLAG
DECL|__HAL_RCC_LTDC_CONFIG|macro|__HAL_RCC_LTDC_CONFIG
DECL|__HAL_RCC_OSPI_CONFIG|macro|__HAL_RCC_OSPI_CONFIG
DECL|__HAL_RCC_PLLSAI1CLKOUT_DISABLE|macro|__HAL_RCC_PLLSAI1CLKOUT_DISABLE
DECL|__HAL_RCC_PLLSAI1CLKOUT_ENABLE|macro|__HAL_RCC_PLLSAI1CLKOUT_ENABLE
DECL|__HAL_RCC_PLLSAI1_CLEAR_IT|macro|__HAL_RCC_PLLSAI1_CLEAR_IT
DECL|__HAL_RCC_PLLSAI1_CONFIG|macro|__HAL_RCC_PLLSAI1_CONFIG
DECL|__HAL_RCC_PLLSAI1_CONFIG|macro|__HAL_RCC_PLLSAI1_CONFIG
DECL|__HAL_RCC_PLLSAI1_CONFIG|macro|__HAL_RCC_PLLSAI1_CONFIG
DECL|__HAL_RCC_PLLSAI1_CONFIG|macro|__HAL_RCC_PLLSAI1_CONFIG
DECL|__HAL_RCC_PLLSAI1_DISABLE_IT|macro|__HAL_RCC_PLLSAI1_DISABLE_IT
DECL|__HAL_RCC_PLLSAI1_DISABLE|macro|__HAL_RCC_PLLSAI1_DISABLE
DECL|__HAL_RCC_PLLSAI1_DIVM_CONFIG|macro|__HAL_RCC_PLLSAI1_DIVM_CONFIG
DECL|__HAL_RCC_PLLSAI1_DIVP_CONFIG|macro|__HAL_RCC_PLLSAI1_DIVP_CONFIG
DECL|__HAL_RCC_PLLSAI1_DIVP_CONFIG|macro|__HAL_RCC_PLLSAI1_DIVP_CONFIG
DECL|__HAL_RCC_PLLSAI1_DIVQ_CONFIG|macro|__HAL_RCC_PLLSAI1_DIVQ_CONFIG
DECL|__HAL_RCC_PLLSAI1_DIVR_CONFIG|macro|__HAL_RCC_PLLSAI1_DIVR_CONFIG
DECL|__HAL_RCC_PLLSAI1_ENABLE_IT|macro|__HAL_RCC_PLLSAI1_ENABLE_IT
DECL|__HAL_RCC_PLLSAI1_ENABLE|macro|__HAL_RCC_PLLSAI1_ENABLE
DECL|__HAL_RCC_PLLSAI1_GET_FLAG|macro|__HAL_RCC_PLLSAI1_GET_FLAG
DECL|__HAL_RCC_PLLSAI1_GET_IT_SOURCE|macro|__HAL_RCC_PLLSAI1_GET_IT_SOURCE
DECL|__HAL_RCC_PLLSAI1_MULN_CONFIG|macro|__HAL_RCC_PLLSAI1_MULN_CONFIG
DECL|__HAL_RCC_PLLSAI2CLKOUT_DISABLE|macro|__HAL_RCC_PLLSAI2CLKOUT_DISABLE
DECL|__HAL_RCC_PLLSAI2CLKOUT_ENABLE|macro|__HAL_RCC_PLLSAI2CLKOUT_ENABLE
DECL|__HAL_RCC_PLLSAI2_CLEAR_IT|macro|__HAL_RCC_PLLSAI2_CLEAR_IT
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_CONFIG|macro|__HAL_RCC_PLLSAI2_CONFIG
DECL|__HAL_RCC_PLLSAI2_DISABLE_IT|macro|__HAL_RCC_PLLSAI2_DISABLE_IT
DECL|__HAL_RCC_PLLSAI2_DISABLE|macro|__HAL_RCC_PLLSAI2_DISABLE
DECL|__HAL_RCC_PLLSAI2_DIVM_CONFIG|macro|__HAL_RCC_PLLSAI2_DIVM_CONFIG
DECL|__HAL_RCC_PLLSAI2_DIVP_CONFIG|macro|__HAL_RCC_PLLSAI2_DIVP_CONFIG
DECL|__HAL_RCC_PLLSAI2_DIVQ_CONFIG|macro|__HAL_RCC_PLLSAI2_DIVQ_CONFIG
DECL|__HAL_RCC_PLLSAI2_DIVR_CONFIG|macro|__HAL_RCC_PLLSAI2_DIVR_CONFIG
DECL|__HAL_RCC_PLLSAI2_ENABLE_IT|macro|__HAL_RCC_PLLSAI2_ENABLE_IT
DECL|__HAL_RCC_PLLSAI2_ENABLE|macro|__HAL_RCC_PLLSAI2_ENABLE
DECL|__HAL_RCC_PLLSAI2_GET_FLAG|macro|__HAL_RCC_PLLSAI2_GET_FLAG
DECL|__HAL_RCC_PLLSAI2_GET_IT_SOURCE|macro|__HAL_RCC_PLLSAI2_GET_IT_SOURCE
DECL|__HAL_RCC_PLLSAI2_MULN_CONFIG|macro|__HAL_RCC_PLLSAI2_MULN_CONFIG
DECL|__HAL_RCC_RNG_CONFIG|macro|__HAL_RCC_RNG_CONFIG
DECL|__HAL_RCC_SAI1_CONFIG|macro|__HAL_RCC_SAI1_CONFIG
DECL|__HAL_RCC_SAI1_CONFIG|macro|__HAL_RCC_SAI1_CONFIG
DECL|__HAL_RCC_SAI2_CONFIG|macro|__HAL_RCC_SAI2_CONFIG
DECL|__HAL_RCC_SAI2_CONFIG|macro|__HAL_RCC_SAI2_CONFIG
DECL|__HAL_RCC_SDMMC1_CONFIG|macro|__HAL_RCC_SDMMC1_CONFIG
DECL|__HAL_RCC_SDMMC1_CONFIG|macro|__HAL_RCC_SDMMC1_CONFIG
DECL|__HAL_RCC_SWPMI1_CONFIG|macro|__HAL_RCC_SWPMI1_CONFIG
DECL|__HAL_RCC_UART4_CONFIG|macro|__HAL_RCC_UART4_CONFIG
DECL|__HAL_RCC_UART5_CONFIG|macro|__HAL_RCC_UART5_CONFIG
DECL|__HAL_RCC_USART1_CONFIG|macro|__HAL_RCC_USART1_CONFIG
DECL|__HAL_RCC_USART2_CONFIG|macro|__HAL_RCC_USART2_CONFIG
DECL|__HAL_RCC_USART3_CONFIG|macro|__HAL_RCC_USART3_CONFIG
DECL|__HAL_RCC_USB_CONFIG|macro|__HAL_RCC_USB_CONFIG
DECL|__STM32L4xx_HAL_RCC_EX_H|macro|__STM32L4xx_HAL_RCC_EX_H
