 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun Mar 27 18:08:18 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U13820/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_169/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_169/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_169/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_169/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_169/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_169/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_169/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_169/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_169/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_169/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_169/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_169/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_169/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U3219/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13588/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12022/ZN (NR2D1BWP)                                    0.02       1.35 r
  U3215/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_169_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_169_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.04       1.54 f
  add_2_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04       1.58 f
  add_2_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05       1.63 r
  add_0_root_add_0_root_add_169_3/U1_19/CO (FA1D0BWP)     0.07       1.70 r
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D1BWP)     0.05       1.74 f
  out1_node2_reg[20]/D (EDFQD1BWP)                        0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        8.07


  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U14067/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_161/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_161/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_161/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_161/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_161/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_161/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_161/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_161/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_161/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_161/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_161/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_161/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_161/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U4176/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13714/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12049/ZN (NR2D1BWP)                                    0.02       1.35 r
  U4172/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04       1.54 f
  add_2_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.04       1.58 f
  add_2_root_add_0_root_add_161_3/U1_19/S (FA1D0BWP)      0.05       1.63 r
  add_0_root_add_0_root_add_161_3/U1_19/CO (FA1D0BWP)     0.07       1.70 r
  add_0_root_add_0_root_add_161_3/U1_20/Z (XOR3D1BWP)     0.05       1.74 f
  out1_node0_reg[20]/D (EDFQD1BWP)                        0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        8.07


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U13797/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13720/ZN (NR3D0BWP)                                    0.05       0.36 r
  mult_172/S2_2_1/CO (FA1D0BWP)                           0.07       0.43 r
  mult_172/S2_3_1/CO (FA1D0BWP)                           0.07       0.50 r
  mult_172/S2_4_1/CO (FA1D0BWP)                           0.07       0.57 r
  mult_172/S2_5_1/CO (FA1D0BWP)                           0.07       0.64 r
  mult_172/S2_6_1/CO (FA1D0BWP)                           0.07       0.70 r
  mult_172/S2_7_1/CO (FA1D0BWP)                           0.07       0.77 r
  mult_172/S2_8_1/CO (FA1D0BWP)                           0.07       0.84 r
  mult_172/S2_9_1/CO (FA1D0BWP)                           0.07       0.91 r
  mult_172/S2_10_1/CO (FA1D0BWP)                          0.07       0.97 r
  mult_172/S2_11_1/CO (FA1D0BWP)                          0.07       1.04 r
  mult_172/S2_12_1/CO (FA1D0BWP)                          0.07       1.11 r
  mult_172/S2_13_1/CO (FA1D0BWP)                          0.07       1.17 r
  mult_172/S4_1/S (FA1D0BWP)                              0.08       1.25 r
  U2970/Z (XOR2D1BWP)                                     0.04       1.30 f
  U13515/Z (AN2XD1BWP)                                    0.02       1.32 f
  U12006/ZN (NR2D1BWP)                                    0.02       1.34 r
  U2966/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.04       1.53 f
  add_2_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.04       1.57 f
  add_2_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05       1.61 r
  add_0_root_add_0_root_add_172_3/U1_19/CO (FA1D0BWP)     0.07       1.69 r
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D1BWP)     0.05       1.73 f
  out0_node3_reg[20]/D (EDFQD1BWP)                        0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        8.09


  Startpoint: w49[1] (input port clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[1] (in)                                             0.00       0.25 r
  U11254/ZN (INVD1BWP)                                    0.02       0.27 f
  U13530/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13518/ZN (NR3D0BWP)                                    0.05       0.36 r
  mult_173/S1_2_0/CO (FA1D0BWP)                           0.07       0.43 r
  mult_173/S1_3_0/CO (FA1D0BWP)                           0.07       0.50 r
  mult_173/S1_4_0/CO (FA1D0BWP)                           0.07       0.57 r
  mult_173/S1_5_0/CO (FA1D0BWP)                           0.07       0.64 r
  mult_173/S1_6_0/CO (FA1D0BWP)                           0.07       0.70 r
  mult_173/S1_7_0/CO (FA1D0BWP)                           0.07       0.77 r
  mult_173/S1_8_0/CO (FA1D0BWP)                           0.07       0.84 r
  mult_173/S1_9_0/CO (FA1D0BWP)                           0.07       0.91 r
  mult_173/S1_10_0/CO (FA1D0BWP)                          0.07       0.97 r
  mult_173/S1_11_0/CO (FA1D0BWP)                          0.07       1.04 r
  mult_173/S1_12_0/CO (FA1D0BWP)                          0.07       1.11 r
  mult_173/S1_13_0/CO (FA1D0BWP)                          0.07       1.17 r
  mult_173/S4_0/S (FA1D0BWP)                              0.08       1.25 f
  U4471/Z (XOR2D1BWP)                                     0.05       1.30 r
  U14456/ZN (INR2D1BWP)                                   0.04       1.34 r
  U4462/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04       1.53 f
  add_2_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04       1.56 f
  add_2_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.05       1.61 r
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.07       1.68 r
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D1BWP)     0.05       1.73 f
  out1_node3_reg[20]/D (EDFQD1BWP)                        0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        8.09


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U13879/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13818/ZN (NR3D0BWP)                                    0.04       0.36 r
  mult_168/S2_2_1/CO (FA1D0BWP)                           0.07       0.43 r
  mult_168/S2_3_1/CO (FA1D0BWP)                           0.07       0.50 r
  mult_168/S2_4_1/CO (FA1D0BWP)                           0.07       0.57 r
  mult_168/S2_5_1/CO (FA1D0BWP)                           0.07       0.63 r
  mult_168/S2_6_1/CO (FA1D0BWP)                           0.07       0.70 r
  mult_168/S2_7_1/CO (FA1D0BWP)                           0.07       0.77 r
  mult_168/S2_8_1/CO (FA1D0BWP)                           0.07       0.84 r
  mult_168/S2_9_1/CO (FA1D0BWP)                           0.07       0.90 r
  mult_168/S2_10_1/CO (FA1D0BWP)                          0.07       0.97 r
  mult_168/S2_11_1/CO (FA1D0BWP)                          0.07       1.04 r
  mult_168/S2_12_1/CO (FA1D0BWP)                          0.07       1.11 r
  mult_168/S2_13_1/CO (FA1D0BWP)                          0.07       1.17 r
  mult_168/S4_1/S (FA1D0BWP)                              0.08       1.25 r
  U3456/Z (XOR2D1BWP)                                     0.04       1.29 f
  U13587/Z (AN2XD1BWP)                                    0.02       1.32 f
  U12021/ZN (NR2D1BWP)                                    0.02       1.34 r
  U3452/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_168_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_168_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_168_3/U1_17/CO (FA1D0BWP)     0.04       1.53 f
  add_2_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04       1.56 f
  add_2_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.05       1.61 r
  add_0_root_add_0_root_add_168_3/U1_19/CO (FA1D0BWP)     0.07       1.68 r
  add_0_root_add_0_root_add_168_3/U1_20/Z (XOR3D1BWP)     0.05       1.73 f
  out0_node2_reg[20]/D (EDFQD1BWP)                        0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        8.09


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U17367/ZN (INVD1BWP)                                    0.01       0.26 f
  U14292/Z (CKBD1BWP)                                     0.02       0.28 f
  U12096/Z (CKBD1BWP)                                     0.05       0.33 f
  U14263/ZN (NR2D1BWP)                                    0.03       0.36 r
  mult_165_3/S2_2_1/CO (FA1D0BWP)                         0.08       0.44 r
  mult_165_3/S2_3_1/CO (FA1D0BWP)                         0.07       0.51 r
  mult_165_3/S2_4_1/CO (FA1D0BWP)                         0.07       0.57 r
  mult_165_3/S2_5_1/CO (FA1D0BWP)                         0.07       0.64 r
  mult_165_3/S2_6_1/CO (FA1D0BWP)                         0.07       0.71 r
  mult_165_3/S2_7_1/CO (FA1D0BWP)                         0.07       0.77 r
  mult_165_3/S2_8_1/CO (FA1D0BWP)                         0.07       0.84 r
  mult_165_3/S2_9_1/CO (FA1D0BWP)                         0.07       0.91 r
  mult_165_3/S2_10_1/CO (FA1D0BWP)                        0.07       0.98 r
  mult_165_3/S2_11_1/CO (FA1D0BWP)                        0.07       1.04 r
  mult_165_3/S2_12_1/CO (FA1D0BWP)                        0.07       1.11 r
  mult_165_3/S2_13_1/CO (FA1D0BWP)                        0.07       1.18 r
  mult_165_3/S4_1/S (FA1D0BWP)                            0.08       1.26 r
  U3567/Z (XOR2D1BWP)                                     0.04       1.30 f
  U14093/ZN (NR2D1BWP)                                    0.03       1.33 r
  U12016/ZN (NR2D1BWP)                                    0.01       1.34 f
  U3563/Z (XOR2D1BWP)                                     0.04       1.38 r
  add_2_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.06       1.44 r
  add_2_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04       1.48 r
  add_2_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04       1.52 r
  add_2_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04       1.56 r
  add_2_root_add_0_root_add_165_3/U1_19/CO (FA1D0BWP)     0.04       1.60 r
  add_2_root_add_0_root_add_165_3/U1_20/Z (XOR3D1BWP)     0.05       1.64 f
  add_0_root_add_0_root_add_165_3/U1_20/Z (XOR3D1BWP)     0.08       1.72 r
  out1_node1_reg[20]/D (EDFQD1BWP)                        0.00       1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node1_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.09


  Startpoint: w48[1] (input port clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[1] (in)                                             0.00       0.25 r
  U11246/ZN (INVD1BWP)                                    0.02       0.27 f
  U11650/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13815/ZN (NR2D1BWP)                                    0.03       0.35 r
  mult_164/S2_2_1/CO (FA1D0BWP)                           0.08       0.42 r
  mult_164/S2_3_1/CO (FA1D0BWP)                           0.07       0.49 r
  mult_164/S2_4_1/CO (FA1D0BWP)                           0.07       0.56 r
  mult_164/S2_5_1/CO (FA1D0BWP)                           0.07       0.63 r
  mult_164/S2_6_1/CO (FA1D0BWP)                           0.07       0.69 r
  mult_164/S2_7_1/CO (FA1D0BWP)                           0.07       0.76 r
  mult_164/S2_8_1/CO (FA1D0BWP)                           0.07       0.83 r
  mult_164/S2_9_1/CO (FA1D0BWP)                           0.07       0.90 r
  mult_164/S2_10_1/CO (FA1D0BWP)                          0.07       0.96 r
  mult_164/S2_11_1/CO (FA1D0BWP)                          0.07       1.03 r
  mult_164/S2_12_1/CO (FA1D0BWP)                          0.07       1.10 r
  mult_164/S2_13_1/CO (FA1D0BWP)                          0.07       1.16 r
  mult_164/S4_1/S (FA1D0BWP)                              0.08       1.24 r
  U3925/Z (XOR2D1BWP)                                     0.04       1.29 f
  U13585/Z (AN2XD1BWP)                                    0.02       1.31 f
  U12019/ZN (NR2D1BWP)                                    0.02       1.33 r
  U3921/Z (XOR2D1BWP)                                     0.04       1.37 f
  add_2_root_add_0_root_add_164_3/U1_15/CO (FA1D0BWP)     0.07       1.44 f
  add_2_root_add_0_root_add_164_3/U1_16/CO (FA1D0BWP)     0.04       1.48 f
  add_2_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.04       1.52 f
  add_2_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04       1.56 f
  add_2_root_add_0_root_add_164_3/U1_19/S (FA1D0BWP)      0.05       1.60 r
  add_0_root_add_0_root_add_164_3/U1_19/CO (FA1D0BWP)     0.07       1.68 r
  add_0_root_add_0_root_add_164_3/U1_20/Z (XOR3D1BWP)     0.05       1.72 f
  out0_node1_reg[20]/D (EDFQD1BWP)                        0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node1_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.10


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U14109/Z (CKBD1BWP)                                     0.04       0.31 f
  U14065/ZN (NR3D0BWP)                                    0.04       0.35 r
  mult_160/S2_2_1/CO (FA1D0BWP)                           0.07       0.42 r
  mult_160/S2_3_1/CO (FA1D0BWP)                           0.07       0.49 r
  mult_160/S2_4_1/CO (FA1D0BWP)                           0.07       0.55 r
  mult_160/S2_5_1/CO (FA1D0BWP)                           0.07       0.62 r
  mult_160/S2_6_1/CO (FA1D0BWP)                           0.07       0.69 r
  mult_160/S2_7_1/CO (FA1D0BWP)                           0.07       0.76 r
  mult_160/S2_8_1/CO (FA1D0BWP)                           0.07       0.82 r
  mult_160/S2_9_1/CO (FA1D0BWP)                           0.07       0.89 r
  mult_160/S2_10_1/CO (FA1D0BWP)                          0.07       0.96 r
  mult_160/S2_11_1/CO (FA1D0BWP)                          0.07       1.02 r
  mult_160/S2_12_1/CO (FA1D0BWP)                          0.07       1.09 r
  mult_160/S2_13_1/CO (FA1D0BWP)                          0.07       1.16 r
  mult_160/S4_1/S (FA1D0BWP)                              0.08       1.24 r
  U4200/Z (XOR2D1BWP)                                     0.04       1.28 f
  U13646/Z (AN2XD1BWP)                                    0.02       1.30 f
  U12037/ZN (NR2D1BWP)                                    0.02       1.32 r
  U4196/Z (XOR2D1BWP)                                     0.04       1.36 f
  add_2_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.07       1.44 f
  add_2_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04       1.47 f
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04       1.51 f
  add_2_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04       1.55 f
  add_2_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.05       1.60 r
  add_0_root_add_0_root_add_160_3/U1_19/CO (FA1D0BWP)     0.07       1.67 r
  add_0_root_add_0_root_add_160_3/U1_20/Z (XOR3D1BWP)     0.05       1.72 f
  out0_node0_reg[20]/D (EDFQD1BWP)                        0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.03       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.10


  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U13820/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_169/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_169/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_169/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_169/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_169/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_169/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_169/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_169/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_169/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_169/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_169/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_169/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_169/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U3219/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13588/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12022/ZN (NR2D1BWP)                                    0.02       1.35 r
  U3215/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_169_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_169_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.04       1.54 f
  add_2_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.04       1.58 f
  add_0_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.07       1.65 f
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05       1.70 r
  out1_node2_reg[19]/D (EDFQD1BWP)                        0.00       1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        8.11


  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U14067/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_161/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_161/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_161/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_161/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_161/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_161/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_161/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_161/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_161/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_161/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_161/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_161/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_161/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U4176/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13714/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12049/ZN (NR2D1BWP)                                    0.02       1.35 r
  U4172/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04       1.54 f
  add_2_root_add_0_root_add_161_3/U1_18/S (FA1D0BWP)      0.04       1.58 f
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.07       1.65 f
  add_0_root_add_0_root_add_161_3/U1_19/S (FA1D0BWP)      0.05       1.70 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.00       1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        8.11


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U13797/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13720/ZN (NR3D0BWP)                                    0.05       0.36 r
  mult_172/S2_2_1/CO (FA1D0BWP)                           0.07       0.43 r
  mult_172/S2_3_1/CO (FA1D0BWP)                           0.07       0.50 r
  mult_172/S2_4_1/CO (FA1D0BWP)                           0.07       0.57 r
  mult_172/S2_5_1/CO (FA1D0BWP)                           0.07       0.64 r
  mult_172/S2_6_1/CO (FA1D0BWP)                           0.07       0.70 r
  mult_172/S2_7_1/CO (FA1D0BWP)                           0.07       0.77 r
  mult_172/S2_8_1/CO (FA1D0BWP)                           0.07       0.84 r
  mult_172/S2_9_1/CO (FA1D0BWP)                           0.07       0.91 r
  mult_172/S2_10_1/CO (FA1D0BWP)                          0.07       0.97 r
  mult_172/S2_11_1/CO (FA1D0BWP)                          0.07       1.04 r
  mult_172/S2_12_1/CO (FA1D0BWP)                          0.07       1.11 r
  mult_172/S2_13_1/CO (FA1D0BWP)                          0.07       1.17 r
  mult_172/S4_1/S (FA1D0BWP)                              0.08       1.25 r
  U2970/Z (XOR2D1BWP)                                     0.04       1.30 f
  U13515/Z (AN2XD1BWP)                                    0.02       1.32 f
  U12006/ZN (NR2D1BWP)                                    0.02       1.34 r
  U2966/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.04       1.53 f
  add_2_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.04       1.57 f
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.07       1.64 f
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05       1.69 r
  out0_node3_reg[19]/D (EDFQD1BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U17367/ZN (INVD1BWP)                                    0.01       0.26 f
  U14292/Z (CKBD1BWP)                                     0.02       0.28 f
  U12096/Z (CKBD1BWP)                                     0.05       0.33 f
  U14263/ZN (NR2D1BWP)                                    0.03       0.36 r
  mult_165_3/S2_2_1/CO (FA1D0BWP)                         0.08       0.44 r
  mult_165_3/S2_3_1/CO (FA1D0BWP)                         0.07       0.51 r
  mult_165_3/S2_4_1/CO (FA1D0BWP)                         0.07       0.57 r
  mult_165_3/S2_5_1/CO (FA1D0BWP)                         0.07       0.64 r
  mult_165_3/S2_6_1/CO (FA1D0BWP)                         0.07       0.71 r
  mult_165_3/S2_7_1/CO (FA1D0BWP)                         0.07       0.77 r
  mult_165_3/S2_8_1/CO (FA1D0BWP)                         0.07       0.84 r
  mult_165_3/S2_9_1/CO (FA1D0BWP)                         0.07       0.91 r
  mult_165_3/S2_10_1/CO (FA1D0BWP)                        0.07       0.98 r
  mult_165_3/S2_11_1/CO (FA1D0BWP)                        0.07       1.04 r
  mult_165_3/S2_12_1/CO (FA1D0BWP)                        0.07       1.11 r
  mult_165_3/S2_13_1/CO (FA1D0BWP)                        0.07       1.18 r
  mult_165_3/S4_1/S (FA1D0BWP)                            0.08       1.26 r
  U3567/Z (XOR2D1BWP)                                     0.04       1.30 f
  U14093/ZN (NR2D1BWP)                                    0.03       1.33 r
  U12016/ZN (NR2D1BWP)                                    0.01       1.34 f
  U3563/Z (XOR2D1BWP)                                     0.04       1.38 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.07       1.45 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.07       1.53 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04       1.56 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04       1.60 f
  add_0_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04       1.64 f
  add_0_root_add_0_root_add_165_3/U1_19/S (FA1D0BWP)      0.05       1.69 r
  out1_node1_reg[19]/D (EDFQD1BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node1_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U17367/ZN (INVD1BWP)                                    0.01       0.26 f
  U14246/Z (CKBD1BWP)                                     0.02       0.28 f
  U12097/Z (CKBD1BWP)                                     0.05       0.33 f
  U14294/ZN (NR2D1BWP)                                    0.03       0.36 r
  mult_173_3/S2_2_1/CO (FA1D0BWP)                         0.08       0.44 r
  mult_173_3/S2_3_1/CO (FA1D0BWP)                         0.07       0.51 r
  mult_173_3/S2_4_1/CO (FA1D0BWP)                         0.07       0.57 r
  mult_173_3/S2_5_1/CO (FA1D0BWP)                         0.07       0.64 r
  mult_173_3/S2_6_1/CO (FA1D0BWP)                         0.07       0.71 r
  mult_173_3/S2_7_1/CO (FA1D0BWP)                         0.07       0.77 r
  mult_173_3/S2_8_1/CO (FA1D0BWP)                         0.07       0.84 r
  mult_173_3/S2_9_1/CO (FA1D0BWP)                         0.07       0.91 r
  mult_173_3/S2_10_1/CO (FA1D0BWP)                        0.07       0.98 r
  mult_173_3/S2_11_1/CO (FA1D0BWP)                        0.07       1.04 r
  mult_173_3/S2_12_1/CO (FA1D0BWP)                        0.07       1.11 r
  mult_173_3/S2_13_1/CO (FA1D0BWP)                        0.07       1.18 r
  mult_173_3/S4_1/S (FA1D0BWP)                            0.08       1.26 r
  U4356/Z (XOR2D1BWP)                                     0.04       1.30 f
  U14096/ZN (NR2D1BWP)                                    0.03       1.33 r
  U12008/ZN (NR2D1BWP)                                    0.01       1.34 f
  U4352/Z (XOR2D1BWP)                                     0.04       1.38 r
  add_2_root_add_0_root_add_173_3/U1_15/S (FA1D0BWP)      0.07       1.45 f
  add_0_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.07       1.53 f
  add_0_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04       1.56 f
  add_0_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04       1.60 f
  add_0_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04       1.64 f
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.05       1.69 r
  out1_node3_reg[19]/D (EDFQD1BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U13879/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13818/ZN (NR3D0BWP)                                    0.04       0.36 r
  mult_168/S2_2_1/CO (FA1D0BWP)                           0.07       0.43 r
  mult_168/S2_3_1/CO (FA1D0BWP)                           0.07       0.50 r
  mult_168/S2_4_1/CO (FA1D0BWP)                           0.07       0.57 r
  mult_168/S2_5_1/CO (FA1D0BWP)                           0.07       0.63 r
  mult_168/S2_6_1/CO (FA1D0BWP)                           0.07       0.70 r
  mult_168/S2_7_1/CO (FA1D0BWP)                           0.07       0.77 r
  mult_168/S2_8_1/CO (FA1D0BWP)                           0.07       0.84 r
  mult_168/S2_9_1/CO (FA1D0BWP)                           0.07       0.90 r
  mult_168/S2_10_1/CO (FA1D0BWP)                          0.07       0.97 r
  mult_168/S2_11_1/CO (FA1D0BWP)                          0.07       1.04 r
  mult_168/S2_12_1/CO (FA1D0BWP)                          0.07       1.11 r
  mult_168/S2_13_1/CO (FA1D0BWP)                          0.07       1.17 r
  mult_168/S4_1/S (FA1D0BWP)                              0.08       1.25 r
  U3456/Z (XOR2D1BWP)                                     0.04       1.29 f
  U13587/Z (AN2XD1BWP)                                    0.02       1.32 f
  U12021/ZN (NR2D1BWP)                                    0.02       1.34 r
  U3452/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_168_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_168_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_168_3/U1_17/CO (FA1D0BWP)     0.04       1.53 f
  add_2_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.04       1.57 f
  add_0_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.07       1.64 f
  add_0_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.05       1.69 r
  out0_node2_reg[19]/D (EDFQD1BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: w48[1] (input port clocked by clk)
  Endpoint: out0_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[1] (in)                                             0.00       0.25 r
  U11246/ZN (INVD1BWP)                                    0.02       0.27 f
  U11650/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13815/ZN (NR2D1BWP)                                    0.03       0.35 r
  mult_164/S2_2_1/CO (FA1D0BWP)                           0.08       0.42 r
  mult_164/S2_3_1/CO (FA1D0BWP)                           0.07       0.49 r
  mult_164/S2_4_1/CO (FA1D0BWP)                           0.07       0.56 r
  mult_164/S2_5_1/CO (FA1D0BWP)                           0.07       0.63 r
  mult_164/S2_6_1/CO (FA1D0BWP)                           0.07       0.69 r
  mult_164/S2_7_1/CO (FA1D0BWP)                           0.07       0.76 r
  mult_164/S2_8_1/CO (FA1D0BWP)                           0.07       0.83 r
  mult_164/S2_9_1/CO (FA1D0BWP)                           0.07       0.90 r
  mult_164/S2_10_1/CO (FA1D0BWP)                          0.07       0.96 r
  mult_164/S2_11_1/CO (FA1D0BWP)                          0.07       1.03 r
  mult_164/S2_12_1/CO (FA1D0BWP)                          0.07       1.10 r
  mult_164/S2_13_1/CO (FA1D0BWP)                          0.07       1.16 r
  mult_164/S4_1/S (FA1D0BWP)                              0.08       1.24 r
  U3925/Z (XOR2D1BWP)                                     0.04       1.29 f
  U13585/Z (AN2XD1BWP)                                    0.02       1.31 f
  U12019/ZN (NR2D1BWP)                                    0.02       1.33 r
  U3921/Z (XOR2D1BWP)                                     0.04       1.37 f
  add_2_root_add_0_root_add_164_3/U1_15/CO (FA1D0BWP)     0.07       1.44 f
  add_2_root_add_0_root_add_164_3/U1_16/CO (FA1D0BWP)     0.04       1.48 f
  add_2_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.04       1.52 f
  add_2_root_add_0_root_add_164_3/U1_18/S (FA1D0BWP)      0.04       1.56 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.07       1.63 f
  add_0_root_add_0_root_add_164_3/U1_19/S (FA1D0BWP)      0.05       1.68 r
  out0_node1_reg[19]/D (EDFQD1BWP)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node1_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.13


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U14109/Z (CKBD1BWP)                                     0.04       0.31 f
  U14065/ZN (NR3D0BWP)                                    0.04       0.35 r
  mult_160/S2_2_1/CO (FA1D0BWP)                           0.07       0.42 r
  mult_160/S2_3_1/CO (FA1D0BWP)                           0.07       0.49 r
  mult_160/S2_4_1/CO (FA1D0BWP)                           0.07       0.55 r
  mult_160/S2_5_1/CO (FA1D0BWP)                           0.07       0.62 r
  mult_160/S2_6_1/CO (FA1D0BWP)                           0.07       0.69 r
  mult_160/S2_7_1/CO (FA1D0BWP)                           0.07       0.76 r
  mult_160/S2_8_1/CO (FA1D0BWP)                           0.07       0.82 r
  mult_160/S2_9_1/CO (FA1D0BWP)                           0.07       0.89 r
  mult_160/S2_10_1/CO (FA1D0BWP)                          0.07       0.96 r
  mult_160/S2_11_1/CO (FA1D0BWP)                          0.07       1.02 r
  mult_160/S2_12_1/CO (FA1D0BWP)                          0.07       1.09 r
  mult_160/S2_13_1/CO (FA1D0BWP)                          0.07       1.16 r
  mult_160/S4_1/S (FA1D0BWP)                              0.08       1.24 r
  U4200/Z (XOR2D1BWP)                                     0.04       1.28 f
  U13646/Z (AN2XD1BWP)                                    0.02       1.30 f
  U12037/ZN (NR2D1BWP)                                    0.02       1.32 r
  U4196/Z (XOR2D1BWP)                                     0.04       1.36 f
  add_2_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.07       1.44 f
  add_2_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04       1.47 f
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04       1.51 f
  add_2_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.04       1.55 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.07       1.63 f
  add_0_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.05       1.67 r
  out0_node0_reg[19]/D (EDFQD1BWP)                        0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        8.13


  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U13820/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_169/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_169/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_169/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_169/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_169/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_169/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_169/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_169/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_169/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_169/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_169/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_169/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_169/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U3219/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13588/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12022/ZN (NR2D1BWP)                                    0.02       1.35 r
  U3215/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_169_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_169_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_169_3/U1_17/S (FA1D0BWP)      0.04       1.54 f
  add_0_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.07       1.61 f
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.05       1.66 r
  out1_node2_reg[18]/D (EDFQD1BWP)                        0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        8.15


  Startpoint: w49[2] (input port clocked by clk)
  Endpoint: out1_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[2] (in)                                             0.00       0.25 r
  U17372/ZN (INVD1BWP)                                    0.01       0.26 f
  U14145/Z (CKBD1BWP)                                     0.02       0.28 f
  U12092/Z (CKBD1BWP)                                     0.05       0.33 f
  U14067/ZN (NR3D0BWP)                                    0.04       0.37 r
  mult_161/S2_2_1/CO (FA1D0BWP)                           0.07       0.45 r
  mult_161/S2_3_1/CO (FA1D0BWP)                           0.07       0.51 r
  mult_161/S2_4_1/CO (FA1D0BWP)                           0.07       0.58 r
  mult_161/S2_5_1/CO (FA1D0BWP)                           0.07       0.65 r
  mult_161/S2_6_1/CO (FA1D0BWP)                           0.07       0.71 r
  mult_161/S2_7_1/CO (FA1D0BWP)                           0.07       0.78 r
  mult_161/S2_8_1/CO (FA1D0BWP)                           0.07       0.85 r
  mult_161/S2_9_1/CO (FA1D0BWP)                           0.07       0.92 r
  mult_161/S2_10_1/CO (FA1D0BWP)                          0.07       0.98 r
  mult_161/S2_11_1/CO (FA1D0BWP)                          0.07       1.05 r
  mult_161/S2_12_1/CO (FA1D0BWP)                          0.07       1.12 r
  mult_161/S2_13_1/CO (FA1D0BWP)                          0.07       1.18 r
  mult_161/S4_1/S (FA1D0BWP)                              0.08       1.26 r
  U4176/Z (XOR2D1BWP)                                     0.04       1.31 f
  U13714/Z (AN2XD1BWP)                                    0.02       1.33 f
  U12049/ZN (NR2D1BWP)                                    0.02       1.35 r
  U4172/Z (XOR2D1BWP)                                     0.04       1.39 f
  add_2_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.07       1.46 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.04       1.50 f
  add_2_root_add_0_root_add_161_3/U1_17/S (FA1D0BWP)      0.04       1.54 f
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.07       1.61 f
  add_0_root_add_0_root_add_161_3/U1_18/S (FA1D0BWP)      0.05       1.66 r
  out1_node0_reg[18]/D (EDFQD1BWP)                        0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        8.15


  Startpoint: w48[2] (input port clocked by clk)
  Endpoint: out0_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w48[2] (in)                                             0.00       0.25 r
  U11235/ZN (INVD1BWP)                                    0.02       0.27 f
  U13797/Z (DEL025D1BWP)                                  0.05       0.32 f
  U13720/ZN (NR3D0BWP)                                    0.05       0.36 r
  mult_172/S2_2_1/CO (FA1D0BWP)                           0.07       0.43 r
  mult_172/S2_3_1/CO (FA1D0BWP)                           0.07       0.50 r
  mult_172/S2_4_1/CO (FA1D0BWP)                           0.07       0.57 r
  mult_172/S2_5_1/CO (FA1D0BWP)                           0.07       0.64 r
  mult_172/S2_6_1/CO (FA1D0BWP)                           0.07       0.70 r
  mult_172/S2_7_1/CO (FA1D0BWP)                           0.07       0.77 r
  mult_172/S2_8_1/CO (FA1D0BWP)                           0.07       0.84 r
  mult_172/S2_9_1/CO (FA1D0BWP)                           0.07       0.91 r
  mult_172/S2_10_1/CO (FA1D0BWP)                          0.07       0.97 r
  mult_172/S2_11_1/CO (FA1D0BWP)                          0.07       1.04 r
  mult_172/S2_12_1/CO (FA1D0BWP)                          0.07       1.11 r
  mult_172/S2_13_1/CO (FA1D0BWP)                          0.07       1.17 r
  mult_172/S4_1/S (FA1D0BWP)                              0.08       1.25 r
  U2970/Z (XOR2D1BWP)                                     0.04       1.30 f
  U13515/Z (AN2XD1BWP)                                    0.02       1.32 f
  U12006/ZN (NR2D1BWP)                                    0.02       1.34 r
  U2966/Z (XOR2D1BWP)                                     0.04       1.38 f
  add_2_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.07       1.45 f
  add_2_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04       1.49 f
  add_2_root_add_0_root_add_172_3/U1_17/S (FA1D0BWP)      0.04       1.53 f
  add_0_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.07       1.60 f
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05       1.65 r
  out0_node3_reg[18]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        8.16


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U17367/ZN (INVD1BWP)                                    0.01       0.26 f
  U14292/Z (CKBD1BWP)                                     0.02       0.28 f
  U12096/Z (CKBD1BWP)                                     0.05       0.33 f
  U14263/ZN (NR2D1BWP)                                    0.03       0.36 r
  mult_165_3/S2_2_1/CO (FA1D0BWP)                         0.08       0.44 r
  mult_165_3/S2_3_1/CO (FA1D0BWP)                         0.07       0.51 r
  mult_165_3/S2_4_1/CO (FA1D0BWP)                         0.07       0.57 r
  mult_165_3/S2_5_1/CO (FA1D0BWP)                         0.07       0.64 r
  mult_165_3/S2_6_1/CO (FA1D0BWP)                         0.07       0.71 r
  mult_165_3/S2_7_1/CO (FA1D0BWP)                         0.07       0.77 r
  mult_165_3/S2_8_1/CO (FA1D0BWP)                         0.07       0.84 r
  mult_165_3/S2_9_1/CO (FA1D0BWP)                         0.07       0.91 r
  mult_165_3/S2_10_1/CO (FA1D0BWP)                        0.07       0.98 r
  mult_165_3/S2_11_1/CO (FA1D0BWP)                        0.07       1.04 r
  mult_165_3/S2_12_1/CO (FA1D0BWP)                        0.07       1.11 r
  mult_165_3/S2_13_1/CO (FA1D0BWP)                        0.07       1.18 r
  mult_165_3/S4_1/S (FA1D0BWP)                            0.08       1.26 r
  U3567/Z (XOR2D1BWP)                                     0.04       1.30 f
  U14093/ZN (NR2D1BWP)                                    0.03       1.33 r
  U12016/ZN (NR2D1BWP)                                    0.01       1.34 f
  U3563/Z (XOR2D1BWP)                                     0.04       1.38 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.07       1.45 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.07       1.53 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04       1.56 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04       1.60 f
  add_0_root_add_0_root_add_165_3/U1_18/S (FA1D0BWP)      0.05       1.65 r
  out1_node1_reg[18]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node1_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        8.16


1
