design_1_regfile_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_regfile_0_0/sim/design_1_regfile_0_0.v,
design_1_IMem_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_IMem_0_0/sim/design_1_IMem_0_0.v,
design_1_pc_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pc_0_0/sim/design_1_pc_0_0.v,
design_1_inst_decode_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_inst_decode_0_0/sim/design_1_inst_decode_0_0.v,
design_1_br_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_br_ctrl_0_0/sim/design_1_br_ctrl_0_0.v,
design_1_alu_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_alu_0_0/sim/design_1_alu_0_0.v,
design_1_mux2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.v,
design_1_mux2_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2_1_0/sim/design_1_mux2_1_0.v,
design_1_mux2_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2_2_0/sim/design_1_mux2_2_0.v,
design_1_mux2_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2_3_0/sim/design_1_mux2_3_0.v,
design_1_mux2_4_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2_4_0/sim/design_1_mux2_4_0.v,
design_1_dataext_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dataext_0_0/sim/design_1_dataext_0_0.v,
design_1_const_add4_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_const_add4_0_0/sim/design_1_const_add4_0_0.v,
design_1_DMem_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DMem_0_0/sim/design_1_DMem_0_0.v,
design_1_immext_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_immext_0_0/sim/design_1_immext_0_0.v,
design_1_control_unit_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_control_unit_0_0/sim/design_1_control_unit_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
