

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Mon Feb  4 20:24:54 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond388_i)
	6  / (!exitcond388_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 24 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 25 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 26 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 27 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 28 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_V_cast = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 31 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.70ns)   --->   "%exitcond389_i = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 32 'icmp' 'exitcond389_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 0)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 34 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 720, 1280, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 36 'specloopname' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%tmp_s = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 38 'icmp' 'tmp_s' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%tmp_518_0_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 39 'xor' 'tmp_518_0_not' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 40 'partselect' 'tmp_6' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%icmp = icmp ne i9 %tmp_6, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 41 'icmp' 'icmp' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%tmp_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.70ns)   --->   "%tmp_562_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 43 'icmp' 'tmp_562_1' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.70ns)   --->   "%tmp_3 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 44 'icmp' 'tmp_3' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 45 'trunc' 'tmp_8' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.12ns)   --->   "%tmp_5 = add i11 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 46 'add' 'tmp_5' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%tmp_68_cast = add i2 -1, %tmp_8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 47 'add' 'tmp_68_cast' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_5, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 48 'bitselect' 'tmp_10' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%rev = xor i1 %tmp_10, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 49 'xor' 'rev' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.81ns)   --->   "%tmp_7 = icmp slt i11 %tmp_5, 720" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 50 'icmp' 'tmp_7' <Predicate = (!exitcond389_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%or_cond_i424_i = and i1 %tmp_7, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 51 'and' 'or_cond_i424_i' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_5, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 52 'bitselect' 'tmp_11' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.12ns)   --->   "%p_assign_s = sub i11 1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 53 'sub' 'p_assign_s' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%p_p2_i425_i = select i1 %tmp_11, i11 %p_assign_s, i11 %tmp_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 54 'select' 'p_p2_i425_i' <Predicate = (!exitcond389_i)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 55 'trunc' 'tmp_12' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.81ns)   --->   "%tmp_9 = icmp slt i11 %p_p2_i425_i, 720" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 56 'icmp' 'tmp_9' <Predicate = (!exitcond389_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%p_assign_1 = sub i2 -2, %tmp_12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 57 'sub' 'p_assign_1' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.12ns)   --->   "%p_assign_14_1 = add i11 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 58 'add' 'p_assign_14_1' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 59 'bitselect' 'tmp_14' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 60 'bitselect' 'tmp_15' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 61 'trunc' 'tmp_20' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.12ns)   --->   "%p_assign_14_2 = add i11 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 62 'add' 'p_assign_14_2' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_2, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 63 'bitselect' 'tmp_21' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_2, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 64 'bitselect' 'tmp_24' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_25 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 65 'trunc' 'tmp_25' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%p_p2_i425_i_p_assign_s = select i1 %tmp_9, i2 %tmp_12, i2 %p_assign_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 66 'select' 'p_p2_i425_i_p_assign_s' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%y_2 = select i1 %or_cond_i424_i, i2 %tmp_68_cast, i2 %p_p2_i425_i_p_assign_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 67 'select' 'y_2' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_0_t = xor i2 %y_2, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 68 'xor' 'row_assign_13_0_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_1 = xor i2 %tmp_8, -2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 69 'xor' 'tmp_1' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%tmp_27 = sub i2 -2, %tmp_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 70 'sub' 'tmp_27' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_29 = trunc i11 %p_assign_14_1 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'trunc' 'tmp_29' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_4 = select i1 %tmp_15, i2 %tmp_27, i2 %tmp_29" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 72 'select' 'tmp_4' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_13 = select i1 %tmp_14, i2 %tmp_4, i2 %tmp_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'select' 'tmp_13' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_1_t = xor i2 %tmp_13, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 74 'xor' 'row_assign_13_1_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%tmp_16 = add i2 1, %tmp_8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'add' 'tmp_16' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_38 = xor i2 %tmp_25, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'xor' 'tmp_38' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_39 = trunc i11 %p_assign_14_2 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'trunc' 'tmp_39' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_17 = select i1 %tmp_24, i2 %tmp_38, i2 %tmp_39" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'select' 'tmp_17' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_18 = select i1 %tmp_21, i2 %tmp_17, i2 %tmp_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'select' 'tmp_18' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_2_t = xor i2 %tmp_18, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'xor' 'row_assign_13_2_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'br' <Predicate = (!exitcond389_i)> <Delay = 1.66>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 82 'ret' <Predicate = (exitcond389_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.39>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge413.i ]"   --->   Operation 83 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.81ns)   --->   "%exitcond388_i = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'icmp' 'exitcond388_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'partselect' 'tmp_40' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.70ns)   --->   "%icmp1 = icmp ne i10 %tmp_40, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'icmp' 'icmp1' <Predicate = (!exitcond388_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (2.12ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'bitselect' 'tmp_41' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_41, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'xor' 'rev1' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.92ns)   --->   "%tmp_22 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'icmp' 'tmp_22' <Predicate = (!exitcond388_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_22, %rev1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'and' 'or_cond_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'bitselect' 'tmp_42' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.12ns)   --->   "%p_assign_3 = sub i12 1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'sub' 'p_assign_3' <Predicate = (!exitcond388_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.68ns)   --->   "%p_p2_i_i = select i1 %tmp_42, i12 %p_assign_3, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'select' 'p_p2_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.92ns)   --->   "%tmp_23 = icmp slt i12 %p_p2_i_i, 1280" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'icmp' 'tmp_23' <Predicate = (!exitcond388_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.13ns)   --->   "%p_assign_4 = sub i12 -1538, %p_p2_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'sub' 'p_assign_4' <Predicate = (!exitcond388_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_5 = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_assign_4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'select' 'p_assign_5' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i12 %p_assign_5 to i13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'zext' 'sel_tmp_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_26_not = xor i1 %tmp_22, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'xor' 'tmp_26_not' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_41, %tmp_26_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'or' 'sel_tmp7' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_23, %sel_tmp7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'and' 'sel_tmp8' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.68ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast, i13 %sel_tmp_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'select' 'x' <Predicate = (!exitcond388_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'trunc' 'tmp_43' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_22, %tmp_518_0_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'or' 'brmerge' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'br' <Predicate = (!exitcond388_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.0", label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_562_1, label %"operator().exit466.i.1", label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.2", label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv"   --->   Operation 113 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader390.i.preheader.0, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'and' 'or_cond_i' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i_ifconv", label %._crit_edge413.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i13 %x to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'sext' 'col_assign_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_26 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'zext' 'tmp_26' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 126 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 0)"   --->   Operation 127 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s"   --->   Operation 128 'load' 'right_border_buf_0_7' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1"   --->   Operation 129 'load' 'right_border_buf_0_8' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2"   --->   Operation 130 'load' 'right_border_buf_0_9' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3"   --->   Operation 131 'load' 'right_border_buf_0_10' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4"   --->   Operation 132 'load' 'right_border_buf_0_11' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'specregionbegin' 'tmp_19' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'specpipeline' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%col_assign_6_t = xor i2 %tmp_43, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'xor' 'col_assign_6_t' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.78ns)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'mux' 'tmp_28' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.04ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_28" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 141 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 142 [1/1] (1.78ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'mux' 'tmp_30' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.04ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_30" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 145 [1/1] (1.78ns)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 145 'mux' 'tmp_31' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.04ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_31" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 146 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (3.90ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'read' 'tmp_50' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 148 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_562_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_562_1)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'load' 'right_border_buf_0_12' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'load' 'right_border_buf_0_13' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 158 [1/1] (3.90ns)   --->   "%tmp_45 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 158 'read' 'tmp_45' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %tmp_45, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.78ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'mux' 'tmp_32' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_3, i8 %tmp_32, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.78ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_1_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'mux' 'tmp_33' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_3, i8 %tmp_33, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.78ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_2_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'mux' 'tmp_34' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_3, i8 %tmp_34, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%OP1_V_1_1_cast = zext i8 %src_kernel_win_0_va_11 to i21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'zext' 'OP1_V_1_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (7.18ns)   --->   "%r_V_10_1_1 = mul i21 %OP1_V_1_1_cast, 4465" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'mul' 'r_V_10_1_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.60>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'load' 'src_kernel_win_0_va_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%OP1_V_0_cast_cast = zext i8 %src_kernel_win_0_va_14 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'zext' 'OP1_V_0_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'bitconcatenate' 'p_shl1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i19 %p_shl1 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'zext' 'p_shl1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'bitconcatenate' 'p_shl2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'zext' 'p_shl2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.25ns)   --->   "%r_V_10_0_1 = sub i20 %p_shl1_cast, %p_shl2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'sub' 'r_V_10_0_1' <Predicate = (or_cond_i)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_10_0_1_cast = sext i20 %r_V_10_0_1 to i24" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'sext' 'r_V_10_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_606_0_1_cast = zext i24 %r_V_10_0_1_cast to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'zext' 'tmp_606_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast_cast = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'zext' 'OP1_V_0_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_s = add i9 %OP1_V_0_cast_cast, %OP1_V_0_2_cast_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'add' 'r_V_s' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_cast = zext i9 %r_V_s to i19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'zext' 'r_V_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (3.36ns)   --->   "%tmp1 = mul i19 %r_V_cast, 936" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 194 'mul' 'tmp1' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i19 %tmp1 to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 195 'zext' 'tmp1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.82ns)   --->   "%p_Val2_91_0_2 = add i25 %tmp1_cast, %tmp_606_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 196 'add' 'p_Val2_91_0_2' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 197 'bitconcatenate' 'p_shl3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i19 %p_shl3 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'zext' 'p_shl3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 199 'bitconcatenate' 'p_shl4' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 200 'zext' 'p_shl4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (2.25ns)   --->   "%r_V_10_1 = sub i20 %p_shl3_cast, %p_shl4_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 201 'sub' 'r_V_10_1' <Predicate = (or_cond_i)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl5 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 202 'bitconcatenate' 'p_shl5' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i19 %p_shl5 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 203 'zext' 'p_shl5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 204 'bitconcatenate' 'p_shl6' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 205 'zext' 'p_shl6_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (2.25ns)   --->   "%r_V_10_1_2 = sub i20 %p_shl5_cast, %p_shl6_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 206 'sub' 'r_V_10_1_2' <Predicate = (or_cond_i)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%r_V_10_1_2_cast = sext i20 %r_V_10_1_2 to i24" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 207 'sext' 'r_V_10_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_606_1_2_cast_cas = zext i24 %r_V_10_1_2_cast to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 208 'zext' 'tmp_606_1_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'zext' 'OP1_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (3.36ns)   --->   "%r_V_10_2 = mul i19 %OP1_V_2_cast, 936" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'mul' 'r_V_10_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_606_2_cast_cast = zext i19 %r_V_10_2 to i21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'zext' 'tmp_606_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (3.82ns)   --->   "%tmp4 = add i21 %r_V_10_1_1, %tmp_606_2_cast_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i21 %tmp4 to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'zext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (2.42ns)   --->   "%tmp3 = add i25 %tmp4_cast, %tmp_606_1_2_cast_cas" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_19)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'specregionend' 'empty' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 9.67>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%p_Val2_91_0_2_cast = zext i25 %p_Val2_91_0_2 to i26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'zext' 'p_Val2_91_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%r_V_10_1_cast = sext i20 %r_V_10_1 to i24" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'sext' 'r_V_10_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_606_1_cast = zext i24 %r_V_10_1_cast to i26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'zext' 'tmp_606_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i26 %p_Val2_91_0_2_cast, %tmp_606_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'add' 'tmp2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i25 %tmp3 to i26" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'zext' 'tmp3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (4.32ns) (root node of TernaryAdder)   --->   "%p_Val2_91_2 = add i26 %tmp3_cast, %tmp2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'add' 'p_Val2_91_2' <Predicate = (or_cond_i)> <Delay = 4.32> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_91_2_cast = zext i26 %p_Val2_91_2 to i27" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'zext' 'p_Val2_91_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'bitconcatenate' 'p_shl7' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7 to i20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'zext' 'p_shl7_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (2.25ns)   --->   "%r_V_10_2_1 = sub i20 %p_shl_cast, %p_shl7_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'sub' 'r_V_10_2_1' <Predicate = (or_cond_i)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%r_V_10_2_1_cast = sext i20 %r_V_10_2_1 to i24" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'sext' 'r_V_10_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_606_2_1_cast_cas = zext i24 %r_V_10_2_1_cast to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'zext' 'tmp_606_2_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'zext' 'OP1_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (3.36ns)   --->   "%r_V_10_2_2 = mul i19 %OP1_V_2_2_cast, 936" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'mul' 'r_V_10_2_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_606_2_2_cast_cas = zext i19 %r_V_10_2_2 to i25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'zext' 'tmp_606_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (3.82ns)   --->   "%tmp5 = add i25 %tmp_606_2_1_cast_cas, %tmp_606_2_2_cast_cas" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i25 %tmp5 to i27" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'zext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (2.49ns)   --->   "%p_Val2_1 = add i27 %tmp5_cast, %p_Val2_91_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_1, i32 14, i32 21)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'partselect' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 13)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 245 'bitselect' 'tmp_46' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_1, i32 22, i32 26)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 246 'partselect' 'tmp_35' <Predicate = (or_cond_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_4_i_i = zext i1 %tmp_46 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 247 'zext' 'tmp_4_i_i' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 21)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 248 'bitselect' 'tmp_47' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (2.11ns)   --->   "%p_Val2_3 = add i8 %p_Val2_2, %tmp_4_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 249 'add' 'p_Val2_3' <Predicate = (or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 250 'bitselect' 'tmp_48' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_Result_4_i_i = xor i1 %tmp_47, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 251 'xor' 'not_Result_4_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%carry = or i1 %tmp_48, %not_Result_4_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 252 'or' 'carry' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_35, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 253 'icmp' 'Range1_all_zeros' <Predicate = (or_cond_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%brmerge_i_i_not_i_i = and i1 %Range1_all_zeros, %carry" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 254 'and' 'brmerge_i_i_not_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_3, i8 -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 255 'select' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 256 'write' <Predicate = (or_cond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 257 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 258 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_1   (alloca           ) [ 0011111111]
right_border_buf_0_2   (alloca           ) [ 0011111111]
right_border_buf_0_3   (alloca           ) [ 0011111111]
right_border_buf_0_4   (alloca           ) [ 0011111111]
right_border_buf_0_5   (alloca           ) [ 0011111111]
StgValue_22            (specinterface    ) [ 0000000000]
StgValue_23            (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
StgValue_29            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond389_i          (icmp             ) [ 0011111111]
StgValue_33            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_35            (br               ) [ 0000000000]
StgValue_36            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_518_0_not          (xor              ) [ 0001111110]
tmp_6                  (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_2                  (icmp             ) [ 0001111110]
tmp_562_1              (icmp             ) [ 0001111110]
tmp_3                  (icmp             ) [ 0001111110]
tmp_8                  (trunc            ) [ 0000000000]
tmp_5                  (add              ) [ 0000000000]
tmp_68_cast            (add              ) [ 0000000000]
tmp_10                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_7                  (icmp             ) [ 0000000000]
or_cond_i424_i         (and              ) [ 0000000000]
tmp_11                 (bitselect        ) [ 0000000000]
p_assign_s             (sub              ) [ 0000000000]
p_p2_i425_i            (select           ) [ 0000000000]
tmp_12                 (trunc            ) [ 0000000000]
tmp_9                  (icmp             ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_assign_14_1          (add              ) [ 0000000000]
tmp_14                 (bitselect        ) [ 0000000000]
tmp_15                 (bitselect        ) [ 0000000000]
tmp_20                 (trunc            ) [ 0000000000]
p_assign_14_2          (add              ) [ 0000000000]
tmp_21                 (bitselect        ) [ 0000000000]
tmp_24                 (bitselect        ) [ 0000000000]
tmp_25                 (trunc            ) [ 0000000000]
p_p2_i425_i_p_assign_s (select           ) [ 0000000000]
y_2                    (select           ) [ 0000000000]
row_assign_13_0_t      (xor              ) [ 0001111110]
tmp_1                  (xor              ) [ 0000000000]
tmp_27                 (sub              ) [ 0000000000]
tmp_29                 (trunc            ) [ 0000000000]
tmp_4                  (select           ) [ 0000000000]
tmp_13                 (select           ) [ 0000000000]
row_assign_13_1_t      (xor              ) [ 0001111110]
tmp_16                 (add              ) [ 0000000000]
tmp_38                 (xor              ) [ 0000000000]
tmp_39                 (trunc            ) [ 0000000000]
tmp_17                 (select           ) [ 0000000000]
tmp_18                 (select           ) [ 0000000000]
row_assign_13_2_t      (xor              ) [ 0001111110]
StgValue_81            (br               ) [ 0011111111]
StgValue_82            (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
t_V_3_cast             (zext             ) [ 0000000000]
exitcond388_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_40                 (partselect       ) [ 0000000000]
icmp1                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_41                 (bitselect        ) [ 0000000000]
rev1                   (xor              ) [ 0000000000]
tmp_22                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_42                 (bitselect        ) [ 0000000000]
p_assign_3             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast          (sext             ) [ 0000000000]
tmp_23                 (icmp             ) [ 0000000000]
p_assign_4             (sub              ) [ 0000000000]
p_assign_5             (select           ) [ 0000000000]
sel_tmp_cast           (zext             ) [ 0000000000]
tmp_26_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_43                 (trunc            ) [ 0001110000]
brmerge                (or               ) [ 0001110000]
StgValue_108           (br               ) [ 0000000000]
StgValue_109           (br               ) [ 0000000000]
StgValue_110           (br               ) [ 0000000000]
StgValue_111           (br               ) [ 0000000000]
StgValue_112           (br               ) [ 0000000000]
StgValue_113           (br               ) [ 0000000000]
StgValue_114           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_116           (br               ) [ 0000000000]
StgValue_117           (br               ) [ 0000000000]
col_assign_cast        (sext             ) [ 0000000000]
tmp_26                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_6   (load             ) [ 0000000000]
StgValue_127           (speclooptripcount) [ 0000000000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
StgValue_133           (specloopname     ) [ 0000000000]
tmp_19                 (specregionbegin  ) [ 0001001000]
StgValue_135           (specpipeline     ) [ 0000000000]
StgValue_136           (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
col_assign_6_t         (xor              ) [ 0000000000]
tmp_28                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_30                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_31                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_50                 (read             ) [ 0000000000]
StgValue_148           (store            ) [ 0000000000]
StgValue_149           (br               ) [ 0000000000]
StgValue_150           (store            ) [ 0000000000]
StgValue_151           (br               ) [ 0000000000]
StgValue_152           (store            ) [ 0000000000]
StgValue_153           (br               ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
StgValue_156           (store            ) [ 0000000000]
StgValue_157           (store            ) [ 0000000000]
tmp_45                 (read             ) [ 0000000000]
StgValue_159           (store            ) [ 0000000000]
StgValue_160           (store            ) [ 0000000000]
StgValue_161           (store            ) [ 0000000000]
StgValue_162           (store            ) [ 0000000000]
StgValue_163           (store            ) [ 0000000000]
StgValue_164           (store            ) [ 0000000000]
StgValue_165           (store            ) [ 0000000000]
StgValue_166           (br               ) [ 0000000000]
tmp_32                 (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0001001100]
tmp_33                 (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0001001000]
tmp_34                 (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0001001000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
OP1_V_1_1_cast         (zext             ) [ 0000000000]
r_V_10_1_1             (mul              ) [ 0001001000]
src_kernel_win_0_va_16 (load             ) [ 0001001000]
StgValue_177           (store            ) [ 0000000000]
src_kernel_win_0_va_9  (load             ) [ 0001000100]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_12 (load             ) [ 0000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
OP1_V_0_cast_cast      (zext             ) [ 0000000000]
p_shl1                 (bitconcatenate   ) [ 0000000000]
p_shl1_cast            (zext             ) [ 0000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000]
p_shl2_cast            (zext             ) [ 0000000000]
r_V_10_0_1             (sub              ) [ 0000000000]
r_V_10_0_1_cast        (sext             ) [ 0000000000]
tmp_606_0_1_cast       (zext             ) [ 0000000000]
OP1_V_0_2_cast_cast    (zext             ) [ 0000000000]
r_V_s                  (add              ) [ 0000000000]
r_V_cast               (zext             ) [ 0000000000]
tmp1                   (mul              ) [ 0000000000]
tmp1_cast              (zext             ) [ 0000000000]
p_Val2_91_0_2          (add              ) [ 0001000100]
p_shl3                 (bitconcatenate   ) [ 0000000000]
p_shl3_cast            (zext             ) [ 0000000000]
p_shl4                 (bitconcatenate   ) [ 0000000000]
p_shl4_cast            (zext             ) [ 0000000000]
r_V_10_1               (sub              ) [ 0001000100]
p_shl5                 (bitconcatenate   ) [ 0000000000]
p_shl5_cast            (zext             ) [ 0000000000]
p_shl6                 (bitconcatenate   ) [ 0000000000]
p_shl6_cast            (zext             ) [ 0000000000]
r_V_10_1_2             (sub              ) [ 0000000000]
r_V_10_1_2_cast        (sext             ) [ 0000000000]
tmp_606_1_2_cast_cas   (zext             ) [ 0000000000]
OP1_V_2_cast           (zext             ) [ 0000000000]
r_V_10_2               (mul              ) [ 0000000000]
tmp_606_2_cast_cast    (zext             ) [ 0000000000]
tmp4                   (add              ) [ 0000000000]
tmp4_cast              (zext             ) [ 0000000000]
tmp3                   (add              ) [ 0001000100]
src_kernel_win_0_va_15 (load             ) [ 0000000000]
src_kernel_win_0_va_17 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_218           (store            ) [ 0000000000]
StgValue_219           (store            ) [ 0000000000]
StgValue_220           (store            ) [ 0000000000]
StgValue_221           (store            ) [ 0000000000]
StgValue_222           (store            ) [ 0000000000]
StgValue_223           (br               ) [ 0011111111]
p_Val2_91_0_2_cast     (zext             ) [ 0000000000]
r_V_10_1_cast          (sext             ) [ 0000000000]
tmp_606_1_cast         (zext             ) [ 0000000000]
tmp2                   (add              ) [ 0000000000]
tmp3_cast              (zext             ) [ 0000000000]
p_Val2_91_2            (add              ) [ 0000000000]
p_Val2_91_2_cast       (zext             ) [ 0000000000]
p_shl                  (bitconcatenate   ) [ 0000000000]
p_shl_cast             (zext             ) [ 0000000000]
p_shl7                 (bitconcatenate   ) [ 0000000000]
p_shl7_cast            (zext             ) [ 0000000000]
r_V_10_2_1             (sub              ) [ 0000000000]
r_V_10_2_1_cast        (sext             ) [ 0000000000]
tmp_606_2_1_cast_cas   (zext             ) [ 0000000000]
OP1_V_2_2_cast         (zext             ) [ 0000000000]
r_V_10_2_2             (mul              ) [ 0000000000]
tmp_606_2_2_cast_cas   (zext             ) [ 0000000000]
tmp5                   (add              ) [ 0000000000]
tmp5_cast              (zext             ) [ 0000000000]
p_Val2_1               (add              ) [ 0001000010]
p_Val2_2               (partselect       ) [ 0001000010]
tmp_46                 (bitselect        ) [ 0001000010]
tmp_35                 (partselect       ) [ 0001000010]
tmp_4_i_i              (zext             ) [ 0000000000]
tmp_47                 (bitselect        ) [ 0000000000]
p_Val2_3               (add              ) [ 0000000000]
tmp_48                 (bitselect        ) [ 0000000000]
not_Result_4_i_i       (xor              ) [ 0000000000]
carry                  (or               ) [ 0000000000]
Range1_all_zeros       (icmp             ) [ 0000000000]
brmerge_i_i_not_i_i    (and              ) [ 0000000000]
p_Val2_s               (select           ) [ 0000000000]
StgValue_256           (write            ) [ 0000000000]
StgValue_257           (br               ) [ 0000000000]
empty_90               (specregionend    ) [ 0000000000]
StgValue_259           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_va_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_va_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_kernel_win_0_va_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="right_border_buf_0_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="right_border_buf_0_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="right_border_buf_0_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_0_val_3_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_0_val_4_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_buf_0_val_5_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_50/5 tmp_45/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_256_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_256/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="1"/>
<pin id="285" dir="0" index="4" bw="11" slack="0"/>
<pin id="286" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
<pin id="288" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_152/5 StgValue_159/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_buf_0_val_4_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="280" dir="0" index="4" bw="11" slack="0"/>
<pin id="281" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
<pin id="283" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_150/5 StgValue_157/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_buf_0_val_5_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="1"/>
<pin id="275" dir="0" index="4" bw="11" slack="0"/>
<pin id="276" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
<pin id="278" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_148/5 StgValue_156/5 "/>
</bind>
</comp>

<comp id="292" class="1005" name="t_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="t_V_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="t_V_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="t_V_2_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="t_V_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond389_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_518_0_not_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_518_0_not/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="5" slack="0"/>
<pin id="347" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_562_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_562_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_8_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_68_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68_cast/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_10_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="rev_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="0" index="1" bw="11" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_cond_i424_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_11_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_assign_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_s/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_p2_i425_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="0"/>
<pin id="435" dir="0" index="2" bw="11" slack="0"/>
<pin id="436" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_12_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_assign_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_assign_14_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_14_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_15_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="11" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_20_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_assign_14_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_2/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_21_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_24_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_25_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_p2_i425_i_p_assign_s_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="0" index="2" bw="2" slack="0"/>
<pin id="512" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_p_assign_s/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="y_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="row_assign_13_0_t_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_0_t/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_27_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_29_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_4_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="0" index="2" bw="2" slack="0"/>
<pin id="550" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_13_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="row_assign_13_1_t_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_1_t/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_16_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_38_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_39_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_17_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_18_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="0" index="2" bw="2" slack="0"/>
<pin id="596" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="row_assign_13_2_t_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_2_t/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="t_V_3_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond388_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="0" index="1" bw="11" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="j_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_40_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="0" index="3" bw="5" slack="0"/>
<pin id="627" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="ImagLoc_x_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="11" slack="0"/>
<pin id="641" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_41_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="12" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="rev1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_22_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="0"/>
<pin id="660" dir="0" index="1" bw="12" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_cond_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_42_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="12" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_assign_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_p2_i_i_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="12" slack="0"/>
<pin id="687" dir="0" index="2" bw="12" slack="0"/>
<pin id="688" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_p2_i_i_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_23_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_assign_4_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_assign_5_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="12" slack="0"/>
<pin id="711" dir="0" index="2" bw="12" slack="0"/>
<pin id="712" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sel_tmp_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_26_not_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26_not/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sel_tmp7_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sel_tmp8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="x_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="12" slack="0"/>
<pin id="741" dir="0" index="2" bw="12" slack="0"/>
<pin id="742" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_43_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="13" slack="0"/>
<pin id="748" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="brmerge_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="1"/>
<pin id="753" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="or_cond_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="col_assign_cast_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="13" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_26_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="right_border_buf_0_6_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="4"/>
<pin id="772" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="right_border_buf_0_7_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="4"/>
<pin id="775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="right_border_buf_0_8_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="4"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="right_border_buf_0_9_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="4"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="right_border_buf_0_10_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="4"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="right_border_buf_0_11_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="4"/>
<pin id="787" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="col_assign_6_t_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="2"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_6_t/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_28_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="0"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="0" index="3" bw="1" slack="0"/>
<pin id="798" dir="0" index="4" bw="2" slack="0"/>
<pin id="799" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="col_buf_0_val_0_0_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="2"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="0" index="2" bw="8" slack="0"/>
<pin id="809" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_30_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="0" index="2" bw="8" slack="0"/>
<pin id="816" dir="0" index="3" bw="1" slack="0"/>
<pin id="817" dir="0" index="4" bw="2" slack="0"/>
<pin id="818" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="col_buf_0_val_1_0_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="2"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="0"/>
<pin id="828" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_31_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="0" index="3" bw="1" slack="0"/>
<pin id="836" dir="0" index="4" bw="2" slack="0"/>
<pin id="837" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="col_buf_0_val_2_0_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="2"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="0" index="2" bw="8" slack="0"/>
<pin id="847" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="right_border_buf_0_12_load_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="4"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="right_border_buf_0_13_load_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="4"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_160_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="4"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="StgValue_161_store_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="4"/>
<pin id="864" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="StgValue_162_store_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="4"/>
<pin id="869" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="StgValue_163_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="4"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="StgValue_164_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="4"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="StgValue_165_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="4"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_32_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="0" index="3" bw="8" slack="0"/>
<pin id="891" dir="0" index="4" bw="2" slack="3"/>
<pin id="892" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="src_kernel_win_0_va_6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="3"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="8" slack="0"/>
<pin id="901" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_33_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="8" slack="0"/>
<pin id="908" dir="0" index="3" bw="8" slack="0"/>
<pin id="909" dir="0" index="4" bw="2" slack="3"/>
<pin id="910" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="src_kernel_win_0_va_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="3"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_34_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="0" index="2" bw="8" slack="0"/>
<pin id="926" dir="0" index="3" bw="8" slack="0"/>
<pin id="927" dir="0" index="4" bw="2" slack="3"/>
<pin id="928" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="src_kernel_win_0_va_8_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="3"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="0" index="2" bw="8" slack="0"/>
<pin id="937" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_11_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="4"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="OP1_V_1_1_cast_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1_cast/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="src_kernel_win_0_va_16_load_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="4"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="StgValue_177_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="4"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="src_kernel_win_0_va_9_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="5"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="958" class="1004" name="src_kernel_win_0_va_10_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="5"/>
<pin id="960" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="src_kernel_win_0_va_12_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="5"/>
<pin id="963" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="src_kernel_win_0_va_13_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="5"/>
<pin id="966" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="src_kernel_win_0_va_14_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="5"/>
<pin id="969" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="OP1_V_0_cast_cast_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_shl1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="19" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="p_shl1_cast_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="19" slack="0"/>
<pin id="984" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="p_shl2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="p_shl2_cast_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="0"/>
<pin id="996" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="r_V_10_0_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="19" slack="0"/>
<pin id="1000" dir="0" index="1" bw="10" slack="0"/>
<pin id="1001" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_0_1/6 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="r_V_10_0_1_cast_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="20" slack="0"/>
<pin id="1006" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_606_0_1_cast_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="20" slack="0"/>
<pin id="1010" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_606_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="OP1_V_0_2_cast_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="p_shl3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="19" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="0" index="2" bw="1" slack="0"/>
<pin id="1019" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_shl3_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="19" slack="0"/>
<pin id="1025" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_shl4_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="10" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_shl4_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="r_V_10_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="19" slack="0"/>
<pin id="1041" dir="0" index="1" bw="10" slack="0"/>
<pin id="1042" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_shl5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="19" slack="0"/>
<pin id="1047" dir="0" index="1" bw="8" slack="1"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_shl5_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="19" slack="0"/>
<pin id="1054" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_shl6_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="1"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_shl6_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="10" slack="0"/>
<pin id="1065" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_10_1_2_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="19" slack="0"/>
<pin id="1069" dir="0" index="1" bw="10" slack="0"/>
<pin id="1070" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1_2/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="r_V_10_1_2_cast_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="20" slack="0"/>
<pin id="1075" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_606_1_2_cast_cas_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="20" slack="0"/>
<pin id="1079" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_606_1_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="OP1_V_2_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp4_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="21" slack="0"/>
<pin id="1087" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="21" slack="0"/>
<pin id="1090" dir="0" index="1" bw="24" slack="0"/>
<pin id="1091" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="src_kernel_win_0_va_15_load_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="5"/>
<pin id="1096" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="src_kernel_win_0_va_17_load_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="5"/>
<pin id="1099" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="StgValue_218_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="0" index="1" bw="8" slack="5"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="StgValue_219_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="0" index="1" bw="8" slack="5"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_219/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="StgValue_220_store_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="1"/>
<pin id="1111" dir="0" index="1" bw="8" slack="5"/>
<pin id="1112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_220/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="StgValue_221_store_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="0" index="1" bw="8" slack="5"/>
<pin id="1116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_221/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="StgValue_222_store_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="1"/>
<pin id="1120" dir="0" index="1" bw="8" slack="5"/>
<pin id="1121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_222/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_Val2_91_0_2_cast_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="25" slack="1"/>
<pin id="1124" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_91_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="r_V_10_1_cast_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="20" slack="1"/>
<pin id="1127" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_1_cast/7 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_606_1_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="20" slack="0"/>
<pin id="1130" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_606_1_cast/7 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="25" slack="0"/>
<pin id="1134" dir="0" index="1" bw="24" slack="0"/>
<pin id="1135" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp3_cast_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="25" slack="1"/>
<pin id="1140" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="p_Val2_91_2_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="25" slack="0"/>
<pin id="1143" dir="0" index="1" bw="26" slack="0"/>
<pin id="1144" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_91_2/7 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_Val2_91_2_cast_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="26" slack="0"/>
<pin id="1149" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_91_2_cast/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_shl_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="19" slack="0"/>
<pin id="1153" dir="0" index="1" bw="8" slack="1"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_shl_cast_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="19" slack="0"/>
<pin id="1160" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_shl7_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="1"/>
<pin id="1165" dir="0" index="2" bw="1" slack="0"/>
<pin id="1166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_shl7_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="0"/>
<pin id="1171" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/7 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="r_V_10_2_1_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="19" slack="0"/>
<pin id="1175" dir="0" index="1" bw="10" slack="0"/>
<pin id="1176" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2_1/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="r_V_10_2_1_cast_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="20" slack="0"/>
<pin id="1181" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_606_2_1_cast_cas_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="20" slack="0"/>
<pin id="1185" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_606_2_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="OP1_V_2_2_cast_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="2"/>
<pin id="1189" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp5_cast_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="25" slack="0"/>
<pin id="1192" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="p_Val2_1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="25" slack="0"/>
<pin id="1195" dir="0" index="1" bw="26" slack="0"/>
<pin id="1196" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="p_Val2_2_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="0" index="1" bw="27" slack="0"/>
<pin id="1202" dir="0" index="2" bw="5" slack="0"/>
<pin id="1203" dir="0" index="3" bw="6" slack="0"/>
<pin id="1204" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_46_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="27" slack="0"/>
<pin id="1212" dir="0" index="2" bw="5" slack="0"/>
<pin id="1213" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_35_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="5" slack="0"/>
<pin id="1219" dir="0" index="1" bw="27" slack="0"/>
<pin id="1220" dir="0" index="2" bw="6" slack="0"/>
<pin id="1221" dir="0" index="3" bw="6" slack="0"/>
<pin id="1222" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_4_i_i_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i/8 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_47_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="27" slack="1"/>
<pin id="1233" dir="0" index="2" bw="6" slack="0"/>
<pin id="1234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="p_Val2_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_48_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="8" slack="0"/>
<pin id="1245" dir="0" index="2" bw="4" slack="0"/>
<pin id="1246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="not_Result_4_i_i_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="1" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_4_i_i/8 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="carry_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="Range1_all_zeros_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="1"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/8 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="brmerge_i_i_not_i_i_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not_i_i/8 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="p_Val2_s_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="8" slack="0"/>
<pin id="1276" dir="0" index="2" bw="1" slack="0"/>
<pin id="1277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="1282" class="1007" name="r_V_10_1_1_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="0" index="1" bw="21" slack="0"/>
<pin id="1285" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/5 "/>
</bind>
</comp>

<comp id="1288" class="1007" name="grp_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="0"/>
<pin id="1290" dir="0" index="1" bw="8" slack="0"/>
<pin id="1291" dir="0" index="2" bw="19" slack="0"/>
<pin id="1292" dir="0" index="3" bw="24" slack="0"/>
<pin id="1293" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="r_V_s/6 r_V_cast/6 tmp1/6 tmp1_cast/6 p_Val2_91_0_2/6 "/>
</bind>
</comp>

<comp id="1298" class="1007" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="19" slack="0"/>
<pin id="1301" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1302" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_2/6 tmp_606_2_cast_cast/6 tmp4/6 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="0" index="1" bw="19" slack="0"/>
<pin id="1309" dir="0" index="2" bw="24" slack="0"/>
<pin id="1310" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_2_2/7 tmp_606_2_2_cast_cas/7 tmp5/7 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="src_kernel_win_0_va_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="5"/>
<pin id="1317" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1322" class="1005" name="src_kernel_win_0_va_1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="5"/>
<pin id="1324" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="src_kernel_win_0_va_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="4"/>
<pin id="1330" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="src_kernel_win_0_va_3_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="5"/>
<pin id="1337" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="src_kernel_win_0_va_4_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="5"/>
<pin id="1343" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="src_kernel_win_0_va_5_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="8" slack="5"/>
<pin id="1350" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="right_border_buf_0_s_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="4"/>
<pin id="1356" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1361" class="1005" name="right_border_buf_0_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="4"/>
<pin id="1363" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="right_border_buf_0_2_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="4"/>
<pin id="1369" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="right_border_buf_0_3_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="8" slack="4"/>
<pin id="1375" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="right_border_buf_0_4_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="8" slack="4"/>
<pin id="1382" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="right_border_buf_0_5_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="4"/>
<pin id="1388" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="exitcond389_i_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="1396" class="1005" name="i_V_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="10" slack="0"/>
<pin id="1398" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1401" class="1005" name="tmp_s_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1405" class="1005" name="tmp_518_0_not_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_518_0_not "/>
</bind>
</comp>

<comp id="1410" class="1005" name="icmp_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1415" class="1005" name="tmp_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_562_1_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_562_1 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_3_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="3"/>
<pin id="1425" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="row_assign_13_0_t_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="2" slack="3"/>
<pin id="1432" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_0_t "/>
</bind>
</comp>

<comp id="1435" class="1005" name="row_assign_13_1_t_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="2" slack="3"/>
<pin id="1437" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_1_t "/>
</bind>
</comp>

<comp id="1440" class="1005" name="row_assign_13_2_t_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="2" slack="3"/>
<pin id="1442" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_2_t "/>
</bind>
</comp>

<comp id="1445" class="1005" name="exitcond388_i_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="1"/>
<pin id="1447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i "/>
</bind>
</comp>

<comp id="1449" class="1005" name="j_V_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="11" slack="0"/>
<pin id="1451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1454" class="1005" name="or_cond_i_i_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="2"/>
<pin id="1456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1458" class="1005" name="x_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="13" slack="1"/>
<pin id="1460" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp_43_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="2"/>
<pin id="1465" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="brmerge_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="1"/>
<pin id="1470" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1475" class="1005" name="or_cond_i_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="2"/>
<pin id="1477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1479" class="1005" name="k_buf_0_val_3_addr_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="11" slack="1"/>
<pin id="1481" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1485" class="1005" name="k_buf_0_val_4_addr_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="11" slack="1"/>
<pin id="1487" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1491" class="1005" name="k_buf_0_val_5_addr_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="11" slack="1"/>
<pin id="1493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1497" class="1005" name="src_kernel_win_0_va_6_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="1"/>
<pin id="1499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="src_kernel_win_0_va_7_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="1"/>
<pin id="1505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="src_kernel_win_0_va_8_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="1"/>
<pin id="1511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="r_V_10_1_1_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="21" slack="1"/>
<pin id="1517" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10_1_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="src_kernel_win_0_va_16_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="1"/>
<pin id="1522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="src_kernel_win_0_va_9_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="1"/>
<pin id="1527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_Val2_91_0_2_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="25" slack="1"/>
<pin id="1533" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_91_0_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="r_V_10_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="20" slack="1"/>
<pin id="1538" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp3_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="25" slack="1"/>
<pin id="1543" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Val2_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="27" slack="1"/>
<pin id="1548" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Val2_2_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="1"/>
<pin id="1553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_46_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_35_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="5" slack="1"/>
<pin id="1563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="128" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="164" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="226" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="284"><net_src comp="226" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="289"><net_src comp="226" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="290"><net_src comp="257" pin="3"/><net_sink comp="269" pin=4"/></net>

<net id="291"><net_src comp="245" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="296" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="296" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="296" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="296" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="296" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="296" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="296" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="296" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="296" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="314" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="376" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="80" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="380" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="380" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="314" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="418" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="380" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="432" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="440" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="314" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="80" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="456" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="296" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="90" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="314" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="80" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="296" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="444" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="440" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="450" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="412" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="386" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="508" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="376" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="86" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="478" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="456" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="470" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="462" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="546" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="530" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="376" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="504" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="76" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="482" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="496" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="574" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="488" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="568" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="307" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="307" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="96" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="307" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="307" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="4" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="80" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="636"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="48" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="606" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="102" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="104" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="66" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="638" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="106" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="102" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="638" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="104" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="108" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="606" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="670" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="638" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="684" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="106" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="110" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="684" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="664" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="638" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="702" pin="2"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="658" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="66" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="644" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="696" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="692" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="716" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="658" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="632" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="792"><net_src comp="76" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="773" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="776" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="803"><net_src comp="126" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="804"><net_src comp="788" pin="2"/><net_sink comp="793" pin=4"/></net>

<net id="810"><net_src comp="245" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="811"><net_src comp="793" pin="5"/><net_sink comp="805" pin=2"/></net>

<net id="819"><net_src comp="124" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="782" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="785" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="823"><net_src comp="788" pin="2"/><net_sink comp="812" pin=4"/></net>

<net id="829"><net_src comp="257" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="812" pin="5"/><net_sink comp="824" pin=2"/></net>

<net id="838"><net_src comp="124" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="770" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="779" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="841"><net_src comp="126" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="842"><net_src comp="788" pin="2"/><net_sink comp="831" pin=4"/></net>

<net id="848"><net_src comp="269" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="831" pin="5"/><net_sink comp="843" pin=2"/></net>

<net id="860"><net_src comp="843" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="853" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="824" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="770" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="850" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="805" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="893"><net_src comp="124" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="805" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="824" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="896"><net_src comp="843" pin="3"/><net_sink comp="886" pin=3"/></net>

<net id="902"><net_src comp="886" pin="5"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="805" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="911"><net_src comp="124" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="805" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="824" pin="3"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="843" pin="3"/><net_sink comp="904" pin=3"/></net>

<net id="920"><net_src comp="904" pin="5"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="824" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="929"><net_src comp="124" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="805" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="824" pin="3"/><net_sink comp="922" pin=2"/></net>

<net id="932"><net_src comp="843" pin="3"/><net_sink comp="922" pin=3"/></net>

<net id="938"><net_src comp="922" pin="5"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="843" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="954"><net_src comp="915" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="132" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="964" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="94" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="974" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="134" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="964" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="136" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="986" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="982" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1020"><net_src comp="132" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="961" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="94" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1026"><net_src comp="1015" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="134" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="961" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="136" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1027" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1023" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="132" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="94" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1055"><net_src comp="1045" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="134" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="136" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1066"><net_src comp="1056" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1052" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="958" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1092"><net_src comp="1085" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1077" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1117"><net_src comp="1094" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1122" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1132" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1150"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1156"><net_src comp="132" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="94" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1161"><net_src comp="1151" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="134" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="136" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1172"><net_src comp="1162" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1158" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1147" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1205"><net_src comp="140" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="142" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1208"><net_src comp="144" pin="0"/><net_sink comp="1199" pin=3"/></net>

<net id="1214"><net_src comp="146" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="1193" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1216"><net_src comp="148" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1223"><net_src comp="150" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1193" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="152" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="154" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1235"><net_src comp="146" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="144" pin="0"/><net_sink comp="1230" pin=2"/></net>

<net id="1241"><net_src comp="1227" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="156" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1249"><net_src comp="158" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1254"><net_src comp="1230" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="66" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="1242" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="160" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1262" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1256" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1237" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="162" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1281"><net_src comp="1273" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="1286"><net_src comp="943" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="130" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1294"><net_src comp="970" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1295"><net_src comp="1012" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1296"><net_src comp="138" pin="0"/><net_sink comp="1288" pin=2"/></net>

<net id="1297"><net_src comp="1008" pin="1"/><net_sink comp="1288" pin=3"/></net>

<net id="1303"><net_src comp="1081" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="138" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="1298" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1311"><net_src comp="1187" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="138" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="1183" pin="1"/><net_sink comp="1306" pin=2"/></net>

<net id="1314"><net_src comp="1306" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1318"><net_src comp="166" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1325"><net_src comp="170" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1331"><net_src comp="174" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1334"><net_src comp="1328" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1338"><net_src comp="178" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1344"><net_src comp="182" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1351"><net_src comp="186" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1357"><net_src comp="190" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1364"><net_src comp="194" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1370"><net_src comp="198" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1376"><net_src comp="202" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1379"><net_src comp="1373" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1383"><net_src comp="206" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1389"><net_src comp="210" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1395"><net_src comp="318" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="324" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1404"><net_src comp="330" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1408"><net_src comp="336" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1413"><net_src comp="352" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1418"><net_src comp="358" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="364" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="370" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1433"><net_src comp="524" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="886" pin=4"/></net>

<net id="1438"><net_src comp="562" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="904" pin=4"/></net>

<net id="1443"><net_src comp="600" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="922" pin=4"/></net>

<net id="1448"><net_src comp="610" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1452"><net_src comp="616" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1457"><net_src comp="664" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1461"><net_src comp="738" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1466"><net_src comp="746" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1471"><net_src comp="750" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1474"><net_src comp="1468" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1478"><net_src comp="755" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1482"><net_src comp="239" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1488"><net_src comp="251" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1494"><net_src comp="263" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1500"><net_src comp="897" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1506"><net_src comp="915" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1512"><net_src comp="933" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1518"><net_src comp="1282" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1523"><net_src comp="947" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1528"><net_src comp="955" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1534"><net_src comp="1288" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1539"><net_src comp="1039" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1544"><net_src comp="1088" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1549"><net_src comp="1193" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1554"><net_src comp="1199" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1559"><net_src comp="1209" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1564"><net_src comp="1217" pin="4"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond389_i : 1
		i_V : 1
		StgValue_35 : 2
		tmp_s : 1
		tmp_518_0_not : 2
		tmp_6 : 1
		icmp : 2
		tmp_2 : 1
		tmp_562_1 : 1
		tmp_3 : 1
		tmp_8 : 1
		tmp_5 : 2
		tmp_68_cast : 2
		tmp_10 : 3
		rev : 4
		tmp_7 : 3
		or_cond_i424_i : 4
		tmp_11 : 3
		p_assign_s : 2
		p_p2_i425_i : 4
		tmp_12 : 5
		tmp_9 : 5
		p_assign_1 : 6
		p_assign_14_1 : 2
		tmp_14 : 3
		tmp_15 : 3
		tmp_20 : 1
		p_assign_14_2 : 2
		tmp_21 : 3
		tmp_24 : 3
		tmp_25 : 1
		p_p2_i425_i_p_assign_s : 7
		y_2 : 8
		row_assign_13_0_t : 9
		tmp_1 : 2
		tmp_27 : 2
		tmp_29 : 3
		tmp_4 : 4
		tmp_13 : 5
		row_assign_13_1_t : 6
		tmp_16 : 2
		tmp_38 : 2
		tmp_39 : 3
		tmp_17 : 4
		tmp_18 : 5
		row_assign_13_2_t : 6
	State 3
		t_V_3_cast : 1
		exitcond388_i : 1
		j_V : 1
		tmp_40 : 1
		icmp1 : 2
		ImagLoc_x : 2
		tmp_41 : 3
		rev1 : 4
		tmp_22 : 3
		or_cond_i_i : 4
		tmp_42 : 3
		p_assign_3 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast : 5
		tmp_23 : 5
		p_assign_4 : 5
		p_assign_5 : 6
		sel_tmp_cast : 7
		tmp_26_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 8
		tmp_43 : 9
		brmerge : 4
		StgValue_108 : 4
		or_cond_i : 3
		StgValue_116 : 3
	State 4
		tmp_26 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_156 : 1
		StgValue_157 : 1
		StgValue_160 : 2
		StgValue_161 : 1
		StgValue_162 : 2
		StgValue_163 : 1
		StgValue_164 : 1
		StgValue_165 : 2
		tmp_32 : 2
		src_kernel_win_0_va_6 : 3
		tmp_33 : 2
		src_kernel_win_0_va_7 : 3
		tmp_34 : 2
		src_kernel_win_0_va_8 : 3
		OP1_V_1_1_cast : 1
		r_V_10_1_1 : 2
		StgValue_177 : 4
	State 6
		OP1_V_0_cast_cast : 1
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_10_0_1 : 3
		r_V_10_0_1_cast : 4
		tmp_606_0_1_cast : 5
		r_V_s : 2
		r_V_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		p_Val2_91_0_2 : 6
		p_shl3 : 1
		p_shl3_cast : 2
		p_shl4 : 1
		p_shl4_cast : 2
		r_V_10_1 : 3
		p_shl5_cast : 1
		p_shl6_cast : 1
		r_V_10_1_2 : 2
		r_V_10_1_2_cast : 3
		tmp_606_1_2_cast_cas : 4
		OP1_V_2_cast : 1
		r_V_10_2 : 2
		tmp_606_2_cast_cast : 3
		tmp4 : 4
		tmp4_cast : 5
		tmp3 : 6
		StgValue_218 : 1
		StgValue_221 : 1
	State 7
		tmp_606_1_cast : 1
		tmp2 : 2
		p_Val2_91_2 : 3
		p_Val2_91_2_cast : 4
		p_shl_cast : 1
		p_shl7_cast : 1
		r_V_10_2_1 : 2
		r_V_10_2_1_cast : 3
		tmp_606_2_1_cast_cas : 4
		r_V_10_2_2 : 1
		tmp_606_2_2_cast_cas : 2
		tmp5 : 5
		tmp5_cast : 6
		p_Val2_1 : 7
		p_Val2_2 : 8
		tmp_46 : 8
		tmp_35 : 8
	State 8
		p_Val2_3 : 1
		tmp_48 : 2
		not_Result_4_i_i : 1
		carry : 3
		brmerge_i_i_not_i_i : 3
		p_Val2_s : 3
		StgValue_256 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_V_fu_324          |    0    |    0    |    17   |
|          |          tmp_5_fu_380         |    0    |    0    |    17   |
|          |       tmp_68_cast_fu_386      |    0    |    0    |    10   |
|          |      p_assign_14_1_fu_456     |    0    |    0    |    17   |
|          |      p_assign_14_2_fu_482     |    0    |    0    |    17   |
|          |         tmp_16_fu_568         |    0    |    0    |    10   |
|    add   |           j_V_fu_616          |    0    |    0    |    18   |
|          |        ImagLoc_x_fu_638       |    0    |    0    |    18   |
|          |          tmp3_fu_1088         |    0    |    0    |    31   |
|          |          tmp2_fu_1132         |    0    |    0    |    26   |
|          |      p_Val2_91_2_fu_1141      |    0    |    0    |    26   |
|          |        p_Val2_1_fu_1193       |    0    |    0    |    33   |
|          |        p_Val2_3_fu_1237       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       p_assign_s_fu_426       |    0    |    0    |    17   |
|          |       p_assign_1_fu_450       |    0    |    0    |    10   |
|          |         tmp_27_fu_536         |    0    |    0    |    10   |
|          |       p_assign_3_fu_678       |    0    |    0    |    18   |
|    sub   |       p_assign_4_fu_702       |    0    |    0    |    19   |
|          |       r_V_10_0_1_fu_998       |    0    |    0    |    26   |
|          |        r_V_10_1_fu_1039       |    0    |    0    |    26   |
|          |       r_V_10_1_2_fu_1067      |    0    |    0    |    26   |
|          |       r_V_10_2_1_fu_1173      |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|
|          |      exitcond389_i_fu_318     |    0    |    0    |    13   |
|          |          tmp_s_fu_330         |    0    |    0    |    13   |
|          |          icmp_fu_352          |    0    |    0    |    13   |
|          |          tmp_2_fu_358         |    0    |    0    |    13   |
|          |        tmp_562_1_fu_364       |    0    |    0    |    13   |
|          |          tmp_3_fu_370         |    0    |    0    |    13   |
|   icmp   |          tmp_7_fu_406         |    0    |    0    |    13   |
|          |          tmp_9_fu_444         |    0    |    0    |    13   |
|          |      exitcond388_i_fu_610     |    0    |    0    |    13   |
|          |          icmp1_fu_632         |    0    |    0    |    13   |
|          |         tmp_22_fu_658         |    0    |    0    |    13   |
|          |         tmp_23_fu_696         |    0    |    0    |    13   |
|          |    Range1_all_zeros_fu_1262   |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |       p_p2_i425_i_fu_432      |    0    |    0    |    11   |
|          | p_p2_i425_i_p_assign_s_fu_508 |    0    |    0    |    2    |
|          |           y_2_fu_516          |    0    |    0    |    2    |
|          |          tmp_4_fu_546         |    0    |    0    |    2    |
|          |         tmp_13_fu_554         |    0    |    0    |    2    |
|          |         tmp_17_fu_584         |    0    |    0    |    2    |
|          |         tmp_18_fu_592         |    0    |    0    |    2    |
|          |        p_p2_i_i_fu_684        |    0    |    0    |    12   |
|  select  |       p_assign_5_fu_708       |    0    |    0    |    12   |
|          |            x_fu_738           |    0    |    0    |    12   |
|          |    col_buf_0_val_0_0_fu_805   |    0    |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_824   |    0    |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_843   |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_897 |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_915 |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_8_fu_933 |    0    |    0    |    8    |
|          |        p_Val2_s_fu_1273       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_28_fu_793         |    0    |    0    |    15   |
|          |         tmp_30_fu_812         |    0    |    0    |    15   |
|    mux   |         tmp_31_fu_831         |    0    |    0    |    15   |
|          |         tmp_32_fu_886         |    0    |    0    |    15   |
|          |         tmp_33_fu_904         |    0    |    0    |    15   |
|          |         tmp_34_fu_922         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |      tmp_518_0_not_fu_336     |    0    |    0    |    2    |
|          |           rev_fu_400          |    0    |    0    |    2    |
|          |    row_assign_13_0_t_fu_524   |    0    |    0    |    2    |
|          |          tmp_1_fu_530         |    0    |    0    |    2    |
|          |    row_assign_13_1_t_fu_562   |    0    |    0    |    2    |
|    xor   |         tmp_38_fu_574         |    0    |    0    |    2    |
|          |    row_assign_13_2_t_fu_600   |    0    |    0    |    2    |
|          |          rev1_fu_652          |    0    |    0    |    2    |
|          |       tmp_26_not_fu_720       |    0    |    0    |    2    |
|          |     col_assign_6_t_fu_788     |    0    |    0    |    2    |
|          |    not_Result_4_i_i_fu_1250   |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |     or_cond_i424_i_fu_412     |    0    |    0    |    2    |
|          |       or_cond_i_i_fu_664      |    0    |    0    |    2    |
|    and   |        sel_tmp8_fu_732        |    0    |    0    |    2    |
|          |        or_cond_i_fu_755       |    0    |    0    |    2    |
|          |  brmerge_i_i_not_i_i_fu_1267  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        sel_tmp7_fu_726        |    0    |    0    |    2    |
|    or    |         brmerge_fu_750        |    0    |    0    |    2    |
|          |         carry_fu_1256         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1298          |    1    |    0    |    0    |
|          |          grp_fu_1306          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |       r_V_10_1_1_fu_1282      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1288          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_226        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_256_write_fu_232   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        t_V_cast_fu_314        |    0    |    0    |    0    |
|          |       t_V_3_cast_fu_606       |    0    |    0    |    0    |
|          |      sel_tmp_cast_fu_716      |    0    |    0    |    0    |
|          |         tmp_26_fu_763         |    0    |    0    |    0    |
|          |     OP1_V_1_1_cast_fu_943     |    0    |    0    |    0    |
|          |    OP1_V_0_cast_cast_fu_970   |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_982      |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_994      |    0    |    0    |    0    |
|          |    tmp_606_0_1_cast_fu_1008   |    0    |    0    |    0    |
|          |  OP1_V_0_2_cast_cast_fu_1012  |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_1023      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_1035      |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_1052      |    0    |    0    |    0    |
|   zext   |      p_shl6_cast_fu_1063      |    0    |    0    |    0    |
|          |  tmp_606_1_2_cast_cas_fu_1077 |    0    |    0    |    0    |
|          |      OP1_V_2_cast_fu_1081     |    0    |    0    |    0    |
|          |       tmp4_cast_fu_1085       |    0    |    0    |    0    |
|          |   p_Val2_91_0_2_cast_fu_1122  |    0    |    0    |    0    |
|          |     tmp_606_1_cast_fu_1128    |    0    |    0    |    0    |
|          |       tmp3_cast_fu_1138       |    0    |    0    |    0    |
|          |    p_Val2_91_2_cast_fu_1147   |    0    |    0    |    0    |
|          |       p_shl_cast_fu_1158      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_1169      |    0    |    0    |    0    |
|          |  tmp_606_2_1_cast_cas_fu_1183 |    0    |    0    |    0    |
|          |     OP1_V_2_2_cast_fu_1187    |    0    |    0    |    0    |
|          |       tmp5_cast_fu_1190       |    0    |    0    |    0    |
|          |       tmp_4_i_i_fu_1227       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_6_fu_342         |    0    |    0    |    0    |
|partselect|         tmp_40_fu_622         |    0    |    0    |    0    |
|          |        p_Val2_2_fu_1199       |    0    |    0    |    0    |
|          |         tmp_35_fu_1217        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_8_fu_376         |    0    |    0    |    0    |
|          |         tmp_12_fu_440         |    0    |    0    |    0    |
|          |         tmp_20_fu_478         |    0    |    0    |    0    |
|   trunc  |         tmp_25_fu_504         |    0    |    0    |    0    |
|          |         tmp_29_fu_542         |    0    |    0    |    0    |
|          |         tmp_39_fu_580         |    0    |    0    |    0    |
|          |         tmp_43_fu_746         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_10_fu_392         |    0    |    0    |    0    |
|          |         tmp_11_fu_418         |    0    |    0    |    0    |
|          |         tmp_14_fu_462         |    0    |    0    |    0    |
|          |         tmp_15_fu_470         |    0    |    0    |    0    |
|          |         tmp_21_fu_488         |    0    |    0    |    0    |
| bitselect|         tmp_24_fu_496         |    0    |    0    |    0    |
|          |         tmp_41_fu_644         |    0    |    0    |    0    |
|          |         tmp_42_fu_670         |    0    |    0    |    0    |
|          |         tmp_46_fu_1209        |    0    |    0    |    0    |
|          |         tmp_47_fu_1230        |    0    |    0    |    0    |
|          |         tmp_48_fu_1242        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      p_p2_i_i_cast_fu_692     |    0    |    0    |    0    |
|          |     col_assign_cast_fu_760    |    0    |    0    |    0    |
|   sext   |    r_V_10_0_1_cast_fu_1004    |    0    |    0    |    0    |
|          |    r_V_10_1_2_cast_fu_1073    |    0    |    0    |    0    |
|          |     r_V_10_1_cast_fu_1125     |    0    |    0    |    0    |
|          |    r_V_10_2_1_cast_fu_1179    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_shl1_fu_974         |    0    |    0    |    0    |
|          |         p_shl2_fu_986         |    0    |    0    |    0    |
|          |         p_shl3_fu_1015        |    0    |    0    |    0    |
|bitconcatenate|         p_shl4_fu_1027        |    0    |    0    |    0    |
|          |         p_shl5_fu_1045        |    0    |    0    |    0    |
|          |         p_shl6_fu_1056        |    0    |    0    |    0    |
|          |         p_shl_fu_1151         |    0    |    0    |    0    |
|          |         p_shl7_fu_1162        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   843   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1468       |    1   |
|     exitcond388_i_reg_1445    |    1   |
|     exitcond389_i_reg_1392    |    1   |
|          i_V_reg_1396         |   10   |
|         icmp_reg_1410         |    1   |
|          j_V_reg_1449         |   11   |
|  k_buf_0_val_3_addr_reg_1479  |   11   |
|  k_buf_0_val_4_addr_reg_1485  |   11   |
|  k_buf_0_val_5_addr_reg_1491  |   11   |
|      or_cond_i_i_reg_1454     |    1   |
|       or_cond_i_reg_1475      |    1   |
|       p_Val2_1_reg_1546       |   27   |
|       p_Val2_2_reg_1551       |    8   |
|     p_Val2_91_0_2_reg_1531    |   25   |
|      r_V_10_1_1_reg_1515      |   21   |
|       r_V_10_1_reg_1536       |   20   |
| right_border_buf_0_1_reg_1361 |    8   |
| right_border_buf_0_2_reg_1367 |    8   |
| right_border_buf_0_3_reg_1373 |    8   |
| right_border_buf_0_4_reg_1380 |    8   |
| right_border_buf_0_5_reg_1386 |    8   |
| right_border_buf_0_s_reg_1354 |    8   |
|   row_assign_13_0_t_reg_1430  |    2   |
|   row_assign_13_1_t_reg_1435  |    2   |
|   row_assign_13_2_t_reg_1440  |    2   |
|src_kernel_win_0_va_16_reg_1520|    8   |
| src_kernel_win_0_va_1_reg_1322|    8   |
| src_kernel_win_0_va_2_reg_1328|    8   |
| src_kernel_win_0_va_3_reg_1335|    8   |
| src_kernel_win_0_va_4_reg_1341|    8   |
| src_kernel_win_0_va_5_reg_1348|    8   |
| src_kernel_win_0_va_6_reg_1497|    8   |
| src_kernel_win_0_va_7_reg_1503|    8   |
| src_kernel_win_0_va_8_reg_1509|    8   |
| src_kernel_win_0_va_9_reg_1525|    8   |
|  src_kernel_win_0_va_reg_1315 |    8   |
|         t_V_2_reg_303         |   11   |
|          t_V_reg_292          |   10   |
|         tmp3_reg_1541         |   25   |
|         tmp_2_reg_1415        |    1   |
|        tmp_35_reg_1561        |    5   |
|         tmp_3_reg_1423        |    1   |
|        tmp_43_reg_1463        |    2   |
|        tmp_46_reg_1556        |    1   |
|     tmp_518_0_not_reg_1405    |    1   |
|       tmp_562_1_reg_1419      |    1   |
|         tmp_s_reg_1401        |    1   |
|           x_reg_1458          |   13   |
+-------------------------------+--------+
|             Total             |   375  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_269 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1298    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  9.984  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   843  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |    -   |   375  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    9   |   375  |   897  |
+-----------+--------+--------+--------+--------+--------+
