<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="left_shift_8_bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="left_shift_8_bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="left_shift_8_bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="left_shift_8_bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="left_shift_8_bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="left_shift_8_bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mul_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mul_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mul_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mul_2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mul_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_clock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_clock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test_clock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_clock_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_clock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_clock_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655309061" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655309061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655369651" xil_pn:in_ck="2101457234015141537" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1655369651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS_q.vhd"/>
      <outfile xil_pn:name="left_shift_8_bit.vhd"/>
      <outfile xil_pn:name="mul_2.vhd"/>
      <outfile xil_pn:name="sum.vhd"/>
      <outfile xil_pn:name="test_clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655369148" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2540987615685757774" xil_pn:start_ts="1655369148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655369148" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9067852252098707924" xil_pn:start_ts="1655369148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655309061" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2160790416196964344" xil_pn:start_ts="1655309061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655369651" xil_pn:in_ck="2101457234015141537" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1655369651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS_q.vhd"/>
      <outfile xil_pn:name="left_shift_8_bit.vhd"/>
      <outfile xil_pn:name="mul_2.vhd"/>
      <outfile xil_pn:name="sum.vhd"/>
      <outfile xil_pn:name="test_clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655369654" xil_pn:in_ck="2101457234015141537" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2195820471402442241" xil_pn:start_ts="1655369651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_clock_beh.prj"/>
      <outfile xil_pn:name="test_clock_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1655369654" xil_pn:in_ck="34028193740311508" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7002471421357365580" xil_pn:start_ts="1655369654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_clock_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
