{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1556639614297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556639614301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rv32i_core_udp EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"rv32i_core_udp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556639614346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556639614399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556639614399 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556639614438 ""}  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556639614438 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1556639614515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556639615004 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556639615012 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556639615012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556639615014 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556639615062 ""}
{ "Info" "ISTA_SDC_FOUND" "rv32i_core_udp.sdc " "Reading SDC File: 'rv32i_core_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556639615828 ""}
{ "Warning" "WSTA_SCC_LOOP" "29 " "Found combinational loop of 29 nodes" { { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|datad " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|datac " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""}  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 63 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 80 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 82 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 107 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 105 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 55 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 45 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1556639615846 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639615875 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1556639615875 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_RXC " "  40.000        E_RXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_TXC " "  40.000        E_TXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616240 ""}  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616240 ""}  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rv32i_rst~0  " "Automatically promoted node rv32i_rst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wr_reg_unkilled_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wr_reg_unkilled_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wfi_unkilled_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wfi_unkilled_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|msip " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|msip" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|mtip " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|mtip" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[1\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[1\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[2\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[2\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[0\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[0\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_mem_mask_reg\[0\] " "Destination node data_mem_mask_reg\[0\]" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_DX " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_DX" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1556639616241 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556639616241 ""}  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556639616679 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556639616683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556639616683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556639616689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556639616696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556639616703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556639616703 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556639616706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556639617232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 I/O Output Buffer " "Packed 5 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556639617236 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "5 " "Created 5 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1556639617236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556639617236 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1556639617344 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1556639618188 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639618236 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556639618243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556639618805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639619656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556639619711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556639629708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639629709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556639630414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556639634302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556639634302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639658356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556639658538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556639658562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556639659018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556639659020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556639659648 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639660494 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXER 2.5 V F11 " "Pin E_RXER uses I/O standard 2.5 V at F11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXER } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXER" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_TXC 3.3-V LVCMOS D11 " "Pin E_TXC uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_TXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_TXC" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXC 3.3-V LVCMOS A13 " "Pin E_RXC uses I/O standard 3.3-V LVCMOS at A13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXC" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVCMOS E16 " "Pin rst uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXDV 3.3-V LVCMOS A15 " "Pin E_RXDV uses I/O standard 3.3-V LVCMOS at A15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXDV } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXDV" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[0\] 3.3-V LVCMOS E10 " "Pin E_RXD\[0\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[0\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[1\] 3.3-V LVCMOS B14 " "Pin E_RXD\[1\] uses I/O standard 3.3-V LVCMOS at B14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[1\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[2\] 3.3-V LVCMOS A14 " "Pin E_RXD\[2\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[2\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[3\] 3.3-V LVCMOS B13 " "Pin E_RXD\[3\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[3\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556639660825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rv32i_core_udp.fit.smsg " "Generated suppressed messages file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rv32i_core_udp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556639661038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1518 " "Peak virtual memory: 1518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 23:54:21 2019 " "Processing ended: Tue Apr 30 23:54:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556639661832 ""}
