{
  "module_name": "chip.h",
  "hash_id": "30689010d42800c9e64c92a3fb0ede4c2f628cca2c3e5e0b70d1ca2116d9b158",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/via/chip.h",
  "human_readable_source": " \n \n#ifndef __CHIP_H__\n#define __CHIP_H__\n\n#include \"global.h\"\n\n \n \n \n\n#define     PCI_VIA_VENDOR_ID       0x1106\n\n \n#define     UNICHROME_CLE266        1\n#define     UNICHROME_CLE266_DID    0x3122\n#define     CLE266_REVISION_AX      0x0A\n#define     CLE266_REVISION_CX      0x0C\n\n#define     UNICHROME_K400          2\n#define     UNICHROME_K400_DID      0x7205\n\n#define     UNICHROME_K800          3\n#define     UNICHROME_K800_DID      0x3108\n\n#define     UNICHROME_PM800         4\n#define     UNICHROME_PM800_DID     0x3118\n\n#define     UNICHROME_CN700         5\n#define     UNICHROME_CN700_DID     0x3344\n\n#define     UNICHROME_CX700         6\n#define     UNICHROME_CX700_DID     0x3157\n#define     CX700_REVISION_700      0x0\n#define     CX700_REVISION_700M     0x1\n#define     CX700_REVISION_700M2    0x2\n\n#define     UNICHROME_CN750         7\n#define     UNICHROME_CN750_DID     0x3225\n\n#define     UNICHROME_K8M890        8\n#define     UNICHROME_K8M890_DID    0x3230\n\n#define     UNICHROME_P4M890        9\n#define     UNICHROME_P4M890_DID    0x3343\n\n#define     UNICHROME_P4M900        10\n#define     UNICHROME_P4M900_DID    0x3371\n\n#define     UNICHROME_VX800         11\n#define     UNICHROME_VX800_DID     0x1122\n\n#define     UNICHROME_VX855         12\n#define     UNICHROME_VX855_DID     0x5122\n\n#define     UNICHROME_VX900         13\n#define     UNICHROME_VX900_DID     0x7122\n\n \n \n \n\n \n#define     NON_TMDS_TRANSMITTER    0x00\n#define     VT1632_TMDS             0x01\n#define     INTEGRATED_TMDS         0x42\n\n \n#define     VT1632_TMDS_I2C_ADDR    0x10\n\n \n \n \n\n \n#define     NON_LVDS_TRANSMITTER    0x00\n#define     VT1631_LVDS             0x01\n#define     VT1636_LVDS             0x0E\n#define     INTEGRATED_LVDS         0x41\n\n \n#define     TX_DATA_12_BITS         0x01\n#define     TX_DATA_24_BITS         0x02\n#define     TX_DATA_DDR_MODE        0x04\n#define     TX_DATA_SDR_MODE        0x08\n\n \n#define     VT1631_LVDS_I2C_ADDR    0x70\n#define     VT3271_LVDS_I2C_ADDR    0x80\n#define     VT1636_LVDS_I2C_ADDR    0x80\n\nstruct tmds_chip_information {\n\tint tmds_chip_name;\n\tint tmds_chip_slave_addr;\n\tint output_interface;\n\tint i2c_port;\n};\n\nstruct lvds_chip_information {\n\tint lvds_chip_name;\n\tint lvds_chip_slave_addr;\n\tint output_interface;\n\tint i2c_port;\n};\n\n \nenum via_2d_engine {\n\tVIA_2D_ENG_H2,\n\tVIA_2D_ENG_H5,\n\tVIA_2D_ENG_M1,\n};\n\nstruct chip_information {\n\tint gfx_chip_name;\n\tint gfx_chip_revision;\n\tenum via_2d_engine twod_engine;\n\tstruct tmds_chip_information tmds_chip_info;\n\tstruct lvds_chip_information lvds_chip_info;\n\tstruct lvds_chip_information lvds_chip_info2;\n};\n\nstruct tmds_setting_information {\n\tint iga_path;\n\tint h_active;\n\tint v_active;\n\tint max_pixel_clock;\n};\n\nstruct lvds_setting_information {\n\tint iga_path;\n\tint lcd_panel_hres;\n\tint lcd_panel_vres;\n\tint display_method;\n\tint device_lcd_dualedge;\n\tint LCDDithering;\n\tint lcd_mode;\n\tu32 vclk;\t\t \n};\n\nstruct GFX_DPA_SETTING {\n\tint ClkRangeIndex;\n\tu8 DVP0;\t\t \n\tu8 DVP0DataDri_S1;\t \n\tu8 DVP0DataDri_S;\t \n\tu8 DVP0ClockDri_S1;\t \n\tu8 DVP0ClockDri_S;\t \n\tu8 DVP1;\t\t \n\tu8 DVP1Driving;\t\t \n\tu8 DFPHigh;\t\t \n\tu8 DFPLow;\t\t \n\n};\n\nstruct VT1636_DPA_SETTING {\n\tu8 CLK_SEL_ST1;\n\tu8 CLK_SEL_ST2;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}