<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: $unit::coverage::memory_operations_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : $unit::coverage::memory_operations_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | hierarchy | modlist | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('$unit::coverage::memory_operations_cg')">$unit::coverage::memory_operations_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s6 cl rt"> 64.72</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh')">/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh</a><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   $unit::coverage::memory_operations_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td><a href="#var_tbl_$unit::coverage::memory_operations_cg" >Variables</a></td>
<td class="rt">45</td>
<td class="rt">5</td>
<td class="rt">40</td>
<td class="rt">68.75 </td>
</tr><tr class="s3">
<td><a href="#crs_tbl_$unit::coverage::memory_operations_cg" >Crosses</a></td>
<td class="rt">354</td>
<td class="rt">213</td>
<td class="rt">141</td>
<td class="rt">60.68 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_$unit::coverage::memory_operations_cg">Variables for Group  $unit::coverage::memory_operations_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.MemWrite_cp"  onclick="checkLink(this)" target="detailFrame">MemWrite_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.DataAdr_cp"  onclick="checkLink(this)" target="detailFrame">DataAdr_cp</a></td>
<td class="rt">35</td>
<td class="rt">0</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.WriteData_cp"  onclick="checkLink(this)" target="detailFrame">WriteData_cp</a></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s2">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.ReadData_cp"  onclick="checkLink(this)" target="detailFrame">ReadData_cp</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_$unit::coverage::memory_operations_cg">Crosses for Group  $unit::coverage::memory_operations_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.write_addr_cross"  onclick="checkLink(this)" target="detailFrame">write_addr_cross</a></td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s9">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.read_addr_cross"  onclick="checkLink(this)" target="detailFrame">read_addr_cross</a></td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">33</td>
<td class="rt">91.67 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s2">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.write_data_addr_cross"  onclick="checkLink(this)" target="detailFrame">write_data_addr_cross</a></td>
<td class="rt">141</td>
<td class="rt">102</td>
<td class="rt">39</td>
<td class="rt">27.66 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s2">
<td><a href="#inst_tag_$unit::coverage::memory_operations_cg.read_data_addr_cross"  onclick="checkLink(this)" target="detailFrame">read_data_addr_cross</a></td>
<td class="rt">141</td>
<td class="rt">108</td>
<td class="rt">33</td>
<td class="rt">23.40 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.MemWrite_cp"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.MemWrite_cp">Summary for Variable MemWrite_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for MemWrite_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>mem_read</td>
<td class="rt">7612</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td class="rt">100</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.DataAdr_cp"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.DataAdr_cp">Summary for Variable DataAdr_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">35</td>
<td class="rt">0</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for DataAdr_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>upper_quarter[c0:c6]</td>
<td class="rt">193</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[c7:cd]</td>
<td class="rt">175</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[ce:d4]</td>
<td class="rt">199</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[d5:db]</td>
<td class="rt">183</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[dc:e2]</td>
<td class="rt">234</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[e3:e9]</td>
<td class="rt">203</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[ea:f0]</td>
<td class="rt">241</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>upper_quarter[f1:fe]</td>
<td class="rt">383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[40:47]</td>
<td class="rt">195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[48:4f]</td>
<td class="rt">253</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[50:57]</td>
<td class="rt">222</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[58:5f]</td>
<td class="rt">271</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[60:67]</td>
<td class="rt">247</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[68:6f]</td>
<td class="rt">242</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[70:77]</td>
<td class="rt">246</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[78:7f]</td>
<td class="rt">307</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[80:87]</td>
<td class="rt">272</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[88:8f]</td>
<td class="rt">240</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[90:97]</td>
<td class="rt">260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[98:9f]</td>
<td class="rt">208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[a0:a7]</td>
<td class="rt">235</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[a8:af]</td>
<td class="rt">193</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[b0:b7]</td>
<td class="rt">235</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>middle_half[b8:bf]</td>
<td class="rt">205</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[01:07]</td>
<td class="rt">196</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[08:0e]</td>
<td class="rt">226</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[0f:15]</td>
<td class="rt">220</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[16:1c]</td>
<td class="rt">209</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[1d:23]</td>
<td class="rt">201</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[24:2a]</td>
<td class="rt">184</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[2b:31]</td>
<td class="rt">181</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>lower_quarter[32:3f]</td>
<td class="rt">389</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>last_location</td>
<td class="rt">25</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>first_location</td>
<td class="rt">239</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>sequential_access</td>
<td class="rt">7704</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.WriteData_cp"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.WriteData_cp">Summary for Variable WriteData_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for WriteData_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>alternating_2863311530</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>alternating_1431655765</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>default_values</td>
<td class="rt">6905</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>all_ones</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>zero</td>
<td class="rt">805</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.ReadData_cp"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.ReadData_cp">Summary for Variable ReadData_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for ReadData_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>alternating_2863311530</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>alternating_1431655765</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>all_ones</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>default_values</td>
<td class="rt">41</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>zero</td>
<td class="rt">7671</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.write_addr_cross"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.write_addr_cross">Summary for Cross write_addr_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: MemWrite_cp DataAdr_cp<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">35</td>
<td class="rt">0</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>User Defined Cross Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for write_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[c0:c6]</td>
<td class="rt">192</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[c7:cd]</td>
<td class="rt">172</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[ce:d4]</td>
<td class="rt">196</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[d5:db]</td>
<td class="rt">181</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[dc:e2]</td>
<td class="rt">231</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[e3:e9]</td>
<td class="rt">201</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[ea:f0]</td>
<td class="rt">238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>upper_quarter[f1:fe]</td>
<td class="rt">376</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[40:47]</td>
<td class="rt">193</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[48:4f]</td>
<td class="rt">249</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[50:57]</td>
<td class="rt">221</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[58:5f]</td>
<td class="rt">267</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[60:67]</td>
<td class="rt">242</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[68:6f]</td>
<td class="rt">236</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[70:77]</td>
<td class="rt">241</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[78:7f]</td>
<td class="rt">303</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[80:87]</td>
<td class="rt">267</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[88:8f]</td>
<td class="rt">234</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[90:97]</td>
<td class="rt">259</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[98:9f]</td>
<td class="rt">206</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[a0:a7]</td>
<td class="rt">232</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[a8:af]</td>
<td class="rt">192</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[b0:b7]</td>
<td class="rt">230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>middle_half[b8:bf]</td>
<td class="rt">205</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[01:07]</td>
<td class="rt">195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[08:0e]</td>
<td class="rt">221</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[0f:15]</td>
<td class="rt">217</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[16:1c]</td>
<td class="rt">207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[1d:23]</td>
<td class="rt">198</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[24:2a]</td>
<td class="rt">183</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[2b:31]</td>
<td class="rt">179</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>lower_quarter[32:3f]</td>
<td class="rt">384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>last_location</td>
<td class="rt">25</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>first_location</td>
<td class="rt">239</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>sequential_access</td>
<td class="rt">7604</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for write_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>write_addresses</td>
<td class="rt">100</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.read_addr_cross"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.read_addr_cross">Summary for Cross read_addr_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: MemWrite_cp DataAdr_cp<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s9">
<td>TOTAL</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">33</td>
<td class="rt">91.67 </td>
<td class="rt">3</td>
</tr><tr class="s9">
<td>Automatically Generated Cross Bins</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">32</td>
<td class="rt">91.43 </td>
<td class="rt">3</td>
</tr><tr class="s10">
<td>User Defined Cross Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for read_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[mem_write]</td>
<td>[middle_half[b8:bf]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[mem_write]</td>
<td>[last_location , first_location]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[c0:c6]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[c7:cd]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[ce:d4]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[d5:db]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[dc:e2]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[e3:e9]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[ea:f0]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>upper_quarter[f1:fe]</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[40:47]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[48:4f]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[50:57]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[58:5f]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[60:67]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[68:6f]</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[70:77]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[78:7f]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[80:87]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[88:8f]</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[90:97]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[98:9f]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[a0:a7]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[a8:af]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>middle_half[b0:b7]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[01:07]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[08:0e]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[0f:15]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[16:1c]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[1d:23]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[24:2a]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[2b:31]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>lower_quarter[32:3f]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>sequential_access</td>
<td class="rt">100</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for read_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>write_addresses</td>
<td class="rt">7612</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.write_data_addr_cross"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.write_data_addr_cross">Summary for Cross write_data_addr_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: MemWrite_cp WriteData_cp DataAdr_cp<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s2">
<td>TOTAL</td>
<td class="rt">141</td>
<td class="rt">102</td>
<td class="rt">39</td>
<td class="rt">27.66 </td>
<td class="rt">102</td>
</tr><tr class="s2">
<td>Automatically Generated Cross Bins</td>
<td class="rt">140</td>
<td class="rt">102</td>
<td class="rt">38</td>
<td class="rt">27.14 </td>
<td class="rt">102</td>
</tr><tr class="s10">
<td>User Defined Cross Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for write_data_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Element holes</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">WriteData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[mem_read]</td>
<td>[alternating_2863311530 , alternating_1431655765]</td>
<td align=center>*</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">70</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">WriteData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[mem_read]</td>
<td>[all_ones]</td>
<td>[upper_quarter[c0:c6] , upper_quarter[c7:cd] , upper_quarter[ce:d4] , upper_quarter[d5:db] , upper_quarter[dc:e2] , upper_quarter[e3:e9] , upper_quarter[ea:f0] , upper_quarter[f1:fe] , middle_half[40:47] , middle_half[48:4f] , middle_half[50:57] , middle_half[58:5f] , middle_half[60:67] , middle_half[68:6f] , middle_half[70:77] , middle_half[78:7f] , middle_half[80:87] , middle_half[88:8f] , middle_half[90:97] , middle_half[98:9f] , middle_half[a0:a7] , middle_half[a8:af] , middle_half[b0:b7] , middle_half[b8:bf] , lower_quarter[01:07] , lower_quarter[08:0e] , lower_quarter[0f:15]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">27</td>
</tr><tr class="s3">
<td>[mem_read]</td>
<td>[all_ones]</td>
<td>[lower_quarter[1d:23] , lower_quarter[24:2a] , lower_quarter[2b:31] , lower_quarter[32:3f] , last_location]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">5</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">WriteData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>mem_read</td>
<td>all_ones</td>
<td>lower_quarter[16:1c]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>all_ones</td>
<td>first_location</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>all_ones</td>
<td>sequential_access</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[c0:c6]</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[c7:cd]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[ce:d4]</td>
<td class="rt">9</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[d5:db]</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[dc:e2]</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[e3:e9]</td>
<td class="rt">28</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[ea:f0]</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>upper_quarter[f1:fe]</td>
<td class="rt">32</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[40:47]</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[48:4f]</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[50:57]</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[58:5f]</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[60:67]</td>
<td class="rt">37</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[68:6f]</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[70:77]</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[78:7f]</td>
<td class="rt">43</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[80:87]</td>
<td class="rt">40</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[88:8f]</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[90:97]</td>
<td class="rt">30</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[98:9f]</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[a0:a7]</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[a8:af]</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[b0:b7]</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>middle_half[b8:bf]</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[01:07]</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[08:0e]</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[0f:15]</td>
<td class="rt">37</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[16:1c]</td>
<td class="rt">9</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[1d:23]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[24:2a]</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[2b:31]</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>lower_quarter[32:3f]</td>
<td class="rt">32</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>last_location</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>first_location</td>
<td class="rt">116</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_read</td>
<td>zero</td>
<td>sequential_access</td>
<td class="rt">789</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for write_data_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>write_data_at_addr</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::coverage::memory_operations_cg.read_data_addr_cross"></a><span class="repname" id="inst_tag_$unit::coverage::memory_operations_cg.read_data_addr_cross">Summary for Cross read_data_addr_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: MemWrite_cp ReadData_cp DataAdr_cp<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s2">
<td>TOTAL</td>
<td class="rt">141</td>
<td class="rt">108</td>
<td class="rt">33</td>
<td class="rt">23.40 </td>
<td class="rt">108</td>
</tr><tr class="s2">
<td>Automatically Generated Cross Bins</td>
<td class="rt">140</td>
<td class="rt">108</td>
<td class="rt">32</td>
<td class="rt">22.86 </td>
<td class="rt">108</td>
</tr><tr class="s10">
<td>User Defined Cross Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for read_data_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Element holes</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">ReadData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[mem_write]</td>
<td>[alternating_2863311530 , alternating_1431655765 , all_ones]</td>
<td align=center>*</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">105</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">ReadData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[mem_write]</td>
<td>[zero]</td>
<td>[middle_half[b8:bf]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[mem_write]</td>
<td>[zero]</td>
<td>[last_location , first_location]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">MemWrite_cp</td><td class="alfsrt">ReadData_cp</td><td class="alfsrt">DataAdr_cp</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[c0:c6]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[c7:cd]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[ce:d4]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[d5:db]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[dc:e2]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[e3:e9]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[ea:f0]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>upper_quarter[f1:fe]</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[40:47]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[48:4f]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[50:57]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[58:5f]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[60:67]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[68:6f]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[70:77]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[78:7f]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[80:87]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[88:8f]</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[90:97]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[98:9f]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[a0:a7]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[a8:af]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>middle_half[b0:b7]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[01:07]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[08:0e]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[0f:15]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[16:1c]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[1d:23]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[24:2a]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[2b:31]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>lower_quarter[32:3f]</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>mem_write</td>
<td>zero</td>
<td>sequential_access</td>
<td class="rt">88</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for read_data_addr_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>read_data_at_addr</td>
<td class="rt">7583</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.MemWrite_cp">Variable : MemWrite_cp</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.DataAdr_cp">Variable : DataAdr_cp</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.WriteData_cp">Variable : WriteData_cp</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.ReadData_cp">Variable : ReadData_cp</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.write_addr_cross">Cross : write_addr_cross</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.read_addr_cross">Cross : read_addr_cross</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.write_data_addr_cross">Cross : write_data_addr_cross</a>    </li>
    <li>
      <a href="#inst_tag_$unit::coverage::memory_operations_cg.read_data_addr_cross">Cross : read_data_addr_cross</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
