15:01:26 INFO  : Registering command handlers for SDK TCF services
15:01:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
15:01:29 INFO  : XSCT server has started successfully.
15:01:35 INFO  : Successfully done setting XSCT server connection channel  
15:01:35 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper.hdf.
15:01:36 INFO  : Successfully done setting SDK workspace  
15:20:00 INFO  : No changes in MSS file content so not generating sources.
15:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:32:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:32:49 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:33:11 INFO  : 'fpga -state' command is executed.
15:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:11 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:33:11 INFO  : 'jtag frequency' command is executed.
15:33:11 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:11 INFO  : Context for 'APU' is selected.
15:33:11 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:11 INFO  : Context for 'APU' is selected.
15:33:12 INFO  : 'stop' command is executed.
15:33:13 INFO  : 'ps7_init' command is executed.
15:33:13 INFO  : 'ps7_post_config' command is executed.
15:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:16 ERROR : Memory write error at 0x100000. AP transaction timeout
15:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

15:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:33:41 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:34:51 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:34:57 INFO  : 'fpga -state' command is executed.
15:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:57 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:34:57 INFO  : 'jtag frequency' command is executed.
15:34:57 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:57 INFO  : Context for 'APU' is selected.
15:34:57 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:57 INFO  : Context for 'APU' is selected.
15:34:57 INFO  : 'stop' command is executed.
15:34:58 INFO  : 'ps7_init' command is executed.
15:34:58 INFO  : 'ps7_post_config' command is executed.
15:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:58 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:58 INFO  : Memory regions updated for context APU
15:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:58 INFO  : 'con' command is executed.
15:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:34:58 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:36:26 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:36:48 INFO  : Disconnected from the channel tcfchan#1.
15:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:36:50 INFO  : 'fpga -state' command is executed.
15:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:50 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:36:50 INFO  : 'jtag frequency' command is executed.
15:36:50 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:50 INFO  : Context for 'APU' is selected.
15:36:53 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:53 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : 'stop' command is executed.
15:36:55 INFO  : 'ps7_init' command is executed.
15:36:55 INFO  : 'ps7_post_config' command is executed.
15:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:58 ERROR : Memory write error at 0x100000. AP transaction timeout
15:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

15:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:37:50 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:37:57 INFO  : 'fpga -state' command is executed.
15:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:58 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:37:58 INFO  : 'jtag frequency' command is executed.
15:37:58 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:58 INFO  : Context for 'APU' is selected.
15:37:58 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:58 INFO  : Context for 'APU' is selected.
15:37:58 INFO  : 'stop' command is executed.
15:37:58 INFO  : 'ps7_init' command is executed.
15:37:58 INFO  : 'ps7_post_config' command is executed.
15:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:59 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:59 INFO  : Memory regions updated for context APU
15:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:59 INFO  : 'con' command is executed.
15:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:37:59 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:39:21 INFO  : Inferring section assignments and sizes from elf file: C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\Debug\lab4.elf
15:41:16 INFO  : Successfully generated C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\src\lscript.ld.
15:41:16 INFO  : Applying linker script to all configurations of project lab4.
15:41:16 INFO  : Setting rebuild state to true for all configurations of project lab4.
15:43:49 INFO  : Successfully generated C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\src\lscript.ld.
15:43:49 INFO  : Applying linker script to all configurations of project lab4.
15:43:49 INFO  : Setting rebuild state to true for all configurations of project lab4.
15:44:54 INFO  : Disconnected from the channel tcfchan#2.
15:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:44:55 INFO  : 'fpga -state' command is executed.
15:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:56 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:44:56 INFO  : 'jtag frequency' command is executed.
15:44:56 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:56 INFO  : Context for 'APU' is selected.
15:44:59 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:59 INFO  : Context for 'APU' is selected.
15:44:59 INFO  : 'stop' command is executed.
15:44:59 INFO  : 'ps7_init' command is executed.
15:45:00 INFO  : 'ps7_post_config' command is executed.
15:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:00 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:00 INFO  : Memory regions updated for context APU
15:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:00 INFO  : 'con' command is executed.
15:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:45:00 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:51:43 INFO  : Disconnected from the channel tcfchan#3.
16:07:29 INFO  : Registering command handlers for SDK TCF services
16:07:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
16:07:32 INFO  : XSCT server has started successfully.
16:07:38 INFO  : Successfully done setting XSCT server connection channel  
16:07:38 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper.hdf.
16:07:38 INFO  : Successfully done setting SDK workspace  
16:07:38 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:14:40 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:14:49 INFO  : 'fpga -state' command is executed.
16:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:49 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:14:49 INFO  : 'jtag frequency' command is executed.
16:14:49 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:49 INFO  : Context for 'APU' is selected.
16:14:49 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:49 INFO  : Context for 'APU' is selected.
16:14:49 INFO  : 'stop' command is executed.
16:14:51 INFO  : 'ps7_init' command is executed.
16:14:51 INFO  : 'ps7_post_config' command is executed.
16:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:54 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
16:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

16:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:15:29 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:16:16 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:17:48 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:18:02 INFO  : 'fpga -state' command is executed.
16:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:02 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:18:02 INFO  : 'jtag frequency' command is executed.
16:18:02 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:02 INFO  : Context for 'APU' is selected.
16:18:02 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:02 INFO  : Context for 'APU' is selected.
16:18:02 INFO  : 'stop' command is executed.
16:18:03 INFO  : 'ps7_init' command is executed.
16:18:03 INFO  : 'ps7_post_config' command is executed.
16:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:03 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:03 INFO  : Memory regions updated for context APU
16:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:03 INFO  : 'con' command is executed.
16:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:18:03 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:19:50 INFO  : Inferring section assignments and sizes from elf file: C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\Debug\lab4.elf
16:20:20 INFO  : Successfully generated C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\src\lscript.ld.
16:20:20 INFO  : Applying linker script to all configurations of project lab4.
16:20:20 INFO  : Setting rebuild state to true for all configurations of project lab4.
16:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:21:46 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:21:55 INFO  : Disconnected from the channel tcfchan#1.
16:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:22:02 INFO  : 'fpga -state' command is executed.
16:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:02 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:22:02 INFO  : 'jtag frequency' command is executed.
16:22:02 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:02 INFO  : Context for 'APU' is selected.
16:22:05 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:05 INFO  : Context for 'APU' is selected.
16:22:05 INFO  : 'stop' command is executed.
16:22:05 INFO  : 'ps7_init' command is executed.
16:22:05 INFO  : 'ps7_post_config' command is executed.
16:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:22:05 INFO  : Memory regions updated for context APU
16:22:05 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:22:44 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:22:53 INFO  : Disconnected from the channel tcfchan#2.
16:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:22:59 INFO  : 'fpga -state' command is executed.
16:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:59 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:22:59 INFO  : 'jtag frequency' command is executed.
16:22:59 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:59 INFO  : Context for 'APU' is selected.
16:23:02 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:02 INFO  : Context for 'APU' is selected.
16:23:02 INFO  : 'stop' command is executed.
16:23:02 INFO  : 'ps7_init' command is executed.
16:23:02 INFO  : 'ps7_post_config' command is executed.
16:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:23:02 INFO  : Memory regions updated for context APU
16:23:03 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:24:19 INFO  : Successfully generated C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\lab4\src\lscript.ld.
16:24:19 INFO  : Applying linker script to all configurations of project lab4.
16:24:19 INFO  : Setting rebuild state to true for all configurations of project lab4.
16:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:25:00 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:25:18 INFO  : Disconnected from the channel tcfchan#3.
16:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:25:19 INFO  : 'fpga -state' command is executed.
16:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:20 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:25:20 INFO  : 'jtag frequency' command is executed.
16:25:20 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:20 INFO  : Context for 'APU' is selected.
16:25:22 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:22 INFO  : Context for 'APU' is selected.
16:25:23 INFO  : 'stop' command is executed.
16:25:23 INFO  : 'ps7_init' command is executed.
16:25:23 INFO  : 'ps7_post_config' command is executed.
16:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:23 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:23 INFO  : Memory regions updated for context APU
16:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:23 INFO  : 'con' command is executed.
16:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:25:23 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:33:27 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:33:40 INFO  : Disconnected from the channel tcfchan#4.
16:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:33:41 INFO  : 'fpga -state' command is executed.
16:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:41 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:33:41 INFO  : 'jtag frequency' command is executed.
16:33:41 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:41 INFO  : Context for 'APU' is selected.
16:33:44 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:44 INFO  : Context for 'APU' is selected.
16:33:44 INFO  : 'stop' command is executed.
16:33:46 INFO  : 'ps7_init' command is executed.
16:33:46 INFO  : 'ps7_post_config' command is executed.
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:48 ERROR : Memory write error at 0x0. AP transaction timeout
16:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

16:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:34:35 INFO  : 'fpga -state' command is executed.
16:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:35 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:34:35 INFO  : 'jtag frequency' command is executed.
16:34:35 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:35 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:35 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : 'stop' command is executed.
16:34:35 ERROR : AP transaction error, DAP status f0000021
16:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:35:32 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:37:45 INFO  : Registering command handlers for SDK TCF services
16:37:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
16:37:48 INFO  : XSCT server has started successfully.
16:37:54 INFO  : Successfully done setting XSCT server connection channel  
16:37:54 INFO  : Successfully done setting SDK workspace  
16:37:54 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper.hdf.
16:37:54 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:38:36 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:38:45 INFO  : 'fpga -state' command is executed.
16:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:46 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:38:46 INFO  : 'jtag frequency' command is executed.
16:38:46 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:46 INFO  : Context for 'APU' is selected.
16:38:46 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:46 INFO  : Context for 'APU' is selected.
16:38:46 INFO  : 'stop' command is executed.
16:38:46 INFO  : 'ps7_init' command is executed.
16:38:46 INFO  : 'ps7_post_config' command is executed.
16:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:47 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:47 INFO  : Memory regions updated for context APU
16:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:47 INFO  : 'con' command is executed.
16:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:38:47 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:40:26 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:40:43 INFO  : Disconnected from the channel tcfchan#1.
16:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:40:44 INFO  : 'fpga -state' command is executed.
16:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:44 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:40:44 INFO  : 'jtag frequency' command is executed.
16:40:44 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:44 INFO  : Context for 'APU' is selected.
16:40:48 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:48 INFO  : Context for 'APU' is selected.
16:40:48 INFO  : 'stop' command is executed.
16:40:48 INFO  : 'ps7_init' command is executed.
16:40:48 INFO  : 'ps7_post_config' command is executed.
16:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:48 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:48 INFO  : Memory regions updated for context APU
16:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:49 INFO  : 'con' command is executed.
16:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:40:49 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:41:19 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:41:30 INFO  : Disconnected from the channel tcfchan#2.
16:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:41:31 INFO  : 'fpga -state' command is executed.
16:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:31 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:41:31 INFO  : 'jtag frequency' command is executed.
16:41:31 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:31 INFO  : Context for 'APU' is selected.
16:41:34 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:34 INFO  : Context for 'APU' is selected.
16:41:34 INFO  : 'stop' command is executed.
16:41:35 INFO  : 'ps7_init' command is executed.
16:41:35 INFO  : 'ps7_post_config' command is executed.
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:35 INFO  : Memory regions updated for context APU
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : 'con' command is executed.
16:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:41:35 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:42:07 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:42:23 INFO  : Disconnected from the channel tcfchan#3.
16:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:42:24 INFO  : 'fpga -state' command is executed.
16:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:25 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:42:25 INFO  : 'jtag frequency' command is executed.
16:42:25 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:25 INFO  : Context for 'APU' is selected.
16:42:27 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:27 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : 'stop' command is executed.
16:42:29 INFO  : 'ps7_init' command is executed.
16:42:29 INFO  : 'ps7_post_config' command is executed.
16:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:32 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
16:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

16:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:42:52 INFO  : 'fpga -state' command is executed.
16:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:52 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:42:52 INFO  : 'jtag frequency' command is executed.
16:42:52 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:52 INFO  : Context for 'APU' is selected.
16:42:52 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:42:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:52 INFO  : Context for 'APU' is selected.
16:42:52 INFO  : 'stop' command is executed.
16:42:52 ERROR : AP transaction error, DAP status f0000021
16:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:43:49 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
16:43:58 INFO  : 'fpga -state' command is executed.
16:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:58 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
16:43:58 INFO  : 'jtag frequency' command is executed.
16:43:58 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:58 INFO  : Context for 'APU' is selected.
16:43:58 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:58 INFO  : Context for 'APU' is selected.
16:43:58 INFO  : 'stop' command is executed.
16:43:58 INFO  : 'ps7_init' command is executed.
16:43:58 INFO  : 'ps7_post_config' command is executed.
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:59 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:59 INFO  : Memory regions updated for context APU
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:59 INFO  : 'con' command is executed.
16:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

16:43:59 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:14:02 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:14:31 INFO  : Disconnected from the channel tcfchan#4.
17:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:14:33 INFO  : 'fpga -state' command is executed.
17:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:33 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:14:33 INFO  : 'jtag frequency' command is executed.
17:14:33 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:33 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:36 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : 'stop' command is executed.
17:14:36 INFO  : 'ps7_init' command is executed.
17:14:36 INFO  : 'ps7_post_config' command is executed.
17:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:37 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:37 INFO  : Memory regions updated for context APU
17:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:37 INFO  : 'con' command is executed.
17:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:14:37 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:16:12 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:16:24 INFO  : Disconnected from the channel tcfchan#5.
17:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:16:25 INFO  : 'fpga -state' command is executed.
17:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:25 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:16:25 INFO  : 'jtag frequency' command is executed.
17:16:25 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:25 INFO  : Context for 'APU' is selected.
17:16:28 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:28 INFO  : Context for 'APU' is selected.
17:16:28 INFO  : 'stop' command is executed.
17:16:29 INFO  : 'ps7_init' command is executed.
17:16:29 INFO  : 'ps7_post_config' command is executed.
17:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:29 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:29 INFO  : Memory regions updated for context APU
17:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:29 INFO  : 'con' command is executed.
17:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:16:29 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:22:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:22:20 INFO  : Disconnected from the channel tcfchan#6.
17:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:22:22 INFO  : 'fpga -state' command is executed.
17:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:22 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:22:22 INFO  : 'jtag frequency' command is executed.
17:22:22 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:22 INFO  : Context for 'APU' is selected.
17:22:25 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:25 INFO  : Context for 'APU' is selected.
17:22:25 INFO  : 'stop' command is executed.
17:22:25 INFO  : 'ps7_init' command is executed.
17:22:25 INFO  : 'ps7_post_config' command is executed.
17:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:26 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:26 INFO  : Memory regions updated for context APU
17:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:26 INFO  : 'con' command is executed.
17:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:22:26 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:23:17 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:23:52 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:24:01 INFO  : Disconnected from the channel tcfchan#7.
17:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:24:02 INFO  : 'fpga -state' command is executed.
17:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:02 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:24:02 INFO  : 'jtag frequency' command is executed.
17:24:02 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:02 INFO  : Context for 'APU' is selected.
17:24:05 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:05 INFO  : Context for 'APU' is selected.
17:24:05 INFO  : 'stop' command is executed.
17:24:06 INFO  : 'ps7_init' command is executed.
17:24:06 INFO  : 'ps7_post_config' command is executed.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:06 INFO  : Memory regions updated for context APU
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : 'con' command is executed.
17:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:24:06 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:28:24 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:28:49 INFO  : Disconnected from the channel tcfchan#8.
17:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:28:50 INFO  : 'fpga -state' command is executed.
17:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:51 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:28:51 INFO  : 'jtag frequency' command is executed.
17:28:51 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:51 INFO  : Context for 'APU' is selected.
17:28:53 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:53 INFO  : Context for 'APU' is selected.
17:28:53 INFO  : 'stop' command is executed.
17:28:54 INFO  : 'ps7_init' command is executed.
17:28:54 INFO  : 'ps7_post_config' command is executed.
17:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:54 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:54 INFO  : Memory regions updated for context APU
17:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:54 INFO  : 'con' command is executed.
17:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:28:54 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:31:46 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:32:26 INFO  : Disconnected from the channel tcfchan#9.
17:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:32:27 INFO  : 'fpga -state' command is executed.
17:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:27 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:32:27 INFO  : 'jtag frequency' command is executed.
17:32:27 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:27 INFO  : Context for 'APU' is selected.
17:32:30 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:30 INFO  : Context for 'APU' is selected.
17:32:30 INFO  : 'stop' command is executed.
17:32:31 INFO  : 'ps7_init' command is executed.
17:32:31 INFO  : 'ps7_post_config' command is executed.
17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:31 INFO  : Memory regions updated for context APU
17:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:31 INFO  : 'con' command is executed.
17:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:32:31 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:35:24 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:35:50 INFO  : Disconnected from the channel tcfchan#10.
17:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:35:51 INFO  : 'fpga -state' command is executed.
17:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:52 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:35:52 INFO  : 'jtag frequency' command is executed.
17:35:52 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:52 INFO  : Context for 'APU' is selected.
17:35:54 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:54 INFO  : Context for 'APU' is selected.
17:35:55 INFO  : 'stop' command is executed.
17:35:56 INFO  : 'ps7_init' command is executed.
17:35:57 INFO  : 'ps7_post_config' command is executed.
17:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:59 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
17:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

17:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:36:24 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:36:45 INFO  : 'fpga -state' command is executed.
17:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:45 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:36:45 INFO  : 'jtag frequency' command is executed.
17:36:45 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:45 INFO  : Context for 'APU' is selected.
17:36:45 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:45 INFO  : Context for 'APU' is selected.
17:36:45 INFO  : 'stop' command is executed.
17:36:46 INFO  : 'ps7_init' command is executed.
17:36:46 INFO  : 'ps7_post_config' command is executed.
17:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:46 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:46 INFO  : Memory regions updated for context APU
17:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:46 INFO  : 'con' command is executed.
17:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:36:46 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:42:16 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:42:58 INFO  : Disconnected from the channel tcfchan#11.
17:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:42:59 INFO  : 'fpga -state' command is executed.
17:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:59 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:42:59 INFO  : 'jtag frequency' command is executed.
17:42:59 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:59 INFO  : Context for 'APU' is selected.
17:43:02 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:02 INFO  : Context for 'APU' is selected.
17:43:02 INFO  : 'stop' command is executed.
17:43:02 INFO  : 'ps7_init' command is executed.
17:43:02 INFO  : 'ps7_post_config' command is executed.
17:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:03 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:03 INFO  : Memory regions updated for context APU
17:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:03 INFO  : 'con' command is executed.
17:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:43:03 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:43:54 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:44:05 INFO  : Disconnected from the channel tcfchan#12.
17:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:44:06 INFO  : 'fpga -state' command is executed.
17:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:07 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:44:07 INFO  : 'jtag frequency' command is executed.
17:44:07 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:07 INFO  : Context for 'APU' is selected.
17:44:09 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:09 INFO  : Context for 'APU' is selected.
17:44:10 INFO  : 'stop' command is executed.
17:44:11 INFO  : 'ps7_init' command is executed.
17:44:11 INFO  : 'ps7_post_config' command is executed.
17:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:14 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
17:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

17:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:47:08 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:47:21 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:47:35 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:48:14 INFO  : 'fpga -state' command is executed.
17:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:48:15 INFO  : 'jtag frequency' command is executed.
17:48:15 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : 'stop' command is executed.
17:48:15 INFO  : 'ps7_init' command is executed.
17:48:15 INFO  : 'ps7_post_config' command is executed.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:15 INFO  : Memory regions updated for context APU
17:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:16 INFO  : 'con' command is executed.
17:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:48:16 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:51:06 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:51:29 INFO  : Disconnected from the channel tcfchan#13.
17:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:51:30 INFO  : 'fpga -state' command is executed.
17:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:30 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:51:30 INFO  : 'jtag frequency' command is executed.
17:51:30 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:30 INFO  : Context for 'APU' is selected.
17:51:33 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:33 INFO  : Context for 'APU' is selected.
17:51:33 INFO  : 'stop' command is executed.
17:51:35 INFO  : 'ps7_init' command is executed.
17:51:35 INFO  : 'ps7_post_config' command is executed.
17:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:37 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
17:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

17:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:51:56 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:52:16 INFO  : 'fpga -state' command is executed.
17:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:16 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:52:16 INFO  : 'jtag frequency' command is executed.
17:52:16 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:16 INFO  : Context for 'APU' is selected.
17:52:16 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:16 INFO  : Context for 'APU' is selected.
17:52:16 INFO  : 'stop' command is executed.
17:52:17 INFO  : 'ps7_init' command is executed.
17:52:17 INFO  : 'ps7_post_config' command is executed.
17:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:17 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:17 INFO  : Memory regions updated for context APU
17:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:17 INFO  : 'con' command is executed.
17:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:52:17 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:53:53 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:54:03 INFO  : Disconnected from the channel tcfchan#14.
17:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:54:04 INFO  : 'fpga -state' command is executed.
17:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:04 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:54:04 INFO  : 'jtag frequency' command is executed.
17:54:04 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:04 INFO  : Context for 'APU' is selected.
17:54:07 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:07 INFO  : Context for 'APU' is selected.
17:54:07 INFO  : 'stop' command is executed.
17:54:08 INFO  : 'ps7_init' command is executed.
17:54:08 INFO  : 'ps7_post_config' command is executed.
17:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:08 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:08 INFO  : Memory regions updated for context APU
17:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:08 INFO  : 'con' command is executed.
17:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:54:08 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:55:00 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:55:12 INFO  : Disconnected from the channel tcfchan#15.
17:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:55:13 INFO  : 'fpga -state' command is executed.
17:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:14 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:55:14 INFO  : 'jtag frequency' command is executed.
17:55:14 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:14 INFO  : Context for 'APU' is selected.
17:55:16 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:17 INFO  : Context for 'APU' is selected.
17:55:17 INFO  : 'stop' command is executed.
17:55:17 INFO  : 'ps7_init' command is executed.
17:55:17 INFO  : 'ps7_post_config' command is executed.
17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:17 INFO  : Memory regions updated for context APU
17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : 'con' command is executed.
17:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:55:17 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:56:01 INFO  : Disconnected from the channel tcfchan#16.
17:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:56:02 INFO  : 'fpga -state' command is executed.
17:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:04 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:56:04 INFO  : 'jtag frequency' command is executed.
17:56:04 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:04 INFO  : Context for 'APU' is selected.
17:56:07 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:07 INFO  : Context for 'APU' is selected.
17:56:07 INFO  : 'stop' command is executed.
17:56:08 INFO  : 'ps7_init' command is executed.
17:56:08 INFO  : 'ps7_post_config' command is executed.
17:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:08 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:08 INFO  : Memory regions updated for context APU
17:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:08 INFO  : 'con' command is executed.
17:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:56:08 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
17:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:56:39 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:56:46 INFO  : Disconnected from the channel tcfchan#17.
17:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:56:47 INFO  : 'fpga -state' command is executed.
17:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:48 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:56:48 INFO  : 'jtag frequency' command is executed.
17:56:48 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:48 INFO  : Context for 'APU' is selected.
17:56:51 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:51 INFO  : Context for 'APU' is selected.
17:56:51 INFO  : 'stop' command is executed.
17:56:53 INFO  : 'ps7_init' command is executed.
17:56:53 INFO  : 'ps7_post_config' command is executed.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:55 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
17:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
----------------End of Script----------------

17:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:57:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
17:57:30 INFO  : 'fpga -state' command is executed.
17:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:30 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
17:57:30 INFO  : 'jtag frequency' command is executed.
17:57:30 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : 'stop' command is executed.
17:57:30 INFO  : 'ps7_init' command is executed.
17:57:30 INFO  : 'ps7_post_config' command is executed.
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:31 INFO  : Memory regions updated for context APU
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 INFO  : 'con' command is executed.
17:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

17:57:31 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:02:02 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:02:21 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:02:51 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:03:08 INFO  : Disconnected from the channel tcfchan#18.
18:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:03:10 INFO  : 'fpga -state' command is executed.
18:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:10 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:03:10 INFO  : 'jtag frequency' command is executed.
18:03:10 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:10 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : 'stop' command is executed.
18:03:13 INFO  : 'ps7_init' command is executed.
18:03:13 INFO  : 'ps7_post_config' command is executed.
18:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:13 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:14 INFO  : Memory regions updated for context APU
18:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:14 INFO  : 'con' command is executed.
18:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:03:14 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:04:00 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:04:20 INFO  : Disconnected from the channel tcfchan#19.
18:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:04:22 INFO  : 'fpga -state' command is executed.
18:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:22 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:04:22 INFO  : 'jtag frequency' command is executed.
18:04:22 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:22 INFO  : Context for 'APU' is selected.
18:04:25 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:25 INFO  : Context for 'APU' is selected.
18:04:25 INFO  : 'stop' command is executed.
18:04:25 INFO  : 'ps7_init' command is executed.
18:04:25 INFO  : 'ps7_post_config' command is executed.
18:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:25 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:26 INFO  : Memory regions updated for context APU
18:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:26 INFO  : 'con' command is executed.
18:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:04:26 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:06:07 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:06:35 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:06:55 INFO  : Disconnected from the channel tcfchan#20.
18:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:06:56 INFO  : 'fpga -state' command is executed.
18:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:57 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:06:57 INFO  : 'jtag frequency' command is executed.
18:06:57 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:57 INFO  : Context for 'APU' is selected.
18:06:59 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:59 INFO  : Context for 'APU' is selected.
18:07:00 INFO  : 'stop' command is executed.
18:07:00 INFO  : 'ps7_init' command is executed.
18:07:00 INFO  : 'ps7_post_config' command is executed.
18:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:00 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:00 INFO  : Memory regions updated for context APU
18:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:00 INFO  : 'con' command is executed.
18:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:07:00 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:07:36 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:08:02 INFO  : Disconnected from the channel tcfchan#21.
18:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:08:03 INFO  : 'fpga -state' command is executed.
18:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:03 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:08:03 INFO  : 'jtag frequency' command is executed.
18:08:03 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:03 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:06 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : 'stop' command is executed.
18:08:07 INFO  : 'ps7_init' command is executed.
18:08:07 INFO  : 'ps7_post_config' command is executed.
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:07 INFO  : Memory regions updated for context APU
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : 'con' command is executed.
18:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:08:07 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:12:15 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:12:54 INFO  : Disconnected from the channel tcfchan#22.
18:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:12:55 INFO  : 'fpga -state' command is executed.
18:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:56 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:12:56 INFO  : 'jtag frequency' command is executed.
18:12:56 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:56 INFO  : Context for 'APU' is selected.
18:12:59 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:59 INFO  : Context for 'APU' is selected.
18:12:59 INFO  : 'stop' command is executed.
18:12:59 INFO  : 'ps7_init' command is executed.
18:12:59 INFO  : 'ps7_post_config' command is executed.
18:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:59 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:59 INFO  : Memory regions updated for context APU
18:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:00 INFO  : 'con' command is executed.
18:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:13:00 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:14:38 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:15:40 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:15:50 INFO  : Disconnected from the channel tcfchan#23.
18:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:15:52 INFO  : 'fpga -state' command is executed.
18:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:52 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:15:52 INFO  : 'jtag frequency' command is executed.
18:15:52 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:52 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:55 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : 'stop' command is executed.
18:15:55 INFO  : 'ps7_init' command is executed.
18:15:55 INFO  : 'ps7_post_config' command is executed.
18:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:55 INFO  : Memory regions updated for context APU
18:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:56 INFO  : 'con' command is executed.
18:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:15:56 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:19:02 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:19:36 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:19:59 INFO  : Disconnected from the channel tcfchan#24.
18:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:20:01 INFO  : 'fpga -state' command is executed.
18:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:01 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:20:01 INFO  : 'jtag frequency' command is executed.
18:20:01 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:01 INFO  : Context for 'APU' is selected.
18:20:04 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:04 INFO  : Context for 'APU' is selected.
18:20:04 INFO  : 'stop' command is executed.
18:20:04 INFO  : 'ps7_init' command is executed.
18:20:04 INFO  : 'ps7_post_config' command is executed.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:04 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:04 INFO  : Memory regions updated for context APU
18:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:05 INFO  : 'con' command is executed.
18:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:20:05 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:21:51 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:22:12 INFO  : Disconnected from the channel tcfchan#25.
18:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:22:13 INFO  : 'fpga -state' command is executed.
18:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:13 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:22:13 INFO  : 'jtag frequency' command is executed.
18:22:13 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:13 INFO  : Context for 'APU' is selected.
18:22:16 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:16 INFO  : Context for 'APU' is selected.
18:22:16 INFO  : 'stop' command is executed.
18:22:17 INFO  : 'ps7_init' command is executed.
18:22:17 INFO  : 'ps7_post_config' command is executed.
18:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:17 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:17 INFO  : Memory regions updated for context APU
18:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:17 INFO  : 'con' command is executed.
18:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:22:17 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:23:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:23:36 INFO  : Disconnected from the channel tcfchan#26.
18:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:23:37 INFO  : 'fpga -state' command is executed.
18:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:37 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:23:37 INFO  : 'jtag frequency' command is executed.
18:23:37 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:37 INFO  : Context for 'APU' is selected.
18:23:40 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:40 INFO  : Context for 'APU' is selected.
18:23:40 INFO  : 'stop' command is executed.
18:23:41 INFO  : 'ps7_init' command is executed.
18:23:41 INFO  : 'ps7_post_config' command is executed.
18:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:41 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:41 INFO  : Memory regions updated for context APU
18:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:41 INFO  : 'con' command is executed.
18:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:23:41 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:25:01 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:25:34 INFO  : Disconnected from the channel tcfchan#27.
18:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:25:35 INFO  : 'fpga -state' command is executed.
18:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:35 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:25:35 INFO  : 'jtag frequency' command is executed.
18:25:35 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:35 INFO  : Context for 'APU' is selected.
18:25:39 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:39 INFO  : Context for 'APU' is selected.
18:25:39 INFO  : 'stop' command is executed.
18:25:39 INFO  : 'ps7_init' command is executed.
18:25:39 INFO  : 'ps7_post_config' command is executed.
18:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:39 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:39 INFO  : Memory regions updated for context APU
18:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:40 INFO  : 'con' command is executed.
18:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:25:40 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:34:45 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:36:42 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:38:11 INFO  : Disconnected from the channel tcfchan#28.
18:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:38:12 INFO  : 'fpga -state' command is executed.
18:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:12 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:38:12 INFO  : 'jtag frequency' command is executed.
18:38:12 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:12 INFO  : Context for 'APU' is selected.
18:38:15 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:15 INFO  : Context for 'APU' is selected.
18:38:15 INFO  : 'stop' command is executed.
18:38:16 INFO  : 'ps7_init' command is executed.
18:38:16 INFO  : 'ps7_post_config' command is executed.
18:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:16 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:16 INFO  : Memory regions updated for context APU
18:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:16 INFO  : 'con' command is executed.
18:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:38:16 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
18:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:40:38 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:40:59 INFO  : Disconnected from the channel tcfchan#29.
18:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
18:41:00 INFO  : 'fpga -state' command is executed.
18:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:01 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
18:41:01 INFO  : 'jtag frequency' command is executed.
18:41:01 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:01 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : 'stop' command is executed.
18:41:04 INFO  : 'ps7_init' command is executed.
18:41:05 INFO  : 'ps7_post_config' command is executed.
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:05 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:05 INFO  : Memory regions updated for context APU
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:05 INFO  : 'con' command is executed.
18:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

18:41:05 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
19:12:27 INFO  : Disconnected from the channel tcfchan#30.
21:03:09 INFO  : Registering command handlers for SDK TCF services
21:03:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\temp_xsdb_launch_script.tcl
21:03:12 INFO  : XSCT server has started successfully.
21:03:12 INFO  : Successfully done setting XSCT server connection channel  
21:03:19 INFO  : Successfully done setting SDK workspace  
21:03:19 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper.hdf.
12:50:20 INFO  : Registering command handlers for SDK TCF services
12:50:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\temp_xsdb_launch_script.tcl
12:50:24 INFO  : XSCT server has started successfully.
12:50:24 INFO  : Successfully done setting XSCT server connection channel  
12:50:30 INFO  : Successfully done setting SDK workspace  
12:50:30 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper.hdf.
12:50:30 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
13:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:30:19 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:30:52 INFO  : 'fpga -state' command is executed.
13:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:52 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:30:52 INFO  : 'jtag frequency' command is executed.
13:30:52 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:52 INFO  : Context for 'APU' is selected.
13:30:52 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:52 INFO  : Context for 'APU' is selected.
13:30:52 INFO  : 'stop' command is executed.
13:30:53 INFO  : 'ps7_init' command is executed.
13:30:53 INFO  : 'ps7_post_config' command is executed.
13:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:53 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:53 INFO  : Memory regions updated for context APU
13:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:53 INFO  : 'con' command is executed.
13:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:30:53 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:34:00 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:34:27 INFO  : Disconnected from the channel tcfchan#1.
13:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:34:28 INFO  : 'fpga -state' command is executed.
13:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:28 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:34:28 INFO  : 'jtag frequency' command is executed.
13:34:28 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:28 INFO  : Context for 'APU' is selected.
13:34:31 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:31 INFO  : Context for 'APU' is selected.
13:34:31 INFO  : 'stop' command is executed.
13:34:32 INFO  : 'ps7_init' command is executed.
13:34:32 INFO  : 'ps7_post_config' command is executed.
13:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:32 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:32 INFO  : Memory regions updated for context APU
13:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:32 INFO  : 'con' command is executed.
13:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:34:32 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:35:37 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:36:00 INFO  : Disconnected from the channel tcfchan#2.
13:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:36:02 INFO  : 'fpga -state' command is executed.
13:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:02 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:36:02 INFO  : 'jtag frequency' command is executed.
13:36:02 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:02 INFO  : Context for 'APU' is selected.
13:36:02 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:02 INFO  : Context for 'APU' is selected.
13:36:02 INFO  : 'stop' command is executed.
13:36:02 INFO  : 'ps7_init' command is executed.
13:36:02 INFO  : 'ps7_post_config' command is executed.
13:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:03 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:03 INFO  : Memory regions updated for context APU
13:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:03 INFO  : 'con' command is executed.
13:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:36:03 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:36:44 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:37:10 INFO  : Disconnected from the channel tcfchan#3.
13:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:37:11 INFO  : 'fpga -state' command is executed.
13:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:12 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:37:12 INFO  : 'jtag frequency' command is executed.
13:37:12 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:12 INFO  : Context for 'APU' is selected.
13:37:12 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:12 INFO  : Context for 'APU' is selected.
13:37:12 INFO  : 'stop' command is executed.
13:37:12 INFO  : 'ps7_init' command is executed.
13:37:12 INFO  : 'ps7_post_config' command is executed.
13:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:12 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:12 INFO  : Memory regions updated for context APU
13:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:13 INFO  : 'con' command is executed.
13:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:37:13 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:39:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:39:47 INFO  : Disconnected from the channel tcfchan#4.
13:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:39:48 INFO  : 'fpga -state' command is executed.
13:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:48 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:39:48 INFO  : 'jtag frequency' command is executed.
13:39:48 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:49 INFO  : Context for 'APU' is selected.
13:39:49 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:49 INFO  : Context for 'APU' is selected.
13:39:49 INFO  : 'stop' command is executed.
13:39:49 INFO  : 'ps7_init' command is executed.
13:39:49 INFO  : 'ps7_post_config' command is executed.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:49 INFO  : Memory regions updated for context APU
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : 'con' command is executed.
13:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:39:49 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:41:20 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:41:37 INFO  : Disconnected from the channel tcfchan#5.
13:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:41:39 INFO  : 'fpga -state' command is executed.
13:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:39 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:41:39 INFO  : 'jtag frequency' command is executed.
13:41:39 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:39 INFO  : Context for 'APU' is selected.
13:41:39 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:39 INFO  : Context for 'APU' is selected.
13:41:39 INFO  : 'stop' command is executed.
13:41:39 INFO  : 'ps7_init' command is executed.
13:41:39 INFO  : 'ps7_post_config' command is executed.
13:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:40 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:40 INFO  : Memory regions updated for context APU
13:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:40 INFO  : 'con' command is executed.
13:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:41:40 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:57:35 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:58:50 INFO  : Disconnected from the channel tcfchan#6.
13:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:58:51 INFO  : 'fpga -state' command is executed.
13:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:51 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:58:51 INFO  : 'jtag frequency' command is executed.
13:58:51 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:52 INFO  : Context for 'APU' is selected.
13:58:52 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:58:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:52 INFO  : Context for 'APU' is selected.
13:58:52 INFO  : 'stop' command is executed.
13:58:52 INFO  : 'ps7_init' command is executed.
13:58:52 INFO  : 'ps7_post_config' command is executed.
13:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:52 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:52 INFO  : Memory regions updated for context APU
13:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:52 INFO  : 'con' command is executed.
13:58:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:58:52 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:00:17 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:00:46 INFO  : Disconnected from the channel tcfchan#7.
14:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:00:47 INFO  : 'fpga -state' command is executed.
14:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:47 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:00:47 INFO  : 'jtag frequency' command is executed.
14:00:47 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:47 INFO  : Context for 'APU' is selected.
14:00:47 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:47 INFO  : Context for 'APU' is selected.
14:00:47 INFO  : 'stop' command is executed.
14:00:48 INFO  : 'ps7_init' command is executed.
14:00:48 INFO  : 'ps7_post_config' command is executed.
14:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:48 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:48 INFO  : Memory regions updated for context APU
14:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:48 INFO  : 'con' command is executed.
14:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:00:48 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:02:30 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:02:55 INFO  : Disconnected from the channel tcfchan#8.
14:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:02:56 INFO  : 'fpga -state' command is executed.
14:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:56 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:02:56 INFO  : 'jtag frequency' command is executed.
14:02:56 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:56 INFO  : Context for 'APU' is selected.
14:02:56 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:56 INFO  : Context for 'APU' is selected.
14:02:56 INFO  : 'stop' command is executed.
14:02:57 INFO  : 'ps7_init' command is executed.
14:02:57 INFO  : 'ps7_post_config' command is executed.
14:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:57 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:57 INFO  : Memory regions updated for context APU
14:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:57 INFO  : 'con' command is executed.
14:02:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:02:57 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:18:34 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:18:46 INFO  : Disconnected from the channel tcfchan#9.
14:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:18:47 INFO  : 'fpga -state' command is executed.
14:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:47 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:18:47 INFO  : 'jtag frequency' command is executed.
14:18:47 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:47 INFO  : Context for 'APU' is selected.
14:18:47 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:47 INFO  : Context for 'APU' is selected.
14:18:47 INFO  : 'stop' command is executed.
14:18:48 INFO  : 'ps7_init' command is executed.
14:18:48 INFO  : 'ps7_post_config' command is executed.
14:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:49 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:49 INFO  : Memory regions updated for context APU
14:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:49 INFO  : 'con' command is executed.
14:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:18:49 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:21:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:21:43 INFO  : Disconnected from the channel tcfchan#10.
14:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:21:45 INFO  : 'fpga -state' command is executed.
14:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:45 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:21:45 INFO  : 'jtag frequency' command is executed.
14:21:45 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:45 INFO  : Context for 'APU' is selected.
14:21:45 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:45 INFO  : Context for 'APU' is selected.
14:21:45 INFO  : 'stop' command is executed.
14:21:46 INFO  : 'ps7_init' command is executed.
14:21:46 INFO  : 'ps7_post_config' command is executed.
14:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:46 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:46 INFO  : Memory regions updated for context APU
14:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:46 INFO  : 'con' command is executed.
14:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:21:46 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:22:22 INFO  : Disconnected from the channel tcfchan#11.
14:35:59 INFO  : Registering command handlers for SDK TCF services
14:35:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\temp_xsdb_launch_script.tcl
14:36:02 INFO  : XSCT server has started successfully.
14:36:02 INFO  : Successfully done setting XSCT server connection channel  
14:36:08 INFO  : Successfully done setting SDK workspace  
14:36:08 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper.hdf.
14:36:08 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
14:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:47:31 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:48:15 INFO  : 'fpga -state' command is executed.
14:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:48:15 INFO  : 'jtag frequency' command is executed.
14:48:15 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:15 INFO  : Context for 'APU' is selected.
14:48:15 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:15 INFO  : Context for 'APU' is selected.
14:48:15 INFO  : 'stop' command is executed.
14:48:16 INFO  : 'ps7_init' command is executed.
14:48:16 INFO  : 'ps7_post_config' command is executed.
14:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:16 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:16 INFO  : Memory regions updated for context APU
14:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:17 INFO  : 'con' command is executed.
14:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:48:17 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:50:12 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:50:36 INFO  : Disconnected from the channel tcfchan#1.
14:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:50:37 INFO  : 'fpga -state' command is executed.
14:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:37 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:50:37 INFO  : 'jtag frequency' command is executed.
14:50:37 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:37 INFO  : Context for 'APU' is selected.
14:50:41 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:50:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:41 INFO  : Context for 'APU' is selected.
14:50:41 INFO  : 'stop' command is executed.
14:50:42 INFO  : 'ps7_init' command is executed.
14:50:42 INFO  : 'ps7_post_config' command is executed.
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:42 INFO  : Memory regions updated for context APU
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : 'con' command is executed.
14:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:50:42 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:51:09 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:51:22 INFO  : Disconnected from the channel tcfchan#2.
14:51:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:51:24 INFO  : 'fpga -state' command is executed.
14:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:24 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:51:24 INFO  : 'jtag frequency' command is executed.
14:51:24 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:24 INFO  : Context for 'APU' is selected.
14:51:24 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:24 INFO  : Context for 'APU' is selected.
14:51:24 INFO  : 'stop' command is executed.
14:51:25 INFO  : 'ps7_init' command is executed.
14:51:25 INFO  : 'ps7_post_config' command is executed.
14:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:26 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:26 INFO  : Memory regions updated for context APU
14:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:26 INFO  : 'con' command is executed.
14:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:51:26 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:53:11 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:53:30 INFO  : Disconnected from the channel tcfchan#3.
14:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:53:31 INFO  : 'fpga -state' command is executed.
14:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:31 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:53:31 INFO  : 'jtag frequency' command is executed.
14:53:31 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:31 INFO  : Context for 'APU' is selected.
14:53:31 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:31 INFO  : Context for 'APU' is selected.
14:53:31 INFO  : 'stop' command is executed.
14:53:32 INFO  : 'ps7_init' command is executed.
14:53:32 INFO  : 'ps7_post_config' command is executed.
14:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:33 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:33 INFO  : Memory regions updated for context APU
14:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:33 INFO  : 'con' command is executed.
14:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:53:33 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:53:55 INFO  : FPGA configured successfully with bitstream "C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:54:03 INFO  : Disconnected from the channel tcfchan#4.
14:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:54:04 INFO  : 'fpga -state' command is executed.
14:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:05 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:54:05 INFO  : 'jtag frequency' command is executed.
14:54:05 INFO  : Sourcing of 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Hardware design information is loaded from 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : 'stop' command is executed.
14:54:06 INFO  : 'ps7_init' command is executed.
14:54:06 INFO  : 'ps7_post_config' command is executed.
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : The application 'C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:06 INFO  : Memory regions updated for context APU
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : 'con' command is executed.
14:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:54:06 INFO  : Launch script is exported to file 'C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:55:19 INFO  : Disconnected from the channel tcfchan#5.
10:43:51 INFO  : Registering command handlers for SDK TCF services
10:43:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\tenna\Documents\Computerteknologi\E19\EmbeddedRealTimeSystems\Assignment_2\EmbeddedSystem_labs\Lab_Matrix\Lab_Matrix.sdk\temp_xsdb_launch_script.tcl
10:43:54 INFO  : XSCT server has started successfully.
10:43:54 INFO  : Successfully done setting XSCT server connection channel  
10:43:59 INFO  : Successfully done setting SDK workspace  
10:43:59 INFO  : Processing command line option -hwspec C:/Users/tenna/Documents/Computerteknologi/E19/EmbeddedRealTimeSystems/Assignment_2/EmbeddedSystem_labs/Lab_Matrix/Lab_Matrix.sdk/system_wrapper.hdf.
10:44:00 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
11:28:27 INFO  : Registering command handlers for SDK TCF services
11:28:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\temp_xsdb_launch_script.tcl
11:28:30 INFO  : XSCT server has started successfully.
11:28:36 INFO  : Successfully done setting XSCT server connection channel  
11:28:36 INFO  : Processing command line option -hwspec C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper.hdf.
11:28:36 INFO  : Successfully done setting SDK workspace  
11:34:41 INFO  : Registering command handlers for SDK TCF services
11:34:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\temp_xsdb_launch_script.tcl
11:34:44 INFO  : XSCT server has started successfully.
11:34:50 INFO  : Successfully done setting XSCT server connection channel  
11:34:50 INFO  : Processing command line option -hwspec C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper.hdf.
11:34:50 INFO  : Successfully done setting SDK workspace  
11:34:50 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_3.
11:34:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572172417997,  Project:1572171999581
11:34:55 INFO  : The hardware specification for project 'system_wrapper_hw_platform_3' is different from C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper.hdf.
11:34:55 INFO  : Copied contents of C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_3\system.hdf.
11:35:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:35:03 INFO  : Clearing existing target manager status.
11:35:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:35:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:50:43 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
<<<<<<< HEAD
13:04:35 INFO  : Registering command handlers for SDK TCF services
13:04:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\master\EmbeddedPRJ\MiniProject\MiniProject.sdk\temp_xsdb_launch_script.tcl
13:04:39 INFO  : XSCT server has started successfully.
13:04:39 INFO  : Successfully done setting XSCT server connection channel  
13:04:47 INFO  : Successfully done setting SDK workspace  
13:04:47 INFO  : Processing command line option -hwspec C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper.hdf.
10:20:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\master\EmbeddedPRJ\MiniProject\MiniProject.sdk\temp_xsdb_launch_script.tcl
10:20:12 INFO  : XSCT server has started successfully.
10:20:14 INFO  : Successfully done setting XSCT server connection channel  
10:20:14 INFO  : Successfully done setting SDK workspace  
10:20:18 INFO  : Registering command handlers for SDK TCF services
10:20:25 INFO  : Processing command line option -hwspec C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper.hdf.
10:20:25 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_4.
10:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:21:03 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:26:29 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:27:21 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:27:37 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:29:47 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
10:38:34 INFO  : FPGA configured successfully with bitstream "C:/master/EmbeddedPRJ/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
=======
11:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:51:02 INFO  : 'fpga -state' command is executed.
11:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:02 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
11:51:02 INFO  : 'jtag frequency' command is executed.
11:51:02 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:02 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:03 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : 'stop' command is executed.
11:51:03 INFO  : 'ps7_init' command is executed.
11:51:03 INFO  : 'ps7_post_config' command is executed.
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:03 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:03 INFO  : Memory regions updated for context APU
11:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:04 INFO  : 'con' command is executed.
11:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

11:51:04 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
11:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:52:17 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:52:25 INFO  : Disconnected from the channel tcfchan#1.
11:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:52:26 INFO  : 'fpga -state' command is executed.
11:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:26 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
11:52:26 INFO  : 'jtag frequency' command is executed.
11:52:26 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:26 INFO  : Context for 'APU' is selected.
11:52:29 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:29 INFO  : Context for 'APU' is selected.
11:52:29 INFO  : 'stop' command is executed.
11:52:30 INFO  : 'ps7_init' command is executed.
11:52:30 INFO  : 'ps7_post_config' command is executed.
11:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:30 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:30 INFO  : Memory regions updated for context APU
11:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:30 INFO  : 'con' command is executed.
11:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

11:52:30 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
11:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:53:11 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:53:18 INFO  : Disconnected from the channel tcfchan#2.
11:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:53:19 INFO  : 'fpga -state' command is executed.
11:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:19 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
11:53:19 INFO  : 'jtag frequency' command is executed.
11:53:19 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:19 INFO  : Context for 'APU' is selected.
11:53:19 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:19 INFO  : Context for 'APU' is selected.
11:53:19 INFO  : 'stop' command is executed.
11:53:20 INFO  : 'ps7_init' command is executed.
11:53:20 INFO  : 'ps7_post_config' command is executed.
11:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:20 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:20 INFO  : Memory regions updated for context APU
11:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:20 INFO  : 'con' command is executed.
11:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

11:53:20 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
11:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:54:21 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:54:30 INFO  : Disconnected from the channel tcfchan#3.
11:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:54:31 INFO  : 'fpga -state' command is executed.
11:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:31 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
11:54:31 INFO  : 'jtag frequency' command is executed.
11:54:32 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:32 INFO  : Context for 'APU' is selected.
11:54:32 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:32 INFO  : Context for 'APU' is selected.
11:54:32 INFO  : 'stop' command is executed.
11:54:32 INFO  : 'ps7_init' command is executed.
11:54:32 INFO  : 'ps7_post_config' command is executed.
11:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:32 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:32 INFO  : Memory regions updated for context APU
11:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:32 INFO  : 'con' command is executed.
11:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

11:54:32 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
11:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:55:29 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:55:43 INFO  : Disconnected from the channel tcfchan#4.
11:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
11:55:44 INFO  : 'fpga -state' command is executed.
11:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:44 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
11:55:44 INFO  : 'jtag frequency' command is executed.
11:55:45 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:45 INFO  : Context for 'APU' is selected.
11:55:45 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:45 INFO  : Context for 'APU' is selected.
11:55:45 INFO  : 'stop' command is executed.
11:55:45 INFO  : 'ps7_init' command is executed.
11:55:45 INFO  : 'ps7_post_config' command is executed.
11:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:45 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:45 INFO  : Memory regions updated for context APU
11:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:46 INFO  : 'con' command is executed.
11:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

11:55:46 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:04:33 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:04:45 INFO  : Disconnected from the channel tcfchan#5.
12:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:04:46 INFO  : 'fpga -state' command is executed.
12:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:46 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:04:46 INFO  : 'jtag frequency' command is executed.
12:04:46 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:46 INFO  : Context for 'APU' is selected.
12:04:46 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:46 INFO  : Context for 'APU' is selected.
12:04:46 INFO  : 'stop' command is executed.
12:04:47 INFO  : 'ps7_init' command is executed.
12:04:47 INFO  : 'ps7_post_config' command is executed.
12:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:47 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:47 INFO  : Memory regions updated for context APU
12:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:47 INFO  : 'con' command is executed.
12:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:04:47 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:15:07 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:15:18 INFO  : Disconnected from the channel tcfchan#6.
12:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:15:19 INFO  : 'fpga -state' command is executed.
12:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:19 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:15:19 INFO  : 'jtag frequency' command is executed.
12:15:19 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:19 INFO  : Context for 'APU' is selected.
12:15:19 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:19 INFO  : Context for 'APU' is selected.
12:15:19 INFO  : 'stop' command is executed.
12:15:20 INFO  : 'ps7_init' command is executed.
12:15:20 INFO  : 'ps7_post_config' command is executed.
12:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:20 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:20 INFO  : Memory regions updated for context APU
12:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:20 INFO  : 'con' command is executed.
12:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:15:20 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:16:09 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:16:18 INFO  : Disconnected from the channel tcfchan#7.
12:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:16:19 INFO  : 'fpga -state' command is executed.
12:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:19 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:16:19 INFO  : 'jtag frequency' command is executed.
12:16:19 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : 'stop' command is executed.
12:16:20 INFO  : 'ps7_init' command is executed.
12:16:20 INFO  : 'ps7_post_config' command is executed.
12:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:20 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:20 INFO  : Memory regions updated for context APU
12:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:20 INFO  : 'con' command is executed.
12:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:16:20 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:16:49 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:16:58 INFO  : Disconnected from the channel tcfchan#8.
12:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:17:00 INFO  : 'fpga -state' command is executed.
12:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:00 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:17:00 INFO  : 'jtag frequency' command is executed.
12:17:00 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:00 INFO  : Context for 'APU' is selected.
12:17:00 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:00 INFO  : Context for 'APU' is selected.
12:17:00 INFO  : 'stop' command is executed.
12:17:00 INFO  : 'ps7_init' command is executed.
12:17:00 INFO  : 'ps7_post_config' command is executed.
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:01 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:01 INFO  : Memory regions updated for context APU
12:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:01 INFO  : 'con' command is executed.
12:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:17:01 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:18:17 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:18:29 INFO  : Disconnected from the channel tcfchan#9.
12:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:18:30 INFO  : 'fpga -state' command is executed.
12:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:30 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:18:30 INFO  : 'jtag frequency' command is executed.
12:18:30 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:30 INFO  : Context for 'APU' is selected.
12:18:30 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:30 INFO  : Context for 'APU' is selected.
12:18:30 INFO  : 'stop' command is executed.
12:18:31 INFO  : 'ps7_init' command is executed.
12:18:31 INFO  : 'ps7_post_config' command is executed.
12:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:31 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:31 INFO  : Memory regions updated for context APU
12:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:31 INFO  : 'con' command is executed.
12:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:18:31 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:21:04 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:21:13 INFO  : Disconnected from the channel tcfchan#10.
12:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:21:14 INFO  : 'fpga -state' command is executed.
12:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:14 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:21:14 INFO  : 'jtag frequency' command is executed.
12:21:14 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:15 INFO  : Context for 'APU' is selected.
12:21:15 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:15 INFO  : Context for 'APU' is selected.
12:21:15 INFO  : 'stop' command is executed.
12:21:15 INFO  : 'ps7_init' command is executed.
12:21:15 INFO  : 'ps7_post_config' command is executed.
12:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:15 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:15 INFO  : Memory regions updated for context APU
12:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:15 INFO  : 'con' command is executed.
12:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:21:15 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:24:15 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:24:25 INFO  : Disconnected from the channel tcfchan#11.
12:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:24:27 INFO  : 'fpga -state' command is executed.
12:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:27 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:24:27 INFO  : 'jtag frequency' command is executed.
12:24:27 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:27 INFO  : Context for 'APU' is selected.
12:24:27 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:27 INFO  : Context for 'APU' is selected.
12:24:27 INFO  : 'stop' command is executed.
12:24:27 INFO  : 'ps7_init' command is executed.
12:24:27 INFO  : 'ps7_post_config' command is executed.
12:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:28 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:28 INFO  : Memory regions updated for context APU
12:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:28 INFO  : 'con' command is executed.
12:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:24:28 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:26:20 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:26:27 INFO  : Disconnected from the channel tcfchan#12.
12:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:26:29 INFO  : 'fpga -state' command is executed.
12:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:29 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:26:29 INFO  : 'jtag frequency' command is executed.
12:26:29 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:29 INFO  : Context for 'APU' is selected.
12:26:29 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:29 INFO  : Context for 'APU' is selected.
12:26:29 INFO  : 'stop' command is executed.
12:26:30 INFO  : 'ps7_init' command is executed.
12:26:30 INFO  : 'ps7_post_config' command is executed.
12:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:30 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:30 INFO  : Memory regions updated for context APU
12:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:30 INFO  : 'con' command is executed.
12:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:26:30 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
12:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:34:46 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:34:59 INFO  : Disconnected from the channel tcfchan#13.
12:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
12:35:00 INFO  : 'fpga -state' command is executed.
12:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:00 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
12:35:00 INFO  : 'jtag frequency' command is executed.
12:35:00 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:00 INFO  : Context for 'APU' is selected.
12:35:00 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:00 INFO  : Context for 'APU' is selected.
12:35:00 INFO  : 'stop' command is executed.
12:35:01 INFO  : 'ps7_init' command is executed.
12:35:01 INFO  : 'ps7_post_config' command is executed.
12:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:01 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:01 INFO  : Memory regions updated for context APU
12:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:01 INFO  : 'con' command is executed.
12:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

12:35:01 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:11:02 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:11:13 INFO  : Disconnected from the channel tcfchan#14.
13:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:11:14 INFO  : 'fpga -state' command is executed.
13:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:15 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:11:15 INFO  : 'jtag frequency' command is executed.
13:11:15 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:15 INFO  : Context for 'APU' is selected.
13:11:15 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:15 INFO  : Context for 'APU' is selected.
13:11:15 INFO  : 'stop' command is executed.
13:11:15 INFO  : 'ps7_init' command is executed.
13:11:15 INFO  : 'ps7_post_config' command is executed.
13:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:15 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:15 INFO  : Memory regions updated for context APU
13:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:15 INFO  : 'con' command is executed.
13:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:11:15 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:13:35 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:13:48 INFO  : Disconnected from the channel tcfchan#15.
13:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:13:49 INFO  : 'fpga -state' command is executed.
13:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:49 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:13:49 INFO  : 'jtag frequency' command is executed.
13:13:49 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:49 INFO  : Context for 'APU' is selected.
13:13:49 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:49 INFO  : Context for 'APU' is selected.
13:13:49 INFO  : 'stop' command is executed.
13:13:50 INFO  : 'ps7_init' command is executed.
13:13:50 INFO  : 'ps7_post_config' command is executed.
13:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:50 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:50 INFO  : Memory regions updated for context APU
13:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:50 INFO  : 'con' command is executed.
13:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:13:50 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:56:21 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:56:31 INFO  : Disconnected from the channel tcfchan#16.
13:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:56:32 INFO  : 'fpga -state' command is executed.
13:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:32 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:56:33 INFO  : 'jtag frequency' command is executed.
13:56:33 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:33 INFO  : Context for 'APU' is selected.
13:56:33 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:33 INFO  : Context for 'APU' is selected.
13:56:33 INFO  : 'stop' command is executed.
13:56:33 INFO  : 'ps7_init' command is executed.
13:56:33 INFO  : 'ps7_post_config' command is executed.
13:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:33 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:33 INFO  : Memory regions updated for context APU
13:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:33 INFO  : 'con' command is executed.
13:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:56:33 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:57:39 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:57:46 INFO  : Disconnected from the channel tcfchan#17.
13:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:57:47 INFO  : 'fpga -state' command is executed.
13:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:47 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:57:47 INFO  : 'jtag frequency' command is executed.
13:57:47 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:47 INFO  : Context for 'APU' is selected.
13:57:47 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:47 INFO  : Context for 'APU' is selected.
13:57:47 INFO  : 'stop' command is executed.
13:57:47 INFO  : 'ps7_init' command is executed.
13:57:47 INFO  : 'ps7_post_config' command is executed.
13:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:48 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:48 INFO  : Memory regions updated for context APU
13:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:48 INFO  : 'con' command is executed.
13:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:57:48 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:59:00 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:59:08 INFO  : Disconnected from the channel tcfchan#18.
13:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:59:09 INFO  : 'fpga -state' command is executed.
13:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:09 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
13:59:09 INFO  : 'jtag frequency' command is executed.
13:59:09 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:09 INFO  : Context for 'APU' is selected.
13:59:09 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:09 INFO  : Context for 'APU' is selected.
13:59:09 INFO  : 'stop' command is executed.
13:59:10 INFO  : 'ps7_init' command is executed.
13:59:10 INFO  : 'ps7_post_config' command is executed.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:10 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:10 INFO  : Memory regions updated for context APU
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:10 INFO  : 'con' command is executed.
13:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

13:59:10 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
13:59:51 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:59:59 INFO  : Disconnected from the channel tcfchan#19.
14:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:00:00 INFO  : 'fpga -state' command is executed.
14:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:01 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:00:01 INFO  : 'jtag frequency' command is executed.
14:00:01 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:01 INFO  : Context for 'APU' is selected.
14:00:01 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:01 INFO  : Context for 'APU' is selected.
14:00:01 INFO  : 'stop' command is executed.
14:00:01 INFO  : 'ps7_init' command is executed.
14:00:01 INFO  : 'ps7_post_config' command is executed.
14:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:02 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:02 INFO  : Memory regions updated for context APU
14:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:02 INFO  : 'con' command is executed.
14:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:00:02 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:02:00 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:02:07 INFO  : Disconnected from the channel tcfchan#20.
14:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:02:08 INFO  : 'fpga -state' command is executed.
14:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:08 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:02:08 INFO  : 'jtag frequency' command is executed.
14:02:08 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:08 INFO  : Context for 'APU' is selected.
14:02:08 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:08 INFO  : Context for 'APU' is selected.
14:02:08 INFO  : 'stop' command is executed.
14:02:09 INFO  : 'ps7_init' command is executed.
14:02:09 INFO  : 'ps7_post_config' command is executed.
14:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:09 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:09 INFO  : Memory regions updated for context APU
14:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:09 INFO  : 'con' command is executed.
14:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:02:09 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:11:53 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:12:00 INFO  : Disconnected from the channel tcfchan#21.
14:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:12:01 INFO  : 'fpga -state' command is executed.
14:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:01 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:12:01 INFO  : 'jtag frequency' command is executed.
14:12:01 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:01 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:01 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : 'stop' command is executed.
14:12:02 INFO  : 'ps7_init' command is executed.
14:12:02 INFO  : 'ps7_post_config' command is executed.
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:02 INFO  : Memory regions updated for context APU
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : 'con' command is executed.
14:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:12:02 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:44:59 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:45:06 INFO  : Disconnected from the channel tcfchan#22.
14:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
14:45:08 INFO  : 'fpga -state' command is executed.
14:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:08 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
14:45:08 INFO  : 'jtag frequency' command is executed.
14:45:08 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:08 INFO  : Context for 'APU' is selected.
14:45:08 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:08 INFO  : Context for 'APU' is selected.
14:45:08 INFO  : 'stop' command is executed.
14:45:08 INFO  : 'ps7_init' command is executed.
14:45:08 INFO  : 'ps7_post_config' command is executed.
14:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:09 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:09 INFO  : Memory regions updated for context APU
14:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:09 INFO  : 'con' command is executed.
14:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

14:45:09 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:07:16 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:07:24 INFO  : Disconnected from the channel tcfchan#23.
15:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:07:25 INFO  : 'fpga -state' command is executed.
15:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:25 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:07:25 INFO  : 'jtag frequency' command is executed.
15:07:25 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : 'stop' command is executed.
15:07:26 INFO  : 'ps7_init' command is executed.
15:07:26 INFO  : 'ps7_post_config' command is executed.
15:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:26 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:26 INFO  : Memory regions updated for context APU
15:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:26 INFO  : 'con' command is executed.
15:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:07:26 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:10:53 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:11:01 INFO  : Disconnected from the channel tcfchan#24.
15:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:11:03 INFO  : 'fpga -state' command is executed.
15:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:03 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:11:03 INFO  : 'jtag frequency' command is executed.
15:11:03 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:03 INFO  : Context for 'APU' is selected.
15:11:03 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:03 INFO  : Context for 'APU' is selected.
15:11:03 INFO  : 'stop' command is executed.
15:11:03 INFO  : 'ps7_init' command is executed.
15:11:03 INFO  : 'ps7_post_config' command is executed.
15:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:04 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:04 INFO  : Memory regions updated for context APU
15:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:04 INFO  : 'con' command is executed.
15:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:11:04 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:18:32 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:18:41 INFO  : Disconnected from the channel tcfchan#25.
15:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:18:42 INFO  : 'fpga -state' command is executed.
15:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:43 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:18:43 INFO  : 'jtag frequency' command is executed.
15:18:43 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:43 INFO  : Context for 'APU' is selected.
15:18:43 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:43 INFO  : Context for 'APU' is selected.
15:18:43 INFO  : 'stop' command is executed.
15:18:43 INFO  : 'ps7_init' command is executed.
15:18:43 INFO  : 'ps7_post_config' command is executed.
15:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:44 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:44 INFO  : Memory regions updated for context APU
15:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:44 INFO  : 'con' command is executed.
15:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:18:44 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:20:46 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:20:54 INFO  : Disconnected from the channel tcfchan#26.
15:20:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:20:56 INFO  : 'fpga -state' command is executed.
15:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:56 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:20:56 INFO  : 'jtag frequency' command is executed.
15:20:56 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:56 INFO  : Context for 'APU' is selected.
15:20:56 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:56 INFO  : Context for 'APU' is selected.
15:20:56 INFO  : 'stop' command is executed.
15:20:56 INFO  : 'ps7_init' command is executed.
15:20:56 INFO  : 'ps7_post_config' command is executed.
15:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:57 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:57 INFO  : Memory regions updated for context APU
15:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:57 INFO  : 'con' command is executed.
15:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:20:57 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:23:21 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:23:29 INFO  : Disconnected from the channel tcfchan#27.
15:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:23:31 INFO  : 'fpga -state' command is executed.
15:23:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:31 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:23:31 INFO  : 'jtag frequency' command is executed.
15:23:31 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:31 INFO  : Context for 'APU' is selected.
15:23:31 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:31 INFO  : Context for 'APU' is selected.
15:23:31 INFO  : 'stop' command is executed.
15:23:31 INFO  : 'ps7_init' command is executed.
15:23:31 INFO  : 'ps7_post_config' command is executed.
15:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:32 INFO  : Memory regions updated for context APU
15:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : 'con' command is executed.
15:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:23:32 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
15:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:27:27 INFO  : FPGA configured successfully with bitstream "C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:27:39 INFO  : Disconnected from the channel tcfchan#28.
15:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A756A" && level==0} -index 1' command is executed.
15:27:40 INFO  : 'fpga -state' command is executed.
15:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:41 INFO  : Jtag cable 'Digilent Zybo 210279A6A756A' is selected.
15:27:41 INFO  : 'jtag frequency' command is executed.
15:27:41 INFO  : Sourcing of 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:41 INFO  : Context for 'APU' is selected.
15:27:41 INFO  : Hardware design information is loaded from 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:41 INFO  : Context for 'APU' is selected.
15:27:41 INFO  : 'stop' command is executed.
15:27:41 INFO  : 'ps7_init' command is executed.
15:27:41 INFO  : 'ps7_post_config' command is executed.
15:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:42 INFO  : The application 'C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
loadhw -hw C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
dow C:/ERTS_miniproject/E19_Embedded/MiniProject/MiniProject.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:42 INFO  : Memory regions updated for context APU
15:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:42 INFO  : 'con' command is executed.
15:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A6A756A"} -index 0
con
----------------End of Script----------------

15:27:42 INFO  : Launch script is exported to file 'C:\ERTS_miniproject\E19_Embedded\MiniProject\MiniProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
>>>>>>> 4ccc8684cb5ec34fad918d6c85edc52dc90bec86
