Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Nov 28 09:02:31 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {TOP|CLK_undiv} [get_ports {CLK_undiv}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {TOP|CLK_undiv}]


IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME              | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED[0]                | output            | K2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[1]                | output            | J2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[2]                | output            | J3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[3]                | output            | H4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[4]                | output            | J4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[5]                | output            | G3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[6]                | output            | G4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| LED[7]                | output            | F6      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[0]         | output            | G1      | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[1]         | output            | F1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[2]         | output            | E1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[3]         | output            | G6      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[4]         | output            | G2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[5]         | output            | C2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[6]         | output            | C1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegAn[7]         | output            | H1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[0]      | output            | D4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[1]      | output            | E3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[2]      | output            | D3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[3]      | output            | F4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[4]      | output            | F3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[5]      | output            | E2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[6]      | output            | D2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[7]      | output            | H2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[8]      | output            | B4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[9]      | output            | A4      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[10]     | output            | A3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[11]     | output            | B1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[12]     | output            | A1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[13]     | output            | B3      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[14]     | output            | B2      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| SevenSegCatHL[15]     | output            | D5      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| CLK_undiv             | input             | P17     | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[0]                | input             | R1      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[1]                | input             | N4      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[2]                | input             | M4      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[3]                | input             | R2      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[4]                | input             | P2      | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[5]                | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| DIP[6]                | input             | P4      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| PAUSE_n               | input             | L3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| RESET_n               | input             | L1      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name         | Fanout     
+------------------------------------------------------------------------------------------------+
| O                   | CLK_undiv_ibuf      | clkbufg_0         | nt_CLK_undiv     | 1          
+------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------+
| Net_Name        | Rst_Source_Inst     | Fanout     
+-----------------------------------------------------+
| RESET           | N1                  | 164        
| _$$_GND_$$_     | _$$_GND_$$_         | 1          
+-----------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------+
| Net_Name                                  | CE_Source_Inst                              | Fanout     
+-------------------------------------------------------------------------------------------------------+
| seven_seg_enable                          | seven_seg_enable                            | 8          
| nt_PAUSE_n                                | PAUSE_n_ibuf                                | 25         
| _$$_VCC_$$_                               | _$$_VCC_$$_                                 | 2          
| wrapper1/ARM1/Busy                        | wrapper1/ARM1/MCycle1/N8_1                  | 70         
| wrapper1/ARM1/u_PC/N4                     | wrapper1/ARM1/u_PC/N4                       | 32         
| wrapper1/ARM1/u_Control/CondLogic1/N0     | wrapper1/ARM1/u_Control/CondLogic1/N0_1     | 1          
+-------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Driver                                        | Fanout     
+-----------------------------------------------------------------------------------------------------------+
| wrapper1/ARM1/u_RegisterFile/N11            | wrapper1/ARM1/u_RegisterFile/N11_4            | 175        
| RESET                                       | N1                                            | 164        
| genblk1.clk_counter [24]                    | genblk1.clk_counter[24]                       | 159        
| wrapper1/Instr [9]                          | wrapper1/N398[8]                              | 133        
| wrapper1/Instr [11]                         | wrapper1/N398[10]                             | 124        
| wrapper1/ARM1/Instr [10]                    | wrapper1/ARM1/N19[2]                          | 119        
| wrapper1/ARM1/Instr [8]                     | wrapper1/ARM1/N19[3]                          | 115        
| wrapper1/ARM1/u_RegisterFile/N10            | wrapper1/ARM1/u_RegisterFile/N10_4            | 85         
| wrapper1/Instr [4]                          | wrapper1/N398[4]                              | 81         
| wrapper1/ARM1/Busy                          | wrapper1/ARM1/MCycle1/N8_1                    | 72         
| wrapper1/ARM1/u_Control/Decoder1/N1353      | wrapper1/ARM1/u_Control/Decoder1/N1353        | 65         
| wrapper1/Instr [6]                          | wrapper1/N398[6]                              | 64         
| wrapper1/ARM1/MemtoReg                      | wrapper1/ARM1/N34_3                           | 62         
| wrapper1/dec_DATA_VAR                       | wrapper1/ARM1/N1_8[4]                         | 53         
| ntclkbufg_0                                 | clkbufg_0                                     | 51         
| wrapper1/ALUResult [4]                      | wrapper1/ARM1/N0[25]                          | 42         
| wrapper1/ALUResult [6]                      | wrapper1/ARM1/N0[23]                          | 42         
| wrapper1/ARM1/MCycle1/state                 | wrapper1/ARM1/MCycle1/state                   | 42         
| wrapper1/ALUResult [7]                      | wrapper1/ARM1/N0[22]                          | 42         
| wrapper1/ALUResult [3]                      | wrapper1/ARM1/N0[26]                          | 41         
| wrapper1/PC [2]                             | wrapper1/ARM1/u_PC/current_PC[2]              | 41         
| wrapper1/ALUResult [5]                      | wrapper1/ARM1/N0[24]                          | 41         
| wrapper1/ALUResult [2]                      | wrapper1/ARM1/N0[28]                          | 40         
| wrapper1/ALUResult [8]                      | wrapper1/ARM1/N0[21]                          | 39         
| wrapper1/ARM1/u_Control/Decoder1/Branch     | wrapper1/ARM1/u_Control/Decoder1/N272_6       | 39         
| wrapper1/_N15266_1                          | wrapper1/ARM1/u_Control/Decoder1/N284_26      | 38         
| wrapper1/WriteData [31]                     | wrapper1/ARM1/u_RegisterFile/N7[31]           | 37         
| wrapper1/ARM1/MCycleOp                      | wrapper1/ARM1/u_Control/Decoder1/N274         | 36         
| wrapper1/ARM1/MCycle1/sign                  | wrapper1/ARM1/MCycle1/sign                    | 35         
| wrapper1/Instr [5]                          | wrapper1/N398[5]                              | 33         
| wrapper1/N384                               | wrapper1/N384_3                               | 33         
| wrapper1/ARM1/u_Control/Decoder1/_N0        | wrapper1/ARM1/u_Control/Decoder1/ALUSrc_1     | 32         
| wrapper1/ARM1/ALUControl [0]                | wrapper1/ARM1/u_Control/Decoder1/N1352        | 32         
| wrapper1/ARM1/u_PC/N4                       | wrapper1/ARM1/u_PC/N4                         | 32         
| wrapper1/ARM1/MCycle1/N173                  | wrapper1/ARM1/MCycle1/N142_3                  | 31         
| wrapper1/ARM1/MCycle1/N123                  | wrapper1/ARM1/u_Control/Decoder1/N13_1        | 30         
| wrapper1/PC [3]                             | wrapper1/ARM1/u_PC/current_PC[3]              | 30         
| wrapper1/PC [7]                             | wrapper1/ARM1/u_PC/current_PC[7]              | 29         
| wrapper1/PC [5]                             | wrapper1/ARM1/u_PC/current_PC[5]              | 29         
| wrapper1/PC [4]                             | wrapper1/ARM1/u_PC/current_PC[4]              | 29         
| wrapper1/PC [6]                             | wrapper1/ARM1/u_PC/current_PC[6]              | 29         
| wrapper1/ARM1/PCSrc                         | wrapper1/ARM1/u_Control/CondLogic1/N63        | 28         
| nt_PAUSE_n                                  | PAUSE_n_ibuf                                  | 25         
| wrapper1/ARM1/M_Write                       | wrapper1/ARM1/u_Control/CondLogic1/N68        | 22         
| wrapper1/ARM1/MCycle_Result [0]             | wrapper1/ARM1/MCycle1/temp_sum[0]             | 19         
| wrapper1/ARM1/M_Start                       | wrapper1/ARM1/u_Control/Decoder1/N1348_1      | 19         
| wrapper1/_N504                              | wrapper1/INSTR_MEM_3_37                       | 17         
| wrapper1/ARM1/RA1 [2]                       | wrapper1/ARM1/RA1_11[2]                       | 17         
| wrapper1/ARM1/RA1 [1]                       | wrapper1/ARM1/RA1_11[1]                       | 17         
| wrapper1/ARM1/RA1 [3]                       | wrapper1/ARM1/RA1_11[3]                       | 17         
| wrapper1/ARM1/RA2 [2]                       | wrapper1/ARM1/N18[2]                          | 17         
| wrapper1/ARM1/RA1 [0]                       | wrapper1/ARM1/RA1_11[0]                       | 17         
| wrapper1/ARM1/RA2 [0]                       | wrapper1/ARM1/N18[0]                          | 16         
| wrapper1/ARM1/RA2 [1]                       | wrapper1/ARM1/N18[1]                          | 16         
| wrapper1/ARM1/RA2 [3]                       | wrapper1/ARM1/N18[3]                          | 16         
| wrapper1/_N484                              | wrapper1/INSTR_MEM_2_4                        | 14         
| enable[5]                                   | enable[5]                                     | 12         
| enable[6]                                   | enable[6]                                     | 12         
| wrapper1/ARM1/R15 [31]                      | wrapper1/ARM1/N21_0_29                        | 11         
| wrapper1/ARM1/R15 [30]                      | wrapper1/ARM1/N21_0_28                        | 11         
| wrapper1/_N501                              | wrapper1/INSTR_MEM_3_34                       | 11         
| wrapper1/WriteData [1]                      | wrapper1/ARM1/u_RegisterFile/N7[28]           | 11         
| wrapper1/ARM1/R15 [23]                      | wrapper1/ARM1/N21_0_21                        | 11         
| wrapper1/WriteData [17]                     | wrapper1/ARM1/u_RegisterFile/N7[31]           | 11         
| wrapper1/ARM1/R15 [13]                      | wrapper1/ARM1/N21_0_11                        | 11         
| wrapper1/ARM1/RA3 [1]                       | wrapper1/ARM1/N19[1]                          | 11         
| wrapper1/ARM1/RA3 [2]                       | wrapper1/ARM1/N19[2]                          | 11         
| wrapper1/ARM1/RA3 [3]                       | wrapper1/ARM1/N19[3]                          | 11         
| wrapper1/ARM1/R15 [12]                      | wrapper1/ARM1/N21_0_10                        | 11         
| wrapper1/ARM1/RegWrite                      | wrapper1/ARM1/u_Control/CondLogic1/N66_2      | 11         
| wrapper1/_N485                              | wrapper1/INSTR_MEM_2_5                        | 11         
| enable[7]                                   | enable[7]                                     | 11         
| wrapper1/ARM1/RA3 [0]                       | wrapper1/ARM1/N19[0]                          | 11         
| wrapper1/WriteData [28]                     | wrapper1/ARM1/u_RegisterFile/N7[28]           | 10         
| wrapper1/ARM1/R15 [14]                      | wrapper1/ARM1/N21_0_12                        | 10         
| wrapper1/ARM1/R15 [15]                      | wrapper1/ARM1/N21_0_13                        | 10         
| wrapper1/ARM1/R15 [26]                      | wrapper1/ARM1/N21_0_24                        | 10         
| wrapper1/ARM1/R15 [29]                      | wrapper1/ARM1/N21_0_27                        | 10         
| wrapper1/WriteData [0]                      | wrapper1/ARM1/u_RegisterFile/N7[30]           | 10         
| wrapper1/ARM1/R15 [22]                      | wrapper1/ARM1/N21_0_20                        | 10         
| wrapper1/ARM1/R15 [18]                      | wrapper1/ARM1/N21_0_16                        | 10         
| wrapper1/ARM1/R15 [27]                      | wrapper1/ARM1/N21_0_25                        | 10         
| wrapper1/ARM1/R15 [11]                      | wrapper1/ARM1/N21_0_9                         | 10         
| wrapper1/ARM1/R15 [19]                      | wrapper1/ARM1/N21_0_17                        | 10         
| wrapper1/ARM1/R15 [20]                      | wrapper1/ARM1/N21_0_18                        | 10         
| wrapper1/ARM1/Shifter1/LSL1 [18]            | wrapper1/ARM1/Shifter1/N2[18]                 | 9          
| wrapper1/ARM1/Shifter1/LSL1 [16]            | wrapper1/ARM1/Shifter1/N2[16]                 | 9          
| enable[3]                                   | enable[3]                                     | 9          
| enable[2]                                   | enable[2]                                     | 9          
| wrapper1/ARM1/R15 [3]                       | wrapper1/ARM1/N21_0_1                         | 9          
| wrapper1/ARM1/R15 [4]                       | wrapper1/ARM1/N21_0_2                         | 9          
| wrapper1/ARM1/R15 [5]                       | wrapper1/ARM1/N21_0_3                         | 9          
| wrapper1/ARM1/R15 [24]                      | wrapper1/ARM1/N21_0_22                        | 9          
| wrapper1/ARM1/R15 [25]                      | wrapper1/ARM1/N21_0_23                        | 9          
| wrapper1/ARM1/R15 [16]                      | wrapper1/ARM1/N21_0_14                        | 9          
| wrapper1/WriteData [29]                     | wrapper1/ARM1/u_RegisterFile/N7[29]           | 9          
| wrapper1/ARM1/R15 [28]                      | wrapper1/ARM1/N21_0_26                        | 9          
| wrapper1/_N503                              | wrapper1/INSTR_MEM_3_36                       | 9          
| wrapper1/ARM1/R15 [7]                       | wrapper1/ARM1/N21_0_5                         | 9          
| wrapper1/ARM1/R15 [8]                       | wrapper1/ARM1/N21_0_6                         | 9          
+-----------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.12 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 164      | 71600         | 1                  
| LUT                   | 1119     | 35800         | 4                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                      
+------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP_syn.adf     
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP_map.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP_dmr.prt     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.dmr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/dmr.db          
+------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 306 MB
Total CPU  time to dev_map completion : 0h:0m:4s
Process Total CPU  time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:15s
