{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364501006666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364501006666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:03:26 2013 " "Processing started: Thu Mar 28 15:03:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364501006666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364501006666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364501006666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1364501008079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resultflags.bdf 1 1 " "Found 1 design units, including 1 entities, in source file resultflags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ResultFlags " "Found entity 1: ResultFlags" {  } { { "ResultFlags.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ResultFlags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501008638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501008638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_24-SYN " "Found design unit 1: reg_24-SYN" {  } { { "Reg_24.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_24 " "Found entity 1: Reg_24" {  } { { "Reg_24.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010187 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010198 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010203 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010209 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010222 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010233 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_230.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_230.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010239 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Found entity 1: control_unit_230" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16Bit " "Found entity 1: ALU16Bit" {  } { { "ALU16Bit.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16bit-SYN " "Found design unit 1: xor16bit-SYN" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010261 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR16BIT " "Found entity 1: XOR16BIT" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inv16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv16bit-SYN " "Found design unit 1: inv16bit-SYN" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010266 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV16BIT " "Found entity 1: INV16BIT" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-SYN " "Found design unit 1: and16bit-SYN" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010270 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Found entity 1: AND16BIT" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder1Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpregisterfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file smpregisterfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 smpRegisterFile " "Found entity 1: smpRegisterFile" {  } { { "smpRegisterFile.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smp16to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smp16to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab916to1mux-SYN " "Found design unit 1: lab916to1mux-SYN" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab916to1Mux " "Found entity 1: Lab916to1Mux" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconstant16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroconstant16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroconstant16bit-SYN " "Found design unit 1: zeroconstant16bit-SYN" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant16Bit " "Found entity 1: ZeroConstant16Bit" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Found design unit 1: or16bit-SYN" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010339 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Found entity 1: OR16BIT" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Found design unit 1: mux4_1_16bit-SYN" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010363 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Found entity 1: MUX4_1_16bit" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010372 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16bit-SYN " "Found design unit 1: dff_16bit-SYN" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010380 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Found entity 1: DFF_16BIT" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-SYN " "Found design unit 1: decoder4to16-SYN" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010390 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER4TO16 " "Found entity 1: DECODER4TO16" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorv1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processorv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorV1 " "Found entity 1: ProcessorV1" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder16Bit " "Found entity 1: Adder16Bit" {  } { { "Adder16Bit.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder16Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxdest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdest-SYN " "Found design unit 1: muxdest-SYN" {  } { { "MuxDest.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010407 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxDest " "Found entity 1: MuxDest" {  } { { "MuxDest.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxma-SYN " "Found design unit 1: muxma-SYN" {  } { { "MuxMA.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxMA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010433 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxMA " "Found entity 1: MuxMA" {  } { { "MuxMA.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxMA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Found design unit 1: muxy-SYN" {  } { { "MuxY.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxY.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364501010446 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxY " "Found entity 1: MuxY" {  } { { "MuxY.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxY.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501010446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501010446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessorV1 " "Elaborating entity \"ProcessorV1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1364501010864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_230 control_unit_230:inst10 " "Elaborating entity \"control_unit_230\" for hierarchy \"control_unit_230:inst10\"" {  } { { "ProcessorV1.bdf" "inst10" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -328 152 344 -8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501010939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_24 Reg_24:inst7 " "Elaborating entity \"Reg_24\" for hierarchy \"Reg_24:inst7\"" {  } { { "ProcessorV1.bdf" "inst7" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 0 -120 24 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501010953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Reg_24:inst7\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"Reg_24:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_24.vhd" "lpm_ff_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_24:inst7\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"Reg_24:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_24.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reg_24:inst7\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"Reg_24:inst7\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011062 ""}  } { { "Reg_24.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16Bit ALU16Bit:inst1 " "Elaborating entity \"ALU16Bit\" for hierarchy \"ALU16Bit:inst1\"" {  } { { "ProcessorV1.bdf" "inst1" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 96 1064 1280 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultFlags ALU16Bit:inst1\|ResultFlags:inst1 " "Elaborating entity \"ResultFlags\" for hierarchy \"ALU16Bit:inst1\|ResultFlags:inst1\"" {  } { { "ALU16Bit.bdf" "inst1" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 344 808 928 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16Bit ALU16Bit:inst1\|Adder16Bit:inst " "Elaborating entity \"Adder16Bit\" for hierarchy \"ALU16Bit:inst1\|Adder16Bit:inst\"" {  } { { "ALU16Bit.bdf" "inst" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 312 496 656 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit ALU16Bit:inst1\|Adder16Bit:inst\|Adder1Bit:inst27 " "Elaborating entity \"Adder1Bit\" for hierarchy \"ALU16Bit:inst1\|Adder16Bit:inst\|Adder1Bit:inst27\"" {  } { { "Adder16Bit.bdf" "inst27" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder16Bit.bdf" { { 1456 312 408 1552 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 ALU16Bit:inst1\|MUX2_1:inst5 " "Elaborating entity \"MUX2_1\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\"" {  } { { "ALU16Bit.bdf" "inst5" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -56 120 360 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "MUX2_1.vhd" "lpm_mux_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011215 ""}  } { { "MUX2_1.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501011434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501011434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV16BIT ALU16Bit:inst1\|INV16BIT:inst7 " "Elaborating entity \"INV16BIT\" for hierarchy \"ALU16Bit:inst1\|INV16BIT:inst7\"" {  } { { "ALU16Bit.bdf" "inst7" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -40 -192 32 56 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Elaborating entity \"lpm_inv\" for hierarchy \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\"" {  } { { "INV16BIT.vhd" "lpm_inv_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\"" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Instantiated megafunction \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011495 ""}  } { { "INV16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_16bit ALU16Bit:inst1\|MUX4_1_16bit:inst4 " "Elaborating entity \"MUX4_1_16bit\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\"" {  } { { "ALU16Bit.bdf" "inst4" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 64 896 1136 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX4_1_16bit.vhd" "LPM_MUX_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011562 ""}  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501011799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501011799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU16Bit:inst1\|AND16BIT:inst2 " "Elaborating entity \"AND16BIT\" for hierarchy \"ALU16Bit:inst1\|AND16BIT:inst2\"" {  } { { "ALU16Bit.bdf" "inst2" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -8 488 728 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "AND16BIT.vhd" "lpm_and_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Instantiated megafunction \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011866 ""}  } { { "AND16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16BIT ALU16Bit:inst1\|OR16BIT:inst9 " "Elaborating entity \"OR16BIT\" for hierarchy \"ALU16Bit:inst1\|OR16BIT:inst9\"" {  } { { "ALU16Bit.bdf" "inst9" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 104 488 728 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\"" {  } { { "OR16BIT.vhd" "lpm_or_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\"" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501011946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Instantiated megafunction \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501011947 ""}  } { { "OR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501011947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR16BIT ALU16Bit:inst1\|XOR16BIT:inst8 " "Elaborating entity \"XOR16BIT\" for hierarchy \"ALU16Bit:inst1\|XOR16BIT:inst8\"" {  } { { "ALU16Bit.bdf" "inst8" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 208 488 728 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501011951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Elaborating entity \"LPM_XOR\" for hierarchy \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "XOR16BIT.vhd" "lpm_xor_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501012014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Instantiated megafunction \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012014 ""}  } { { "XOR16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501012014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16BIT DFF_16BIT:RA " "Elaborating entity \"DFF_16BIT\" for hierarchy \"DFF_16BIT:RA\"" {  } { { "ProcessorV1.bdf" "RA" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 264 424 608 392 "RA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DFF_16BIT:RA\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"DFF_16BIT:RA\|lpm_ff:lpm_ff_component\"" {  } { { "DFF_16BIT.vhd" "lpm_ff_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DFF_16BIT:RA\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"DFF_16BIT:RA\|lpm_ff:lpm_ff_component\"" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501012035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DFF_16BIT:RA\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"DFF_16BIT:RA\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012035 ""}  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501012035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpRegisterFile smpRegisterFile:inst " "Elaborating entity \"smpRegisterFile\" for hierarchy \"smpRegisterFile:inst\"" {  } { { "ProcessorV1.bdf" "inst" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 128 88 288 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab916to1Mux smpRegisterFile:inst\|Lab916to1Mux:inst21 " "Elaborating entity \"Lab916to1Mux\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\"" {  } { { "smpRegisterFile.bdf" "inst21" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { 912 728 872 1216 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "smp16to1Mux.vhd" "LPM_MUX_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501012175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012176 ""}  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501012176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e6e " "Found entity 1: mux_e6e" {  } { { "db/mux_e6e.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_e6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501012409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501012409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e6e smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated " "Elaborating entity \"mux_e6e\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant16Bit smpRegisterFile:inst\|ZeroConstant16Bit:inst18 " "Elaborating entity \"ZeroConstant16Bit\" for hierarchy \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\"" {  } { { "smpRegisterFile.bdf" "inst18" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { -56 144 256 -8 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant16Bit.vhd" "LPM_CONSTANT_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501012490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012490 ""}  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501012490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4TO16 smpRegisterFile:inst\|DECODER4TO16:inst1 " "Elaborating entity \"DECODER4TO16\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\"" {  } { { "smpRegisterFile.bdf" "inst1" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { 408 -336 -184 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODER4TO16.vhd" "LPM_DECODE_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501012637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501012637 ""}  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501012637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501012892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501012892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501012894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxY MuxY:inst15 " "Elaborating entity \"MuxY\" for hierarchy \"MuxY:inst15\"" {  } { { "ProcessorV1.bdf" "inst15" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 24 1792 1936 120 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MuxY:inst15\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MuxY:inst15\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxY.vhd" "LPM_MUX_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxY.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxY:inst15\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MuxY:inst15\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxY.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxY.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501013032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxY:inst15\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MuxY:inst15\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013032 ""}  } { { "MuxY.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxY.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501013032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Found entity 1: mux_o4e" {  } { { "db/mux_o4e.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501013234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501013234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e MuxY:inst15\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Elaborating entity \"mux_o4e\" for hierarchy \"MuxY:inst15\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:inst3 " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:inst3\"" {  } { { "ProcessorV1.bdf" "inst3" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013251 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1364501013254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:inst3\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:inst3\|Const:inst3\"" {  } { { "MemoryInterface.bdf" "inst3" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 120 584 648 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "lpm_constant_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501013272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013272 ""}  } { { "Const.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501013272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:inst3\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\"" {  } { { "MemoryInterface.bdf" "inst" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501013420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013420 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501013420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501013655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501013655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMA MuxMA:inst14 " "Elaborating entity \"MuxMA\" for hierarchy \"MuxMA:inst14\"" {  } { { "ProcessorV1.bdf" "inst14" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -552 672 816 -472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst5 " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst5\"" {  } { { "ProcessorV1.bdf" "inst5" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -560 264 496 -400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst5\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst5\|PC:inst2\"" {  } { { "InstructionAddressGenerator.bdf" "inst2" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst5\|MuxPC:inst3 " "Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst5\|MuxPC:inst3\"" {  } { { "InstructionAddressGenerator.bdf" "inst3" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst5\|Adder:inst1 " "Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\"" {  } { { "InstructionAddressGenerator.bdf" "inst1" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501013792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501013801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501013802 ""}  } { { "Adder.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501013802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501014103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501014103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst5\|MuxINC:inst " "Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst5\|MuxINC:inst\"" {  } { { "InstructionAddressGenerator.bdf" "inst" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst5\|PC_Temp:inst4 " "Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\"" {  } { { "InstructionAddressGenerator.bdf" "inst4" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "lpm_ff_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501014176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014177 ""}  } { { "PC_Temp.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501014177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst12 " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst12\"" {  } { { "ProcessorV1.bdf" "inst12" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -200 768 960 -104 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDest MuxDest:inst11 " "Elaborating entity \"MuxDest\" for hierarchy \"MuxDest:inst11\"" {  } { { "ProcessorV1.bdf" "inst11" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 136 -232 -88 232 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxDest.vhd" "LPM_MUX_component" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxDest.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501014259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501014259 ""}  } { { "MuxDest.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501014259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501014454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501014454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e MuxDest:inst11\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Elaborating entity \"mux_53e\" for hierarchy \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364501014457 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -576 1360 1576 -448 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -424 1368 1584 -296 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364501016282 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1364501016282 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1364501016282 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control_unit_230:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control_unit_230:inst10\|Mod0\"" {  } { { "control_unit_230.vhd" "Mod0" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1364501021089 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1364501021089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit_230:inst10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"control_unit_230:inst10\|lpm_divide:Mod0\"" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364501021534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit_230:inst10\|lpm_divide:Mod0 " "Instantiated megafunction \"control_unit_230:inst10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501021534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501021534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501021534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501021534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364501021534 ""}  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364501021534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501021967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501021967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501022030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501022030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501022535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501022535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501022892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501022892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501023052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501023052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364501023275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364501023275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a_inv GND " "Pin \"a_inv\" is stuck at GND" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 640 -272 -96 656 "a_inv" "" } { -232 344 416 -216 "a_inv" "" } { 112 992 1064 128 "a_inv" "" } { 632 -352 -272 648 "a_inv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364501042471 "|ProcessorV1|a_inv"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDest\[1\] GND " "Pin \"RegDest\[1\]\" is stuck at GND" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest\[1..0\]" "" } { -296 344 423 -280 "RegDest\[1..0\]" "" } { 248 -224 -153 264 "RegDest\[1..0\]" "" } { 384 40 120 400 "RegDest\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364501042471 "|ProcessorV1|RegDest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDest\[0\] VCC " "Pin \"RegDest\[0\]\" is stuck at VCC" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest\[1..0\]" "" } { -296 344 423 -280 "RegDest\[1..0\]" "" } { 248 -224 -153 264 "RegDest\[1..0\]" "" } { 384 40 120 400 "RegDest\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364501042471 "|ProcessorV1|RegDest[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelectRegOrImmed GND " "Pin \"SelectRegOrImmed\" is stuck at GND" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 664 56 248 680 "SelectRegOrImmed" "" } { -248 344 440 -232 "SelectRegOrImmed" "" } { 0 768 880 16 "SelectRegOrImmed" "" } { 656 -24 72 672 "SelectRegOrImmed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364501042471 "|ProcessorV1|SelectRegOrImmed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1364501042471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1364501050267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1364501052121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1364501052121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1364501052817 "|ProcessorV1|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1364501052817 "|ProcessorV1|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1364501052817 "|ProcessorV1|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1364501052817 "|ProcessorV1|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1364501052817 "|ProcessorV1|instruction[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1364501052817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2792 " "Implemented 2792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1364501052840 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1364501052840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2658 " "Implemented 2658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1364501052840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1364501052840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364501053045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:04:13 2013 " "Processing ended: Thu Mar 28 15:04:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364501053045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364501053045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364501053045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501053045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364501057283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364501057283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:04:16 2013 " "Processing started: Thu Mar 28 15:04:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364501057283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364501057283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364501057283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1364501058141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessorV1 EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"ProcessorV1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1364501058299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364501058566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364501058566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1364501059189 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1364501060396 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 4431 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364501060412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 4432 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364501060412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 4433 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364501060412 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1364501060412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "134 134 " "No exact pin location assignment(s) for 134 pins of 134 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_inv " "Pin a_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { a_inv } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 640 -272 -96 656 "a_inv" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[19] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[18] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[17] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[16] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_inv " "Pin b_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { b_inv } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 -224 -48 632 "b_inv" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[15\] " "Pin regA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[14\] " "Pin regA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[13\] " "Pin regA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[12\] " "Pin regA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[11\] " "Pin regA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[10\] " "Pin regA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[9\] " "Pin regA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[8\] " "Pin regA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[7\] " "Pin regA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[6\] " "Pin regA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[5\] " "Pin regA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[4\] " "Pin regA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[3\] " "Pin regA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[2\] " "Pin regA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[1\] " "Pin regA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[0\] " "Pin regA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regA[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[15\] " "Pin regYOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[14\] " "Pin regYOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[13\] " "Pin regYOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[12\] " "Pin regYOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[11\] " "Pin regYOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[10\] " "Pin regYOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[9\] " "Pin regYOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[8\] " "Pin regYOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[7\] " "Pin regYOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[6\] " "Pin regYOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[5\] " "Pin regYOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[4\] " "Pin regYOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[3\] " "Pin regYOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[2\] " "Pin regYOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[1\] " "Pin regYOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[0\] " "Pin regYOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regYOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regYOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[15\] " "Pin regZOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[14\] " "Pin regZOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[13\] " "Pin regZOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[12\] " "Pin regZOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[11\] " "Pin regZOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[10\] " "Pin regZOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[9\] " "Pin regZOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[8\] " "Pin regZOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[7\] " "Pin regZOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[6\] " "Pin regZOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[5\] " "Pin regZOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[4\] " "Pin regZOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[3\] " "Pin regZOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[2\] " "Pin regZOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[1\] " "Pin regZOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[0\] " "Pin regZOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regZOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regZOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[7\] " "Pin ALUOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[6\] " "Pin ALUOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[5\] " "Pin ALUOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[4\] " "Pin ALUOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[3\] " "Pin ALUOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[2\] " "Pin ALUOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[1\] " "Pin ALUOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[0\] " "Pin ALUOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALUOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[1\] " "Pin RegDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RegDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[0\] " "Pin RegDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RegDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_op[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 88 264 360 "alu_op" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_op[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 88 264 360 "alu_op" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[15\] " "Pin regB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[14\] " "Pin regB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[13\] " "Pin regB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[12\] " "Pin regB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[11\] " "Pin regB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[10\] " "Pin regB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[9\] " "Pin regB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[8\] " "Pin regB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[7\] " "Pin regB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[6\] " "Pin regB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[5\] " "Pin regB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[4\] " "Pin regB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[3\] " "Pin regB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[2\] " "Pin regB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[1\] " "Pin regB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[0\] " "Pin regB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regB[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SelectRegOrImmed " "Pin SelectRegOrImmed not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SelectRegOrImmed } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 664 56 248 680 "SelectRegOrImmed" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SelectRegOrImmed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[3\] " "Pin IRA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRA[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[2\] " "Pin IRA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRA[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[1\] " "Pin IRA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRA[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[0\] " "Pin IRA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRA[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[3\] " "Pin IRB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRB[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[2\] " "Pin IRB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRB[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[1\] " "Pin IRB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRB[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[0\] " "Pin IRB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRB[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[3\] " "Pin IRDest\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDest[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDest[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[2\] " "Pin IRDest\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDest[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[1\] " "Pin IRDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[0\] " "Pin IRDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[7\] " "Pin RF1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[6\] " "Pin RF1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[5\] " "Pin RF1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[4\] " "Pin RF1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[3\] " "Pin RF1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[2\] " "Pin RF1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[1\] " "Pin RF1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[0\] " "Pin RF1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF1[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[7\] " "Pin RF2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[6\] " "Pin RF2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[5\] " "Pin RF2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[4\] " "Pin RF2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[3\] " "Pin RF2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[2\] " "Pin RF2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[1\] " "Pin RF2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[0\] " "Pin RF2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RF2[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { enable } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -280 -112 -152 "enable" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[23] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[21] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[22] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[20] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { instruction[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364501060693 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1364501060693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1364501061388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1364501061389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1364501061463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1364501061890 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1364501061890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Destination node control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 3093 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~2 " "Destination node control_unit_230:inst10\|stage~2" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1403 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~3 " "Destination node control_unit_230:inst10\|stage~3" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1404 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~4 " "Destination node control_unit_230:inst10\|stage~4" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1405 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~5 " "Destination node control_unit_230:inst10\|stage~5" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1406 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~6 " "Destination node control_unit_230:inst10\|stage~6" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1407 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~7 " "Destination node control_unit_230:inst10\|stage~7" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1408 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~8 " "Destination node control_unit_230:inst10\|stage~8" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1409 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~9 " "Destination node control_unit_230:inst10\|stage~9" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1410 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~10 " "Destination node control_unit_230:inst10\|stage~10" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1411 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364501061891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1364501061891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1364501061891 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1364501061891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1364501062499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1364501062502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1364501062503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1364501062514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1364501062520 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1364501062524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1364501062524 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1364501062528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1364501062748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1364501062752 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1364501062752 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "132 unused 3.3V 25 107 0 " "Number of I/O pins in group: 132 (unused VREF, 3.3V VCCIO, 25 input, 107 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1364501062760 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1364501062760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1364501062760 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364501062763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1364501062763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1364501062763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364501062941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1364501065246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364501067540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1364501067579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1364501087352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364501087355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1364501088994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1364501094700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1364501094700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364501106855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1364501106873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1364501106873 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1364501107012 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "107 " "Found 107 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a_inv 0 " "Pin \"a_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_inv 0 " "Pin \"b_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[15\] 0 " "Pin \"regA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[14\] 0 " "Pin \"regA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[13\] 0 " "Pin \"regA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[12\] 0 " "Pin \"regA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[11\] 0 " "Pin \"regA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[10\] 0 " "Pin \"regA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[9\] 0 " "Pin \"regA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[8\] 0 " "Pin \"regA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[7\] 0 " "Pin \"regA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[6\] 0 " "Pin \"regA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[5\] 0 " "Pin \"regA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[4\] 0 " "Pin \"regA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[3\] 0 " "Pin \"regA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[2\] 0 " "Pin \"regA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[1\] 0 " "Pin \"regA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[0\] 0 " "Pin \"regA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[15\] 0 " "Pin \"regYOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[14\] 0 " "Pin \"regYOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[13\] 0 " "Pin \"regYOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[12\] 0 " "Pin \"regYOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[11\] 0 " "Pin \"regYOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[10\] 0 " "Pin \"regYOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[9\] 0 " "Pin \"regYOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[8\] 0 " "Pin \"regYOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[7\] 0 " "Pin \"regYOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[6\] 0 " "Pin \"regYOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[5\] 0 " "Pin \"regYOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[4\] 0 " "Pin \"regYOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[3\] 0 " "Pin \"regYOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[2\] 0 " "Pin \"regYOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[1\] 0 " "Pin \"regYOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[0\] 0 " "Pin \"regYOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[15\] 0 " "Pin \"regZOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[14\] 0 " "Pin \"regZOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[13\] 0 " "Pin \"regZOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[12\] 0 " "Pin \"regZOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[11\] 0 " "Pin \"regZOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[10\] 0 " "Pin \"regZOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[9\] 0 " "Pin \"regZOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[8\] 0 " "Pin \"regZOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[7\] 0 " "Pin \"regZOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[6\] 0 " "Pin \"regZOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[5\] 0 " "Pin \"regZOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[4\] 0 " "Pin \"regZOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[3\] 0 " "Pin \"regZOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[2\] 0 " "Pin \"regZOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[1\] 0 " "Pin \"regZOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[0\] 0 " "Pin \"regZOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[7\] 0 " "Pin \"ALUOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[6\] 0 " "Pin \"ALUOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[5\] 0 " "Pin \"ALUOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[4\] 0 " "Pin \"ALUOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[3\] 0 " "Pin \"ALUOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[2\] 0 " "Pin \"ALUOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[1\] 0 " "Pin \"ALUOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[0\] 0 " "Pin \"ALUOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[1\] 0 " "Pin \"RegDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[0\] 0 " "Pin \"RegDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[1\] 0 " "Pin \"alu_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[0\] 0 " "Pin \"alu_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[15\] 0 " "Pin \"regB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[14\] 0 " "Pin \"regB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[13\] 0 " "Pin \"regB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[12\] 0 " "Pin \"regB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[11\] 0 " "Pin \"regB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[10\] 0 " "Pin \"regB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[9\] 0 " "Pin \"regB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[8\] 0 " "Pin \"regB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[7\] 0 " "Pin \"regB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[6\] 0 " "Pin \"regB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[5\] 0 " "Pin \"regB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[4\] 0 " "Pin \"regB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[3\] 0 " "Pin \"regB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[2\] 0 " "Pin \"regB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[1\] 0 " "Pin \"regB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[0\] 0 " "Pin \"regB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SelectRegOrImmed 0 " "Pin \"SelectRegOrImmed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[3\] 0 " "Pin \"IRA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[2\] 0 " "Pin \"IRA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[1\] 0 " "Pin \"IRA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[0\] 0 " "Pin \"IRA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[3\] 0 " "Pin \"IRB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[2\] 0 " "Pin \"IRB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[1\] 0 " "Pin \"IRB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[0\] 0 " "Pin \"IRB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[3\] 0 " "Pin \"IRDest\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[2\] 0 " "Pin \"IRDest\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[1\] 0 " "Pin \"IRDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[0\] 0 " "Pin \"IRDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[7\] 0 " "Pin \"RF1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[6\] 0 " "Pin \"RF1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[5\] 0 " "Pin \"RF1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[4\] 0 " "Pin \"RF1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[3\] 0 " "Pin \"RF1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[2\] 0 " "Pin \"RF1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[1\] 0 " "Pin \"RF1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[0\] 0 " "Pin \"RF1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[7\] 0 " "Pin \"RF2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[6\] 0 " "Pin \"RF2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[5\] 0 " "Pin \"RF2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[4\] 0 " "Pin \"RF2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[3\] 0 " "Pin \"RF2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[2\] 0 " "Pin \"RF2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[1\] 0 " "Pin \"RF2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[0\] 0 " "Pin \"RF2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364501107157 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1364501107157 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1364501108087 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1364501108362 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1364501109894 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364501110901 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1364501111234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.fit.smsg " "Generated suppressed messages file C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1364501112210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364501114072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:14 2013 " "Processing ended: Thu Mar 28 15:05:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364501114072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364501114072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364501114072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501114072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364501118468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364501118468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:17 2013 " "Processing started: Thu Mar 28 15:05:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364501118468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364501118468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364501118468 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1 1364501119654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364501120221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:20 2013 " "Processing ended: Thu Mar 28 15:05:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364501120221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364501120221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364501120221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501120221 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1364501121252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364501124943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364501124943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:23 2013 " "Processing started: Thu Mar 28 15:05:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364501124943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364501124943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcessorV1 -c ProcessorV1 " "Command: quartus_sta ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364501124943 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1364501125226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1364501125774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364501127368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364501127374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1364501129508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1364501129508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364501129556 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364501129556 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1364501129716 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1364501129766 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1364501130016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -183.188 " "Worst-case setup slack is -183.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -183.188     -8091.718 clock  " " -183.188     -8091.718 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501130026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clock  " "    0.499         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501130050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364501130054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364501130063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -536.181 clock  " "   -1.941      -536.181 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501130063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501130063 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1364501136248 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1364501136255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1364501136578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.964 " "Worst-case setup slack is -59.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.964     -2439.761 clock  " "  -59.964     -2439.761 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501136590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501136632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364501136643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364501136655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -361.380 clock  " "   -1.380      -361.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364501136668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364501136668 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1364501142205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1364501144840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1364501144844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364501145440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:45 2013 " "Processing ended: Thu Mar 28 15:05:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364501145440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364501145440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364501145440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501145440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364501150659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364501150660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:49 2013 " "Processing started: Thu Mar 28 15:05:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364501150660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364501150660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364501150662 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ProcessorV1.vho\", \"ProcessorV1_fast.vho ProcessorV1_vhd.sdo ProcessorV1_vhd_fast.sdo C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/simulation/modelsim/ simulation " "Generated files \"ProcessorV1.vho\", \"ProcessorV1_fast.vho\", \"ProcessorV1_vhd.sdo\" and \"ProcessorV1_vhd_fast.sdo\" in directory \"C:/Users/phil/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1364501160524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364501161041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:06:01 2013 " "Processing ended: Thu Mar 28 15:06:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364501161041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364501161041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364501161041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501161041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364501162461 ""}
