
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401380 <tigetstr@plt+0x60>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	mov	x29, #0x0                   	// #0
  401334:	mov	x30, #0x0                   	// #0
  401338:	mov	x5, x0
  40133c:	ldr	x1, [sp]
  401340:	add	x2, sp, #0x8
  401344:	mov	x6, sp
  401348:	movz	x0, #0x0, lsl #48
  40134c:	movk	x0, #0x0, lsl #32
  401350:	movk	x0, #0x40, lsl #16
  401354:	movk	x0, #0x22cc
  401358:	movz	x3, #0x0, lsl #48
  40135c:	movk	x3, #0x0, lsl #32
  401360:	movk	x3, #0x40, lsl #16
  401364:	movk	x3, #0x2968
  401368:	movz	x4, #0x0, lsl #48
  40136c:	movk	x4, #0x0, lsl #32
  401370:	movk	x4, #0x40, lsl #16
  401374:	movk	x4, #0x29e8
  401378:	bl	401180 <__libc_start_main@plt>
  40137c:	bl	401200 <abort@plt>
  401380:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401384:	ldr	x0, [x0, #4064]
  401388:	cbz	x0, 401390 <tigetstr@plt+0x70>
  40138c:	b	4011e0 <__gmon_start__@plt>
  401390:	ret
  401394:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401398:	add	x0, x0, #0x168
  40139c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013a0:	add	x1, x1, #0x168
  4013a4:	cmp	x0, x1
  4013a8:	b.eq	4013dc <tigetstr@plt+0xbc>  // b.none
  4013ac:	stp	x29, x30, [sp, #-32]!
  4013b0:	mov	x29, sp
  4013b4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4013b8:	ldr	x0, [x0, #2584]
  4013bc:	str	x0, [sp, #24]
  4013c0:	mov	x1, x0
  4013c4:	cbz	x1, 4013d4 <tigetstr@plt+0xb4>
  4013c8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4013cc:	add	x0, x0, #0x168
  4013d0:	blr	x1
  4013d4:	ldp	x29, x30, [sp], #32
  4013d8:	ret
  4013dc:	ret
  4013e0:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4013e4:	add	x0, x0, #0x168
  4013e8:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013ec:	add	x1, x1, #0x168
  4013f0:	sub	x0, x0, x1
  4013f4:	lsr	x1, x0, #63
  4013f8:	add	x0, x1, x0, asr #3
  4013fc:	cmp	xzr, x0, asr #1
  401400:	b.eq	401438 <tigetstr@plt+0x118>  // b.none
  401404:	stp	x29, x30, [sp, #-32]!
  401408:	mov	x29, sp
  40140c:	asr	x1, x0, #1
  401410:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401414:	ldr	x0, [x0, #2592]
  401418:	str	x0, [sp, #24]
  40141c:	mov	x2, x0
  401420:	cbz	x2, 401430 <tigetstr@plt+0x110>
  401424:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401428:	add	x0, x0, #0x168
  40142c:	blr	x2
  401430:	ldp	x29, x30, [sp], #32
  401434:	ret
  401438:	ret
  40143c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401440:	ldrb	w0, [x0, #408]
  401444:	cbnz	w0, 401468 <tigetstr@plt+0x148>
  401448:	stp	x29, x30, [sp, #-16]!
  40144c:	mov	x29, sp
  401450:	bl	401394 <tigetstr@plt+0x74>
  401454:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401458:	mov	w1, #0x1                   	// #1
  40145c:	strb	w1, [x0, #408]
  401460:	ldp	x29, x30, [sp], #16
  401464:	ret
  401468:	ret
  40146c:	stp	x29, x30, [sp, #-16]!
  401470:	mov	x29, sp
  401474:	bl	4013e0 <tigetstr@plt+0xc0>
  401478:	ldp	x29, x30, [sp], #16
  40147c:	ret
  401480:	stp	x29, x30, [sp, #-16]!
  401484:	mov	x29, sp
  401488:	mov	w0, #0x0                   	// #0
  40148c:	bl	401080 <_exit@plt>
  401490:	stp	x29, x30, [sp, #-80]!
  401494:	mov	x29, sp
  401498:	stp	x19, x20, [sp, #16]
  40149c:	stp	x23, x24, [sp, #48]
  4014a0:	mov	w23, w0
  4014a4:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4014a8:	add	x1, x0, #0x1a0
  4014ac:	str	w23, [x0, #416]
  4014b0:	ldr	w19, [x1, #4]
  4014b4:	cmp	w23, w19
  4014b8:	b.lt	401520 <tigetstr@plt+0x200>  // b.tstop
  4014bc:	stp	x21, x22, [sp, #32]
  4014c0:	str	x25, [sp, #64]
  4014c4:	mov	w22, #0x7fffffff            	// #2147483647
  4014c8:	mov	w24, #0x3ffffffe            	// #1073741822
  4014cc:	mov	x21, x1
  4014d0:	cmp	w19, w22
  4014d4:	b.eq	401530 <tigetstr@plt+0x210>  // b.none
  4014d8:	lsl	w0, w19, #1
  4014dc:	cmp	w19, w24
  4014e0:	csel	w19, w0, w22, le
  4014e4:	str	w19, [x21, #4]
  4014e8:	sbfiz	x20, x19, #1, #32
  4014ec:	add	x20, x20, w19, sxtw
  4014f0:	lsl	x20, x20, #2
  4014f4:	mov	x1, x20
  4014f8:	ldr	x0, [x21, #8]
  4014fc:	bl	4011c0 <realloc@plt>
  401500:	cmp	x0, #0x0
  401504:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  401508:	b.ne	401550 <tigetstr@plt+0x230>  // b.any
  40150c:	str	x0, [x21, #8]
  401510:	cmp	w23, w19
  401514:	b.ge	4014d0 <tigetstr@plt+0x1b0>  // b.tcont
  401518:	ldp	x21, x22, [sp, #32]
  40151c:	ldr	x25, [sp, #64]
  401520:	ldp	x19, x20, [sp, #16]
  401524:	ldp	x23, x24, [sp, #48]
  401528:	ldp	x29, x30, [sp], #80
  40152c:	ret
  401530:	mov	w2, #0x5                   	// #5
  401534:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401538:	add	x1, x1, #0xa28
  40153c:	mov	x0, #0x0                   	// #0
  401540:	bl	401280 <dcgettext@plt>
  401544:	mov	x1, x0
  401548:	mov	w0, #0x1                   	// #1
  40154c:	bl	401290 <errx@plt>
  401550:	mov	x2, x20
  401554:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401558:	add	x1, x1, #0xa40
  40155c:	mov	w0, #0x1                   	// #1
  401560:	bl	4012f0 <err@plt>
  401564:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401568:	str	w0, [x1, #432]
  40156c:	tbnz	w0, #31, 401584 <tigetstr@plt+0x264>
  401570:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401574:	ldr	w1, [x1, #416]
  401578:	cmp	w1, w0
  40157c:	b.lt	40158c <tigetstr@plt+0x26c>  // b.tstop
  401580:	ret
  401584:	str	wzr, [x1, #432]
  401588:	ret
  40158c:	stp	x29, x30, [sp, #-16]!
  401590:	mov	x29, sp
  401594:	bl	401490 <tigetstr@plt+0x170>
  401598:	ldp	x29, x30, [sp], #16
  40159c:	ret
  4015a0:	stp	x29, x30, [sp, #-32]!
  4015a4:	mov	x29, sp
  4015a8:	str	x19, [sp, #16]
  4015ac:	mov	w19, w0
  4015b0:	bl	401100 <putwchar@plt>
  4015b4:	cmn	w0, #0x1
  4015b8:	csinv	w0, w19, wzr, ne  // ne = any
  4015bc:	ldr	x19, [sp, #16]
  4015c0:	ldp	x29, x30, [sp], #32
  4015c4:	ret
  4015c8:	cbz	x0, 4015ec <tigetstr@plt+0x2cc>
  4015cc:	stp	x29, x30, [sp, #-16]!
  4015d0:	mov	x29, sp
  4015d4:	adrp	x2, 401000 <_exit@plt-0x80>
  4015d8:	add	x2, x2, #0x5a0
  4015dc:	mov	w1, #0x1                   	// #1
  4015e0:	bl	4010d0 <tputs@plt>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret
  4015ec:	ret
  4015f0:	stp	x29, x30, [sp, #-48]!
  4015f4:	mov	x29, sp
  4015f8:	stp	x19, x20, [sp, #16]
  4015fc:	mov	w20, w1
  401600:	bl	401100 <putwchar@plt>
  401604:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401608:	ldr	w0, [x0, #436]
  40160c:	cbz	w0, 401670 <tigetstr@plt+0x350>
  401610:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401614:	ldr	w0, [x0, #440]
  401618:	tbz	w0, #3, 401670 <tigetstr@plt+0x350>
  40161c:	cmp	w20, #0x0
  401620:	b.le	401670 <tigetstr@plt+0x350>
  401624:	stp	x21, x22, [sp, #32]
  401628:	mov	w19, #0x0                   	// #0
  40162c:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  401630:	add	x22, x22, #0x1a0
  401634:	ldr	x0, [x22, #32]
  401638:	bl	4015c8 <tigetstr@plt+0x2a8>
  40163c:	mov	w21, w19
  401640:	add	w19, w19, #0x1
  401644:	cmp	w20, w19
  401648:	b.ne	401634 <tigetstr@plt+0x314>  // b.any
  40164c:	mov	w19, #0x0                   	// #0
  401650:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401654:	add	x20, x20, #0x1a0
  401658:	ldr	x0, [x20, #40]
  40165c:	bl	4015c8 <tigetstr@plt+0x2a8>
  401660:	cmp	w21, w19
  401664:	add	w19, w19, #0x1
  401668:	b.ne	401658 <tigetstr@plt+0x338>  // b.any
  40166c:	ldp	x21, x22, [sp, #32]
  401670:	ldp	x19, x20, [sp, #16]
  401674:	ldp	x29, x30, [sp], #48
  401678:	ret
  40167c:	stp	x29, x30, [sp, #-32]!
  401680:	mov	x29, sp
  401684:	stp	x19, x20, [sp, #16]
  401688:	mov	w19, w0
  40168c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401690:	ldr	w0, [x0, #464]
  401694:	cbnz	w0, 401754 <tigetstr@plt+0x434>
  401698:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40169c:	ldr	w0, [x0, #440]
  4016a0:	cmp	w0, #0x0
  4016a4:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  4016a8:	b.ne	4016e4 <tigetstr@plt+0x3c4>  // b.any
  4016ac:	cmp	w19, #0x4
  4016b0:	b.eq	401768 <tigetstr@plt+0x448>  // b.none
  4016b4:	b.gt	401718 <tigetstr@plt+0x3f8>
  4016b8:	cmp	w19, #0x1
  4016bc:	b.eq	401748 <tigetstr@plt+0x428>  // b.none
  4016c0:	cmp	w19, #0x2
  4016c4:	b.ne	4016f0 <tigetstr@plt+0x3d0>  // b.any
  4016c8:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4016cc:	add	x20, x20, #0x1a0
  4016d0:	ldr	x0, [x20, #80]
  4016d4:	bl	4015c8 <tigetstr@plt+0x2a8>
  4016d8:	ldr	x0, [x20, #88]
  4016dc:	bl	4015c8 <tigetstr@plt+0x2a8>
  4016e0:	b	401754 <tigetstr@plt+0x434>
  4016e4:	mov	w0, #0x0                   	// #0
  4016e8:	bl	40167c <tigetstr@plt+0x35c>
  4016ec:	b	4016ac <tigetstr@plt+0x38c>
  4016f0:	cbnz	w19, 401788 <tigetstr@plt+0x468>
  4016f4:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4016f8:	ldr	w0, [x0, #440]
  4016fc:	cbz	w0, 401754 <tigetstr@plt+0x434>
  401700:	cmp	w0, #0x8
  401704:	b.ne	401738 <tigetstr@plt+0x418>  // b.any
  401708:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40170c:	ldr	x0, [x0, #472]
  401710:	bl	4015c8 <tigetstr@plt+0x2a8>
  401714:	b	401754 <tigetstr@plt+0x434>
  401718:	cmp	w19, #0x8
  40171c:	b.eq	401778 <tigetstr@plt+0x458>  // b.none
  401720:	cmp	w19, #0x10
  401724:	b.ne	401788 <tigetstr@plt+0x468>  // b.any
  401728:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40172c:	ldr	x0, [x0, #512]
  401730:	bl	4015c8 <tigetstr@plt+0x2a8>
  401734:	b	401754 <tigetstr@plt+0x434>
  401738:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40173c:	ldr	x0, [x0, #480]
  401740:	bl	4015c8 <tigetstr@plt+0x2a8>
  401744:	b	401754 <tigetstr@plt+0x434>
  401748:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40174c:	ldr	x0, [x0, #488]
  401750:	bl	4015c8 <tigetstr@plt+0x2a8>
  401754:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401758:	str	w19, [x0, #440]
  40175c:	ldp	x19, x20, [sp, #16]
  401760:	ldp	x29, x30, [sp], #32
  401764:	ret
  401768:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40176c:	ldr	x0, [x0, #504]
  401770:	bl	4015c8 <tigetstr@plt+0x2a8>
  401774:	b	401754 <tigetstr@plt+0x434>
  401778:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40177c:	ldr	x0, [x0, #496]
  401780:	bl	4015c8 <tigetstr@plt+0x2a8>
  401784:	b	401754 <tigetstr@plt+0x434>
  401788:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40178c:	ldr	x0, [x0, #520]
  401790:	bl	4015c8 <tigetstr@plt+0x2a8>
  401794:	b	401754 <tigetstr@plt+0x434>
  401798:	stp	x29, x30, [sp, #-16]!
  40179c:	mov	x29, sp
  4017a0:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4017a4:	ldr	x0, [x0, #424]
  4017a8:	cbz	x0, 4017ec <tigetstr@plt+0x4cc>
  4017ac:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4017b0:	ldrsw	x2, [x1, #416]
  4017b4:	add	x2, x2, x2, lsl #1
  4017b8:	lsl	x2, x2, #2
  4017bc:	mov	w1, #0x0                   	// #0
  4017c0:	bl	4011a0 <memset@plt>
  4017c4:	mov	w0, #0x0                   	// #0
  4017c8:	bl	401564 <tigetstr@plt+0x244>
  4017cc:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4017d0:	add	x1, x0, #0x1a0
  4017d4:	str	wzr, [x0, #416]
  4017d8:	ldr	w0, [x1, #112]
  4017dc:	and	w0, w0, #0x1
  4017e0:	str	w0, [x1, #112]
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret
  4017ec:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4017f0:	mov	w1, #0x2000                	// #8192
  4017f4:	str	w1, [x0, #420]
  4017f8:	mov	x1, #0xc                   	// #12
  4017fc:	mov	x0, #0x2000                	// #8192
  401800:	bl	4011b0 <calloc@plt>
  401804:	cbnz	x0, 40181c <tigetstr@plt+0x4fc>
  401808:	mov	x2, #0xc                   	// #12
  40180c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401810:	add	x1, x1, #0xa40
  401814:	mov	w0, #0x1                   	// #1
  401818:	bl	4012f0 <err@plt>
  40181c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401820:	str	x0, [x1, #424]
  401824:	b	4017c4 <tigetstr@plt+0x4a4>
  401828:	stp	x29, x30, [sp, #-80]!
  40182c:	mov	x29, sp
  401830:	stp	x19, x20, [sp, #16]
  401834:	stp	x21, x22, [sp, #32]
  401838:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40183c:	ldr	w0, [x0, #416]
  401840:	cmp	w0, #0x0
  401844:	b.le	401b18 <tigetstr@plt+0x7f8>
  401848:	stp	x23, x24, [sp, #48]
  40184c:	str	x25, [sp, #64]
  401850:	mov	w23, #0x0                   	// #0
  401854:	mov	w20, #0x0                   	// #0
  401858:	mov	w22, #0x0                   	// #0
  40185c:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  401860:	add	x21, x21, #0x1a0
  401864:	mov	w25, #0x1                   	// #1
  401868:	mov	w24, #0x20                  	// #32
  40186c:	b	4018bc <tigetstr@plt+0x59c>
  401870:	add	w23, w23, #0x1
  401874:	bl	40167c <tigetstr@plt+0x35c>
  401878:	ldr	x0, [x21, #8]
  40187c:	ldrsb	w22, [x0, x19]
  401880:	b	4018d8 <tigetstr@plt+0x5b8>
  401884:	mov	w1, w25
  401888:	mov	w0, w24
  40188c:	bl	4015f0 <tigetstr@plt+0x2d0>
  401890:	ldr	x0, [x21, #8]
  401894:	add	x19, x0, x19
  401898:	ldr	w1, [x19, #8]
  40189c:	sub	w0, w1, #0x1
  4018a0:	add	w0, w20, w0
  4018a4:	cmp	w1, #0x1
  4018a8:	csel	w20, w0, w20, gt
  4018ac:	add	w20, w20, #0x1
  4018b0:	ldr	w0, [x21]
  4018b4:	cmp	w0, w20
  4018b8:	b.le	401908 <tigetstr@plt+0x5e8>
  4018bc:	sbfiz	x19, x20, #1, #32
  4018c0:	add	x19, x19, w20, sxtw
  4018c4:	lsl	x19, x19, #2
  4018c8:	ldr	x0, [x21, #8]
  4018cc:	ldrsb	w0, [x0, x19]
  4018d0:	cmp	w0, w22
  4018d4:	b.ne	401870 <tigetstr@plt+0x550>  // b.any
  4018d8:	ldr	x1, [x21, #8]
  4018dc:	add	x1, x1, x19
  4018e0:	ldr	w0, [x1, #4]
  4018e4:	cbnz	w0, 4018fc <tigetstr@plt+0x5dc>
  4018e8:	ldr	w0, [x21, #116]
  4018ec:	cbz	w0, 401884 <tigetstr@plt+0x564>
  4018f0:	ldr	x0, [x21, #120]
  4018f4:	bl	4015c8 <tigetstr@plt+0x2a8>
  4018f8:	b	401890 <tigetstr@plt+0x570>
  4018fc:	ldr	w1, [x1, #8]
  401900:	bl	4015f0 <tigetstr@plt+0x2d0>
  401904:	b	401890 <tigetstr@plt+0x570>
  401908:	cbnz	w22, 401984 <tigetstr@plt+0x664>
  40190c:	cmp	w23, #0x0
  401910:	cset	w20, ne  // ne = any
  401914:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401918:	ldr	w0, [x0, #544]
  40191c:	cmp	w0, #0x0
  401920:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  401924:	b.ne	401990 <tigetstr@plt+0x670>  // b.any
  401928:	ldp	x23, x24, [sp, #48]
  40192c:	ldr	x25, [sp, #64]
  401930:	mov	w0, #0xa                   	// #10
  401934:	bl	401100 <putwchar@plt>
  401938:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40193c:	ldr	w0, [x0, #464]
  401940:	cmp	w0, #0x0
  401944:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  401948:	b.ne	401b20 <tigetstr@plt+0x800>  // b.any
  40194c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401950:	ldr	x0, [x0, #384]
  401954:	bl	401250 <fflush@plt>
  401958:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40195c:	ldr	w0, [x0, #532]
  401960:	cbz	w0, 401970 <tigetstr@plt+0x650>
  401964:	sub	w0, w0, #0x1
  401968:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40196c:	str	w0, [x1, #532]
  401970:	bl	401798 <tigetstr@plt+0x478>
  401974:	ldp	x19, x20, [sp, #16]
  401978:	ldp	x21, x22, [sp, #32]
  40197c:	ldp	x29, x30, [sp], #80
  401980:	ret
  401984:	mov	w0, #0x0                   	// #0
  401988:	bl	40167c <tigetstr@plt+0x35c>
  40198c:	b	40190c <tigetstr@plt+0x5ec>
  401990:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401994:	ldr	w21, [x0, #416]
  401998:	add	w19, w21, #0x1
  40199c:	sxtw	x19, w19
  4019a0:	mov	x1, #0x4                   	// #4
  4019a4:	mov	x0, x19
  4019a8:	bl	4011b0 <calloc@plt>
  4019ac:	mov	x22, x0
  4019b0:	cmp	x0, #0x0
  4019b4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4019b8:	b.ne	4019f0 <tigetstr@plt+0x6d0>  // b.any
  4019bc:	mov	x19, x0
  4019c0:	mov	w23, #0x0                   	// #0
  4019c4:	cmp	w21, #0x0
  4019c8:	b.le	401a74 <tigetstr@plt+0x754>
  4019cc:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4019d0:	ldr	x4, [x0, #424]
  4019d4:	add	x3, x22, #0x4
  4019d8:	mov	w23, #0x0                   	// #0
  4019dc:	mov	w2, #0x0                   	// #0
  4019e0:	mov	w8, #0x5f                  	// #95
  4019e4:	mov	w6, #0x1                   	// #1
  4019e8:	mov	w7, #0x20                  	// #32
  4019ec:	b	401a1c <tigetstr@plt+0x6fc>
  4019f0:	mov	x2, #0x4                   	// #4
  4019f4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4019f8:	add	x1, x1, #0xa40
  4019fc:	mov	w0, #0x1                   	// #1
  401a00:	bl	4012f0 <err@plt>
  401a04:	mov	x19, x3
  401a08:	stur	w8, [x3, #-4]
  401a0c:	add	w2, w2, #0x1
  401a10:	add	x3, x3, #0x4
  401a14:	cmp	w21, w2
  401a18:	b.le	401a74 <tigetstr@plt+0x754>
  401a1c:	sbfiz	x1, x2, #1, #32
  401a20:	add	x1, x1, w2, sxtw
  401a24:	lsl	x1, x1, #2
  401a28:	add	x5, x4, x1
  401a2c:	ldrsb	w0, [x4, x1]
  401a30:	cmp	w0, #0x8
  401a34:	b.eq	401a04 <tigetstr@plt+0x6e4>  // b.none
  401a38:	cmp	w0, #0x10
  401a3c:	b.eq	401a4c <tigetstr@plt+0x72c>  // b.none
  401a40:	mov	x19, x3
  401a44:	stur	w7, [x3, #-4]
  401a48:	b	401a0c <tigetstr@plt+0x6ec>
  401a4c:	mov	x19, x3
  401a50:	ldr	w0, [x5, #4]
  401a54:	stur	w0, [x3, #-4]
  401a58:	ldr	w0, [x5, #8]
  401a5c:	mov	w23, w6
  401a60:	cmp	w0, #0x1
  401a64:	b.le	401a0c <tigetstr@plt+0x6ec>
  401a68:	sub	w0, w0, #0x1
  401a6c:	add	w2, w2, w0
  401a70:	b	401a0c <tigetstr@plt+0x6ec>
  401a74:	mov	w0, #0xd                   	// #13
  401a78:	bl	401100 <putwchar@plt>
  401a7c:	mov	w0, #0x20                  	// #32
  401a80:	str	w0, [x19]
  401a84:	str	wzr, [x19]
  401a88:	ldr	w0, [x19, #-4]!
  401a8c:	cmp	w0, #0x20
  401a90:	b.eq	401a84 <tigetstr@plt+0x764>  // b.none
  401a94:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401a98:	ldr	x1, [x0, #384]
  401a9c:	mov	x0, x22
  401aa0:	bl	401270 <fputws@plt>
  401aa4:	cbnz	w23, 401abc <tigetstr@plt+0x79c>
  401aa8:	mov	x0, x22
  401aac:	bl	401240 <free@plt>
  401ab0:	ldp	x23, x24, [sp, #48]
  401ab4:	ldr	x25, [sp, #64]
  401ab8:	b	401930 <tigetstr@plt+0x610>
  401abc:	mov	w0, #0xd                   	// #13
  401ac0:	bl	401100 <putwchar@plt>
  401ac4:	ldr	w0, [x22]
  401ac8:	cbz	w0, 401ae8 <tigetstr@plt+0x7c8>
  401acc:	mov	x19, x22
  401ad0:	mov	w21, #0x20                  	// #32
  401ad4:	cmp	w0, #0x5f
  401ad8:	csel	w0, w0, w21, ne  // ne = any
  401adc:	bl	401100 <putwchar@plt>
  401ae0:	ldr	w0, [x19, #4]!
  401ae4:	cbnz	w0, 401ad4 <tigetstr@plt+0x7b4>
  401ae8:	mov	w0, #0xd                   	// #13
  401aec:	bl	401100 <putwchar@plt>
  401af0:	ldr	w0, [x22]
  401af4:	cbz	w0, 401aa8 <tigetstr@plt+0x788>
  401af8:	mov	x19, x22
  401afc:	mov	w21, #0x20                  	// #32
  401b00:	cmp	w0, #0x5f
  401b04:	csel	w0, w0, w21, ne  // ne = any
  401b08:	bl	401100 <putwchar@plt>
  401b0c:	ldr	w0, [x19, #4]!
  401b10:	cbnz	w0, 401b00 <tigetstr@plt+0x7e0>
  401b14:	b	401aa8 <tigetstr@plt+0x788>
  401b18:	mov	w20, #0x0                   	// #0
  401b1c:	b	401930 <tigetstr@plt+0x610>
  401b20:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401b24:	ldr	w19, [x0, #416]
  401b28:	add	w21, w19, #0x1
  401b2c:	sxtw	x21, w21
  401b30:	mov	x1, #0x4                   	// #4
  401b34:	mov	x0, x21
  401b38:	bl	4011b0 <calloc@plt>
  401b3c:	mov	x20, x0
  401b40:	cmp	x0, #0x0
  401b44:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  401b48:	b.ne	401b90 <tigetstr@plt+0x870>  // b.any
  401b4c:	mov	x1, x0
  401b50:	cmp	w19, #0x0
  401b54:	b.le	401c2c <tigetstr@plt+0x90c>
  401b58:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401b5c:	ldr	x3, [x0, #424]
  401b60:	mov	x2, x20
  401b64:	sub	w19, w19, #0x1
  401b68:	add	x4, x19, #0x1
  401b6c:	add	x4, x20, x4, lsl #2
  401b70:	mov	w10, #0x76                  	// #118
  401b74:	mov	w9, #0x58                  	// #88
  401b78:	mov	w8, #0x5f                  	// #95
  401b7c:	mov	w7, #0x21                  	// #33
  401b80:	mov	w6, #0x67                  	// #103
  401b84:	mov	w5, #0x5e                  	// #94
  401b88:	mov	w0, #0x20                  	// #32
  401b8c:	b	401bc4 <tigetstr@plt+0x8a4>
  401b90:	stp	x23, x24, [sp, #48]
  401b94:	str	x25, [sp, #64]
  401b98:	mov	x2, #0x4                   	// #4
  401b9c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401ba0:	add	x1, x1, #0xa40
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	4012f0 <err@plt>
  401bac:	cbnz	w1, 401c1c <tigetstr@plt+0x8fc>
  401bb0:	str	w0, [x2]
  401bb4:	add	x3, x3, #0xc
  401bb8:	add	x2, x2, #0x4
  401bbc:	cmp	x4, x2
  401bc0:	b.eq	401c24 <tigetstr@plt+0x904>  // b.none
  401bc4:	ldrsb	w1, [x3]
  401bc8:	cmp	w1, #0x4
  401bcc:	b.eq	401c0c <tigetstr@plt+0x8ec>  // b.none
  401bd0:	b.gt	401bec <tigetstr@plt+0x8cc>
  401bd4:	cmp	w1, #0x1
  401bd8:	b.eq	401c04 <tigetstr@plt+0x8e4>  // b.none
  401bdc:	cmp	w1, #0x2
  401be0:	b.ne	401bac <tigetstr@plt+0x88c>  // b.any
  401be4:	str	w5, [x2]
  401be8:	b	401bb4 <tigetstr@plt+0x894>
  401bec:	cmp	w1, #0x8
  401bf0:	b.eq	401c14 <tigetstr@plt+0x8f4>  // b.none
  401bf4:	cmp	w1, #0x10
  401bf8:	b.ne	401c1c <tigetstr@plt+0x8fc>  // b.any
  401bfc:	str	w7, [x2]
  401c00:	b	401bb4 <tigetstr@plt+0x894>
  401c04:	str	w6, [x2]
  401c08:	b	401bb4 <tigetstr@plt+0x894>
  401c0c:	str	w10, [x2]
  401c10:	b	401bb4 <tigetstr@plt+0x894>
  401c14:	str	w8, [x2]
  401c18:	b	401bb4 <tigetstr@plt+0x894>
  401c1c:	str	w9, [x2]
  401c20:	b	401bb4 <tigetstr@plt+0x894>
  401c24:	add	x19, x19, #0x1
  401c28:	add	x1, x20, x19, lsl #2
  401c2c:	mov	w0, #0x20                  	// #32
  401c30:	str	w0, [x1]
  401c34:	str	wzr, [x1]
  401c38:	ldr	w2, [x1, #-4]!
  401c3c:	cmp	w2, #0x20
  401c40:	b.eq	401c34 <tigetstr@plt+0x914>  // b.none
  401c44:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401c48:	ldr	x1, [x0, #384]
  401c4c:	mov	x0, x20
  401c50:	bl	401270 <fputws@plt>
  401c54:	mov	w0, #0xa                   	// #10
  401c58:	bl	401100 <putwchar@plt>
  401c5c:	mov	x0, x20
  401c60:	bl	401240 <free@plt>
  401c64:	b	40194c <tigetstr@plt+0x62c>
  401c68:	stp	x29, x30, [sp, #-48]!
  401c6c:	mov	x29, sp
  401c70:	stp	x19, x20, [sp, #16]
  401c74:	str	x21, [sp, #32]
  401c78:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401c7c:	add	x0, x19, #0x1a0
  401c80:	ldr	w21, [x0, #16]
  401c84:	ldr	w20, [x19, #416]
  401c88:	bl	401828 <tigetstr@plt+0x508>
  401c8c:	mov	w0, w21
  401c90:	bl	401564 <tigetstr@plt+0x244>
  401c94:	str	w20, [x19, #416]
  401c98:	ldp	x19, x20, [sp, #16]
  401c9c:	ldr	x21, [sp, #32]
  401ca0:	ldp	x29, x30, [sp], #48
  401ca4:	ret
  401ca8:	stp	x29, x30, [sp, #-32]!
  401cac:	mov	x29, sp
  401cb0:	str	x19, [sp, #16]
  401cb4:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401cb8:	add	x19, x19, #0x1a0
  401cbc:	ldr	w0, [x19, #116]
  401cc0:	add	w0, w0, #0x1
  401cc4:	str	w0, [x19, #116]
  401cc8:	bl	401c68 <tigetstr@plt+0x948>
  401ccc:	ldr	x0, [x19, #136]
  401cd0:	bl	4015c8 <tigetstr@plt+0x2a8>
  401cd4:	ldr	x0, [x19, #136]
  401cd8:	bl	4015c8 <tigetstr@plt+0x2a8>
  401cdc:	ldr	w0, [x19, #116]
  401ce0:	add	w0, w0, #0x1
  401ce4:	str	w0, [x19, #116]
  401ce8:	ldr	x19, [sp, #16]
  401cec:	ldp	x29, x30, [sp], #32
  401cf0:	ret
  401cf4:	stp	x29, x30, [sp, #-80]!
  401cf8:	mov	x29, sp
  401cfc:	stp	x19, x20, [sp, #16]
  401d00:	stp	x21, x22, [sp, #32]
  401d04:	stp	x23, x24, [sp, #48]
  401d08:	mov	x21, x0
  401d0c:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401d10:	add	x20, x20, #0x1a0
  401d14:	mov	w24, #0xffffffff            	// #-1
  401d18:	mov	w23, #0x1                   	// #1
  401d1c:	mov	w22, w23
  401d20:	b	401d9c <tigetstr@plt+0xa7c>
  401d24:	cmp	w19, #0x8
  401d28:	b.eq	401e54 <tigetstr@plt+0xb34>  // b.none
  401d2c:	cmp	w19, #0x9
  401d30:	b.ne	401fd8 <tigetstr@plt+0xcb8>  // b.any
  401d34:	ldr	w0, [x20, #16]
  401d38:	add	w0, w0, #0x8
  401d3c:	and	w0, w0, #0xfffffff8
  401d40:	bl	401564 <tigetstr@plt+0x244>
  401d44:	b	401d9c <tigetstr@plt+0xa7c>
  401d48:	cmp	w19, #0x20
  401d4c:	b.eq	401d90 <tigetstr@plt+0xa70>  // b.none
  401d50:	b.ls	401de4 <tigetstr@plt+0xac4>  // b.plast
  401d54:	cmp	w19, #0x5f
  401d58:	b.ne	401fd8 <tigetstr@plt+0xcb8>  // b.any
  401d5c:	ldr	x3, [x20, #8]
  401d60:	ldr	w1, [x20, #16]
  401d64:	sbfiz	x0, x1, #1, #32
  401d68:	add	x0, x0, w1, sxtw
  401d6c:	lsl	x0, x0, #2
  401d70:	add	x2, x3, x0
  401d74:	ldr	w4, [x2, #4]
  401d78:	cbnz	w4, 401f18 <tigetstr@plt+0xbf8>
  401d7c:	ldr	w4, [x2, #8]
  401d80:	tbnz	w4, #31, 401f18 <tigetstr@plt+0xbf8>
  401d84:	mov	w0, #0x5f                  	// #95
  401d88:	str	w0, [x2, #4]
  401d8c:	str	w23, [x2, #8]
  401d90:	ldr	w0, [x20, #16]
  401d94:	add	w0, w0, #0x1
  401d98:	bl	401564 <tigetstr@plt+0x244>
  401d9c:	mov	x0, x21
  401da0:	bl	4011f0 <getwc@plt>
  401da4:	mov	w19, w0
  401da8:	cmn	w0, #0x1
  401dac:	b.eq	402194 <tigetstr@plt+0xe74>  // b.none
  401db0:	cmp	w19, #0xe
  401db4:	b.eq	401e64 <tigetstr@plt+0xb44>  // b.none
  401db8:	b.hi	401d48 <tigetstr@plt+0xa28>  // b.pmore
  401dbc:	cmp	w19, #0xa
  401dc0:	b.eq	401fc0 <tigetstr@plt+0xca0>  // b.none
  401dc4:	b.ls	401d24 <tigetstr@plt+0xa04>  // b.plast
  401dc8:	cmp	w19, #0xc
  401dcc:	b.eq	401fc8 <tigetstr@plt+0xca8>  // b.none
  401dd0:	cmp	w19, #0xd
  401dd4:	b.ne	401fd8 <tigetstr@plt+0xcb8>  // b.any
  401dd8:	mov	w0, #0x0                   	// #0
  401ddc:	bl	401564 <tigetstr@plt+0x244>
  401de0:	b	401d9c <tigetstr@plt+0xa7c>
  401de4:	cmp	w19, #0xf
  401de8:	b.eq	401e74 <tigetstr@plt+0xb54>  // b.none
  401dec:	cmp	w19, #0x1b
  401df0:	b.ne	401fd8 <tigetstr@plt+0xcb8>  // b.any
  401df4:	mov	x0, x21
  401df8:	bl	4011f0 <getwc@plt>
  401dfc:	cmp	w0, #0x38
  401e00:	b.eq	401e84 <tigetstr@plt+0xb64>  // b.none
  401e04:	cmp	w0, #0x39
  401e08:	b.eq	401ecc <tigetstr@plt+0xbac>  // b.none
  401e0c:	cmp	w0, #0x37
  401e10:	b.eq	401f10 <tigetstr@plt+0xbf0>  // b.none
  401e14:	stp	x25, x26, [sp, #64]
  401e18:	mov	x1, x21
  401e1c:	bl	401170 <ungetwc@plt>
  401e20:	mov	x0, x21
  401e24:	bl	4011f0 <getwc@plt>
  401e28:	mov	w19, w0
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401e34:	add	x1, x1, #0xa60
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	bl	401280 <dcgettext@plt>
  401e40:	mov	w3, w19
  401e44:	mov	w2, #0x1b                  	// #27
  401e48:	mov	x1, x0
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	bl	401290 <errx@plt>
  401e54:	ldr	w0, [x20, #16]
  401e58:	sub	w0, w0, #0x1
  401e5c:	bl	401564 <tigetstr@plt+0x244>
  401e60:	b	401d9c <tigetstr@plt+0xa7c>
  401e64:	ldr	w0, [x20, #112]
  401e68:	orr	w0, w0, #0x1
  401e6c:	str	w0, [x20, #112]
  401e70:	b	401d9c <tigetstr@plt+0xa7c>
  401e74:	ldr	w0, [x20, #112]
  401e78:	and	w0, w0, #0xfffffffe
  401e7c:	str	w0, [x20, #112]
  401e80:	b	401d9c <tigetstr@plt+0xa7c>
  401e84:	ldr	w0, [x20, #144]
  401e88:	cbnz	w0, 401ea0 <tigetstr@plt+0xb80>
  401e8c:	ldr	w0, [x20, #112]
  401e90:	orr	w0, w0, #0x2
  401e94:	str	w0, [x20, #112]
  401e98:	str	w24, [x20, #144]
  401e9c:	b	401d9c <tigetstr@plt+0xa7c>
  401ea0:	cmp	w0, #0x0
  401ea4:	b.le	401ec0 <tigetstr@plt+0xba0>
  401ea8:	ldr	w1, [x20, #112]
  401eac:	and	w1, w1, #0xfffffffb
  401eb0:	str	w1, [x20, #112]
  401eb4:	sub	w0, w0, #0x1
  401eb8:	str	w0, [x20, #144]
  401ebc:	b	401d9c <tigetstr@plt+0xa7c>
  401ec0:	str	wzr, [x20, #144]
  401ec4:	bl	401ca8 <tigetstr@plt+0x988>
  401ec8:	b	401d9c <tigetstr@plt+0xa7c>
  401ecc:	ldr	w0, [x20, #144]
  401ed0:	cbnz	w0, 401ee8 <tigetstr@plt+0xbc8>
  401ed4:	ldr	w0, [x20, #112]
  401ed8:	orr	w0, w0, #0x4
  401edc:	str	w0, [x20, #112]
  401ee0:	str	w23, [x20, #144]
  401ee4:	b	401d9c <tigetstr@plt+0xa7c>
  401ee8:	tbz	w0, #31, 401f04 <tigetstr@plt+0xbe4>
  401eec:	ldr	w1, [x20, #112]
  401ef0:	and	w1, w1, #0xfffffffd
  401ef4:	str	w1, [x20, #112]
  401ef8:	add	w0, w0, #0x1
  401efc:	str	w0, [x20, #144]
  401f00:	b	401d9c <tigetstr@plt+0xa7c>
  401f04:	str	wzr, [x20, #144]
  401f08:	bl	401c68 <tigetstr@plt+0x948>
  401f0c:	b	401d9c <tigetstr@plt+0xa7c>
  401f10:	bl	401ca8 <tigetstr@plt+0x988>
  401f14:	b	401d9c <tigetstr@plt+0xa7c>
  401f18:	cmp	w1, #0x0
  401f1c:	b.le	401f48 <tigetstr@plt+0xc28>
  401f20:	add	x0, x0, #0x8
  401f24:	add	x0, x3, x0
  401f28:	mov	w4, #0x0                   	// #0
  401f2c:	ldr	w2, [x0]
  401f30:	tbz	w2, #31, 401fb4 <tigetstr@plt+0xc94>
  401f34:	sub	x0, x0, #0xc
  401f38:	mov	w4, w22
  401f3c:	subs	w1, w1, #0x1
  401f40:	b.ne	401f2c <tigetstr@plt+0xc0c>  // b.any
  401f44:	str	wzr, [x20, #16]
  401f48:	sbfiz	x0, x1, #1, #32
  401f4c:	add	x0, x0, w1, sxtw
  401f50:	add	x0, x3, x0, lsl #2
  401f54:	ldr	w6, [x0, #8]
  401f58:	cmp	w6, #0x0
  401f5c:	b.le	401fa8 <tigetstr@plt+0xc88>
  401f60:	ldr	w5, [x20, #16]
  401f64:	ldrsb	w4, [x20, #112]
  401f68:	sxtw	x1, w5
  401f6c:	add	x0, x1, w5, sxtw #1
  401f70:	add	x0, x3, x0, lsl #2
  401f74:	sub	w2, w6, #0x1
  401f78:	add	x2, x2, x1
  401f7c:	add	x2, x2, x2, lsl #1
  401f80:	add	x3, x3, #0xc
  401f84:	add	x2, x3, x2, lsl #2
  401f88:	ldrb	w1, [x0]
  401f8c:	orr	w1, w4, w1
  401f90:	orr	w1, w1, #0x8
  401f94:	strb	w1, [x0], #12
  401f98:	cmp	x0, x2
  401f9c:	b.ne	401f88 <tigetstr@plt+0xc68>  // b.any
  401fa0:	add	w5, w5, w6
  401fa4:	str	w5, [x20, #16]
  401fa8:	ldr	w0, [x20, #16]
  401fac:	bl	401564 <tigetstr@plt+0x244>
  401fb0:	b	401d9c <tigetstr@plt+0xa7c>
  401fb4:	cbz	w4, 401f48 <tigetstr@plt+0xc28>
  401fb8:	str	w1, [x20, #16]
  401fbc:	b	401f48 <tigetstr@plt+0xc28>
  401fc0:	bl	401828 <tigetstr@plt+0x508>
  401fc4:	b	401d9c <tigetstr@plt+0xa7c>
  401fc8:	bl	401828 <tigetstr@plt+0x508>
  401fcc:	mov	w0, #0xc                   	// #12
  401fd0:	bl	401100 <putwchar@plt>
  401fd4:	b	401d9c <tigetstr@plt+0xa7c>
  401fd8:	mov	w0, w19
  401fdc:	bl	4012a0 <iswprint@plt>
  401fe0:	cbz	w0, 401d9c <tigetstr@plt+0xa7c>
  401fe4:	stp	x25, x26, [sp, #64]
  401fe8:	mov	w0, w19
  401fec:	bl	401150 <wcwidth@plt>
  401ff0:	mov	w25, w0
  401ff4:	ldr	w26, [x20, #16]
  401ff8:	add	w0, w26, w0
  401ffc:	bl	401490 <tigetstr@plt+0x170>
  402000:	ldr	x3, [x20, #8]
  402004:	sxtw	x5, w26
  402008:	add	x0, x5, w26, sxtw #1
  40200c:	lsl	x0, x0, #2
  402010:	add	x1, x3, x0
  402014:	ldr	w2, [x1, #4]
  402018:	cbz	w2, 402070 <tigetstr@plt+0xd50>
  40201c:	cmp	w2, #0x5f
  402020:	b.eq	4020dc <tigetstr@plt+0xdbc>  // b.none
  402024:	cmp	w2, w19
  402028:	b.eq	402154 <tigetstr@plt+0xe34>  // b.none
  40202c:	ldr	w25, [x1, #8]
  402030:	cmp	w25, #0x0
  402034:	b.le	402060 <tigetstr@plt+0xd40>
  402038:	ldrsb	w2, [x20, #112]
  40203c:	mov	x0, x1
  402040:	sub	w1, w25, #0x1
  402044:	add	x1, x1, x5
  402048:	add	x1, x1, x1, lsl #1
  40204c:	add	x3, x3, #0xc
  402050:	add	x1, x3, x1, lsl #2
  402054:	strb	w2, [x0], #12
  402058:	cmp	x0, x1
  40205c:	b.ne	402054 <tigetstr@plt+0xd34>  // b.any
  402060:	add	w0, w26, w25
  402064:	bl	401564 <tigetstr@plt+0x244>
  402068:	ldp	x25, x26, [sp, #64]
  40206c:	b	401d9c <tigetstr@plt+0xa7c>
  402070:	str	w19, [x1, #4]
  402074:	cmp	w25, #0x0
  402078:	b.le	4020a4 <tigetstr@plt+0xd84>
  40207c:	ldrsb	w6, [x20, #112]
  402080:	mov	x2, x1
  402084:	sub	w4, w25, #0x1
  402088:	add	x4, x4, x5
  40208c:	add	x4, x4, x4, lsl #1
  402090:	add	x7, x3, #0xc
  402094:	add	x4, x7, x4, lsl #2
  402098:	strb	w6, [x2], #12
  40209c:	cmp	x2, x4
  4020a0:	b.ne	402098 <tigetstr@plt+0xd78>  // b.any
  4020a4:	str	w25, [x1, #8]
  4020a8:	cmp	w25, #0x1
  4020ac:	b.le	402060 <tigetstr@plt+0xd40>
  4020b0:	add	x0, x0, #0x14
  4020b4:	add	x1, x3, x0
  4020b8:	sub	w0, w25, #0x2
  4020bc:	add	x0, x0, x5
  4020c0:	add	x0, x0, x0, lsl #1
  4020c4:	add	x3, x3, #0x20
  4020c8:	add	x0, x3, x0, lsl #2
  4020cc:	str	w24, [x1], #12
  4020d0:	cmp	x0, x1
  4020d4:	b.ne	4020cc <tigetstr@plt+0xdac>  // b.any
  4020d8:	b	402060 <tigetstr@plt+0xd40>
  4020dc:	str	w19, [x1, #4]
  4020e0:	cmp	w25, #0x0
  4020e4:	b.le	40211c <tigetstr@plt+0xdfc>
  4020e8:	ldrsb	w7, [x20, #112]
  4020ec:	mov	x4, x1
  4020f0:	sub	w2, w25, #0x1
  4020f4:	add	x2, x2, x5
  4020f8:	add	x2, x2, x2, lsl #1
  4020fc:	add	x6, x3, #0xc
  402100:	add	x6, x6, x2, lsl #2
  402104:	ldrb	w2, [x4]
  402108:	orr	w2, w7, w2
  40210c:	orr	w2, w2, #0x8
  402110:	strb	w2, [x4], #12
  402114:	cmp	x4, x6
  402118:	b.ne	402104 <tigetstr@plt+0xde4>  // b.any
  40211c:	str	w25, [x1, #8]
  402120:	cmp	w25, #0x1
  402124:	b.le	402060 <tigetstr@plt+0xd40>
  402128:	add	x0, x0, #0x14
  40212c:	add	x1, x3, x0
  402130:	sub	w0, w25, #0x2
  402134:	add	x0, x0, x5
  402138:	add	x0, x0, x0, lsl #1
  40213c:	add	x3, x3, #0x20
  402140:	add	x0, x3, x0, lsl #2
  402144:	str	w24, [x1], #12
  402148:	cmp	x1, x0
  40214c:	b.ne	402144 <tigetstr@plt+0xe24>  // b.any
  402150:	b	402060 <tigetstr@plt+0xd40>
  402154:	cmp	w25, #0x0
  402158:	b.le	402060 <tigetstr@plt+0xd40>
  40215c:	ldrsb	w4, [x20, #112]
  402160:	mov	x0, x1
  402164:	sub	w1, w25, #0x1
  402168:	add	x1, x1, x5
  40216c:	add	x1, x1, x1, lsl #1
  402170:	add	x2, x3, #0xc
  402174:	add	x2, x2, x1, lsl #2
  402178:	ldrb	w1, [x0]
  40217c:	orr	w1, w4, w1
  402180:	orr	w1, w1, #0x10
  402184:	strb	w1, [x0], #12
  402188:	cmp	x0, x2
  40218c:	b.ne	402178 <tigetstr@plt+0xe58>  // b.any
  402190:	b	402060 <tigetstr@plt+0xd40>
  402194:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402198:	ldr	w0, [x0, #416]
  40219c:	cbnz	w0, 4021b4 <tigetstr@plt+0xe94>
  4021a0:	ldp	x19, x20, [sp, #16]
  4021a4:	ldp	x21, x22, [sp, #32]
  4021a8:	ldp	x23, x24, [sp, #48]
  4021ac:	ldp	x29, x30, [sp], #80
  4021b0:	ret
  4021b4:	bl	401828 <tigetstr@plt+0x508>
  4021b8:	b	4021a0 <tigetstr@plt+0xe80>
  4021bc:	stp	x29, x30, [sp, #-32]!
  4021c0:	mov	x29, sp
  4021c4:	stp	x19, x20, [sp, #16]
  4021c8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4021cc:	ldr	x20, [x0, #384]
  4021d0:	bl	4012c0 <__errno_location@plt>
  4021d4:	mov	x19, x0
  4021d8:	str	wzr, [x0]
  4021dc:	mov	x0, x20
  4021e0:	bl	401310 <ferror@plt>
  4021e4:	cbz	w0, 40222c <tigetstr@plt+0xf0c>
  4021e8:	ldr	w0, [x19]
  4021ec:	cmp	w0, #0x9
  4021f0:	b.eq	4021fc <tigetstr@plt+0xedc>  // b.none
  4021f4:	cmp	w0, #0x20
  4021f8:	b.ne	402258 <tigetstr@plt+0xf38>  // b.any
  4021fc:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402200:	ldr	x20, [x0, #360]
  402204:	str	wzr, [x19]
  402208:	mov	x0, x20
  40220c:	bl	401310 <ferror@plt>
  402210:	cbz	w0, 402298 <tigetstr@plt+0xf78>
  402214:	ldr	w0, [x19]
  402218:	cmp	w0, #0x9
  40221c:	b.ne	4022c4 <tigetstr@plt+0xfa4>  // b.any
  402220:	ldp	x19, x20, [sp, #16]
  402224:	ldp	x29, x30, [sp], #32
  402228:	ret
  40222c:	mov	x0, x20
  402230:	bl	401250 <fflush@plt>
  402234:	cbnz	w0, 4021e8 <tigetstr@plt+0xec8>
  402238:	mov	x0, x20
  40223c:	bl	401110 <fileno@plt>
  402240:	tbnz	w0, #31, 4021e8 <tigetstr@plt+0xec8>
  402244:	bl	4010b0 <dup@plt>
  402248:	tbnz	w0, #31, 4021e8 <tigetstr@plt+0xec8>
  40224c:	bl	4011d0 <close@plt>
  402250:	cbz	w0, 4021fc <tigetstr@plt+0xedc>
  402254:	b	4021e8 <tigetstr@plt+0xec8>
  402258:	cbz	w0, 40227c <tigetstr@plt+0xf5c>
  40225c:	mov	w2, #0x5                   	// #5
  402260:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402264:	add	x1, x1, #0xa90
  402268:	mov	x0, #0x0                   	// #0
  40226c:	bl	401280 <dcgettext@plt>
  402270:	bl	401230 <warn@plt>
  402274:	mov	w0, #0x1                   	// #1
  402278:	bl	401080 <_exit@plt>
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402284:	add	x1, x1, #0xa90
  402288:	mov	x0, #0x0                   	// #0
  40228c:	bl	401280 <dcgettext@plt>
  402290:	bl	401260 <warnx@plt>
  402294:	b	402274 <tigetstr@plt+0xf54>
  402298:	mov	x0, x20
  40229c:	bl	401250 <fflush@plt>
  4022a0:	cbnz	w0, 402214 <tigetstr@plt+0xef4>
  4022a4:	mov	x0, x20
  4022a8:	bl	401110 <fileno@plt>
  4022ac:	tbnz	w0, #31, 402214 <tigetstr@plt+0xef4>
  4022b0:	bl	4010b0 <dup@plt>
  4022b4:	tbnz	w0, #31, 402214 <tigetstr@plt+0xef4>
  4022b8:	bl	4011d0 <close@plt>
  4022bc:	cbz	w0, 402220 <tigetstr@plt+0xf00>
  4022c0:	b	402214 <tigetstr@plt+0xef4>
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	bl	401080 <_exit@plt>
  4022cc:	stp	x29, x30, [sp, #-96]!
  4022d0:	mov	x29, sp
  4022d4:	stp	x19, x20, [sp, #16]
  4022d8:	stp	x21, x22, [sp, #32]
  4022dc:	stp	x23, x24, [sp, #48]
  4022e0:	stp	x25, x26, [sp, #64]
  4022e4:	mov	w19, w0
  4022e8:	mov	x20, x1
  4022ec:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4022f0:	add	x1, x1, #0xb38
  4022f4:	mov	w0, #0x6                   	// #6
  4022f8:	bl	401300 <setlocale@plt>
  4022fc:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  402300:	add	x21, x21, #0xab8
  402304:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402308:	add	x1, x1, #0xaa0
  40230c:	mov	x0, x21
  402310:	bl	401160 <bindtextdomain@plt>
  402314:	mov	x0, x21
  402318:	bl	401210 <textdomain@plt>
  40231c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  402320:	add	x0, x0, #0x1bc
  402324:	bl	4029f0 <tigetstr@plt+0x16d0>
  402328:	adrp	x21, 401000 <_exit@plt-0x80>
  40232c:	add	x21, x21, #0x480
  402330:	mov	x1, x21
  402334:	mov	w0, #0x2                   	// #2
  402338:	bl	401120 <signal@plt>
  40233c:	mov	x1, x21
  402340:	mov	w0, #0xf                   	// #15
  402344:	bl	401120 <signal@plt>
  402348:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40234c:	add	x0, x0, #0xac8
  402350:	bl	4012d0 <getenv@plt>
  402354:	mov	x23, x0
  402358:	mov	w24, #0x0                   	// #0
  40235c:	adrp	x22, 402000 <tigetstr@plt+0xce0>
  402360:	add	x22, x22, #0xdb8
  402364:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  402368:	add	x21, x21, #0xc98
  40236c:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  402370:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402374:	add	x26, x0, #0x1a0
  402378:	mov	x4, #0x0                   	// #0
  40237c:	mov	x3, x22
  402380:	mov	x2, x21
  402384:	mov	x1, x20
  402388:	mov	w0, w19
  40238c:	bl	401220 <getopt_long@plt>
  402390:	cmn	w0, #0x1
  402394:	b.eq	402590 <tigetstr@plt+0x1270>  // b.none
  402398:	cmp	w0, #0x68
  40239c:	b.eq	40240c <tigetstr@plt+0x10ec>  // b.none
  4023a0:	b.gt	4023e4 <tigetstr@plt+0x10c4>
  4023a4:	cmp	w0, #0x54
  4023a8:	b.eq	402400 <tigetstr@plt+0x10e0>  // b.none
  4023ac:	cmp	w0, #0x56
  4023b0:	b.ne	402558 <tigetstr@plt+0x1238>  // b.any
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4023bc:	add	x1, x1, #0xad0
  4023c0:	mov	x0, #0x0                   	// #0
  4023c4:	bl	401280 <dcgettext@plt>
  4023c8:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  4023cc:	add	x2, x2, #0xae0
  4023d0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4023d4:	ldr	x1, [x1, #400]
  4023d8:	bl	4012b0 <printf@plt>
  4023dc:	mov	w0, #0x0                   	// #0
  4023e0:	bl	4010a0 <exit@plt>
  4023e4:	cmp	w0, #0x69
  4023e8:	b.ne	4023f8 <tigetstr@plt+0x10d8>  // b.any
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	str	w0, [x26, #48]
  4023f4:	b	402378 <tigetstr@plt+0x1058>
  4023f8:	cmp	w0, #0x74
  4023fc:	b.ne	402558 <tigetstr@plt+0x1238>  // b.any
  402400:	ldr	x23, [x25, #368]
  402404:	mov	w24, #0x1                   	// #1
  402408:	b	402378 <tigetstr@plt+0x1058>
  40240c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402410:	ldr	x19, [x0, #384]
  402414:	mov	w2, #0x5                   	// #5
  402418:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40241c:	add	x1, x1, #0xaf8
  402420:	mov	x0, #0x0                   	// #0
  402424:	bl	401280 <dcgettext@plt>
  402428:	mov	x1, x19
  40242c:	bl	401090 <fputs@plt>
  402430:	mov	w2, #0x5                   	// #5
  402434:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402438:	add	x1, x1, #0xb08
  40243c:	mov	x0, #0x0                   	// #0
  402440:	bl	401280 <dcgettext@plt>
  402444:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402448:	ldr	x2, [x1, #400]
  40244c:	mov	x1, x0
  402450:	mov	x0, x19
  402454:	bl	4012e0 <fprintf@plt>
  402458:	mov	x1, x19
  40245c:	mov	w0, #0xa                   	// #10
  402460:	bl	4010f0 <fputc@plt>
  402464:	mov	w2, #0x5                   	// #5
  402468:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40246c:	add	x1, x1, #0xb28
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401280 <dcgettext@plt>
  402478:	mov	x1, x19
  40247c:	bl	401090 <fputs@plt>
  402480:	mov	w2, #0x5                   	// #5
  402484:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402488:	add	x1, x1, #0xb40
  40248c:	mov	x0, #0x0                   	// #0
  402490:	bl	401280 <dcgettext@plt>
  402494:	mov	x1, x19
  402498:	bl	401090 <fputs@plt>
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4024a4:	add	x1, x1, #0xb50
  4024a8:	mov	x0, #0x0                   	// #0
  4024ac:	bl	401280 <dcgettext@plt>
  4024b0:	mov	x1, x19
  4024b4:	bl	401090 <fputs@plt>
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4024c0:	add	x1, x1, #0xb98
  4024c4:	mov	x0, #0x0                   	// #0
  4024c8:	bl	401280 <dcgettext@plt>
  4024cc:	mov	x1, x19
  4024d0:	bl	401090 <fputs@plt>
  4024d4:	mov	x1, x19
  4024d8:	mov	w0, #0xa                   	// #10
  4024dc:	bl	4010f0 <fputc@plt>
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4024e8:	add	x1, x1, #0xbe8
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	bl	401280 <dcgettext@plt>
  4024f4:	mov	x19, x0
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402500:	add	x1, x1, #0xc00
  402504:	mov	x0, #0x0                   	// #0
  402508:	bl	401280 <dcgettext@plt>
  40250c:	mov	x4, x0
  402510:	adrp	x3, 402000 <tigetstr@plt+0xce0>
  402514:	add	x3, x3, #0xc10
  402518:	mov	x2, x19
  40251c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402520:	add	x1, x1, #0xc20
  402524:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  402528:	add	x0, x0, #0xc30
  40252c:	bl	4012b0 <printf@plt>
  402530:	mov	w2, #0x5                   	// #5
  402534:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402538:	add	x1, x1, #0xc48
  40253c:	mov	x0, #0x0                   	// #0
  402540:	bl	401280 <dcgettext@plt>
  402544:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402548:	add	x1, x1, #0xc68
  40254c:	bl	4012b0 <printf@plt>
  402550:	mov	w0, #0x0                   	// #0
  402554:	bl	4010a0 <exit@plt>
  402558:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40255c:	ldr	x19, [x0, #360]
  402560:	mov	w2, #0x5                   	// #5
  402564:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402568:	add	x1, x1, #0xc70
  40256c:	mov	x0, #0x0                   	// #0
  402570:	bl	401280 <dcgettext@plt>
  402574:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402578:	ldr	x2, [x1, #400]
  40257c:	mov	x1, x0
  402580:	mov	x0, x19
  402584:	bl	4012e0 <fprintf@plt>
  402588:	mov	w0, #0x1                   	// #1
  40258c:	bl	4010a0 <exit@plt>
  402590:	add	x2, sp, #0x5c
  402594:	mov	w1, #0x1                   	// #1
  402598:	mov	x0, x23
  40259c:	bl	4010c0 <setupterm@plt>
  4025a0:	ldr	w0, [sp, #92]
  4025a4:	cbz	w0, 4025c8 <tigetstr@plt+0x12a8>
  4025a8:	cmp	w0, #0x1
  4025ac:	b.eq	4025e0 <tigetstr@plt+0x12c0>  // b.none
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4025b8:	add	x1, x1, #0xca0
  4025bc:	mov	x0, #0x0                   	// #0
  4025c0:	bl	401280 <dcgettext@plt>
  4025c4:	bl	401260 <warnx@plt>
  4025c8:	cbnz	w24, 4027c4 <tigetstr@plt+0x14a4>
  4025cc:	mov	x2, #0x0                   	// #0
  4025d0:	mov	w1, #0x1                   	// #1
  4025d4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4025d8:	add	x0, x0, #0xcf8
  4025dc:	bl	4010c0 <setupterm@plt>
  4025e0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4025e4:	add	x0, x0, #0xd00
  4025e8:	bl	401320 <tigetstr@plt>
  4025ec:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4025f0:	add	x21, x21, #0x1a0
  4025f4:	str	x0, [x21, #136]
  4025f8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4025fc:	add	x0, x0, #0xd08
  402600:	bl	401320 <tigetstr@plt>
  402604:	str	x0, [x21, #120]
  402608:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40260c:	add	x0, x0, #0xd10
  402610:	bl	401320 <tigetstr@plt>
  402614:	cbz	x0, 4027e4 <tigetstr@plt+0x14c4>
  402618:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40261c:	str	x0, [x1, #448]
  402620:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  402624:	add	x0, x0, #0xd20
  402628:	bl	401320 <tigetstr@plt>
  40262c:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  402630:	add	x21, x21, #0x1a0
  402634:	str	x0, [x21, #104]
  402638:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40263c:	add	x0, x0, #0xd28
  402640:	bl	401320 <tigetstr@plt>
  402644:	str	x0, [x21, #152]
  402648:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40264c:	add	x0, x0, #0xd30
  402650:	bl	401320 <tigetstr@plt>
  402654:	str	x0, [x21, #80]
  402658:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40265c:	add	x0, x0, #0xd38
  402660:	bl	401320 <tigetstr@plt>
  402664:	str	x0, [x21, #56]
  402668:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40266c:	add	x0, x0, #0xd40
  402670:	bl	401320 <tigetstr@plt>
  402674:	str	x0, [x21, #88]
  402678:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40267c:	add	x0, x0, #0xd48
  402680:	bl	401320 <tigetstr@plt>
  402684:	str	x0, [x21, #96]
  402688:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40268c:	add	x0, x0, #0xd50
  402690:	bl	401320 <tigetstr@plt>
  402694:	str	x0, [x21, #72]
  402698:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40269c:	add	x0, x0, #0xd58
  4026a0:	bl	401320 <tigetstr@plt>
  4026a4:	str	x0, [x21, #64]
  4026a8:	ldr	x1, [x21, #96]
  4026ac:	cbz	x1, 4027f8 <tigetstr@plt+0x14d8>
  4026b0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4026b4:	ldr	x1, [x1, #496]
  4026b8:	cbz	x1, 402810 <tigetstr@plt+0x14f0>
  4026bc:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4026c0:	ldr	x1, [x1, #504]
  4026c4:	cbz	x1, 402844 <tigetstr@plt+0x1524>
  4026c8:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4026cc:	ldr	x1, [x1, #488]
  4026d0:	cbz	x1, 402904 <tigetstr@plt+0x15e4>
  4026d4:	cbz	x0, 402870 <tigetstr@plt+0x1550>
  4026d8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4026dc:	add	x0, x0, #0xd60
  4026e0:	bl	401320 <tigetstr@plt>
  4026e4:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4026e8:	str	x0, [x1, #456]
  4026ec:	cbz	x0, 402888 <tigetstr@plt+0x1568>
  4026f0:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4026f4:	ldr	x0, [x0, #496]
  4026f8:	cmp	x0, #0x0
  4026fc:	cset	w1, eq  // eq = none
  402700:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402704:	str	w1, [x0, #436]
  402708:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40270c:	add	x0, x0, #0xd68
  402710:	bl	401190 <tigetflag@plt>
  402714:	cbz	w0, 402724 <tigetstr@plt+0x1404>
  402718:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40271c:	ldr	x0, [x0, #512]
  402720:	cbz	x0, 40289c <tigetstr@plt+0x157c>
  402724:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  402728:	add	x0, x0, #0xd70
  40272c:	bl	401190 <tigetflag@plt>
  402730:	cbz	w0, 402740 <tigetstr@plt+0x1420>
  402734:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402738:	ldr	x0, [x0, #496]
  40273c:	cbz	x0, 402890 <tigetstr@plt+0x1570>
  402740:	bl	401798 <tigetstr@plt+0x478>
  402744:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402748:	ldr	w0, [x0, #376]
  40274c:	cmp	w0, w19
  402750:	b.eq	4028ac <tigetstr@plt+0x158c>  // b.none
  402754:	b.ge	40279c <tigetstr@plt+0x147c>  // b.tcont
  402758:	adrp	x23, 402000 <tigetstr@plt+0xce0>
  40275c:	add	x23, x23, #0xd78
  402760:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  402764:	add	x22, x22, #0x178
  402768:	mov	x1, x23
  40276c:	ldr	x0, [x20, w0, sxtw #3]
  402770:	bl	401140 <fopen@plt>
  402774:	mov	x21, x0
  402778:	cbz	x0, 4028bc <tigetstr@plt+0x159c>
  40277c:	bl	401cf4 <tigetstr@plt+0x9d4>
  402780:	mov	x0, x21
  402784:	bl	401130 <fclose@plt>
  402788:	ldr	w0, [x22]
  40278c:	add	w0, w0, #0x1
  402790:	str	w0, [x22]
  402794:	cmp	w0, w19
  402798:	b.lt	402768 <tigetstr@plt+0x1448>  // b.tstop
  40279c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4027a0:	ldr	x0, [x0, #424]
  4027a4:	bl	401240 <free@plt>
  4027a8:	mov	w0, #0x0                   	// #0
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	ldp	x21, x22, [sp, #32]
  4027b4:	ldp	x23, x24, [sp, #48]
  4027b8:	ldp	x25, x26, [sp, #64]
  4027bc:	ldp	x29, x30, [sp], #96
  4027c0:	ret
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4027cc:	add	x1, x1, #0xcc0
  4027d0:	mov	x0, #0x0                   	// #0
  4027d4:	bl	401280 <dcgettext@plt>
  4027d8:	mov	x1, x23
  4027dc:	bl	401260 <warnx@plt>
  4027e0:	b	4025cc <tigetstr@plt+0x12ac>
  4027e4:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4027e8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4027ec:	add	x1, x1, #0xd18
  4027f0:	str	x1, [x0, #448]
  4027f4:	b	402620 <tigetstr@plt+0x1300>
  4027f8:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4027fc:	ldr	x1, [x1, #488]
  402800:	cbz	x1, 40291c <tigetstr@plt+0x15fc>
  402804:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  402808:	str	x1, [x2, #512]
  40280c:	b	4026b0 <tigetstr@plt+0x1390>
  402810:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402814:	ldr	x2, [x1, #520]
  402818:	cbz	x2, 402954 <tigetstr@plt+0x1634>
  40281c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402820:	add	x1, x1, #0x1a0
  402824:	str	x2, [x1, #80]
  402828:	ldr	x2, [x1, #152]
  40282c:	str	x2, [x1, #56]
  402830:	ldr	x1, [x1, #88]
  402834:	cbnz	x1, 4026c8 <tigetstr@plt+0x13a8>
  402838:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40283c:	ldr	x2, [x1, #520]
  402840:	b	402850 <tigetstr@plt+0x1530>
  402844:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402848:	ldr	x2, [x1, #520]
  40284c:	cbz	x2, 4026d4 <tigetstr@plt+0x13b4>
  402850:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402854:	add	x1, x1, #0x1a0
  402858:	str	x2, [x1, #88]
  40285c:	ldr	x1, [x1, #72]
  402860:	cbnz	x1, 4026d4 <tigetstr@plt+0x13b4>
  402864:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402868:	ldr	x1, [x1, #520]
  40286c:	b	402910 <tigetstr@plt+0x15f0>
  402870:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402874:	ldr	x0, [x0, #568]
  402878:	cbz	x0, 4026d8 <tigetstr@plt+0x13b8>
  40287c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402880:	str	x0, [x1, #480]
  402884:	b	4026d8 <tigetstr@plt+0x13b8>
  402888:	mov	w1, #0x0                   	// #0
  40288c:	b	402700 <tigetstr@plt+0x13e0>
  402890:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402894:	ldr	x0, [x0, #456]
  402898:	cbnz	x0, 402740 <tigetstr@plt+0x1420>
  40289c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4028a0:	mov	w1, #0x1                   	// #1
  4028a4:	str	w1, [x0, #544]
  4028a8:	b	402740 <tigetstr@plt+0x1420>
  4028ac:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4028b0:	ldr	x0, [x0, #392]
  4028b4:	bl	401cf4 <tigetstr@plt+0x9d4>
  4028b8:	b	40279c <tigetstr@plt+0x147c>
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4028c4:	add	x1, x1, #0xd80
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	bl	401280 <dcgettext@plt>
  4028d0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4028d4:	ldrsw	x1, [x1, #376]
  4028d8:	ldr	x2, [x20, x1, lsl #3]
  4028dc:	mov	x1, x0
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	bl	4012f0 <err@plt>
  4028e8:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4028ec:	add	x1, x1, #0x1a0
  4028f0:	str	x2, [x1, #80]
  4028f4:	ldr	x2, [x1, #152]
  4028f8:	str	x2, [x1, #56]
  4028fc:	ldr	x1, [x1, #88]
  402900:	cbz	x1, 402838 <tigetstr@plt+0x1518>
  402904:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402908:	ldr	x1, [x1, #520]
  40290c:	cbz	x1, 4026d4 <tigetstr@plt+0x13b4>
  402910:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  402914:	str	x1, [x2, #488]
  402918:	b	4026d4 <tigetstr@plt+0x13b4>
  40291c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402920:	ldr	x2, [x1, #520]
  402924:	cbz	x2, 4026b0 <tigetstr@plt+0x1390>
  402928:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40292c:	add	x1, x1, #0x1a0
  402930:	str	x2, [x1, #96]
  402934:	ldr	x1, [x1, #80]
  402938:	cbz	x1, 4028e8 <tigetstr@plt+0x15c8>
  40293c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402940:	ldr	x1, [x1, #504]
  402944:	cbnz	x1, 4026c8 <tigetstr@plt+0x13a8>
  402948:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40294c:	ldr	x2, [x1, #520]
  402950:	b	402850 <tigetstr@plt+0x1530>
  402954:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  402958:	ldr	x1, [x1, #504]
  40295c:	cbnz	x1, 4026c8 <tigetstr@plt+0x13a8>
  402960:	b	4026d4 <tigetstr@plt+0x13b4>
  402964:	nop
  402968:	stp	x29, x30, [sp, #-64]!
  40296c:	mov	x29, sp
  402970:	stp	x19, x20, [sp, #16]
  402974:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402978:	add	x20, x20, #0xde0
  40297c:	stp	x21, x22, [sp, #32]
  402980:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  402984:	add	x21, x21, #0xdd8
  402988:	sub	x20, x20, x21
  40298c:	mov	w22, w0
  402990:	stp	x23, x24, [sp, #48]
  402994:	mov	x23, x1
  402998:	mov	x24, x2
  40299c:	bl	401040 <_exit@plt-0x40>
  4029a0:	cmp	xzr, x20, asr #3
  4029a4:	b.eq	4029d0 <tigetstr@plt+0x16b0>  // b.none
  4029a8:	asr	x20, x20, #3
  4029ac:	mov	x19, #0x0                   	// #0
  4029b0:	ldr	x3, [x21, x19, lsl #3]
  4029b4:	mov	x2, x24
  4029b8:	add	x19, x19, #0x1
  4029bc:	mov	x1, x23
  4029c0:	mov	w0, w22
  4029c4:	blr	x3
  4029c8:	cmp	x20, x19
  4029cc:	b.ne	4029b0 <tigetstr@plt+0x1690>  // b.any
  4029d0:	ldp	x19, x20, [sp, #16]
  4029d4:	ldp	x21, x22, [sp, #32]
  4029d8:	ldp	x23, x24, [sp, #48]
  4029dc:	ldp	x29, x30, [sp], #64
  4029e0:	ret
  4029e4:	nop
  4029e8:	ret
  4029ec:	nop
  4029f0:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  4029f4:	mov	x1, #0x0                   	// #0
  4029f8:	ldr	x2, [x2, #352]
  4029fc:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402a00 <.fini>:
  402a00:	stp	x29, x30, [sp, #-16]!
  402a04:	mov	x29, sp
  402a08:	ldp	x29, x30, [sp], #16
  402a0c:	ret
