{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691640022314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691640022314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 05:00:22 2023 " "Processing started: Thu Aug 10 05:00:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691640022314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1691640022314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TS_RECORDER -c TS_RECORDER --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TS_RECORDER -c TS_RECORDER --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1691640022314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1691640023130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1691640023130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_op.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_OP " "Found entity 1: BUFFER_OP" {  } { { "BUFFER_OP.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_OP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_IP " "Found entity 1: BUFFER_IP" {  } { { "BUFFER_IP.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_COMB " "Found entity 1: BUFFER_COMB" {  } { { "BUFFER_COMB.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser " "Found entity 1: ResetSynchroniser" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/ResetSynchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser " "Found entity 1: NBitSynchroniser" {  } { { "NBitSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/NBitSynchroniser.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rel_det.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rel_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_REL_DET " "Found entity 1: BUTTON_REL_DET" {  } { { "BUTTON_REL_DET.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUTTON_REL_DET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RECORD Record TS_WIRE.v(67) " "Verilog HDL Declaration information at TS_WIRE.v(67): object \"RECORD\" differs only in case from object \"Record\" in the same scope" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1691640035846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_WIRE " "Found entity 1: TS_WIRE" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TS_STATE_MACHINE.v(48) " "Verilog HDL information at TS_STATE_MACHINE.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1691640035855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_STATE_MACHINE " "Found entity 1: TS_STATE_MACHINE" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_7SEGMENT " "Found entity 1: DECODER_7SEGMENT" {  } { { "DECODER_7SEGMENT.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/DECODER_7SEGMENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640035868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640035868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TS_WIRE " "Elaborating entity \"TS_WIRE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1691640035913 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TS_WIRE.v(127) " "Verilog HDL Case Statement warning at TS_WIRE.v(127): incomplete case statement has no default case item" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX_3 TS_WIRE.v(125) " "Verilog HDL Always Construct warning at TS_WIRE.v(125): inferring latch(es) for variable \"HEX_3\", which holds its previous value in one or more paths through the always construct" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX_2 TS_WIRE.v(125) " "Verilog HDL Always Construct warning at TS_WIRE.v(125): inferring latch(es) for variable \"HEX_2\", which holds its previous value in one or more paths through the always construct" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX_1 TS_WIRE.v(125) " "Verilog HDL Always Construct warning at TS_WIRE.v(125): inferring latch(es) for variable \"HEX_1\", which holds its previous value in one or more paths through the always construct" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX_0 TS_WIRE.v(125) " "Verilog HDL Always Construct warning at TS_WIRE.v(125): inferring latch(es) for variable \"HEX_0\", which holds its previous value in one or more paths through the always construct" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[0\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[0\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[1\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[1\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[2\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[2\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[3\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[3\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035923 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[4\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[4\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[5\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[5\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_0\[6\] TS_WIRE.v(125) " "Inferred latch for \"HEX_0\[6\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[0\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[0\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[1\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[1\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[2\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[2\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[3\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[3\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[4\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[4\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[5\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[5\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_1\[6\] TS_WIRE.v(125) " "Inferred latch for \"HEX_1\[6\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[0\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[0\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[1\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[1\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[2\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[2\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[3\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[3\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[4\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[4\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[5\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[5\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_2\[6\] TS_WIRE.v(125) " "Inferred latch for \"HEX_2\[6\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[0\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[0\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035924 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[1\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[1\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[2\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[2\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[3\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[3\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[4\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[4\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[5\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[5\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_3\[6\] TS_WIRE.v(125) " "Inferred latch for \"HEX_3\[6\]\" at TS_WIRE.v(125)" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691640035925 "|TS_WIRE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser ResetSynchroniser:SYS_SYNC_R " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"ResetSynchroniser:SYS_SYNC_R\"" {  } { { "TS_WIRE.v" "SYS_SYNC_R" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitSynchroniser NBitSynchroniser:SYS_SYNC_IP " "Elaborating entity \"NBitSynchroniser\" for hierarchy \"NBitSynchroniser:SYS_SYNC_IP\"" {  } { { "TS_WIRE.v" "SYS_SYNC_IP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUTTON_REL_DET BUTTON_REL_DET:DET_IN " "Elaborating entity \"BUTTON_REL_DET\" for hierarchy \"BUTTON_REL_DET:DET_IN\"" {  } { { "TS_WIRE.v" "DET_IN" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS_STATE_MACHINE TS_STATE_MACHINE:SM " "Elaborating entity \"TS_STATE_MACHINE\" for hierarchy \"TS_STATE_MACHINE:SM\"" {  } { { "TS_WIRE.v" "SM" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_IP TS_STATE_MACHINE:SM\|BUFFER_IP:TS_BUFFER_IP " "Elaborating entity \"BUFFER_IP\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_IP:TS_BUFFER_IP\"" {  } { { "TS_STATE_MACHINE.v" "TS_BUFFER_IP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_COMB TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP " "Elaborating entity \"BUFFER_COMB\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\"" {  } { { "TS_STATE_MACHINE.v" "TS_BUFFER_OP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_OP TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP " "Elaborating entity \"BUFFER_OP\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\"" {  } { { "BUFFER_COMB.v" "B_OP" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640035972 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1691640036051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/TS_RECORDER/output_files/TS_RECORDER.map.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/TS_RECORDER/output_files/TS_RECORDER.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1691640036091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691640036110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 05:00:36 2023 " "Processing ended: Thu Aug 10 05:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691640036110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691640036110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691640036110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691640036110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691640036890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691640037535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691640037545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 05:00:37 2023 " "Processing started: Thu Aug 10 05:00:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691640037545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1691640037545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim TS_RECORDER TS_RECORDER " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim TS_RECORDER TS_RECORDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1691640037545 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim TS_RECORDER TS_RECORDER " "Quartus(args): --rtl_sim TS_RECORDER TS_RECORDER" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1691640037545 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1691640037864 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1691640038014 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1691640038016 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/marie/Workspace/TS_RECORDER/simulation/modelsim/TS_RECORDER_run_msim_rtl_verilog.do" {  } { { "C:/Users/marie/Workspace/TS_RECORDER/simulation/modelsim/TS_RECORDER_run_msim_rtl_verilog.do" "0" { Text "C:/Users/marie/Workspace/TS_RECORDER/simulation/modelsim/TS_RECORDER_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/marie/Workspace/TS_RECORDER/simulation/modelsim/TS_RECORDER_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1691640038138 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1691640038139 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1691640038141 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1691640038142 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/marie/Workspace/TS_RECORDER/TS_RECORDER_nativelink_simulation.rpt" {  } { { "C:/Users/marie/Workspace/TS_RECORDER/TS_RECORDER_nativelink_simulation.rpt" "0" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_RECORDER_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/marie/Workspace/TS_RECORDER/TS_RECORDER_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1691640038142 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1691640038142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691640038143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 05:00:38 2023 " "Processing ended: Thu Aug 10 05:00:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691640038143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691640038143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691640038143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1691640038143 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1691640051841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691640076471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691640076479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 05:01:16 2023 " "Processing started: Thu Aug 10 05:01:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691640076479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1691640076479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TS_RECORDER -c TS_RECORDER --netlist_type=sgate " "Command: quartus_npp TS_RECORDER -c TS_RECORDER --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1691640076479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1691640076712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691640076739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 05:01:16 2023 " "Processing ended: Thu Aug 10 05:01:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691640076739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691640076739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691640076739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1691640076739 ""}
