// Seed: 197673221
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always @(id_2 == 1) begin
    assume (1);
  end
  always @(id_2 or posedge id_2 - 1) begin
    begin
      id_1 <= id_2;
      id_2 <= id_2;
      if (1) begin
        begin
        end
        id_1 <= 1 - 1 & id_2;
        $display(1'h0);
        id_1 = {1, id_2};
      end
    end
  end
  module_0();
endmodule
