
---------- Begin Simulation Statistics ----------
final_tick                               147244294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708616                       # Number of bytes of host memory used
host_op_rate                                   253599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   430.36                       # Real time elapsed on the host
host_tick_rate                              342139856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.147244                       # Number of seconds simulated
sim_ticks                                147244294000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.343517                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8056292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8539317                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                475                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88956                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15693880                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287876                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          466321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           178445                       # Number of indirect misses.
system.cpu.branchPred.lookups                19527974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1048876                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          995                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.472443                       # CPI: cycles per instruction
system.cpu.discardedOps                        424823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48720252                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17518616                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10076258                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26102476                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.679143                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        147244294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       121141818                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1667                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1826047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3652575                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            358                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36421                       # Transaction distribution
system.membus.trans_dist::CleanEvict              492                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 127609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5233216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5233216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45348                       # Request fanout histogram
system.membus.respLayer1.occupancy          246312500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           227945000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1730838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       168521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1630383                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1630612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       100226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4891607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       587498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5479105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    208703680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20993152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              229696832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37257                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2330944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1863787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1861760     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1991      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     36      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1863787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7177541000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         587756997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4891836999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1630078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               151102                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1781180                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1630078                       # number of overall hits
system.l2.overall_hits::.cpu.data              151102                       # number of overall hits
system.l2.overall_hits::total                 1781180                       # number of overall hits
system.l2.demand_misses::.cpu.inst                534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44816                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45350                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               534                       # number of overall misses
system.l2.overall_misses::.cpu.data             44816                       # number of overall misses
system.l2.overall_misses::total                 45350                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4724085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4776186000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4724085000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4776186000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1630612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           195918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1826530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1630612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          195918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1826530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97567.415730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105410.679222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105318.324146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97567.415730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105410.679222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105318.324146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36421                       # number of writebacks
system.l2.writebacks::total                     36421                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45348                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3827698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3869065000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3827698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3869065000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.228744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024827                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.228744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024827                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77611.632270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85411.090037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85319.418717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77611.632270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85411.090037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85319.418717                       # average overall mshr miss latency
system.l2.replacements                          37257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132100                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132100                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1630327                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1630327                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1630327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1630327                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             57751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57751                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3972004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3972004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         95692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104688.964445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104688.964445                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3213184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3213184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84688.964445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84688.964445                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1630078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1630078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1630612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1630612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97567.415730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97567.415730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77611.632270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77611.632270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    752081000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    752081000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       100226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109393.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109393.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    614514000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    614514000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89396.857725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89396.857725                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7965.144577                       # Cycle average of tags in use
system.l2.tags.total_refs                     3650892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     80.329424                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.374403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.781695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7894.988480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972308                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7347265                       # Number of tag accesses
system.l2.tags.data_accesses                  7347265                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2868160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2902272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2330944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2330944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           44815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36421                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36421                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            231669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19478921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19710591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       231669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           231669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15830454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15830454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15830454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           231669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19478921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35541044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004549036500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2043                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2043                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34405                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36421                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2259                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    687084000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1536890250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15159.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33909.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13309                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.473943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.695771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.956809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28084     67.92%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9381     22.69%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1667      4.03%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499      1.21%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          386      0.93%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          292      0.71%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          293      0.71%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          313      0.76%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          436      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.184533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.206931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.814763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2037     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2043                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.819873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.803203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.753611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              264     12.92%     12.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.24%     13.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1609     78.76%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      8.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2043                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2900672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2329984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2902272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2330944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        19.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  147241469000                       # Total gap between requests
system.mem_ctrls.avgGap                    1800700.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2866560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2329984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 231669.418714452884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19468054.904728598893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15823934.067013829947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36421                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14019000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1522871250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3423171757750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26302.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33981.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  93988955.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144113760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76583100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157565520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92665440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11622842400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28209118740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32786761920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        73089650880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.383587                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  84935337500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4916600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57392356500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            151160940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80343945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166040700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97373880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11622842400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29063670720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32067139200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        73248571785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.462888                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83052087000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4916600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59275607000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25036195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25036195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25036195                       # number of overall hits
system.cpu.icache.overall_hits::total        25036195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1630612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1630612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1630612                       # number of overall misses
system.cpu.icache.overall_misses::total       1630612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  42438296000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  42438296000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  42438296000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  42438296000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26666807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26666807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26666807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26666807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061148                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26025.992695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26025.992695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26025.992695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26025.992695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1630383                       # number of writebacks
system.cpu.icache.writebacks::total           1630383                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1630612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1630612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1630612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1630612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  39177072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  39177072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  39177072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  39177072000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24025.992695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24025.992695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24025.992695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24025.992695                       # average overall mshr miss latency
system.cpu.icache.replacements                1630383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25036195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25036195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1630612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1630612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  42438296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  42438296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26666807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26666807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26025.992695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26025.992695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1630612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1630612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  39177072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  39177072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24025.992695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24025.992695                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           228.958406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26666807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1630612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.353864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   228.958406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28297419                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28297419                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34935984                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34935984                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34938948                       # number of overall hits
system.cpu.dcache.overall_hits::total        34938948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       235460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         235460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       235625                       # number of overall misses
system.cpu.dcache.overall_misses::total        235625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10833555000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10833555000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10833555000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10833555000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35171444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35171444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35174573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35174573                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006695                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006695                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46010.171579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46010.171579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45977.952255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45977.952255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       132100                       # number of writebacks
system.cpu.dcache.writebacks::total            132100                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       195757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       195757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       195918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       195918                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8622438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8622438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8627695000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8627695000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44046.639456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44046.639456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44037.275799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44037.275799                       # average overall mshr miss latency
system.cpu.dcache.replacements                 195662                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20792130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20792130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       112328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3665915000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3665915000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20904458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20904458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32635.807635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32635.807635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3084784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3084784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30826.261617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30826.261617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14143854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14143854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       123132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7167640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7167640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58211.025566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58211.025566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        95687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        95687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5537654000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5537654000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57872.584573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57872.584573                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5257000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5257000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32652.173913                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32652.173913                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.794806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35306086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            195918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            180.208485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.794806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35541711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35541711                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 147244294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
