// Seed: 3022196093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  assign module_1.id_5 = 0;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_9;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    output logic id_7,
    output wor id_8,
    input supply0 id_9
);
  wire id_11, id_12, \id_13 ;
  parameter id_14 = (1'd0 - 1'b0) && 1;
  bit id_15, id_16, id_17;
  logic id_18;
  always id_15 <= -1'b0;
  assign id_3 = id_15 - id_14;
  always id_7 = 1 == -1 + id_1;
  module_0 modCall_1 (
      \id_13 ,
      id_11,
      \id_13 ,
      id_12,
      id_14,
      id_14,
      id_14,
      id_14,
      id_11,
      \id_13 ,
      id_11,
      id_11,
      id_11,
      id_12,
      \id_13 ,
      id_11
  );
  always id_18 <= id_17;
  wire id_19;
  assign this = 1 - -1;
  tri0 id_20 = -1;
endmodule
