// Seed: 3895971704
`define pp_6 0
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output reg id_5
);
  initial begin
    id_5 <= 1;
  end
endmodule
