


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; @author:      Ijaz Ahmad
    3 00000000         ;
    4 00000000         ; @warranty:   void
    5 00000000         ;
    6 00000000         ; @description: Simple Transmission/Reception over UART0
                       
    7 00000000         ;
    8 00000000         
    9 00000000         
   10 00000000         ; uart registers
   11 00000000 4000C000 
                       UART0DR_REG
                               EQU              0x4000C000
   12 00000000 4000C018 
                       UART0FR_REG
                               EQU              0x4000C018
   13 00000000 4000C030 
                       UART0CTL_REG
                               EQU              0x4000C030
   14 00000000 4000C024 
                       UART0IBRD_REG
                               EQU              0x4000C024
   15 00000000 4000C028 
                       UART0FBRD_REG
                               EQU              0x4000C028
   16 00000000 4000C02C 
                       UART0LCRH_REG
                               EQU              0x4000C02C
   17 00000000 4000CFC8 
                       UART0CC_REG
                               EQU              0x4000CFC8
   18 00000000 400FE104 
                       RCGC1_REG
                               EQU              0x400FE104
   19 00000000         
   20 00000000         
   21 00000000         
   22 00000000         ; clock / bus control registers
   23 00000000 400FE108 
                       RCGC2_REG
                               EQU              0x400FE108
   24 00000000 400FE06C 
                       GPIOHBCTL_REG
                               EQU              0x400FE06C
   25 00000000         
   26 00000000         
   27 00000000         ; gpio registers
   28 00000000 40004420 
                       GPIOAFSEL_APB_REG
                               EQU              0x40004420
   29 00000000 4000452C 
                       GPIOAPCTL_APB_REG
                               EQU              0x4000452C
   30 00000000 40004524 
                       GPIOACR_APB_REG
                               EQU              0x40004524
   31 00000000 4000451C 
                       GPIOADEN_APB_REG



ARM Macro Assembler    Page 2 


                               EQU              0x4000451C
   32 00000000 40004520 
                       GPIOALOCK_APB_REG
                               EQU              0x40004520
   33 00000000 40004514 
                       GPIOAPDR_APB_REG
                               EQU              0x40004514
   34 00000000         
   35 00000000         
   36 00000000         ; register values
   37 00000000 4C4F434B 
                       GPIO_UNLOCK_VAL
                               EQU              0x4C4F434B
   38 00000000         
   39 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   40 00000000                 THUMB
   41 00000000                 ENTRY
   42 00000000                 EXPORT           Main
   43 00000000         Main
   44 00000000         
   45 00000000 F000 F836       BL               __gpio_config
   46 00000004         
   47 00000004 F000 F811       BL               __uart_init
   48 00000008         
   49 00000008 492C            LDR              R1,  =UART0FR_REG
   50 0000000A 4A2D            LDR              R2,  =UART0DR_REG
   51 0000000C         
   52 0000000C         loop
   53 0000000C         ; read UART0 flags for any received data
   54 0000000C 6808            LDR              R0,  [R1]
   55 0000000E F000 0040       AND              R0,  R0,  #0x40
   56 00000012 2840            CMP              R0,  #0x40
   57 00000014 D1FA            BNE              loop        ; loop back if no d
                                                            ata is received
   58 00000016         
   59 00000016         ; transmit data
   60 00000016 6810            LDR              R0,  [R2]
   61 00000018 F000 00FF       AND              R0,  R0,  #0xFF
   62 0000001C 6010            STR              R0,  [R2]
   63 0000001E         
   64 0000001E         ; wait until TX completes
   65 0000001E 6808    tx_busy LDR              R0,  [R1]
   66 00000020 F000 0080       AND              R0,  R0,  #0x80
   67 00000024 2880            CMP              R0,  #0x80
   68 00000026 D1FA            BNE              tx_busy     ; loop back if no d
                                                            ata is received
   69 00000028         
   70 00000028 E7F0            B                loop
   71 0000002A         
   72 0000002A         
   73 0000002A         __uart_init
   74 0000002A         ; enable clock to UART0
   75 0000002A 4926            LDR              R1,  =RCGC1_REG
   76 0000002C 6808            LDR              R0,  [R1]
   77 0000002E F040 0001       ORR              R0,  R0,  #0x1
   78 00000032 6008            STR              R0,  [R1]
   79 00000034         
   80 00000034 BF00            NOP



ARM Macro Assembler    Page 3 


   81 00000036 BF00            NOP
   82 00000038 BF00            NOP
   83 0000003A         
   84 0000003A         ; baudrate integer part @ 16Mhz, BR: 9600
   85 0000003A 4923            LDR              R1,  =UART0IBRD_REG
   86 0000003C F04F 0068       MOV              R0,  #104
   87 00000040 6008            STR              R0,  [R1]
   88 00000042         
   89 00000042         ; baudrate floating part @ 16Mhz, BR: 9600
   90 00000042 4922            LDR              R1,  =UART0FBRD_REG
   91 00000044 F04F 000B       MOV              R0,  #11
   92 00000048 6008            STR              R0,  [R1]
   93 0000004A         
   94 0000004A         ; Frame format 1-start/stop bit, 8-bit data, no parity
   95 0000004A 4921            LDR              R1,  =UART0LCRH_REG
   96 0000004C F04F 0060       MOV              R0,  #0x60
   97 00000050 6008            STR              R0,  [R1]
   98 00000052         
   99 00000052         ; enable both transmission and reception on UART0
  100 00000052 4920            LDR              R1,  =UART0CTL_REG
  101 00000054 6808            LDR              R0,  [R1]
  102 00000056 F440 7040       ORR              R0,  R0,  #0x300
  103 0000005A 6008            STR              R0,  [R1]
  104 0000005C         
  105 0000005C         ; UART0 clocked from system clock
  106 0000005C 491E            LDR              R1,  =UART0CC_REG
  107 0000005E F04F 0005       MOV              R0,  #0x5
  108 00000062 6008            STR              R0,  [R1]
  109 00000064         
  110 00000064         ; enable both transmission and reception on UART0
  111 00000064 491B            LDR              R1,  =UART0CTL_REG
  112 00000066 6808            LDR              R0,  [R1]
  113 00000068 F040 0001       ORR              R0,  R0,  #0x1
  114 0000006C 6008            STR              R0,  [R1]
  115 0000006E         
  116 0000006E 4770            BX               LR
  117 00000070         
  118 00000070         
  119 00000070         
  120 00000070         __gpio_config
  121 00000070         
  122 00000070         ; use APB bus for GPIOA
  123 00000070 491A            LDR              R1,  =GPIOHBCTL_REG
  124 00000072 6808            LDR              R0,  [R1]
  125 00000074 F000 007E       AND              R0,  R0,  #0x7E ; clear bit-0
  126 00000078 6008            STR              R0,  [R1]
  127 0000007A         
  128 0000007A         ; enable clock to GPIO-A
  129 0000007A 4919            LDR              R1,  =RCGC2_REG
  130 0000007C 6808            LDR              R0,  [R1]
  131 0000007E F040 0001       ORR              R0,  R0,  #0x01
  132 00000082 6008            STR              R0,  [R1]
  133 00000084         
  134 00000084         ; unlock GPIOCR Register for write access
  135 00000084 4917            LDR              R1,  =GPIOALOCK_APB_REG
  136 00000086 4818            LDR              R0,  =GPIO_UNLOCK_VAL
  137 00000088 6008            STR              R0,  [R1]
  138 0000008A         
  139 0000008A         ; unlock GPIODEN for PA.0-1



ARM Macro Assembler    Page 4 


  140 0000008A 4918            LDR              R1,  =GPIOACR_APB_REG
  141 0000008C 6808            LDR              R0,  [R1]
  142 0000008E F040 0003       ORR              R0,  R0,  #0x03
  143 00000092 6008            STR              R0,  [R1]
  144 00000094         
  145 00000094         ; pull down PA.0-1
  146 00000094 4916            LDR              R1,  =GPIOAPDR_APB_REG
  147 00000096 6808            LDR              R0,  [R1]
  148 00000098 F040 0003       ORR              R0,  R0,  #0x03
  149 0000009C 6008            STR              R0,  [R1]
  150 0000009E         
  151 0000009E         
  152 0000009E         ; enable digital functionality for PF.1
  153 0000009E 4915            LDR              R1,  =GPIOADEN_APB_REG
  154 000000A0 F04F 0003       MOV              R0,  #0x03
  155 000000A4 6008            STR              R0,  [R1]
  156 000000A6         
  157 000000A6         
  158 000000A6         ; set alternate function for PA.0-1
  159 000000A6 4914            LDR              R1,  =GPIOAFSEL_APB_REG
  160 000000A8 6808            LDR              R0,  [R1]
  161 000000AA F040 0003       ORR              R0,  R0,  #0x03
  162 000000AE 6008            STR              R0,  [R1]
  163 000000B0         
  164 000000B0         
  165 000000B0         ; alternate function as UART0
  166 000000B0 4912            LDR              R1,  =GPIOAPCTL_APB_REG
  167 000000B2 6808            LDR              R0,  [R1]
  168 000000B4 F040 0011       ORR              R0,  R0,  #0x11
  169 000000B8 6008            STR              R0,  [R1]
  170 000000BA         
  171 000000BA         
  172 000000BA 4770            BX               LR
  173 000000BC         
  174 000000BC                 ALIGN
  175 000000BC                 END
              4000C018 
              4000C000 
              400FE104 
              4000C024 
              4000C028 
              4000C02C 
              4000C030 
              4000CFC8 
              400FE06C 
              400FE108 
              40004520 
              4C4F434B 
              40004524 
              40004514 
              4000451C 
              40004420 
              4000452C 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\main.d -o.\objects\main.o -I.\RTE\_UART -Ie:\Keil_v5\
ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -Ie:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.
0\Device\Include\TM4C123 --predefine="__UVISION_VERSION SETA 523" --predefine="
_RTE_ SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\main.lst main
.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 39 in file main.s
   Uses
      None
Comment: .text unused
Main 00000000

Symbol: Main
   Definitions
      At line 43 in file main.s
   Uses
      At line 42 in file main.s
Comment: Main used once
__gpio_config 00000070

Symbol: __gpio_config
   Definitions
      At line 120 in file main.s
   Uses
      At line 45 in file main.s
Comment: __gpio_config used once
__uart_init 0000002A

Symbol: __uart_init
   Definitions
      At line 73 in file main.s
   Uses
      At line 47 in file main.s
Comment: __uart_init used once
loop 0000000C

Symbol: loop
   Definitions
      At line 52 in file main.s
   Uses
      At line 57 in file main.s
      At line 70 in file main.s

tx_busy 0000001E

Symbol: tx_busy
   Definitions
      At line 65 in file main.s
   Uses
      At line 68 in file main.s
Comment: tx_busy used once
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIOACR_APB_REG 40004524

Symbol: GPIOACR_APB_REG
   Definitions
      At line 30 in file main.s
   Uses
      At line 140 in file main.s
Comment: GPIOACR_APB_REG used once
GPIOADEN_APB_REG 4000451C

Symbol: GPIOADEN_APB_REG
   Definitions
      At line 31 in file main.s
   Uses
      At line 153 in file main.s
Comment: GPIOADEN_APB_REG used once
GPIOAFSEL_APB_REG 40004420

Symbol: GPIOAFSEL_APB_REG
   Definitions
      At line 28 in file main.s
   Uses
      At line 159 in file main.s
Comment: GPIOAFSEL_APB_REG used once
GPIOALOCK_APB_REG 40004520

Symbol: GPIOALOCK_APB_REG
   Definitions
      At line 32 in file main.s
   Uses
      At line 135 in file main.s
Comment: GPIOALOCK_APB_REG used once
GPIOAPCTL_APB_REG 4000452C

Symbol: GPIOAPCTL_APB_REG
   Definitions
      At line 29 in file main.s
   Uses
      At line 166 in file main.s
Comment: GPIOAPCTL_APB_REG used once
GPIOAPDR_APB_REG 40004514

Symbol: GPIOAPDR_APB_REG
   Definitions
      At line 33 in file main.s
   Uses
      At line 146 in file main.s
Comment: GPIOAPDR_APB_REG used once
GPIOHBCTL_REG 400FE06C

Symbol: GPIOHBCTL_REG
   Definitions
      At line 24 in file main.s
   Uses
      At line 123 in file main.s
Comment: GPIOHBCTL_REG used once
GPIO_UNLOCK_VAL 4C4F434B

Symbol: GPIO_UNLOCK_VAL



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 37 in file main.s
   Uses
      At line 136 in file main.s
Comment: GPIO_UNLOCK_VAL used once
RCGC1_REG 400FE104

Symbol: RCGC1_REG
   Definitions
      At line 18 in file main.s
   Uses
      At line 75 in file main.s
Comment: RCGC1_REG used once
RCGC2_REG 400FE108

Symbol: RCGC2_REG
   Definitions
      At line 23 in file main.s
   Uses
      At line 129 in file main.s
Comment: RCGC2_REG used once
UART0CC_REG 4000CFC8

Symbol: UART0CC_REG
   Definitions
      At line 17 in file main.s
   Uses
      At line 106 in file main.s
Comment: UART0CC_REG used once
UART0CTL_REG 4000C030

Symbol: UART0CTL_REG
   Definitions
      At line 13 in file main.s
   Uses
      At line 100 in file main.s
      At line 111 in file main.s

UART0DR_REG 4000C000

Symbol: UART0DR_REG
   Definitions
      At line 11 in file main.s
   Uses
      At line 50 in file main.s
Comment: UART0DR_REG used once
UART0FBRD_REG 4000C028

Symbol: UART0FBRD_REG
   Definitions
      At line 15 in file main.s
   Uses
      At line 90 in file main.s
Comment: UART0FBRD_REG used once
UART0FR_REG 4000C018

Symbol: UART0FR_REG
   Definitions
      At line 12 in file main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 49 in file main.s
Comment: UART0FR_REG used once
UART0IBRD_REG 4000C024

Symbol: UART0IBRD_REG
   Definitions
      At line 14 in file main.s
   Uses
      At line 85 in file main.s
Comment: UART0IBRD_REG used once
UART0LCRH_REG 4000C02C

Symbol: UART0LCRH_REG
   Definitions
      At line 16 in file main.s
   Uses
      At line 95 in file main.s
Comment: UART0LCRH_REG used once
17 symbols
359 symbols in table
