#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb7a760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb558e0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0xb64630 .functor NOT 1, L_0xba1900, C4<0>, C4<0>, C4<0>;
L_0xb63330 .functor XOR 1, L_0xba14f0, L_0xba1590, C4<0>, C4<0>;
L_0xb62030 .functor XOR 1, L_0xb63330, L_0xba1750, C4<0>, C4<0>;
v0xb9fe30_0 .net "L", 0 0, v0xb60c50_0;  1 drivers
v0xb9fef0_0 .net "Q_dut", 0 0, v0xb9f0a0_0;  1 drivers
v0xb9ffb0_0 .net "Q_ref", 0 0, v0xb7bd70_0;  1 drivers
v0xba0050_0 .net *"_ivl_10", 0 0, L_0xba1750;  1 drivers
v0xba00f0_0 .net *"_ivl_12", 0 0, L_0xb62030;  1 drivers
v0xba01e0_0 .net *"_ivl_2", 0 0, L_0xba1400;  1 drivers
v0xba02c0_0 .net *"_ivl_4", 0 0, L_0xba14f0;  1 drivers
v0xba03a0_0 .net *"_ivl_6", 0 0, L_0xba1590;  1 drivers
v0xba0480_0 .net *"_ivl_8", 0 0, L_0xb63330;  1 drivers
v0xba05f0_0 .var "clk", 0 0;
v0xba0690_0 .net "q_in", 0 0, v0xb9c500_0;  1 drivers
v0xba07c0_0 .net "r_in", 0 0, v0xb9c5d0_0;  1 drivers
v0xba08f0_0 .var/2u "stats1", 159 0;
v0xba09d0_0 .var/2u "strobe", 0 0;
v0xba0a90_0 .net "tb_match", 0 0, L_0xba1900;  1 drivers
v0xba0b50_0 .net "tb_mismatch", 0 0, L_0xb64630;  1 drivers
L_0xba1400 .concat [ 1 0 0 0], v0xb7bd70_0;
L_0xba14f0 .concat [ 1 0 0 0], v0xb7bd70_0;
L_0xba1590 .concat [ 1 0 0 0], v0xb9f0a0_0;
L_0xba1750 .concat [ 1 0 0 0], v0xb7bd70_0;
L_0xba1900 .cmp/eeq 1, L_0xba1400, L_0xb62030;
S_0xb5b840 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0xb558e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0xb7bcd0_0 .net "L", 0 0, v0xb60c50_0;  alias, 1 drivers
v0xb7bd70_0 .var "Q", 0 0;
v0xb64740_0 .net "clk", 0 0, v0xba05f0_0;  1 drivers
v0xb63440_0 .net "q_in", 0 0, v0xb9c500_0;  alias, 1 drivers
v0xb62140_0 .net "r_in", 0 0, v0xb9c5d0_0;  alias, 1 drivers
E_0xb407d0 .event posedge, v0xb64740_0;
S_0xb9c2c0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0xb558e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0xb60c50_0 .var "L", 0 0;
v0xb5d170_0 .net "clk", 0 0, v0xba05f0_0;  alias, 1 drivers
v0xb9c500_0 .var "q_in", 0 0;
v0xb9c5d0_0 .var "r_in", 0 0;
E_0xb3e0d0/0 .event negedge, v0xb64740_0;
E_0xb3e0d0/1 .event posedge, v0xb64740_0;
E_0xb3e0d0 .event/or E_0xb3e0d0/0, E_0xb3e0d0/1;
S_0xb9c6d0 .scope module, "top_module1" "top_module" 3 88, 4 33 0, S_0xb558e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0xb9efe0_0 .net "L", 0 0, v0xb60c50_0;  alias, 1 drivers
v0xb9f0a0_0 .var "Q", 0 0;
L_0x7f90e12d0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb9f160_0 .net *"_ivl_13", 1 0, L_0x7f90e12d0060;  1 drivers
L_0x7f90e12d00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb9f220_0 .net *"_ivl_20", 1 0, L_0x7f90e12d00f0;  1 drivers
L_0x7f90e12d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb9f300_0 .net *"_ivl_27", 1 0, L_0x7f90e12d0180;  1 drivers
v0xb9f3e0_0 .net "clk", 0 0, v0xba05f0_0;  alias, 1 drivers
v0xb9f480_0 .net "mux_out1", 0 0, v0xb9e0c0_0;  1 drivers
v0xb9f570_0 .net "mux_out2", 0 0, v0xb9e710_0;  1 drivers
v0xb9f660_0 .net "mux_out3", 0 0, v0xb9ed40_0;  1 drivers
v0xb9f790_0 .net "q1", 2 0, L_0xba0fd0;  1 drivers
v0xb9f870_0 .net "q2", 2 0, L_0xba1130;  1 drivers
v0xb9f950_0 .net "q3", 2 0, L_0xba1310;  1 drivers
v0xb9fa30_0 .net "q_in", 0 0, v0xb9c500_0;  alias, 1 drivers
v0xb9fad0_0 .net "r_in", 0 0, v0xb9c5d0_0;  alias, 1 drivers
L_0xba0c30 .part L_0xba1130, 0, 1;
L_0xba0d30 .part L_0xba1130, 2, 1;
L_0xba0e00 .part L_0xba1310, 2, 1;
L_0xba0ed0 .part L_0xba1310, 1, 1;
L_0xba0fd0 .concat [ 1 2 0 0], v0xb9cc40_0, L_0x7f90e12d0060;
L_0xba1130 .concat [ 1 2 0 0], v0xb9d290_0, L_0x7f90e12d00f0;
L_0xba1310 .concat [ 1 2 0 0], v0xb9d8d0_0, L_0x7f90e12d0180;
S_0xb9c8e0 .scope module, "flipflop_inst1" "flipflop" 4 70, 4 1 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0xb9cb80_0 .net "D", 0 0, v0xb9e0c0_0;  alias, 1 drivers
v0xb9cc40_0 .var "Q", 0 0;
v0xb9cd00_0 .net "clk", 0 0, v0xba05f0_0;  alias, 1 drivers
L_0x7f90e12d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb9ce20_0 .net "reset", 0 0, L_0x7f90e12d0018;  1 drivers
S_0xb9cf40 .scope module, "flipflop_inst2" "flipflop" 4 77, 4 1 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0xb9d1d0_0 .net "D", 0 0, v0xb9e710_0;  alias, 1 drivers
v0xb9d290_0 .var "Q", 0 0;
v0xb9d350_0 .net "clk", 0 0, v0xba05f0_0;  alias, 1 drivers
L_0x7f90e12d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb9d420_0 .net "reset", 0 0, L_0x7f90e12d00a8;  1 drivers
S_0xb9d570 .scope module, "flipflop_inst3" "flipflop" 4 84, 4 1 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0xb9d810_0 .net "D", 0 0, v0xb9ed40_0;  alias, 1 drivers
v0xb9d8d0_0 .var "Q", 0 0;
v0xb9d990_0 .net "clk", 0 0, v0xba05f0_0;  alias, 1 drivers
L_0x7f90e12d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb9daf0_0 .net "reset", 0 0, L_0x7f90e12d0138;  1 drivers
S_0xb9dc40 .scope module, "mux_inst1" "mux_2to1" 4 49, 4 17 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "O";
v0xb9dea0_0 .net "I0", 0 0, v0xb9c500_0;  alias, 1 drivers
v0xb9dfb0_0 .net "I1", 0 0, v0xb9c5d0_0;  alias, 1 drivers
v0xb9e0c0_0 .var "O", 0 0;
v0xb9e160_0 .net "S", 0 0, v0xb60c50_0;  alias, 1 drivers
E_0xb406b0 .event anyedge, v0xb7bcd0_0, v0xb62140_0, v0xb63440_0;
S_0xb9e270 .scope module, "mux_inst2" "mux_2to1" 4 56, 4 17 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "O";
v0xb9e570_0 .net "I0", 0 0, L_0xba0c30;  1 drivers
v0xb9e650_0 .net "I1", 0 0, L_0xba0d30;  1 drivers
v0xb9e710_0 .var "O", 0 0;
v0xb9e7e0_0 .net "S", 0 0, v0xb60c50_0;  alias, 1 drivers
E_0xb519f0 .event anyedge, v0xb7bcd0_0, v0xb9e650_0, v0xb9e570_0;
S_0xb9e8f0 .scope module, "mux_inst3" "mux_2to1" 4 63, 4 17 0, S_0xb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "O";
v0xb9eba0_0 .net "I0", 0 0, L_0xba0e00;  1 drivers
v0xb9ec80_0 .net "I1", 0 0, L_0xba0ed0;  1 drivers
v0xb9ed40_0 .var "O", 0 0;
v0xb9ee40_0 .net "S", 0 0, v0xb60c50_0;  alias, 1 drivers
E_0xb7fe50 .event anyedge, v0xb7bcd0_0, v0xb9ec80_0, v0xb9eba0_0;
S_0xb9fc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0xb558e0;
 .timescale -12 -12;
E_0xb80170 .event anyedge, v0xba09d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xba09d0_0;
    %nor/r;
    %assign/vec4 v0xba09d0_0, 0;
    %wait E_0xb80170;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb9c2c0;
T_1 ;
    %wait E_0xb3e0d0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xb9c500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb9c5d0_0, 0;
    %assign/vec4 v0xb60c50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb9c2c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb407d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xb5b840;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7bd70_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xb5b840;
T_4 ;
    %wait E_0xb407d0;
    %load/vec4 v0xb7bcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0xb62140_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0xb63440_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0xb7bd70_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb9dc40;
T_5 ;
    %wait E_0xb406b0;
    %load/vec4 v0xb9e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xb9dfb0_0;
    %store/vec4 v0xb9e0c0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb9dea0_0;
    %store/vec4 v0xb9e0c0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xb9e270;
T_6 ;
    %wait E_0xb519f0;
    %load/vec4 v0xb9e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb9e650_0;
    %store/vec4 v0xb9e710_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb9e570_0;
    %store/vec4 v0xb9e710_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xb9e8f0;
T_7 ;
    %wait E_0xb7fe50;
    %load/vec4 v0xb9ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xb9ec80_0;
    %store/vec4 v0xb9ed40_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xb9eba0_0;
    %store/vec4 v0xb9ed40_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xb9c8e0;
T_8 ;
    %wait E_0xb407d0;
    %load/vec4 v0xb9ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9cc40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb9cb80_0;
    %assign/vec4 v0xb9cc40_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb9cf40;
T_9 ;
    %wait E_0xb407d0;
    %load/vec4 v0xb9d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9d290_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xb9d1d0_0;
    %assign/vec4 v0xb9d290_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb9d570;
T_10 ;
    %wait E_0xb407d0;
    %load/vec4 v0xb9daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9d8d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb9d810_0;
    %assign/vec4 v0xb9d8d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb9c6d0;
T_11 ;
    %wait E_0xb407d0;
    %load/vec4 v0xb9efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xb9fad0_0;
    %assign/vec4 v0xb9f0a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xb9f790_0;
    %pad/u 1;
    %assign/vec4 v0xb9f0a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xb558e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba05f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba09d0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0xb558e0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0xba05f0_0;
    %inv;
    %store/vec4 v0xba05f0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0xb558e0;
T_14 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb5d170_0, v0xba0b50_0, v0xba05f0_0, v0xb9fe30_0, v0xba0690_0, v0xba07c0_0, v0xb9ffb0_0, v0xb9fef0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xb558e0;
T_15 ;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_15.1 ;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0xb558e0;
T_16 ;
    %wait E_0xb3e0d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba08f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba08f0_0, 4, 32;
    %load/vec4 v0xba0a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba08f0_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba08f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba08f0_0, 4, 32;
T_16.0 ;
    %load/vec4 v0xb9ffb0_0;
    %load/vec4 v0xb9ffb0_0;
    %load/vec4 v0xb9fef0_0;
    %xor;
    %load/vec4 v0xb9ffb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba08f0_0, 4, 32;
T_16.6 ;
    %load/vec4 v0xba08f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba08f0_0, 4, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/mt2015_muxdff/iter5/response4/top_module.sv";
