git clone --depth 1 --no-tags https://github.com/umairahmadh/RTL-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269288977
git clone --depth 1 --no-tags https://github.com/tangchuanchuan/helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269525655
git clone --depth 1 --no-tags https://github.com/robincs07/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269531288
git clone --depth 1 --no-tags https://github.com/elischmitter/FPGA-WS2812B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271363507
git clone --depth 1 --no-tags https://github.com/amit-ro/basic-naive-multicycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271312310
git clone --depth 1 --no-tags https://github.com/sourabhsingh76/DLD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271969552
git clone --depth 1 --no-tags https://github.com/burnerlee/ECN-104--Project-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272188617
git clone --depth 1 --no-tags https://github.com/npdoan1996/Full-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268991670
git clone --depth 1 --no-tags https://github.com/nyc1893/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273427031
git clone --depth 1 --no-tags https://github.com/ssankana/modelsim_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273579146
git clone --depth 1 --no-tags https://github.com/hilaltrfllu/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271001634
git clone --depth 1 --no-tags https://github.com/tcal-x/tcal-yosys-vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271112021
git clone --depth 1 --no-tags https://github.com/GeorgJanowski/EEE4120F_YODA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274613031
git clone --depth 1 --no-tags https://github.com/Awanit512/MIPS-UPOWER_DATAPATH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274598920
git clone --depth 1 --no-tags https://github.com/RithikNambiar/ray_tracing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269920698
git clone --depth 1 --no-tags https://github.com/JamieWonderchild/CAM_YODA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271549289
git clone --depth 1 --no-tags https://github.com/djtorch26/CPU-CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271595324
git clone --depth 1 --no-tags https://github.com/itumeleng96/VADER-EEE4120f.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270971022
git clone --depth 1 --no-tags https://github.com/elire-r/Detyra-2-ne-AOK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271221053
git clone --depth 1 --no-tags https://github.com/Mekrab/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270125765
git clone --depth 1 --no-tags https://github.com/samin-mehdizadeh/computer-architecture-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270321519
git clone --depth 1 --no-tags https://github.com/swarnika12/Pipeline_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270330209
git clone --depth 1 --no-tags https://github.com/kamlesh349/xge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269539730
git clone --depth 1 --no-tags https://github.com/weilaidb/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273286272
git clone --depth 1 --no-tags https://github.com/suhasks123/Datapath-MIPS-uPowerISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272147704
git clone --depth 1 --no-tags https://github.com/Bobcat0111/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273976953
git clone --depth 1 --no-tags https://github.com/eslam2xm/4-bit-dadda-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274129660
git clone --depth 1 --no-tags https://github.com/Yousif-Ahmed/SPI-Interface-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274038476
git clone --depth 1 --no-tags https://github.com/enverasln/enverasln-cse3038Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270915303
git clone --depth 1 --no-tags https://github.com/narendiran1996/uartTXfromPL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269003576
git clone --depth 1 --no-tags https://github.com/shantanu-nigam99/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270010316
git clone --depth 1 --no-tags https://github.com/ArslanaWu/CS202-single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267865462
git clone --depth 1 --no-tags https://github.com/DiscreteVic/7SegController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271366781
git clone --depth 1 --no-tags https://github.com/siddhantv10/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271630027
git clone --depth 1 --no-tags https://github.com/karolinakowalczyk/OiAK_projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271898474
git clone --depth 1 --no-tags https://github.com/mashin93/ECE411-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271693321
git clone --depth 1 --no-tags https://github.com/Anandj913/Digital-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268343048
git clone --depth 1 --no-tags https://github.com/rochakjain361/IEEE_ALU_ECN-104.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271890773
git clone --depth 1 --no-tags https://github.com/prawsang/one-credit-undertales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266135532
git clone --depth 1 --no-tags https://github.com/kurabirko/ceng232-20192-mt2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266785036
git clone --depth 1 --no-tags https://github.com/17livincent/iverilog-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266932959
git clone --depth 1 --no-tags https://github.com/pgimenes/evermoore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266091744
git clone --depth 1 --no-tags https://github.com/jeanbrag/digitalelectronic-digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266462032
git clone --depth 1 --no-tags https://github.com/ajaykd7/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268650134
git clone --depth 1 --no-tags https://github.com/VimfulDang/Scientific-Calculator-DE10-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275036591
git clone --depth 1 --no-tags https://github.com/nemalisiva/pwm-76.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271087443
git clone --depth 1 --no-tags https://github.com/vishalEngineer/Verilog_FPGA_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271149212
git clone --depth 1 --no-tags https://github.com/Randikaviraj/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266221882
git clone --depth 1 --no-tags https://github.com/vsaisujeeth/mips_multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269568710
git clone --depth 1 --no-tags https://github.com/GMeeser/YODA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271981732
git clone --depth 1 --no-tags https://github.com/jadav225/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271220065
git clone --depth 1 --no-tags https://github.com/BalderOdinson/pulp_nvdla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271303139
git clone --depth 1 --no-tags https://github.com/traviolus/HW-Lab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266150255
git clone --depth 1 --no-tags https://github.com/taoshen-amazon/ece5745-tut5-asic-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266113721
git clone --depth 1 --no-tags https://github.com/NatthanonNon/kkGames.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270065228
git clone --depth 1 --no-tags https://github.com/kazuki-hara/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268002691
git clone --depth 1 --no-tags https://github.com/tykaneshige/UCLA-Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268898744
git clone --depth 1 --no-tags https://github.com/NelsonIg/Verilog_VGA_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267404409
git clone --depth 1 --no-tags https://github.com/zicco99/Architettura-degli-elaboratori.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275003960
git clone --depth 1 --no-tags https://github.com/passant23/Randomizer-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274142768
git clone --depth 1 --no-tags https://github.com/liyenjun/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266810991
git clone --depth 1 --no-tags https://github.com/dedekpo/Unidade-Logica-Aritmetica-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268352982
git clone --depth 1 --no-tags https://github.com/Yoncho14/arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272587018
git clone --depth 1 --no-tags https://github.com/ypradera/Computer-Architecture-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272107383
git clone --depth 1 --no-tags https://github.com/pbcdqt/Simple-MIPS-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272379126
git clone --depth 1 --no-tags https://github.com/ywliu722/Computer_Organization-Spring_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272326617
git clone --depth 1 --no-tags https://github.com/shivampotdar/security-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273645693
git clone --depth 1 --no-tags https://github.com/asharma381/SCU-COEN21L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274780769
git clone --depth 1 --no-tags https://github.com/JC-LL/try_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274690931
git clone --depth 1 --no-tags https://github.com/hereisjayant/State-Machine-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273863412
git clone --depth 1 --no-tags https://github.com/VanThanhDuong/Computer-Organization-and-architechure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271089361
git clone --depth 1 --no-tags https://github.com/iamatul45/COA-MIPS-uPOWER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271791246
git clone --depth 1 --no-tags https://github.com/LeviStalsworth/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267162180
git clone --depth 1 --no-tags https://github.com/bumblebee17/5-Stage-Pipeline-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271000444
git clone --depth 1 --no-tags https://github.com/swarnika12/Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270748680
git clone --depth 1 --no-tags https://github.com/rubickkcibur/pipeline-c4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270483612
git clone --depth 1 --no-tags https://github.com/FEINIAO233/ComputerSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270691681
git clone --depth 1 --no-tags https://github.com/EasonLin536/DSD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269884754
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_Development_FFEE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271899615
git clone --depth 1 --no-tags https://github.com/aydinsimsek/multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271916251
git clone --depth 1 --no-tags https://github.com/anhtng217/pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266268668
git clone --depth 1 --no-tags https://github.com/vikas7268/32bits_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266682565
git clone --depth 1 --no-tags https://github.com/ramaxwell/16bFullAdderSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266566957
git clone --depth 1 --no-tags https://github.com/svitvitskiy/display_859x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268995565
git clone --depth 1 --no-tags https://github.com/DirkStober/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268994777
git clone --depth 1 --no-tags https://github.com/LongeeH/MY_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267839955
git clone --depth 1 --no-tags https://github.com/bhanuprathap2000/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268790497
git clone --depth 1 --no-tags https://github.com/Shiki992/Comp_Arc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268813303
git clone --depth 1 --no-tags https://github.com/k15s/fpgaTetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266903474
git clone --depth 1 --no-tags https://github.com/josh-macfie/Basys2Blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266890890
git clone --depth 1 --no-tags https://github.com/Shyeem/Verilog-Codes-Combinational-Circuits-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266955195
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/work1-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272852474
git clone --depth 1 --no-tags https://github.com/dimamironov/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273706480
git clone --depth 1 --no-tags https://github.com/jchen68623/FGPA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273768898
git clone --depth 1 --no-tags https://github.com/Nadien-Rashad/Piplined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274668976
git clone --depth 1 --no-tags https://github.com/tiaom/Sysarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274449906
