<module name="SERDES_10G0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CMN_PID_TYPE" acronym="CMN_PID_TYPE" offset="0x0" width="32" description="Product type ID register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_TYPE_15_0" width="16" begin="15" end="0" resetval="0x7364" description="Product type : This field contains the ASCII codes that represent the product type sd for SerDes." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_NUM" acronym="CMN_PID_NUM" offset="0x4" width="32" description="Product number ID register">
    <bitfield id="CMN_PID_NUM_15_0" width="16" begin="31" end="16" resetval="0x801" description="Product number : This field contains the binary coded decimal numbers that represent the product number." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_REV" acronym="CMN_PID_REV" offset="0x8" width="32" description="Product revision ID register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_REV_15_0" width="16" begin="15" end="0" resetval="0x120" description="Product revision : This field contains the binary coded decimal numbers that represent the product revision." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_NODE__CMN_PID_MFG" acronym="CMN_PID_NODE__CMN_PID_MFG" offset="0x10" width="32" description="Product technology manufacturer ID register">
    <bitfield id="CMN_PID_NODE_15_0" width="16" begin="31" end="16" resetval="0x16" description="Product technology process node : This field contains the binary coded decimal numbers that represent the product technology node" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_MFG_15_0" width="16" begin="15" end="0" resetval="0x74" description="Product technology manufacturer : This field contains the ASCII codes that represent the product technology manufacturer t for TSMC." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_FLV1__CMN_PID_FLV0" acronym="CMN_PID_FLV1__CMN_PID_FLV0" offset="0x14" width="32" description="Product technology process flavor ID register 0">
    <bitfield id="CMN_PID_FLV1_15_0" width="16" begin="31" end="16" resetval="0x6300" description="Product technology flavor : This field contains the ASCII codes that represent the second two characters of the product technology flavor." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_FLV0_15_0" width="16" begin="15" end="0" resetval="0x6666" description="Product technology flavor : This field contains the ASCII codes that represent the first two characters of the product technology flavor." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_LANES__CMN_PID_IOV" acronym="CMN_PID_LANES__CMN_PID_IOV" offset="0x18" width="32" description="Product I/O voltage ID register">
    <bitfield id="CMN_PID_LANES_15_8" width="8" begin="31" end="24" resetval="0x2" description="Product SerDes lanes left of common : This field contains the binary coded decimal numbers that represent the number of lanes implemented in this SerDes product on the left side of the common module." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_LANES_7_0" width="8" begin="23" end="16" resetval="0x2" description="Product SerDes lanes right of common : This field contains the binary coded decimal numbers that represent the number of lanes implemented in this SerDes product on the right side of the common module." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_IOV_15_0" width="16" begin="15" end="0" resetval="0x120" description="Product I/O voltage : This field contains the binary coded decimal numbers that represent the product I/O voltage." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_METAL1__CMN_PID_METAL0" acronym="CMN_PID_METAL1__CMN_PID_METAL0" offset="0x20" width="32" description="Product metal layers ID register 0">
    <bitfield id="CMN_PID_METAL1_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL1_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL1_7_4" width="4" begin="23" end="20" resetval="0x0" description="Product xy metal layers : This field contains the binary coded decimal number that represent the number of xy metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL1_3_0" width="4" begin="19" end="16" resetval="0x4" description="Product xe metal layers : This field contains the binary coded decimal number that represent the number of xe metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL0_15_12" width="4" begin="15" end="12" resetval="0x1" description="Product xd metal layers : This field contains the binary coded decimal number that represent the number of xd metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL0_11_8" width="4" begin="11" end="8" resetval="0x0" description="Product xc metal layers : This field contains the binary coded decimal number that represent the number of xc metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL0_7_4" width="4" begin="7" end="4" resetval="0x2" description="Product xa metal layers : This field contains the binary coded decimal number that represent the number of xa metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL0_3_0" width="4" begin="3" end="0" resetval="0x0" description="Product x metal layers : This field contains the binary coded decimal number that represent the number of x metal layers used for this product." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_METAL3__CMN_PID_METAL2" acronym="CMN_PID_METAL3__CMN_PID_METAL2" offset="0x24" width="32" description="Product metal layers ID register 2">
    <bitfield id="CMN_PID_METAL3_15_12" width="4" begin="31" end="28" resetval="0x0" description="Product yz metal layers : This field contains the binary coded decimal number that represent the number of yz metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL3_11_8" width="4" begin="27" end="24" resetval="0x0" description="Product u metal layers : This field contains the binary coded decimal number that represent the number of u metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL3_7_4" width="4" begin="23" end="20" resetval="0x2" description="Product r metal layers : This field contains the binary coded decimal number that represent the number of r metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL3_3_0" width="4" begin="19" end="16" resetval="0x0" description="Product z metal layers : This field contains the binary coded decimal number that represent the number of z metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL2_15_12" width="4" begin="15" end="12" resetval="0x0" description="Product yz metal layers : This field contains the binary coded decimal number that represent the number of yz metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL2_11_8" width="4" begin="11" end="8" resetval="0x0" description="Product yy metal layers : This field contains the binary coded decimal number that represent the number of yy metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL2_7_4" width="4" begin="7" end="4" resetval="0x0" description="Product ya metal layers : This field contains the binary coded decimal number that represent the number of ya metal layers used for this product." range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METAL2_3_0" width="4" begin="3" end="0" resetval="0x0" description="Product y metal layers : This field contains the binary coded decimal number that represent the number of y metal layers used for this product." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PID_METALD" acronym="CMN_PID_METALD" offset="0x28" width="32" description="Product metal layer direction ID register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_14" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_13" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_12" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_11" width="1" begin="11" end="11" resetval="0x0" description="Metal 11 direction (when used) :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_10" width="1" begin="10" end="10" resetval="0x0" description="Metal 10 direction (when used) :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_9" width="1" begin="9" end="9" resetval="0x0" description="Metal 9 direction (when used) :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_8" width="1" begin="8" end="8" resetval="0x1" description="Metal 8 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_7" width="1" begin="7" end="7" resetval="0x0" description="Metal 7 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_6" width="1" begin="6" end="6" resetval="0x1" description="Metal 6 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_5" width="1" begin="5" end="5" resetval="0x0" description="Metal 5 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_4" width="1" begin="4" end="4" resetval="0x1" description="Metal 4 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_3" width="1" begin="3" end="3" resetval="0x0" description="Metal 3 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_2" width="1" begin="2" end="2" resetval="0x1" description="Metal 2 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_1" width="1" begin="1" end="1" resetval="0x0" description="Metal 1 direction :" range="" rwaccess="R"/>
    <bitfield id="CMN_PID_METALD_0" width="1" begin="0" end="0" resetval="0x1" description="Metal 0 direction : This layer does not have a direction associated with it." range="" rwaccess="R"/>
  </register>
  <register id="CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" acronym="CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" offset="0x40" width="32" description="Startup state machine control register">
    <bitfield id="CMN_SSM_BANDGAP_TMR_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SSM_BANDGAP_TMR_4_0" width="5" begin="20" end="16" resetval="0x1" description="Bandgap enable state timer value : Value used for the timer when the startup state machine is in the bandgap enable state." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SSM_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Bandgap enable override enable : When active (1'b1), the bandgap enable override bit in this register will drive the ssmda_bandgap_en pin from the SSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Bandgap enable override : When enabled by the bandgap enable override enable bit in this register, this bit will drive the ssmda_bandgap_en pin from the SSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Bias enable override enable : When active (1'b1), the bias enable override bit in this register will drive the ssmda_bias_en pin from the SSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Bias enable override : When enabled by the bias enable override enable bit in this register, this bit will drive the ssmda_bias_en pin from the SSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SSM_SM_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Skip post bandgap enable re-calibration : When this bit is active (1'b1), the post bandgap enable calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip auto re-calibration : When this bit is active (1'b1), the auto calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SSM_BIAS_TMR" acronym="CMN_SSM_BIAS_TMR" offset="0x44" width="32" description="Bias enable timer register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_BIAS_TMR_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SSM_BIAS_TMR_6_0" width="7" begin="6" end="0" resetval="0x19" description="Bias enable state timer value : Value used for the timer when the startup state machine is in the bias enable state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SSM_USER_DEF_CTRL" acronym="CMN_SSM_USER_DEF_CTRL" offset="0x4C" width="32" description="Startup state machine user defined control register">
    <bitfield id="CMN_SSM_USER_DEF_CTRL_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SSM_USER_DEF_CTRL_7_2" width="6" begin="23" end="18" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_USER_DEF_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Force SSM gated clock on: Setting this bit to 1'b1 will force the SSM gated clock on, independent of the internal SSM state machine clock gate controls." range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Bandgap enable hold enable: This bit enables the bandgap enable hold function, which holds the bandgap enable active in the common suspend state until the signal detect function is switched off." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" acronym="CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" offset="0x50" width="32" description="PLL 0 control state machine control register">
    <bitfield id="CMN_PLLSM0_PLLEN_TMR_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="PLL enable override enable : When active (1'b1), the PLL enable override bit in this register will drive the pllsmda_pll_en pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="PLL enable override : When enabled by the PLL enable override enable bit in this register, this bit will drive the pllsmda_pll_en pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="PLL reset override enable : When active (1'b1), the PLL reset override bit in this register will drive the" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="PLL reset override : When enabled by the PLL reset override enable bit in this register, this bit will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="PLL pre charge override enable : When active (1'b1), the PLL pre charge override bit in this register will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="PLL pre charge override : When enabled by the PLL pre charge override enable bit in this register, this bit will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_3_1" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL re-calibration : When this bit is active (1'b1), the PLL calibration state will be skipped if it was previously run, unless the PLL is disabled or resetting the state machine." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" acronym="CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" offset="0x54" width="32" description="PLL 0 pre-charge timer register">
    <bitfield id="CMN_PLLSM0_PLLVREF_TMR_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_PLLVREF_TMR_3_0" width="4" begin="19" end="16" resetval="0x1" description="PLL VREF delay state timer value : Value used for the timer when the startup state machine is in the PLL VREF delay state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_PLLPRE_TMR_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x32" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" acronym="CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" offset="0x58" width="32" description="PLL 0 lock delay timer register">
    <bitfield id="CMN_PLLSM0_PLLCLKDIS_TMR_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_PLLCLKDIS_TMR_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL clock disable delay state timer value : Value used for the timer when the startup state machine is in the PLL clock disable delay state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_PLLLOCK_TMR_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0xD1" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM0_USER_DEF_CTRL" acronym="CMN_PLLSM0_USER_DEF_CTRL" offset="0x5C" width="32" description="PLL 0 control state machine user defined control register">
    <bitfield id="CMN_PLLSM0_USER_DEF_CTRL_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM0_USER_DEF_CTRL_7_1" width="7" begin="23" end="17" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM0_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="PLL lock override: When active (1'b1), this bit will force the PLL lock indication active." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" acronym="CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" offset="0x60" width="32" description="PLL 1 control state machine control register">
    <bitfield id="CMN_PLLSM1_PLLEN_TMR_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="PLL enable override enable : When active (1'b1), the PLL enable override bit in this register will drive the pllsmda_pll_en pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="PLL enable override : When enabled by the PLL enable override enable bit in this register, this bit will drive the pllsmda_pll_en pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="PLL reset override enable : When active (1'b1), the PLL reset override bit in this register will drive the" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="PLL reset override : When enabled by the PLL reset override enable bit in this register, this bit will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="PLL pre charge override enable : When active (1'b1), the PLL pre charge override bit in this register will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="PLL pre charge override : When enabled by the PLL pre charge override enable bit in this register, this bit will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_3_1" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL re-calibration : When this bit is active (1'b1), the PLL calibration state will be skipped if it was previously run, unless the PLL is disabled or resetting the state machine." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" acronym="CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" offset="0x64" width="32" description="PLL 1 pre-charge timer register">
    <bitfield id="CMN_PLLSM1_PLLVREF_TMR_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_PLLVREF_TMR_3_0" width="4" begin="19" end="16" resetval="0x1" description="PLL VREF delay state timer value : Value used for the timer when the startup state machine is in the PLL VREF delay state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_PLLPRE_TMR_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x32" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" acronym="CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" offset="0x68" width="32" description="PLL 1 lock delay timer register">
    <bitfield id="CMN_PLLSM1_PLLCLKDIS_TMR_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_PLLCLKDIS_TMR_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL clock disable delay state timer value : Value used for the timer when the startup state machine is in the PLL clock disable delay state." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_PLLLOCK_TMR_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0xD1" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLSM1_USER_DEF_CTRL" acronym="CMN_PLLSM1_USER_DEF_CTRL" offset="0x6C" width="32" description="PLL 1 control state machine user defined control register">
    <bitfield id="CMN_PLLSM1_USER_DEF_CTRL_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLSM1_USER_DEF_CTRL_7_1" width="7" begin="23" end="17" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLSM1_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="PLL lock override: When active (1'b1), this bit will force the PLL lock indication active." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" acronym="CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" offset="0x80" width="32" description="Common power island control timer register">
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x0" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x1" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PWRI_TMR_15_11" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PWRI_TMR_10_8" width="3" begin="10" end="8" resetval="0x1" description="Power enable phase 2 timer value: This specifies the number of reference clock cycles the power island control state machines in common will wait in the power phase 2 enable states, in order to allow enough time for the second phase of the switched domain to power up, before deactivating the isolation functions." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PWRI_TMR_7_3" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PWRI_TMR_2_0" width="3" begin="2" end="0" resetval="0x1" description="Power enable phase 1 timer value: This specifies the number of reference clock cycles the power island control state machines in common will wait in the power phase 1 enable states, in order to allow enough time for the first phase of the switched domain to power up, before enabling the second phase of the power up." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT" acronym="CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT" offset="0x84" width="32" description="Common CDB power island control status register">
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x3B" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT" acronym="CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT" offset="0x88" width="32" description="Common PLL controller power island control status register">
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PLLC_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x24" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" acronym="CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" offset="0x8C" width="32" description="Common common calibration power island control status register">
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CCAL_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x24" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT" acronym="CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT" offset="0x90" width="32" description="Common transceiver controller power island control status register">
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_XCVRC_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x24" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT" acronym="CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT" offset="0x94" width="32" description="Common diagnostic power island control status register">
    <bitfield id="CMN_CDIAG_PRATECLK_CTRL_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PRATECLK_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Common PLL 1 full rate and data rate source clock select: Selects the PLL source clock to use when generating the cmn_pll1_clk_fullrt, cmn_pll1_clk_datart0, and cmn_pll1_clk_datart1 clocks." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PRATECLK_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Common PLL 0 full rate and data rate source clock select: Selects the PLL source clock to use when generating the cmn_pll0_clk_fullrt, cmn_pll0_clk_datart0, and cmn_pll0_clk_datart1 clocks." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_DIAG_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0xA4" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD" acronym="CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD" offset="0x98" width="32" description="Reference clock receiver override register">
    <bitfield id="CMN_CDIAG_REFCLK_TEST_15_10" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_9_8" width="2" begin="25" end="24" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_5" width="1" begin="21" end="21" resetval="0x0" description="Reference clock driver 0 test mode enable: Enables the reference clock driver DC test mode, by controlling the cmnda_ref_clk0_drv_test_en signal going into the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_4" width="1" begin="20" end="20" resetval="0x0" description="Reference clock driver 0 test mode value: When enabled by the reference clock driver 0 test mode enable bit in this register, the value in this bit will be driven by the reference clock driver, by controlling the cmnda_ref_clk0_drv_test_val signal going into the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_2" width="1" begin="18" end="18" resetval="0x0" description="Reference clock receiver test mode enable: Enables the reference clock receiver DC test mode, by controlling the cmnda_ref_clk_rcv_test_en signal going into the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_1" width="1" begin="17" end="17" resetval="0x0" description="Reference clock receiver test mode PLL value: When enabled by the reference clock receiver test mode enable bit in this register, the value in this bit will be the value present on the PLL reference clock receiver." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_TEST_0" width="1" begin="16" end="16" resetval="0x0" description="Reference clock receiver test mode digital value: When enabled by the reference clock receiver test mode enable bit in this register, the value in this bit will be the value present on the digital reference clock receiver." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_12" width="1" begin="12" end="12" resetval="0x0" description="Derived reference clock source select: Selects which PLL is the source for the derived reference clock, by driving the cmnda_ref_clk_der_src_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_9_8" width="2" begin="9" end="8" resetval="0x1" description="Digital reference clock receiver hysteresis adjust: Control the amount of hysteresis used for the digital reference clock receiver, by driving the cmnda_ref_clk_dig_hyst_adj signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_6" width="1" begin="6" end="6" resetval="0x0" description="Analog reference clock enable override: This bit can be used to force the cmnda_ref_clk_en signal going to the analog to the active state." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_5" width="1" begin="5" end="5" resetval="0x0" description="Reference clock AC coupling cap bypass: Controls the bypassing of the AC coupling caps in the differential receiver." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_4" width="1" begin="4" end="4" resetval="0x0" description="Derived reference clock enable: Enables the derived reference clock function, by driving the cmnda_ref_clk_der_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_3_2" width="2" begin="3" end="2" resetval="0x2" description="Reference clock high pass filter control: Controls the cutoff frequency of the high pass filter in the reference clock receiver input." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_1" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_OVRD_0" width="1" begin="0" end="0" resetval="0x0" description="Reference clock receiver circuit clock control:" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL" acronym="CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL" offset="0x9C" width="32" description="Power state machine clock receiver control register">
    <bitfield id="CMN_CDIAG_SDOSC_CTRL_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_SDOSC_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Oscillator Enable Override Enable: This bit enables the oscillator enable override bit in this register to directly control the signal detect oscillator." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_SDOSC_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Oscillator Enable Override: When enabled by the oscillator enable override enable bit in this register, this bit can be used to directly control the enable of the signal detect oscillator." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_PSMCLK_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_PSMCLK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x5" description="PSM clock divider value: The value of this field is used to control the divider setting of the PSM clock divider." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CDIAG_REFCLK_DRV0_CTRL" acronym="CMN_CDIAG_REFCLK_DRV0_CTRL" offset="0xA0" width="32" description="Reference clock bump driver 0 control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_9_8" width="2" begin="9" end="8" resetval="0x2" description="Clock driver drive current tune: Controls the amplitude of the reference clock driver, by controlling the cmnda_ref_clk0_itune signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_6" width="1" begin="6" end="6" resetval="0x1" description="Reference clock driver high Z: When the reference clock driver is disabled, this controls if the driver outputs are high Z or pulled low, by controlling the cmnda_ref_clk0_drv_highz signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Clock driver termination: Enables the termination in the reference clock driver, by controlling the cmnda_ref_clk0_termination signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Clock select: Selects which reference clock that will be driven by the reference clock driver, by controlling the cmnda_ref_clk0_clk_select signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Clock gate enable override enable: This bit enables the clock gate enable override bit in this register to override the clock gate of the reference clock driver." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Clock gate enable override: When enabled by the clock gate enable override enable bit in this register, this bit can be used to directly control the clock gate enable of the reference clock driver by controlling the cmnda_ref_clk0_clk_gate_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Driver enable override enable: This bit enables the driver enable override bit in this register to override the enable of the reference clock driver." range="" rwaccess="RW"/>
    <bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Driver enable override: When enabled by the driver enable override enable bit in this register, this bit can be used to directly control the enable of the reference clock driver by controlling the cmnda_ref_clk0_drv_en signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG" acronym="CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG" offset="0xB8" width="32" description="Common control CDB diagnostic register">
    <bitfield id="CMN_CDIAG_RST_DIAG_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cdb_isl_ctrl_sm_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the cmn_reset_sync_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_DIAG_15_1" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_CDB_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="CDB bus error: This bit will be set when the internal CDB watchdog timer expires." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CDIAG_DCYA" acronym="CMN_CDIAG_DCYA" offset="0xBC" width="32" description="Common control cover your alternatives register">
    <bitfield id="CMN_CDIAG_DCYA_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CDIAG_DCYA_7_0" width="8" begin="23" end="16" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_BGCAL_OVRD__CMN_BGCAL_CTRL" acronym="CMN_BGCAL_OVRD__CMN_BGCAL_CTRL" offset="0xC0" width="32" description="Bandgap calibration control register">
    <bitfield id="CMN_BGCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Bandgap code override enable: Activation (1'b1) of this register bit allows the bandgap codes determined during the automatic calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_bias_bgcal_en enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_OVRD_13_6" width="8" begin="29" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Bandgap code override value: These bits are used to override the bandgap code determined during the automatic calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start bandgap calibration: Activating (1'b1) this bit will start the bandgap calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Bandgap calibration process done: This bit will be set to 1'b1 when the bandgap calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_bias_bgcal_comp)." range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_CTRL_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_CTRL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Bandgap calibration code: This is the calibration code that was determined by the bandgap calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_BGCAL_TUNE__CMN_BGCAL_START" acronym="CMN_BGCAL_TUNE__CMN_BGCAL_START" offset="0xC4" width="32" description="Bandgap calibration start register">
    <bitfield id="CMN_BGCAL_TUNE_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_TUNE_5_0" width="6" begin="21" end="16" resetval="0x0" description="Bandgap calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Bandgap calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_START_14_6" width="9" begin="14" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_START_5_0" width="6" begin="5" end="0" resetval="0x0" description="Start bandgap calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" acronym="CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" offset="0xC8" width="32" description="Bandgap calibration initialization timer register">
    <bitfield id="CMN_BGCAL_ITER_TMR_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x7D" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the bandgap calibration signals going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="CMN_BGCAL_INIT_TMR_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_BGCAL_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x7D" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog bandgap calibration circuits are enabled, and when the first values are placed on the bandgap calibration signals going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_IBCAL_OVRD__CMN_IBCAL_CTRL" acronym="CMN_IBCAL_OVRD__CMN_IBCAL_CTRL" offset="0xE0" width="32" description="External bias current calibration control register">
    <bitfield id="CMN_IBCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the calibration code determined during the automatic resistor calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_ibiascal_en enable and the cmnda_ibiascal_clk clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_OVRD_13_7" width="7" begin="29" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_ibiascal_comp)." range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_CTRL_11_7" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_IBCAL_TUNE__CMN_IBCAL_START" acronym="CMN_IBCAL_TUNE__CMN_IBCAL_START" offset="0xE4" width="32" description="External bias current calibration start register">
    <bitfield id="CMN_IBCAL_TUNE_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_START_14_7" width="8" begin="14" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_START_6_0" width="7" begin="6" end="0" resetval="0x1F" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" acronym="CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" offset="0xE8" width="32" description="External bias current calibration initialization timer register">
    <bitfield id="CMN_IBCAL_ITER_TMR_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x7" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="CMN_IBCAL_INIT_TMR_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_IBCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x19" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first calibration selection value is placed on the calibration code bus, going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL" acronym="CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL" offset="0x100" width="32" description="PLL 0 VCO calibration control register">
    <bitfield id="CMN_PLL0_VCOCAL_START_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_START_14_12" width="3" begin="30" end="28" resetval="0x2" description="VCO calibration initial step size control: This field specifies the initial step size for the VCO calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_START_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_START_7_0" width="8" begin="23" end="16" resetval="0x28" description="VCO calibration code starting point value: This field specifies the starting VCO code that is used by the VCO calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start VCO calibration: Activating (1'b1) this bit will start a VCO calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="VCO calibration process done: This bit will be set to 1'b1 when the VCO calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_CTRL_13_8" width="6" begin="13" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_CTRL_7_0" width="8" begin="7" end="0" resetval="0x0" description="VCO calibration code: This is the calibration code that was determined by the VCO calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" acronym="CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" offset="0x104" width="32" description="PLL 0 VCO calibration timer control register">
    <bitfield id="CMN_PLL0_VCOCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VCO calibration code override enable: Activating (1'b1) this bit allows the VCO code determined during the automatic VCO calibration process to be overridden by the value driven by the VCO calibration code override value field in this register." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_OVRD_14_8" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_OVRD_7_0" width="8" begin="23" end="16" resetval="0x0" description="VCO calibration code override value: This field is used to override the VCO code determined during the automatic VCO calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_TCTRL_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" acronym="CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" offset="0x108" width="32" description="PLL 0 VCO calibration initialization timer register">
    <bitfield id="CMN_PLL0_VCOCAL_ITER_TMR_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x10" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_INIT_TMR_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x3E8" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_VCOCAL_REFTIM_START" acronym="CMN_PLL0_VCOCAL_REFTIM_START" offset="0x10C" width="32" description="PLL 0 VCO calibration reference clock timer start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_REFTIM_START_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0xC5F" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_VCOCAL_PLLCNT_START" acronym="CMN_PLL0_VCOCAL_PLLCNT_START" offset="0x110" width="32" description="PLL 0 VCO calibration PLL clock counter start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_VCOCAL_PLLCNT_START_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0xC5F" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" acronym="CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" offset="0x120" width="32" description="PLL 0 feedback divider integer register mode 0">
    <bitfield id="CMN_PLL0_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_INTDIV_M0_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" acronym="CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" offset="0x124" width="32" description="PLL 0 feedback divider fractional high register mode 0">
    <bitfield id="CMN_PLL0_HIGH_THR_M0_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_FRACDIVH_M0_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" acronym="CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" offset="0x128" width="32" description="PLL 0 delta sigma modulator diagnostics register mode 0">
    <bitfield id="CMN_PLL0_DSM_FBH_OVRD_M0_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_FBH_OVRD_M0_8_0" width="9" begin="24" end="16" resetval="0x1E" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 102, the value in this field will be used to override the value on the cmnda_pll0_fb_div_high signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 102 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 102 registers will be used to override the feedback divider values driven to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M0_13_4" width="10" begin="13" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_DSM_FBL_OVRD_M0" acronym="CMN_PLL0_DSM_FBL_OVRD_M0" offset="0x12C" width="32" description="PLL 0 delta sigma modulator feedback divider value low override register mode 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_FBL_OVRD_M0_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_FBL_OVRD_M0_8_0" width="9" begin="8" end="0" resetval="0xC" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 102, the value in this field will be used to override the value on the cmnda_pll0_fb_div_low signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" acronym="CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" offset="0x130" width="32" description="PLL 0 spread spectrum control register 1 mode 0">
    <bitfield id="CMN_PLL0_SS_CTRL2_M0_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M0_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" acronym="CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" offset="0x134" width="32" description="PLL 0 spread spectrum control register 3 mode 0">
    <bitfield id="CMN_PLL0_SS_CTRL4_M0_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL3_M0_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" acronym="CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" offset="0x138" width="32" description="PLL 0 lock reference counter start value register">
    <bitfield id="CMN_PLL0_LOCK_REFCNT_IDLE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_LOCK_REFCNT_IDLE_11_0" width="12" begin="27" end="16" resetval="0x4" description="PLL lock reference counter idle value : This is the value used by the PLL lock detection logic to specify the number of reference clocks between each phase of counting PLL clocks." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_LOCK_REFCNT_START_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0xC8" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" acronym="CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" offset="0x13C" width="32" description="PLL 0 lock PLL counter start value register">
    <bitfield id="CMN_PLL0_LOCK_PLLCNT_THR_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_LOCK_PLLCNT_START_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0xC8" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" acronym="CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" offset="0x140" width="32" description="PLL 0 feedback divider integer register mode 1">
    <bitfield id="CMN_PLL0_FRACDIVL_M1_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_INTDIV_M1_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_INTDIV_M1_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" acronym="CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" offset="0x144" width="32" description="PLL 0 feedback divider fractional high register mode 1">
    <bitfield id="CMN_PLL0_HIGH_THR_M1_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_HIGH_THR_M1_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_FRACDIVH_M1_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_FRACDIVH_M1_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" acronym="CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" offset="0x148" width="32" description="PLL 0 delta sigma modulator diagnostics register mode 1">
    <bitfield id="CMN_PLL0_DSM_FBH_OVRD_M1_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_FBH_OVRD_M1_8_0" width="9" begin="24" end="16" resetval="0x10" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 102, the value in this field will be used to override the value on the cmnda_pll0_fb_div_high signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M1_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M1_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 102 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 102 registers will be used to override the feedback divider values driven to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M1_13_4" width="10" begin="13" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_DIAG_M1_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_DSM_FBL_OVRD_M1" acronym="CMN_PLL0_DSM_FBL_OVRD_M1" offset="0x14C" width="32" description="PLL 0 delta sigma modulator feedback divider value low override register mode 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_DSM_FBL_OVRD_M1_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_DSM_FBL_OVRD_M1_8_0" width="9" begin="8" end="0" resetval="0x10" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 102, the value in this field will be used to override the value on the cmnda_pll0_fb_div_low signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" acronym="CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" offset="0x150" width="32" description="PLL 0 spread spectrum control register 1 mode 1">
    <bitfield id="CMN_PLL0_SS_CTRL2_M1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL2_M1_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M1_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M1_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL1_M1_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" acronym="CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" offset="0x154" width="32" description="PLL 0 spread spectrum control register 3 mode 1">
    <bitfield id="CMN_PLL0_SS_CTRL4_M1_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL4_M1_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL0_SS_CTRL3_M1_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL0_SS_CTRL3_M1_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL" acronym="CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL" offset="0x180" width="32" description="PLL 1 VCO calibration control register">
    <bitfield id="CMN_PLL1_VCOCAL_START_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_START_14_12" width="3" begin="30" end="28" resetval="0x2" description="VCO calibration initial step size control: This field specifies the initial step size for the VCO calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_START_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_START_7_0" width="8" begin="23" end="16" resetval="0x28" description="VCO calibration code starting point value: This field specifies the starting VCO code that is used by the VCO calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start VCO calibration: Activating (1'b1) this bit will start a VCO calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="VCO calibration process done: This bit will be set to 1'b1 when the VCO calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_CTRL_13_8" width="6" begin="13" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_CTRL_7_0" width="8" begin="7" end="0" resetval="0x0" description="VCO calibration code: This is the calibration code that was determined by the VCO calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" acronym="CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" offset="0x184" width="32" description="PLL 1 VCO calibration timer control register">
    <bitfield id="CMN_PLL1_VCOCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VCO calibration code override enable: Activating (1'b1) this bit allows the VCO code determined during the automatic VCO calibration process to be overridden by the value driven by the VCO calibration code override value field in this register." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_OVRD_14_8" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_OVRD_7_0" width="8" begin="23" end="16" resetval="0x0" description="VCO calibration code override value: This field is used to override the VCO code determined during the automatic VCO calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_TCTRL_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" acronym="CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" offset="0x188" width="32" description="PLL 1 VCO calibration initialization timer register">
    <bitfield id="CMN_PLL1_VCOCAL_ITER_TMR_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x10" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_INIT_TMR_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x3E8" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_VCOCAL_REFTIM_START" acronym="CMN_PLL1_VCOCAL_REFTIM_START" offset="0x18C" width="32" description="PLL 1 VCO calibration reference clock timer start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_REFTIM_START_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0xC5F" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_VCOCAL_PLLCNT_START" acronym="CMN_PLL1_VCOCAL_PLLCNT_START" offset="0x190" width="32" description="PLL 1 VCO calibration PLL clock counter start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_VCOCAL_PLLCNT_START_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0xC5F" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" acronym="CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" offset="0x1A0" width="32" description="PLL 1 feedback divider integer register mode 0">
    <bitfield id="CMN_PLL1_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_INTDIV_M0_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" acronym="CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" offset="0x1A4" width="32" description="PLL 1 feedback divider fractional high register mode 0">
    <bitfield id="CMN_PLL1_HIGH_THR_M0_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_FRACDIVH_M0_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" acronym="CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" offset="0x1A8" width="32" description="PLL 1 delta sigma modulator diagnostics register mode 0">
    <bitfield id="CMN_PLL1_DSM_FBH_OVRD_M0_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_DSM_FBH_OVRD_M0_8_0" width="9" begin="24" end="16" resetval="0x10" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 1 delta sigma modulator diagnostics register mode 0 on page 111, the value in this field will be used to override the value on the cmnda_pll1_fb_div_high signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 1 delta sigma modulator feedback divider value high override register mode 0 on page 111 and PLL 1 delta sigma modulator feedback divider value low override register mode 0 on page 111 registers will be used to override the feedback divider values driven to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_DSM_DIAG_M0_13_4" width="10" begin="13" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll1_fb_div_high and cmnda_pll1_fb_div_low signals." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_DSM_FBL_OVRD_M0" acronym="CMN_PLL1_DSM_FBL_OVRD_M0" offset="0x1AC" width="32" description="PLL 1 delta sigma modulator feedback divider value low override register mode 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_DSM_FBL_OVRD_M0_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_DSM_FBL_OVRD_M0_8_0" width="9" begin="8" end="0" resetval="0x10" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 1 delta sigma modulator diagnostics register mode 0 on page 111, the value in this field will be used to override the value on the cmnda_pll1_fb_div_low signal." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" acronym="CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" offset="0x1B0" width="32" description="PLL 1 spread spectrum control register 1 mode 0">
    <bitfield id="CMN_PLL1_SS_CTRL2_M0_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_SS_CTRL1_M0_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" acronym="CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" offset="0x1B4" width="32" description="PLL 1 spread spectrum control register 3 mode 0">
    <bitfield id="CMN_PLL1_SS_CTRL4_M0_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_SS_CTRL3_M0_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" acronym="CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" offset="0x1B8" width="32" description="PLL 1 lock reference counter start value register">
    <bitfield id="CMN_PLL1_LOCK_REFCNT_IDLE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_LOCK_REFCNT_IDLE_11_0" width="12" begin="27" end="16" resetval="0x4" description="PLL lock reference counter idle value : This is the value used by the PLL lock detection logic to specify the number of reference clocks between each phase of counting PLL clocks." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_LOCK_REFCNT_START_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0xC8" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" acronym="CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" offset="0x1BC" width="32" description="PLL 1 lock PLL counter start value register">
    <bitfield id="CMN_PLL1_LOCK_PLLCNT_THR_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLL1_LOCK_PLLCNT_START_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLL1_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0xC8" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL" acronym="CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL" offset="0x200" width="32" description="TX pull-up resistor calibration control register">
    <bitfield id="CMN_TXPUCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_tx_useg enable and the cmnda_rescal_clk_tx_useg clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_OVRD_13_7" width="7" begin="29" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_tx_useg)." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_CTRL_11_7" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" acronym="CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" offset="0x204" width="32" description="TX pull-up resistor calibration start register">
    <bitfield id="CMN_TXPUCAL_TUNE_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_START_14_7" width="8" begin="14" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_START_6_0" width="7" begin="6" end="0" resetval="0x2D" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" acronym="CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" offset="0x208" width="32" description="TX pull-up resistor calibration initialization timer register">
    <bitfield id="CMN_TXPUCAL_ITER_TMR_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPUCAL_INIT_TMR_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPUCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x1E" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL" acronym="CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL" offset="0x210" width="32" description="TX pull-down resistor calibration control register">
    <bitfield id="CMN_TXPDCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_tx_dseg enable and the cmnda_rescal_clk_tx_dseg clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_OVRD_13_7" width="7" begin="29" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_tx_dseg)." range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_CTRL_11_7" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" acronym="CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" offset="0x214" width="32" description="TX pull-down resistor calibration start register">
    <bitfield id="CMN_TXPDCAL_TUNE_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_START_15" width="1" begin="15" end="15" resetval="0x1" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_START_14_7" width="8" begin="14" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_START_6_0" width="7" begin="6" end="0" resetval="0x2D" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" acronym="CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" offset="0x218" width="32" description="TX pull-down resistor calibration initialization timer register">
    <bitfield id="CMN_TXPDCAL_ITER_TMR_15_7" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="CMN_TXPDCAL_INIT_TMR_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_TXPDCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x1E" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_RXCAL_OVRD__CMN_RXCAL_CTRL" acronym="CMN_RXCAL_OVRD__CMN_RXCAL_CTRL" offset="0x220" width="32" description="RX resistor calibration control register">
    <bitfield id="CMN_RXCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_rx enable and the cmnda_rescal_clk_rx clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_OVRD_13_5" width="9" begin="29" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_rx)." range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_CTRL_11_5" width="7" begin="11" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_RXCAL_TUNE__CMN_RXCAL_START" acronym="CMN_RXCAL_TUNE__CMN_RXCAL_START" offset="0x224" width="32" description="RX resistor calibration start register">
    <bitfield id="CMN_RXCAL_TUNE_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_START_14_5" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_START_4_0" width="5" begin="4" end="0" resetval="0x8" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" acronym="CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" offset="0x228" width="32" description="RX resistor calibration initialization timer register">
    <bitfield id="CMN_RXCAL_ITER_TMR_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_ITER_TMR_11_0" width="12" begin="27" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="CMN_RXCAL_INIT_TMR_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_RXCAL_INIT_TMR_11_0" width="12" begin="11" end="0" resetval="0x2EE" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SD_CAL_START__CMN_SD_CAL_CTRL" acronym="CMN_SD_CAL_START__CMN_SD_CAL_CTRL" offset="0x240" width="32" description="Signal detect clock calibration control register">
    <bitfield id="CMN_SD_CAL_START_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_START_14_12" width="3" begin="30" end="28" resetval="0x1" description="Calibration initial step size control: This field specifies the initial step size for the calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_START_11_5" width="7" begin="27" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_START_4_0" width="5" begin="20" end="16" resetval="0x1E" description="Calibration code starting point value: This field specifies the starting code that is used by the calibration state machine." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start a calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_CTRL_13_5" width="9" begin="13" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process." range="" rwaccess="R"/>
  </register>
  <register id="CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL" acronym="CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL" offset="0x244" width="32" description="Signal detect clock calibration timer control register">
    <bitfield id="CMN_SD_CAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activating (1'b1) this bit allows the code determined during the automatic calibration process to be overridden by the value driven by the calibration code override value field in this register." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_OVRD_14_5" width="10" begin="30" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: This field is used to override the code determined during the automatic calibration process." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_TCTRL_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x1" description="Calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the calibration when running the initial step size for the calibration code is not set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" acronym="CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" offset="0x248" width="32" description="Signal detect clock calibration initialization timer register">
    <bitfield id="CMN_SD_CAL_ITER_TMR_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_ITER_TMR_7_0" width="8" begin="23" end="16" resetval="0x2" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_INIT_TMR_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_INIT_TMR_7_0" width="8" begin="7" end="0" resetval="0x6" description="Initialization wait timer value: This is the number of clocks to wait between when the analog calibration circuits are enabled, and when the first calibration code is driven to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SD_CAL_REFTIM_START" acronym="CMN_SD_CAL_REFTIM_START" offset="0x24C" width="32" description="Signal detect clock calibration reference clock timer start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_REFTIM_START_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_REFTIM_START_7_0" width="8" begin="7" end="0" resetval="0xE" description="Calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SD_CAL_PLLCNT_START" acronym="CMN_SD_CAL_PLLCNT_START" offset="0x250" width="32" description="Signal detect clock calibration PLL clock counter start value register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SD_CAL_PLLCNT_START_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_SD_CAL_PLLCNT_START_9_0" width="10" begin="9" end="0" resetval="0x12B" description="Calibration feedback clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL" acronym="CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL" offset="0x300" width="32" description="Clock frequency measurement control register">
    <bitfield id="CMN_CMSMT_TEST_CLK_SEL_15_3" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_TEST_CLK_SEL_2_0" width="3" begin="18" end="16" resetval="0x0" description="Test clock select: This field drives the test_clk_select pin, in order to control an external MUX for selecting between multiple test clocks to measure." range="" rwaccess="RW"/>
    <bitfield id="CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Run test clock measurement: Activating (1'b1) this bit will run the test clock measurement process." range="" rwaccess="RW"/>
    <bitfield id="CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Test clock measurement done: This bit will be set to 1'b1 when the test clock measurement process is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_CLK_FREQ_MSMT_CTRL_13_0" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE" acronym="CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE" offset="0x304" width="32" description="Reference clock timer value register">
    <bitfield id="CMN_CMSMT_TEST_CLK_CNT_VALUE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0" width="12" begin="27" end="16" resetval="0x0" description="Test clock counter value: When the test clock measurement process is complete, the value in this field specifies the number of test clock cycles that were counted in the time specified by the reference clock timer value." range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_REF_CLK_TMR_VALUE_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_REF_CLK_TMR_VALUE_11_0" width="12" begin="11" end="0" resetval="0x0" description="Reference clock timer value : This specifies the amount of time, in reference clock cycles, to count test clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" acronym="CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" offset="0x340" width="32" description="PLL 0 control register mode 0">
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 0 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll0_clk_1, from the PLL high speed clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 0 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll0_clk_1, from the PLL high speed clock, by driving the cmnda_pll0_clk_1_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_11_8" width="4" begin="27" end="24" resetval="0x6" description="PLL 0 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll0_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll0_clk_0_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_7_2" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL 0 clock select: This field selects one of 3 possible high speed output clocks from PLL 0, to drive on the high speed analog clock 0, by driving the cmnda_pll0_clk_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk, by driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0" acronym="CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0" offset="0x344" width="32" description="PLL 0 override register mode 0">
    <bitfield id="CMN_PDIAG_PLL0_ITRIM_M0_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_ITRIM_M0_7_0" width="8" begin="23" end="16" resetval="0xF" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M0_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M0_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M0_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M0_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M0_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" acronym="CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" offset="0x348" width="32" description="PLL 0 charge pump proportional path adjust register mode 0">
    <bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x0" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x28" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" acronym="CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" offset="0x34C" width="32" description="PLL 0 proportional path filter adjust register mode 0">
    <bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M0_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll0_cp_vref_tune signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_7_4" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" acronym="CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" offset="0x360" width="32" description="PLL 0 control register mode 1">
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 0 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll0_clk_1, from the PLL high speed clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 0 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll0_clk_1, from the PLL high speed clock, by driving the cmnda_pll0_clk_1_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_11_8" width="4" begin="27" end="24" resetval="0x4" description="PLL 0 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll0_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll0_clk_0_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_7_2" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_1_0" width="2" begin="17" end="16" resetval="0x0" description="PLL 0 clock select: This field selects one of 3 possible high speed output clocks from PLL 0, to drive on the high speed analog clock 0, by driving the cmnda_pll0_clk_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk,driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CTRL_M1_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1" acronym="CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1" offset="0x364" width="32" description="PLL 0 override register mode 1">
    <bitfield id="CMN_PDIAG_PLL0_ITRIM_M1_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_ITRIM_M1_7_0" width="8" begin="23" end="16" resetval="0xF" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M1_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M1_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M1_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M1_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_OVRD_M1_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" acronym="CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" offset="0x368" width="32" description="PLL 0 charge pump proportional path adjust register mode 1">
    <bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_7_0" width="8" begin="7" end="0" resetval="0x28" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" acronym="CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" offset="0x36C" width="32" description="PLL 0 proportional path filter adjust register mode 1">
    <bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M1_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M1_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll0_cp_vref_tune signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_7_4" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" acronym="CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" offset="0x380" width="32" description="PLL 1 control register mode 0">
    <bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 1 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll1_clk_1, from the PLL high speed clock." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 1 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll1_clk_1, from the PLL high speed clock, by driving the cmnda_pll1_clk_1_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_11_8" width="4" begin="27" end="24" resetval="0x4" description="PLL 1 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll1_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll1_clk_0_div_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_7_2" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_1_0" width="2" begin="17" end="16" resetval="0x0" description="PLL 1 clock select: This field selects one of 3 possible high speed output clocks from PLL 1, to drive on the high speed analog clock 1, by driving the cmnda_pll1_clk_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll1_vco_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll1_fb_divider_clk,driving the cmnda_pll1_fb_divider_clk_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll1_div24_sel signal going into the common analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0" acronym="CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0" offset="0x384" width="32" description="PLL 1 override register mode 0">
    <bitfield id="CMN_PDIAG_PLL1_ITRIM_M0_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_ITRIM_M0_7_0" width="8" begin="23" end="16" resetval="0xF" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_OVRD_M0_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_OVRD_M0_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_OVRD_M0_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_OVRD_M0_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_OVRD_M0_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" acronym="CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" offset="0x388" width="32" description="PLL 1 charge pump proportional path adjust register mode 0">
    <bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll1_cp_int_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll1_cp_int_cur_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll1_cp_prop_cap_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x28" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll1_cp_prop_cur_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" acronym="CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" offset="0x38C" width="32" description="PLL 1 proportional path filter adjust register mode 0">
    <bitfield id="CMN_PDIAG_PLL1_CP_TUNE_M0_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_CP_TUNE_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll1_cp_vref_tune signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll1_filt_c_adj signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_7_4" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll1_filt_r_adj signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" acronym="CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" offset="0x3C0" width="32" description="Bandgap override register">
    <bitfield id="CMN_DIAG_BIAS_OVRD1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_14_12" width="3" begin="30" end="28" resetval="0x3" description="Receiver resistor calibration current adjust: This field is used to adjust the receiver resistor calibration bias current." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_11" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_10_8" width="3" begin="26" end="24" resetval="0x6" description="Transmitter resistor calibration current adjust: This field is used to adjust the transmitter resistor calibration bias current." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_7_4" width="4" begin="23" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_3_1" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD1_0" width="1" begin="16" end="16" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_11_8" width="4" begin="11" end="8" resetval="0x0" description="Bandgap startup circuit startup count : Identifies the status of the bandgap startup counter." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_4" width="1" begin="4" end="4" resetval="0x0" description="Bandgap startup circuit select : Selects the startup circuit to be used for the bias / bandgap circuits, by driving the cmnda_bias_bg_start_sel signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_3_2" width="2" begin="3" end="2" resetval="0x1" description="Bandgap startup circuit sense voltage adjust : This field is used to adjust the bandgap startup circuit sense voltage, by driving the cmnda_bias_bg_start_adj signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BANDGAP_OVRD_1_0" width="2" begin="1" end="0" resetval="0x1" description="Bandgap voltage adjust : This field is used to adjust the bandgap voltage, by driving the cmnda_bias_bg_adj signal to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2" acronym="CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2" offset="0x3C4" width="32" description="Bias override register 2">
    <bitfield id="CMN_DIAG_VREG_CTRL_15_1" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_VREG_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Voltage regulator reference voltage select: Selects the reference voltage used for the voltage regulator in common, by driving the cmnda_vreg_ref_sel signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD2_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD2_5" width="1" begin="5" end="5" resetval="0x0" description="Bias filter bypass enable override enable: When active (1'b1), the bias filter bypass enable override bit in this register, can be used to directly control the bias filter bypass enable function." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD2_4" width="1" begin="4" end="4" resetval="0x0" description="Bias filter bypass enable override: When enabled by the bias filter bypass enable override enable bit in this register, this bit will directly control the bias filter bypass enable function." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD2_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_BIAS_OVRD2_1_0" width="2" begin="1" end="0" resetval="0x0" description="Regulator bandgap reference voltage adjust: This field is used to adjust the regulator bandgap reference voltage, by driving the cmnda_bias_vreg_adj signal to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL" acronym="CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL" offset="0x3C8" width="32" description="Common process monitor control register">
    <bitfield id="CMN_DIAG_SH_BANDGAP_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_BANDGAP_5" width="1" begin="21" end="21" resetval="0x0" description="Bandgap up value: Bandgap calibration up signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_BANDGAP_4_0" width="5" begin="20" end="16" resetval="0x0" description="Bandgap auto zero select value: Bandgap calibration auto zero select signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_PM_CTRL_15_5" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_PM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Process monitor enable: Enables the analog process monitor, by driving the cmnda_pcm_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_PM_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_PM_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Process monitor mode select: Selects the mode of the analog process monitor, by driving the cmnda_pcm_sel signal to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR" acronym="CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR" offset="0x3CC" width="32" description="Sample and hold resistor calibration code register">
    <bitfield id="CMN_DIAG_SH_SDCLK_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_SDCLK_4_0" width="5" begin="20" end="16" resetval="0x0" description="Signal detect clock code: Signal detect clock calibration code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_RESISTOR_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_RESISTOR_13_8" width="6" begin="13" end="8" resetval="0x0" description="TX resistor code: TX resistor calibration code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_RESISTOR_7_4" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_SH_RESISTOR_3_0" width="4" begin="3" end="0" resetval="0x0" description="RX resistor code: RX resistor calibration code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
  </register>
  <register id="CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1" acronym="CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1" offset="0x3D0" width="32" description="ATB control register 1">
    <bitfield id="CMN_DIAG_ATB_CTRL2_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_CTRL2_12_11" width="2" begin="28" end="27" resetval="0x0" description="ATB component type select: These bits specify which component type is currently selected by the ATB, as specified below." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_CTRL2_10_6" width="5" begin="26" end="22" resetval="0x0" description="ATB component sub address: Specifies the sub address of the component being selected." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_CTRL2_5_0" width="6" begin="21" end="16" resetval="0x0" description="ATB test point address: Specifies the exact point in the selected analog component to be observed." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_CTRL1_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_CTRL1_1" width="1" begin="1" end="1" resetval="0x0" description="Core side ATB enable: When active (1'b) and the ATB enable bit in this register is also active, the ATB signals will be driven on the core side ATB signals." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="ATB enable: When active (1'b1), the ATB test function is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0" acronym="CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0" offset="0x3D4" width="32" description="ATB ADC control register 0">
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_13" width="1" begin="29" end="29" resetval="0x0" description="ATB ADC offset correction enable : Enables internal auto generated offset correction mode, by driving the cmnda_atba2d_en_off_cor signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_12" width="1" begin="28" end="28" resetval="0x0" description="ATB ADC force cap values : Forces a positive or negative voltage on the internal cap, by driving the cmnda_atba2d_frc_val signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_11" width="1" begin="27" end="27" resetval="0x0" description="ATB ADC enable manual offset correction : When this signal is active, the value in the ATB ADC manual offset correction value field of this register is used to manually control the offset correction, by driving the cmnda_atba2d_off_byp_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_10_9" width="2" begin="26" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_8_4" width="5" begin="24" end="20" resetval="0x0" description="ATB ADC manual offset correction value : When the ATB ADC enable manual offset correction bit in this register is active, this field is used to manually control the offset correction, by driving the cmnda_atba2d_off_adj_byp signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL1_3_0" width="4" begin="19" end="16" resetval="0x0" description="ATB ADC mode : This field indicates the mode the analog to digital converter is in." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL0_15" width="1" begin="15" end="15" resetval="0x0" description="ATB analog ADC enable: This enables the analog ADC function, by driving the cmnda_atba2d_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL0_14" width="1" begin="14" end="14" resetval="0x0" description="Start ATB ADC process: Activating (1'b1) this bit will start the ATB ADC process." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL0_13" width="1" begin="13" end="13" resetval="0x0" description="ATB ADC process done: This bit will be set to 1'b1 when the ATB ADC process is complete, and the data in the ATB ADC code field of this register is considered valid." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL0_12_8" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ATB_ADC_CTRL0_7_0" width="8" begin="7" end="0" resetval="0x0" description="ATB ADC data code: This is the digital code representing the level of the analog ATB signal that was digitized by the analog ADC." range="" rwaccess="R"/>
  </register>
  <register id="CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL" acronym="CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL" offset="0x3D8" width="32" description="Common high speed reset release state machine control register">
    <bitfield id="CMN_DIAG_RST_DIAG_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_11" width="1" begin="27" end="27" resetval="0x0" description="Current state of the cmn_sd_clk_cal_fb_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_10" width="1" begin="26" end="26" resetval="0x0" description="Current state of the cmn_sd_clk_cal_ref_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_9" width="1" begin="25" end="25" resetval="0x0" description="Current state of the cmn_pll1_dsm_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_8" width="1" begin="24" end="24" resetval="0x0" description="Current state of the cmn_pll0_dsm_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_7" width="1" begin="23" end="23" resetval="0x0" description="Current state of the cmn_pll1_vco_cal_fbdiv_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_6" width="1" begin="22" end="22" resetval="0x0" description="Current state of the cmn_pll1_lock_det_fbdiv_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_5" width="1" begin="21" end="21" resetval="0x0" description="Current state of the cmn_pll1_vco_cal_ref_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the cmn_pll1_lock_det_ref_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the cmn_pll0_vco_cal_fbdiv_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the cmn_pll0_lock_det_fbdiv_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cmn_pll0_vco_cal_ref_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the cmn_pll0_lock_det_ref_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_HSRRSM_CTRL_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_HSRRSM_CTRL_6_4" width="3" begin="6" end="4" resetval="0x1" description="Transceiver reset delay : Species the number of PSM clock cycles the transceiver common high speed reset state machine stays in the delay state." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_HSRRSM_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_HSRRSM_CTRL_2_0" width="3" begin="2" end="0" resetval="0x1" description="Transmitter reset delay : Species the number of PSM clock cycles the transmitter common high speed reset state machine stays in the delay state." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_DIAG_ACYA__CMN_DIAG_DCYA" acronym="CMN_DIAG_ACYA__CMN_DIAG_DCYA" offset="0x3DC" width="32" description="Common digital functions cover your alternatives register">
    <bitfield id="CMN_DIAG_ACYA_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_ACYA_7_4" width="4" begin="23" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_ACYA_3_0" width="4" begin="19" end="16" resetval="0x0" description="PLL charge pump proportional gain adjust: Adjusts the charge pump gain for the PLLs to help manage bandwidth." range="" rwaccess="RW"/>
    <bitfield id="CMN_DIAG_DCYA_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_DIAG_DCYA_7_0" width="8" begin="7" end="0" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
  </register>
  <register id="MOD_VER" acronym="MOD_VER" offset="0x400" width="32" description="The Module and Version Register identifies the module identifier and revision of the WIZmodule.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Module Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Module BU" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x98A" description="Module ID." range="" rwaccess="R"/>
    <bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0xC" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="" rwaccess="R"/>
    <bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x2" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="SERDES_CTRL" acronym="SERDES_CTRL" offset="0x404" width="32" description="Sets the SERDES control state.">
    <bitfield id="POR_EN" width="1" begin="31" end="31" resetval="0x0" description="The POR_EN allows the system to place the SERDES in a reset state, Access to the SERDES registers are ignored." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_TOP_CTRL" acronym="SERDES_TOP_CTRL" offset="0x408" width="32" description="The SERDES Top Level Control">
    <bitfield id="PMA_CMN_REFCLK_MODE" width="2" begin="31" end="30" resetval="0x0" description="The PMA common differential reference clock mode - Sets the mode of operation for differential reference clock input." range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_REFCLK_INT_MODE" width="2" begin="29" end="28" resetval="0x0" description="The PMA common internal reference clock mode - Sets the mode of operation for internal reference clock input." range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_REFCLK_DIG_DIV" width="2" begin="27" end="26" resetval="0x2" description="The PMA common reference clock digital divide ratio select - Must be set before the de-assertion of apb_preset_n/phy_reset_n." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_SUSPEND_OVERRIDE" width="1" begin="23" end="23" resetval="0x0" description="The PHY PMA common suspend override enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="22" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_RST" acronym="SERDES_RST" offset="0x40C" width="32" description="The SERDES Reset Register controls the Phy reset and REFCLK selection for the SERDES.">
    <bitfield id="PHY_RESET_N" width="1" begin="31" end="31" resetval="0x0" description="The PHY reset : Asserting this signal low will reset all PHY logic for the entire PHY with the exception of the APB registers and TAP controller." range="" rwaccess="RW"/>
    <bitfield id="PHY_EN_REFCLK" width="1" begin="30" end="30" resetval="0x0" description="The PHY reference clock enable: When cmn_refclk_&amp;amp;lt;p/m&amp;amp;gt; is configured as a reference clock output," range="" rwaccess="RW"/>
    <bitfield id="PLL1_REFCLK_SEL" width="1" begin="29" end="29" resetval="0x0" description="The PMA common PLL1 reference clock source select -" range="" rwaccess="RW"/>
    <bitfield id="PLL0_REFCLK_SEL" width="1" begin="28" end="28" resetval="0x0" description="The PMA common PLL0 reference clock source select -" range="" rwaccess="RW"/>
    <bitfield id="REFCLK_TERM_DIS" width="1" begin="27" end="27" resetval="0x0" description="The PMA common differential reference clock termination disable - enables/disables termination for difference reference clock input (cmn_refclk_&amp;amp;lt;p/m&amp;amp;gt;)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFCLK_DIG_SEL" width="1" begin="24" end="24" resetval="0x0" description="The PMA common reference clock select - Selects the reference clock source for the digital logic between cmn_refclk_&amp;amp;lt;p/m&amp;amp;gt; and pma_cmn_refclk_int." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_TYPEC" acronym="SERDES_TYPEC" offset="0x410" width="32" description="The SERDES Type C control register allows the external lanes selection to be swapped.">
    <bitfield id="LN23_SWAP" width="1" begin="31" end="31" resetval="0x0" description="The~iln23_swap will swap the lanes 2 and 3." range="" rwaccess="RW"/>
    <bitfield id="LN10_SWAP" width="1" begin="30" end="30" resetval="0x0" description="The ~iln10_swap will swap the lanes 0 and 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="29" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANECTL0" acronym="LANECTL0" offset="0x480" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P0_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p0_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P0_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p0_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P0_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p0_align will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P0_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p0_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P0_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*." range="" rwaccess="RW"/>
    <bitfield id="P0_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P0_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV0" acronym="LANEDIV0" offset="0x484" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p0_mac_div_sel0 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p0_mac_div_sel1 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN0" acronym="LANALIGN0" offset="0x488" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P0_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p0_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS0" acronym="LANESTS0" offset="0x48C" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P0_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p0_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="LANECTL1" acronym="LANECTL1" offset="0x4C0" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P1_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p1_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P1_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p1_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P1_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p1_align will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P1_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p1_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P1_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*." range="" rwaccess="RW"/>
    <bitfield id="P1_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P1_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV1" acronym="LANEDIV1" offset="0x4C4" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p1_mac_div_sel0 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p1_mac_div_sel1 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN1" acronym="LANALIGN1" offset="0x4C8" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P1_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p1_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS1" acronym="LANESTS1" offset="0x4CC" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P1_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p1_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="LANECTL2" acronym="LANECTL2" offset="0x500" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P2_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p2_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P2_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p2_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P2_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p2_align will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P2_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p2_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P2_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P2_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*." range="" rwaccess="RW"/>
    <bitfield id="P2_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P2_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV2" acronym="LANEDIV2" offset="0x504" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p2_mac_div_sel0 controls the divider for lane 2 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p2_mac_div_sel1 controls the divider for lane 2 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN2" acronym="LANALIGN2" offset="0x508" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P2_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p2_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS2" acronym="LANESTS2" offset="0x50C" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P2_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p2_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="LANECTL3" acronym="LANECTL3" offset="0x540" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P3_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p3_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P3_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p3_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P3_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p3_align will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P3_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p3_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P3_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P3_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P3_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*." range="" rwaccess="RW"/>
    <bitfield id="P3_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P3_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P3_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV3" acronym="LANEDIV3" offset="0x544" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P3_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p3_mac_div_sel0 controls the divider for lane 3 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P3_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p3_mac_div_sel1 controls the divider for lane 3 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN3" acronym="LANALIGN3" offset="0x548" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P3_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p3_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS3" acronym="LANESTS3" offset="0x54C" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P3_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p3_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="DTB_MUX_SEL" acronym="DTB_MUX_SEL" offset="0x5F8" width="32" description="The digital test bus mux select determines the value on the test bus.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DTB_MUX_SEL" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DIAG_TEST" acronym="DIAG_TEST" offset="0x5FC" width="32" description="The Diagnostic Test Register allows the system to validate the read and write of all data bits.">
    <bitfield id="DIAG_REG" width="32" begin="31" end="0" resetval="0x0" description="Diagnostic register." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_RCTRL__XCVR_PSM_CTRL_j" acronym="XCVR_PSM_RCTRL__XCVR_PSM_CTRL_j" offset="0x4000" width="32" description="Power state machine control register Offset = 4000h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_RCTRL_15" width="1" begin="31" end="31" resetval="0x1" description="RX reset active ready : Controls the state the receiver reset is changed to when in the ready power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_14" width="1" begin="30" end="30" resetval="0x0" description="RX reset active calibration : Controls the state the receiver reset is changed to when in the calibration power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_13" width="1" begin="29" end="29" resetval="0x1" description="RX reset active A5 : Controls the state the receiver reset is changed to when in the A5 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_12" width="1" begin="28" end="28" resetval="0x1" description="RX reset active A4 : Controls the state the receiver reset is changed to when in the A4 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_11" width="1" begin="27" end="27" resetval="0x1" description="RX reset active A3 : Controls the state the receiver reset is changed to when in the A3 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_10" width="1" begin="26" end="26" resetval="0x1" description="RX reset active A2 : Controls the state the receiver reset is changed to when in the A2 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_9" width="1" begin="25" end="25" resetval="0x0" description="RX reset active A1 : Controls the state the receiver reset is changed to when in the A1 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_8" width="1" begin="24" end="24" resetval="0x0" description="RX reset active A0 : Controls the state the receiver reset is changed to when in the A0 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_7" width="1" begin="23" end="23" resetval="0x1" description="TX reset active ready : Controls the state the transmitter reset is changed to when in the ready power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_6" width="1" begin="22" end="22" resetval="0x1" description="TX reset active calibration : Controls the state the transmitter reset is changed to when in the calibration power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_5" width="1" begin="21" end="21" resetval="0x1" description="TX reset active A5 : Controls the state the transmitter reset is changed to when in the A5 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_4" width="1" begin="20" end="20" resetval="0x1" description="TX reset active A4 : Controls the state the transmitter reset is changed to when in the A4 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_3" width="1" begin="19" end="19" resetval="0x1" description="TX reset active A3 : Controls the state the transmitter reset is changed to when in the A3 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_2" width="1" begin="18" end="18" resetval="0x1" description="TX reset active A2 : Controls the state the transmitter reset is changed to when in the A2 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_1" width="1" begin="17" end="17" resetval="0x0" description="TX reset active A1 : Controls the state the transmitter reset is changed to when in the A1 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_RCTRL_0" width="1" begin="16" end="16" resetval="0x0" description="TX reset active A0 : Controls the state the transmitter reset is changed to when in the A0 entry power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Bypass A0 in delay from PSM ready : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the PSM ready state to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Bypass A0 in delay from A5 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A5 to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Bypass A0 in delay from A4 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A4 to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Bypass A0 in delay from A3 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A3 to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_10" width="1" begin="10" end="10" resetval="0x0" description="Bypass A0 in delay from A2 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A2 to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_9" width="1" begin="9" end="9" resetval="0x1" description="Bypass A0 in delay from A1 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A1 to the A0 power state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_CTRL_7_1" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Reserved - spare (must remain set to 1'b1)." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_j" acronym="XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_j" offset="0x4004" width="32" description="PSM calibration in delay timer register Offset = 4004h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A0IN_TMR_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A0IN_TMR_11_0" width="12" begin="27" end="16" resetval="0x96" description="A0 in delay state timer value : Value used for the timer when the power state machine is in the A0 in delay state, unless the timer is bypassed under the control of the bypass A0 bits in the Power state machine control register." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CALIN_TMR_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_CALIN_TMR_11_0" width="12" begin="11" end="0" resetval="0x96" description="PSM calibration in delay state timer value : Value used for the timer when the power state machine is in the PSM calibration in delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_j" acronym="XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_j" offset="0x4008" width="32" description="A0 in bypass timer register Offset = 4008h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A1IN_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A1IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x10" description="A1 in delay state timer value : Value used for the timer when the power state machine is in the A1 in delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A0BYP_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A0BYP_TMR_5_0" width="6" begin="5" end="0" resetval="0xA" description="A0 in delay state bypass timer value : Value used for the timer when the power state machine is in the A0 in delay state and the timer is bypassed under the control of the bypass A0 bits in the Power state machine control register." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_j" acronym="XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_j" offset="0x400C" width="32" description="A2 in delay timer register Offset = 400Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A3IN_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A3IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x10" description="A3 in delay state timer value : Value used for the timer when the power state machine is in the A3 in delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A2IN_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A2IN_TMR_5_0" width="6" begin="5" end="0" resetval="0x10" description="A2 in delay state timer value : Value used for the timer when the power state machine is in the A2 in delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_j" acronym="XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_j" offset="0x4010" width="32" description="A4 in delay timer register Offset = 4010h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A5IN_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A5IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x10" description="A5 in delay state timer value : Value used for the timer when the power state machine is in the A5 in delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A4IN_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A4IN_TMR_5_0" width="6" begin="5" end="0" resetval="0x10" description="A4 in delay state timer value : Value used for the timer when the power state machine is in the A4 in delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_j" acronym="XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_j" offset="0x4014" width="32" description="PSM calibration out delay timer register Offset = 4014h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A0OUT_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A0OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A0 out delay state timer value : Value used for the timer when the power state machine is in the A0 out delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_CALOUT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_CALOUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="PSM calibration out delay state timer value : Value used for the timer when the power state machine is in the PSM calibration out delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_j" acronym="XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_j" offset="0x4018" width="32" description="A1 out delay timer register Offset = 4018h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A2OUT_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A2OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A2 out delay state timer value : Value used for the timer when the power state machine is in the A2 out delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A1OUT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A1OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A1 out delay state timer value : Value used for the timer when the power state machine is in the A1 out delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_j" acronym="XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_j" offset="0x401C" width="32" description="A3 out delay timer register Offset = 401Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_A4OUT_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A4OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A4 out delay state timer value : Value used for the timer when the power state machine is in the A4 out delay state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A3OUT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A3OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A3 out delay state timer value : Value used for the timer when the power state machine is in the A3 out delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_j" acronym="XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_j" offset="0x4020" width="32" description="A5 out delay timer register Offset = 4020h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_RDY_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_RDY_TMR_5_0" width="6" begin="21" end="16" resetval="0x10" description="Ready delay state timer value : Value used for the timer when the power state machine is in the ready state." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_A5OUT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_A5OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A5 out delay state timer value : Value used for the timer when the power state machine is in the A5 out delay state." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_ST_0__XCVR_PSM_DIAG_j" acronym="XCVR_PSM_ST_0__XCVR_PSM_DIAG_j" offset="0x4024" width="32" description="Power state machine diagnostic register Offset = 4024h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_ST_0_15_0" width="16" begin="31" end="16" resetval="0x0" description="PSM current state [15:0] : Indicates bits 15:0 of the current state of the power state machine." range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Force calibration exit acknowledge : Setting this bit to 1'b1 forces the psm_cal_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Force A5 exit acknowledge : Setting this bit to 1'b1 forces the psm_a5_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Force A4 exit acknowledge : Setting this bit to 1'b1 forces the psm_a4_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_11" width="1" begin="11" end="11" resetval="0x0" description="Force A3 exit acknowledge : Setting this bit to 1'b1 forces the psm_a3_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_10" width="1" begin="10" end="10" resetval="0x0" description="Force A2 exit acknowledge : Setting this bit to 1'b1 forces the psm_a2_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_9" width="1" begin="9" end="9" resetval="0x0" description="Force A1 exit acknowledge : Setting this bit to 1'b1 forces the psm_a1_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_8" width="1" begin="8" end="8" resetval="0x0" description="Force A0 exit acknowledge : Setting this bit to 1'b1 forces the psm_a0_exit_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_DIAG_6" width="1" begin="6" end="6" resetval="0x0" description="Force calibration entry acknowledge : Setting this bit to 1'b1 forces the psm_cal_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_5" width="1" begin="5" end="5" resetval="0x0" description="Force A5 entry acknowledge : Setting this bit to 1'b1 forces the psm_a5_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_4" width="1" begin="4" end="4" resetval="0x0" description="Force A4 entry acknowledge : Setting this bit to 1'b1 forces the psm_a4_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_3" width="1" begin="3" end="3" resetval="0x0" description="Force A3 entry acknowledge : Setting this bit to 1'b1 forces the psm_a3_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="Force A2 entry acknowledge : Setting this bit to 1'b1 forces the psm_a2_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="Force A1 entry acknowledge : Setting this bit to 1'b1 forces the psm_a1_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="Force A0 entry acknowledge : Setting this bit to 1'b1 forces the psm_a0_entry_ack pin of the power state machine active." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_PSM_ST_1_j" acronym="XCVR_PSM_ST_1_j" offset="0x4028" width="32" description="PSM current state register 1 Offset = 4028h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_ST_1_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_PSM_ST_1_9_0" width="10" begin="9" end="0" resetval="0x0" description="PSM current state [25:16] : Indicates bits 25:16 of the current state of the power state machine." range="" rwaccess="R"/>
  </register>
  <register id="XCVR_PSM_USER_DEF_CTRL_j" acronym="XCVR_PSM_USER_DEF_CTRL_j" offset="0x403C" width="32" description="Power state machine user defined control register Offset = 403Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_PSM_USER_DEF_CTRL_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_USER_DEF_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Force PSM gated clock on: Setting this bit to 1'b1 will force the PSM gated clock on, independent of the internal PSM state machine clock gate controls." range="" rwaccess="RW"/>
    <bitfield id="XCVR_PSM_USER_DEF_CTRL_3_0" width="4" begin="19" end="16" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_j" acronym="TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_j" offset="0x4080" width="32" description="TX coefficient controller control register Offset = 4080h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_PRE_OVRD_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_PRE_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Pre-cursor override enable: When enabled, the pre-cursor field in this register is used to override the pre-cursor value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_PRE_OVRD_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_PRE_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Pre-cursor override value: When enabled by the pre-cursor override enable bit in this register, the value in this field is used to override the pre-cursor value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CTRL_13_12" width="2" begin="13" end="12" resetval="0x2" description="Margin multiplier rounding control: This field controls the rounding function on the margin multiplier." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_11_10" width="2" begin="11" end="10" resetval="0x2" description="LF value multiplier rounding control: This field controls the rounding function on the LF value multiplier." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_9_8" width="2" begin="9" end="8" resetval="0x2" description="Calculated post-emphasis multiplier rounding control: This field controls the rounding function on the calculated post-emphasis multiplier." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_7_6" width="2" begin="7" end="6" resetval="0x2" description="Calculated pre-emphasis multiplier rounding control: This field controls the rounding function on the pre-emphasis multiplier." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Coefficient calculator multiplier rounding control: This field controls the rounding function on the coefficient calculator multiplier." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="De-emphasis control standard mode 3 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="De-emphasis control standard mode 2 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="De-emphasis control standard mode 1 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="De-emphasis control standard mode 0 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_j" acronym="TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_j" offset="0x4084" width="32" description="TX main-cursor override register Offset = 4084h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_POST_OVRD_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_POST_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Post-cursor override enable: When enabled, the post-cursor field in this register is used to override the post-cursor value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_POST_OVRD_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_POST_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Post-cursor override value: When enabled by the post-cursor override enable bit in this register, the value in this field is used to override the post-cursor value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MAIN_OVRD_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MAIN_OVRD_8" width="1" begin="8" end="8" resetval="0x0" description="Main-cursor override enable: When enabled, the main-cursor field in this register is used to override the main-cursor value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MAIN_OVRD_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MAIN_OVRD_5_0" width="6" begin="5" end="0" resetval="0x0" description="Main-cursor override value: When enabled by the main-cursor override enable bit in this register, the value in this field is used to override the main-cursor value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_j" acronym="TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_j" offset="0x4088" width="32" description="TX pre-cursor current value register Offset = 4088h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MAIN_CVAL_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MAIN_CVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Main-cursor value: The value in this field indicates the current value of the main-cursor (C0) coefficient." range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_PRE_CVAL_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_PRE_CVAL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Pre-cursor value: The value in this field indicates the current value of the pre-cursor (C-1) coefficient." range="" rwaccess="R"/>
  </register>
  <register id="TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_j" acronym="TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_j" offset="0x408C" width="32" description="TX post-cursor current value register Offset = 408Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_LF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_LF_MULT_7_0" width="8" begin="23" end="16" resetval="0x2A" description="LF multiplier value: The value in this field specifies the multiplier value used to generate the LF value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_POST_CVAL_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_POST_CVAL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Post-cursor value: The value in this field indicates the current value of the post-cursor (C+1) coefficient." range="" rwaccess="R"/>
  </register>
  <register id="TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_j" acronym="TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_j" offset="0x4090" width="32" description="Calculated pre emphasis multiplier value 00 register Offset = 4090h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_CPRE_MULT_01_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPRE_MULT_01_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated pre emphasis multiplier value 01: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b01." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CPRE_MULT_00_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPRE_MULT_00_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated pre emphasis multiplier value 00: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_j" acronym="TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_j" offset="0x4094" width="32" description="Calculated pre emphasis multiplier value 10 register Offset = 4094h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_CPRE_MULT_11_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPRE_MULT_11_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated pre emphasis multiplier value 11: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b11." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CPRE_MULT_10_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPRE_MULT_10_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated pre emphasis multiplier value 10: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b10." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_j" acronym="TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_j" offset="0x4098" width="32" description="Calculated post emphasis multiplier value 00 register Offset = 4098h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_CPOST_MULT_01_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPOST_MULT_01_7_0" width="8" begin="23" end="16" resetval="0x11" description="Calculated post emphasis multiplier value 01: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis [1:0] = 2'b01." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CPOST_MULT_00_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPOST_MULT_00_7_0" width="8" begin="7" end="0" resetval="0x1C" description="Calculated post emphasis multiplier value 00: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis [1:0] = 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_j" acronym="TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_j" offset="0x409C" width="32" description="Calculated post emphasis multiplier value 10 register Offset = 409Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_CPOST_MULT_11_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPOST_MULT_11_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated post emphasis multiplier value 11: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis [1:0] = 2'b11." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_CPOST_MULT_10_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_CPOST_MULT_10_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated post emphasis multiplier value 10: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis [1:0] = 2'b10." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_j" acronym="TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_j" offset="0x40A0" width="32" description="Margin full swing multiplier value 000 register Offset = 40A0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNFS_MULT_001_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_001_7_0" width="8" begin="23" end="16" resetval="0x0" description="Margin full swing multiplier value 001: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b001 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_000_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_000_7_0" width="8" begin="7" end="0" resetval="0x0" description="Margin full swing multiplier value 000: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b000 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_j" acronym="TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_j" offset="0x40A4" width="32" description="Margin full swing multiplier value 010 register Offset = 40A4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNFS_MULT_011_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_011_7_0" width="8" begin="23" end="16" resetval="0xF" description="Margin full swing multiplier value 011: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b011 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_010_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_010_7_0" width="8" begin="7" end="0" resetval="0x7" description="Margin full swing multiplier value 010: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b010 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_j" acronym="TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_j" offset="0x40A8" width="32" description="Margin full swing multiplier value 100 register Offset = 40A8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNFS_MULT_101_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_101_7_0" width="8" begin="23" end="16" resetval="0x1C" description="Margin full swing multiplier value 101: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b101 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_100_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_100_7_0" width="8" begin="7" end="0" resetval="0x15" description="Margin full swing multiplier value 100: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b100 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_j" acronym="TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_j" offset="0x40AC" width="32" description="Margin full swing multiplier value 110 register Offset = 40ACh + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNFS_MULT_111_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_111_7_0" width="8" begin="23" end="16" resetval="0x2A" description="Margin full swing multiplier value 111: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b111 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_110_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNFS_MULT_110_7_0" width="8" begin="7" end="0" resetval="0x23" description="Margin full swing multiplier value 110: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b110 and tx_low_power_swing_en = 1'b0." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_j" acronym="TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_j" offset="0x40B0" width="32" description="Margin half swing multiplier value 000 register Offset = 40B0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNHS_MULT_001_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_001_7_0" width="8" begin="23" end="16" resetval="0x1C" description="Margin half swing multiplier value 001: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b001 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_000_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_000_7_0" width="8" begin="7" end="0" resetval="0x1C" description="Margin half swing multiplier value 000: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b000 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_j" acronym="TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_j" offset="0x40B4" width="32" description="Margin half swing multiplier value 010 register Offset = 40B4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNHS_MULT_011_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_011_7_0" width="8" begin="23" end="16" resetval="0x24" description="Margin half swing multiplier value 011: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b011 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_010_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_010_7_0" width="8" begin="7" end="0" resetval="0x20" description="Margin half swing multiplier value 010: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b010 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_j" acronym="TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_j" offset="0x40B8" width="32" description="Margin half swing multiplier value 100 register Offset = 40B8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNHS_MULT_101_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_101_7_0" width="8" begin="23" end="16" resetval="0x2C" description="Margin half swing multiplier value 101: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b101 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_100_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_100_7_0" width="8" begin="7" end="0" resetval="0x28" description="Margin half swing multiplier value 100: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b100 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_j" acronym="TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_j" offset="0x40BC" width="32" description="Margin half swing multiplier value 110 register Offset = 40BCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_MGNHS_MULT_111_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_111_7_0" width="8" begin="23" end="16" resetval="0x36" description="Margin half swing multiplier value 111: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b111 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_110_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_MGNHS_MULT_110_7_0" width="8" begin="7" end="0" resetval="0x33" description="Margin half swing multiplier value 110: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b110 and tx_low_power_swing_en = 1'b1." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_j" acronym="TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_j" offset="0x40C0" width="32" description="Preset 0 pre emphasis coefficient multiplier value register Offset = 40C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P1PRE_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P1PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 1 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 1 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P0PRE_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P0PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 0 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 0 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_j" acronym="TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_j" offset="0x40C4" width="32" description="Preset 2 pre emphasis coefficient multiplier value register Offset = 40C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P3PRE_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P3PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 3 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 3 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P2PRE_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P2PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 2 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 2 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_j" acronym="TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_j" offset="0x40C8" width="32" description="Preset 4 pre emphasis coefficient multiplier value register Offset = 40C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P5PRE_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P5PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0xD" description="Preset 5 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 5 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P4PRE_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P4PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 4 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 4 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_j" acronym="TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_j" offset="0x40CC" width="32" description="Preset 6 pre emphasis coefficient multiplier value register Offset = 40CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P7PRE_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P7PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0xD" description="Preset 7 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P6PRE_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P6PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x10" description="Preset 6 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 6 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_j" acronym="TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_j" offset="0x40D0" width="32" description="Preset 8 pre emphasis coefficient multiplier value register Offset = 40D0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P9PRE_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P9PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x16" description="Preset 9 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 9 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P8PRE_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P8PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x10" description="Preset 8 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 pre emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_j" acronym="TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_j" offset="0x40E0" width="32" description="Preset 0 post emphasis coefficient multiplier value register Offset = 40E0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P1POST_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P1POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x16" description="Preset 1 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 1 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P0POST_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P0POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x22" description="Preset 0 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 0 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_j" acronym="TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_j" offset="0x40E4" width="32" description="Preset 2 post emphasis coefficient multiplier value register Offset = 40E4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P3POST_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P3POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x10" description="Preset 3 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 3 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P2POST_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P2POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x1B" description="Preset 2 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 2 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_j" acronym="TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_j" offset="0x40E8" width="32" description="Preset 4 post emphasis coefficient multiplier value register Offset = 40E8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P5POST_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P5POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 5 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 5 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P4POST_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P4POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 4 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 4 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_j" acronym="TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_j" offset="0x40EC" width="32" description="Preset 6 post emphasis coefficient multiplier value register Offset = 40ECh + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P7POST_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P7POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x1B" description="Preset 7 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P6POST_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P6POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 6 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 6 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_j" acronym="TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_j" offset="0x40F0" width="32" description="Preset 8 post emphasis coefficient multiplier value register Offset = 40F0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_TXCC_P9POST_COEF_MULT_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P9POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 9 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 9 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
    <bitfield id="TX_TXCC_P8POST_COEF_MULT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_TXCC_P8POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x10" description="Preset 8 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 post emphasis coefficient value from the FS value." range="" rwaccess="RW"/>
  </register>
  <register id="DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_j" acronym="DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_j" offset="0x4180" width="32" description="Lane fast common mode enable timeout register Offset = 4180h + (j * 400h); where j = 0h to 3h">
    <bitfield id="DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0" width="4" begin="19" end="16" resetval="0x6" description="Lane fast common mode enable sample wait timer value: This specifies the number of reference clock cycles the fast establishment of common mode process will wait between changing the state of the signals controlling the analog common mode sense circuits, and testing the results of the new state." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TO_15" width="1" begin="15" end="15" resetval="0x0" description="Bypass fast establishment of common mode enable: When enabled, the fast establishment of common mode function will be bypassed." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TO_14_12" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TO_11_0" width="12" begin="11" end="0" resetval="0x1F4" description="Lane fast common mode enable timeout value: The usage of the value of this field is a function of the state of the bypass fast establishment of common mode enable bit in this register." range="" rwaccess="RW"/>
  </register>
  <register id="DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_j" acronym="DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_j" offset="0x4184" width="32" description="Lane fast common mode enable margin timer register Offset = 4184h + (j * 400h); where j = 0h to 3h">
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_11_8" width="4" begin="27" end="24" resetval="0x8" description="Common mode sense reference DAC voltage initial test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is checking the initial state of the txda_cm_sense_comp_out signal." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_7_4" width="4" begin="23" end="20" resetval="0xC" description="Common mode sense reference DAC voltage high test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is waiting for the txda_cm_sense_comp_out signal from the analog to be driven high." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_3_0" width="4" begin="19" end="16" resetval="0x4" description="Common mode sense reference DAC voltage low test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is waiting for the txda_cm_sense_comp_out signal from the analog to be driven low." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_MGN_TMR_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0" width="12" begin="11" end="0" resetval="0x96" description="Lane fast common mode enable margin timer value: This specifies the number of reference clock cycles the fast establishment of common mode process will enable all the margin segments for." range="" rwaccess="RW"/>
  </register>
  <register id="DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_j" acronym="DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_j" offset="0x4188" width="32" description="Transmitter LFPS control register Offset = 4188h + (j * 400h); where j = 0h to 3h">
    <bitfield id="DRV_DIAG_RCVDET_TUNE_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_RCVDET_TUNE_4" width="1" begin="20" end="20" resetval="0x0" description="Receiver detect comparators output and or control: This bit controls how the receiver detect comparators are used to drive the txda_rcvdet_detected_n signal to the digital." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_RCVDET_TUNE_3_0" width="4" begin="19" end="16" resetval="0xC" description="Receiver detect reference DAC voltage: This field sets the receiver detect reference voltage for the receiver detect comparator." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_LFPS_CTRL_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_LFPS_CTRL_7_0" width="8" begin="7" end="0" resetval="0xF" description="LFPS half period clocks: Specifies the number of clock cycles required to implement one half of a LFPS period, by the transmitter LFPS controller." range="" rwaccess="RW"/>
  </register>
  <register id="DRV_DIAG_TX_DRV_j" acronym="DRV_DIAG_TX_DRV_j" offset="0x418C" width="32" description="TX driver diagnostic register Offset = 418Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_TX_DRV_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_TX_DRV_7" width="1" begin="7" end="7" resetval="0x1" description="TX boost enable: Increases the transmitter amplitude for fast data transitions, by controlling the txda_drv_boost_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_TX_DRV_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_TX_DRV_5_4" width="2" begin="5" end="4" resetval="0x2" description="TX boost tune: Controls the transmitter boost amplitude when the transmitter boost function is enabled using the TX boost enable bit in this register, by controlling the txda_drv_boost_tune signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_TX_DRV_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_DIAG_TX_DRV_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver pull up control: When the pre-driver is disabled, this bit controls the state of the pre-driver output, by controlling the txda_drv_predrv_pullup signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="DRV_DIAG_TX_DRV_0" width="1" begin="0" end="0" resetval="0x1" description="TX driver margin type: Selects the margining type the driver will operate in, by controlling the txda_drv_margin_type signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_j" acronym="XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_j" offset="0x41C0" width="32" description="Transceiver power island control timer register Offset = 41C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PWRI_TMR_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_PWRI_TMR_12_8" width="5" begin="12" end="8" resetval="0x5" description="Power enable phase 2 timer value: This specifies the number of PSM clock cycles the power island control state machines in the transceiver will wait in the power phase 2 enable states, in order to allow enough time for the second phase of the switched domain to power up, before deactivating the isolation functions." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PWRI_TMR_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_PWRI_TMR_4_0" width="5" begin="4" end="0" resetval="0x5" description="Power enable phase 1 timer value: This specifies the number of PSM clock cycles the power island control state machines in the transceiver will wait in the power phase 1 enable states, in order to allow enough time for the first phase of the switched domain to power up, before enabling the second phase of the power up." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_j" acronym="XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_j" offset="0x41C4" width="32" description="Transceiver transceiver calibration power island control status register Offset = 41C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_13_12" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x24" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XCAL_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x24" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_j" acronym="XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_j" offset="0x41C8" width="32" description="Transceiver transceiver data path power island control status register Offset = 41C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Digital PLL clock select standard mode 3: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_13_12" width="2" begin="29" end="28" resetval="0x0" description="Digital PLL data rate divider standard mode 3 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_11_10" width="2" begin="27" end="26" resetval="0x0" description="Digital PLL clock select standard mode 2: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Digital PLL data rate divider standard mode 2 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Digital PLL clock select standard mode 1: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_5_4" width="2" begin="21" end="20" resetval="0x1" description="Digital PLL data rate divider standard mode 1 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_3_2" width="2" begin="19" end="18" resetval="0x0" description="Digital PLL clock select standard mode 0: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PLLDRC_CTRL_1_0" width="2" begin="17" end="16" resetval="0x2" description="Digital PLL data rate divider standard mode 0 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_STAT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XDP_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x24" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine." range="" rwaccess="R"/>
  </register>
  <register id="XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_j" acronym="XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_j" offset="0x41CC" width="32" description="Transceiver high speed clock select register Offset = 41CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_HSCLK_DIV_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_14_12" width="3" begin="30" end="28" resetval="0x0" description="Transceiver clock divider select standard mode 3: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_11" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_10_8" width="3" begin="26" end="24" resetval="0x0" description="Transceiver clock divider select standard mode 2: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_6_4" width="3" begin="22" end="20" resetval="0x0" description="Transceiver clock divider select standard mode 1: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_DIV_2_0" width="3" begin="18" end="16" resetval="0x1" description="Transceiver clock divider select standard mode 0: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_13_12" width="2" begin="13" end="12" resetval="0x0" description="High speed clock select standard mode 3: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_clk_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_9_8" width="2" begin="9" end="8" resetval="0x0" description="High speed clock select standard mode 2: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_clk_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_5_4" width="2" begin="5" end="4" resetval="0x0" description="High speed clock select standard mode 1: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_clk_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_HSCLK_SEL_1_0" width="2" begin="1" end="0" resetval="0x0" description="High speed clock select standard mode 0: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_clk_sel signal to the analog, as specified below." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_j" acronym="XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_j" offset="0x41D0" width="32" description="TX clock control register Offset = 41D0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="RX deserializer clock invert: This bit is used to optionally invert the deserializer clock (rxda_des_clk) for diagnostic purposes." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="RX 2x clock enable: This bit enables the receiver 2x clock function, by driving the rxda_des_clk_2x_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="RX PI E path clock select: Controls which PI clock drives the E path clocks, by driving the rxda_pi_i_drv_e_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_12_8" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="PI output clock divider enable standard mode 3: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="PI output clock divider enable standard mode 2: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="PI output clock divider enable standard mode 1: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="PI output clock divider enable standard mode 0: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RXCLK_CTRL_3_0" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_TXCLK_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="TX serializer clock invert: This bit is used to optionally invert the serializer clock (txda_ser_clk) for diagnostic purposes." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_TXCLK_CTRL_14_0" width="15" begin="14" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_j" acronym="XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_j" offset="0x41D4" width="32" description="Transceiver bidirectional control register Offset = 41D4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_PSC_OVRD_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_PSC_OVRD_3" width="1" begin="19" end="19" resetval="0x0" description="Receiver DFE enable mask value standard mode 3: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PSC_OVRD_2" width="1" begin="18" end="18" resetval="0x1" description="Receiver DFE enable mask value standard mode 2: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PSC_OVRD_1" width="1" begin="17" end="17" resetval="0x1" description="Receiver DFE enable mask value standard mode 1: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_PSC_OVRD_0" width="1" begin="16" end="16" resetval="0x0" description="Receiver DFE enable mask value standard mode 0: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_7" width="1" begin="7" end="7" resetval="0x1" description="Receiver enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_6" width="1" begin="6" end="6" resetval="0x1" description="Receiver enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_5" width="1" begin="5" end="5" resetval="0x1" description="Receiver enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Receiver enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Transmitter enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Transmitter enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Transmitter enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_BIDI_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Transmitter enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_j" acronym="XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_j" offset="0x41D8" width="32" description="Transceiver control reset diagnostic register Offset = 41D8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_XCVR_CLK_CTRL_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_XCVR_CLK_CTRL_5_0" width="6" begin="21" end="16" resetval="0xD" description="Transceiver clock enable delay timer value: This specifies the number of xcvr_psm_clk clock cycles that the transceiver high speed clock reset release state machine will wait between when it drives the analog transceiver clock enable signal active, and when it will initiate the process to release the reset for this clock." range="" rwaccess="RW"/>
    <bitfield id="XCVR_DIAG_RST_DIAG_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_RST_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="Current state of the tx_coef_calc_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_RST_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="Current state of the xcvr_psm_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="XCVR_DIAG_RST_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="Current state of the xcvr_ref_clk_reset_n reset." range="" rwaccess="R"/>
  </register>
  <register id="XCVR_DIAG_DCYA_j" acronym="XCVR_DIAG_DCYA_j" offset="0x41DC" width="32" description="Transceiver digital cover your alternatives register Offset = 41DCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_DIAG_DCYA_15_0" width="16" begin="31" end="16" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="TX_PSC_A1__TX_PSC_A0_j" acronym="TX_PSC_A1__TX_PSC_A0_j" offset="0x4200" width="32" description="Transmitter A0 power state definition register Offset = 4200h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_PSC_A1_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="TX serializer enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control: Specifies which power states the tx_cmn_mode_en_ext signal is considered valid in and can be used to force the driver to continue to be in the common mode state." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active: Setting this bit forces the txda_lfps_sel signal going to the analog to be driven active." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable: Enables the LFPS clock gate when an LFPS clock is required." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode: Enables a low current consumption mode within the common mode voltage circuit in the driver, via the txda_drv_idle_lowi_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_6" width="1" begin="6" end="6" resetval="0x1" description="Transmitter mission mode enable: Enables the analog circuits in the driver required to run in mission mode, via the txda_drv_mission_en signal going to the analog." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable: Enables the common mode voltage circuits in the driver." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="TX driver enable: Enables the transmitter driver, via the H bridge driver controller." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1): Enables the transmitter circuits related to the post-emphasis function." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1): Enables the transmitter circuits related to the pre-emphasis function." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable: Enables the transmitter pre-driver, driver data selection MUX, and receiver detect." range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="TX serializer enable: Enables the serializer and related clock divider circuits." range="" rwaccess="RW"/>
  </register>
  <register id="TX_PSC_A3__TX_PSC_A2_j" acronym="TX_PSC_A3__TX_PSC_A2_j" offset="0x4204" width="32" description="Transmitter A2 power state definition register Offset = 4204h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_PSC_A3_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x1" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
  </register>
  <register id="TX_PSC_A5__TX_PSC_A4_j" acronym="TX_PSC_A5__TX_PSC_A4_j" offset="0x4208" width="32" description="Transmitter A4 power state definition register Offset = 4208h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_PSC_A5_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A5_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_10" width="1" begin="26" end="26" resetval="0x0" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_7" width="1" begin="23" end="23" resetval="0x0" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_5" width="1" begin="21" end="21" resetval="0x0" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_3" width="1" begin="19" end="19" resetval="0x0" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_2" width="1" begin="18" end="18" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_1" width="1" begin="17" end="17" resetval="0x0" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A5_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_A4_11" width="1" begin="11" end="11" resetval="0x1" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_5" width="1" begin="5" end="5" resetval="0x0" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_3" width="1" begin="3" end="3" resetval="0x0" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_2" width="1" begin="2" end="2" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_1" width="1" begin="1" end="1" resetval="0x0" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_A4_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
  </register>
  <register id="TX_PSC_RDY__TX_PSC_CAL_j" acronym="TX_PSC_RDY__TX_PSC_CAL_j" offset="0x420C" width="32" description="Transmitter calibration power state definition register Offset = 420Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_PSC_RDY_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_RDY_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_10" width="1" begin="26" end="26" resetval="0x0" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_3" width="1" begin="19" end="19" resetval="0x0" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_2" width="1" begin="18" end="18" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_1" width="1" begin="17" end="17" resetval="0x0" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_RDY_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PSC_CAL_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_3" width="1" begin="3" end="3" resetval="0x0" description="TX post-emphasis enable (C+1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_2" width="1" begin="2" end="2" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_1" width="1" begin="1" end="1" resetval="0x0" description="TX pre-driver enable" range="" rwaccess="RW"/>
    <bitfield id="TX_PSC_CAL_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="" rwaccess="RW"/>
  </register>
  <register id="TX_RCVDET_OVRD__TX_RCVDET_CTRL_j" acronym="TX_RCVDET_OVRD__TX_RCVDET_CTRL_j" offset="0x4240" width="32" description="Transmit receiver detect control register Offset = 4240h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_RCVDET_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Receiver detect override enable: Activation (1'b1) of this register bit enables the tx_rcv_detected output from the receiver detect state machine to be driven directly by the receiver detect override bit in this register." range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Receiver detect override: When the receiver detect override enable bit in this register is active (1'b1), this bit will directly control the tx_rcv_detected output from the receiver detect state machine." range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_OVRD_13_0" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_RCVDET_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start receiver detect: Activating (1'b1) this bit will start the receiver detect process." range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Receiver detect process done: This bit will be set to 1'b1 when the receiver detect process is complete." range="" rwaccess="R"/>
    <bitfield id="TX_RCVDET_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Receiver detected: When the receiver detect process is complete, this register bit will indicate the current state of the tx_rcv_detected pin." range="" rwaccess="R"/>
    <bitfield id="TX_RCVDET_CTRL_12_0" width="13" begin="12" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_j" acronym="TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_j" offset="0x4244" width="32" description="Transmit receiver detect enable timer register Offset = 4244h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_RCVDET_ST_TMR_15_0" width="16" begin="31" end="16" resetval="0x9C4" description="Start wait time value: This is the number of clocks the receiver detect state machine waits between driving the txda_rcvdet_start signal active and checking the results on the txda_rcvdet_detected_n signal coming from the analog." range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_EN_TMR_15_0" width="16" begin="15" end="0" resetval="0x0" description="Enable wait time value: This is the number of clocks the receiver detect state machine waits between driving the txda_rcvdet_en signal active and driving the txda_rcvdet_start signal active going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="TX_BIST_UDDWR__TX_BIST_CTRL_j" acronym="TX_BIST_UDDWR__TX_BIST_CTRL_j" offset="0x4280" width="32" description="Transmit BIST control register Offset = 4280h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_BIST_UDDWR_15_10" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BIST_UDDWR_9_0" width="10" begin="25" end="16" resetval="0x0" description="Transmitter BIST user defined data: Writing a data word to this field will result in that data word being placed in the next available position in the transmitter BIST user defined data FIFO." range="" rwaccess="W"/>
    <bitfield id="TX_BIST_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BIST_CTRL_11_8" width="4" begin="11" end="8" resetval="0x0" description="Transmitter BIST mode: Controls which mode the BIST will operate in." range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_CTRL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BIST_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Transmitter BIST force error: When this bit transitions from 1'b0 to 1'b1, the transmit BIST controller will force an error to be transmitted from the BIST logic, by inverting one of the parallel data bits." range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_CTRL_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BIST_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Transmitter BIST user defined data FIFO clear: Writing a 1'b1 to this bit will clear the transmitter BIST user defined data FIFO." range="" rwaccess="W"/>
    <bitfield id="TX_BIST_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Transmitter BIST enable: This bit enables the transmitter BIST function." range="" rwaccess="RW"/>
  </register>
  <register id="TX_BIST_SEED1__TX_BIST_SEED0_j" acronym="TX_BIST_SEED1__TX_BIST_SEED0_j" offset="0x4284" width="32" description="Transmit BIST PRBS seed 0 register Offset = 4284h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_BIST_SEED1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BIST_SEED1_14_0" width="15" begin="30" end="16" resetval="0x0" description="Transmitter BIST PRBS seed (30:16): When the BIST is in PRBS mode, this field provides a seed for the PRBS, such that different lanes can have different BIST patterns." range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_SEED0_15_0" width="16" begin="15" end="0" resetval="0x1" description="Transmitter BIST PRBS seed (15:0): When the BIST is in PRBS mode, this field provides a seed for the PRBS, such that different lanes can have different BIST patterns." range="" rwaccess="RW"/>
  </register>
  <register id="TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_j" acronym="TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_j" offset="0x43C0" width="32" description="TX sync FIFO diagnostic control register Offset = 43C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_DIAG_SFIFO_TMR_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_SFIFO_TMR_13_8" width="6" begin="29" end="24" resetval="0x6" description="FIFO alignment settle delay: This field specifies the number of clocks to wait for a prior change to the enqueue pointer to complete before initiating the check phase of the alignment procedure in the sync FIFO." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_SFIFO_TMR_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_SFIFO_TMR_5_0" width="6" begin="21" end="16" resetval="0xC" description="FIFO alignment detect delay: This field specifies the number of clocks to wait in the delay state for each phase of the alignment procedure in the sync FIFO." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_15_5" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="FIFO enqueue pointer bump: This bit can be used to decrement the enqueue pointer relative to the dequeue pointer, for diagnostic purposes." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="FIFO pointers overlapping: This bit indicates that the current enqueue and dequeue pointers have been detected as overlapping." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="FIFO alignment acknowledge: This bit indicates that the FIFO alignment process is complete, as initiated either automatically by the hardware of the FIFO alignment enable override bits in this register." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="FIFO alignment enable override enable: This bit enables the FIFO alignment enable override register to drive the fifo_align_en pin of the FIFO directly for diagnostic purposes." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_SFIFO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="FIFO alignment enable override: When enabled by the FIFO alignment enable override enable bit in this register, this bit directly controls the fifo_align_en pin of the FIFO to provide a means of running the FIFO alignment function for diagnostic purposes." range="" rwaccess="RW"/>
  </register>
  <register id="TX_DIAG_ELEC_IDLE_j" acronym="TX_DIAG_ELEC_IDLE_j" offset="0x43C4" width="32" description="TX electrical idle diagnostic register Offset = 43C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_ELEC_IDLE_15_12" width="4" begin="15" end="12" resetval="0x4" description="TX electrical idle exit delay 16 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when exiting the electrical idle state for 16 bit data width modes." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_ELEC_IDLE_11_8" width="4" begin="11" end="8" resetval="0x4" description="TX electrical idle entry delay 16 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when entering the electrical idle state for 16 bit data width modes." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_ELEC_IDLE_7_4" width="4" begin="7" end="4" resetval="0x3" description="TX electrical idle exit delay 20 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when exiting the electrical idle state for 20 bit data width modes." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_ELEC_IDLE_3_0" width="4" begin="3" end="0" resetval="0x3" description="TX electrical idle entry delay 20 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when entering the electrical idle state for 20 bit data width modes." range="" rwaccess="RW"/>
  </register>
  <register id="TX_DIAG_RST_DIAG_j" acronym="TX_DIAG_RST_DIAG_j" offset="0x43C8" width="32" description="Transmitter control reset diagnostic register Offset = 43C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_DIAG_RST_DIAG_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the txda_tx_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the tx_dig_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the tx_sync_fifo_deq_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the tx_sync_fifo_enq_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the tx_lfps_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="TX_DIAG_ACYA__TX_DIAG_DCYA_j" acronym="TX_DIAG_ACYA__TX_DIAG_DCYA_j" offset="0x43CC" width="32" description="Transmitter digital cover your alternatives register Offset = 43CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="TX_DIAG_ACYA_15_1" width="15" begin="31" end="17" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_ACYA_0" width="1" begin="16" end="16" resetval="0x0" description="HBDC latch control: Controls the state of the latches associated with the H bridge driver controller related signals in the H bridge driver encoder logic digital in the transmitter analog, as well as the boost enable and level control signals." range="" rwaccess="RW"/>
    <bitfield id="TX_DIAG_DCYA_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
  </register>
  <register id="RX_PSC_A1__RX_PSC_A0_j" acronym="RX_PSC_A1__RX_PSC_A0_j" offset="0x8000" width="32" description="Receiver A0 power state definition register Offset = 8000h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_PSC_A1_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A1_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x1" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x1" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x1" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="RX enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A0_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control: Specifies which power states the rx_sig_det_en_ext signal is considered valid in and can be used to force the signal detect functions to remain on." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable: Enables the receiver signal detect filter function in the digital receiver controller." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable: Enables the receiver LFPS detect filter function in the digital receiver controller." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable: Enables the receiver signal detect function." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="RX equalizer engine enable: Specifies which power state the REE runs in." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable: Enables the receiver DFE equalization circuits, via the rxda_dfe_eq_enable signal." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable: Enables the receiver circuits related to the PI and associated clocking components." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only) : Enables the receiver circuits related to the eye plot PI and e path deserializer for calibration and eye surf." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable: Enables the receiver circuits related to the CDRLF, Sampler, FE, and Deserializer." range="" rwaccess="RW"/>
  </register>
  <register id="RX_PSC_A3__RX_PSC_A2_j" acronym="RX_PSC_A3__RX_PSC_A2_j" offset="0x8004" width="32" description="Receiver A2 power state definition register Offset = 8004h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_PSC_A3_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A3_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A2_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x0" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x0" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="RX enable" range="" rwaccess="RW"/>
  </register>
  <register id="RX_PSC_A5__RX_PSC_A4_j" acronym="RX_PSC_A5__RX_PSC_A4_j" offset="0x8008" width="32" description="Receiver A4 power state definition register Offset = 8008h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_PSC_A5_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A5_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A5_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_A4_12" width="1" begin="12" end="12" resetval="0x1" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_11" width="1" begin="11" end="11" resetval="0x0" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_8" width="1" begin="8" end="8" resetval="0x0" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_3" width="1" begin="3" end="3" resetval="0x0" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_2" width="1" begin="2" end="2" resetval="0x0" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_A4_0" width="1" begin="0" end="0" resetval="0x0" description="RX enable" range="" rwaccess="RW"/>
  </register>
  <register id="RX_PSC_RDY__RX_PSC_CAL_j" acronym="RX_PSC_RDY__RX_PSC_CAL_j" offset="0x800C" width="32" description="Receiver calibration power state definition register Offset = 800Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_PSC_RDY_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_RDY_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_RDY_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PSC_CAL_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_11" width="1" begin="11" end="11" resetval="0x0" description="RX signal detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable." range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_1" width="1" begin="1" end="1" resetval="0x1" description="RX e path enable (calibration and eye surf only)" range="" rwaccess="RW"/>
    <bitfield id="RX_PSC_CAL_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable" range="" rwaccess="RW"/>
  </register>
  <register id="RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_j" acronym="RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_j" offset="0x8080" width="32" description="Signal detect calibration 0 control register Offset = 8080h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL0_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the codes determined during the automatic calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the rxda_sd_cal_0_en enable and the rxda_sd_cal_0_clk clock." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_OVRD_13_5" width="9" begin="29" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic calibration process." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (rxda_sd_cal_0_comp)." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_CTRL_11_5" width="7" begin="11" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process." range="" rwaccess="R"/>
  </register>
  <register id="RX_SDCAL0_TUNE__RX_SDCAL0_START_j" acronym="RX_SDCAL0_TUNE__RX_SDCAL0_START_j" offset="0x8084" width="32" description="Signal detect calibration 0 start register Offset = 8084h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL0_TUNE_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_START_14_5" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_START_4_0" width="5" begin="4" end="0" resetval="0x0" description="Start calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_j" acronym="RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_j" offset="0x8088" width="32" description="Signal detect calibration 0 initialization timer register Offset = 8088h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL0_ITER_TMR_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x7D" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL0_INIT_TMR_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL0_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x19" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_j" acronym="RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_j" offset="0x8090" width="32" description="Signal detect calibration 1 control register Offset = 8090h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL1_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the calibration code determined during the automatic calibration process to be overridden." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the rxda_sd_cal_1_en enable and the rxda_sd_cal_1_clk clock." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_OVRD_13_5" width="9" begin="29" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic calibration process." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (rxda_sd_cal_0_comp)." range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_CTRL_11_5" width="7" begin="11" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process." range="" rwaccess="R"/>
  </register>
  <register id="RX_SDCAL1_TUNE__RX_SDCAL1_START_j" acronym="RX_SDCAL1_TUNE__RX_SDCAL1_START_j" offset="0x8094" width="32" description="Signal detect calibration 1 start register Offset = 8094h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL1_TUNE_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_START_14_5" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_START_4_0" width="5" begin="4" end="0" resetval="0x0" description="Start calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_j" acronym="RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_j" offset="0x8098" width="32" description="Signal detect calibration 1 initialization timer register Offset = 8098h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SDCAL1_ITER_TMR_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x7D" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked." range="" rwaccess="RW"/>
    <bitfield id="RX_SDCAL1_INIT_TMR_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SDCAL1_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x19" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SAMP_DAC_CTRL_j" acronym="RX_SAMP_DAC_CTRL_j" offset="0x80B0" width="32" description="Sampler error DAC control register Offset = 80B0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_SAMP_DAC_CTRL_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SAMP_DAC_CTRL_5_0" width="6" begin="5" end="0" resetval="0x14" description="Sampler error DAC value: Specifies the input value to the sampler error DAC." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_IPP_STAT__RX_SLC_CTRL_j" acronym="RX_SLC_IPP_STAT__RX_SLC_CTRL_j" offset="0x80C0" width="32" description="RX sampler latch calibration control register Offset = 80C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_IPP_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="I even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPP_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="I odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start RX sampler latch calibration: Activating (1'b1) this bit will start the RX sampler latch calibration process." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="RX sampler latch calibration process done: This bit will be set to 1'b1 when the RX sampler latch calibration process is complete." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_CTRL_13_2" width="12" begin="13" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_CTRL_1_0" width="2" begin="1" end="0" resetval="0x1" description="RX sampler latch calibration scaler: This field specifies the scaler value used for the input data accumulator." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_j" acronym="RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_j" offset="0x80C4" width="32" description="RX sampler latch calibration I predictive positive override register Offset = 80C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_IPM_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="I even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPM_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="I odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="I even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="I even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="I odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="I odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_j" acronym="RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_j" offset="0x80C8" width="32" description="RX sampler latch calibration I predictive negative override register Offset = 80C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_QPP_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="Q even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPP_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="Q odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_IPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="I eve latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="I even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="I odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_IPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="I odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_j" acronym="RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_j" offset="0x80CC" width="32" description="RX sampler latch calibration Q predictive positive override register Offset = 80CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_QPM_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="Q even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPM_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="Q odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Q even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Q even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_j" acronym="RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_j" offset="0x80D0" width="32" description="RX sampler latch calibration Q predictive negative override register Offset = 80D0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_EPP_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="e even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPP_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="e odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_QPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Q even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Q even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_QPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_j" acronym="RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_j" offset="0x80D4" width="32" description="RX sampler latch calibration e predictive positive override register Offset = 80D4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_EPM_STAT_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="e even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e even latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPM_STAT_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="e odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e odd latch in the analog sampler component." range="" rwaccess="R"/>
    <bitfield id="RX_SLC_EPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="e even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="e even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="e odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="e odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_j" acronym="RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_j" offset="0x80D8" width="32" description="RX sampler latch calibration e predictive negative override register Offset = 80D8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_INIT_TMR_15_0" width="16" begin="31" end="16" resetval="0x10" description="RX sampler latch calibration initialization timer value : This is the value that will be used for the RX sampler latch calibration initialization timer, which controls the time the rxda_sampler_latch_cal_en is held active prior to the individual calibration processes being kicked off." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="e even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="e even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e even sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="e odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e odd sampler latch." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_EPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="e odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e odd sampler latch." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_j" acronym="RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_j" offset="0x80DC" width="32" description="RX sampler latch calibration run timer value register Offset = 80DCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SLC_DIAG_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Diagnostic control enable : This bit enables the selected RX sampler latch calibration data sub module for diagnostic purposes." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIAG_CTRL_14_7" width="8" begin="30" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_DIAG_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="Voter override neg : When enabled using the voter override enable bit in this register, writing a 1'b1 in this register bit will force the voter in the selected RX sampler latch calibration data sub module to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIAG_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Voter override pos : When enabled using the voter override enable bit in this register, writing a 1'b1 in this register bit will force the voter in the selected RX sampler latch calibration data sub module to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIAG_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will enable the voter override function in the selected RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIAG_CTRL_3_0" width="4" begin="19" end="16" resetval="0x0" description="Diagnostic control override select : Selects the RX sampler latch calibration data sub module to enable for diagnostic and verification purposes." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_RUN_TMR_15_0" width="16" begin="15" end="0" resetval="0xA000" description="RX sampler latch calibration run timer value : This is the value that will be used for the RX sampler latch calibration run timer, which controls the run time for each calibration process." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SLC_DIS_j" acronym="RX_SLC_DIS_j" offset="0x80E0" width="32" description="RX sampler latch calibration disable register Offset = 80E0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_DIS_14" width="1" begin="14" end="14" resetval="0x0" description="e even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e even negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_13" width="1" begin="13" end="13" resetval="0x0" description="q even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q even negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_12" width="1" begin="12" end="12" resetval="0x0" description="i even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i even negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_11" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_DIS_10" width="1" begin="10" end="10" resetval="0x0" description="e even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e even positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_9" width="1" begin="9" end="9" resetval="0x0" description="q even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q even positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_8" width="1" begin="8" end="8" resetval="0x0" description="i even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i even positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_DIS_6" width="1" begin="6" end="6" resetval="0x0" description="e odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e odd negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_5" width="1" begin="5" end="5" resetval="0x0" description="q odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q odd negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_4" width="1" begin="4" end="4" resetval="0x0" description="i odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i odd negative coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SLC_DIS_2" width="1" begin="2" end="2" resetval="0x0" description="e odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e odd positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_1" width="1" begin="1" end="1" resetval="0x0" description="q odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q odd positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
    <bitfield id="RX_SLC_DIS_0" width="1" begin="0" end="0" resetval="0x0" description="i odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i odd positive coefficient RX sampler latch calibration data sub module." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CDRLF_CNFG2__RX_CDRLF_CNFG_j" acronym="RX_CDRLF_CNFG2__RX_CDRLF_CNFG_j" offset="0x8100" width="32" description="CDRLF configuration register Offset = 8100h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_CDRLF_CNFG2_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_CNFG2_14" width="1" begin="30" end="30" resetval="0x0" description="CDRLF second order loop integrator max clear enable: This signal enables the function in the CDRLF where the second order loop integrator is cleared when it reaches the maximum value." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_13" width="1" begin="29" end="29" resetval="0x0" description="CDRLF fast phase lock locked detected: This register bit is the current status of the fphl_locked pin on the CDRLF, and indicates the fast phase lock process is complete." range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_CNFG2_12" width="1" begin="28" end="28" resetval="0x0" description="CDRLF fast phase lock diagnostic enable: This register bit can control the fphl_start pin on the CDRLF." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_11" width="1" begin="27" end="27" resetval="0x1" description="CDRLF fast phase lock enabled by signal detect: When active, signal detect will control the fphl_start pin on the CDRLF." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_10" width="1" begin="26" end="26" resetval="0x0" description="CDRLF reset on CDRLF PM Accumulator Max: Activating (1'b1) this bit will force the CDRLF to be reset when the PM accumulator in the CDRLF reaches is maximum absolute value (the largest positive or negative value)." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_9" width="1" begin="25" end="25" resetval="0x1" description="CDRLF freeze on electrical idle detect: Activating (1'b1) this bit will force the CDRLF to be freeze in its current state when the receiver signal detect detects an electrical idle." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_8" width="1" begin="24" end="24" resetval="0x0" description="CDRLF reset on electrical idle detect: Activating (1'b1) this bit will force the CDRLF to be reset when the receiver signal detect detects an electrical idle." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG2_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_CNFG2_5_0" width="6" begin="21" end="16" resetval="0x33" description="CDRLF second order loop integrator threshold : This value is the maximum magnitude the CDRLF second order loop integrator will be allowed to go to." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_15" width="1" begin="15" end="15" resetval="0x0" description="CDLRF reset hold: When active (1'b1), the CDRLF will be held in reset beyond the time that it would normally be released by its asynchronous release signals." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_14_12" width="3" begin="14" end="12" resetval="0x0" description="CDRLF diagnostic mode control: This field controls the information driven on the rx_pi_val_ln_{15:0}[7:0] signal, when in diagnostics mode." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_11" width="1" begin="11" end="11" resetval="0x0" description="CDRLF second order loop disable: Activating (1'b1) this bit will disable the CDRLF second order loop." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_10_6" width="5" begin="10" end="6" resetval="0x6" description="CDRLF second order loop sigma delta update rate: This is the value that is added to or subtracted from the second order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_5" width="1" begin="5" end="5" resetval="0x0" description="CDRLF first order loop disable: Activating (1'b1) this bit will disable the CDRLF first order loop." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG_4_0" width="5" begin="4" end="0" resetval="0xC" description="CDRLF first order loop sigma delta update rate: This is the value that is added to or subtracted from the first order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_j" acronym="RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_j" offset="0x8104" width="32" description="CDRLF configuration register 3 Offset = 8104h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_CDRLF_MGN_DIAG_15_3" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_MGN_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="CDRLF PI override down : When the CDRLF PI override enable function is enabled, writing a 1'b1 to this bit will force a down to be generated in the CDRLF PI interface logic." range="" rwaccess="W"/>
    <bitfield id="RX_CDRLF_MGN_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="CDRLF PI override up : When the CDRLF PI override enable function is enabled, writing a 1'b1 to this bit will force an up to be generated in the CDRLF PI interface logic." range="" rwaccess="W"/>
    <bitfield id="RX_CDRLF_MGN_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="CDRLF PI override enable : Setting this bit to 1'b1 will enable the CDRLF PI override function, which will allow ups and downs to be forced to the CDRLF PI interface logic from the up and down override bits in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG3_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_CNFG3_3" width="1" begin="3" end="3" resetval="0x0" description="CDRLF data filter enable standard mode 3 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG3_2" width="1" begin="2" end="2" resetval="0x0" description="CDRLF data filter enable standard mode 2 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG3_1" width="1" begin="1" end="1" resetval="0x1" description="CDRLF data filter enable standard mode 1 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_CNFG3_0" width="1" begin="0" end="0" resetval="0x1" description="CDRLF data filter enable standard mode 0 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_j" acronym="RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_j" offset="0x8108" width="32" description="CDRLF fast phase lock timer value register 0 Offset = 8108h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_CDRLF_FPL_TMR1_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_FPL_TMR1_11_8" width="4" begin="27" end="24" resetval="0x7" description="Fast phase lock timer trigger 1 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the first time it is in that state." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_FPL_TMR1_7_4" width="4" begin="23" end="20" resetval="0x3" description="Fast phase lock timer trigger 2 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the second time it is in that state." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_FPL_TMR1_3_0" width="4" begin="19" end="16" resetval="0x1" description="Fast phase lock timer trigger 3 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the third time it is in that state." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_FPL_TMR0_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_CDRLF_FPL_TMR0_7_4" width="4" begin="7" end="4" resetval="0x7" description="Fast phase lock timer accumulate state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the accumulate state." range="" rwaccess="RW"/>
    <bitfield id="RX_CDRLF_FPL_TMR0_3_0" width="4" begin="3" end="0" resetval="0x1" description="Fast phase lock timer delay state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the delay state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_j" acronym="RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_j" offset="0x8120" width="32" description="Receiver signal detect filter high to low filter timer register Offset = 8120h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SIGDET_HL_DLY_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_HL_DLY_TMR_5_0" width="6" begin="21" end="16" resetval="0x0" description="Signal detect filter high to low delay timer value: This is the value loaded into the delay timer in the signal detect high to low filter circuit." range="" rwaccess="RW"/>
    <bitfield id="RX_SIGDET_HL_FILT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_HL_FILT_TMR_5_0" width="6" begin="5" end="0" resetval="0xC" description="Signal detect filter high to low filter timer value: This is the value loaded into the filter timer in the signal detect high to low filter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_j" acronym="RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_j" offset="0x8124" width="32" description="Receiver signal detect filter high to low min timer register Offset = 8124h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SIGDET_HL_INIT_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_HL_INIT_TMR_5_0" width="6" begin="21" end="16" resetval="0x28" description="Signal detect init timer value: This is the value loaded into the initialization timer in the signal detect filter high to low filter circuit." range="" rwaccess="RW"/>
    <bitfield id="RX_SIGDET_HL_MIN_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_HL_MIN_TMR_5_0" width="6" begin="5" end="0" resetval="0x0" description="Signal detect filter high to low min timer value: This is the value loaded into the min timer in the signal detect high to low filter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_j" acronym="RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_j" offset="0x8128" width="32" description="Receiver signal detect filter low to high filter timer register Offset = 8128h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SIGDET_LH_DLY_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_LH_DLY_TMR_5_0" width="6" begin="21" end="16" resetval="0x0" description="Signal detect filter low to high min timer value: This is the value loaded into the min timer in the signal detect low to high filter circuit." range="" rwaccess="RW"/>
    <bitfield id="RX_SIGDET_LH_FILT_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_LH_FILT_TMR_5_0" width="6" begin="5" end="0" resetval="0x4" description="Signal detect filter low to high filter timer value: This is the value loaded into the filter timer in the signal detect low to high filter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_j" acronym="RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_j" offset="0x812C" width="32" description="Receiver signal detect filter low to high min timer register Offset = 812Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_SIGDET_LH_INIT_TMR_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_LH_INIT_TMR_5_0" width="6" begin="21" end="16" resetval="0x28" description="Signal detect init timer value: This is the value loaded into the initialization timer in the signal detect filter high to low filter circuit." range="" rwaccess="RW"/>
    <bitfield id="RX_SIGDET_LH_MIN_TMR_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_SIGDET_LH_MIN_TMR_5_0" width="6" begin="5" end="0" resetval="0x0" description="Signal detect filter high to low min timer value: This is the value loaded into the min timer in the signal detect high to low filter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_j" acronym="RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_j" offset="0x8130" width="32" description="Receiver LFPS detect minimum pulse distance counter register Offset = 8130h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_LFPSDET_NS_CNT_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_LFPSDET_NS_CNT_1_0" width="2" begin="17" end="16" resetval="0x0" description="No signal counter value (NS): Specifies the number of clock cycles where pulse_high and pulse_low are inactive before declaring no signal." range="" rwaccess="RW"/>
    <bitfield id="RX_LFPSDET_MD_CNT_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_LFPSDET_MD_CNT_3_0" width="4" begin="3" end="0" resetval="0x5" description="Minimum pulse distance counter value (MD): Specifies the minimum pulse distance for a valid LFPS sequence." range="" rwaccess="RW"/>
  </register>
  <register id="RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_j" acronym="RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_j" offset="0x8134" width="32" description="Receiver LFPS detect ramp down counter register Offset = 8134h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_LFPSDET_MP_CNT_15_3" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_LFPSDET_MP_CNT_2_0" width="3" begin="18" end="16" resetval="0x7" description="Minimum pulse duration (MP): Specifies the minimum number of clock cycles required for a given LFPS pulse to be driven active to be considered part of a valid LFPS burst." range="" rwaccess="RW"/>
    <bitfield id="RX_LFPSDET_RD_CNT_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_LFPSDET_RD_CNT_3_0" width="4" begin="3" end="0" resetval="0x7" description="Ramp down counter value (RD): Species the number of clock cycles that are used in the LFPS detect ramp down process." range="" rwaccess="RW"/>
  </register>
  <register id="RX_LFPSDET_DIAG_CTRL_j" acronym="RX_LFPSDET_DIAG_CTRL_j" offset="0x8138" width="32" description="Receiver LFPS detect diagnostic control register Offset = 8138h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_LFPSDET_DIAG_CTRL_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_LFPSDET_DIAG_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Disable pulse none MD check: When active (1'b1), the check that tests if pulse_none is driven inactive while the MD check is being performed will be disabled." range="" rwaccess="RW"/>
    <bitfield id="RX_LFPSDET_DIAG_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="LFPS detect override enable: When active (1'b1), the LFPS detect override bit in this register will drive the LFPS detect output directly." range="" rwaccess="RW"/>
    <bitfield id="RX_LFPSDET_DIAG_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="LFPS detect override: When enabled by the LFPS detect override enable bit in this register, this bit will drive the LFPS detect output directly." range="" rwaccess="RW"/>
  </register>
  <register id="RX_EYESURF_CTRL_j" acronym="RX_EYESURF_CTRL_j" offset="0x8140" width="32" description="Eye surf control register Offset = 8140h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Eye surf run: Setting this bit to 1'b1 will initiate the eye surf process." range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Eye surf done: When this bit is set to 1'b1, the eye surf process has completed." range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_CTRL_13_0" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_j" acronym="RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_j" offset="0x8148" width="32" description="Eye surf timer delay low register Offset = 8148h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_EYESURF_TMR_DELHIGH_15_0" width="16" begin="31" end="16" resetval="0x0" description="Most significant 16 bits of the delay time: The delay time specifies the number of clock cycles to wait between when a coordinate test point is set, and when to start testing the i and e data." range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_TMR_DELLOW_15_0" width="16" begin="15" end="0" resetval="0x0" description="Least significant 16 bits of the delay time: The delay time specifies the number of clock cycles to wait between when a coordinate test point is set, and when to start testing the i and e data." range="" rwaccess="RW"/>
  </register>
  <register id="RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_j" acronym="RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_j" offset="0x814C" width="32" description="Eye surf timer test low register Offset = 814Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_EYESURF_TMR_TESTHIGH_15_0" width="16" begin="31" end="16" resetval="0x0" description="Most significant 16 bits of the test time: The test time specifies the number of clock cycles to test the i and e data at a given coordinate test point." range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_TMR_TESTLOW_15_0" width="16" begin="15" end="0" resetval="0x0" description="Least significant 16 bits of the test time: The test time specifies the number of clock cycles to test the i and e data at a given coordinate test point." range="" rwaccess="RW"/>
  </register>
  <register id="RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_j" acronym="RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_j" offset="0x8150" width="32" description="Eye surf north south test point coordinate register Offset = 8150h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_EYESURF_EW_COORD_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_EW_COORD_8" width="1" begin="24" end="24" resetval="0x0" description="Test point coordinate east west direction : Indicates whether the desired test point is in the" range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_EW_COORD_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_EW_COORD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Test point coordinate east west offset : Indicates how many steps in the east or west" range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_NS_COORD_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_NS_COORD_8" width="1" begin="8" end="8" resetval="0x0" description="Test point coordinate north south direction : Indicates whether the desired test point is in the north or the south direction relative to the origin." range="" rwaccess="RW"/>
    <bitfield id="RX_EYESURF_NS_COORD_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_NS_COORD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Test point coordinate north south offset : Indicates how many steps in the north or south direction the desired test point is relative to the origin." range="" rwaccess="RW"/>
  </register>
  <register id="RX_EYESURF_ERRCNT_j" acronym="RX_EYESURF_ERRCNT_j" offset="0x8154" width="32" description="Eye surf bit error count register Offset = 8154h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_EYESURF_ERRCNT_15_0" width="16" begin="15" end="0" resetval="0x0" description="Test point bit error count : The total number of bit errors that were detected for a given run of the eye surf function." range="" rwaccess="R"/>
  </register>
  <register id="RX_BIST_SYNCCNT__RX_BIST_CTRL_j" acronym="RX_BIST_SYNCCNT__RX_BIST_CTRL_j" offset="0x8160" width="32" description="Receiver BIST control register Offset = 8160h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_BIST_SYNCCNT_15_0" width="16" begin="31" end="16" resetval="0x0" description="Receiver BIST sync count: This field controls the value of the RX BIST sync count." range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BIST_CTRL_11_8" width="4" begin="11" end="8" resetval="0x0" description="Receiver BIST mode: Controls which mode the BIST will operate in." range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_CTRL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BIST_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver BIST error reset: Writing this bit is set to a 1'b1 will hold the error indicators in the receive BIST logic in reset." range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_CTRL_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BIST_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Receiver BIST user defined data FIFO clear: Writing a 1'b1 to this bit will clear the receiver BIST user defined data FIFO." range="" rwaccess="W"/>
    <bitfield id="RX_BIST_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Receiver BIST enable: This bit enables the receiver BIST function." range="" rwaccess="RW"/>
  </register>
  <register id="RX_BIST_ERRCNT__RX_BIST_UDDWR_j" acronym="RX_BIST_ERRCNT__RX_BIST_UDDWR_j" offset="0x8164" width="32" description="Receiver BIST user defined data write register Offset = 8164h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_BIST_ERRCNT_15_0" width="16" begin="31" end="16" resetval="0x0" description="Receiver BIST error count: Indicates the number of BIST errors that have been observed by the receive BIST logic, since the last time the BIST error indicator logic was reset or restarted." range="" rwaccess="R"/>
    <bitfield id="RX_BIST_UDDWR_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_BIST_UDDWR_9_0" width="10" begin="9" end="0" resetval="0x0" description="Receiver BIST user defined data: Writing a data word to this field will result in that data word being placed in the next available position in the receiver BIST user defined data FIFO." range="" rwaccess="W"/>
  </register>
  <register id="RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_j" acronym="RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_j" offset="0x8200" width="32" description="REE PCIe TX equalization control state machine control register Offset = 8200h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_13" width="1" begin="29" end="29" resetval="0x1" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_12" width="1" begin="28" end="28" resetval="0x1" description="TX post cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_11" width="1" begin="27" end="27" resetval="0x1" description="TX pre cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the TX equalization general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap3 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap2 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap1 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_CTRL_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_j" acronym="RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_j" offset="0x8204" width="32" description="REE PCIe TX equalization control state machine equalization enable mask for PCIe post evaluation equalization register Offset = 8204h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PTXEQSM_PEVAL_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Run post evaluation equalization timer value : This specifies number of clock cycles the state machine will wait in the Post Evaluation Equalization state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the TX equalization general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_8" width="1" begin="8" end="8" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_7" width="1" begin="7" end="7" resetval="0x0" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_6" width="1" begin="6" end="6" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_2" width="1" begin="2" end="2" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_1" width="1" begin="1" end="1" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_0" width="1" begin="0" end="0" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_j" acronym="RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_j" offset="0x8208" width="32" description="REE PCIe TX equalization control state machine time-out timer value register Offset = 8208h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PTXEQSM_MAX_EVAL_CNT_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0" width="6" begin="21" end="16" resetval="0x3F" description="Incremental evaluation counter load value: This is the maximum number of incremental evaluations that will be performed plus one." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PTXEQSM_TIMEOUT_TMR_15_0" width="16" begin="15" end="0" resetval="0x30D4" description="Time-out timer load value: This specifies the number of clocks to run a PCIe evaluation before a time-out is indicated." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_j" acronym="RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_j" offset="0x8210" width="32" description="REE general control state machine 1 control register Offset = 8210h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_GCSM1_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_j" acronym="RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_j" offset="0x8214" width="32" description="REE general control state machine 1 phase 2 equalization enable mask register Offset = 8214h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM1_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_j" acronym="RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_j" offset="0x8218" width="32" description="REE general control state machine 1 run phase 1 timer value register Offset = 8218h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM1_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x9D" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM1_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0xF43" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_j" acronym="RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_j" offset="0x8220" width="32" description="REE general control state machine 2 control register Offset = 8220h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_GCSM2_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_j" acronym="RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_j" offset="0x8224" width="32" description="REE general control state machine 2 phase 2 equalization enable mask register Offset = 8224h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM2_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x0" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_j" acronym="RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_j" offset="0x8228" width="32" description="REE general control state machine 2 run phase 1 timer value register Offset = 8228h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_GCSM2_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_GCSM2_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0xFFFF" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_j" acronym="RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_j" offset="0x8230" width="32" description="REE periodic general control state machine control register Offset = 8230h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PERGCSM_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n pin, when the equalization mode changes." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_j" acronym="RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_j" offset="0x8234" width="32" description="REE periodic general control state machine phase 2 equalization enable mask register Offset = 8234h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PERGCSM_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x1E85" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_j" acronym="RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_j" offset="0x8238" width="32" description="REE periodic general control state machine run phase 1 timer value register Offset = 8238h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PERGCSM_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x9D" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PERGCSM_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x9D" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_j" acronym="RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_j" offset="0x8240" width="32" description="REE USB 3 general control state machine control register Offset = 8240h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_U3GCSM_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n pin, when the equalization mode changes." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_j" acronym="RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_j" offset="0x8244" width="32" description="REE USB 3 general control state machine phase 2 equalization enable mask register Offset = 8244h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_U3GCSM_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x125" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_j" acronym="RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_j" offset="0x8248" width="32" description="REE USB 3 general control state machine run phase 1 timer value register Offset = 8248h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_U3GCSM_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x9D" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_U3GCSM_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x7A2" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_ANAENSM_DEL_TMR_j" acronym="RX_REE_ANAENSM_DEL_TMR_j" offset="0x8250" width="32" description="REE analog enable control state machine delay timer value register Offset = 8250h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ANAENSM_DEL_TMR_15_0" width="16" begin="15" end="0" resetval="0x64" description="Analog enable delay timer value : The number of clock cycles the state machine will wait in the Analog Enable Delay state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_j" acronym="RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_j" offset="0x8260" width="32" description="REE TX post cursor control register Offset = 8260h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXPOST_CODE_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_CODE_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code maximum value: This is the maximum value that the peaking amp code will be allowed to increase to." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_CODE_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_CODE_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp initial code: Initial value the peaking amp code is set to when training starts." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Peaking amp feedback path enable: Enables the peaking amp feedback path." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_CTRL_10_8" width="3" begin="10" end="8" resetval="0x0" description="Peaking amp feedback scaler value: Specifies the amount to scale the peaking amp feedback by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Peaking amp integrator accumulator scaler value: Specifies the amount to scale the input to the peaking amp integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Peaking amp sigma delta accumulator scaler value: Specifies the amount to scale the input to the peaking amp sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_j" acronym="RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_j" offset="0x8264" width="32" description="REE TX post cursor upper threshold register Offset = 8264h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXPOST_LTHR_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_LTHR_8_0" width="9" begin="24" end="16" resetval="0x6" description="Peaking amp algorithm lower threshold: This is the lower threshold value used in the peaking amp algorithm." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_UTHR_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_UTHR_8_0" width="9" begin="8" end="0" resetval="0x8" description="Peaking amp algorithm upper threshold: This is the upper threshold value used in the peaking amp algorithm." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_j" acronym="RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_j" offset="0x8268" width="32" description="REE TX post cursor input override register Offset = 8268h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXPOST_COVRD0_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_COVRD0_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code override value mode 1: Value that will override the peaking amp code when in standard mode 1 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register on page 259 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_COVRD0_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_COVRD0_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp code override value mode 0: Value that will override the peaking amp code when in standard mode 0 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register on page 259 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_IOVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Peaking amp tap accumulator input override enable: Setting this bit to a 1'b1 will allow the tap accumulator input in the peaking amp gain algorithm to be overridden by the peaking amp tap accumulator input override field in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_IOVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_IOVRD_7_0" width="8" begin="7" end="0" resetval="0x0" description="Peaking amp tap accumulator input override : Value that will override the tap accumulator input in the peaking amp gain algorithm, when the Peaking amp tap accumulator input override enable bit is active." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_j" acronym="RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_j" offset="0x826C" width="32" description="REE TX post cursor code override 1 register Offset = 826Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXPOST_DIAG_15" width="1" begin="31" end="31" resetval="0x0" description="Peaking amp code override enable: Setting this bit to a 1'b1 will allow the peaking amp code to be overridden by the peaking amp code override value fields in the REE TX post cursor code override 0 register on page 258 and REE TX post cursor code override 1 register on page 259." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_DIAG_14" width="1" begin="30" end="30" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_DIAG_13" width="1" begin="29" end="29" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_DIAG_12" width="1" begin="28" end="28" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the peaking amp." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_DIAG_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_DIAG_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_DIAG_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current peaking amp integrator accumulator: Current value of the tap integrator accumulator, without the unused sign bit." range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_COVRD1_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_COVRD1_13_8" width="6" begin="13" end="8" resetval="0x0" description="Peaking amp code override value mode 3: Value that will override the peaking amp code when in standard mode 3 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register on page 259 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPOST_COVRD1_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPOST_COVRD1_5_0" width="6" begin="5" end="0" resetval="0x0" description="Peaking amp code override value mode 2: Value that will override the peaking amp code when in standard mode 2 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register on page 259 is active." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_j" acronym="RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_j" offset="0x8270" width="32" description="REE TX pre cursor control register Offset = 8270h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXPRE_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Tap coefficient combinational logic zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_8" width="1" begin="8" end="8" resetval="0x1" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXPRE_DIAG_j" acronym="RX_REE_TXPRE_DIAG_j" offset="0x8274" width="32" description="REE TX pre cursor diagnostics register Offset = 8274h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXPRE_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXPRE_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_j" acronym="RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_j" offset="0x8280" width="32" description="REE peaking amp control register Offset = 8280h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PEAK_CODE_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_CODE_CTRL_13_8" width="6" begin="29" end="24" resetval="0x2A" description="Peaking amp code maximum value: This is the maximum value that the peaking amp code will be allowed to increase to." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_CODE_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_CODE_CTRL_5_0" width="6" begin="21" end="16" resetval="0x20" description="Peaking amp initial code: Initial value the peaking amp code is set to when training starts." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Peaking amp feedback path enable: Enables the peaking amp feedback path." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_CTRL_10_8" width="3" begin="10" end="8" resetval="0x7" description="Peaking amp feedback scaler value: Specifies the amount to scale the peaking amp feedback by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Peaking amp integrator accumulator scaler value: Specifies the amount to scale the input to the peaking amp integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="Peaking amp sigma delta accumulator scaler value: Specifies the amount to scale the input to the peaking amp sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_j" acronym="RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_j" offset="0x8284" width="32" description="REE peaking amp upper threshold register Offset = 8284h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PEAK_LTHR_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_LTHR_8_0" width="9" begin="24" end="16" resetval="0x1FA" description="Peaking amp algorithm lower threshold: This is the lower threshold value used in the peaking amp algorithm." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_UTHR_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_UTHR_8_0" width="9" begin="8" end="0" resetval="0x4" description="Peaking amp algorithm upper threshold: This is the upper threshold value used in the peaking amp algorithm." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_j" acronym="RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_j" offset="0x8288" width="32" description="REE peaking amp input override register Offset = 8288h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PEAK_COVRD0_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_COVRD0_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code override value mode 1: Value that will override the peaking amp code when in standard mode 1 when the peaking amp code override enable bit in the REE peaking amp diagnostics register on page 264 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_COVRD0_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_COVRD0_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp code override value mode 0: Value that will override the peaking amp code when in standard mode 0 when the peaking amp code override enable bit in the REE peaking amp diagnostics register on page 264 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_IOVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Peaking amp tap accumulator input override enable: Setting this bit to a 1'b1 will allow the tap accumulator input in the peaking amp gain algorithm to be overridden by the peaking amp tap accumulator input override field in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_IOVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_IOVRD_7_0" width="8" begin="7" end="0" resetval="0x0" description="Peaking amp tap accumulator input override : Value that will override the tap accumulator input in the peaking amp gain algorithm, when the Peaking amp tap accumulator input override enable bit is active." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_j" acronym="RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_j" offset="0x828C" width="32" description="REE peaking amp code override 1 register Offset = 828Ch + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_PEAK_DIAG_15" width="1" begin="31" end="31" resetval="0x0" description="Peaking amp code override enable: Setting this bit to a 1'b1 will allow the peaking amp code to be overridden by the peaking amp code override value fields in the REE peaking amp code override 0 register on page 263 and REE peaking amp code override 1 register on page 263." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_DIAG_14" width="1" begin="30" end="30" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_DIAG_13" width="1" begin="29" end="29" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_DIAG_12" width="1" begin="28" end="28" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the peaking amp." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_DIAG_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_DIAG_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_DIAG_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current peaking amp integrator accumulator: Current value of the tap integrator accumulator, without the unused sign bit." range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_COVRD1_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_COVRD1_13_8" width="6" begin="13" end="8" resetval="0x0" description="Peaking amp code override value mode 3: Value that will override the peaking amp code when in standard mode 3 when the peaking amp code override enable bit in the REE peaking amp diagnostics register on page 264 is active." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_PEAK_COVRD1_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_PEAK_COVRD1_5_0" width="6" begin="5" end="0" resetval="0x0" description="Peaking amp code override value mode 2: Value that will override the peaking amp code when in standard mode 2 when the peaking amp code override enable bit in the REE peaking amp diagnostics register on page 264 is active." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_j" acronym="RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_j" offset="0x8290" width="32" description="REE attenuation control register Offset = 8290h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_ATTEN_THR_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_THR_12_8" width="5" begin="28" end="24" resetval="0xC" description="Attenuation high threshold value: High threshold value to compare against the VGA gain accumulator value." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ATTEN_THR_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_THR_4_0" width="5" begin="20" end="16" resetval="0x2" description="Attenuation low threshold value: Low threshold value to compare against the VGA gain accumulator value." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ATTEN_CTRL_15_5" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_CTRL_4_0" width="5" begin="4" end="0" resetval="0x5" description="Receiver DFE attenuation maximum value: The maximum value the rxda_dfe_attenuation_bin will increase to." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_j" acronym="RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_j" offset="0x8294" width="32" description="REE attenuation counter register Offset = 8294h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_ATTEN_OVRD_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Attenuation override enable: Setting this bit to a 1'b1 will allow the rxda_dfe_attenuation_bin signal to be overridden by the attenuation override value signal in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ATTEN_OVRD_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Attenuation override value: When enabled by the attenuation override enable bit in this register, this value will override the current attenuation value on the rxda_dfe_attenuation_bin output pin, and also force a corresponding change on the rxda_dfe_attenuation_therm pin." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ATTEN_CNT_15_0" width="16" begin="15" end="0" resetval="0x2100" description="Attenuation counter max: Value used to specify the maximum number of consecutive words above or below the specified thresholds which will result in triggering an increase or decrease in the rxda_dfe_attenuation_bin signal." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_ATTEN_DIAG_j" acronym="RX_REE_ATTEN_DIAG_j" offset="0x8298" width="32" description="REE attenuation diagnostics register Offset = 8298h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_DIAG_15_5" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ATTEN_DIAG_4_0" width="5" begin="4" end="0" resetval="0x0" description="Current attenuation value: Current value of the attenuation." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_j" acronym="RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_j" offset="0x82A0" width="32" description="REE tap 1 control register Offset = 82A0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TAP1_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TAP1_DIAG_j" acronym="RX_REE_TAP1_DIAG_j" offset="0x82A4" width="32" description="REE tap 1 diagnostics register Offset = 82A4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_j" acronym="RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_j" offset="0x82A8" width="32" description="REE tap 2 control register Offset = 82A8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TAP2_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TAP2_DIAG_j" acronym="RX_REE_TAP2_DIAG_j" offset="0x82AC" width="32" description="REE tap 2 diagnostics register Offset = 82ACh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_j" acronym="RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_j" offset="0x82B0" width="32" description="REE tap 3 control register Offset = 82B0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TAP3_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TAP3_DIAG_j" acronym="RX_REE_TAP3_DIAG_j" offset="0x82B4" width="32" description="REE tap 3 diagnostics register Offset = 82B4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP3_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP3_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_j" acronym="RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_j" offset="0x82B8" width="32" description="REE low frequency equalizer control register Offset = 82B8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_LFEQ_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Override enable: Setting this bit to a 1'b1 will enable the override field in this register to override the integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Override value: When the override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_CTRL_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE coefficient disable: This bit disables the rxda_dfe_coef output signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Integrator accumulator scaler value: Specifies the amount to scale the input to the integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Sigma delta accumulator scaler value: Specifies the amount to scale the input to the sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_LFEQ_DIAG_j" acronym="RX_REE_LFEQ_DIAG_j" offset="0x82BC" width="32" description="REE low frequency equalizer diagnostics register Offset = 82BCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the voter function to activate the voter pos signal for a single cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_LFEQ_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_LFEQ_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current integrator accumulator: Current value of the integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_j" acronym="RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_j" offset="0x82C0" width="32" description="REE VGA gain control register Offset = 82C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_VGA_GAIN_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VGA gain target adjust override enable: Setting this bit to a 1'b1 will enable the VGA gain target adjust override field in this register to override the VGA gain target adjust accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_OVRD_14_13" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_OVRD_12_8" width="5" begin="28" end="24" resetval="0x0" description="VGA gain target adjust override value: When the VGA gain target adjust override enable bit in this register is active, the value in this field will override the accumulator value used to drive the vga_gain_tgt_adj signal." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="VGA gain override enable: Setting this bit to a 1'b1 will enable the VGA gain override field in this register to override the VGA gain integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_OVRD_6_5" width="2" begin="22" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="VGA gain override value: When the VGA gain override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_CTRL_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_CTRL_12_8" width="5" begin="12" end="8" resetval="0x17" description="VGA gain max: Specifies the maximum value of the VGA gain integrator accumulator, and therefore also the maximum number of bits in the rxda_dfe_vga_gain thermometer code that will be set." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="VGA gain integrator accumulator scaler value: Specifies the amount to scale the input to the VGA gain integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="VGA gain sigma delta accumulator scaler value: Specifies the amount to scale the input to the VGA gain sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_j" acronym="RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_j" offset="0x82C4" width="32" description="REE VGA gain diagnostics register Offset = 82C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_VGA_GAIN_TGT_DIAG_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_TGT_DIAG_4_0" width="5" begin="20" end="16" resetval="0x0" description="Current VGA gain integrator accumulator: Current value of the VGA gain integrator accumulator." range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the VGA gain voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the VGA gain voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the VGA gain." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_VGA_GAIN_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current VGA gain integrator accumulator: Current value of the VGA gain integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_j" acronym="RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_j" offset="0x82C8" width="32" description="REE offset correction control register Offset = 82C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_OFF_COR_OVRD_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_OFF_COR_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Offset correction override enable: Setting this bit to a 1'b1 will enable the offset correction override field in this register to override the offset correction integrator accumulator functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_OVRD_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_OFF_COR_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Offset correction override value: When the offset correction override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_CTRL_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_OFF_COR_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Offset correction integrator accumulator scaler value: Specifies the amount to scale the input to the offset correction integrator accumulator by." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="Offset correction sigma delta accumulator scaler value: Specifies the amount to scale the input to the offset correction sigma delta accumulator by." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_OFF_COR_DIAG_j" acronym="RX_REE_OFF_COR_DIAG_j" offset="0x82CC" width="32" description="REE offset correction diagnostics register Offset = 82CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the offset correction voter function to activate the voter neg signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the offset correction voter function to activate the voter pos signal for a single clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the offset correction." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_OFF_COR_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current offset correction integrator accumulator: Current value of the offset correction integrator accumulator." range="" rwaccess="R"/>
  </register>
  <register id="RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_j" acronym="RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_j" offset="0x82D0" width="32" description="REE short channel correction valid word counter register Offset = 82D0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_SC_COR_TCNT_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_SC_COR_TCNT_5_0" width="6" begin="21" end="16" resetval="0x4" description="Threshold counter start value : Value used for the starting value when counting the number of bits that are below the error threshold." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SC_COR_WCNT_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_SC_COR_WCNT_5_0" width="6" begin="5" end="0" resetval="0xA" description="Valid word counter start value : Value used for the starting value when counting the number of valid words." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_j" acronym="RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_j" offset="0x82E0" width="32" description="REE adder configuration register Offset = 82E0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TAP1_CLIP_15_11" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_CLIP_10_8" width="3" begin="26" end="24" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP1_CLIP_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP1_CLIP_4_0" width="5" begin="20" end="16" resetval="0x19" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_15_11" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ADDR_CFG_10" width="1" begin="10" end="10" resetval="0x0" description="TX post cursor tap 3 adder enable: Setting this bit to 1'b1, enables the results of tap 3 to be added to the TX post cursor controller input." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_9" width="1" begin="9" end="9" resetval="0x0" description="TX post cursor tap 2 adder enable: Setting this bit to 1'b1, enables the results of tap 2 to be added to the TX post cursor controller input." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_8" width="1" begin="8" end="8" resetval="0x1" description="TX post cursor tap 1 adder enable: Setting this bit to 1'b1, enables the results of tap 1 to be added to the TX post cursor controller input." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_7_3" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_ADDR_CFG_2" width="1" begin="2" end="2" resetval="0x0" description="RX peaking tap 3 adder enable: Setting this bit to 1'b1, enables the results of tap 3 to be added to the RX peaking amp gain input." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="RX peaking tap 2 adder enable: Setting this bit to 1'b1, enables the results of tap 2 to be added to the RX peaking amp gain input." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_ADDR_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="RX peaking tap 1 adder enable: Setting this bit to 1'b1, enables the results of tap 1 to be added to the RX peaking amp gain input." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_j" acronym="RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_j" offset="0x82E4" width="32" description="REE taps 2 and 3 clip control register Offset = 82E4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_CTRL_DATA_MASK_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_14" width="1" begin="30" end="30" resetval="0x1" description="Ignore 1010 controller - Note that this is read only." range="" rwaccess="R"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_9" width="1" begin="25" end="25" resetval="0x0" description="RX attenuation: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_8" width="1" begin="24" end="24" resetval="0x0" description="RX VGA gain: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_7" width="1" begin="23" end="23" resetval="0x0" description="RX offset correction coefficient: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_6" width="1" begin="22" end="22" resetval="0x0" description="RX peaking amp gain: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_2" width="1" begin="18" end="18" resetval="0x0" description="RX tap 3: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_1" width="1" begin="17" end="17" resetval="0x0" description="RX tap 2: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_CTRL_DATA_MASK_0" width="1" begin="16" end="16" resetval="0x0" description="RX tap 1: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2TON_CLIP_15_11" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2TON_CLIP_10_8" width="3" begin="10" end="8" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TAP2TON_CLIP_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TAP2TON_CLIP_4_0" width="5" begin="4" end="0" resetval="0x19" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_j" acronym="RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_j" offset="0x82E8" width="32" description="REE coefficient FIFO diagnostic register Offset = 82E8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_DIAG_CTRL_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_DIAG_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Analog tap disable: When this bit is set to 1'b1, the rxda_dfe_tap_1_coef, rxda_dfe_tap_2_coef, and rxda_dfe_tap_3_coef signals being driven to the analog will be forced to all 0s." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_DIAG_CTRL_6" width="1" begin="22" end="22" resetval="0x1" description="Hold periodic equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the periodic REE general control state machine, and as a result freeze the current state of the parts of the REE that are controlled by it." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_DIAG_CTRL_5" width="1" begin="21" end="21" resetval="0x1" description="Hold general control state machine 2 equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the REE general control state machine 2, and as a result freeze the current state of the parts of the REE that are controlled by it." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_DIAG_CTRL_4" width="1" begin="20" end="20" resetval="0x1" description="Hold general control state machine 1 equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the REE general control state machine 1, and as a result freeze the current state of the parts of the REE that are controlled by it." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_DIAG_CTRL_3_2" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_DIAG_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Enable REE control clock on : Enables the REE control clock." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_DIAG_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Force REE function clock on : When active, the REE function clock gate will allow the clock to run." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="FIFO underflow : Indicates when a FIFO underflow condition has occurred." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_14" width="1" begin="14" end="14" resetval="0x1" description="FIFO empty :Indicates that the FIFO is empty." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="FIFO output dequeue : Writing a 1'b1 to this bit will dequeue the current values from the output of the FIFO." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="FIFO output override enable : Enables the FIFO output override functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_11" width="1" begin="11" end="11" resetval="0x0" description="FIFO output data pre cursor increment : Current value on the pre cursor increment bit on the FIFO output." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_10" width="1" begin="10" end="10" resetval="0x0" description="FIFO output data pre cursor decrement : Current value on the pre cursor decrement bit on the FIFO output." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_9" width="1" begin="9" end="9" resetval="0x0" description="FIFO output data post cursor increment : Current value on the post cursor increment bit on the FIFO output." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_8" width="1" begin="8" end="8" resetval="0x0" description="FIFO output data post cursor decrement : Current value on the post cursor decrement bit on the FIFO output." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_7" width="1" begin="7" end="7" resetval="0x0" description="FIFO overflow :Indicates when a FIFO overflow condition has occurred." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_6" width="1" begin="6" end="6" resetval="0x0" description="FIFO full :Indicates that the FIFO is full." range="" rwaccess="R"/>
    <bitfield id="RX_REE_FIFO_DIAG_5" width="1" begin="5" end="5" resetval="0x0" description="FIFO input enqueue : Writing a 1'b1 to this bit will enqueue the values of the FIFO input data bits in this register to their respective FIFO bits." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_4" width="1" begin="4" end="4" resetval="0x0" description="FIFO input override enable : Enables the FIFO input override functions." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_3" width="1" begin="3" end="3" resetval="0x0" description="FIFO input data pre cursor increment : Pre cursor increment value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="FIFO input data pre cursor decrement : Pre cursor decrement value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="FIFO input data post cursor increment : Post cursor increment value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_FIFO_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="FIFO input data post cursor decrement : Post cursor decrement value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_j" acronym="RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_j" offset="0x82EC" width="32" description="REE TX equalization evaluator control register Offset = 82ECh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_SMGM_CTRL1_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_SMGM_CTRL1_11" width="1" begin="27" end="27" resetval="0x0" description="REE Periodic general control state machine enable standard mode 3: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_10" width="1" begin="26" end="26" resetval="0x1" description="REE Periodic general control state machine enable standard mode 2: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_9" width="1" begin="25" end="25" resetval="0x1" description="REE Periodic general control state machine enable standard mode 1: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_8" width="1" begin="24" end="24" resetval="0x0" description="REE Periodic general control state machine enable standard mode 0: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_7" width="1" begin="23" end="23" resetval="0x1" description="REE general control state machine 2 enable standard mode 3: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_6" width="1" begin="22" end="22" resetval="0x1" description="REE general control state machine 2 enable standard mode 2: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_5" width="1" begin="21" end="21" resetval="0x1" description="REE general control state machine 2 enable standard mode 1: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_4" width="1" begin="20" end="20" resetval="0x1" description="REE general control state machine 2 enable standard mode 0: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_3" width="1" begin="19" end="19" resetval="0x0" description="REE general control state machine 1 enable standard mode 3: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_2" width="1" begin="18" end="18" resetval="0x1" description="REE general control state machine 1 enable standard mode 2: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_1" width="1" begin="17" end="17" resetval="0x1" description="REE general control state machine 1 enable standard mode 1: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL1_0" width="1" begin="16" end="16" resetval="0x0" description="REE general control state machine 1 enable standard mode 0: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXEQEVAL_CTRL_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="TX equalization evaluation counter reset on gen mode change: Controls if the incremental evaluation counter will be reset to its starting value when changing gen modes." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_TXEQEVAL_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="TX main coefficient direction change control: This bit controls the function of the main coefficient direction change." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_j" acronym="RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_j" offset="0x82F0" width="32" description="REE control state machine gen mode control register 2 Offset = 82F0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_REE_TXEQEVAL_PRE_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_PRE_13_8" width="6" begin="29" end="24" resetval="0x0" description="TX equalization evaluator pre-emphasis increment count: Contains a count of the total number of pre-emphasis increment responses that have taken place during the TX equalization evaluator process." range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_PRE_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_PRE_5_0" width="6" begin="21" end="16" resetval="0x0" description="TX equalization evaluator pre-emphasis decrement count: Contains a count of the total number of pre-emphasis decrement responses that have taken place during the TX equalization evaluator process." range="" rwaccess="R"/>
    <bitfield id="RX_REE_SMGM_CTRL2_15" width="1" begin="15" end="15" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 3: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_14" width="1" begin="14" end="14" resetval="0x1" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 2: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_13" width="1" begin="13" end="13" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 1: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_12" width="1" begin="12" end="12" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 0: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_11" width="1" begin="11" end="11" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 3: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_10" width="1" begin="10" end="10" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 2: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_9" width="1" begin="9" end="9" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 1: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_8" width="1" begin="8" end="8" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 0: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_7" width="1" begin="7" end="7" resetval="0x0" description="REE general control state machine 2 E path en standard mode 3: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_6" width="1" begin="6" end="6" resetval="0x0" description="REE general control state machine 2 E path en standard mode 2: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_5" width="1" begin="5" end="5" resetval="0x0" description="REE general control state machine 2 E path en standard mode 1: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_4" width="1" begin="4" end="4" resetval="0x0" description="REE general control state machine 2 E path en standard mode 0: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_3" width="1" begin="3" end="3" resetval="0x0" description="REE general control state machine 1 E path en standard mode 3: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_2" width="1" begin="2" end="2" resetval="0x1" description="REE general control state machine 1 E path en standard mode 2: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_1" width="1" begin="1" end="1" resetval="0x1" description="REE general control state machine 1 E path en standard mode 1: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_REE_SMGM_CTRL2_0" width="1" begin="0" end="0" resetval="0x0" description="REE general control state machine 1 E path en standard mode 0: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="RX_REE_TXEQEVAL_POST_j" acronym="RX_REE_TXEQEVAL_POST_j" offset="0x82F4" width="32" description="REE TX equalization evaluator post-emphasis register Offset = 82F4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_POST_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_POST_13_8" width="6" begin="13" end="8" resetval="0x0" description="TX equalization evaluator post-emphasis increment count: Contains a count of the total number of post-emphasis increment responses that have taken place during the TX equalization evaluator process." range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_POST_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_REE_TXEQEVAL_POST_5_0" width="6" begin="5" end="0" resetval="0x0" description="TX equalization evaluator post-emphasis decrement count: Contains a count of the total number of post-emphasis decrement responses that have taken place during the TX equalization evaluator process." range="" rwaccess="R"/>
  </register>
  <register id="XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_j" acronym="XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_j" offset="0x8380" width="32" description="Clock frequency measurement control register Offset = 8380h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_CMSMT_TEST_CLK_SEL_15_3" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_CMSMT_TEST_CLK_SEL_2_0" width="3" begin="18" end="16" resetval="0x0" description="Test clock select: This field drives the test_clk_select pin, in order to control an external MUX for selecting between multiple test clocks to measure." range="" rwaccess="RW"/>
    <bitfield id="XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Run test clock measurement: Activating (1'b1) this bit will run the test clock measurement process." range="" rwaccess="RW"/>
    <bitfield id="XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Test clock measurement done: This bit will be set to 1'b1 when the test clock measurement process is complete." range="" rwaccess="R"/>
    <bitfield id="XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_13_0" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_j" acronym="XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_j" offset="0x8384" width="32" description="Reference clock timer value register Offset = 8384h + (j * 400h); where j = 0h to 3h">
    <bitfield id="XCVR_CMSMT_TEST_CLK_CNT_VALUE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0" width="12" begin="27" end="16" resetval="0x0" description="Test clock counter value: When the test clock measurement process is complete, the value in this field specifies the number of test clock cycles that were counted in the time specified by the reference clock timer value." range="" rwaccess="R"/>
    <bitfield id="XCVR_CMSMT_REF_CLK_TMR_VALUE_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0" width="12" begin="11" end="0" resetval="0x0" description="Reference clock timer value : This specifies the amount of time, in reference clock cycles, to count test clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_j" acronym="RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_j" offset="0x83C0" width="32" description="Receiver DFE control register Offset = 83C0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_14_12" width="3" begin="30" end="28" resetval="0x4" description="DFE constant gm bias tune: Adjusts the constant gm bias." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_11" width="1" begin="27" end="27" resetval="0x1" description="DFE VGA constant gm bias enable: Enables the VGA constant gm bias." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_10_8" width="3" begin="26" end="24" resetval="0x5" description="DFE VGA amp current adjust: Adjusts the current for the DFE VGA amp, using the rxda_vga_current_adj signal, as specified below." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_7" width="1" begin="23" end="23" resetval="0x1" description="DFE peaking constant gm bias enable: Enables the peaking constant gm bias." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_6_4" width="3" begin="22" end="20" resetval="0x5" description="DFE peaking amp current adjust: Adjusts the current for the DFE peaking amp, using the rxda_peak_current_adj signal, as specified below." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3" width="1" begin="19" end="19" resetval="0x1" description="DFE summing constant gm bias enable: Enables the summing constant gm bias." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_0" width="3" begin="18" end="16" resetval="0x5" description="DFE summing amp current adjust: Adjusts the current for the DFE summing amp, using the rxda_sum_current_adj signal, as specified below." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_CTRL_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_DFE_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 3: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Receiver DFE low frequency equalization enable value standard mode 2: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 1: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 0: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_j" acronym="RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_j" offset="0x83C4" width="32" description="DFE amp fine tuning 2 register Offset = 83C4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3_3" width="1" begin="19" end="19" resetval="0x0" description="DFE VGA stage 1 boost standard mode 3: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3_2" width="1" begin="18" end="18" resetval="0x0" description="DFE VGA stage 1 boost standard mode 2: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3_1" width="1" begin="17" end="17" resetval="0x0" description="DFE VGA stage 1 boost standard mode 1: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_3_0" width="1" begin="16" end="16" resetval="0x0" description="DFE VGA stage 1 boost standard mode 0: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_13_12" width="2" begin="13" end="12" resetval="0x0" description="Receiver peaking amp common mode adjust: Adjusts the common mode voltage for the receiver peaking amp, by driving the rxda_fe_pkamp_cm_adj signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_11" width="1" begin="11" end="11" resetval="0x1" description="DFE low frequency equalizer constant gm bias enable: Enables the low frequency equalizer constant gm bias." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_10_8" width="3" begin="10" end="8" resetval="0x4" description="DFE low frequency equalizer current adjust: Adjusts the current for the DFE low frequency equalizer, using the rxda_lfeq_current_adj signal, as specified below." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_7" width="1" begin="7" end="7" resetval="0x0" description="DFE peaking amp boost: Enables the active inductors boost function in the peaking amp, for high data rates." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved - Spare" range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_5" width="1" begin="5" end="5" resetval="0x0" description="DFE VGA stage 2 boost: Enables the active inductors boost function in stage 2 of the VGA, for high data rates." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_4" width="1" begin="4" end="4" resetval="0x0" description="DFE RX Tap 1 DAC Range Select: Controls the tap 1 DAC range in the analog DFE." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_DFE_AMP_TUNE_2_1_0" width="2" begin="1" end="0" resetval="0x1" description="DFE RX amp current adjust: Adjusts the mix of constant-gm and External Current for RX front end amplifiers." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_j" acronym="RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_j" offset="0x83C8" width="32" description="REE DAC control register Offset = 83C8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_NQST_CTRL_15_12" width="4" begin="31" end="28" resetval="0x0" description="RX nyquist select value standard mode 3: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_NQST_CTRL_11_8" width="4" begin="27" end="24" resetval="0xB" description="RX nyquist select value standard mode 2: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_NQST_CTRL_7_4" width="4" begin="23" end="20" resetval="0x9" description="RX nyquist select value standard mode 1: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_NQST_CTRL_3_0" width="4" begin="19" end="16" resetval="0x8" description="RX nyquist select value standard mode 0: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_REE_DAC_CTRL_15_3" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_REE_DAC_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="DFE Offset DAC enable: Enables the DFE offset DAC associated with the VGA amp." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_REE_DAC_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="DFE Offset DAC attenuation: Adds attenuation to the DFE offset DAC associated with the VGA amp." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_REE_DAC_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="DFE DAC attenuation: Adds attenuation to the DFE DACs associated with the summing amp." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_LFEQ_TUNE_j" acronym="RX_DIAG_LFEQ_TUNE_j" offset="0x83CC" width="32" description="Low frequency equalizer tuning register Offset = 83CCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_LFEQ_TUNE_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_LFEQ_TUNE_7_6" width="2" begin="7" end="6" resetval="0x3" description="RX low frequency equalization zero frequency value standard mode 3: This field specifies the receiver zero frequency setting for the low frequency equalization function, by driving the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_LFEQ_TUNE_5_4" width="2" begin="5" end="4" resetval="0x2" description="RX low frequency equalization zero frequency value standard mode 2: This field specifies the receiver zero frequency setting for the low frequency equalization function, by driving the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_LFEQ_TUNE_3_2" width="2" begin="3" end="2" resetval="0x1" description="RX low frequency equalization zero frequency value standard mode 1: This field specifies the receiver zero frequency setting for the low frequency equalization function, by driving the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_LFEQ_TUNE_1_0" width="2" begin="1" end="0" resetval="0x0" description="RX low frequency equalization zero frequency value standard mode 0: This field specifies the receiver zero frequency setting for the low frequency equalization function, by driving the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_j" acronym="RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_j" offset="0x83D0" width="32" description="RX signal detect tuning and control register Offset = 83D0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_SH_SIGDET_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SIGDET_12" width="1" begin="28" end="28" resetval="0x0" description="Signal detect 1 up: Signal detect 1 calibration up signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SIGDET_11_8" width="4" begin="27" end="24" resetval="0x0" description="Signal detect 1 code: Signal detect 1 calibration code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SIGDET_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SIGDET_4" width="1" begin="20" end="20" resetval="0x0" description="Signal detect 0 up: Signal detect 0 calibration up signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SIGDET_3_0" width="4" begin="19" end="16" resetval="0x0" description="Signal detect 0 code: Signal detect 0 calibration code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_14" width="1" begin="14" end="14" resetval="0x0" description="Signal detect calibration half gain select: Controls the resolution of each step in the signal detect calibration code by adjusting the gain of signal detect offset correction, by driving the rxda_sd_cal_halfgain signal going to the analog, as specified below." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_13_12" width="2" begin="13" end="12" resetval="0x1" description="Signal detect filter function select: Selects which of the two RX signal detect filter functions are enabled." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_11_8" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_7" width="1" begin="7" end="7" resetval="0x0" description="Receiver signal detect invert samplers: Inverts the behavior of the rxda_sd_pulse_high and rxda_sd_pulse_low samplers, by driving the rxda_sd_invert_samplers signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_6" width="1" begin="6" end="6" resetval="0x0" description="Receiver signal detect squelch pulse none: Enable the squelch function for the rxda_sd_pulse_none signal, by driving the rxda_sd_squelch_pulse_none signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_5" width="1" begin="5" end="5" resetval="0x0" description="Receiver signal detect one comparator mode: Enables one comparator mode, as a power reduction option, by driving the rxda_sd_onecomp_mode_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver signal detect DC coupled path enable: Enables a DC coupled path to the signal detect for verification and testability purposes, by driving the rxda_sd_dcpath_en signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SIGDET_TUNE_2_0" width="3" begin="2" end="0" resetval="0x2" description="Signal detect level: Sets the reference voltage level at which the comparators will detect a signal by driving the rxda_sd_siglvl_n signal going to the analog." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_SD_TEST_j" acronym="RX_DIAG_SD_TEST_j" offset="0x83D4" width="32" description="Signal detect test register Offset = 83D4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SD_TEST_15_4" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SD_TEST_3" width="1" begin="3" end="3" resetval="0x0" description="LFPS detected low test bit: This bit can be used to detect if the rx_lfps_detect is driven to a low state." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SD_TEST_2" width="1" begin="2" end="2" resetval="0x0" description="LFPS detected high test bit: This bit can be used to detect if the rx_lfps_detect is driven to a high state." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SD_TEST_1" width="1" begin="1" end="1" resetval="0x0" description="Signal detected low test bit: This bit can be used to detect if the rx_signal_detect is driven to a low state." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SD_TEST_0" width="1" begin="0" end="0" resetval="0x0" description="Signal detected high test bit: This bit can be used to detect if the rx_signal_detect is driven to a high state." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_j" acronym="RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_j" offset="0x83D8" width="32" description="RX sampler diagnostic control register Offset = 83D8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_SH_SLC_IPP_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration I even positive code: RX sampler latch calibration I even positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPP_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration I odd positive code: RX sampler latch calibration I odd positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SAMP_CTRL_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SAMP_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="RX sampler latch range extend: Controls the range of the RX sampler calibration, by driving the rxda_sampler_latch_cal_range_ext signal to the analog." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_SAMP_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Analog sampler rxda_dfe_0p5ui_mode_en signal control: Selects which delayed I data is to be used to unroll the Q data in the sampler." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_j" acronym="RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_j" offset="0x83DC" width="32" description="Sample and hold RX sampler latch calibration I predictive negative code register Offset = 83DCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_SH_SLC_QPP_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration Q even positive code: RX sampler latch calibration Q even positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPP_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration Q odd positive code: RX sampler latch calibration Q odd positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPM_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration I even negative code: RX sampler latch calibration I even negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPM_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_IPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration I odd negative code: RX sampler latch calibration I odd negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
  </register>
  <register id="RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_j" acronym="RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_j" offset="0x83E0" width="32" description="Sample and hold RX sampler latch calibration Q predictive negative code register Offset = 83E0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_SH_SLC_EPP_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration E even positive code: RX sampler latch calibration E even positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPP_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration E odd positive code: RX sampler latch calibration E odd positive code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPM_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration Q even negative code: RX sampler latch calibration Q even negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPM_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_QPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration Q odd negative code: RX sampler latch calibration Q odd negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
  </register>
  <register id="RX_DIAG_SH_SLC_EPM_j" acronym="RX_DIAG_SH_SLC_EPM_j" offset="0x83E4" width="32" description="Sample and hold RX sampler latch calibration E predictive negative code register Offset = 83E4h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPM_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration E even negative code: RX sampler latch calibration E even negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPM_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_SH_SLC_EPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration E odd negative code: RX sampler latch calibration E odd negative code signal value, as it is currently captured in the sample and hold latches." range="" rwaccess="R"/>
  </register>
  <register id="RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_j" acronym="RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_j" offset="0x83E8" width="32" description="PI rate selection register Offset = 83E8h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_PI_CAP_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_CAP_14_12" width="3" begin="30" end="28" resetval="0x0" description="PI capacitor selection standard mode 3: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_CAP_11" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_CAP_10_8" width="3" begin="26" end="24" resetval="0x0" description="PI capacitor selection standard mode 2: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_CAP_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_CAP_6_4" width="3" begin="22" end="20" resetval="0x0" description="PI capacitor selection standard mode 1: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_CAP_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_CAP_2_0" width="3" begin="18" end="16" resetval="0x0" description="PI capacitor selection standard mode 0: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_RATE_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_RATE_14_12" width="3" begin="14" end="12" resetval="0x0" description="PI rate selection standard mode 3: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_RATE_11" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_RATE_10_8" width="3" begin="10" end="8" resetval="0x3" description="PI rate selection standard mode 2: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_RATE_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_RATE_6_4" width="3" begin="6" end="4" resetval="0x1" description="PI rate selection standard mode 1: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_RATE_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_RATE_2_0" width="3" begin="2" end="0" resetval="0x1" description="PI rate selection standard mode 0: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_PI_TUNE_j" acronym="RX_DIAG_PI_TUNE_j" offset="0x83EC" width="32" description="PI tuning register Offset = 83ECh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_TUNE_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_TUNE_7" width="1" begin="7" end="7" resetval="0x0" description="Receiver CML to CMOS rate select value standard mode 3: This bit will drive the rxda_c2c_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_TUNE_6" width="1" begin="6" end="6" resetval="0x1" description="Receiver CML to CMOS rate select value standard mode 2: This bit will drive the rxda_c2c_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_TUNE_5" width="1" begin="5" end="5" resetval="0x1" description="Receiver CML to CMOS rate select value standard mode 1: This bit will drive the rxda_c2c_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_TUNE_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver CML to CMOS rate select value standard mode 0: This bit will drive the rxda_c2c_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_PI_TUNE_3_1" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_PI_TUNE_0" width="1" begin="0" end="0" resetval="0x1" description="PI current select: Selects either the external based bias or the poly based bias for the PI, by driving the rxda_pi_cur_sel signal going into the analog." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_j" acronym="RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_j" offset="0x83F0" width="32" description="RX loopback controller register Offset = 83F0h + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_RST_DIAG_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_5" width="1" begin="21" end="21" resetval="0x0" description="Current state of the rxda_clk_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the rx_dig_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the rxda_cdrlf_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the rx_ree_fcn_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the rx_ree_ctrl_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the rx_lfps_det_filter_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_LPBK_CTRL_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_DIAG_LPBK_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Recovered clock loopback select: Selects which recovered clock to use when recovered clock loopback is enabled." range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_LPBK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Attenuation settings: Sets the attenuation for the ISI generation loopback filter, as specified below." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DIAG_ACYA__RX_DIAG_DCYA_j" acronym="RX_DIAG_ACYA__RX_DIAG_DCYA_j" offset="0x83FC" width="32" description="Receiver digital cover your alternatives register Offset = 83FCh + (j * 400h); where j = 0h to 3h">
    <bitfield id="RX_DIAG_ACYA_15_0" width="16" begin="31" end="16" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
    <bitfield id="RX_DIAG_DCYA_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserved - spare" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" acronym="PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" offset="0xC000" width="32" description="PIPE common control1 register">
    <bitfield id="PHY_PIPE_CMN_CTRL2_15_12" width="4" begin="31" end="28" resetval="0xB" description="USB SuperSpeed Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeed rate." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_11_8" width="4" begin="27" end="24" resetval="0xD" description="USB SuperSpeedPlus Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeedPlus rate." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x1" description="PCIe PCS TX electrical idle pre release:When this bit is set, the TX electrical idle release to the PMA is advanced 1" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="RX equaliser complete mask: When this bit is cleared, the PHY will return direction change of 0 when PMA indicates evaluation complete." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x1" description="PCIe PCS EIOS cycle error mask: When this bit is enabled and the pipe rx interface is outputting an EIOS symbol, decode errors will be masked out" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x0" description="USB Gen 2 Bit Error Correction Disable: When this bit is high, bit error correction on SKP and SDS symbols is disabled." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x0" description="USB PIPE3 Compatibility Mode enable : When this bit is set to 1, USB PIPE3 compatibility mode is enabled." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="USB Loopback Slave Error Count disable: When this bit is set to 1, disables the error count for US loopback slave, such that the error count is not inserted into the BCNT OS." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x1" description="USB Elasticity Buffer Re-align enable: When this bit is set to 1, when Rx for a USB link is initially started, the elasticity buffer is re-aligned to its idle point upon seeing 3 consecutive COMMAs (i.e." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_12" width="1" begin="12" end="12" resetval="0x0" description="PHY APB access timeout: When set, an APB read/write request to PHY registers failed (i.e. timed out)." range="" rwaccess="RC"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_11" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_10" width="1" begin="10" end="10" resetval="0x1" description="PCIe PCS Comma realign: This field controls the comma alignment state machine to re-align to new bit position without going to loss of sync state." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_9" width="1" begin="9" end="9" resetval="0x0" description="Block alignment clear on EIOS : When set, upon receiving a PCIe EIOS, 128b/130b block alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 3 only)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_8" width="1" begin="8" end="8" resetval="0x0" description="Comma alignment clear on EIOS : When set, upon receiving a PCIe EIOS, Comma Alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 1/2 only)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_7" width="1" begin="7" end="7" resetval="0x0" description="Block alignment ignore Rx SigDetect : When set, 128b/13xb block alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 3 and USB3.1 Gen 2 only)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Comma alignment ignore Rx SigDetect : When set, Comma alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 1/2 and USB3.1 Gen 1 only)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_5_4" width="2" begin="5" end="4" resetval="0x0" description="Rx signal detect delay : Selects the number of clock cycles of delay to add to the PMA signal detect when the bit alignment blocks should be reset after losing signal." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_1" width="1" begin="1" end="1" resetval="0x0" description="RefClk disable override:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="PHY RefClk enable input ingnore :" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" acronym="PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" offset="0xC004" width="32" description="PIPE comma lock configuration1 register">
    <bitfield id="PHY_PIPE_COM_LOCK_CFG2_15_8" width="8" begin="31" end="24" resetval="0x8" description="PCIe PCS Comma lock count fast: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG2_7_0" width="8" begin="23" end="16" resetval="0x20" description="PCIe PCS Comma lock count: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG1_15_12" width="4" begin="15" end="12" resetval="0x4" description="PCIe PCS Comma unlock count: The number of COMMA symbols that need to be seen in the wrong bit position before the comma alignment state machine will transition to RESYNC or LOS state" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG1_11_0" width="12" begin="11" end="0" resetval="0x400" description="PCIe PCS Comma full lock count: The number of COMMA symbols that need to be seen in the same bit position for the comma alignment state machine to lock." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" acronym="PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" offset="0xC008" width="32" description="PIPE EIEOS lock configuration register">
    <bitfield id="PHY_PIPE_LANE_DSBL_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LANE_DSBL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PIPE lane disable: Each bit corresponds to a lane (i.e. bit [0] -X lane 0, bit [1] -X lane 1, etc)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_15_12" width="4" begin="15" end="12" resetval="0x1" description="EIE lock count fast: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_11_8" width="4" begin="11" end="8" resetval="0x3" description="EIE lock count : The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_7_0" width="8" begin="7" end="0" resetval="0x7F" description="EIE full lock count: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" acronym="PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" offset="0xC00C" width="32" description="PIPE receiver detect inhibit register">
    <bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_15_10" width="6" begin="31" end="26" resetval="0xF" description="PCIe PCS L1.x exit Rx electrical idle force fast count : Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_9_0" width="10" begin="25" end="16" resetval="0x96" description="PCIe PCS L1.x exit Rx electrical idle force full count : Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x when the PMA common was powered down." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_RCV_DET_INH_15_0" width="16" begin="15" end="0" resetval="0x3D09" description="PCS Receiver Detect Inhibit Counter Load Value: Counter load value to delay receiver detection request to PMA until PMA common mode is within the required range." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_ISO_CMN_CTRL" acronym="PHY_ISO_CMN_CTRL" offset="0xC010" width="32" description="PHY common control signal isolation register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_CMN_CTRL_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current value of phy_refclk_reqd PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives phy_refclk_en PHY input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_CMN_CTRL_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Drives phy_pma_suspend_override PHY input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives refclk_rcvr_pwrdn internal PHY signal when in PHY macro and PMA isolation mode (1 = powers down the reference clock receiver)." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_CMN_CTRL_3_1" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives phy_reset_n PHY input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_STATE_CHG_TIMEOUT" acronym="PHY_STATE_CHG_TIMEOUT" offset="0xC014" width="32" description="PHY state change monitor timeout">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATE_CHG_TIMEOUT_15_0" width="16" begin="15" end="0" resetval="0x30D4" description="State change timeout: Bits [19:4] of the state change timeout (bits [3:0] are zero)." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_AUTO_CFG_SPDUP" acronym="PHY_AUTO_CFG_SPDUP" offset="0xC01C" width="32" description="PHY speedup control register">
    <bitfield id="PHY_AUTO_CFG_SPDUP_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_CFG_SPDUP_3" width="1" begin="19" end="19" resetval="0x0" description="Speedup configuration complete:" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_CFG_SPDUP_2" width="1" begin="18" end="18" resetval="0x0" description="Speedup configuration stall:" range="" rwaccess="RW"/>
    <bitfield id="PHY_AUTO_CFG_SPDUP_1" width="1" begin="17" end="17" resetval="0x0" description="Speedup configuration enable: If set to 1 upon de-assertion (high) of phy_reset_n, the PHY will be configured for simulation speedup." range="" rwaccess="RW"/>
    <bitfield id="PHY_AUTO_CFG_SPDUP_0" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_CFG_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="PLL configuration:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="Single link PCIe configuration :" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" acronym="PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" offset="0xC020" width="32" description="PHY external reference clock detect low threshold register">
    <bitfield id="PHY_REFCLK_DET_THRES_HIGH_15_0" width="16" begin="31" end="16" resetval="0x2742" description="External Reference Clock Active Detect High Threshold: This is the maximum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_THRES_LOW_15_0" width="16" begin="15" end="0" resetval="0x1C2" description="External Reference Clock Active Detect Low Threshold: This is the minimum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" acronym="PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" offset="0xC024" width="32" description="PHY external reference clock detect measurement interval register">
    <bitfield id="PHY_REFCLK_DET_OP_DELAY_15_8" width="8" begin="31" end="24" resetval="0x10" description="External Reference Clock Active Detect End Delay: This is the number of apb_pclk cycles to wait upon completion of measurement interval before capturing the result (accounts for synchronization delays)." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_OP_DELAY_7_0" width="8" begin="23" end="16" resetval="0x64" description="External Reference Clock Active Detect Start Delay: This is the number of apb_pclk cycles to wait prior to start of measurement interval (accounts for enable delay of reference clock in PMA)." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_INTERVAL_15_0" width="16" begin="15" end="0" resetval="0x3E8" description="External Reference Clock Active Detect Measurement Interval: This is the number of apb_pclk cycles in which to count external reference clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK_DET_ISO_CTRL" acronym="PHY_REFCLK_DET_ISO_CTRL" offset="0xC028" width="32" description="PHY external reference clock detect isolation control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Captures the current value of the pma_cmn_ext_refclk_detected_cfg PHY input." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected_valid PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_7_1" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="External Reference Clock Active Detect Start: Write with 1 to initiate an external reference clock active detect operation." range="" rwaccess="W"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_j" acronym="PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_j" offset="0xD000" width="32" description="PIPE TX control signal isolation register Offset = D000h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients [11:6] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients [5:0] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Drives pipe_tx_data_k PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_tx_ones_zeros input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_tx_elec_idle PHY input for the associated lane when in PHY macro and PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives pipe_tx_128b_enc_byp PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives pipe_tx_compliance PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives pipe_tx_pattern PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_j" acronym="PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_j" offset="0xD004" width="32" description="PIPE TX local preset coefficients high isolation register Offset = D004h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PCS_ISO_TX_DMPH_LO_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_TX_DMPH_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Drives pipe_tx_deemph[11:6] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_TX_DMPH_LO_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_TX_DMPH_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives pipe_tx_deemph[5:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_15" width="1" begin="15" end="15" resetval="0x0" description="Set upon assertion of pipe_tx_local_tx_coeff_vld PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_14_13" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_tx_get_local_preset_coef PHY output for the associated lane when in PHY macro and PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_11_8" width="4" begin="11" end="8" resetval="0x0" description="Drives pipe_tx_local_preset_index PHY output for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[17:12] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_j" acronym="PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_j" offset="0xD008" width="32" description="PIPE TX deemphasis high isolation register Offset = D008h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_fs PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_lf PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives pipe_tx_deemph[17:12] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_j" acronym="PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_j" offset="0xD00C" width="32" description="PCS TX PIPE data low isolation register Offset = D00Ch + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PCS_ISO_TX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Drives pipe_tx_data[31:16] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_TX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Drives pipe_tx_data[15:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_j" acronym="PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_j" offset="0xD010" width="32" description="PCS RX control signal isolation register Offset = D010h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives pipe_invalid_request for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_11" width="1" begin="27" end="27" resetval="0x0" description="pipe_link_eval_dir_change[5:4] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="pipe_link_eval_dir_change[3:2] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_9" width="1" begin="25" end="25" resetval="0x0" description="pipe_link_eval_dir_change[1:0] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives pipe_rx_eval PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="Captures pipe_phy_status for Rx equalization evaluation PHY output for the associated lane (does not include power state change signaling)." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="pipe_link_eval_dir_change PHY output for the associated lane (prior to bit reversal logic) upon completion of Rx equalization evaluation." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Current value of pipe_rx_data_k PHY output for the associated lane, when PHY_PCS_ISO_RX_CTRL[5] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Drives pipe_rx_eq_training PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_rx_termination PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives pipe_rx_polarity PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of pipe_rx_valid PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Current value of pipe_rx_elec_idle PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of pipe_align_detect PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Current value of pipe_rx_status PHY output for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_j" acronym="PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_j" offset="0xD014" width="32" description="PHY link configuration isolation register Offset = D014h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Current value of phy_l*_ack_l1_x PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives the phy_l*_ent_l1_x PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Drives the phy_l*_rx_elec_idle_det_en PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Drives the phy_l*_tx_cmn_mode_en PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Drives the pipe_l*_rate PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_6_4" width="3" begin="22" end="20" resetval="0x2" description="Drives the pipe_l*_powerdown PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the pipe_l*_tx_det_rx_lpbk PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Captures pipe_l*_phy_status (for power state and rate change) PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_LINK_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Drives the phy_l*_reset_n PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_15" width="1" begin="15" end="15" resetval="0x0" description="Drives phy_link_cfg_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_14_13" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_l{nnnn}_32bit_sel PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives pma_fullrt_div_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_5" width="1" begin="5" end="5" resetval="0x0" description="Drives pipe_l{nnnn}_pcie_l1_ss_sel PHY input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_l{nnnn}_eb_mode PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives phy_l{nnnn}_mode PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_USB_BER_CNT_j" acronym="PHY_PIPE_ISO_USB_BER_CNT_j" offset="0xD018" width="32" description="PIPE USB Gen 1 loopback slave BER count register Offset = D018h + (j * 200h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_USB_BER_CNT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reerved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_USB_BER_CNT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of USB 3.1 Gen 1 loopback slave Bit Error Count from the PCS." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_j" acronym="PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_j" offset="0xD01C" width="32" description="PCS RX data low isolation register Offset = D01Ch + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PCS_ISO_RX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Current value of pipe_rx_data[31:16] PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_PCS_ISO_RX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of pipe_rx_data[15:0] PHY output." range="" rwaccess="R"/>
  </register>
  <register id="PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_j" acronym="PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_j" offset="0xD020" width="32" description="Ethernet MAC clock configuration isolation register Offset = D020h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_15_7" width="9" begin="31" end="23" resetval="0x1" description="Drives mac_div_sel1 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_6_0" width="7" begin="22" end="16" resetval="0x1" description="Drives mac_div_sel0 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_15_2" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives mac_src_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_INTERRUPT_STS_j" acronym="PHY_INTERRUPT_STS_j" offset="0xD024" width="32" description="PHY interrupt status register Offset = D024h + (j * 200h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_15" width="1" begin="15" end="15" resetval="0x0" description="State change monitor enable -" range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_14_11" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_10_8" width="3" begin="10" end="8" resetval="0x0" description="Next power state/data rate - Only valid when one of the interrupt status bits is set." range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_6_4" width="3" begin="6" end="4" resetval="0x0" description="Current power state/data rate - Only valid when one of the interrupt status bits is set." range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Data rate state change interrupt status - Set to 1 upon data rate change timeout." range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Power state change interrupt status - Set to 1 upon power state change timeout." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" acronym="PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" offset="0xE000" width="32" description="PMA common control1 register">
    <bitfield id="PHY_PMA_CMN_CTRL2_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_7" width="1" begin="23" end="23" resetval="0x0" description="Current value of cmn_pll1_locked PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x0" description="Current value of cmn_pll0_locked PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="Current value of cmn_pll1_clk_en_ack PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of cmn_pll0_clk_en_ack PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x1" description="Current value of cmn_pll1_disabled PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x1" description="Current value of cmn_pll0_disabled PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of cmn_pll1_ready PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x0" description="Current value of cmn_pll0_ready PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_15_7" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_refclk_rcv_out_en PMA input" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of cmn_macro_suspend_ack PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of cmn_refclk_active PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_3_1" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="Current value of cmn_ready pin PMA output" range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" acronym="PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" offset="0xE004" width="32" description="PMA SSM current state register">
    <bitfield id="PHY_PMA_PLL_RAW_CTRL_15_2" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PLL_RAW_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Raw SerDes PLL1 control : When set to 1, cmn_pll1_en PMA input is controlled by PHY logic." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_PLL_RAW_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Raw SerDes PLL0 control : When set to 1, cmn_pll0_en PMA input is controlled by PHY logic." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_SSM_STATE_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_SSM_STATE_8_0" width="9" begin="8" end="0" resetval="0x0" description="PMA SSM : Current state of the PMA startup state machine." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" acronym="PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" offset="0xE008" width="32" description="PMA common control signal isolation register">
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_7" width="1" begin="23" end="23" resetval="0x0" description="Drives cmn_pll1_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_6" width="1" begin="22" end="22" resetval="0x0" description="Drives cmn_pll0_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_5" width="1" begin="21" end="21" resetval="0x0" description="Drives cmn_pll1_mode_sel PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_4" width="1" begin="20" end="20" resetval="0x0" description="Drives cmn_pll0_mode_sel PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_3" width="1" begin="19" end="19" resetval="0x0" description="Drives cmn_pll1_clk_en PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_2" width="1" begin="18" end="18" resetval="0x0" description="Drives cmn_pll0_clk_en PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_1" width="1" begin="17" end="17" resetval="0x1" description="Drives cmn_pll1_en PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL0_0" width="1" begin="16" end="16" resetval="0x1" description="Drives cmn_pll0_en PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Drives cmn_ref_clk_term_en PMA input when in PHY macro or PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Drives cmn_ref_clk_dig_sel PMA input when in PHY macro or PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_13_12" width="2" begin="13" end="12" resetval="0x0" description="Drives cmn_ref_clk_dig_div PMA input when in PHY macro or PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Drives cmn_ref_clk_int_mode PMA input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives cmn_ref_clk0_mode PMA input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Current value of cmn_clock_stop_ack PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_clock_stop_req PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives cmn_ref_clk0_clk_gate_en PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives cmn_refclk_disable PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives cmn_macro_suspend_req PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives cmn_reset_n PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_PLL_CTRL1" acronym="PHY_PMA_ISO_PLL_CTRL1" offset="0xE00C" width="32" description="PMA PLL control1 isolation register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL1_15_12" width="4" begin="15" end="12" resetval="0x1" description="Drives cmn_pll1_clk_datart1_div PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL1_11_8" width="4" begin="11" end="8" resetval="0x1" description="Drives cmn_pll1_clk_datart0_div PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL1_7_4" width="4" begin="7" end="4" resetval="0x2" description="Drives cmn_pll0_clk_datart1_div PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PLL_CTRL1_3_0" width="4" begin="3" end="0" resetval="0x4" description="Drives cmn_pll0_clk_datart0_div PMA input when in PMA isolation mode" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_PLL0_SM_STATE" acronym="PHY_PMA_PLL0_SM_STATE" offset="0xE014" width="32" description="PMA PLL0 State Machine current state register">
    <bitfield id="PHY_PMA_PLL0_SM_STATE_15_12" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PLL0_SM_STATE_11_0" width="12" begin="27" end="16" resetval="0x300" description="Current value of cmn_pllsm0_state[11:0]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_PLL1_SM_STATE" acronym="PHY_PMA_PLL1_SM_STATE" offset="0xE018" width="32" description="PMA PLL1 State Machine current state register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PLL1_SM_STATE_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PLL1_SM_STATE_11_0" width="12" begin="11" end="0" resetval="0x300" description="Current value of cmn_pllsm1_state[11:0]." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISOLATION_CTRL" acronym="PHY_PMA_ISOLATION_CTRL" offset="0xE01C" width="32" description="PMA Isolation control register">
    <bitfield id="PHY_PMA_ISOLATION_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="PHY/PMA isolation enable (isolation_en) - When set, enables isolation (PHY or PMA)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="PHY/PMA common isolation enable (cmn_isolation_en) - When in PHY Macro Isolation Mode, the PHY common isolation register(s) are selected." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="PHY/PMA isolation mode select (isolation_mode_sel) - When isolation_en is set, this bit selects between PHY isolation mode and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_11_8" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PHY/PMA lane isolation enable (ln_isolation_en) - When in PHY Macro Isolation Mode, the selected PHY lane(s) isolation registers are selected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_j" acronym="PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_j" offset="0xF000" width="32" description="PMA transceiver control register Offset = F000h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_XCVR_LPBK_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_8" width="1" begin="24" end="24" resetval="0x0" description="Drives the tx_bist_hold PMA input for all lanes in the associated link (i.e. the bit associated with the master lane of the link drives all lanes in the link)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_5" width="1" begin="21" end="21" resetval="0x0" description="Drives the xcvr_lpbk_fe_parallel_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_4" width="1" begin="20" end="20" resetval="0x0" description="Drives the xcvr_lpbk_ne_parallel_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_3" width="1" begin="19" end="19" resetval="0x0" description="Drives the xcvr_lpbk_recovered_clk_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the xcvr_lpbk_line_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_1" width="1" begin="17" end="17" resetval="0x0" description="Drives the xcvr_lpbk_isi_gen_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_LPBK_0" width="1" begin="16" end="16" resetval="0x0" description="Drives the xcvr_lpbk_serial_en PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives the tx_differential_invert PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of rx_cdrlf_fphl_locked PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of rx_bist_status PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Current value of rx_bist_err_toggle PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Current value of rx_bist_sync PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the rx_differential_invert PMA input for the associated lane." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_XCVR_CTRL_j" acronym="PHY_PMA_ISO_XCVR_CTRL_j" offset="0xF004" width="32" description="PMA Transceiver control isolation register Offset = F004h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of xcvr_pll_clk_en_ack PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives tx_lfps_en PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_elec_idle PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Current value of tx_rcv_detected PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Current value of tx_rcv_detect_done PMA ouptut for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_9" width="1" begin="25" end="25" resetval="0x0" description="Drives tx_rcv_detect_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives xcvr_link_reset_n PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Drives xcvr_pll_clk_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Drives xcvr_lane_suspend PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of rx_lfps_detect PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Current value of rx_signal_detect PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Drives rx_termination PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PI_POS_15_8" width="8" begin="15" end="8" resetval="0x0" description="Current value of rx_pi_val PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PI_POS_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of rx_eye_plot_pi_val PMA output for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_j" acronym="PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_j" offset="0xF008" width="32" description="PMA transmitter local preset coefficient low isolation register Offset = F008h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of tx_local_preset_coef_valid PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_14_13" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_get_local_preset_coef PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_11_8" width="4" begin="27" end="24" resetval="0x0" description="Drives tx_local_preset_index PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Value of tx_local_tx_preset_coef[17:12] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Value of tx_local_tx_preset_coef[11:6] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Value of tx_local_tx_preset_coef[5:0] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_j" acronym="PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_j" offset="0xF00C" width="32" description="PMA Tx de-emphasis low isolation register Offset = F00Ch + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_TX_DMPH_HI_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives tx_deemphasis [17:12] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Drives tx_deemphasis [11:6] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives tx_deemphasis [5:0] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_j" acronym="PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_j" offset="0xF010" width="32" description="PMA Tx FS/LF isolation register Offset = F010h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_TX_MGN_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_8" width="1" begin="24" end="24" resetval="0x0" description="Drives tx_low_power_swing_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_7_3" width="5" begin="23" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_2_0" width="3" begin="18" end="16" resetval="0x0" description="Drives tx_vmargin PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_13_8" width="6" begin="13" end="8" resetval="0x2E" description="Current value of tx_local_fs PMA ouptut for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_5_0" width="6" begin="5" end="0" resetval="0x10" description="Current value of tx_local_lf PMA ouptut for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_j" acronym="PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_j" offset="0xF014" width="32" description="PMA Isolation mode control register Offset = F014h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="rx_sig_det_en_ext_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="tx_cmn_mode_en_ext_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of xcvr_power_state_ack_ln_{nnnn} PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives xcvr_power_state_req_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode.." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_15" width="1" begin="15" end="15" resetval="0x1" description="tx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_14" width="1" begin="14" end="14" resetval="0x1" description="rx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_13_6" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_5_4" width="2" begin="5" end="4" resetval="0x0" description="Drives xcvr_standard_mode_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_2_0" width="3" begin="2" end="0" resetval="0x0" description="Drives xcvr_data_width_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_RX_EQ_CTRL_j" acronym="PHY_PMA_ISO_RX_EQ_CTRL_j" offset="0xF018" width="32" description="PMA RX equalization control isolation register Offset = F018h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives rx_eq_training_data_valid PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives rx_eq_training PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_11_10" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_9_4" width="6" begin="25" end="20" resetval="0x0" description="The value of rx_link_eval_fb_dir_change PMA output for the associated lane upon assertion of rx_eq_eval_status to PMA." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="The value of rx_eq_eval_complete PMA output for the associated lane upon assertion of rx_eq_eval_status." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives rx_invalid_request PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of rx_eq_eval_status PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives rx_eq_eval PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_j" acronym="PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_j" offset="0xF01C" width="32" description="PMA low data isolation register Offset = F01Ch + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_ISO_DATA_HI_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_DATA_HI_3_0" width="4" begin="19" end="16" resetval="0x0" description="Current value of rx_rd[19:16] PMA output for the current lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of rx_rd[15:0] PMA output for the current lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_j" acronym="PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_j" offset="0xF020" width="32" description="PMA PSM current state lower register Offset = F020h + (j * 200h); where j = 0h to 3h">
    <bitfield id="PHY_PMA_PSM_STATE_HI_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PSM_STATE_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Current value of xcvr_psm_ready for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PSM_STATE_HI_11_10" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PSM_STATE_HI_9_0" width="10" begin="25" end="16" resetval="0x0" description="Current value of xcvr_psm_state[25:16] for the associated lane - PMA power state machine state." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_PSM_STATE_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of xcvr_psm_state[15:0] for the associated lane - PMA power state machine state." range="" rwaccess="R"/>
  </register>
</module>
