<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>operand3.m4out.tlv -> operand3.sv & operand3_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "operand3.m4out.tlv -> operand3.sv & operand3_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['operand3.m4out.tlv', 0, 3, 319, 0, 12, 52, 7, 93, 'opacity: 0.1', 1635, 'opacity: 0.1', 373, 'opacity: 0.1'],
      ['operand3.sv', 0, 3, 505, 0, 0, 40, 0, 84, 'opacity: 0.1', 1681, 'opacity: 0.1', 391, 'opacity: 0.1'],
      ['operand3_gen.sv', 0, 0, 0, 298, 180, 24, 103, 46, 'opacity: 0.1', 670, 'opacity: 0.1', 218, 'opacity: 0.1'],
      ['SV Total', 0, 3, 505, 298, 180, 64, 103, 130, 'opacity: 0.1', 2351, 'opacity: 0.1', 609, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['#505050', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', '#a07090', '#707070', '#7090a0'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM).
// Redwood EDA, LLC does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


// For silencing unused signal messages.
</span><span class="tlx_structure">`define BOGUS_USE(ignore)




</span><span class="tlx_comments">
//
// Scope: |inst
//

// For |inst$imm_data.
</span><span class="tlx_declarations">logic [63:0] INST_imm_data_a3;

</span><span class="tlx_comments">// For |inst$op_a.
</span><span class="tlx_declarations">logic [63:0] w_INST_op_a_a3;
logic [63:0] INST_op_a_a4;

</span><span class="tlx_comments">// For |inst$op_a_src.
</span><span class="tlx_declarations">logic [3:0] INST_op_a_src_a3;

</span><span class="tlx_comments">// For |inst$op_b.
</span><span class="tlx_declarations">logic INST_op_b_a4;

</span><span class="tlx_comments">// For |inst$opcode.
</span><span class="tlx_declarations">logic INST_opcode_a4;

</span><span class="tlx_comments">// For |inst$reg_data.
</span><span class="tlx_declarations">logic [63:0] INST_reg_data_a5;

</span><span class="tlx_comments">// For |inst$rslt.
</span><span class="tlx_declarations">logic [63:0] INST_rslt_a4;

</span><span class="tlx_comments">// For |inst$valid.
</span><span class="tlx_declarations">logic INST_valid_a2;
logic INST_valid_a3;
logic INST_valid_a4;

</span><span class="tlx_comments">// Clock signals.
</span><span class="tlx_validity">logic clkP_INST_valid_a4 ;

</span><span class="tlx_comments">//
// Scope: |pipe1
//

// For |pipe1$test_sig.
</span><span class="tlx_declarations">logic PIPE1_test_sig_a1;

</span><span class="tlx_comments">// For |pipe1$tmp.
</span><span class="tlx_declarations">logic [0:0] PIPE1_tmp_a1;

</span><span class="tlx_comments">

   //
   // Scope: |inst
   //

      // Staging of $op_a.
      </span><span class="tlx_staging">always_ff @(posedge clkP_INST_valid_a4) INST_op_a_a4[63:0] &lt;= w_INST_op_a_a3[63:0];

      </span><span class="tlx_comments">// Staging of signal $op_b, which had no assignment.
      </span><span class="tlx_instrumentation">assign INST_op_b_a4 = 'x;

      </span><span class="tlx_comments">// Staging of signal $opcode, which had no assignment.
      </span><span class="tlx_instrumentation">assign INST_opcode_a4 = 'x;

      </span><span class="tlx_comments">// Staging of $valid.
      </span><span class="tlx_staging">always_ff @(posedge clk) INST_valid_a3 &lt;= INST_valid_a2;
      always_ff @(posedge clk) INST_valid_a4 &lt;= INST_valid_a3;





</span><span class="tlx_comments">//
// Gated clocks.
//



   //
   // Scope: |inst
   //

</span><span class="tlx_validity">      clk_gate gen_clkP_INST_valid_a4(clkP_INST_valid_a4, clk, 1'b1, INST_valid_a3, 1'b0);


</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
</span><span class="tlx_comments">/*
Copyright (c) 2014, Intel Corporation

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

    * Redistributions of source code must retain the above copyright notice,
      this list of conditions and the following disclaimer.
    * Redistributions in binary form must reproduce the above copyright
      notice, this list of conditions and the following disclaimer in the
      documentation and/or other materials provided with the distribution.
    * Neither the name of Intel Corporation nor the names of its contributors
      may be used to endorse or promote products derived from this software
      without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
</span><span class="tlx_untouched">...
</span><span class="tlx_instrumentation">\source run/gen/operand_mux/operand3.tlv 35
</span><span class="tlx_structure">\TLV
   </span><span class="tlx_comments">// Test m4+ macro.
   </span><span class="tlx_instrumentation">\source run/gen/operand_mux/operand3.tlv 30   </span><span class="tlx_comments">// Instantiated from run/gen/operand_mux/operand3.tlv, 38 as: m4+my_macro(|pipe1, @1, $test_sig)
      </span><span class="tlx_structure">|pipe1
         </span><span class="tlx_staging">@1
            </span><span class="tlx_logic">$tmp[0:0] = *RW_rand_vect[(0 + (0)) % 257 +: 1];
            $test_sig = </span><span class="tlx_structure">|pipe1</span><span class="tlx_logic">$tmp;
            `BOGUS_USE($test_sig)
   </span><span class="tlx_instrumentation">\end_source
   
   </span><span class="tlx_comments">// Context:
   </span><span class="tlx_structure">|inst
      </span><span class="tlx_staging">@2
         </span><span class="tlx_logic">$valid = ...;
      </span><span class="tlx_staging">@3
         </span><span class="tlx_logic">$op_a_src[3:0] = ...;
         $imm_data[63:0] = ...;
      </span><span class="tlx_staging">@5
         </span><span class="tlx_logic">$reg_data[63:0] = ...;

   </span><span class="tlx_structure">|inst
      </span><span class="tlx_validity">?$valid
         </span><span class="tlx_staging">@3
            </span><span class="tlx_logic">$op_a[63:0] =
               ($op_a_src == IMM) ? $imm_data    :
               ($op_a_src == BYP) ? &gt;&gt;1$rslt     :
               ($op_a_src == REG) ? &gt;&gt;2$reg_data :
               ($op_a_src == MEM) ? *mem_data_M320H :
                                    64'b0;

         </span><span class="tlx_staging">@4
            </span><span class="tlx_logic">$rslt[63:0] = f_ALU($opcode, $op_a, $op_b);
      </span><span class="tlx_comments">//...
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">

<pre>
<span class="tlx_instrumentation">`line 2 &quot;operand3.tlv&quot; 0

</span><span class="tlx_comments">/*
Copyright (c) 2014, Intel Corporation

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

    * Redistributions of source code must retain the above copyright notice,
      this list of conditions and the following disclaimer.
    * Redistributions in binary form must reproduce the above copyright
      notice, this list of conditions and the following disclaimer in the
      documentation and/or other materials provided with the distribution.
    * Neither the name of Intel Corporation nor the names of its contributors
      may be used to endorse or promote products derived from this software
      without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
</span><span class="tlx_untouched">...
</span><span class="tlx_instrumentation">`line 36 &quot;operand3.tlv&quot;
</span><span class="tlx_structure">`include &quot;operand3_gen.sv&quot;
   </span><span class="tlx_comments">// Test m4+ macro.
   </span><span class="tlx_instrumentation">`line 31 &quot;operand3.tlv&quot;
      </span><span class="tlx_comments">//_|pipe1
         //_@1
            </span><span class="tlx_logic">assign PIPE1_tmp_a1[0:0] = RW_rand_vect[(0 + (0)) % 257 +: 1];
            assign PIPE1_test_sig_a1 = PIPE1_tmp_a1;
            `BOGUS_USE(PIPE1_test_sig_a1)
   </span><span class="tlx_comments">//_\end_source
   </span><span class="tlx_instrumentation">`line 39 &quot;operand3.tlv&quot;
   
   </span><span class="tlx_comments">// Context:
   //_|inst
      //_@2
         </span><span class="tlx_logic">assign INST_valid_a2 = ...;
      </span><span class="tlx_comments">//_@3
         </span><span class="tlx_logic">assign INST_op_a_src_a3[3:0] = ...;
         assign INST_imm_data_a3[63:0] = ...;
      </span><span class="tlx_comments">//_@5
         </span><span class="tlx_logic">assign INST_reg_data_a5[63:0] = ...;

   </span><span class="tlx_comments">//_|inst
      //_?$valid
         //_@3
            </span><span class="tlx_logic">assign w_INST_op_a_a3[63:0] =
               (INST_op_a_src_a3 == IMM) ? INST_imm_data_a3    :
               (INST_op_a_src_a3 == BYP) ? INST_rslt_a4     :
               (INST_op_a_src_a3 == REG) ? INST_reg_data_a5 :
               (INST_op_a_src_a3 == MEM) ? mem_data_M320H :
                                    64'b0;

         </span><span class="tlx_comments">//_@4
            </span><span class="tlx_logic">assign INST_rslt_a4[63:0] = f_ALU(INST_opcode_a4, INST_op_a_a4, INST_op_b_a4);


</span><span class="tlx_comments">// Undefine macros defined by SandPiper (in &quot;operand3_gen.sv&quot;).
</span><span class="tlx_structure">`undef BOGUS_USE
      </span><span class="tlx_comments">//...
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
