<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="seven_operand_adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RippleCarryAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_operand_adder_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seven_operand_adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="seven_operand_adder_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tester_dispositivi_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516203386" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516203386" xil_pn:in_ck="-2282641972035083562" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RippleCarryAdder.vhd"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_on_board.vhd"/>
      <outfile xil_pn:name="display_top_level.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="full_adder_half.vhdl"/>
      <outfile xil_pn:name="half_adder.vhdl"/>
      <outfile xil_pn:name="latch_d.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="partial_sum_2.vhd"/>
      <outfile xil_pn:name="partial_sum_3.vhd"/>
      <outfile xil_pn:name="seven_operand_adder.vhd"/>
      <outfile xil_pn:name="seven_operand_adder_testbench.vhd"/>
      <outfile xil_pn:name="sevent_to_threee.vhd"/>
      <outfile xil_pn:name="tester_dispositivi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516203386" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6617143180661624131" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516203386" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4442931316161962497" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516203386" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7685438172469111345" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516203386" xil_pn:in_ck="-2282641972035083562" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RippleCarryAdder.vhd"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_on_board.vhd"/>
      <outfile xil_pn:name="display_top_level.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="full_adder_half.vhdl"/>
      <outfile xil_pn:name="half_adder.vhdl"/>
      <outfile xil_pn:name="latch_d.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="partial_sum_2.vhd"/>
      <outfile xil_pn:name="partial_sum_3.vhd"/>
      <outfile xil_pn:name="seven_operand_adder.vhd"/>
      <outfile xil_pn:name="seven_operand_adder_testbench.vhd"/>
      <outfile xil_pn:name="sevent_to_threee.vhd"/>
      <outfile xil_pn:name="tester_dispositivi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516203389" xil_pn:in_ck="-2282641972035083562" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="892936473796820508" xil_pn:start_ts="1516203386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="seven_operand_adder_testbench_beh.prj"/>
      <outfile xil_pn:name="seven_operand_adder_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516203390" xil_pn:in_ck="2944823958866685430" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7850300885536721257" xil_pn:start_ts="1516203389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="seven_operand_adder_testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
