Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 08:20:46 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_223_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum31_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.958ns (28.119%)  route 2.449ns (71.881%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 6.825 - 4.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 1.576ns, distribution 0.883ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.429ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=24115, routed)       2.459     3.396    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y178       FDCE                                         r  Delay1No29_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y178       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.475 r  Delay1No29_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.693     4.168    Delay1No28_instance/Delay1No29_out[6]
    SLICE_X126Y211       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.219 r  Delay1No28_instance/geqOp_carry_i_13__6/O
                         net (fo=1, routed)           0.025     4.244    Sum31_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X126Y211       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.407 r  Sum31_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.433    Sum31_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y212       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.448 r  Sum31_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.474    Sum31_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y213       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.526 r  Sum31_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.498     5.024    Delay1No29_instance/CO[0]
    SLICE_X127Y223       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     5.090 f  Delay1No29_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.217     5.307    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X127Y223       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.455 f  Delay1No28_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.090     5.545    Delay1No28_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X127Y222       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     5.595 r  Delay1No28_instance/shiftedFracY_d1[49]_i_7__6/O
                         net (fo=32, routed)          0.492     6.087    Delay1No29_instance/Y_reg[23]_0
    SLICE_X123Y211       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.237 r  Delay1No29_instance/shiftedFracY_d1[7]_i_2__6/O
                         net (fo=4, routed)           0.218     6.455    Delay1No28_instance/level2[6]
    SLICE_X122Y209       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.543 r  Delay1No28_instance/shiftedFracY_d1[3]_i_1__6/O
                         net (fo=2, routed)           0.114     6.657    Delay1No28_instance/level4__0[3]
    SLICE_X123Y210       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     6.753 r  Delay1No28_instance/shiftedFracY_d1[19]_i_1__6/O
                         net (fo=1, routed)           0.050     6.803    Sum31_1_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X123Y210       FDRE                                         r  Sum31_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=24115, routed)       2.178     6.825    Sum31_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y210       FDRE                                         r  Sum31_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.438     7.262    
                         clock uncertainty           -0.035     7.227    
    SLICE_X123Y210       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.252    Sum31_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.449    




