verilog xil_defaultlib --include "../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/4e49" --include "../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/ec67/hdl" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_lmb_bram_0/sim/dejarik_lmb_bram_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_clk_wiz_1_0/dejarik_clk_wiz_1_0_clk_wiz.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_clk_wiz_1_0/dejarik_clk_wiz_1_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_reset_inv_0_2/sim/dejarik_reset_inv_0_2.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_xlconcat_0_3/sim/dejarik_xlconcat_0_3.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_xbar_0/sim/dejarik_xbar_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/a73b/hdl/ioiptest_v1_0_S00_AXI.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/a73b/hdl/ioiptest_v1_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_ioiptest_0_4/sim/dejarik_ioiptest_0_4.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/2509/hdl/matrix_controller_v1_0_S00_AXI.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ipshared/2509/hdl/matrix_controller_v1_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_matrix_controller_0_13/sim/dejarik_matrix_controller_0_13.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/ip/dejarik_clk_generator_0_0/sim/dejarik_clk_generator_0_0.v" \
"../../../../fpga_dejarik.gen/sources_1/bd/dejarik/sim/dejarik.v" \

verilog xil_defaultlib "glbl.v"

nosort
