From 965a4eac39ea6e8ebd5607b1f7450df35bad6cd6 Mon Sep 17 00:00:00 2001
From: Tim Lunn <tim@feathertop.org>
Date: Tue, 19 Sep 2023 19:35:32 +1000
Subject: [PATCH] dts: add usb

---
 arch/arm/boot/dts/rv1126-sonoff-ihost.dts | 54 ++++++++++++++++++
 arch/arm/boot/dts/rv1126.dtsi             | 67 +++++++++++++----------
 2 files changed, 91 insertions(+), 30 deletions(-)

diff --git a/arch/arm/boot/dts/rv1126-sonoff-ihost.dts b/arch/arm/boot/dts/rv1126-sonoff-ihost.dts
index 35c2cc0d0..1db489265 100644
--- a/arch/arm/boot/dts/rv1126-sonoff-ihost.dts
+++ b/arch/arm/boot/dts/rv1126-sonoff-ihost.dts
@@ -19,6 +19,18 @@ chosen {
 		stdout-path = "serial2:1500000n8";
 	};
 
+	vcc5v0_host: vcc5v0-host-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&host_vbus_drv>;
+		regulator-name = "vcc5v0_host";
+		regulator-always-on;
+		regulator-boot-on;
+		vin-supply = <&vcc5v0_sys>;
+	};
+
 	vcc5v0_sys: regulator-vcc5v0-sys {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_sys";
@@ -366,6 +378,12 @@ soc_slppin_rst: soc_slppin_rst {
 		};
 	};
 
+	usb {
+		host_vbus_drv: host-vbus-drv {
+			rockchip,pins = <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
 	wifi {
 		wifi_enable_h: wifi-enable-h {
 			rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>;
@@ -425,6 +443,24 @@ &sdmmc {
 	status = "okay";
 };
 
+&u2phy0 {
+	status = "okay";
+	vup-gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_LOW>;
+};
+
+&u2phy_otg {
+	status = "okay";
+};
+
+&u2phy1 {
+	status = "okay";
+};
+
+&u2phy_host {
+	status = "okay";
+	phy-supply = <&vcc5v0_host>;
+};
+
 &uart0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart0_xfer &uart0_ctsn &uart0_rtsn>;
@@ -464,3 +500,21 @@ &uart4 {
 	pinctrl-0 = <&uart4m2_xfer>;
 	status = "okay";
 };
+
+&usbdrd {
+	status = "okay";
+};
+
+&usbdrd_dwc3 {
+	status = "okay";
+	dr_mode = "peripheral";
+	extcon = <&u2phy0>;
+};
+
+&usb_host0_ehci {
+	status = "okay";
+};
+
+&usb_host0_ohci {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index a8faa3c76..81c3ced3c 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -109,15 +109,6 @@ pmu_io_domains: io-domains {
 			status = "disabled";
 		};
 	};
-        qos_usb_host: qos@fe810000 {
-                compatible = "rockchip,rv1126-qos", "syscon";
-                reg = <0xfe810000 0x20>;
-        };
-
-        qos_usb_otg: qos@fe810080 {
-                compatible = "rockchip,rv1126-qos", "syscon";
-                reg = <0xfe810080 0x20>;
-        };
 
 	qos_emmc: qos@fe860000 {
 		compatible = "rockchip,rv1126-qos", "syscon";
@@ -139,6 +130,16 @@ qos_sdio: qos@fe86c000 {
 		reg = <0xfe86c000 0x20>;
 	};
 
+	qos_usb_host: qos@fe810000 {
+		compatible = "rockchip,rv1126-qos", "syscon";
+		reg = <0xfe810000 0x20>;
+	};
+
+	qos_usb_otg: qos@fe810080 {
+		compatible = "rockchip,rv1126-qos", "syscon";
+		reg = <0xfe810080 0x20>;
+	};
+
 	gic: interrupt-controller@feff0000 {
 		compatible = "arm,gic-400";
 		interrupt-controller;
@@ -185,17 +186,17 @@ power-domain@RV1126_PD_SDIO {
 				#power-domain-cells = <0>;
 			};
 
-                        power-domain@RV1126_PD_USB {
-                                reg = <RV1126_PD_USB>;
-                                clocks = <&cru HCLK_USBHOST>,
-                                         <&cru HCLK_USBHOST_ARB>,
-                                         <&cru CLK_USBHOST_UTMI_OHCI>,
-                                         <&cru ACLK_USBOTG>,
-                                         <&cru CLK_USBOTG_REF>;
-                                pm_qos = <&qos_usb_host>,
-                                         <&qos_usb_otg>;
-                                #power-domain-cells = <0>;
-                        };
+			power-domain@RV1126_PD_USB {
+				reg = <RV1126_PD_USB>;
+				clocks = <&cru HCLK_USBHOST>,
+				<&cru HCLK_USBHOST_ARB>,
+				<&cru CLK_USBHOST_UTMI_OHCI>,
+				<&cru ACLK_USBOTG>,
+				<&cru CLK_USBOTG_REF>;
+				pm_qos = <&qos_usb_host>,
+				<&qos_usb_otg>;
+				#power-domain-cells = <0>;
+			};
 
 		};
 	};
@@ -276,9 +277,11 @@ dmac: dma-controller@ff4e0000 {
 	u2phy0: usb2phy@ff4c0000 {
 		compatible = "rockchip,rv1126-usb2phy";
 		reg = <0xff4c0000 0x8000>;
-		rockchip,usbgrf = <&grf>;
-		clocks = <&pmucru CLK_USBPHY_OTG_REF>;
-		clock-names = "phyclk";
+		rockchip,grf = <&grf>;
+		clocks = <&pmucru CLK_USBPHY_OTG_REF>, <&cru PCLK_USBPHY_OTG>;
+		clock-names = "phyclk", "pclk";
+		resets = <&cru SRST_USBPHYPOR_OTG>, <&cru SRST_USBPHY_OTG_P>;
+		reset-names = "u2phy", "u2phy-apb";
 		#clock-cells = <0>;
 		status = "disabled";
 
@@ -286,9 +289,10 @@ u2phy_otg: otg-port {
 			#phy-cells = <0>;
 			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
-				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "otg-bvalid", "otg-id",
-					  "linestate";
+					  "linestate", "disconnect";
 			status = "disabled";
 		};
 	};
@@ -296,19 +300,22 @@ u2phy_otg: otg-port {
 	u2phy1: usb2phy@ff4c8000 {
 		compatible = "rockchip,rv1126-usb2phy";
 		reg = <0xff4c8000 0x8000>;
-		rockchip,usbgrf = <&grf>;
-		clocks = <&pmucru CLK_USBPHY_HOST_REF>;
-		clock-names = "phyclk";
+		rockchip,grf = <&grf>;
+		clocks = <&pmucru CLK_USBPHY_HOST_REF>, <&cru PCLK_USBPHY_HOST>;
+		clock-names = "phyclk", "pclk";
 		#clock-cells = <0>;
 		assigned-clocks = <&cru USB480M>;
 		assigned-clock-parents = <&u2phy1>;
 		clock-output-names = "usb480m_phy";
+		resets = <&cru SRST_USBPHYPOR_HOST>, <&cru SRST_USBPHY_HOST_P>;
+		reset-names = "u2phy", "u2phy-apb";
 		status = "disabled";
 
 		u2phy_host: host-port {
 			#phy-cells = <0>;
-			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "linestate";
+			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "linestate", "disconnect";
 			status = "disabled";
 		};
 	};
-- 
2.40.1

