
---------- Begin Simulation Statistics ----------
final_tick                                82529599500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 358611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   359315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.85                       # Real time elapsed on the host
host_tick_rate                              295960472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082530                       # Number of seconds simulated
sim_ticks                                 82529599500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095592                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103650                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.650592                       # CPI: cycles per instruction
system.cpu.discardedOps                        190757                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610471                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403218                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001562                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32760103                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.605843                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165059199                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132299096                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       147417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        303252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9784                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105808                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41590                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52460                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       459106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 459106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33492736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33492736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155854                       # Request fanout histogram
system.membus.respLayer1.occupancy         1463772500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1186400000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       485126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103948800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104056576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          153487                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13543424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           586810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016842                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 576942     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9853      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             586810                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1191931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1081957495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               277344                       # number of demand (read+write) hits
system.l2.demand_hits::total                   277463                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              277344                       # number of overall hits
system.l2.overall_hits::total                  277463                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155439                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data            155439                       # number of overall misses
system.l2.overall_misses::total                155860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14543979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14580071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36091500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14543979500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14580071000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.779630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.779630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85728.028504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93567.119577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93545.945079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85728.028504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93567.119577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93545.945079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105808                       # number of writebacks
system.l2.writebacks::total                    105808                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12989300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13021181500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12989300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13021181500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.359150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.359150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359674                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75728.028504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83567.945237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83546.767829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75728.028504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83567.945237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83546.767829                       # average overall mshr miss latency
system.l2.replacements                         153487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       379318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           379318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       379318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       379318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            107344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          103395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9851985500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9851985500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.490631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95284.931573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95284.931573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       103395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8818045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8818045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.490631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.490631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85285.028290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85285.028290                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85728.028504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85728.028504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75728.028504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75728.028504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        170000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4691994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4691994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.234386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.234386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90154.369380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90154.369380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4171254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4171254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.234363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.234363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80156.315456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80156.315456                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8007.261469                       # Cycle average of tags in use
system.l2.tags.total_refs                      861600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.329078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     140.819681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.674959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7836.766829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.956637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977449                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          639                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1892281                       # Number of tag accesses
system.l2.tags.data_accesses                  1892281                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19895424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19949312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13543424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13543424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          155433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            652954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         241070163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             241723117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       652954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           652954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164103838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164103838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164103838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           652954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        241070163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            405826954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    310262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006042463500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              575524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199322                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105808                       # Number of write requests accepted
system.mem_ctrls.readBursts                    311708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    604                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6590044000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1555520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12423244000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21182.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39932.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  155994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                311708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  133173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       126663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.092529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.768729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.167155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6621      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        89526     70.68%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8796      6.94%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2300      1.82%     84.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1344      1.06%     85.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1452      1.15%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1015      0.80%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          794      0.63%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14815     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       126663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.819371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.111321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.183752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12322     98.31%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          165      1.32%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.26%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12534                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.881044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.840798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.192601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7638     60.94%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      0.73%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4118     32.85%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              105      0.84%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              538      4.29%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19910656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13541568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19949312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13543424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       241.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    241.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82529547000                       # Total gap between requests
system.mem_ctrls.avgGap                     315405.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19856768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13541568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 652953.610904170200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 240601773.427968740463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164081348.777174204588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       310866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27079000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12396165000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1940397086500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32160.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39876.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9169425.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            437689140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            232614525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1090485060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          539403480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6514569360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19254282510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15477233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43546277835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.644362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40014784750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2755740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39759074750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            466770360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            248071560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1130797500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          565080660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6514569360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19612208310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15175822560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43713320310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.668393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39229755500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2755740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40544104000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050340                       # number of overall hits
system.cpu.icache.overall_hits::total         8050340                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38782500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050880                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71819.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71819.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71819.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71819.444444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38242500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38242500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70819.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70819.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70819.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70819.444444                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050340                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71819.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71819.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70819.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70819.444444                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.256867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.037037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.256867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102300                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51590624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51590624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51591221                       # number of overall hits
system.cpu.dcache.overall_hits::total        51591221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472227                       # number of overall misses
system.cpu.dcache.overall_misses::total        472227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20664969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20664969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20664969500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20664969500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52055029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52055029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063448                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44497.732583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44497.732583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43760.669127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43760.669127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       379318                       # number of writebacks
system.cpu.dcache.writebacks::total            379318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35577                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432783                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17744604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17744604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18118748000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18118748000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41379.303590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41379.303590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41865.664779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41865.664779                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40884274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40884274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6827045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6827045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30938.786747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30938.786747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6445735500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6445735500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29555.527789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29555.527789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13837924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13837924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56772.833570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56772.833570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33003                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33003                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11298868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11298868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53615.460356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53615.460356                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    374144000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    374144000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94600.252845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94600.252845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.967275                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.208509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.967275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416940974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416940974                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82529599500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
