# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs_valid

.latch        n78 Memory[0][0]  2
.latch        n83 Memory[0][1]  2
.latch        n88 Memory[0][2]  2
.latch        n93 Memory[0][3]  2
.latch        n98 Memory[0][4]  2
.latch       n103 Memory[0][5]  2
.latch       n108 Memory[0][6]  2
.latch       n113 Memory[0][7]  2
.latch       n118 Memory[0][8]  2
.latch       n123 Memory[0][9]  2
.latch       n128 Memory[0][10]  2
.latch       n133 Memory[0][11]  2
.latch       n138 Memory[0][12]  2
.latch       n143 Memory[0][13]  2
.latch       n148 Memory[0][14]  2
.latch       n153 Memory[0][15]  2
.latch       n158 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n91
10 1
.names ins[0] ins_ready new_n92
11 1
.names new_n91 new_n92 n78
00 0
.names Memory[0][1] ins_ready new_n94
10 1
.names ins[1] ins_ready new_n95
11 1
.names new_n94 new_n95 n83
00 0
.names Memory[0][2] ins_ready new_n97
10 1
.names ins[2] ins_ready new_n98_1
11 1
.names new_n97 new_n98_1 n88
00 0
.names Memory[0][3] ins_ready new_n100
10 1
.names ins[3] ins_ready new_n101
11 1
.names new_n100 new_n101 n93
00 0
.names Memory[0][4] ins_ready new_n103_1
10 1
.names ins[4] ins_ready new_n104
11 1
.names new_n103_1 new_n104 n98
00 0
.names Memory[0][5] ins_ready new_n106
10 1
.names ins[5] ins_ready new_n107
11 1
.names new_n106 new_n107 n103
00 0
.names Memory[0][6] ins_ready new_n109
10 1
.names ins[6] ins_ready new_n110
11 1
.names new_n109 new_n110 n108
00 0
.names Memory[0][7] ins_ready new_n112
10 1
.names ins[7] ins_ready new_n113_1
11 1
.names new_n112 new_n113_1 n113
00 0
.names Memory[0][8] ins_ready new_n115
10 1
.names ins[8] ins_ready new_n116
11 1
.names new_n115 new_n116 n118
00 0
.names Memory[0][9] ins_ready new_n118_1
10 1
.names ins[9] ins_ready new_n119
11 1
.names new_n118_1 new_n119 n123
00 0
.names Memory[0][10] ins_ready new_n121
10 1
.names ins[10] ins_ready new_n122
11 1
.names new_n121 new_n122 n128
00 0
.names Memory[0][11] ins_ready new_n124
10 1
.names ins[11] ins_ready new_n125
11 1
.names new_n124 new_n125 n133
00 0
.names Memory[0][12] ins_ready new_n127
10 1
.names ins[12] ins_ready new_n128_1
11 1
.names new_n127 new_n128_1 n138
00 0
.names Memory[0][13] ins_ready new_n130
10 1
.names ins[13] ins_ready new_n131
11 1
.names new_n130 new_n131 n143
00 0
.names Memory[0][14] ins_ready new_n133_1
10 1
.names ins[14] ins_ready new_n134
11 1
.names new_n133_1 new_n134 n148
00 0
.names Memory[0][15] ins_ready new_n136
10 1
.names ins[15] ins_ready new_n137
11 1
.names new_n136 new_n137 n153
00 0
.names ins_valid ins_ready new_n139
01 1
.names rst new_n139 n158
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names control.valid_reg outs_valid
1 1
.end
