// Seed: 2273566877
module module_0 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    inout supply0 id_3
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1,
    input tri id_2,
    output tri id_3,
    output wire id_4,
    output wire id_5,
    output supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13
);
  wor id_15 = 1 & 1 == id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4
  );
endmodule
