
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000d6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cf6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800100  00800100  00000d6a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d6a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000d9c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  00000ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003112  00000000  00000000  00000f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c94  00000000  00000000  0000403e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019f9  00000000  00000000  00004cd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000450  00000000  00000000  000066cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00010fe4  00000000  00000000  00006b1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c08  00000000  00000000  00017b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000168  00000000  00000000  00018708  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00000c16  00000000  00000000  00018870  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	bf c0       	rjmp	.+382    	; 0x184 <__vector_1>
   6:	00 00       	nop
   8:	c8 c0       	rjmp	.+400    	; 0x19a <__vector_2>
   a:	00 00       	nop
   c:	d1 c0       	rjmp	.+418    	; 0x1b0 <__vector_3>
   e:	00 00       	nop
  10:	da c0       	rjmp	.+436    	; 0x1c6 <__vector_4>
  12:	00 00       	nop
  14:	e3 c0       	rjmp	.+454    	; 0x1dc <__vector_5>
  16:	00 00       	nop
  18:	ec c0       	rjmp	.+472    	; 0x1f2 <__vector_6>
  1a:	00 00       	nop
  1c:	f5 c0       	rjmp	.+490    	; 0x208 <__vector_7>
  1e:	00 00       	nop
  20:	fe c0       	rjmp	.+508    	; 0x21e <__vector_8>
  22:	00 00       	nop
  24:	07 c1       	rjmp	.+526    	; 0x234 <__vector_9>
  26:	00 00       	nop
  28:	10 c1       	rjmp	.+544    	; 0x24a <__vector_10>
  2a:	00 00       	nop
  2c:	19 c1       	rjmp	.+562    	; 0x260 <__vector_11>
  2e:	00 00       	nop
  30:	22 c1       	rjmp	.+580    	; 0x276 <__vector_12>
  32:	00 00       	nop
  34:	2b c1       	rjmp	.+598    	; 0x28c <__vector_13>
  36:	00 00       	nop
  38:	34 c1       	rjmp	.+616    	; 0x2a2 <__vector_14>
  3a:	00 00       	nop
  3c:	3d c1       	rjmp	.+634    	; 0x2b8 <__vector_15>
  3e:	00 00       	nop
  40:	46 c1       	rjmp	.+652    	; 0x2ce <__vector_16>
  42:	00 00       	nop
  44:	4f c1       	rjmp	.+670    	; 0x2e4 <__vector_17>
  46:	00 00       	nop
  48:	58 c1       	rjmp	.+688    	; 0x2fa <__vector_18>
  4a:	00 00       	nop
  4c:	61 c1       	rjmp	.+706    	; 0x310 <__vector_19>
  4e:	00 00       	nop
  50:	6a c1       	rjmp	.+724    	; 0x326 <__vector_20>
  52:	00 00       	nop
  54:	d0 c1       	rjmp	.+928    	; 0x3f6 <__vector_21>
  56:	00 00       	nop
  58:	14 c2       	rjmp	.+1064   	; 0x482 <__vector_22>
  5a:	00 00       	nop
  5c:	1d c2       	rjmp	.+1082   	; 0x498 <__vector_23>
  5e:	00 00       	nop
  60:	26 c2       	rjmp	.+1100   	; 0x4ae <__vector_24>
  62:	00 00       	nop
  64:	2f c2       	rjmp	.+1118   	; 0x4c4 <__vector_25>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 ef       	ldi	r30, 0xF6	; 246
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 30       	cpi	r26, 0x00	; 0
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e0       	ldi	r26, 0x00	; 0
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a6 31       	cpi	r26, 0x16	; 22
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	1f d2       	rcall	.+1086   	; 0x4da <main>
  9c:	2a c6       	rjmp	.+3156   	; 0xcf2 <_exit>

0000009e <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
  9e:	cf 93       	push	r28
  a0:	df 93       	push	r29
  a2:	1f 92       	push	r1
  a4:	cd b7       	in	r28, 0x3d	; 61
  a6:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
  a8:	8f ef       	ldi	r24, 0xFF	; 255
  aa:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
  ae:	8f b7       	in	r24, 0x3f	; 63
  b0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
  b2:	f8 94       	cli
	return flags;
  b4:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
  b6:	5f 93       	push	r21
  b8:	50 e8       	ldi	r21, 0x80	; 128
  ba:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  be:	50 e0       	ldi	r21, 0x00	; 0
  c0:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  c4:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
  c6:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
  c8:	0f 90       	pop	r0
  ca:	df 91       	pop	r29
  cc:	cf 91       	pop	r28
  ce:	08 95       	ret

000000d0 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
  d0:	cf 93       	push	r28
  d2:	df 93       	push	r29
  d4:	1f 92       	push	r1
  d6:	cd b7       	in	r28, 0x3d	; 61
  d8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
  da:	9f b7       	in	r25, 0x3f	; 63
  dc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
  de:	f8 94       	cli
	return flags;
  e0:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
  e2:	81 11       	cpse	r24, r1
  e4:	06 c0       	rjmp	.+12     	; 0xf2 <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
  e6:	e4 e6       	ldi	r30, 0x64	; 100
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	60 95       	com	r22
  ec:	80 81       	ld	r24, Z
  ee:	68 23       	and	r22, r24
  f0:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
  f2:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
  f4:	0f 90       	pop	r0
  f6:	df 91       	pop	r29
  f8:	cf 91       	pop	r28
  fa:	08 95       	ret

000000fc <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	1f 92       	push	r1
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 106:	9f b7       	in	r25, 0x3f	; 63
 108:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
 10a:	f8 94       	cli
	return flags;
 10c:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
 10e:	81 11       	cpse	r24, r1
 110:	05 c0       	rjmp	.+10     	; 0x11c <sysclk_disable_module+0x20>
		*(reg + port) |= id;
 112:	e4 e6       	ldi	r30, 0x64	; 100
 114:	f0 e0       	ldi	r31, 0x00	; 0
 116:	80 81       	ld	r24, Z
 118:	68 2b       	or	r22, r24
 11a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 11c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
 11e:	0f 90       	pop	r0
 120:	df 91       	pop	r29
 122:	cf 91       	pop	r28
 124:	08 95       	ret

00000126 <board_init>:
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 126:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 128:	29 98       	cbi	0x05, 1	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 12a:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 12c:	2b 98       	cbi	0x05, 3	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 12e:	20 9a       	sbi	0x04, 0	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 130:	28 98       	cbi	0x05, 0	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 132:	24 9a       	sbi	0x04, 4	; 4
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
 134:	2c 9a       	sbi	0x05, 4	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 136:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 138:	2d 98       	cbi	0x05, 5	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 13a:	3b 9a       	sbi	0x07, 3	; 7
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 13c:	43 98       	cbi	0x08, 3	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 13e:	3e 98       	cbi	0x07, 6	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 140:	46 9a       	sbi	0x08, 6	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 142:	50 98       	cbi	0x0a, 0	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 144:	58 98       	cbi	0x0b, 0	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 146:	51 98       	cbi	0x0a, 1	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 148:	59 98       	cbi	0x0b, 1	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 14a:	52 98       	cbi	0x0a, 2	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 14c:	5a 98       	cbi	0x0b, 2	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 14e:	53 98       	cbi	0x0a, 3	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 150:	5b 98       	cbi	0x0b, 3	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 152:	54 98       	cbi	0x0a, 4	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 154:	5c 98       	cbi	0x0b, 4	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 156:	55 98       	cbi	0x0a, 5	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 158:	5d 98       	cbi	0x0b, 5	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 15a:	56 98       	cbi	0x0a, 6	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 15c:	5e 98       	cbi	0x0b, 6	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 15e:	57 98       	cbi	0x0a, 7	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 160:	5f 98       	cbi	0x0b, 7	; 11
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 162:	26 9a       	sbi	0x04, 6	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 164:	2e 98       	cbi	0x05, 6	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 166:	27 9a       	sbi	0x04, 7	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 168:	2f 98       	cbi	0x05, 7	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 16a:	22 98       	cbi	0x04, 2	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 16c:	2a 98       	cbi	0x05, 2	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 16e:	39 98       	cbi	0x07, 1	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 170:	41 98       	cbi	0x08, 1	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 172:	3a 98       	cbi	0x07, 2	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 174:	42 98       	cbi	0x08, 2	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 176:	38 98       	cbi	0x07, 0	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 178:	40 98       	cbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 17a:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 17c:	40 9a       	sbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 17e:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 180:	40 9a       	sbi	0x08, 0	; 8
 182:	08 95       	ret

00000184 <__vector_1>:
/* MAIN section */

void halt(void)
{
	/* MAIN Loop Shutdown */
	runmode = 0;
 184:	1f 92       	push	r1
 186:	0f 92       	push	r0
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	0f 92       	push	r0
 18c:	11 24       	eor	r1, r1
 18e:	98 95       	break
 190:	0f 90       	pop	r0
 192:	0f be       	out	0x3f, r0	; 63
 194:	0f 90       	pop	r0
 196:	1f 90       	pop	r1
 198:	18 95       	reti

0000019a <__vector_2>:
 19a:	1f 92       	push	r1
 19c:	0f 92       	push	r0
 19e:	0f b6       	in	r0, 0x3f	; 63
 1a0:	0f 92       	push	r0
 1a2:	11 24       	eor	r1, r1
 1a4:	98 95       	break
 1a6:	0f 90       	pop	r0
 1a8:	0f be       	out	0x3f, r0	; 63
 1aa:	0f 90       	pop	r0
 1ac:	1f 90       	pop	r1
 1ae:	18 95       	reti

000001b0 <__vector_3>:
 1b0:	1f 92       	push	r1
 1b2:	0f 92       	push	r0
 1b4:	0f b6       	in	r0, 0x3f	; 63
 1b6:	0f 92       	push	r0
 1b8:	11 24       	eor	r1, r1
 1ba:	98 95       	break
 1bc:	0f 90       	pop	r0
 1be:	0f be       	out	0x3f, r0	; 63
 1c0:	0f 90       	pop	r0
 1c2:	1f 90       	pop	r1
 1c4:	18 95       	reti

000001c6 <__vector_4>:
 1c6:	1f 92       	push	r1
 1c8:	0f 92       	push	r0
 1ca:	0f b6       	in	r0, 0x3f	; 63
 1cc:	0f 92       	push	r0
 1ce:	11 24       	eor	r1, r1
 1d0:	98 95       	break
 1d2:	0f 90       	pop	r0
 1d4:	0f be       	out	0x3f, r0	; 63
 1d6:	0f 90       	pop	r0
 1d8:	1f 90       	pop	r1
 1da:	18 95       	reti

000001dc <__vector_5>:
 1dc:	1f 92       	push	r1
 1de:	0f 92       	push	r0
 1e0:	0f b6       	in	r0, 0x3f	; 63
 1e2:	0f 92       	push	r0
 1e4:	11 24       	eor	r1, r1
 1e6:	98 95       	break
 1e8:	0f 90       	pop	r0
 1ea:	0f be       	out	0x3f, r0	; 63
 1ec:	0f 90       	pop	r0
 1ee:	1f 90       	pop	r1
 1f0:	18 95       	reti

000001f2 <__vector_6>:
 1f2:	1f 92       	push	r1
 1f4:	0f 92       	push	r0
 1f6:	0f b6       	in	r0, 0x3f	; 63
 1f8:	0f 92       	push	r0
 1fa:	11 24       	eor	r1, r1
 1fc:	98 95       	break
 1fe:	0f 90       	pop	r0
 200:	0f be       	out	0x3f, r0	; 63
 202:	0f 90       	pop	r0
 204:	1f 90       	pop	r1
 206:	18 95       	reti

00000208 <__vector_7>:
 208:	1f 92       	push	r1
 20a:	0f 92       	push	r0
 20c:	0f b6       	in	r0, 0x3f	; 63
 20e:	0f 92       	push	r0
 210:	11 24       	eor	r1, r1
 212:	98 95       	break
 214:	0f 90       	pop	r0
 216:	0f be       	out	0x3f, r0	; 63
 218:	0f 90       	pop	r0
 21a:	1f 90       	pop	r1
 21c:	18 95       	reti

0000021e <__vector_8>:
 21e:	1f 92       	push	r1
 220:	0f 92       	push	r0
 222:	0f b6       	in	r0, 0x3f	; 63
 224:	0f 92       	push	r0
 226:	11 24       	eor	r1, r1
 228:	98 95       	break
 22a:	0f 90       	pop	r0
 22c:	0f be       	out	0x3f, r0	; 63
 22e:	0f 90       	pop	r0
 230:	1f 90       	pop	r1
 232:	18 95       	reti

00000234 <__vector_9>:
 234:	1f 92       	push	r1
 236:	0f 92       	push	r0
 238:	0f b6       	in	r0, 0x3f	; 63
 23a:	0f 92       	push	r0
 23c:	11 24       	eor	r1, r1
 23e:	98 95       	break
 240:	0f 90       	pop	r0
 242:	0f be       	out	0x3f, r0	; 63
 244:	0f 90       	pop	r0
 246:	1f 90       	pop	r1
 248:	18 95       	reti

0000024a <__vector_10>:
 24a:	1f 92       	push	r1
 24c:	0f 92       	push	r0
 24e:	0f b6       	in	r0, 0x3f	; 63
 250:	0f 92       	push	r0
 252:	11 24       	eor	r1, r1
 254:	98 95       	break
 256:	0f 90       	pop	r0
 258:	0f be       	out	0x3f, r0	; 63
 25a:	0f 90       	pop	r0
 25c:	1f 90       	pop	r1
 25e:	18 95       	reti

00000260 <__vector_11>:
 260:	1f 92       	push	r1
 262:	0f 92       	push	r0
 264:	0f b6       	in	r0, 0x3f	; 63
 266:	0f 92       	push	r0
 268:	11 24       	eor	r1, r1
 26a:	98 95       	break
 26c:	0f 90       	pop	r0
 26e:	0f be       	out	0x3f, r0	; 63
 270:	0f 90       	pop	r0
 272:	1f 90       	pop	r1
 274:	18 95       	reti

00000276 <__vector_12>:
 276:	1f 92       	push	r1
 278:	0f 92       	push	r0
 27a:	0f b6       	in	r0, 0x3f	; 63
 27c:	0f 92       	push	r0
 27e:	11 24       	eor	r1, r1
 280:	98 95       	break
 282:	0f 90       	pop	r0
 284:	0f be       	out	0x3f, r0	; 63
 286:	0f 90       	pop	r0
 288:	1f 90       	pop	r1
 28a:	18 95       	reti

0000028c <__vector_13>:
 28c:	1f 92       	push	r1
 28e:	0f 92       	push	r0
 290:	0f b6       	in	r0, 0x3f	; 63
 292:	0f 92       	push	r0
 294:	11 24       	eor	r1, r1
 296:	98 95       	break
 298:	0f 90       	pop	r0
 29a:	0f be       	out	0x3f, r0	; 63
 29c:	0f 90       	pop	r0
 29e:	1f 90       	pop	r1
 2a0:	18 95       	reti

000002a2 <__vector_14>:
 2a2:	1f 92       	push	r1
 2a4:	0f 92       	push	r0
 2a6:	0f b6       	in	r0, 0x3f	; 63
 2a8:	0f 92       	push	r0
 2aa:	11 24       	eor	r1, r1
 2ac:	98 95       	break
 2ae:	0f 90       	pop	r0
 2b0:	0f be       	out	0x3f, r0	; 63
 2b2:	0f 90       	pop	r0
 2b4:	1f 90       	pop	r1
 2b6:	18 95       	reti

000002b8 <__vector_15>:
 2b8:	1f 92       	push	r1
 2ba:	0f 92       	push	r0
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	0f 92       	push	r0
 2c0:	11 24       	eor	r1, r1
 2c2:	98 95       	break
 2c4:	0f 90       	pop	r0
 2c6:	0f be       	out	0x3f, r0	; 63
 2c8:	0f 90       	pop	r0
 2ca:	1f 90       	pop	r1
 2cc:	18 95       	reti

000002ce <__vector_16>:
 2ce:	1f 92       	push	r1
 2d0:	0f 92       	push	r0
 2d2:	0f b6       	in	r0, 0x3f	; 63
 2d4:	0f 92       	push	r0
 2d6:	11 24       	eor	r1, r1
 2d8:	98 95       	break
 2da:	0f 90       	pop	r0
 2dc:	0f be       	out	0x3f, r0	; 63
 2de:	0f 90       	pop	r0
 2e0:	1f 90       	pop	r1
 2e2:	18 95       	reti

000002e4 <__vector_17>:
 2e4:	1f 92       	push	r1
 2e6:	0f 92       	push	r0
 2e8:	0f b6       	in	r0, 0x3f	; 63
 2ea:	0f 92       	push	r0
 2ec:	11 24       	eor	r1, r1
 2ee:	98 95       	break
 2f0:	0f 90       	pop	r0
 2f2:	0f be       	out	0x3f, r0	; 63
 2f4:	0f 90       	pop	r0
 2f6:	1f 90       	pop	r1
 2f8:	18 95       	reti

000002fa <__vector_18>:
 2fa:	1f 92       	push	r1
 2fc:	0f 92       	push	r0
 2fe:	0f b6       	in	r0, 0x3f	; 63
 300:	0f 92       	push	r0
 302:	11 24       	eor	r1, r1
 304:	98 95       	break
 306:	0f 90       	pop	r0
 308:	0f be       	out	0x3f, r0	; 63
 30a:	0f 90       	pop	r0
 30c:	1f 90       	pop	r1
 30e:	18 95       	reti

00000310 <__vector_19>:
 310:	1f 92       	push	r1
 312:	0f 92       	push	r0
 314:	0f b6       	in	r0, 0x3f	; 63
 316:	0f 92       	push	r0
 318:	11 24       	eor	r1, r1
 31a:	98 95       	break
 31c:	0f 90       	pop	r0
 31e:	0f be       	out	0x3f, r0	; 63
 320:	0f 90       	pop	r0
 322:	1f 90       	pop	r1
 324:	18 95       	reti

00000326 <__vector_20>:
 326:	1f 92       	push	r1
 328:	0f 92       	push	r0
 32a:	0f b6       	in	r0, 0x3f	; 63
 32c:	0f 92       	push	r0
 32e:	11 24       	eor	r1, r1
 330:	98 95       	break
 332:	0f 90       	pop	r0
 334:	0f be       	out	0x3f, r0	; 63
 336:	0f 90       	pop	r0
 338:	1f 90       	pop	r1
 33a:	18 95       	reti

0000033c <__vector_21__bottom>:
 33c:	cf 92       	push	r12
 33e:	df 92       	push	r13
 340:	ef 92       	push	r14
 342:	ff 92       	push	r15
 344:	cf 93       	push	r28
 346:	df 93       	push	r29
 348:	eb 01       	movw	r28, r22
 34a:	81 30       	cpi	r24, 0x01	; 1
 34c:	31 f5       	brne	.+76     	; 0x39a <__vector_21__bottom+0x5e>
 34e:	26 e6       	ldi	r18, 0x66	; 102
 350:	36 e6       	ldi	r19, 0x66	; 102
 352:	46 e6       	ldi	r20, 0x66	; 102
 354:	5f e3       	ldi	r21, 0x3F	; 63
 356:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <g_adc_ldr>
 35a:	70 91 12 01 	lds	r23, 0x0112	; 0x800112 <g_adc_ldr+0x1>
 35e:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <g_adc_ldr+0x2>
 362:	90 91 14 01 	lds	r25, 0x0114	; 0x800114 <g_adc_ldr+0x3>
 366:	62 d4       	rcall	.+2244   	; 0xc2c <__mulsf3>
 368:	6b 01       	movw	r12, r22
 36a:	7c 01       	movw	r14, r24
 36c:	be 01       	movw	r22, r28
 36e:	80 e0       	ldi	r24, 0x00	; 0
 370:	90 e0       	ldi	r25, 0x00	; 0
 372:	a6 d3       	rcall	.+1868   	; 0xac0 <__floatunsisf>
 374:	2d ec       	ldi	r18, 0xCD	; 205
 376:	3c ec       	ldi	r19, 0xCC	; 204
 378:	4c ec       	ldi	r20, 0xCC	; 204
 37a:	5d e3       	ldi	r21, 0x3D	; 61
 37c:	57 d4       	rcall	.+2222   	; 0xc2c <__mulsf3>
 37e:	9b 01       	movw	r18, r22
 380:	ac 01       	movw	r20, r24
 382:	c7 01       	movw	r24, r14
 384:	b6 01       	movw	r22, r12
 386:	9b d2       	rcall	.+1334   	; 0x8be <__addsf3>
 388:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <g_adc_ldr>
 38c:	70 93 12 01 	sts	0x0112, r23	; 0x800112 <g_adc_ldr+0x1>
 390:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <g_adc_ldr+0x2>
 394:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <g_adc_ldr+0x3>
 398:	27 c0       	rjmp	.+78     	; 0x3e8 <__vector_21__bottom+0xac>
 39a:	83 30       	cpi	r24, 0x03	; 3
 39c:	29 f5       	brne	.+74     	; 0x3e8 <__vector_21__bottom+0xac>
 39e:	2c ee       	ldi	r18, 0xEC	; 236
 3a0:	31 e5       	ldi	r19, 0x51	; 81
 3a2:	48 e7       	ldi	r20, 0x78	; 120
 3a4:	5f e3       	ldi	r21, 0x3F	; 63
 3a6:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <g_adc_temp>
 3aa:	70 91 0a 01 	lds	r23, 0x010A	; 0x80010a <g_adc_temp+0x1>
 3ae:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <g_adc_temp+0x2>
 3b2:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <g_adc_temp+0x3>
 3b6:	3a d4       	rcall	.+2164   	; 0xc2c <__mulsf3>
 3b8:	6b 01       	movw	r12, r22
 3ba:	7c 01       	movw	r14, r24
 3bc:	be 01       	movw	r22, r28
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	7e d3       	rcall	.+1788   	; 0xac0 <__floatunsisf>
 3c4:	2f e8       	ldi	r18, 0x8F	; 143
 3c6:	32 ec       	ldi	r19, 0xC2	; 194
 3c8:	45 ef       	ldi	r20, 0xF5	; 245
 3ca:	5c e3       	ldi	r21, 0x3C	; 60
 3cc:	2f d4       	rcall	.+2142   	; 0xc2c <__mulsf3>
 3ce:	9b 01       	movw	r18, r22
 3d0:	ac 01       	movw	r20, r24
 3d2:	c7 01       	movw	r24, r14
 3d4:	b6 01       	movw	r22, r12
 3d6:	73 d2       	rcall	.+1254   	; 0x8be <__addsf3>
 3d8:	60 93 09 01 	sts	0x0109, r22	; 0x800109 <g_adc_temp>
 3dc:	70 93 0a 01 	sts	0x010A, r23	; 0x80010a <g_adc_temp+0x1>
 3e0:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <g_adc_temp+0x2>
 3e4:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <g_adc_temp+0x3>
 3e8:	df 91       	pop	r29
 3ea:	cf 91       	pop	r28
 3ec:	ff 90       	pop	r15
 3ee:	ef 90       	pop	r14
 3f0:	df 90       	pop	r13
 3f2:	cf 90       	pop	r12
 3f4:	08 95       	ret

000003f6 <__vector_21>:
 3f6:	1f 92       	push	r1
 3f8:	0f 92       	push	r0
 3fa:	0f b6       	in	r0, 0x3f	; 63
 3fc:	0f 92       	push	r0
 3fe:	11 24       	eor	r1, r1
 400:	2f 93       	push	r18
 402:	3f 93       	push	r19
 404:	4f 93       	push	r20
 406:	5f 93       	push	r21
 408:	6f 93       	push	r22
 40a:	7f 93       	push	r23
 40c:	8f 93       	push	r24
 40e:	9f 93       	push	r25
 410:	af 93       	push	r26
 412:	bf 93       	push	r27
 414:	ef 93       	push	r30
 416:	ff 93       	push	r31
 418:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <g_adc_state>
 41c:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 420:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 424:	70 e0       	ldi	r23, 0x00	; 0
 426:	79 2b       	or	r23, r25
 428:	81 30       	cpi	r24, 0x01	; 1
 42a:	41 f0       	breq	.+16     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 42c:	18 f0       	brcs	.+6      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
 42e:	82 30       	cpi	r24, 0x02	; 2
 430:	61 f0       	breq	.+24     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
 432:	0f c0       	rjmp	.+30     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 434:	91 e0       	ldi	r25, 0x01	; 1
 436:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
 43a:	10 c0       	rjmp	.+32     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
 43c:	98 ec       	ldi	r25, 0xC8	; 200
 43e:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 442:	92 e0       	ldi	r25, 0x02	; 2
 444:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
 448:	09 c0       	rjmp	.+18     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
 44a:	93 e0       	ldi	r25, 0x03	; 3
 44c:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
 450:	05 c0       	rjmp	.+10     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
 452:	90 ec       	ldi	r25, 0xC0	; 192
 454:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 458:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <g_adc_state>
 45c:	f8 94       	cli
 45e:	6e df       	rcall	.-292    	; 0x33c <__vector_21__bottom>
 460:	ff 91       	pop	r31
 462:	ef 91       	pop	r30
 464:	bf 91       	pop	r27
 466:	af 91       	pop	r26
 468:	9f 91       	pop	r25
 46a:	8f 91       	pop	r24
 46c:	7f 91       	pop	r23
 46e:	6f 91       	pop	r22
 470:	5f 91       	pop	r21
 472:	4f 91       	pop	r20
 474:	3f 91       	pop	r19
 476:	2f 91       	pop	r18
 478:	0f 90       	pop	r0
 47a:	0f be       	out	0x3f, r0	; 63
 47c:	0f 90       	pop	r0
 47e:	1f 90       	pop	r1
 480:	18 95       	reti

00000482 <__vector_22>:
 482:	1f 92       	push	r1
 484:	0f 92       	push	r0
 486:	0f b6       	in	r0, 0x3f	; 63
 488:	0f 92       	push	r0
 48a:	11 24       	eor	r1, r1
 48c:	98 95       	break
 48e:	0f 90       	pop	r0
 490:	0f be       	out	0x3f, r0	; 63
 492:	0f 90       	pop	r0
 494:	1f 90       	pop	r1
 496:	18 95       	reti

00000498 <__vector_23>:
 498:	1f 92       	push	r1
 49a:	0f 92       	push	r0
 49c:	0f b6       	in	r0, 0x3f	; 63
 49e:	0f 92       	push	r0
 4a0:	11 24       	eor	r1, r1
 4a2:	98 95       	break
 4a4:	0f 90       	pop	r0
 4a6:	0f be       	out	0x3f, r0	; 63
 4a8:	0f 90       	pop	r0
 4aa:	1f 90       	pop	r1
 4ac:	18 95       	reti

000004ae <__vector_24>:
 4ae:	1f 92       	push	r1
 4b0:	0f 92       	push	r0
 4b2:	0f b6       	in	r0, 0x3f	; 63
 4b4:	0f 92       	push	r0
 4b6:	11 24       	eor	r1, r1
 4b8:	98 95       	break
 4ba:	0f 90       	pop	r0
 4bc:	0f be       	out	0x3f, r0	; 63
 4be:	0f 90       	pop	r0
 4c0:	1f 90       	pop	r1
 4c2:	18 95       	reti

000004c4 <__vector_25>:
 4c4:	1f 92       	push	r1
 4c6:	0f 92       	push	r0
 4c8:	0f b6       	in	r0, 0x3f	; 63
 4ca:	0f 92       	push	r0
 4cc:	11 24       	eor	r1, r1
 4ce:	98 95       	break
 4d0:	0f 90       	pop	r0
 4d2:	0f be       	out	0x3f, r0	; 63
 4d4:	0f 90       	pop	r0
 4d6:	1f 90       	pop	r1
 4d8:	18 95       	reti

000004da <main>:
}

int main (void)
{
 4da:	6f 92       	push	r6
 4dc:	7f 92       	push	r7
 4de:	8f 92       	push	r8
 4e0:	9f 92       	push	r9
 4e2:	af 92       	push	r10
 4e4:	bf 92       	push	r11
 4e6:	cf 92       	push	r12
 4e8:	df 92       	push	r13
 4ea:	ef 92       	push	r14
 4ec:	ff 92       	push	r15
 4ee:	0f 93       	push	r16
 4f0:	1f 93       	push	r17
 4f2:	cf 93       	push	r28
 4f4:	df 93       	push	r29
 4f6:	cd b7       	in	r28, 0x3d	; 61
 4f8:	de b7       	in	r29, 0x3e	; 62
 4fa:	2f 97       	sbiw	r28, 0x0f	; 15
 4fc:	0f b6       	in	r0, 0x3f	; 63
 4fe:	f8 94       	cli
 500:	de bf       	out	0x3e, r29	; 62
 502:	0f be       	out	0x3f, r0	; 63
 504:	cd bf       	out	0x3d, r28	; 61
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	sysclk_init();
 506:	cb dd       	rcall	.-1130   	; 0x9e <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 508:	8f b7       	in	r24, 0x3f	; 63
 50a:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
 50c:	f8 94       	cli
	return flags;
 50e:	0a 85       	ldd	r16, Y+10	; 0x0a

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 510:	8f b7       	in	r24, 0x3f	; 63
 512:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
 514:	f8 94       	cli
	return flags;
 516:	8b 85       	ldd	r24, Y+11	; 0x0b
 518:	5f 93       	push	r21
 51a:	50 e8       	ldi	r21, 0x80	; 128
 51c:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 520:	50 e0       	ldi	r21, 0x00	; 0
 522:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 526:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 528:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
 52a:	13 e8       	ldi	r17, 0x83	; 131
 52c:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 52e:	65 e0       	ldi	r22, 0x05	; 5
 530:	80 e0       	ldi	r24, 0x00	; 0
 532:	e4 dd       	rcall	.-1080   	; 0xfc <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
 534:	63 e0       	ldi	r22, 0x03	; 3
 536:	80 e0       	ldi	r24, 0x00	; 0
 538:	cb dd       	rcall	.-1130   	; 0xd0 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
 53a:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
 53e:	89 e0       	ldi	r24, 0x09	; 9
 540:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
 544:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
 548:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
 54c:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
 550:	82 e0       	ldi	r24, 0x02	; 2
 552:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
 556:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
 55a:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
 55e:	87 e2       	ldi	r24, 0x27	; 39
 560:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
 562:	66 e0       	ldi	r22, 0x06	; 6
 564:	80 e0       	ldi	r24, 0x00	; 0
 566:	b4 dd       	rcall	.-1176   	; 0xd0 <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
 568:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
 56c:	87 e0       	ldi	r24, 0x07	; 7
 56e:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
 572:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
 576:	90 e4       	ldi	r25, 0x40	; 64
 578:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
 57c:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
 580:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
 582:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
 586:	0f bf       	out	0x3f, r16	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
 588:	60 e0       	ldi	r22, 0x00	; 0
 58a:	80 e0       	ldi	r24, 0x00	; 0
 58c:	a1 dd       	rcall	.-1214   	; 0xd0 <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
 58e:	ea e7       	ldi	r30, 0x7A	; 122
 590:	f0 e0       	ldi	r31, 0x00	; 0
 592:	87 e8       	ldi	r24, 0x87	; 135
 594:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 596:	8f b7       	in	r24, 0x3f	; 63
 598:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
 59a:	f8 94       	cli
	return flags;
 59c:	99 85       	ldd	r25, Y+9	; 0x09
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 59e:	81 e0       	ldi	r24, 0x01	; 1
 5a0:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 5a4:	80 ec       	ldi	r24, 0xC0	; 192
 5a6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 5aa:	ab e7       	ldi	r26, 0x7B	; 123
 5ac:	b0 e0       	ldi	r27, 0x00	; 0
 5ae:	8c 91       	ld	r24, X
 5b0:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
 5b2:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
 5b4:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
 5b6:	80 81       	ld	r24, Z
 5b8:	88 60       	ori	r24, 0x08	; 8
 5ba:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 5bc:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 5be:	80 b7       	in	r24, 0x30	; 48
 5c0:	80 68       	ori	r24, 0x80	; 128
 5c2:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
 5c4:	b0 dd       	rcall	.-1184   	; 0x126 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
 5c6:	84 b7       	in	r24, 0x34	; 52
 5c8:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
 5ca:	81 f1       	breq	.+96     	; 0x62c <main+0x152>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 5cc:	8f b7       	in	r24, 0x3f	; 63
 5ce:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
 5d0:	f8 94       	cli
	return flags;
 5d2:	88 85       	ldd	r24, Y+8	; 0x08

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
 5d4:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <g_adc_state>
	g_adc_ldr			= 0.f;
 5d8:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <g_adc_ldr>
 5dc:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <g_adc_ldr+0x1>
 5e0:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <g_adc_ldr+0x2>
 5e4:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
 5e8:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <g_adc_ldr_last>
 5ec:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <g_adc_ldr_last+0x1>
 5f0:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <g_adc_ldr_last+0x2>
 5f4:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
 5f8:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <g_adc_temp>
 5fc:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <g_adc_temp+0x1>
 600:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <g_adc_temp+0x2>
 604:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <g_adc_temp+0x3>
	g_temp				= 0.f;
 608:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <g_temp>
 60c:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <g_temp+0x1>
 610:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <g_temp+0x2>
 614:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
 618:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <g_temp_lcd_last>
 61c:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <g_temp_lcd_last+0x1>
 620:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <g_temp_lcd_last+0x2>
 624:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 628:	8f bf       	out	0x3f, r24	; 63
 62a:	01 c0       	rjmp	.+2      	; 0x62e <main+0x154>
	cpu_irq_restore(flags);
}

static void s_asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 62c:	98 95       	break
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
 62e:	67 e0       	ldi	r22, 0x07	; 7
 630:	80 e0       	ldi	r24, 0x00	; 0
 632:	4e dd       	rcall	.-1380   	; 0xd0 <sysclk_enable_module>
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
 634:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
 636:	81 e0       	ldi	r24, 0x01	; 1
 638:	83 bd       	out	0x23, r24	; 35
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 63a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
 63e:	88 23       	and	r24, r24
 640:	09 f4       	brne	.+2      	; 0x644 <main+0x16a>
 642:	cd c0       	rjmp	.+410    	; 0x7de <main+0x304>
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 644:	03 eb       	ldi	r16, 0xB3	; 179
 646:	10 e0       	ldi	r17, 0x00	; 0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 648:	61 2c       	mov	r6, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 64a:	77 24       	eor	r7, r7
 64c:	73 94       	inc	r7

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 64e:	8f b7       	in	r24, 0x3f	; 63
 650:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
 652:	f8 94       	cli
	return flags;
 654:	8e 81       	ldd	r24, Y+6	; 0x06

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
 656:	c0 90 11 01 	lds	r12, 0x0111	; 0x800111 <g_adc_ldr>
 65a:	d0 90 12 01 	lds	r13, 0x0112	; 0x800112 <g_adc_ldr+0x1>
 65e:	e0 90 13 01 	lds	r14, 0x0113	; 0x800113 <g_adc_ldr+0x2>
 662:	f0 90 14 01 	lds	r15, 0x0114	; 0x800114 <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;
 666:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <g_adc_ldr_last>
 66a:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <g_adc_ldr_last+0x1>
 66e:	40 91 0f 01 	lds	r20, 0x010F	; 0x80010f <g_adc_ldr_last+0x2>
 672:	50 91 10 01 	lds	r21, 0x0110	; 0x800110 <g_adc_ldr_last+0x3>

	float l_adc_temp		= g_adc_temp;
 676:	80 90 09 01 	lds	r8, 0x0109	; 0x800109 <g_adc_temp>
 67a:	90 90 0a 01 	lds	r9, 0x010A	; 0x80010a <g_adc_temp+0x1>
 67e:	a0 90 0b 01 	lds	r10, 0x010B	; 0x80010b <g_adc_temp+0x2>
 682:	b0 90 0c 01 	lds	r11, 0x010C	; 0x80010c <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 686:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
 688:	c7 01       	movw	r24, r14
 68a:	b6 01       	movw	r22, r12
 68c:	17 d1       	rcall	.+558    	; 0x8bc <__subsf3>
 68e:	e7 d1       	rcall	.+974    	; 0xa5e <__fixsfsi>
 690:	9b 01       	movw	r18, r22
 692:	77 23       	and	r23, r23
 694:	24 f4       	brge	.+8      	; 0x69e <main+0x1c4>
 696:	22 27       	eor	r18, r18
 698:	33 27       	eor	r19, r19
 69a:	26 1b       	sub	r18, r22
 69c:	37 0b       	sbc	r19, r23
 69e:	b9 01       	movw	r22, r18
 6a0:	33 0f       	add	r19, r19
 6a2:	88 0b       	sbc	r24, r24
 6a4:	99 0b       	sbc	r25, r25
 6a6:	0e d2       	rcall	.+1052   	; 0xac4 <__floatsisf>
 6a8:	20 e0       	ldi	r18, 0x00	; 0
 6aa:	30 e0       	ldi	r19, 0x00	; 0
 6ac:	40 e0       	ldi	r20, 0x00	; 0
 6ae:	5f e3       	ldi	r21, 0x3F	; 63
 6b0:	b9 d2       	rcall	.+1394   	; 0xc24 <__gesf2>
 6b2:	88 23       	and	r24, r24
 6b4:	0c f4       	brge	.+2      	; 0x6b8 <main+0x1de>
 6b6:	3e c0       	rjmp	.+124    	; 0x734 <main+0x25a>
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
 6b8:	20 e0       	ldi	r18, 0x00	; 0
 6ba:	30 e0       	ldi	r19, 0x00	; 0
 6bc:	40 e8       	ldi	r20, 0x80	; 128
 6be:	5f e3       	ldi	r21, 0x3F	; 63
 6c0:	c7 01       	movw	r24, r14
 6c2:	b6 01       	movw	r22, r12
 6c4:	af d2       	rcall	.+1374   	; 0xc24 <__gesf2>
 6c6:	88 23       	and	r24, r24
 6c8:	1c f1       	brlt	.+70     	; 0x710 <main+0x236>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
 6ca:	a7 01       	movw	r20, r14
 6cc:	96 01       	movw	r18, r12
 6ce:	60 e0       	ldi	r22, 0x00	; 0
 6d0:	70 e4       	ldi	r23, 0x40	; 64
 6d2:	8c e9       	ldi	r24, 0x9C	; 156
 6d4:	95 e4       	ldi	r25, 0x45	; 69
 6d6:	5b d1       	rcall	.+694    	; 0x98e <__divsf3>
 6d8:	6c 87       	std	Y+12, r22	; 0x0c
 6da:	7d 87       	std	Y+13, r23	; 0x0d
 6dc:	8e 87       	std	Y+14, r24	; 0x0e
 6de:	9f 87       	std	Y+15, r25	; 0x0f
	}
	
	if (intensity < BL_OFF_INTENSITY) {
 6e0:	20 e0       	ldi	r18, 0x00	; 0
 6e2:	30 e0       	ldi	r19, 0x00	; 0
 6e4:	4a e7       	ldi	r20, 0x7A	; 122
 6e6:	54 e4       	ldi	r21, 0x44	; 68
 6e8:	4e d1       	rcall	.+668    	; 0x986 <__cmpsf2>
 6ea:	88 23       	and	r24, r24
 6ec:	9c f4       	brge	.+38     	; 0x714 <main+0x23a>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
 6ee:	20 e0       	ldi	r18, 0x00	; 0
 6f0:	30 e0       	ldi	r19, 0x00	; 0
 6f2:	4a e7       	ldi	r20, 0x7A	; 122
 6f4:	54 e4       	ldi	r21, 0x44	; 68
 6f6:	6c 85       	ldd	r22, Y+12	; 0x0c
 6f8:	7d 85       	ldd	r23, Y+13	; 0x0d
 6fa:	8e 85       	ldd	r24, Y+14	; 0x0e
 6fc:	9f 85       	ldd	r25, Y+15	; 0x0f
 6fe:	47 d1       	rcall	.+654    	; 0x98e <__divsf3>
 700:	20 e0       	ldi	r18, 0x00	; 0
 702:	30 e0       	ldi	r19, 0x00	; 0
 704:	45 e6       	ldi	r20, 0x65	; 101
 706:	53 e4       	ldi	r21, 0x43	; 67
 708:	91 d2       	rcall	.+1314   	; 0xc2c <__mulsf3>
 70a:	ae d1       	rcall	.+860    	; 0xa68 <__fixunssfsi>
 70c:	66 5e       	subi	r22, 0xE6	; 230
 70e:	03 c0       	rjmp	.+6      	; 0x716 <main+0x23c>
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 710:	66 2d       	mov	r22, r6
 712:	01 c0       	rjmp	.+2      	; 0x716 <main+0x23c>
 714:	66 2d       	mov	r22, r6
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 716:	f8 01       	movw	r30, r16
 718:	60 83       	st	Z, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 71a:	8f b7       	in	r24, 0x3f	; 63
 71c:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
 71e:	f8 94       	cli
	return flags;
 720:	8f 81       	ldd	r24, Y+7	; 0x07
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
 722:	c0 92 0d 01 	sts	0x010D, r12	; 0x80010d <g_adc_ldr_last>
 726:	d0 92 0e 01 	sts	0x010E, r13	; 0x80010e <g_adc_ldr_last+0x1>
 72a:	e0 92 0f 01 	sts	0x010F, r14	; 0x80010f <g_adc_ldr_last+0x2>
 72e:	f0 92 10 01 	sts	0x0110, r15	; 0x800110 <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 732:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
 734:	29 e1       	ldi	r18, 0x19	; 25
 736:	37 e2       	ldi	r19, 0x27	; 39
 738:	4d ea       	ldi	r20, 0xAD	; 173
 73a:	53 e4       	ldi	r21, 0x43	; 67
 73c:	c5 01       	movw	r24, r10
 73e:	b4 01       	movw	r22, r8
 740:	bd d0       	rcall	.+378    	; 0x8bc <__subsf3>
 742:	20 e0       	ldi	r18, 0x00	; 0
 744:	30 ea       	ldi	r19, 0xA0	; 160
 746:	47 e8       	ldi	r20, 0x87	; 135
 748:	5f e3       	ldi	r21, 0x3F	; 63
 74a:	70 d2       	rcall	.+1248   	; 0xc2c <__mulsf3>
 74c:	20 e0       	ldi	r18, 0x00	; 0
 74e:	30 e0       	ldi	r19, 0x00	; 0
 750:	48 ec       	ldi	r20, 0xC8	; 200
 752:	51 e4       	ldi	r21, 0x41	; 65
 754:	b4 d0       	rcall	.+360    	; 0x8be <__addsf3>
 756:	6b 01       	movw	r12, r22
 758:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 75a:	8f b7       	in	r24, 0x3f	; 63
 75c:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
 75e:	f8 94       	cli
	return flags;
 760:	8c 81       	ldd	r24, Y+4	; 0x04
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
 762:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <g_temp_lcd_last>
 766:	30 91 02 01 	lds	r19, 0x0102	; 0x800102 <g_temp_lcd_last+0x1>
 76a:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <g_temp_lcd_last+0x2>
 76e:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <g_temp_lcd_last+0x3>
	g_temp = l_temp;
 772:	c0 92 05 01 	sts	0x0105, r12	; 0x800105 <g_temp>
 776:	d0 92 06 01 	sts	0x0106, r13	; 0x800106 <g_temp+0x1>
 77a:	e0 92 07 01 	sts	0x0107, r14	; 0x800107 <g_temp+0x2>
 77e:	f0 92 08 01 	sts	0x0108, r15	; 0x800108 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 782:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
 784:	c7 01       	movw	r24, r14
 786:	b6 01       	movw	r22, r12
 788:	99 d0       	rcall	.+306    	; 0x8bc <__subsf3>
 78a:	69 d1       	rcall	.+722    	; 0xa5e <__fixsfsi>
 78c:	9b 01       	movw	r18, r22
 78e:	77 23       	and	r23, r23
 790:	24 f4       	brge	.+8      	; 0x79a <main+0x2c0>
 792:	22 27       	eor	r18, r18
 794:	33 27       	eor	r19, r19
 796:	26 1b       	sub	r18, r22
 798:	37 0b       	sbc	r19, r23
 79a:	b9 01       	movw	r22, r18
 79c:	33 0f       	add	r19, r19
 79e:	88 0b       	sbc	r24, r24
 7a0:	99 0b       	sbc	r25, r25
 7a2:	90 d1       	rcall	.+800    	; 0xac4 <__floatsisf>
 7a4:	20 e0       	ldi	r18, 0x00	; 0
 7a6:	30 e0       	ldi	r19, 0x00	; 0
 7a8:	40 e8       	ldi	r20, 0x80	; 128
 7aa:	5f e3       	ldi	r21, 0x3F	; 63
 7ac:	3b d2       	rcall	.+1142   	; 0xc24 <__gesf2>
 7ae:	18 16       	cp	r1, r24
 7b0:	6c f4       	brge	.+26     	; 0x7cc <main+0x2f2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 7b2:	8f b7       	in	r24, 0x3f	; 63
 7b4:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
 7b6:	f8 94       	cli
	return flags;
 7b8:	8d 81       	ldd	r24, Y+5	; 0x05
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
 7ba:	c0 92 01 01 	sts	0x0101, r12	; 0x800101 <g_temp_lcd_last>
 7be:	d0 92 02 01 	sts	0x0102, r13	; 0x800102 <g_temp_lcd_last+0x1>
 7c2:	e0 92 03 01 	sts	0x0103, r14	; 0x800103 <g_temp_lcd_last+0x2>
 7c6:	f0 92 04 01 	sts	0x0104, r15	; 0x800104 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 7ca:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 7cc:	73 be       	out	0x33, r7	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 7ce:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 7d0:	83 b7       	in	r24, 0x33	; 51
 7d2:	8e 7f       	andi	r24, 0xFE	; 254
 7d4:	83 bf       	out	0x33, r24	; 51
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 7d6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
 7da:	81 11       	cpse	r24, r1
 7dc:	38 cf       	rjmp	.-400    	; 0x64e <main+0x174>
	    s_task();
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	cpu_irq_disable();
 7de:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 7e0:	80 b7       	in	r24, 0x30	; 48
 7e2:	80 68       	ori	r24, 0x80	; 128
 7e4:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
 7e6:	62 e0       	ldi	r22, 0x02	; 2
 7e8:	80 e0       	ldi	r24, 0x00	; 0
 7ea:	88 dc       	rcall	.-1776   	; 0xfc <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
 7ec:	61 e0       	ldi	r22, 0x01	; 1
 7ee:	80 e0       	ldi	r24, 0x00	; 0
 7f0:	85 dc       	rcall	.-1782   	; 0xfc <sysclk_disable_module>
}

static void s_twi_disable(void)
{

	sysclk_disable_module(0, PRTWI);
 7f2:	67 e0       	ldi	r22, 0x07	; 7
 7f4:	80 e0       	ldi	r24, 0x00	; 0
 7f6:	82 dc       	rcall	.-1788   	; 0xfc <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 7f8:	8f b7       	in	r24, 0x3f	; 63
 7fa:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
 7fc:	f8 94       	cli
	return flags;
 7fe:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
 800:	ea e7       	ldi	r30, 0x7A	; 122
 802:	f0 e0       	ldi	r31, 0x00	; 0
 804:	80 81       	ld	r24, Z
 806:	87 7f       	andi	r24, 0xF7	; 247
 808:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 80a:	eb e7       	ldi	r30, 0x7B	; 123
 80c:	f0 e0       	ldi	r31, 0x00	; 0
 80e:	80 81       	ld	r24, Z
 810:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
 812:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 814:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 818:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
 81c:	60 e0       	ldi	r22, 0x00	; 0
 81e:	80 e0       	ldi	r24, 0x00	; 0
 820:	6d dc       	rcall	.-1830   	; 0xfc <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 822:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 824:	8f b7       	in	r24, 0x3f	; 63
 826:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
 828:	f8 94       	cli
	return flags;
 82a:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 82c:	65 e0       	ldi	r22, 0x05	; 5
 82e:	80 e0       	ldi	r24, 0x00	; 0
 830:	65 dc       	rcall	.-1846   	; 0xfc <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 832:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 834:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
 836:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
 83a:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
 83e:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
 842:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
 846:	63 e0       	ldi	r22, 0x03	; 3
 848:	80 e0       	ldi	r24, 0x00	; 0
 84a:	58 dc       	rcall	.-1872   	; 0xfc <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 84c:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 84e:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
 850:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
 854:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
 858:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
 85c:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
 860:	66 e0       	ldi	r22, 0x06	; 6
 862:	80 e0       	ldi	r24, 0x00	; 0
 864:	4b dc       	rcall	.-1898   	; 0xfc <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 866:	8f b7       	in	r24, 0x3f	; 63
 868:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
 86a:	f8 94       	cli
	return flags;
 86c:	8a 81       	ldd	r24, Y+2	; 0x02
 86e:	5f 93       	push	r21
 870:	50 e8       	ldi	r21, 0x80	; 128
 872:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 876:	50 e0       	ldi	r21, 0x00	; 0
 878:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 87c:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 87e:	8f bf       	out	0x3f, r24	; 63
 880:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 882:	89 e0       	ldi	r24, 0x09	; 9
 884:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 886:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 888:	83 b7       	in	r24, 0x33	; 51
 88a:	8e 7f       	andi	r24, 0xFE	; 254
 88c:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
    
    return retcode;								// should never be reached
}
 88e:	80 e0       	ldi	r24, 0x00	; 0
 890:	90 e0       	ldi	r25, 0x00	; 0
 892:	2f 96       	adiw	r28, 0x0f	; 15
 894:	0f b6       	in	r0, 0x3f	; 63
 896:	f8 94       	cli
 898:	de bf       	out	0x3e, r29	; 62
 89a:	0f be       	out	0x3f, r0	; 63
 89c:	cd bf       	out	0x3d, r28	; 61
 89e:	df 91       	pop	r29
 8a0:	cf 91       	pop	r28
 8a2:	1f 91       	pop	r17
 8a4:	0f 91       	pop	r16
 8a6:	ff 90       	pop	r15
 8a8:	ef 90       	pop	r14
 8aa:	df 90       	pop	r13
 8ac:	cf 90       	pop	r12
 8ae:	bf 90       	pop	r11
 8b0:	af 90       	pop	r10
 8b2:	9f 90       	pop	r9
 8b4:	8f 90       	pop	r8
 8b6:	7f 90       	pop	r7
 8b8:	6f 90       	pop	r6
 8ba:	08 95       	ret

000008bc <__subsf3>:
 8bc:	50 58       	subi	r21, 0x80	; 128

000008be <__addsf3>:
 8be:	bb 27       	eor	r27, r27
 8c0:	aa 27       	eor	r26, r26
 8c2:	0e d0       	rcall	.+28     	; 0x8e0 <__addsf3x>
 8c4:	75 c1       	rjmp	.+746    	; 0xbb0 <__fp_round>
 8c6:	66 d1       	rcall	.+716    	; 0xb94 <__fp_pscA>
 8c8:	30 f0       	brcs	.+12     	; 0x8d6 <__addsf3+0x18>
 8ca:	6b d1       	rcall	.+726    	; 0xba2 <__fp_pscB>
 8cc:	20 f0       	brcs	.+8      	; 0x8d6 <__addsf3+0x18>
 8ce:	31 f4       	brne	.+12     	; 0x8dc <__addsf3+0x1e>
 8d0:	9f 3f       	cpi	r25, 0xFF	; 255
 8d2:	11 f4       	brne	.+4      	; 0x8d8 <__addsf3+0x1a>
 8d4:	1e f4       	brtc	.+6      	; 0x8dc <__addsf3+0x1e>
 8d6:	5b c1       	rjmp	.+694    	; 0xb8e <__fp_nan>
 8d8:	0e f4       	brtc	.+2      	; 0x8dc <__addsf3+0x1e>
 8da:	e0 95       	com	r30
 8dc:	e7 fb       	bst	r30, 7
 8de:	51 c1       	rjmp	.+674    	; 0xb82 <__fp_inf>

000008e0 <__addsf3x>:
 8e0:	e9 2f       	mov	r30, r25
 8e2:	77 d1       	rcall	.+750    	; 0xbd2 <__fp_split3>
 8e4:	80 f3       	brcs	.-32     	; 0x8c6 <__addsf3+0x8>
 8e6:	ba 17       	cp	r27, r26
 8e8:	62 07       	cpc	r22, r18
 8ea:	73 07       	cpc	r23, r19
 8ec:	84 07       	cpc	r24, r20
 8ee:	95 07       	cpc	r25, r21
 8f0:	18 f0       	brcs	.+6      	; 0x8f8 <__addsf3x+0x18>
 8f2:	71 f4       	brne	.+28     	; 0x910 <__stack+0x11>
 8f4:	9e f5       	brtc	.+102    	; 0x95c <__stack+0x5d>
 8f6:	8f c1       	rjmp	.+798    	; 0xc16 <__fp_zero>
 8f8:	0e f4       	brtc	.+2      	; 0x8fc <__addsf3x+0x1c>
 8fa:	e0 95       	com	r30
 8fc:	0b 2e       	mov	r0, r27
 8fe:	ba 2f       	mov	r27, r26
 900:	a0 2d       	mov	r26, r0
 902:	0b 01       	movw	r0, r22
 904:	b9 01       	movw	r22, r18
 906:	90 01       	movw	r18, r0
 908:	0c 01       	movw	r0, r24
 90a:	ca 01       	movw	r24, r20
 90c:	a0 01       	movw	r20, r0
 90e:	11 24       	eor	r1, r1
 910:	ff 27       	eor	r31, r31
 912:	59 1b       	sub	r21, r25
 914:	99 f0       	breq	.+38     	; 0x93c <__stack+0x3d>
 916:	59 3f       	cpi	r21, 0xF9	; 249
 918:	50 f4       	brcc	.+20     	; 0x92e <__stack+0x2f>
 91a:	50 3e       	cpi	r21, 0xE0	; 224
 91c:	68 f1       	brcs	.+90     	; 0x978 <__stack+0x79>
 91e:	1a 16       	cp	r1, r26
 920:	f0 40       	sbci	r31, 0x00	; 0
 922:	a2 2f       	mov	r26, r18
 924:	23 2f       	mov	r18, r19
 926:	34 2f       	mov	r19, r20
 928:	44 27       	eor	r20, r20
 92a:	58 5f       	subi	r21, 0xF8	; 248
 92c:	f3 cf       	rjmp	.-26     	; 0x914 <__stack+0x15>
 92e:	46 95       	lsr	r20
 930:	37 95       	ror	r19
 932:	27 95       	ror	r18
 934:	a7 95       	ror	r26
 936:	f0 40       	sbci	r31, 0x00	; 0
 938:	53 95       	inc	r21
 93a:	c9 f7       	brne	.-14     	; 0x92e <__stack+0x2f>
 93c:	7e f4       	brtc	.+30     	; 0x95c <__stack+0x5d>
 93e:	1f 16       	cp	r1, r31
 940:	ba 0b       	sbc	r27, r26
 942:	62 0b       	sbc	r22, r18
 944:	73 0b       	sbc	r23, r19
 946:	84 0b       	sbc	r24, r20
 948:	ba f0       	brmi	.+46     	; 0x978 <__stack+0x79>
 94a:	91 50       	subi	r25, 0x01	; 1
 94c:	a1 f0       	breq	.+40     	; 0x976 <__stack+0x77>
 94e:	ff 0f       	add	r31, r31
 950:	bb 1f       	adc	r27, r27
 952:	66 1f       	adc	r22, r22
 954:	77 1f       	adc	r23, r23
 956:	88 1f       	adc	r24, r24
 958:	c2 f7       	brpl	.-16     	; 0x94a <__stack+0x4b>
 95a:	0e c0       	rjmp	.+28     	; 0x978 <__stack+0x79>
 95c:	ba 0f       	add	r27, r26
 95e:	62 1f       	adc	r22, r18
 960:	73 1f       	adc	r23, r19
 962:	84 1f       	adc	r24, r20
 964:	48 f4       	brcc	.+18     	; 0x978 <__stack+0x79>
 966:	87 95       	ror	r24
 968:	77 95       	ror	r23
 96a:	67 95       	ror	r22
 96c:	b7 95       	ror	r27
 96e:	f7 95       	ror	r31
 970:	9e 3f       	cpi	r25, 0xFE	; 254
 972:	08 f0       	brcs	.+2      	; 0x976 <__stack+0x77>
 974:	b3 cf       	rjmp	.-154    	; 0x8dc <__addsf3+0x1e>
 976:	93 95       	inc	r25
 978:	88 0f       	add	r24, r24
 97a:	08 f0       	brcs	.+2      	; 0x97e <__stack+0x7f>
 97c:	99 27       	eor	r25, r25
 97e:	ee 0f       	add	r30, r30
 980:	97 95       	ror	r25
 982:	87 95       	ror	r24
 984:	08 95       	ret

00000986 <__cmpsf2>:
 986:	d9 d0       	rcall	.+434    	; 0xb3a <__fp_cmp>
 988:	08 f4       	brcc	.+2      	; 0x98c <__cmpsf2+0x6>
 98a:	81 e0       	ldi	r24, 0x01	; 1
 98c:	08 95       	ret

0000098e <__divsf3>:
 98e:	0c d0       	rcall	.+24     	; 0x9a8 <__divsf3x>
 990:	0f c1       	rjmp	.+542    	; 0xbb0 <__fp_round>
 992:	07 d1       	rcall	.+526    	; 0xba2 <__fp_pscB>
 994:	40 f0       	brcs	.+16     	; 0x9a6 <__divsf3+0x18>
 996:	fe d0       	rcall	.+508    	; 0xb94 <__fp_pscA>
 998:	30 f0       	brcs	.+12     	; 0x9a6 <__divsf3+0x18>
 99a:	21 f4       	brne	.+8      	; 0x9a4 <__divsf3+0x16>
 99c:	5f 3f       	cpi	r21, 0xFF	; 255
 99e:	19 f0       	breq	.+6      	; 0x9a6 <__divsf3+0x18>
 9a0:	f0 c0       	rjmp	.+480    	; 0xb82 <__fp_inf>
 9a2:	51 11       	cpse	r21, r1
 9a4:	39 c1       	rjmp	.+626    	; 0xc18 <__fp_szero>
 9a6:	f3 c0       	rjmp	.+486    	; 0xb8e <__fp_nan>

000009a8 <__divsf3x>:
 9a8:	14 d1       	rcall	.+552    	; 0xbd2 <__fp_split3>
 9aa:	98 f3       	brcs	.-26     	; 0x992 <__divsf3+0x4>

000009ac <__divsf3_pse>:
 9ac:	99 23       	and	r25, r25
 9ae:	c9 f3       	breq	.-14     	; 0x9a2 <__divsf3+0x14>
 9b0:	55 23       	and	r21, r21
 9b2:	b1 f3       	breq	.-20     	; 0x9a0 <__divsf3+0x12>
 9b4:	95 1b       	sub	r25, r21
 9b6:	55 0b       	sbc	r21, r21
 9b8:	bb 27       	eor	r27, r27
 9ba:	aa 27       	eor	r26, r26
 9bc:	62 17       	cp	r22, r18
 9be:	73 07       	cpc	r23, r19
 9c0:	84 07       	cpc	r24, r20
 9c2:	38 f0       	brcs	.+14     	; 0x9d2 <__divsf3_pse+0x26>
 9c4:	9f 5f       	subi	r25, 0xFF	; 255
 9c6:	5f 4f       	sbci	r21, 0xFF	; 255
 9c8:	22 0f       	add	r18, r18
 9ca:	33 1f       	adc	r19, r19
 9cc:	44 1f       	adc	r20, r20
 9ce:	aa 1f       	adc	r26, r26
 9d0:	a9 f3       	breq	.-22     	; 0x9bc <__divsf3_pse+0x10>
 9d2:	33 d0       	rcall	.+102    	; 0xa3a <__divsf3_pse+0x8e>
 9d4:	0e 2e       	mov	r0, r30
 9d6:	3a f0       	brmi	.+14     	; 0x9e6 <__divsf3_pse+0x3a>
 9d8:	e0 e8       	ldi	r30, 0x80	; 128
 9da:	30 d0       	rcall	.+96     	; 0xa3c <__divsf3_pse+0x90>
 9dc:	91 50       	subi	r25, 0x01	; 1
 9de:	50 40       	sbci	r21, 0x00	; 0
 9e0:	e6 95       	lsr	r30
 9e2:	00 1c       	adc	r0, r0
 9e4:	ca f7       	brpl	.-14     	; 0x9d8 <__divsf3_pse+0x2c>
 9e6:	29 d0       	rcall	.+82     	; 0xa3a <__divsf3_pse+0x8e>
 9e8:	fe 2f       	mov	r31, r30
 9ea:	27 d0       	rcall	.+78     	; 0xa3a <__divsf3_pse+0x8e>
 9ec:	66 0f       	add	r22, r22
 9ee:	77 1f       	adc	r23, r23
 9f0:	88 1f       	adc	r24, r24
 9f2:	bb 1f       	adc	r27, r27
 9f4:	26 17       	cp	r18, r22
 9f6:	37 07       	cpc	r19, r23
 9f8:	48 07       	cpc	r20, r24
 9fa:	ab 07       	cpc	r26, r27
 9fc:	b0 e8       	ldi	r27, 0x80	; 128
 9fe:	09 f0       	breq	.+2      	; 0xa02 <__divsf3_pse+0x56>
 a00:	bb 0b       	sbc	r27, r27
 a02:	80 2d       	mov	r24, r0
 a04:	bf 01       	movw	r22, r30
 a06:	ff 27       	eor	r31, r31
 a08:	93 58       	subi	r25, 0x83	; 131
 a0a:	5f 4f       	sbci	r21, 0xFF	; 255
 a0c:	2a f0       	brmi	.+10     	; 0xa18 <__divsf3_pse+0x6c>
 a0e:	9e 3f       	cpi	r25, 0xFE	; 254
 a10:	51 05       	cpc	r21, r1
 a12:	68 f0       	brcs	.+26     	; 0xa2e <__divsf3_pse+0x82>
 a14:	b6 c0       	rjmp	.+364    	; 0xb82 <__fp_inf>
 a16:	00 c1       	rjmp	.+512    	; 0xc18 <__fp_szero>
 a18:	5f 3f       	cpi	r21, 0xFF	; 255
 a1a:	ec f3       	brlt	.-6      	; 0xa16 <__divsf3_pse+0x6a>
 a1c:	98 3e       	cpi	r25, 0xE8	; 232
 a1e:	dc f3       	brlt	.-10     	; 0xa16 <__divsf3_pse+0x6a>
 a20:	86 95       	lsr	r24
 a22:	77 95       	ror	r23
 a24:	67 95       	ror	r22
 a26:	b7 95       	ror	r27
 a28:	f7 95       	ror	r31
 a2a:	9f 5f       	subi	r25, 0xFF	; 255
 a2c:	c9 f7       	brne	.-14     	; 0xa20 <__divsf3_pse+0x74>
 a2e:	88 0f       	add	r24, r24
 a30:	91 1d       	adc	r25, r1
 a32:	96 95       	lsr	r25
 a34:	87 95       	ror	r24
 a36:	97 f9       	bld	r25, 7
 a38:	08 95       	ret
 a3a:	e1 e0       	ldi	r30, 0x01	; 1
 a3c:	66 0f       	add	r22, r22
 a3e:	77 1f       	adc	r23, r23
 a40:	88 1f       	adc	r24, r24
 a42:	bb 1f       	adc	r27, r27
 a44:	62 17       	cp	r22, r18
 a46:	73 07       	cpc	r23, r19
 a48:	84 07       	cpc	r24, r20
 a4a:	ba 07       	cpc	r27, r26
 a4c:	20 f0       	brcs	.+8      	; 0xa56 <__divsf3_pse+0xaa>
 a4e:	62 1b       	sub	r22, r18
 a50:	73 0b       	sbc	r23, r19
 a52:	84 0b       	sbc	r24, r20
 a54:	ba 0b       	sbc	r27, r26
 a56:	ee 1f       	adc	r30, r30
 a58:	88 f7       	brcc	.-30     	; 0xa3c <__divsf3_pse+0x90>
 a5a:	e0 95       	com	r30
 a5c:	08 95       	ret

00000a5e <__fixsfsi>:
 a5e:	04 d0       	rcall	.+8      	; 0xa68 <__fixunssfsi>
 a60:	68 94       	set
 a62:	b1 11       	cpse	r27, r1
 a64:	d9 c0       	rjmp	.+434    	; 0xc18 <__fp_szero>
 a66:	08 95       	ret

00000a68 <__fixunssfsi>:
 a68:	bc d0       	rcall	.+376    	; 0xbe2 <__fp_splitA>
 a6a:	88 f0       	brcs	.+34     	; 0xa8e <__fixunssfsi+0x26>
 a6c:	9f 57       	subi	r25, 0x7F	; 127
 a6e:	90 f0       	brcs	.+36     	; 0xa94 <__fixunssfsi+0x2c>
 a70:	b9 2f       	mov	r27, r25
 a72:	99 27       	eor	r25, r25
 a74:	b7 51       	subi	r27, 0x17	; 23
 a76:	a0 f0       	brcs	.+40     	; 0xaa0 <__fixunssfsi+0x38>
 a78:	d1 f0       	breq	.+52     	; 0xaae <__fixunssfsi+0x46>
 a7a:	66 0f       	add	r22, r22
 a7c:	77 1f       	adc	r23, r23
 a7e:	88 1f       	adc	r24, r24
 a80:	99 1f       	adc	r25, r25
 a82:	1a f0       	brmi	.+6      	; 0xa8a <__fixunssfsi+0x22>
 a84:	ba 95       	dec	r27
 a86:	c9 f7       	brne	.-14     	; 0xa7a <__fixunssfsi+0x12>
 a88:	12 c0       	rjmp	.+36     	; 0xaae <__fixunssfsi+0x46>
 a8a:	b1 30       	cpi	r27, 0x01	; 1
 a8c:	81 f0       	breq	.+32     	; 0xaae <__fixunssfsi+0x46>
 a8e:	c3 d0       	rcall	.+390    	; 0xc16 <__fp_zero>
 a90:	b1 e0       	ldi	r27, 0x01	; 1
 a92:	08 95       	ret
 a94:	c0 c0       	rjmp	.+384    	; 0xc16 <__fp_zero>
 a96:	67 2f       	mov	r22, r23
 a98:	78 2f       	mov	r23, r24
 a9a:	88 27       	eor	r24, r24
 a9c:	b8 5f       	subi	r27, 0xF8	; 248
 a9e:	39 f0       	breq	.+14     	; 0xaae <__fixunssfsi+0x46>
 aa0:	b9 3f       	cpi	r27, 0xF9	; 249
 aa2:	cc f3       	brlt	.-14     	; 0xa96 <__fixunssfsi+0x2e>
 aa4:	86 95       	lsr	r24
 aa6:	77 95       	ror	r23
 aa8:	67 95       	ror	r22
 aaa:	b3 95       	inc	r27
 aac:	d9 f7       	brne	.-10     	; 0xaa4 <__fixunssfsi+0x3c>
 aae:	3e f4       	brtc	.+14     	; 0xabe <__fixunssfsi+0x56>
 ab0:	90 95       	com	r25
 ab2:	80 95       	com	r24
 ab4:	70 95       	com	r23
 ab6:	61 95       	neg	r22
 ab8:	7f 4f       	sbci	r23, 0xFF	; 255
 aba:	8f 4f       	sbci	r24, 0xFF	; 255
 abc:	9f 4f       	sbci	r25, 0xFF	; 255
 abe:	08 95       	ret

00000ac0 <__floatunsisf>:
 ac0:	e8 94       	clt
 ac2:	09 c0       	rjmp	.+18     	; 0xad6 <__floatsisf+0x12>

00000ac4 <__floatsisf>:
 ac4:	97 fb       	bst	r25, 7
 ac6:	3e f4       	brtc	.+14     	; 0xad6 <__floatsisf+0x12>
 ac8:	90 95       	com	r25
 aca:	80 95       	com	r24
 acc:	70 95       	com	r23
 ace:	61 95       	neg	r22
 ad0:	7f 4f       	sbci	r23, 0xFF	; 255
 ad2:	8f 4f       	sbci	r24, 0xFF	; 255
 ad4:	9f 4f       	sbci	r25, 0xFF	; 255
 ad6:	99 23       	and	r25, r25
 ad8:	a9 f0       	breq	.+42     	; 0xb04 <__floatsisf+0x40>
 ada:	f9 2f       	mov	r31, r25
 adc:	96 e9       	ldi	r25, 0x96	; 150
 ade:	bb 27       	eor	r27, r27
 ae0:	93 95       	inc	r25
 ae2:	f6 95       	lsr	r31
 ae4:	87 95       	ror	r24
 ae6:	77 95       	ror	r23
 ae8:	67 95       	ror	r22
 aea:	b7 95       	ror	r27
 aec:	f1 11       	cpse	r31, r1
 aee:	f8 cf       	rjmp	.-16     	; 0xae0 <__floatsisf+0x1c>
 af0:	fa f4       	brpl	.+62     	; 0xb30 <__floatsisf+0x6c>
 af2:	bb 0f       	add	r27, r27
 af4:	11 f4       	brne	.+4      	; 0xafa <__floatsisf+0x36>
 af6:	60 ff       	sbrs	r22, 0
 af8:	1b c0       	rjmp	.+54     	; 0xb30 <__floatsisf+0x6c>
 afa:	6f 5f       	subi	r22, 0xFF	; 255
 afc:	7f 4f       	sbci	r23, 0xFF	; 255
 afe:	8f 4f       	sbci	r24, 0xFF	; 255
 b00:	9f 4f       	sbci	r25, 0xFF	; 255
 b02:	16 c0       	rjmp	.+44     	; 0xb30 <__floatsisf+0x6c>
 b04:	88 23       	and	r24, r24
 b06:	11 f0       	breq	.+4      	; 0xb0c <__floatsisf+0x48>
 b08:	96 e9       	ldi	r25, 0x96	; 150
 b0a:	11 c0       	rjmp	.+34     	; 0xb2e <__floatsisf+0x6a>
 b0c:	77 23       	and	r23, r23
 b0e:	21 f0       	breq	.+8      	; 0xb18 <__floatsisf+0x54>
 b10:	9e e8       	ldi	r25, 0x8E	; 142
 b12:	87 2f       	mov	r24, r23
 b14:	76 2f       	mov	r23, r22
 b16:	05 c0       	rjmp	.+10     	; 0xb22 <__floatsisf+0x5e>
 b18:	66 23       	and	r22, r22
 b1a:	71 f0       	breq	.+28     	; 0xb38 <__floatsisf+0x74>
 b1c:	96 e8       	ldi	r25, 0x86	; 134
 b1e:	86 2f       	mov	r24, r22
 b20:	70 e0       	ldi	r23, 0x00	; 0
 b22:	60 e0       	ldi	r22, 0x00	; 0
 b24:	2a f0       	brmi	.+10     	; 0xb30 <__floatsisf+0x6c>
 b26:	9a 95       	dec	r25
 b28:	66 0f       	add	r22, r22
 b2a:	77 1f       	adc	r23, r23
 b2c:	88 1f       	adc	r24, r24
 b2e:	da f7       	brpl	.-10     	; 0xb26 <__floatsisf+0x62>
 b30:	88 0f       	add	r24, r24
 b32:	96 95       	lsr	r25
 b34:	87 95       	ror	r24
 b36:	97 f9       	bld	r25, 7
 b38:	08 95       	ret

00000b3a <__fp_cmp>:
 b3a:	99 0f       	add	r25, r25
 b3c:	00 08       	sbc	r0, r0
 b3e:	55 0f       	add	r21, r21
 b40:	aa 0b       	sbc	r26, r26
 b42:	e0 e8       	ldi	r30, 0x80	; 128
 b44:	fe ef       	ldi	r31, 0xFE	; 254
 b46:	16 16       	cp	r1, r22
 b48:	17 06       	cpc	r1, r23
 b4a:	e8 07       	cpc	r30, r24
 b4c:	f9 07       	cpc	r31, r25
 b4e:	c0 f0       	brcs	.+48     	; 0xb80 <__fp_cmp+0x46>
 b50:	12 16       	cp	r1, r18
 b52:	13 06       	cpc	r1, r19
 b54:	e4 07       	cpc	r30, r20
 b56:	f5 07       	cpc	r31, r21
 b58:	98 f0       	brcs	.+38     	; 0xb80 <__fp_cmp+0x46>
 b5a:	62 1b       	sub	r22, r18
 b5c:	73 0b       	sbc	r23, r19
 b5e:	84 0b       	sbc	r24, r20
 b60:	95 0b       	sbc	r25, r21
 b62:	39 f4       	brne	.+14     	; 0xb72 <__fp_cmp+0x38>
 b64:	0a 26       	eor	r0, r26
 b66:	61 f0       	breq	.+24     	; 0xb80 <__fp_cmp+0x46>
 b68:	23 2b       	or	r18, r19
 b6a:	24 2b       	or	r18, r20
 b6c:	25 2b       	or	r18, r21
 b6e:	21 f4       	brne	.+8      	; 0xb78 <__fp_cmp+0x3e>
 b70:	08 95       	ret
 b72:	0a 26       	eor	r0, r26
 b74:	09 f4       	brne	.+2      	; 0xb78 <__fp_cmp+0x3e>
 b76:	a1 40       	sbci	r26, 0x01	; 1
 b78:	a6 95       	lsr	r26
 b7a:	8f ef       	ldi	r24, 0xFF	; 255
 b7c:	81 1d       	adc	r24, r1
 b7e:	81 1d       	adc	r24, r1
 b80:	08 95       	ret

00000b82 <__fp_inf>:
 b82:	97 f9       	bld	r25, 7
 b84:	9f 67       	ori	r25, 0x7F	; 127
 b86:	80 e8       	ldi	r24, 0x80	; 128
 b88:	70 e0       	ldi	r23, 0x00	; 0
 b8a:	60 e0       	ldi	r22, 0x00	; 0
 b8c:	08 95       	ret

00000b8e <__fp_nan>:
 b8e:	9f ef       	ldi	r25, 0xFF	; 255
 b90:	80 ec       	ldi	r24, 0xC0	; 192
 b92:	08 95       	ret

00000b94 <__fp_pscA>:
 b94:	00 24       	eor	r0, r0
 b96:	0a 94       	dec	r0
 b98:	16 16       	cp	r1, r22
 b9a:	17 06       	cpc	r1, r23
 b9c:	18 06       	cpc	r1, r24
 b9e:	09 06       	cpc	r0, r25
 ba0:	08 95       	ret

00000ba2 <__fp_pscB>:
 ba2:	00 24       	eor	r0, r0
 ba4:	0a 94       	dec	r0
 ba6:	12 16       	cp	r1, r18
 ba8:	13 06       	cpc	r1, r19
 baa:	14 06       	cpc	r1, r20
 bac:	05 06       	cpc	r0, r21
 bae:	08 95       	ret

00000bb0 <__fp_round>:
 bb0:	09 2e       	mov	r0, r25
 bb2:	03 94       	inc	r0
 bb4:	00 0c       	add	r0, r0
 bb6:	11 f4       	brne	.+4      	; 0xbbc <__fp_round+0xc>
 bb8:	88 23       	and	r24, r24
 bba:	52 f0       	brmi	.+20     	; 0xbd0 <__fp_round+0x20>
 bbc:	bb 0f       	add	r27, r27
 bbe:	40 f4       	brcc	.+16     	; 0xbd0 <__fp_round+0x20>
 bc0:	bf 2b       	or	r27, r31
 bc2:	11 f4       	brne	.+4      	; 0xbc8 <__fp_round+0x18>
 bc4:	60 ff       	sbrs	r22, 0
 bc6:	04 c0       	rjmp	.+8      	; 0xbd0 <__fp_round+0x20>
 bc8:	6f 5f       	subi	r22, 0xFF	; 255
 bca:	7f 4f       	sbci	r23, 0xFF	; 255
 bcc:	8f 4f       	sbci	r24, 0xFF	; 255
 bce:	9f 4f       	sbci	r25, 0xFF	; 255
 bd0:	08 95       	ret

00000bd2 <__fp_split3>:
 bd2:	57 fd       	sbrc	r21, 7
 bd4:	90 58       	subi	r25, 0x80	; 128
 bd6:	44 0f       	add	r20, r20
 bd8:	55 1f       	adc	r21, r21
 bda:	59 f0       	breq	.+22     	; 0xbf2 <__fp_splitA+0x10>
 bdc:	5f 3f       	cpi	r21, 0xFF	; 255
 bde:	71 f0       	breq	.+28     	; 0xbfc <__fp_splitA+0x1a>
 be0:	47 95       	ror	r20

00000be2 <__fp_splitA>:
 be2:	88 0f       	add	r24, r24
 be4:	97 fb       	bst	r25, 7
 be6:	99 1f       	adc	r25, r25
 be8:	61 f0       	breq	.+24     	; 0xc02 <__fp_splitA+0x20>
 bea:	9f 3f       	cpi	r25, 0xFF	; 255
 bec:	79 f0       	breq	.+30     	; 0xc0c <__fp_splitA+0x2a>
 bee:	87 95       	ror	r24
 bf0:	08 95       	ret
 bf2:	12 16       	cp	r1, r18
 bf4:	13 06       	cpc	r1, r19
 bf6:	14 06       	cpc	r1, r20
 bf8:	55 1f       	adc	r21, r21
 bfa:	f2 cf       	rjmp	.-28     	; 0xbe0 <__fp_split3+0xe>
 bfc:	46 95       	lsr	r20
 bfe:	f1 df       	rcall	.-30     	; 0xbe2 <__fp_splitA>
 c00:	08 c0       	rjmp	.+16     	; 0xc12 <__fp_splitA+0x30>
 c02:	16 16       	cp	r1, r22
 c04:	17 06       	cpc	r1, r23
 c06:	18 06       	cpc	r1, r24
 c08:	99 1f       	adc	r25, r25
 c0a:	f1 cf       	rjmp	.-30     	; 0xbee <__fp_splitA+0xc>
 c0c:	86 95       	lsr	r24
 c0e:	71 05       	cpc	r23, r1
 c10:	61 05       	cpc	r22, r1
 c12:	08 94       	sec
 c14:	08 95       	ret

00000c16 <__fp_zero>:
 c16:	e8 94       	clt

00000c18 <__fp_szero>:
 c18:	bb 27       	eor	r27, r27
 c1a:	66 27       	eor	r22, r22
 c1c:	77 27       	eor	r23, r23
 c1e:	cb 01       	movw	r24, r22
 c20:	97 f9       	bld	r25, 7
 c22:	08 95       	ret

00000c24 <__gesf2>:
 c24:	8a df       	rcall	.-236    	; 0xb3a <__fp_cmp>
 c26:	08 f4       	brcc	.+2      	; 0xc2a <__gesf2+0x6>
 c28:	8f ef       	ldi	r24, 0xFF	; 255
 c2a:	08 95       	ret

00000c2c <__mulsf3>:
 c2c:	0b d0       	rcall	.+22     	; 0xc44 <__mulsf3x>
 c2e:	c0 cf       	rjmp	.-128    	; 0xbb0 <__fp_round>
 c30:	b1 df       	rcall	.-158    	; 0xb94 <__fp_pscA>
 c32:	28 f0       	brcs	.+10     	; 0xc3e <__mulsf3+0x12>
 c34:	b6 df       	rcall	.-148    	; 0xba2 <__fp_pscB>
 c36:	18 f0       	brcs	.+6      	; 0xc3e <__mulsf3+0x12>
 c38:	95 23       	and	r25, r21
 c3a:	09 f0       	breq	.+2      	; 0xc3e <__mulsf3+0x12>
 c3c:	a2 cf       	rjmp	.-188    	; 0xb82 <__fp_inf>
 c3e:	a7 cf       	rjmp	.-178    	; 0xb8e <__fp_nan>
 c40:	11 24       	eor	r1, r1
 c42:	ea cf       	rjmp	.-44     	; 0xc18 <__fp_szero>

00000c44 <__mulsf3x>:
 c44:	c6 df       	rcall	.-116    	; 0xbd2 <__fp_split3>
 c46:	a0 f3       	brcs	.-24     	; 0xc30 <__mulsf3+0x4>

00000c48 <__mulsf3_pse>:
 c48:	95 9f       	mul	r25, r21
 c4a:	d1 f3       	breq	.-12     	; 0xc40 <__mulsf3+0x14>
 c4c:	95 0f       	add	r25, r21
 c4e:	50 e0       	ldi	r21, 0x00	; 0
 c50:	55 1f       	adc	r21, r21
 c52:	62 9f       	mul	r22, r18
 c54:	f0 01       	movw	r30, r0
 c56:	72 9f       	mul	r23, r18
 c58:	bb 27       	eor	r27, r27
 c5a:	f0 0d       	add	r31, r0
 c5c:	b1 1d       	adc	r27, r1
 c5e:	63 9f       	mul	r22, r19
 c60:	aa 27       	eor	r26, r26
 c62:	f0 0d       	add	r31, r0
 c64:	b1 1d       	adc	r27, r1
 c66:	aa 1f       	adc	r26, r26
 c68:	64 9f       	mul	r22, r20
 c6a:	66 27       	eor	r22, r22
 c6c:	b0 0d       	add	r27, r0
 c6e:	a1 1d       	adc	r26, r1
 c70:	66 1f       	adc	r22, r22
 c72:	82 9f       	mul	r24, r18
 c74:	22 27       	eor	r18, r18
 c76:	b0 0d       	add	r27, r0
 c78:	a1 1d       	adc	r26, r1
 c7a:	62 1f       	adc	r22, r18
 c7c:	73 9f       	mul	r23, r19
 c7e:	b0 0d       	add	r27, r0
 c80:	a1 1d       	adc	r26, r1
 c82:	62 1f       	adc	r22, r18
 c84:	83 9f       	mul	r24, r19
 c86:	a0 0d       	add	r26, r0
 c88:	61 1d       	adc	r22, r1
 c8a:	22 1f       	adc	r18, r18
 c8c:	74 9f       	mul	r23, r20
 c8e:	33 27       	eor	r19, r19
 c90:	a0 0d       	add	r26, r0
 c92:	61 1d       	adc	r22, r1
 c94:	23 1f       	adc	r18, r19
 c96:	84 9f       	mul	r24, r20
 c98:	60 0d       	add	r22, r0
 c9a:	21 1d       	adc	r18, r1
 c9c:	82 2f       	mov	r24, r18
 c9e:	76 2f       	mov	r23, r22
 ca0:	6a 2f       	mov	r22, r26
 ca2:	11 24       	eor	r1, r1
 ca4:	9f 57       	subi	r25, 0x7F	; 127
 ca6:	50 40       	sbci	r21, 0x00	; 0
 ca8:	8a f0       	brmi	.+34     	; 0xccc <__mulsf3_pse+0x84>
 caa:	e1 f0       	breq	.+56     	; 0xce4 <__mulsf3_pse+0x9c>
 cac:	88 23       	and	r24, r24
 cae:	4a f0       	brmi	.+18     	; 0xcc2 <__mulsf3_pse+0x7a>
 cb0:	ee 0f       	add	r30, r30
 cb2:	ff 1f       	adc	r31, r31
 cb4:	bb 1f       	adc	r27, r27
 cb6:	66 1f       	adc	r22, r22
 cb8:	77 1f       	adc	r23, r23
 cba:	88 1f       	adc	r24, r24
 cbc:	91 50       	subi	r25, 0x01	; 1
 cbe:	50 40       	sbci	r21, 0x00	; 0
 cc0:	a9 f7       	brne	.-22     	; 0xcac <__mulsf3_pse+0x64>
 cc2:	9e 3f       	cpi	r25, 0xFE	; 254
 cc4:	51 05       	cpc	r21, r1
 cc6:	70 f0       	brcs	.+28     	; 0xce4 <__mulsf3_pse+0x9c>
 cc8:	5c cf       	rjmp	.-328    	; 0xb82 <__fp_inf>
 cca:	a6 cf       	rjmp	.-180    	; 0xc18 <__fp_szero>
 ccc:	5f 3f       	cpi	r21, 0xFF	; 255
 cce:	ec f3       	brlt	.-6      	; 0xcca <__mulsf3_pse+0x82>
 cd0:	98 3e       	cpi	r25, 0xE8	; 232
 cd2:	dc f3       	brlt	.-10     	; 0xcca <__mulsf3_pse+0x82>
 cd4:	86 95       	lsr	r24
 cd6:	77 95       	ror	r23
 cd8:	67 95       	ror	r22
 cda:	b7 95       	ror	r27
 cdc:	f7 95       	ror	r31
 cde:	e7 95       	ror	r30
 ce0:	9f 5f       	subi	r25, 0xFF	; 255
 ce2:	c1 f7       	brne	.-16     	; 0xcd4 <__mulsf3_pse+0x8c>
 ce4:	fe 2b       	or	r31, r30
 ce6:	88 0f       	add	r24, r24
 ce8:	91 1d       	adc	r25, r1
 cea:	96 95       	lsr	r25
 cec:	87 95       	ror	r24
 cee:	97 f9       	bld	r25, 7
 cf0:	08 95       	ret

00000cf2 <_exit>:
 cf2:	f8 94       	cli

00000cf4 <__stop_program>:
 cf4:	ff cf       	rjmp	.-2      	; 0xcf4 <__stop_program>
