[04/25 21:45:43      0s] 
[04/25 21:45:43      0s] Cadence Innovus(TM) Implementation System.
[04/25 21:45:43      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/25 21:45:43      0s] 
[04/25 21:45:43      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[04/25 21:45:43      0s] Options:	-stylus 
[04/25 21:45:43      0s] Date:		Fri Apr 25 21:45:43 2025
[04/25 21:45:43      0s] Host:		asicfab.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (24cores*96cpus*AMD EPYC 7352 24-Core Processor 512KB)
[04/25 21:45:43      0s] OS:		CentOS Linux 7 (Core)
[04/25 21:45:43      0s] 
[04/25 21:45:43      0s] License:
[04/25 21:45:43      0s] 		[21:45:43.007068] Configured Lic search path (21.01-s002): 1720@marina.ecn.purdue.edu:1718@marina.ecn.purdue.edu:2100@marina.ecn.purdue.edu:1721@marina.ecn.purdue.edu
[04/25 21:45:43      0s] 
[04/25 21:45:43      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/25 21:45:43      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[04/25 21:45:52      9s] 
[04/25 21:45:52      9s] 
[04/25 21:45:58     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[04/25 21:46:00     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[04/25 21:46:00     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[04/25 21:46:00     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[04/25 21:46:00     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[04/25 21:46:00     16s] @(#)CDS: CPE v21.17-s068
[04/25 21:46:00     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[04/25 21:46:00     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[04/25 21:46:00     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/25 21:46:00     16s] @(#)CDS: RCDB 11.15.0
[04/25 21:46:00     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[04/25 21:46:00     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[04/25 21:46:00     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_88511_asicfab.ecn.purdue.edu_vkevat_148mzx.

[04/25 21:46:00     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_88511_asicfab.ecn.purdue.edu_vkevat_148mzx.
[04/25 21:46:00     16s] 
[04/25 21:46:00     16s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[04/25 21:46:02     17s] [INFO] Loading PVS 23.11 fill procedures
[04/25 21:46:03     19s] 
[04/25 21:46:03     19s] **INFO:  MMMC transition support version v31-84 
[04/25 21:46:03     19s] 
[04/25 21:46:06     21s] @innovus 1> source runPnR.tcl 
#@ Begin verbose source (pre): source runPnR.tcl 
[04/25 21:46:27     23s] @file 1: ###############################################################
[04/25 21:46:27     23s] @file 2: # PnR Flow Script for Cadence Innovus
[04/25 21:46:27     23s] @file 3: ###############################################################
[04/25 21:46:27     23s] @file 4:
[04/25 21:46:27     23s] @file 5: # --- Setup: Set search paths for netlist, LEF, and MMMC view files ---
[04/25 21:46:27     23s] @@file 6: set_db init_netlist_files ../Synthesis/outputs/tpu_netlist.v
[04/25 21:46:27     23s] @@file 7: set_db init_lef_files {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}
[04/25 21:46:27     23s] @@file 8: set_db init_power_nets VDD
[04/25 21:46:27     23s] @@file 9: set_db init_ground_nets VSS
[04/25 21:46:27     23s] @@file 10: set_db init_mmmc_files  tpu.view
[04/25 21:46:27     23s] @file 11:
[04/25 21:46:27     23s] @file 12: # --- Read MMMC view, LEF, and netlist ---
[04/25 21:46:27     23s] @@file 13: read_mmmc tpu.view
[04/25 21:46:27     23s] #@ Begin verbose source tpu.view (pre)
[04/25 21:46:27     23s] @file 1:
[04/25 21:46:27     23s] @@file 2: create_library_set -name max_timing\
[04/25 21:46:27     23s]    -timing ../LIB/slow_vdd1v0_basicCells.lib
[04/25 21:46:27     23s] @file 4:
[04/25 21:46:27     23s] @@file 5: create_library_set -name min_timing\
[04/25 21:46:27     23s]    -timing ../LIB/fast_vdd1v0_basicCells.lib
[04/25 21:46:27     23s] @file 7:
[04/25 21:46:27     23s] @@file 8: create_timing_condition -name default_mapping_tc_2\
[04/25 21:46:27     23s]    -library_sets min_timing
[04/25 21:46:27     23s] @@file 10: create_timing_condition -name default_mapping_tc_1\
[04/25 21:46:27     23s]    -library_sets max_timing
[04/25 21:46:27     23s] @file 12:
[04/25 21:46:27     23s] @@file 13: create_rc_corner -name rccorners\
[04/25 21:46:27     23s]    -cap_table ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[04/25 21:46:27     23s]    -pre_route_res 1\
[04/25 21:46:27     23s]    -post_route_res 1\
[04/25 21:46:27     23s]    -pre_route_cap 1\
[04/25 21:46:27     23s]    -post_route_cap 1\
[04/25 21:46:27     23s]    -post_route_cross_cap 1\
[04/25 21:46:27     23s]    -pre_route_clock_res 0\
[04/25 21:46:27     23s]    -pre_route_clock_cap 0\
[04/25 21:46:27     23s]    -qrc_tech ../QRC_tech/gpdk045.tch
[04/25 21:46:27     23s] @file 23:
[04/25 21:46:27     23s] @@file 24: create_delay_corner -name max_delay\
[04/25 21:46:27     23s]    -timing_condition {default_mapping_tc_1}\
[04/25 21:46:27     23s]    -rc_corner rccorners
[04/25 21:46:27     23s] @@file 27: create_delay_corner -name min_delay\
[04/25 21:46:27     23s]    -timing_condition {default_mapping_tc_2}\
[04/25 21:46:27     23s]    -rc_corner rccorners
[04/25 21:46:28     23s] @file 30:
[04/25 21:46:28     23s] @@file 31: create_constraint_mode -name sdc_cons\
[04/25 21:46:28     23s]    -sdc_files\
[04/25 21:46:28     23s]     ../Synthesis/outputs/tpu_sdc.sdc 
[04/25 21:46:28     23s] @file 34:
[04/25 21:46:28     23s] @@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[04/25 21:46:28     23s] @@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[04/25 21:46:28     23s] @file 37:
[04/25 21:46:28     23s] @@file 38: set_analysis_view -setup wc -hold bc
[04/25 21:46:28     23s] @file 39:
[04/25 21:46:28     23s] #@ End verbose source tpu.view
[04/25 21:46:28     23s] Reading max_timing timing library '/scratch/asicfab/a/vkevat/systolic_design/LIB/slow_vdd1v0_basicCells.lib' ...
[04/25 21:46:28     23s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/systolic_design/LIB/slow_vdd1v0_basicCells.lib)
[04/25 21:46:28     23s] Read 480 cells in library 'slow_vdd1v0' 
[04/25 21:46:28     23s] Reading min_timing timing library '/scratch/asicfab/a/vkevat/systolic_design/LIB/fast_vdd1v0_basicCells.lib' ...
[04/25 21:46:28     23s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/systolic_design/LIB/fast_vdd1v0_basicCells.lib)
[04/25 21:46:28     23s] Read 480 cells in library 'fast_vdd1v0' 
[04/25 21:46:28     23s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:00.0, peak res=827.7M, current mem=776.5M)
[04/25 21:46:28     23s] @@file 14: read_physical -lef {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}
[04/25 21:46:28     23s] 
[04/25 21:46:28     23s] Loading LEF file ../LEF/gsclib045_tech.lef ...
[04/25 21:46:28     23s] 
[04/25 21:46:28     23s] Loading LEF file ../LEF/gsclib045_macro.lef ...
[04/25 21:46:28     23s] Set DBUPerIGU to M2 pitch 400.
[04/25 21:46:29     24s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/25 21:46:29     24s] Type 'man IMPLF-200' for more detail.
[04/25 21:46:29     24s] 
[04/25 21:46:29     24s] ##  Check design process and node:  
[04/25 21:46:29     24s] ##  Both design process and tech node are not set.
[04/25 21:46:29     24s] 
[04/25 21:46:29     24s] @@file 15: read_netlist ../Synthesis/outputs/tpu_netlist.v -top tpu_top
[04/25 21:46:29     24s] #% Begin Load netlist data ... (date=04/25 21:46:29, mem=785.5M)
[04/25 21:46:29     24s] *** Begin netlist parsing (mem=1171.1M) ***
[04/25 21:46:29     24s] Created 480 new cells from 2 timing libraries.
[04/25 21:46:29     24s] Reading netlist ...
[04/25 21:46:29     24s] Backslashed names will retain backslash and a trailing blank character.
[04/25 21:46:29     24s] Reading verilog netlist '../Synthesis/outputs/tpu_netlist.v'
[04/25 21:46:29     24s] 
[04/25 21:46:29     24s] *** Memory Usage v#1 (Current mem = 1184.121M, initial mem = 486.016M) ***
[04/25 21:46:29     24s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1184.1M) ***
[04/25 21:46:29     24s] #% End Load netlist data ... (date=04/25 21:46:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=804.5M, current mem=804.5M)
[04/25 21:46:29     24s] Set top cell to tpu_top.
[04/25 21:46:30     25s] Hooked 960 DB cells to tlib cells.
[04/25 21:46:30     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=815.3M, current mem=815.3M)
[04/25 21:46:30     25s] Starting recursive module instantiation check.
[04/25 21:46:30     25s] No recursion found.
[04/25 21:46:30     25s] Building hierarchical netlist for Cell tpu_top ...
[04/25 21:46:30     25s] *** Netlist is unique.
[04/25 21:46:30     25s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/25 21:46:30     25s] ** info: there are 1060 modules.
[04/25 21:46:30     25s] ** info: there are 21580 stdCell insts.
[04/25 21:46:30     25s] 
[04/25 21:46:30     25s] *** Memory Usage v#1 (Current mem = 1250.547M, initial mem = 486.016M) ***
[04/25 21:46:30     25s] @@file 16: init_design
[04/25 21:46:30     25s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/25 21:46:30     25s] Type 'man IMPFP-3961' for more detail.
[04/25 21:46:30     25s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/25 21:46:30     25s] Type 'man IMPFP-3961' for more detail.
[04/25 21:46:30     25s] Start create_tracks
[04/25 21:46:30     25s] Extraction setup Started 
[04/25 21:46:30     25s] 
[04/25 21:46:30     25s] Trim Metal Layers:
[04/25 21:46:30     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/25 21:46:30     25s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[04/25 21:46:30     25s] Type 'man IMPEXT-6202' for more detail.
[04/25 21:46:30     25s] Reading Capacitance Table File ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[04/25 21:46:30     25s] Cap table was created using Encounter 10.10-b056_1.
[04/25 21:46:30     25s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[04/25 21:46:30     25s] Set Shrink Factor to 0.90000
[04/25 21:46:30     25s] Importing multi-corner RC tables ... 
[04/25 21:46:30     25s] Summary of Active RC-Corners : 
[04/25 21:46:30     25s]  
[04/25 21:46:30     25s]  Analysis View: wc
[04/25 21:46:30     25s]     RC-Corner Name        : rccorners
[04/25 21:46:30     25s]     RC-Corner Index       : 0
[04/25 21:46:30     25s]     RC-Corner Temperature : 25 Celsius
[04/25 21:46:30     25s]     RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 21:46:30     25s]     RC-Corner PreRoute Res Factor         : 1
[04/25 21:46:30     25s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 21:46:30     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 21:46:30     25s]     RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
[04/25 21:46:30     25s]  
[04/25 21:46:30     25s]  Analysis View: bc
[04/25 21:46:30     25s]     RC-Corner Name        : rccorners
[04/25 21:46:30     25s]     RC-Corner Index       : 0
[04/25 21:46:30     25s]     RC-Corner Temperature : 25 Celsius
[04/25 21:46:30     25s]     RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 21:46:30     25s]     RC-Corner PreRoute Res Factor         : 1
[04/25 21:46:30     25s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 21:46:30     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 21:46:30     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 21:46:30     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 21:46:30     25s]     RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
[04/25 21:46:30     25s] 
[04/25 21:46:30     25s] Trim Metal Layers:
[04/25 21:46:30     25s] LayerId::1 widthSet size::4
[04/25 21:46:30     25s] LayerId::2 widthSet size::4
[04/25 21:46:30     25s] LayerId::3 widthSet size::4
[04/25 21:46:30     25s] LayerId::4 widthSet size::4
[04/25 21:46:30     25s] LayerId::5 widthSet size::4
[04/25 21:46:30     25s] LayerId::6 widthSet size::4
[04/25 21:46:30     25s] LayerId::7 widthSet size::5
[04/25 21:46:30     25s] LayerId::8 widthSet size::5
[04/25 21:46:30     25s] LayerId::9 widthSet size::5
[04/25 21:46:30     25s] LayerId::10 widthSet size::4
[04/25 21:46:30     25s] LayerId::11 widthSet size::3
[04/25 21:46:30     25s] eee: pegSigSF::1.070000
[04/25 21:46:30     25s] Updating RC grid for preRoute extraction ...
[04/25 21:46:30     25s] Initializing multi-corner capacitance tables ... 
[04/25 21:46:30     25s] Initializing multi-corner resistance tables ...
[04/25 21:46:30     25s] Creating RPSQ from WeeR and WRes ...
[04/25 21:46:30     25s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:46:30     25s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:46:30     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:46:30     25s] *Info: initialize multi-corner CTS.
[04/25 21:46:30     25s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1107.1M, current mem=855.9M)
[04/25 21:46:30     25s] Reading timing constraints file '../Synthesis/outputs/tpu_sdc.sdc' ...
[04/25 21:46:30     25s] Current (total cpu=0:00:25.9, real=0:00:47.0, peak res=1124.7M, current mem=1124.7M)
[04/25 21:46:30     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 9).
[04/25 21:46:30     25s] 
[04/25 21:46:30     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 10).
[04/25 21:46:30     25s] 
[04/25 21:46:30     25s] tpu_top
[04/25 21:46:31     26s] INFO (CTE): Reading of timing constraints file ../Synthesis/outputs/tpu_sdc.sdc completed, with 2 WARNING
[04/25 21:46:31     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1175.7M, current mem=1175.7M)
[04/25 21:46:31     26s] Current (total cpu=0:00:26.1, real=0:00:48.0, peak res=1175.7M, current mem=1175.7M)
[04/25 21:46:31     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:46:31     26s] Summary for sequential cells identification: 
[04/25 21:46:31     26s]   Identified SBFF number: 104
[04/25 21:46:31     26s]   Identified MBFF number: 0
[04/25 21:46:31     26s]   Identified SB Latch number: 0
[04/25 21:46:31     26s]   Identified MB Latch number: 0
[04/25 21:46:31     26s]   Not identified SBFF number: 16
[04/25 21:46:31     26s]   Not identified MBFF number: 0
[04/25 21:46:31     26s]   Not identified SB Latch number: 0
[04/25 21:46:31     26s]   Not identified MB Latch number: 0
[04/25 21:46:31     26s]   Number of sequential cells which are not FFs: 32
[04/25 21:46:31     26s] Total number of combinational cells: 318
[04/25 21:46:31     26s] Total number of sequential cells: 152
[04/25 21:46:31     26s] Total number of tristate cells: 10
[04/25 21:46:31     26s] Total number of level shifter cells: 0
[04/25 21:46:31     26s] Total number of power gating cells: 0
[04/25 21:46:31     26s] Total number of isolation cells: 0
[04/25 21:46:31     26s] Total number of power switch cells: 0
[04/25 21:46:31     26s] Total number of pulse generator cells: 0
[04/25 21:46:31     26s] Total number of always on buffers: 0
[04/25 21:46:31     26s] Total number of retention cells: 0
[04/25 21:46:31     26s] Total number of physical cells: 0
[04/25 21:46:31     26s] List of usable buffers: BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[04/25 21:46:31     26s] Total number of usable buffers: 15
[04/25 21:46:31     26s] List of unusable buffers: BUFX2
[04/25 21:46:31     26s] Total number of unusable buffers: 1
[04/25 21:46:31     26s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[04/25 21:46:31     26s] Total number of usable inverters: 19
[04/25 21:46:31     26s] List of unusable inverters:
[04/25 21:46:31     26s] Total number of unusable inverters: 0
[04/25 21:46:31     26s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[04/25 21:46:31     26s] Total number of identified usable delay cells: 8
[04/25 21:46:31     26s] List of identified unusable delay cells:
[04/25 21:46:31     26s] Total number of identified unusable delay cells: 0
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Deleting Cell Server End ...
[04/25 21:46:31     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.5M, current mem=1178.5M)
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:46:31     26s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:46:31     26s] Summary for sequential cells identification: 
[04/25 21:46:31     26s]   Identified SBFF number: 104
[04/25 21:46:31     26s]   Identified MBFF number: 0
[04/25 21:46:31     26s]   Identified SB Latch number: 0
[04/25 21:46:31     26s]   Identified MB Latch number: 0
[04/25 21:46:31     26s]   Not identified SBFF number: 16
[04/25 21:46:31     26s]   Not identified MBFF number: 0
[04/25 21:46:31     26s]   Not identified SB Latch number: 0
[04/25 21:46:31     26s]   Not identified MB Latch number: 0
[04/25 21:46:31     26s]   Number of sequential cells which are not FFs: 32
[04/25 21:46:31     26s]  Visiting view : wc
[04/25 21:46:31     26s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:46:31     26s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:46:31     26s]  Visiting view : bc
[04/25 21:46:31     26s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:46:31     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:46:31     26s] TLC MultiMap info (StdDelay):
[04/25 21:46:31     26s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:46:31     26s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:46:31     26s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:46:31     26s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:46:31     26s]  Setting StdDelay to: 36.8ps
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] TimeStamp Deleting Cell Server End ...
[04/25 21:46:31     26s] @file 17:
[04/25 21:46:31     26s] @file 18: # --- Connect global power and ground nets ---
[04/25 21:46:31     26s] @@file 19: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
[04/25 21:46:31     26s] @@file 20: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
[04/25 21:46:31     26s] @file 21:
[04/25 21:46:31     26s] @file 22: # --- Create Floorplan and assign I/O pins ---
[04/25 21:46:31     26s] @@file 23: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1.0 0.6 10 10 10 10
[04/25 21:46:31     26s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.07
[04/25 21:46:31     26s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.07
[04/25 21:46:31     26s] Adjusting core size to PlacementGrid : width :313 height : 311.22
[04/25 21:46:31     26s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/25 21:46:31     26s] Type 'man IMPFP-3961' for more detail.
[04/25 21:46:31     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/25 21:46:31     26s] Type 'man IMPFP-3961' for more detail.
[04/25 21:46:31     26s] Start create_tracks
[04/25 21:46:31     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/25 21:46:31     26s] @file 24: #create_row -site CoreSiteDouble -spacing 3.42 -limit_rows_in_core
[04/25 21:46:31     26s] @@file 25: create_row -site CoreSiteDouble -limit_rows_in_core
[04/25 21:46:31     26s] **Info : None of options "-area" and "-rects" inputed, use core box as target area. Suggest use command "init_core_rows" to generate rows for whole chip, which can automatically detect configuration in lib and generate rows.
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] @@file 26: read_io_file pins.io
[04/25 21:46:31     26s] Reading IO assignment file "pins.io" ...
[04/25 21:46:31     26s] @file 27:
[04/25 21:46:31     26s] @file 28: # --- Power Planning: Add rings and stripes for VDD/VSS distribution ---
[04/25 21:46:31     26s] @@file 29: set_db add_rings_skip_shared_inner_ring none
[04/25 21:46:31     26s] @@file 30: set_db add_rings_avoid_short 1
[04/25 21:46:31     26s] add_rings command will avoid shorts while creating rings.
[04/25 21:46:31     26s] @@file 31: set_db add_rings_ignore_rows 0
[04/25 21:46:31     26s] add_rings command will consider rows while creating rings.
[04/25 21:46:31     26s] @@file 32: set_db add_rings_extend_over_row 0
[04/25 21:46:31     26s] add_rings command will disallow rings to go over rows.
[04/25 21:46:31     26s] @@file 33: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing .4 -offset 0.6
[04/25 21:46:31     26s] #% Begin add_rings (date=04/25 21:46:31, mem=1181.7M)
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] viaInitial starts at Fri Apr 25 21:46:31 2025
[04/25 21:46:31     26s] viaInitial ends at Fri Apr 25 21:46:31 2025
[04/25 21:46:31     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1583.8M)
[04/25 21:46:31     26s] Ring generation is complete.
[04/25 21:46:31     26s] vias are now being generated.
[04/25 21:46:31     26s] add_rings created 8 wires.
[04/25 21:46:31     26s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] |  Layer |     Created    |     Deleted    |
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] | Metal10|        4       |       NA       |
[04/25 21:46:31     26s] |  Via10 |        8       |        0       |
[04/25 21:46:31     26s] | Metal11|        4       |       NA       |
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] #% End add_rings (date=04/25 21:46:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1184.1M, current mem=1184.1M)
[04/25 21:46:31     26s] @@file 34: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 5 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -merge_stripes_value 0.6 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.3 -nets {VDD VSS} 
[04/25 21:46:31     26s] #% Begin add_stripes (date=04/25 21:46:31, mem=1184.1M)
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] Initialize fgc environment(mem: 1584.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1584.8M)
[04/25 21:46:31     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1584.8M)
[04/25 21:46:31     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1584.8M)
[04/25 21:46:31     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1584.8M)
[04/25 21:46:31     26s] Starting stripe generation ...
[04/25 21:46:31     26s] Non-Default Mode Option Settings :
[04/25 21:46:31     26s]   NONE
[04/25 21:46:31     26s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10.150000 8.770000 10.150000 321.890015 with width 0.300000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[04/25 21:46:31     26s] Type 'man IMPPP-354' for more detail.
[04/25 21:46:31     26s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.8M)
[04/25 21:46:31     26s] Stripe generation is complete.
[04/25 21:46:31     26s] vias are now being generated.
[04/25 21:46:31     26s] add_stripes created 125 wires.
[04/25 21:46:31     26s] ViaGen created 250 vias, deleted 0 via to avoid violation.
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] |  Layer |     Created    |     Deleted    |
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] | Metal10|       125      |       NA       |
[04/25 21:46:31     26s] |  Via10 |       250      |        0       |
[04/25 21:46:31     26s] +--------+----------------+----------------+
[04/25 21:46:31     26s] #% End add_stripes (date=04/25 21:46:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1185.3M, current mem=1185.3M)
[04/25 21:46:31     26s] @@file 35: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[04/25 21:46:31     26s] #% Begin route_special (date=04/25 21:46:31, mem=1185.3M)
[04/25 21:46:31     26s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/25 21:46:31     26s] *** Begin SPECIAL ROUTE on Fri Apr 25 21:46:31 2025 ***
[04/25 21:46:31     26s] SPECIAL ROUTE ran on directory: /scratch/asicfab/a/vkevat/systolic_design/PNR
[04/25 21:46:31     26s] SPECIAL ROUTE ran on machine: asicfab.ecn.purdue.edu (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 2.30Ghz)
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] Begin option processing ...
[04/25 21:46:31     26s] srouteConnectPowerBump set to false
[04/25 21:46:31     26s] routeSelectNet set to "VDD VSS"
[04/25 21:46:31     26s] routeSpecial set to true
[04/25 21:46:31     26s] srouteBottomLayerLimit set to 1
[04/25 21:46:31     26s] srouteBottomTargetLayerLimit set to 1
[04/25 21:46:31     26s] srouteConnectBlockPin set to false
[04/25 21:46:31     26s] srouteConnectConverterPin set to false
[04/25 21:46:31     26s] srouteConnectPadPin set to false
[04/25 21:46:31     26s] srouteConnectStripe set to false
[04/25 21:46:31     26s] srouteCrossoverViaBottomLayer set to 1
[04/25 21:46:31     26s] srouteCrossoverViaTopLayer set to 11
[04/25 21:46:31     26s] srouteFollowCorePinEnd set to 3
[04/25 21:46:31     26s] srouteFollowPadPin set to false
[04/25 21:46:31     26s] srouteJogControl set to "preferWithChanges differentLayer"
[04/25 21:46:31     26s] sroutePadPinAllPorts set to true
[04/25 21:46:31     26s] sroutePreserveExistingRoutes set to true
[04/25 21:46:31     26s] srouteRoutePowerBarPortOnBothDir set to true
[04/25 21:46:31     26s] srouteStopBlockPin set to "nearestTarget"
[04/25 21:46:31     26s] srouteTopLayerLimit set to 11
[04/25 21:46:31     26s] srouteTopTargetLayerLimit set to 11
[04/25 21:46:31     26s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3032.00 megs.
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] Reading DB technology information...
[04/25 21:46:31     26s] Finished reading DB technology information.
[04/25 21:46:31     26s] Reading floorplan and netlist information...
[04/25 21:46:31     26s] Finished reading floorplan and netlist information.
[04/25 21:46:31     26s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/25 21:46:31     26s] Read in 24 layers, 11 routing layers, 1 overlap layer
[04/25 21:46:31     26s] Read in 2 nondefault rules, 0 used
[04/25 21:46:31     26s] Read in 574 macros, 75 used
[04/25 21:46:31     26s] Read in 75 components
[04/25 21:46:31     26s]   75 core components: 75 unplaced, 0 placed, 0 fixed
[04/25 21:46:31     26s] Read in 577 physical pins
[04/25 21:46:31     26s]   577 physical pins: 0 unplaced, 577 placed, 0 fixed
[04/25 21:46:31     26s] Read in 563 nets
[04/25 21:46:31     26s] Read in 2 special nets, 2 routed
[04/25 21:46:31     26s] Read in 727 terminals
[04/25 21:46:31     26s] 2 nets selected.
[04/25 21:46:31     26s] 
[04/25 21:46:31     26s] Begin power routing ...
[04/25 21:46:33     28s] CPU time for VDD FollowPin 1 seconds
[04/25 21:46:34     29s] CPU time for VSS FollowPin 1 seconds
[04/25 21:46:34     29s]   Number of Core ports routed: 366
[04/25 21:46:34     29s]   Number of Followpin connections: 183
[04/25 21:46:34     29s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 3074.00 megs.
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s]  Begin updating DB with routing results ...
[04/25 21:46:34     29s]  Updating DB with 577 io pins ...
[04/25 21:46:34     29s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/25 21:46:34     29s] Pin and blockage extraction finished
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s] route_special created 549 wires.
[04/25 21:46:34     29s] ViaGen created 106227 vias, deleted 0 via to avoid violation.
[04/25 21:46:34     29s] +--------+----------------+----------------+
[04/25 21:46:34     29s] |  Layer |     Created    |     Deleted    |
[04/25 21:46:34     29s] +--------+----------------+----------------+
[04/25 21:46:34     29s] | Metal1 |       549      |       NA       |
[04/25 21:46:34     29s] |  Via1  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via2  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via3  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via4  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via5  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via6  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via7  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via8  |      11803     |        0       |
[04/25 21:46:34     29s] |  Via9  |      11803     |        0       |
[04/25 21:46:34     29s] +--------+----------------+----------------+
[04/25 21:46:34     29s] #% End route_special (date=04/25 21:46:34, total cpu=0:00:03.3, real=0:00:03.0, peak res=1240.7M, current mem=1206.8M)
[04/25 21:46:34     29s] @file 36:
[04/25 21:46:34     29s] @file 37: # --- Optional: Read Scan DEF if using scan chains (currently commented out) ---
[04/25 21:46:34     29s] @file 38: #read_def counter.scandef
[04/25 21:46:34     29s] @file 39: #set_db reorder_scan_comp_logic true
[04/25 21:46:34     29s] @file 40:
[04/25 21:46:34     29s] @file 41: # Set process node and flow effort
[04/25 21:46:34     29s] @@file 42: set_db design_process_node 45
[04/25 21:46:34     29s] ##  Process: 45            (User Set)               
[04/25 21:46:34     29s] ##     Node: (not set)                           
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s] ##  Check design process and node:  
[04/25 21:46:34     29s] ##  Design tech node is not set.
[04/25 21:46:34     29s] 
[04/25 21:46:34     29s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/25 21:46:34     29s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/25 21:46:34     29s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[04/25 21:46:34     29s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[04/25 21:46:34     29s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[04/25 21:46:34     29s] @@file 43: set_db design_flow_effort extreme
[04/25 21:46:34     29s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -expExtremeHighEffOpt true'
[04/25 21:46:34     29s] @file 44:
[04/25 21:46:34     29s] @file 45: # --- Placement Optimization ---
[04/25 21:46:34     29s] @file 46: #set_db [get_db base_cells *BUFX2*] .dont_use true
[04/25 21:46:34     29s] @file 47: # set_db [get_db base_cells *BUFX2*] .dont_touch true
[04/25 21:46:34     29s] @@file 48: place_opt_design
[04/25 21:46:34     29s] **INFO: User settings:
[04/25 21:46:42     36s] setDelayCalMode -engine                            aae
[04/25 21:46:42     36s] design_flow_effort                                 extreme
[04/25 21:46:42     36s] design_process_node                                45
[04/25 21:46:42     36s] extract_rc_coupling_cap_threshold                  0.1
[04/25 21:46:42     36s] extract_rc_relative_cap_threshold                  1.0
[04/25 21:46:42     36s] extract_rc_total_cap_threshold                     0.0
[04/25 21:46:42     36s] opt_area_recovery                                  true
[04/25 21:46:42     36s] opt_exp_flow_effort_extreme                        true
[04/25 21:46:42     36s] opt_reclaim_area_restructuring_effort              high
[04/25 21:46:42     36s] getDelayCalMode -engine                            aae
[04/25 21:46:42     36s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.9/0:00:57.8 (0.6), mem = 1624.1M
[04/25 21:46:42     36s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/25 21:46:42     36s] 'set_default_switching_activity' finished successfully.
[04/25 21:46:42     36s] *** Starting GigaPlace ***
[04/25 21:46:42     36s] #optDebug: fT-E <X 2 3 1 0>
[04/25 21:46:42     36s] #optDebug: fT-E <X 2 3 1 0>
[04/25 21:46:42     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1624.1M, EPOCH TIME: 1745632002.025091
[04/25 21:46:42     36s] # Init pin-track-align, new floorplan.
[04/25 21:46:42     36s] Processing tracks to init pin-track alignment.
[04/25 21:46:42     36s] z: 2, totalTracks: 1
[04/25 21:46:42     36s] z: 4, totalTracks: 1
[04/25 21:46:42     36s] z: 6, totalTracks: 1
[04/25 21:46:42     36s] z: 8, totalTracks: 1
[04/25 21:46:42     37s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:46:42     37s] All LLGs are deleted
[04/25 21:46:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1624.1M, EPOCH TIME: 1745632002.141252
[04/25 21:46:42     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1624.1M, EPOCH TIME: 1745632002.141550
[04/25 21:46:42     37s] # Building tpu_top llgBox search-tree.
[04/25 21:46:42     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1624.1M, EPOCH TIME: 1745632002.145849
[04/25 21:46:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1624.1M, EPOCH TIME: 1745632002.147424
[04/25 21:46:42     37s] Max number of tech site patterns supported in site array is 256.
[04/25 21:46:42     37s] Core basic site is CoreSite
[04/25 21:46:42     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1624.1M, EPOCH TIME: 1745632002.170817
[04/25 21:46:42     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7fbb726a9e90.
[04/25 21:46:42     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:46:42     37s] After signature check, allow fast init is false, keep pre-filter is false.
[04/25 21:46:42     37s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 21:46:42     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:1752.1M, EPOCH TIME: 1745632002.190424
[04/25 21:46:42     37s] Use non-trimmed site array because memory saving is not enough.
[04/25 21:46:42     37s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:46:42     37s] SiteArray: use 1,634,304 bytes
[04/25 21:46:42     37s] SiteArray: current memory after site array memory allocation 1753.7M
[04/25 21:46:42     37s] SiteArray: FP blocked sites are writable
[04/25 21:46:42     37s] Estimated cell power/ground rail width = 0.160 um
[04/25 21:46:42     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:46:42     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1753.7M, EPOCH TIME: 1745632002.200697
[04/25 21:46:42     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.168, MEM:1753.7M, EPOCH TIME: 1745632002.368525
[04/25 21:46:42     37s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:46:42     37s] Atter site array init, number of instance map data is 0.
[04/25 21:46:42     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.230, MEM:1753.7M, EPOCH TIME: 1745632002.377606
[04/25 21:46:42     37s] 
[04/25 21:46:42     37s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:46:42     37s] OPERPROF:     Starting CMU at level 3, MEM:1753.7M, EPOCH TIME: 1745632002.380004
[04/25 21:46:42     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1753.7M, EPOCH TIME: 1745632002.381751
[04/25 21:46:42     37s] 
[04/25 21:46:42     37s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:46:42     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.244, MEM:1753.7M, EPOCH TIME: 1745632002.389656
[04/25 21:46:42     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1753.7M, EPOCH TIME: 1745632002.389715
[04/25 21:46:42     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1753.7M, EPOCH TIME: 1745632002.390534
[04/25 21:46:42     37s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1753.7MB).
[04/25 21:46:42     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.374, MEM:1753.7M, EPOCH TIME: 1745632002.398928
[04/25 21:46:42     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1753.7M, EPOCH TIME: 1745632002.398975
[04/25 21:46:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] All LLGs are deleted
[04/25 21:46:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:42     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1753.7M, EPOCH TIME: 1745632002.408740
[04/25 21:46:42     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1753.7M, EPOCH TIME: 1745632002.408913
[04/25 21:46:42     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1753.7M, EPOCH TIME: 1745632002.410453
[04/25 21:46:42     37s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:37.3/0:00:58.2 (0.6), mem = 1753.7M
[04/25 21:46:42     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 21:46:42     37s] [check_scan_connected]: number of scan connected with missing definition = 1, number of scan = 1, number of sequential = 2806, percentage of missing scan cell = 0.04% (1 / 2806)
[04/25 21:46:42     37s] no activity file in design. spp won't run.
[04/25 21:46:42     37s] #Start colorize_geometry on Fri Apr 25 21:46:42 2025
[04/25 21:46:42     37s] #
[04/25 21:46:42     37s] ### Time Record (colorize_geometry) is installed.
[04/25 21:46:42     37s] ### Time Record (Pre Callback) is installed.
[04/25 21:46:42     37s] ### Time Record (Pre Callback) is uninstalled.
[04/25 21:46:42     37s] ### Time Record (DB Import) is installed.
[04/25 21:46:42     37s] #create default rule from bind_ndr_rule rule=0x7fbb926aac10 0x7fbb72934568
[04/25 21:46:43     37s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=788581734 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/25 21:46:43     37s] ### Time Record (DB Import) is uninstalled.
[04/25 21:46:43     37s] ### Time Record (DB Export) is installed.
[04/25 21:46:43     37s] Extracting standard cell pins and blockage ...... 
[04/25 21:46:43     37s] Pin and blockage extraction finished
[04/25 21:46:43     37s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=788581734 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/25 21:46:43     37s] ### Time Record (DB Export) is uninstalled.
[04/25 21:46:43     37s] ### Time Record (Post Callback) is installed.
[04/25 21:46:43     37s] ### Time Record (Post Callback) is uninstalled.
[04/25 21:46:43     37s] #
[04/25 21:46:43     37s] #colorize_geometry statistics:
[04/25 21:46:43     37s] #Cpu time = 00:00:00
[04/25 21:46:43     37s] #Elapsed time = 00:00:00
[04/25 21:46:43     37s] #Increased memory = 42.75 (MB)
[04/25 21:46:43     37s] #Total memory = 1268.91 (MB)
[04/25 21:46:43     37s] #Peak memory = 1270.88 (MB)
[04/25 21:46:43     37s] #Number of warnings = 0
[04/25 21:46:43     37s] #Total number of warnings = 0
[04/25 21:46:43     37s] #Number of fails = 0
[04/25 21:46:43     37s] #Total number of fails = 0
[04/25 21:46:43     37s] #Complete colorize_geometry on Fri Apr 25 21:46:43 2025
[04/25 21:46:43     37s] #
[04/25 21:46:43     37s] ### Time Record (colorize_geometry) is uninstalled.
[04/25 21:46:43     37s] ### 
[04/25 21:46:43     37s] ###   Scalability Statistics
[04/25 21:46:43     37s] ### 
[04/25 21:46:43     37s] ### ------------------------+----------------+----------------+----------------+
[04/25 21:46:43     37s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/25 21:46:43     37s] ### ------------------------+----------------+----------------+----------------+
[04/25 21:46:43     37s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/25 21:46:43     37s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/25 21:46:43     37s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/25 21:46:43     37s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/25 21:46:43     37s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/25 21:46:43     37s] ### ------------------------+----------------+----------------+----------------+
[04/25 21:46:43     37s] ### 
[04/25 21:46:43     38s] {MMLU 0 0 25743}
[04/25 21:46:43     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.1 mem=1790.7M
[04/25 21:46:43     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.1 mem=1790.7M
[04/25 21:46:43     38s] *** Start delete_buffer_trees ***
[04/25 21:46:44     38s] Info: Detect buffers to remove automatically.
[04/25 21:46:44     38s] Analyzing netlist ...
[04/25 21:46:44     39s] Updating netlist
[04/25 21:46:44     39s] 
[04/25 21:46:44     39s] *summary: 7 instances (buffers/inverters) removed
[04/25 21:46:44     39s] *** Finish delete_buffer_trees (0:00:01.3) ***
[04/25 21:46:44     39s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/25 21:46:44     39s] Info: 1 threads available for lower-level modules during optimization.
[04/25 21:46:44     39s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1860.6M, EPOCH TIME: 1745632004.534979
[04/25 21:46:44     39s] Deleted 0 physical inst  (cell - / prefix -).
[04/25 21:46:44     39s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1860.6M, EPOCH TIME: 1745632004.535384
[04/25 21:46:44     39s] INFO: #ExclusiveGroups=0
[04/25 21:46:44     39s] INFO: There are no Exclusive Groups.
[04/25 21:46:44     39s] No user-set net weight.
[04/25 21:46:44     39s] Net fanout histogram:
[04/25 21:46:44     39s] no activity file in design. spp won't run.
[04/25 21:46:44     39s] 2		: 19279 (74.9%) nets
[04/25 21:46:44     39s] 3		: 3252 (12.6%) nets
[04/25 21:46:44     39s] 4     -	14	: 3074 (11.9%) nets
[04/25 21:46:44     39s] 15    -	39	: 66 (0.3%) nets
[04/25 21:46:44     39s] 40    -	79	: 28 (0.1%) nets
[04/25 21:46:44     39s] 80    -	159	: 23 (0.1%) nets
[04/25 21:46:44     39s] 160   -	319	: 10 (0.0%) nets
[04/25 21:46:44     39s] 320   -	639	: 2 (0.0%) nets
[04/25 21:46:44     39s] 640   -	1279	: 2 (0.0%) nets
[04/25 21:46:44     39s] 1280  -	2559	: 0 (0.0%) nets
[04/25 21:46:44     39s] 2560  -	5119	: 1 (0.0%) nets
[04/25 21:46:44     39s] 5120+		: 0 (0.0%) nets
[04/25 21:46:44     39s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/25 21:46:44     39s] Scan chains were not defined.
[04/25 21:46:44     39s] Processing tracks to init pin-track alignment.
[04/25 21:46:44     39s] z: 2, totalTracks: 1
[04/25 21:46:44     39s] z: 4, totalTracks: 1
[04/25 21:46:44     39s] z: 6, totalTracks: 1
[04/25 21:46:44     39s] z: 8, totalTracks: 1
[04/25 21:46:44     39s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:46:44     39s] All LLGs are deleted
[04/25 21:46:44     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:44     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:44     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1860.6M, EPOCH TIME: 1745632004.556527
[04/25 21:46:44     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1860.6M, EPOCH TIME: 1745632004.556834
[04/25 21:46:44     39s] #std cell=21574 (0 fixed + 21574 movable) #buf cell=0 #inv cell=648 #block=0 (0 floating + 0 preplaced)
[04/25 21:46:44     39s] #ioInst=0 #net=25737 #term=82550 #term/net=3.21, #fixedIo=577, #floatIo=0, #fixedPin=0, #floatPin=559
[04/25 21:46:44     39s] stdCell: 21574 single + 0 double + 0 multi
[04/25 21:46:44     39s] Total standard cell length = 34.1648 (mm), area = 0.0584 (mm^2)
[04/25 21:46:44     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1860.6M, EPOCH TIME: 1745632004.562587
[04/25 21:46:44     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:44     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:46:44     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1860.6M, EPOCH TIME: 1745632004.563780
[04/25 21:46:44     39s] Max number of tech site patterns supported in site array is 256.
[04/25 21:46:44     39s] Core basic site is CoreSite
[04/25 21:46:44     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1860.6M, EPOCH TIME: 1745632004.586728
[04/25 21:46:44     39s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:46:44     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 21:46:44     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.017, MEM:1860.6M, EPOCH TIME: 1745632004.603788
[04/25 21:46:44     39s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:46:44     39s] SiteArray: use 1,634,304 bytes
[04/25 21:46:44     39s] SiteArray: current memory after site array memory allocation 1860.6M
[04/25 21:46:44     39s] SiteArray: FP blocked sites are writable
[04/25 21:46:44     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:46:44     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1860.6M, EPOCH TIME: 1745632004.609382
[04/25 21:46:44     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.166, MEM:1860.6M, EPOCH TIME: 1745632004.775847
[04/25 21:46:44     39s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:46:44     39s] Atter site array init, number of instance map data is 0.
[04/25 21:46:44     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.210, REAL:0.215, MEM:1860.6M, EPOCH TIME: 1745632004.778410
[04/25 21:46:44     39s] 
[04/25 21:46:44     39s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:46:44     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.219, MEM:1860.6M, EPOCH TIME: 1745632004.781524
[04/25 21:46:44     39s] 
[04/25 21:46:44     39s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:46:44     39s] Average module density = 0.600.
[04/25 21:46:44     39s] Density for the design = 0.600.
[04/25 21:46:44     39s]        = stdcell_area 170824 sites (58422 um^2) / alloc_area 284830 sites (97412 um^2).
[04/25 21:46:44     39s] Pin Density = 0.2898.
[04/25 21:46:44     39s]             = total # of pins 82550 / total area 284830.
[04/25 21:46:44     39s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1860.6M, EPOCH TIME: 1745632004.786853
[04/25 21:46:44     39s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.003, MEM:1860.6M, EPOCH TIME: 1745632004.789562
[04/25 21:46:44     39s] OPERPROF: Starting pre-place ADS at level 1, MEM:1860.6M, EPOCH TIME: 1745632004.790635
[04/25 21:46:44     39s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1860.6M, EPOCH TIME: 1745632004.797556
[04/25 21:46:44     39s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1860.6M, EPOCH TIME: 1745632004.797620
[04/25 21:46:44     39s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1860.6M, EPOCH TIME: 1745632004.797715
[04/25 21:46:44     39s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1860.6M, EPOCH TIME: 1745632004.797774
[04/25 21:46:44     39s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1860.6M, EPOCH TIME: 1745632004.797816
[04/25 21:46:44     39s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.027, MEM:1860.6M, EPOCH TIME: 1745632004.824699
[04/25 21:46:44     39s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1860.6M, EPOCH TIME: 1745632004.824874
[04/25 21:46:44     39s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:1860.6M, EPOCH TIME: 1745632004.828360
[04/25 21:46:44     39s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.031, MEM:1860.6M, EPOCH TIME: 1745632004.828415
[04/25 21:46:44     39s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.031, MEM:1860.6M, EPOCH TIME: 1745632004.828573
[04/25 21:46:44     39s] ADSU 0.600 -> 0.604. site 284830.000 -> 282600.800. GS 13.680
[04/25 21:46:44     39s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.050, MEM:1860.6M, EPOCH TIME: 1745632004.840868
[04/25 21:46:44     39s] OPERPROF: Starting spMPad at level 1, MEM:1854.6M, EPOCH TIME: 1745632004.842112
[04/25 21:46:44     39s] OPERPROF:   Starting spContextMPad at level 2, MEM:1854.6M, EPOCH TIME: 1745632004.842909
[04/25 21:46:44     39s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1854.6M, EPOCH TIME: 1745632004.842956
[04/25 21:46:44     39s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.001, MEM:1854.6M, EPOCH TIME: 1745632004.843004
[04/25 21:46:44     39s] Initial padding reaches pin density 0.479 for top
[04/25 21:46:44     39s] InitPadU 0.604 -> 0.861 for top
[04/25 21:46:44     39s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1854.6M, EPOCH TIME: 1745632004.874524
[04/25 21:46:44     39s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1854.6M, EPOCH TIME: 1745632004.877381
[04/25 21:46:44     39s] === lastAutoLevel = 9 
[04/25 21:46:44     39s] OPERPROF: Starting spInitNetWt at level 1, MEM:1854.6M, EPOCH TIME: 1745632004.890858
[04/25 21:46:44     39s] no activity file in design. spp won't run.
[04/25 21:46:44     39s] [spp] 0
[04/25 21:46:44     39s] [adp] 0:1:1:3
[04/25 21:46:44     39s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.005, MEM:1854.6M, EPOCH TIME: 1745632004.895579
[04/25 21:46:44     39s] no activity file in design. spp won't run.
[04/25 21:46:44     39s] no activity file in design. spp won't run.
[04/25 21:46:44     39s] Clock gating cells determined by native netlist tracing.
[04/25 21:46:44     39s] OPERPROF: Starting npMain at level 1, MEM:1854.6M, EPOCH TIME: 1745632004.898131
[04/25 21:46:45     39s] OPERPROF:   Starting npPlace at level 2, MEM:1874.8M, EPOCH TIME: 1745632005.966615
[04/25 21:46:46     40s] Iteration  1: Total net bbox = 1.696e+05 (9.85e+04 7.11e+04)
[04/25 21:46:46     40s]               Est.  stn bbox = 1.777e+05 (1.04e+05 7.35e+04)
[04/25 21:46:46     40s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1892.8M
[04/25 21:46:46     40s] Iteration  2: Total net bbox = 1.696e+05 (9.85e+04 7.11e+04)
[04/25 21:46:46     40s]               Est.  stn bbox = 1.777e+05 (1.04e+05 7.35e+04)
[04/25 21:46:46     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1893.8M
[04/25 21:46:46     40s] OPERPROF:     Starting InitSKP at level 3, MEM:1896.0M, EPOCH TIME: 1745632006.226537
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:46:46     40s] TLC MultiMap info (StdDelay):
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:46:46     40s]  Setting StdDelay to: 36.8ps
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Deleting Cell Server End ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:46:46     40s] TLC MultiMap info (StdDelay):
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:46:46     40s]  Setting StdDelay to: 36.8ps
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Deleting Cell Server End ...
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:46:46     40s] TLC MultiMap info (StdDelay):
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:46:46     40s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:46:46     40s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:46:46     40s]  Setting StdDelay to: 36.8ps
[04/25 21:46:46     40s] 
[04/25 21:46:46     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:46:50     44s] *** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
[04/25 21:46:50     44s] OPERPROF:     Finished InitSKP at level 3, CPU:3.880, REAL:3.870, MEM:2022.0M, EPOCH TIME: 1745632010.096912
[04/25 21:46:50     44s] exp_mt_sequential is set from setPlaceMode option to 1
[04/25 21:46:50     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/25 21:46:50     44s] place_exp_mt_interval set to default 32
[04/25 21:46:50     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/25 21:47:01     55s] Iteration  3: Total net bbox = 1.715e+05 (9.00e+04 8.15e+04)
[04/25 21:47:01     55s]               Est.  stn bbox = 1.984e+05 (1.06e+05 9.26e+04)
[04/25 21:47:01     55s]               cpu = 0:00:15.4 real = 0:00:15.0 mem = 2106.3M
[04/25 21:47:25     79s] Iteration  4: Total net bbox = 3.013e+05 (1.41e+05 1.61e+05)
[04/25 21:47:25     79s]               Est.  stn bbox = 3.840e+05 (1.86e+05 1.98e+05)
[04/25 21:47:25     79s]               cpu = 0:00:24.1 real = 0:00:24.0 mem = 2159.5M
[04/25 21:47:25     79s] Iteration  5: Total net bbox = 3.013e+05 (1.41e+05 1.61e+05)
[04/25 21:47:25     79s]               Est.  stn bbox = 3.840e+05 (1.86e+05 1.98e+05)
[04/25 21:47:25     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2159.5M
[04/25 21:47:25     79s] OPERPROF:   Finished npPlace at level 2, CPU:39.710, REAL:39.689, MEM:2159.5M, EPOCH TIME: 1745632045.655457
[04/25 21:47:25     79s] OPERPROF: Finished npMain at level 1, CPU:39.810, REAL:40.783, MEM:2159.5M, EPOCH TIME: 1745632045.680764
[04/25 21:47:25     79s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2159.5M, EPOCH TIME: 1745632045.689174
[04/25 21:47:25     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:47:25     79s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:2159.5M, EPOCH TIME: 1745632045.693152
[04/25 21:47:25     79s] OPERPROF: Starting npMain at level 1, MEM:2159.5M, EPOCH TIME: 1745632045.694536
[04/25 21:47:25     79s] OPERPROF:   Starting npPlace at level 2, MEM:2159.5M, EPOCH TIME: 1745632045.860763
[04/25 21:47:41     95s] Iteration  6: Total net bbox = 3.124e+05 (1.46e+05 1.66e+05)
[04/25 21:47:41     95s]               Est.  stn bbox = 3.969e+05 (1.94e+05 2.03e+05)
[04/25 21:47:41     95s]               cpu = 0:00:15.3 real = 0:00:16.0 mem = 2112.5M
[04/25 21:47:41     95s] OPERPROF:   Finished npPlace at level 2, CPU:15.290, REAL:15.298, MEM:2112.5M, EPOCH TIME: 1745632061.158991
[04/25 21:47:41     95s] OPERPROF: Finished npMain at level 1, CPU:15.490, REAL:15.495, MEM:2112.5M, EPOCH TIME: 1745632061.189994
[04/25 21:47:41     95s] 
[04/25 21:47:41     95s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2112.5M, EPOCH TIME: 1745632061.191984
[04/25 21:47:41     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:47:41     95s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2112.5M, EPOCH TIME: 1745632061.193927
[04/25 21:47:41     95s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2112.5M, EPOCH TIME: 1745632061.194283
[04/25 21:47:41     95s] Starting Early Global Route rough congestion estimation: mem = 2112.5M
[04/25 21:47:41     95s] (I)      ==================== Layers =====================
[04/25 21:47:41     95s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:41     95s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:47:41     95s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:41     95s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:47:41     95s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:47:41     95s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:41     95s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:47:41     95s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:47:41     95s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:47:41     95s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:47:41     95s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:47:41     95s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:47:41     95s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:47:41     95s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:47:41     95s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:47:41     95s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:47:41     95s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:47:41     95s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:47:41     95s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:47:41     95s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:47:41     95s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:41     95s] (I)      Started Import and model ( Curr Mem: 2112.53 MB )
[04/25 21:47:41     95s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:47:41     95s] (I)      == Non-default Options ==
[04/25 21:47:41     95s] (I)      Print mode                                         : 2
[04/25 21:47:41     95s] (I)      Stop if highly congested                           : false
[04/25 21:47:41     95s] (I)      Maximum routing layer                              : 11
[04/25 21:47:41     95s] (I)      Assign partition pins                              : false
[04/25 21:47:41     95s] (I)      Support large GCell                                : true
[04/25 21:47:41     95s] (I)      Number of threads                                  : 1
[04/25 21:47:41     95s] (I)      Number of rows per GCell                           : 12
[04/25 21:47:41     95s] (I)      Max num rows per GCell                             : 32
[04/25 21:47:41     95s] (I)      Method to set GCell size                           : row
[04/25 21:47:41     95s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:47:41     95s] (I)      Use row-based GCell size
[04/25 21:47:41     95s] (I)      Use row-based GCell align
[04/25 21:47:41     95s] (I)      layer 0 area = 80000
[04/25 21:47:41     95s] (I)      layer 1 area = 80000
[04/25 21:47:41     95s] (I)      layer 2 area = 80000
[04/25 21:47:41     95s] (I)      layer 3 area = 80000
[04/25 21:47:41     95s] (I)      layer 4 area = 80000
[04/25 21:47:41     95s] (I)      layer 5 area = 80000
[04/25 21:47:41     95s] (I)      layer 6 area = 80000
[04/25 21:47:41     95s] (I)      layer 7 area = 80000
[04/25 21:47:41     95s] (I)      layer 8 area = 80000
[04/25 21:47:41     95s] (I)      layer 9 area = 400000
[04/25 21:47:41     95s] (I)      layer 10 area = 400000
[04/25 21:47:41     95s] (I)      GCell unit size   : 3420
[04/25 21:47:41     95s] (I)      GCell multiplier  : 12
[04/25 21:47:41     95s] (I)      GCell row height  : 3420
[04/25 21:47:41     95s] (I)      Actual row height : 3420
[04/25 21:47:41     95s] (I)      GCell align ref   : 20000 20140
[04/25 21:47:41     95s] [NR-eGR] Track table information for default rule: 
[04/25 21:47:41     95s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:47:41     95s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:47:41     95s] (I)      ==================== Default via =====================
[04/25 21:47:41     95s] (I)      +----+------------------+----------------------------+
[04/25 21:47:41     95s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:47:41     95s] (I)      +----+------------------+----------------------------+
[04/25 21:47:41     95s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:47:41     95s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:47:41     95s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:47:41     95s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:47:41     95s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:47:41     95s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:47:41     95s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:47:41     95s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:47:41     95s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:47:41     95s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:47:41     95s] (I)      +----+------------------+----------------------------+
[04/25 21:47:41     95s] [NR-eGR] Read 201300 PG shapes
[04/25 21:47:41     95s] [NR-eGR] Read 0 clock shapes
[04/25 21:47:41     95s] [NR-eGR] Read 0 other shapes
[04/25 21:47:41     95s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:47:41     95s] [NR-eGR] #Instance Blockages : 0
[04/25 21:47:41     95s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:47:41     95s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:47:41     95s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:47:41     95s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:47:41     95s] [NR-eGR] #Other Blockages    : 0
[04/25 21:47:41     95s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:47:41     95s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:47:41     95s] [NR-eGR] Read 25737 nets ( ignored 0 )
[04/25 21:47:41     95s] (I)      early_global_route_priority property id does not exist.
[04/25 21:47:41     95s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:47:41     95s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:47:41     95s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:47:41     95s] (I)      Number of ignored nets                =      0
[04/25 21:47:41     95s] (I)      Number of connected nets              =      0
[04/25 21:47:41     95s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:47:41     95s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:47:41     95s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:47:41     95s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:47:41     95s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:47:41     95s] (I)      Ndr track 0 does not exist
[04/25 21:47:41     95s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:47:41     95s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:47:41     95s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:47:41     95s] (I)      Site width          :   400  (dbu)
[04/25 21:47:41     95s] (I)      Row height          :  3420  (dbu)
[04/25 21:47:41     95s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:47:41     95s] (I)      GCell width         : 41040  (dbu)
[04/25 21:47:41     95s] (I)      GCell height        : 41040  (dbu)
[04/25 21:47:41     95s] (I)      Grid                :    17    17    11
[04/25 21:47:41     95s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:47:41     95s] (I)      Vertical capacity   :     0 41040     0 41040     0 41040     0 41040     0 41040     0
[04/25 21:47:41     95s] (I)      Horizontal capacity :     0     0 41040     0 41040     0 41040     0 41040     0 41040
[04/25 21:47:41     95s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:47:41     95s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:47:41     95s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:47:41     95s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:47:41     95s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:47:41     95s] (I)      Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60 108.00 102.60 108.00 41.04 43.20
[04/25 21:47:41     95s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:47:41     95s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:47:41     95s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:47:41     95s] (I)      --------------------------------------------------------
[04/25 21:47:41     95s] 
[04/25 21:47:41     95s] [NR-eGR] ============ Routing rule table ============
[04/25 21:47:41     95s] [NR-eGR] Rule id: 0  Nets: 25737
[04/25 21:47:41     95s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:47:41     95s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:47:41     95s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:47:41     95s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:47:41     95s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:47:41     95s] [NR-eGR] ========================================
[04/25 21:47:41     95s] [NR-eGR] 
[04/25 21:47:41     95s] (I)      =============== Blocked Tracks ===============
[04/25 21:47:41     95s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:41     95s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:47:41     95s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:41     95s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:47:41     95s] (I)      |     2 |   28305 |     6320 |        22.33% |
[04/25 21:47:41     95s] (I)      |     3 |   29648 |     5856 |        19.75% |
[04/25 21:47:41     95s] (I)      |     4 |   28305 |     6320 |        22.33% |
[04/25 21:47:41     95s] (I)      |     5 |   29648 |     5856 |        19.75% |
[04/25 21:47:41     95s] (I)      |     6 |   28305 |     6320 |        22.33% |
[04/25 21:47:41     95s] (I)      |     7 |   29648 |     5856 |        19.75% |
[04/25 21:47:41     95s] (I)      |     8 |   28305 |     6320 |        22.33% |
[04/25 21:47:41     95s] (I)      |     9 |   29648 |     6588 |        22.22% |
[04/25 21:47:41     95s] (I)      |    10 |   11305 |     3168 |        28.02% |
[04/25 21:47:41     95s] (I)      |    11 |   11832 |      160 |         1.35% |
[04/25 21:47:41     95s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:41     95s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2112.53 MB )
[04/25 21:47:41     95s] (I)      Reset routing kernel
[04/25 21:47:41     95s] (I)      numLocalWires=90055  numGlobalNetBranches=22235  numLocalNetBranches=22976
[04/25 21:47:41     95s] (I)      totalPins=82550  totalGlobalPin=18915 (22.91%)
[04/25 21:47:41     95s] (I)      total 2D Cap : 243150 = (125741 H, 117409 V)
[04/25 21:47:41     95s] (I)      
[04/25 21:47:41     95s] (I)      ============  Phase 1a Route ============
[04/25 21:47:41     95s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 21:47:41     95s] (I)      Usage: 18066 = (8520 H, 9546 V) = (6.78% H, 8.13% V) = (1.748e+05um H, 1.959e+05um V)
[04/25 21:47:41     95s] (I)      
[04/25 21:47:41     95s] (I)      ============  Phase 1b Route ============
[04/25 21:47:41     95s] (I)      Usage: 18066 = (8520 H, 9546 V) = (6.78% H, 8.13% V) = (1.748e+05um H, 1.959e+05um V)
[04/25 21:47:41     95s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 21:47:41     95s] 
[04/25 21:47:41     95s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:47:41     95s] Finished Early Global Route rough congestion estimation: mem = 2112.5M
[04/25 21:47:41     95s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.184, MEM:2112.5M, EPOCH TIME: 1745632061.378385
[04/25 21:47:41     95s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/25 21:47:41     95s] OPERPROF: Starting CDPad at level 1, MEM:2112.5M, EPOCH TIME: 1745632061.378928
[04/25 21:47:41     95s] CDPadU 0.861 -> 0.862. R=0.604, N=21574, GS=20.520
[04/25 21:47:41     95s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.059, MEM:2112.5M, EPOCH TIME: 1745632061.438291
[04/25 21:47:41     95s] OPERPROF: Starting npMain at level 1, MEM:2112.5M, EPOCH TIME: 1745632061.439790
[04/25 21:47:41     95s] OPERPROF:   Starting npPlace at level 2, MEM:2112.5M, EPOCH TIME: 1745632061.608252
[04/25 21:47:41     95s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.138, MEM:2115.3M, EPOCH TIME: 1745632061.746602
[04/25 21:47:41     95s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.342, MEM:2115.3M, EPOCH TIME: 1745632061.781820
[04/25 21:47:41     95s] Global placement CDP skipped at cutLevel 7.
[04/25 21:47:41     95s] Iteration  7: Total net bbox = 3.247e+05 (1.58e+05 1.67e+05)
[04/25 21:47:41     95s]               Est.  stn bbox = 4.094e+05 (2.06e+05 2.04e+05)
[04/25 21:47:41     95s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2115.3M
[04/25 21:47:41     95s] Iteration  8: Total net bbox = 3.247e+05 (1.58e+05 1.67e+05)
[04/25 21:47:41     95s]               Est.  stn bbox = 4.094e+05 (2.06e+05 2.04e+05)
[04/25 21:47:41     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.3M
[04/25 21:47:41     95s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2115.3M, EPOCH TIME: 1745632061.834338
[04/25 21:47:41     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:47:41     95s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2115.3M, EPOCH TIME: 1745632061.836393
[04/25 21:47:41     95s] OPERPROF: Starting npMain at level 1, MEM:2115.3M, EPOCH TIME: 1745632061.837791
[04/25 21:47:41     95s] OPERPROF:   Starting npPlace at level 2, MEM:2115.3M, EPOCH TIME: 1745632061.989264
[04/25 21:47:52    106s] OPERPROF:   Finished npPlace at level 2, CPU:10.410, REAL:10.382, MEM:2106.3M, EPOCH TIME: 1745632072.371022
[04/25 21:47:52    106s] OPERPROF: Finished npMain at level 1, CPU:10.590, REAL:10.561, MEM:2106.3M, EPOCH TIME: 1745632072.398347
[04/25 21:47:52    106s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2106.3M, EPOCH TIME: 1745632072.400816
[04/25 21:47:52    106s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:47:52    106s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2106.3M, EPOCH TIME: 1745632072.403239
[04/25 21:47:52    106s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2106.3M, EPOCH TIME: 1745632072.403630
[04/25 21:47:52    106s] Starting Early Global Route rough congestion estimation: mem = 2106.3M
[04/25 21:47:52    106s] (I)      ==================== Layers =====================
[04/25 21:47:52    106s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:52    106s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:47:52    106s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:52    106s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:47:52    106s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:47:52    106s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:52    106s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:47:52    106s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:47:52    106s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:47:52    106s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:47:52    106s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:47:52    106s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:47:52    106s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:47:52    106s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:47:52    106s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:47:52    106s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:47:52    106s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:47:52    106s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:47:52    106s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:47:52    106s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:47:52    106s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:47:52    106s] (I)      Started Import and model ( Curr Mem: 2106.31 MB )
[04/25 21:47:52    106s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:47:52    106s] (I)      == Non-default Options ==
[04/25 21:47:52    106s] (I)      Print mode                                         : 2
[04/25 21:47:52    106s] (I)      Stop if highly congested                           : false
[04/25 21:47:52    106s] (I)      Maximum routing layer                              : 11
[04/25 21:47:52    106s] (I)      Assign partition pins                              : false
[04/25 21:47:52    106s] (I)      Support large GCell                                : true
[04/25 21:47:52    106s] (I)      Number of threads                                  : 1
[04/25 21:47:52    106s] (I)      Number of rows per GCell                           : 6
[04/25 21:47:52    106s] (I)      Max num rows per GCell                             : 32
[04/25 21:47:52    106s] (I)      Method to set GCell size                           : row
[04/25 21:47:52    106s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:47:52    106s] (I)      Use row-based GCell size
[04/25 21:47:52    106s] (I)      Use row-based GCell align
[04/25 21:47:52    106s] (I)      layer 0 area = 80000
[04/25 21:47:52    106s] (I)      layer 1 area = 80000
[04/25 21:47:52    106s] (I)      layer 2 area = 80000
[04/25 21:47:52    106s] (I)      layer 3 area = 80000
[04/25 21:47:52    106s] (I)      layer 4 area = 80000
[04/25 21:47:52    106s] (I)      layer 5 area = 80000
[04/25 21:47:52    106s] (I)      layer 6 area = 80000
[04/25 21:47:52    106s] (I)      layer 7 area = 80000
[04/25 21:47:52    106s] (I)      layer 8 area = 80000
[04/25 21:47:52    106s] (I)      layer 9 area = 400000
[04/25 21:47:52    106s] (I)      layer 10 area = 400000
[04/25 21:47:52    106s] (I)      GCell unit size   : 3420
[04/25 21:47:52    106s] (I)      GCell multiplier  : 6
[04/25 21:47:52    106s] (I)      GCell row height  : 3420
[04/25 21:47:52    106s] (I)      Actual row height : 3420
[04/25 21:47:52    106s] (I)      GCell align ref   : 20000 20140
[04/25 21:47:52    106s] [NR-eGR] Track table information for default rule: 
[04/25 21:47:52    106s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:47:52    106s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:47:52    106s] (I)      ==================== Default via =====================
[04/25 21:47:52    106s] (I)      +----+------------------+----------------------------+
[04/25 21:47:52    106s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:47:52    106s] (I)      +----+------------------+----------------------------+
[04/25 21:47:52    106s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:47:52    106s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:47:52    106s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:47:52    106s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:47:52    106s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:47:52    106s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:47:52    106s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:47:52    106s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:47:52    106s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:47:52    106s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:47:52    106s] (I)      +----+------------------+----------------------------+
[04/25 21:47:52    106s] [NR-eGR] Read 201300 PG shapes
[04/25 21:47:52    106s] [NR-eGR] Read 0 clock shapes
[04/25 21:47:52    106s] [NR-eGR] Read 0 other shapes
[04/25 21:47:52    106s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:47:52    106s] [NR-eGR] #Instance Blockages : 0
[04/25 21:47:52    106s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:47:52    106s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:47:52    106s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:47:52    106s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:47:52    106s] [NR-eGR] #Other Blockages    : 0
[04/25 21:47:52    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:47:52    106s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:47:52    106s] [NR-eGR] Read 25737 nets ( ignored 0 )
[04/25 21:47:52    106s] (I)      early_global_route_priority property id does not exist.
[04/25 21:47:52    106s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:47:52    106s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:47:52    106s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:47:52    106s] (I)      Number of ignored nets                =      0
[04/25 21:47:52    106s] (I)      Number of connected nets              =      0
[04/25 21:47:52    106s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:47:52    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:47:52    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:47:52    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:47:52    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:47:52    106s] (I)      Ndr track 0 does not exist
[04/25 21:47:52    106s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:47:52    106s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:47:52    106s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:47:52    106s] (I)      Site width          :   400  (dbu)
[04/25 21:47:52    106s] (I)      Row height          :  3420  (dbu)
[04/25 21:47:52    106s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:47:52    106s] (I)      GCell width         : 20520  (dbu)
[04/25 21:47:52    106s] (I)      GCell height        : 20520  (dbu)
[04/25 21:47:52    106s] (I)      Grid                :    33    33    11
[04/25 21:47:52    106s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:47:52    106s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[04/25 21:47:52    106s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[04/25 21:47:52    106s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:47:52    106s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:47:52    106s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:47:52    106s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:47:52    106s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:47:52    106s] (I)      Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30 54.00 51.30 54.00 20.52 21.60
[04/25 21:47:52    106s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:47:52    106s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:47:52    106s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:47:52    106s] (I)      --------------------------------------------------------
[04/25 21:47:52    106s] 
[04/25 21:47:52    106s] [NR-eGR] ============ Routing rule table ============
[04/25 21:47:52    106s] [NR-eGR] Rule id: 0  Nets: 25737
[04/25 21:47:52    106s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:47:52    106s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:47:52    106s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:47:52    106s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:47:52    106s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:47:52    106s] [NR-eGR] ========================================
[04/25 21:47:52    106s] [NR-eGR] 
[04/25 21:47:52    106s] (I)      =============== Blocked Tracks ===============
[04/25 21:47:52    106s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:52    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:47:52    106s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:52    106s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:47:52    106s] (I)      |     2 |   54945 |    12640 |        23.00% |
[04/25 21:47:52    106s] (I)      |     3 |   57552 |    11712 |        20.35% |
[04/25 21:47:52    106s] (I)      |     4 |   54945 |    12640 |        23.00% |
[04/25 21:47:52    106s] (I)      |     5 |   57552 |    11712 |        20.35% |
[04/25 21:47:52    106s] (I)      |     6 |   54945 |    12640 |        23.00% |
[04/25 21:47:52    106s] (I)      |     7 |   57552 |    11712 |        20.35% |
[04/25 21:47:52    106s] (I)      |     8 |   54945 |    12640 |        23.00% |
[04/25 21:47:52    106s] (I)      |     9 |   57552 |    12444 |        21.62% |
[04/25 21:47:52    106s] (I)      |    10 |   21945 |     6336 |        28.87% |
[04/25 21:47:52    106s] (I)      |    11 |   22968 |      320 |         1.39% |
[04/25 21:47:52    106s] (I)      +-------+---------+----------+---------------+
[04/25 21:47:52    106s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2106.31 MB )
[04/25 21:47:52    106s] (I)      Reset routing kernel
[04/25 21:47:52    106s] (I)      numLocalWires=72509  numGlobalNetBranches=18779  numLocalNetBranches=17665
[04/25 21:47:52    106s] (I)      totalPins=82550  totalGlobalPin=30946 (37.49%)
[04/25 21:47:52    106s] (I)      total 2D Cap : 471074 = (243669 H, 227405 V)
[04/25 21:47:52    106s] (I)      
[04/25 21:47:52    106s] (I)      ============  Phase 1a Route ============
[04/25 21:47:52    106s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 21:47:52    106s] (I)      Usage: 38036 = (17884 H, 20152 V) = (7.34% H, 8.86% V) = (1.835e+05um H, 2.068e+05um V)
[04/25 21:47:52    106s] (I)      
[04/25 21:47:52    106s] (I)      ============  Phase 1b Route ============
[04/25 21:47:52    106s] (I)      Usage: 38036 = (17884 H, 20152 V) = (7.34% H, 8.86% V) = (1.835e+05um H, 2.068e+05um V)
[04/25 21:47:52    106s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 21:47:52    106s] 
[04/25 21:47:52    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:47:52    106s] Finished Early Global Route rough congestion estimation: mem = 2106.3M
[04/25 21:47:52    106s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.200, REAL:0.210, MEM:2106.3M, EPOCH TIME: 1745632072.613981
[04/25 21:47:52    106s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/25 21:47:52    106s] OPERPROF: Starting CDPad at level 1, MEM:2106.3M, EPOCH TIME: 1745632072.614506
[04/25 21:47:52    106s] CDPadU 0.861 -> 0.862. R=0.604, N=21574, GS=10.260
[04/25 21:47:52    106s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.074, MEM:2106.3M, EPOCH TIME: 1745632072.688838
[04/25 21:47:52    106s] OPERPROF: Starting npMain at level 1, MEM:2106.3M, EPOCH TIME: 1745632072.690271
[04/25 21:47:52    106s] OPERPROF:   Starting npPlace at level 2, MEM:2106.3M, EPOCH TIME: 1745632072.844919
[04/25 21:47:52    106s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.144, MEM:2108.2M, EPOCH TIME: 1745632072.988798
[04/25 21:47:53    107s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.329, MEM:2108.2M, EPOCH TIME: 1745632073.019015
[04/25 21:47:53    107s] Global placement CDP skipped at cutLevel 9.
[04/25 21:47:53    107s] Iteration  9: Total net bbox = 3.390e+05 (1.64e+05 1.75e+05)
[04/25 21:47:53    107s]               Est.  stn bbox = 4.284e+05 (2.14e+05 2.14e+05)
[04/25 21:47:53    107s]               cpu = 0:00:11.2 real = 0:00:12.0 mem = 2108.2M
[04/25 21:47:53    107s] Iteration 10: Total net bbox = 3.390e+05 (1.64e+05 1.75e+05)
[04/25 21:47:53    107s]               Est.  stn bbox = 4.284e+05 (2.14e+05 2.14e+05)
[04/25 21:47:53    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2108.2M
[04/25 21:47:53    107s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2108.2M, EPOCH TIME: 1745632073.075307
[04/25 21:47:53    107s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:47:53    107s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2108.2M, EPOCH TIME: 1745632073.077125
[04/25 21:47:53    107s] OPERPROF: Starting npMain at level 1, MEM:2108.2M, EPOCH TIME: 1745632073.078644
[04/25 21:47:53    107s] OPERPROF:   Starting npPlace at level 2, MEM:2108.2M, EPOCH TIME: 1745632073.225979
[04/25 21:48:01    115s] OPERPROF:   Finished npPlace at level 2, CPU:8.120, REAL:8.114, MEM:2110.1M, EPOCH TIME: 1745632081.340175
[04/25 21:48:01    115s] OPERPROF: Finished npMain at level 1, CPU:8.280, REAL:8.284, MEM:2110.1M, EPOCH TIME: 1745632081.363014
[04/25 21:48:01    115s] Legalizing MH Cells... 0 / 0 (level 6)
[04/25 21:48:01    115s] No instances found in the vector
[04/25 21:48:01    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2110.1M, DRC: 0)
[04/25 21:48:01    115s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:48:01    115s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2110.1M, EPOCH TIME: 1745632081.366464
[04/25 21:48:01    115s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:48:01    115s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2110.1M, EPOCH TIME: 1745632081.367920
[04/25 21:48:01    115s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2110.1M, EPOCH TIME: 1745632081.368275
[04/25 21:48:01    115s] Starting Early Global Route rough congestion estimation: mem = 2110.1M
[04/25 21:48:01    115s] (I)      ==================== Layers =====================
[04/25 21:48:01    115s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:01    115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:48:01    115s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:01    115s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:48:01    115s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:48:01    115s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:01    115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:48:01    115s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:48:01    115s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:48:01    115s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:48:01    115s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:48:01    115s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:48:01    115s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:48:01    115s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:48:01    115s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:48:01    115s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:48:01    115s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:48:01    115s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:48:01    115s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:48:01    115s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:48:01    115s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:01    115s] (I)      Started Import and model ( Curr Mem: 2110.10 MB )
[04/25 21:48:01    115s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:01    115s] (I)      == Non-default Options ==
[04/25 21:48:01    115s] (I)      Print mode                                         : 2
[04/25 21:48:01    115s] (I)      Stop if highly congested                           : false
[04/25 21:48:01    115s] (I)      Maximum routing layer                              : 11
[04/25 21:48:01    115s] (I)      Assign partition pins                              : false
[04/25 21:48:01    115s] (I)      Support large GCell                                : true
[04/25 21:48:01    115s] (I)      Number of threads                                  : 1
[04/25 21:48:01    115s] (I)      Number of rows per GCell                           : 3
[04/25 21:48:01    115s] (I)      Max num rows per GCell                             : 32
[04/25 21:48:01    115s] (I)      Method to set GCell size                           : row
[04/25 21:48:01    115s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:48:01    115s] (I)      Use row-based GCell size
[04/25 21:48:01    115s] (I)      Use row-based GCell align
[04/25 21:48:01    115s] (I)      layer 0 area = 80000
[04/25 21:48:01    115s] (I)      layer 1 area = 80000
[04/25 21:48:01    115s] (I)      layer 2 area = 80000
[04/25 21:48:01    115s] (I)      layer 3 area = 80000
[04/25 21:48:01    115s] (I)      layer 4 area = 80000
[04/25 21:48:01    115s] (I)      layer 5 area = 80000
[04/25 21:48:01    115s] (I)      layer 6 area = 80000
[04/25 21:48:01    115s] (I)      layer 7 area = 80000
[04/25 21:48:01    115s] (I)      layer 8 area = 80000
[04/25 21:48:01    115s] (I)      layer 9 area = 400000
[04/25 21:48:01    115s] (I)      layer 10 area = 400000
[04/25 21:48:01    115s] (I)      GCell unit size   : 3420
[04/25 21:48:01    115s] (I)      GCell multiplier  : 3
[04/25 21:48:01    115s] (I)      GCell row height  : 3420
[04/25 21:48:01    115s] (I)      Actual row height : 3420
[04/25 21:48:01    115s] (I)      GCell align ref   : 20000 20140
[04/25 21:48:01    115s] [NR-eGR] Track table information for default rule: 
[04/25 21:48:01    115s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:48:01    115s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:48:01    115s] (I)      ==================== Default via =====================
[04/25 21:48:01    115s] (I)      +----+------------------+----------------------------+
[04/25 21:48:01    115s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:48:01    115s] (I)      +----+------------------+----------------------------+
[04/25 21:48:01    115s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:48:01    115s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:48:01    115s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:48:01    115s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:48:01    115s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:48:01    115s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:48:01    115s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:48:01    115s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:48:01    115s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:48:01    115s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:48:01    115s] (I)      +----+------------------+----------------------------+
[04/25 21:48:01    115s] [NR-eGR] Read 201300 PG shapes
[04/25 21:48:01    115s] [NR-eGR] Read 0 clock shapes
[04/25 21:48:01    115s] [NR-eGR] Read 0 other shapes
[04/25 21:48:01    115s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:48:01    115s] [NR-eGR] #Instance Blockages : 0
[04/25 21:48:01    115s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:48:01    115s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:48:01    115s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:48:01    115s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:48:01    115s] [NR-eGR] #Other Blockages    : 0
[04/25 21:48:01    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:48:01    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:48:01    115s] [NR-eGR] Read 25737 nets ( ignored 0 )
[04/25 21:48:01    115s] (I)      early_global_route_priority property id does not exist.
[04/25 21:48:01    115s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:48:01    115s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:48:01    115s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:48:01    115s] (I)      Number of ignored nets                =      0
[04/25 21:48:01    115s] (I)      Number of connected nets              =      0
[04/25 21:48:01    115s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:48:01    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:48:01    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:48:01    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:48:01    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:48:01    115s] (I)      Ndr track 0 does not exist
[04/25 21:48:01    115s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:48:01    115s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:48:01    115s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:48:01    115s] (I)      Site width          :   400  (dbu)
[04/25 21:48:01    115s] (I)      Row height          :  3420  (dbu)
[04/25 21:48:01    115s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:48:01    115s] (I)      GCell width         : 10260  (dbu)
[04/25 21:48:01    115s] (I)      GCell height        : 10260  (dbu)
[04/25 21:48:01    115s] (I)      Grid                :    65    65    11
[04/25 21:48:01    115s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:48:01    115s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[04/25 21:48:01    115s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[04/25 21:48:01    115s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:48:01    115s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:48:01    115s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:48:01    115s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:48:01    115s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:48:01    115s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[04/25 21:48:01    115s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:48:01    115s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:48:01    115s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:48:01    115s] (I)      --------------------------------------------------------
[04/25 21:48:01    115s] 
[04/25 21:48:01    115s] [NR-eGR] ============ Routing rule table ============
[04/25 21:48:01    115s] [NR-eGR] Rule id: 0  Nets: 25737
[04/25 21:48:01    115s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:48:01    115s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:48:01    115s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:48:01    115s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:01    115s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:01    115s] [NR-eGR] ========================================
[04/25 21:48:01    115s] [NR-eGR] 
[04/25 21:48:01    115s] (I)      =============== Blocked Tracks ===============
[04/25 21:48:01    115s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:01    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:48:01    115s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:01    115s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:48:01    115s] (I)      |     2 |  108225 |    24490 |        22.63% |
[04/25 21:48:01    115s] (I)      |     3 |  113360 |    22874 |        20.18% |
[04/25 21:48:01    115s] (I)      |     4 |  108225 |    24490 |        22.63% |
[04/25 21:48:01    115s] (I)      |     5 |  113360 |    22874 |        20.18% |
[04/25 21:48:01    115s] (I)      |     6 |  108225 |    24490 |        22.63% |
[04/25 21:48:01    115s] (I)      |     7 |  113360 |    22874 |        20.18% |
[04/25 21:48:01    115s] (I)      |     8 |  108225 |    24490 |        22.63% |
[04/25 21:48:01    115s] (I)      |     9 |  113360 |    23788 |        20.98% |
[04/25 21:48:01    115s] (I)      |    10 |   43225 |    12276 |        28.40% |
[04/25 21:48:01    115s] (I)      |    11 |   45240 |      625 |         1.38% |
[04/25 21:48:01    115s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:01    115s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2110.10 MB )
[04/25 21:48:01    115s] (I)      Reset routing kernel
[04/25 21:48:01    115s] (I)      numLocalWires=47850  numGlobalNetBranches=12206  numLocalNetBranches=11840
[04/25 21:48:01    115s] (I)      totalPins=82550  totalGlobalPin=47993 (58.14%)
[04/25 21:48:01    115s] (I)      total 2D Cap : 925615 = (478172 H, 447443 V)
[04/25 21:48:01    115s] (I)      
[04/25 21:48:01    115s] (I)      ============  Phase 1a Route ============
[04/25 21:48:01    115s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 21:48:01    115s] (I)      Usage: 78459 = (37055 H, 41404 V) = (7.75% H, 9.25% V) = (1.901e+05um H, 2.124e+05um V)
[04/25 21:48:01    115s] (I)      
[04/25 21:48:01    115s] (I)      ============  Phase 1b Route ============
[04/25 21:48:01    115s] (I)      Usage: 78459 = (37055 H, 41404 V) = (7.75% H, 9.25% V) = (1.901e+05um H, 2.124e+05um V)
[04/25 21:48:01    115s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 21:48:01    115s] 
[04/25 21:48:01    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:48:01    115s] Finished Early Global Route rough congestion estimation: mem = 2110.1M
[04/25 21:48:01    115s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.220, REAL:0.217, MEM:2110.1M, EPOCH TIME: 1745632081.585214
[04/25 21:48:01    115s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/25 21:48:01    115s] OPERPROF: Starting CDPad at level 1, MEM:2110.1M, EPOCH TIME: 1745632081.585787
[04/25 21:48:01    115s] CDPadU 0.862 -> 0.862. R=0.604, N=21574, GS=5.130
[04/25 21:48:01    115s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.074, MEM:2110.1M, EPOCH TIME: 1745632081.659913
[04/25 21:48:01    115s] OPERPROF: Starting npMain at level 1, MEM:2110.1M, EPOCH TIME: 1745632081.661554
[04/25 21:48:01    115s] OPERPROF:   Starting npPlace at level 2, MEM:2110.1M, EPOCH TIME: 1745632081.799512
[04/25 21:48:01    115s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.131, MEM:2113.0M, EPOCH TIME: 1745632081.930573
[04/25 21:48:01    115s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.294, MEM:2113.0M, EPOCH TIME: 1745632081.955620
[04/25 21:48:01    115s] Global placement CDP skipped at cutLevel 11.
[04/25 21:48:01    115s] Iteration 11: Total net bbox = 3.439e+05 (1.66e+05 1.78e+05)
[04/25 21:48:01    115s]               Est.  stn bbox = 4.342e+05 (2.17e+05 2.17e+05)
[04/25 21:48:01    115s]               cpu = 0:00:08.9 real = 0:00:08.0 mem = 2113.0M
[04/25 21:48:02    115s] Iteration 12: Total net bbox = 3.439e+05 (1.66e+05 1.78e+05)
[04/25 21:48:02    115s]               Est.  stn bbox = 4.342e+05 (2.17e+05 2.17e+05)
[04/25 21:48:02    115s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2113.0M
[04/25 21:48:02    115s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2113.0M, EPOCH TIME: 1745632082.008798
[04/25 21:48:02    115s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:48:02    115s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2113.0M, EPOCH TIME: 1745632082.010560
[04/25 21:48:02    115s] Legalizing MH Cells... 0 / 0 (level 9)
[04/25 21:48:02    115s] No instances found in the vector
[04/25 21:48:02    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2113.0M, DRC: 0)
[04/25 21:48:02    115s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:48:02    115s] OPERPROF: Starting npMain at level 1, MEM:2113.0M, EPOCH TIME: 1745632082.011877
[04/25 21:48:02    116s] OPERPROF:   Starting npPlace at level 2, MEM:2113.0M, EPOCH TIME: 1745632082.146280
[04/25 21:48:26    140s] GP RA stats: MHOnly 0 nrInst 21574 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 21:48:30    144s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2155.9M, EPOCH TIME: 1745632110.051047
[04/25 21:48:30    144s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2155.9M, EPOCH TIME: 1745632110.051278
[04/25 21:48:30    144s] OPERPROF:   Finished npPlace at level 2, CPU:27.920, REAL:27.907, MEM:2139.9M, EPOCH TIME: 1745632110.053259
[04/25 21:48:30    144s] OPERPROF: Finished npMain at level 1, CPU:28.080, REAL:28.065, MEM:2123.9M, EPOCH TIME: 1745632110.077130
[04/25 21:48:30    144s] Iteration 13: Total net bbox = 3.591e+05 (1.73e+05 1.86e+05)
[04/25 21:48:30    144s]               Est.  stn bbox = 4.468e+05 (2.23e+05 2.24e+05)
[04/25 21:48:30    144s]               cpu = 0:00:28.1 real = 0:00:28.0 mem = 2123.9M
[04/25 21:48:30    144s] [adp] clock
[04/25 21:48:30    144s] [adp] weight, nr nets, wire length
[04/25 21:48:30    144s] [adp]      0        1  629.916000
[04/25 21:48:30    144s] [adp] data
[04/25 21:48:30    144s] [adp] weight, nr nets, wire length
[04/25 21:48:30    144s] [adp]      0    25736  358432.562500
[04/25 21:48:30    144s] [adp] 0.000000|0.000000|0.000000
[04/25 21:48:30    144s] Iteration 14: Total net bbox = 3.591e+05 (1.73e+05 1.86e+05)
[04/25 21:48:30    144s]               Est.  stn bbox = 4.468e+05 (2.23e+05 2.24e+05)
[04/25 21:48:30    144s] Clear WL Bound Manager after Global Placement... 
[04/25 21:48:30    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2123.9M
[04/25 21:48:30    144s] Finished Global Placement (cpu=0:01:44, real=0:01:46, mem=2123.9M)
[04/25 21:48:30    144s] Keep Tdgp Graph and DB for later use
[04/25 21:48:30    144s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/25 21:48:30    144s] Saved padding area to DB
[04/25 21:48:30    144s] All LLGs are deleted
[04/25 21:48:30    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2123.9M, EPOCH TIME: 1745632110.133855
[04/25 21:48:30    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1745632110.134104
[04/25 21:48:30    144s] Solver runtime cpu: 0:01:34 real: 0:01:34
[04/25 21:48:30    144s] Core Placement runtime cpu: 0:01:43 real: 0:01:45
[04/25 21:48:30    144s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 21:48:30    144s] Type 'man IMPSP-9025' for more detail.
[04/25 21:48:30    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2123.9M, EPOCH TIME: 1745632110.137296
[04/25 21:48:30    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2123.9M, EPOCH TIME: 1745632110.137437
[04/25 21:48:30    144s] Processing tracks to init pin-track alignment.
[04/25 21:48:30    144s] z: 2, totalTracks: 1
[04/25 21:48:30    144s] z: 4, totalTracks: 1
[04/25 21:48:30    144s] z: 6, totalTracks: 1
[04/25 21:48:30    144s] z: 8, totalTracks: 1
[04/25 21:48:30    144s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:30    144s] All LLGs are deleted
[04/25 21:48:30    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2123.9M, EPOCH TIME: 1745632110.146144
[04/25 21:48:30    144s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1745632110.146416
[04/25 21:48:30    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2123.9M, EPOCH TIME: 1745632110.150629
[04/25 21:48:30    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:30    144s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2123.9M, EPOCH TIME: 1745632110.152231
[04/25 21:48:30    144s] Max number of tech site patterns supported in site array is 256.
[04/25 21:48:30    144s] Core basic site is CoreSite
[04/25 21:48:30    144s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2123.9M, EPOCH TIME: 1745632110.175705
[04/25 21:48:30    144s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:48:30    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:48:30    144s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.011, MEM:2123.9M, EPOCH TIME: 1745632110.186465
[04/25 21:48:30    144s] Fast DP-INIT is on for default
[04/25 21:48:30    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:48:30    144s] Atter site array init, number of instance map data is 0.
[04/25 21:48:30    144s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2123.9M, EPOCH TIME: 1745632110.191312
[04/25 21:48:30    144s] 
[04/25 21:48:30    144s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:30    144s] OPERPROF:       Starting CMU at level 4, MEM:2123.9M, EPOCH TIME: 1745632110.193340
[04/25 21:48:30    144s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:2123.9M, EPOCH TIME: 1745632110.199897
[04/25 21:48:30    144s] 
[04/25 21:48:30    144s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:48:30    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.051, MEM:2123.9M, EPOCH TIME: 1745632110.201870
[04/25 21:48:30    144s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2123.9M, EPOCH TIME: 1745632110.201928
[04/25 21:48:30    144s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1745632110.202338
[04/25 21:48:30    144s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2123.9MB).
[04/25 21:48:30    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2123.9M, EPOCH TIME: 1745632110.208901
[04/25 21:48:30    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:2123.9M, EPOCH TIME: 1745632110.208985
[04/25 21:48:30    144s] TDRefine: refinePlace mode is spiral
[04/25 21:48:30    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.1
[04/25 21:48:30    144s] OPERPROF: Starting RefinePlace at level 1, MEM:2123.9M, EPOCH TIME: 1745632110.209091
[04/25 21:48:30    144s] *** Starting place_detail (0:02:24 mem=2123.9M) ***
[04/25 21:48:30    144s] Total net bbox length = 3.591e+05 (1.734e+05 1.856e+05) (ext = 1.621e+04)
[04/25 21:48:30    144s] 
[04/25 21:48:30    144s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:30    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:48:30    144s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:30    144s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:30    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2123.9M, EPOCH TIME: 1745632110.233638
[04/25 21:48:30    144s] Starting refinePlace ...
[04/25 21:48:30    144s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:30    144s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:30    144s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2123.9M, EPOCH TIME: 1745632110.271416
[04/25 21:48:30    144s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:48:30    144s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2123.9M, EPOCH TIME: 1745632110.271578
[04/25 21:48:30    144s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1745632110.271914
[04/25 21:48:30    144s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2123.9M, EPOCH TIME: 1745632110.271967
[04/25 21:48:30    144s] DDP markSite nrRow 182 nrJob 182
[04/25 21:48:30    144s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2123.9M, EPOCH TIME: 1745632110.272640
[04/25 21:48:30    144s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2123.9M, EPOCH TIME: 1745632110.272691
[04/25 21:48:30    144s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:48:30    144s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2123.9M, EPOCH TIME: 1745632110.287450
[04/25 21:48:30    144s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2123.9M, EPOCH TIME: 1745632110.287512
[04/25 21:48:30    144s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2123.9M, EPOCH TIME: 1745632110.290915
[04/25 21:48:30    144s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:48:30    144s]  ** Cut row section real time 0:00:00.0.
[04/25 21:48:30    144s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2123.9M, EPOCH TIME: 1745632110.291053
[04/25 21:48:30    144s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 21:48:30    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2123.9MB) @(0:02:24 - 0:02:25).
[04/25 21:48:30    144s] Move report: preRPlace moves 21574 insts, mean move: 0.10 um, max move: 2.62 um 
[04/25 21:48:30    144s] 	Max move on inst (systolic/mul_98_38_I4_I3_g4049): (215.55, 82.23) --> (216.80, 83.60)
[04/25 21:48:30    144s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[04/25 21:48:30    144s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:48:30    144s] Placement tweakage begins.
[04/25 21:48:30    144s] wire length = 4.353e+05
[04/25 21:48:32    146s] wire length = 4.335e+05
[04/25 21:48:32    146s] Placement tweakage ends.
[04/25 21:48:32    146s] Move report: tweak moves 3964 insts, mean move: 2.64 um, max move: 17.40 um 
[04/25 21:48:32    146s] 	Max move on inst (systolic/g108649): (95.60, 175.94) --> (78.20, 175.94)
[04/25 21:48:32    146s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=2134.0MB) @(0:02:25 - 0:02:26).
[04/25 21:48:32    146s] 
[04/25 21:48:32    146s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:48:32    146s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:48:32    146s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:48:32    146s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:48:32    146s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:48:32    146s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:48:32    146s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=2102.0MB) @(0:02:26 - 0:02:27).
[04/25 21:48:32    146s] Move report: Detail placement moves 21574 insts, mean move: 0.57 um, max move: 17.45 um 
[04/25 21:48:32    146s] 	Max move on inst (systolic/g108649): (95.65, 175.94) --> (78.20, 175.94)
[04/25 21:48:32    146s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2102.0MB
[04/25 21:48:32    146s] Statistics of distance of Instance movement in refine placement:
[04/25 21:48:32    146s]   maximum (X+Y) =        17.45 um
[04/25 21:48:32    146s]   inst (systolic/g108649) with max move: (95.6455, 175.937) -> (78.2, 175.94)
[04/25 21:48:32    146s]   mean    (X+Y) =         0.57 um
[04/25 21:48:32    146s] Summary Report:
[04/25 21:48:32    146s] Instances move: 21574 (out of 21574 movable)
[04/25 21:48:32    146s] Instances flipped: 0
[04/25 21:48:32    146s] Mean displacement: 0.57 um
[04/25 21:48:32    146s] Max displacement: 17.45 um (Instance: systolic/g108649) (95.6455, 175.937) -> (78.2, 175.94)
[04/25 21:48:32    146s] Total instances moved : 21574
[04/25 21:48:32    146s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[04/25 21:48:32    146s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.660, REAL:2.650, MEM:2102.0M, EPOCH TIME: 1745632112.883373
[04/25 21:48:32    146s] Total net bbox length = 3.586e+05 (1.724e+05 1.861e+05) (ext = 1.623e+04)
[04/25 21:48:32    146s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2102.0MB
[04/25 21:48:32    146s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=2102.0MB) @(0:02:24 - 0:02:27).
[04/25 21:48:32    146s] *** Finished place_detail (0:02:27 mem=2102.0M) ***
[04/25 21:48:32    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.1
[04/25 21:48:32    146s] OPERPROF: Finished RefinePlace at level 1, CPU:2.690, REAL:2.682, MEM:2102.0M, EPOCH TIME: 1745632112.890787
[04/25 21:48:32    146s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2102.0M, EPOCH TIME: 1745632112.890845
[04/25 21:48:32    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21574).
[04/25 21:48:32    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] All LLGs are deleted
[04/25 21:48:32    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2102.0M, EPOCH TIME: 1745632112.908662
[04/25 21:48:32    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2102.0M, EPOCH TIME: 1745632112.908907
[04/25 21:48:32    146s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:2052.0M, EPOCH TIME: 1745632112.919083
[04/25 21:48:32    146s] *** Finished Initial Placement (cpu=0:01:47, real=0:01:48, mem=2052.0M) ***
[04/25 21:48:32    146s] Processing tracks to init pin-track alignment.
[04/25 21:48:32    146s] z: 2, totalTracks: 1
[04/25 21:48:32    146s] z: 4, totalTracks: 1
[04/25 21:48:32    146s] z: 6, totalTracks: 1
[04/25 21:48:32    146s] z: 8, totalTracks: 1
[04/25 21:48:32    146s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:32    146s] All LLGs are deleted
[04/25 21:48:32    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2052.0M, EPOCH TIME: 1745632112.928510
[04/25 21:48:32    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1745632112.928791
[04/25 21:48:32    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2052.0M, EPOCH TIME: 1745632112.932187
[04/25 21:48:32    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:32    146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2052.0M, EPOCH TIME: 1745632112.933410
[04/25 21:48:32    146s] Max number of tech site patterns supported in site array is 256.
[04/25 21:48:32    146s] Core basic site is CoreSite
[04/25 21:48:32    146s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2052.0M, EPOCH TIME: 1745632112.957229
[04/25 21:48:32    146s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:48:32    146s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:48:32    146s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:2052.0M, EPOCH TIME: 1745632112.978617
[04/25 21:48:32    146s] Fast DP-INIT is on for default
[04/25 21:48:32    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:48:32    146s] Atter site array init, number of instance map data is 0.
[04/25 21:48:32    146s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.051, MEM:2052.0M, EPOCH TIME: 1745632112.984105
[04/25 21:48:32    146s] 
[04/25 21:48:32    146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:32    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2052.0M, EPOCH TIME: 1745632112.987394
[04/25 21:48:32    146s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2052.0M, EPOCH TIME: 1745632112.993189
[04/25 21:48:32    147s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2052.0M, EPOCH TIME: 1745632112.996142
[04/25 21:48:33    147s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.006, MEM:2068.0M, EPOCH TIME: 1745632113.001747
[04/25 21:48:33    147s] default core: bins with density > 0.750 =  4.16 % ( 15 / 361 )
[04/25 21:48:33    147s] Density distribution unevenness ratio = 7.664%
[04/25 21:48:33    147s] Density distribution unevenness ratio (U70) = 1.005%
[04/25 21:48:33    147s] Density distribution unevenness ratio (U80) = 0.000%
[04/25 21:48:33    147s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 21:48:33    147s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.009, MEM:2068.0M, EPOCH TIME: 1745632113.001861
[04/25 21:48:33    147s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2068.0M, EPOCH TIME: 1745632113.001910
[04/25 21:48:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:33    147s] All LLGs are deleted
[04/25 21:48:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:33    147s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.0M, EPOCH TIME: 1745632113.016965
[04/25 21:48:33    147s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.0M, EPOCH TIME: 1745632113.017165
[04/25 21:48:33    147s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:2068.0M, EPOCH TIME: 1745632113.018369
[04/25 21:48:33    147s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:48:33    147s] UM:*                                                                   final
[04/25 21:48:33    147s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:48:33    147s] UM:*                                                                   global_place
[04/25 21:48:33    147s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/25 21:48:33    147s] User Input Parameters:
[04/25 21:48:33    147s] 
[04/25 21:48:33    147s] *** Start incrementalPlace ***
[04/25 21:48:33    147s] - Congestion Driven    : On
[04/25 21:48:33    147s] - Timing Driven        : On
[04/25 21:48:33    147s] - Area-Violation Based : On
[04/25 21:48:33    147s] - Start Rollback Level : -5
[04/25 21:48:33    147s] - Legalized            : On
[04/25 21:48:33    147s] - Window Based         : Off
[04/25 21:48:33    147s] - eDen incr mode       : Off
[04/25 21:48:33    147s] - Small incr mode      : Off
[04/25 21:48:33    147s] 
[04/25 21:48:33    147s] No Views given, use default active views for adaptive view pruning
[04/25 21:48:33    147s] SKP will enable view:
[04/25 21:48:33    147s]   wc
[04/25 21:48:33    147s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2070.0M, EPOCH TIME: 1745632113.190966
[04/25 21:48:33    147s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2070.0M, EPOCH TIME: 1745632113.201772
[04/25 21:48:33    147s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2070.0M, EPOCH TIME: 1745632113.201866
[04/25 21:48:33    147s] Starting Early Global Route congestion estimation: mem = 2070.0M
[04/25 21:48:33    147s] (I)      ==================== Layers =====================
[04/25 21:48:33    147s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:33    147s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:48:33    147s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:33    147s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:48:33    147s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:48:33    147s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:33    147s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:48:33    147s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:48:33    147s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:48:33    147s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:48:33    147s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:48:33    147s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:48:33    147s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:48:33    147s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:48:33    147s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:48:33    147s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:48:33    147s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:48:33    147s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:48:33    147s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:48:33    147s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:48:33    147s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:33    147s] (I)      Started Import and model ( Curr Mem: 2069.97 MB )
[04/25 21:48:33    147s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:33    147s] (I)      == Non-default Options ==
[04/25 21:48:33    147s] (I)      Maximum routing layer                              : 11
[04/25 21:48:33    147s] (I)      Number of threads                                  : 1
[04/25 21:48:33    147s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:48:33    147s] (I)      Method to set GCell size                           : row
[04/25 21:48:33    147s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:48:33    147s] (I)      Use row-based GCell size
[04/25 21:48:33    147s] (I)      Use row-based GCell align
[04/25 21:48:33    147s] (I)      layer 0 area = 80000
[04/25 21:48:33    147s] (I)      layer 1 area = 80000
[04/25 21:48:33    147s] (I)      layer 2 area = 80000
[04/25 21:48:33    147s] (I)      layer 3 area = 80000
[04/25 21:48:33    147s] (I)      layer 4 area = 80000
[04/25 21:48:33    147s] (I)      layer 5 area = 80000
[04/25 21:48:33    147s] (I)      layer 6 area = 80000
[04/25 21:48:33    147s] (I)      layer 7 area = 80000
[04/25 21:48:33    147s] (I)      layer 8 area = 80000
[04/25 21:48:33    147s] (I)      layer 9 area = 400000
[04/25 21:48:33    147s] (I)      layer 10 area = 400000
[04/25 21:48:33    147s] (I)      GCell unit size   : 3420
[04/25 21:48:33    147s] (I)      GCell multiplier  : 1
[04/25 21:48:33    147s] (I)      GCell row height  : 3420
[04/25 21:48:33    147s] (I)      Actual row height : 3420
[04/25 21:48:33    147s] (I)      GCell align ref   : 20000 20140
[04/25 21:48:33    147s] [NR-eGR] Track table information for default rule: 
[04/25 21:48:33    147s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:48:33    147s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:48:33    147s] (I)      ==================== Default via =====================
[04/25 21:48:33    147s] (I)      +----+------------------+----------------------------+
[04/25 21:48:33    147s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:48:33    147s] (I)      +----+------------------+----------------------------+
[04/25 21:48:33    147s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:48:33    147s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:48:33    147s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:48:33    147s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:48:33    147s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:48:33    147s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:48:33    147s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:48:33    147s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:48:33    147s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:48:33    147s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:48:33    147s] (I)      +----+------------------+----------------------------+
[04/25 21:48:33    147s] [NR-eGR] Read 201300 PG shapes
[04/25 21:48:33    147s] [NR-eGR] Read 0 clock shapes
[04/25 21:48:33    147s] [NR-eGR] Read 0 other shapes
[04/25 21:48:33    147s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:48:33    147s] [NR-eGR] #Instance Blockages : 0
[04/25 21:48:33    147s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:48:33    147s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:48:33    147s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:48:33    147s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:48:33    147s] [NR-eGR] #Other Blockages    : 0
[04/25 21:48:33    147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:48:33    147s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:48:33    147s] [NR-eGR] Read 25737 nets ( ignored 0 )
[04/25 21:48:33    147s] (I)      early_global_route_priority property id does not exist.
[04/25 21:48:33    147s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:48:33    147s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:48:33    147s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:48:33    147s] (I)      Number of ignored nets                =      0
[04/25 21:48:33    147s] (I)      Number of connected nets              =      0
[04/25 21:48:33    147s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:48:33    147s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:48:33    147s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:48:33    147s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:48:33    147s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:48:33    147s] (I)      Ndr track 0 does not exist
[04/25 21:48:33    147s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:48:33    147s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:48:33    147s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:48:33    147s] (I)      Site width          :   400  (dbu)
[04/25 21:48:33    147s] (I)      Row height          :  3420  (dbu)
[04/25 21:48:33    147s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:48:33    147s] (I)      GCell width         :  3420  (dbu)
[04/25 21:48:33    147s] (I)      GCell height        :  3420  (dbu)
[04/25 21:48:33    147s] (I)      Grid                :   194   193    11
[04/25 21:48:33    147s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:48:33    147s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:48:33    147s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:48:33    147s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:48:33    147s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:48:33    147s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:48:33    147s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:48:33    147s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:48:33    147s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:48:33    147s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:48:33    147s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:48:33    147s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:48:33    147s] (I)      --------------------------------------------------------
[04/25 21:48:33    147s] 
[04/25 21:48:33    147s] [NR-eGR] ============ Routing rule table ============
[04/25 21:48:33    147s] [NR-eGR] Rule id: 0  Nets: 25737
[04/25 21:48:33    147s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:48:33    147s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:48:33    147s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:48:33    147s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:33    147s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:33    147s] [NR-eGR] ========================================
[04/25 21:48:33    147s] [NR-eGR] 
[04/25 21:48:33    147s] (I)      =============== Blocked Tracks ===============
[04/25 21:48:33    147s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:33    147s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:48:33    147s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:33    147s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:48:33    147s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:48:33    147s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:48:33    147s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:48:33    147s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:48:33    147s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:48:33    147s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:48:33    147s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:48:33    147s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:48:33    147s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:48:33    147s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:48:33    147s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:33    147s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2089.13 MB )
[04/25 21:48:33    147s] (I)      Reset routing kernel
[04/25 21:48:33    147s] (I)      Started Global Routing ( Curr Mem: 2089.13 MB )
[04/25 21:48:33    147s] (I)      totalPins=82550  totalGlobalPin=81100 (98.24%)
[04/25 21:48:33    147s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1a Route ============
[04/25 21:48:33    147s] [NR-eGR] Layer group 1: route 25737 net(s) in layer range [2, 11]
[04/25 21:48:33    147s] (I)      Usage: 245791 = (117679 H, 128112 V) = (8.30% H, 9.98% V) = (2.012e+05um H, 2.191e+05um V)
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1b Route ============
[04/25 21:48:33    147s] (I)      Usage: 245791 = (117679 H, 128112 V) = (8.30% H, 9.98% V) = (2.012e+05um H, 2.191e+05um V)
[04/25 21:48:33    147s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.203026e+05um
[04/25 21:48:33    147s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:48:33    147s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1c Route ============
[04/25 21:48:33    147s] (I)      Usage: 245791 = (117679 H, 128112 V) = (8.30% H, 9.98% V) = (2.012e+05um H, 2.191e+05um V)
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1d Route ============
[04/25 21:48:33    147s] (I)      Usage: 245791 = (117679 H, 128112 V) = (8.30% H, 9.98% V) = (2.012e+05um H, 2.191e+05um V)
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1e Route ============
[04/25 21:48:33    147s] (I)      Usage: 245791 = (117679 H, 128112 V) = (8.30% H, 9.98% V) = (2.012e+05um H, 2.191e+05um V)
[04/25 21:48:33    147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.203026e+05um
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] (I)      ============  Phase 1l Route ============
[04/25 21:48:33    147s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:48:33    147s] (I)      Layer  2:     300164     99846         4           0      318470    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  3:     323100     97559         1           0      335241    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  4:     300164     52619         0           0      318470    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  5:     323100     20605         0           0      335241    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  6:     300164      5960         0           0      318470    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  7:     323100      2131         0           0      335241    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  8:     300164        99         0           0      318470    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:48:33    147s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:48:33    147s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:48:33    147s] (I)      Total:       2716055    278819         5        6329     2869998    ( 0.22%) 
[04/25 21:48:33    147s] (I)      
[04/25 21:48:33    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:48:33    147s] [NR-eGR]                        OverCon            
[04/25 21:48:33    147s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:48:33    147s] [NR-eGR]        Layer               (1)    OverCon
[04/25 21:48:33    147s] [NR-eGR] ----------------------------------------------
[04/25 21:48:33    147s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal2 ( 2)         4( 0.01%)   ( 0.01%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR] ----------------------------------------------
[04/25 21:48:33    147s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[04/25 21:48:33    147s] [NR-eGR] 
[04/25 21:48:33    147s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2089.13 MB )
[04/25 21:48:33    147s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:48:33    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:48:33    147s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2089.1M
[04/25 21:48:33    147s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.550, REAL:0.556, MEM:2089.1M, EPOCH TIME: 1745632113.757613
[04/25 21:48:33    147s] OPERPROF: Starting HotSpotCal at level 1, MEM:2089.1M, EPOCH TIME: 1745632113.757674
[04/25 21:48:33    147s] [hotspot] +------------+---------------+---------------+
[04/25 21:48:33    147s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:48:33    147s] [hotspot] +------------+---------------+---------------+
[04/25 21:48:33    147s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:48:33    147s] [hotspot] +------------+---------------+---------------+
[04/25 21:48:33    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:48:33    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:48:33    147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2089.1M, EPOCH TIME: 1745632113.760868
[04/25 21:48:33    147s] Skipped repairing congestion.
[04/25 21:48:33    147s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2089.1M, EPOCH TIME: 1745632113.760961
[04/25 21:48:33    147s] Starting Early Global Route wiring: mem = 2089.1M
[04/25 21:48:33    147s] (I)      ============= Track Assignment ============
[04/25 21:48:33    147s] (I)      Started Track Assignment (1T) ( Curr Mem: 2089.13 MB )
[04/25 21:48:33    147s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:48:33    147s] (I)      Run Multi-thread track assignment
[04/25 21:48:34    148s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2095.13 MB )
[04/25 21:48:34    148s] (I)      Started Export ( Curr Mem: 2095.13 MB )
[04/25 21:48:34    148s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:48:34    148s] [NR-eGR] -------------------------------------
[04/25 21:48:34    148s] [NR-eGR]  Metal1   (1H)             0   81991 
[04/25 21:48:34    148s] [NR-eGR]  Metal2   (2V)        134104  124521 
[04/25 21:48:34    148s] [NR-eGR]  Metal3   (3H)        171046    8879 
[04/25 21:48:34    148s] [NR-eGR]  Metal4   (4V)         89139    2498 
[04/25 21:48:34    148s] [NR-eGR]  Metal5   (5H)         35154     516 
[04/25 21:48:34    148s] [NR-eGR]  Metal6   (6V)         10138     154 
[04/25 21:48:34    148s] [NR-eGR]  Metal7   (7H)          3652      12 
[04/25 21:48:34    148s] [NR-eGR]  Metal8   (8V)           171       0 
[04/25 21:48:34    148s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:48:34    148s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:48:34    148s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:48:34    148s] [NR-eGR] -------------------------------------
[04/25 21:48:34    148s] [NR-eGR]           Total       443405  218571 
[04/25 21:48:34    148s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:34    148s] [NR-eGR] Total half perimeter of net bounding box: 358557um
[04/25 21:48:34    148s] [NR-eGR] Total length: 443405um, number of vias: 218571
[04/25 21:48:34    148s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:34    148s] [NR-eGR] Total eGR-routed clock nets wire length: 10196um, number of vias: 7956
[04/25 21:48:34    148s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:34    148s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2100.13 MB )
[04/25 21:48:34    148s] Early Global Route wiring runtime: 0.53 seconds, mem = 2100.1M
[04/25 21:48:34    148s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.530, REAL:0.533, MEM:2100.1M, EPOCH TIME: 1745632114.293834
[04/25 21:48:34    148s] 0 delay mode for cte disabled.
[04/25 21:48:34    148s] SKP cleared!
[04/25 21:48:34    148s] 
[04/25 21:48:34    148s] *** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
[04/25 21:48:34    148s] ***** Total cpu  0:1:51
[04/25 21:48:34    148s] ***** Total real time  0:1:52
[04/25 21:48:34    148s] Tdgp not successfully inited but do clear! skip clearing
[04/25 21:48:34    148s] **place_design ... cpu = 0: 1:51, real = 0: 1:52, mem = 2026.1M **
[04/25 21:48:35    149s] AAE DB initialization (MEM=2050.03 CPU=0:00:00.0 REAL=0:00:01.0) 
[04/25 21:48:35    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 21:48:35    149s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:48:35    149s] UM:*                                                                   final
[04/25 21:48:35    149s] UM: Running design category ...
[04/25 21:48:35    149s] All LLGs are deleted
[04/25 21:48:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2050.0M, EPOCH TIME: 1745632115.125833
[04/25 21:48:35    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2050.0M, EPOCH TIME: 1745632115.126111
[04/25 21:48:35    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2050.0M, EPOCH TIME: 1745632115.126589
[04/25 21:48:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2050.0M, EPOCH TIME: 1745632115.128171
[04/25 21:48:35    149s] Max number of tech site patterns supported in site array is 256.
[04/25 21:48:35    149s] Core basic site is CoreSite
[04/25 21:48:35    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2050.0M, EPOCH TIME: 1745632115.151455
[04/25 21:48:35    149s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 21:48:35    149s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 21:48:35    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.022, MEM:2050.0M, EPOCH TIME: 1745632115.173544
[04/25 21:48:35    149s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:48:35    149s] SiteArray: use 1,634,304 bytes
[04/25 21:48:35    149s] SiteArray: current memory after site array memory allocation 2050.0M
[04/25 21:48:35    149s] SiteArray: FP blocked sites are writable
[04/25 21:48:35    149s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2050.0M, EPOCH TIME: 1745632115.180271
[04/25 21:48:35    149s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.170, MEM:2050.0M, EPOCH TIME: 1745632115.350411
[04/25 21:48:35    149s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:48:35    149s] Atter site array init, number of instance map data is 0.
[04/25 21:48:35    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.220, REAL:0.225, MEM:2050.0M, EPOCH TIME: 1745632115.353377
[04/25 21:48:35    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.228, MEM:2050.0M, EPOCH TIME: 1745632115.354904
[04/25 21:48:35    149s] All LLGs are deleted
[04/25 21:48:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2050.0M, EPOCH TIME: 1745632115.369392
[04/25 21:48:35    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2050.0M, EPOCH TIME: 1745632115.369560
[04/25 21:48:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] 	Current design flip-flop statistics
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] Single-Bit FF Count          :         2806
[04/25 21:48:36    150s] Multi-Bit FF Count           :            0
[04/25 21:48:36    150s] Total Bit Count              :         2806
[04/25 21:48:36    150s] Total FF Count               :         2806
[04/25 21:48:36    150s] Bits Per Flop                :        1.000
[04/25 21:48:36    150s] Total Clock Pin Cap(FF)      :      583.293
[04/25 21:48:36    150s] Multibit Conversion Ratio(%) :         0.00
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s]             Multi-bit cell usage statistics
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] ============================================================
[04/25 21:48:36    150s] Sequential Multibit cells usage statistics
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] -FlipFlops             2806                    0        0.00                    1.00
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] Seq_Mbit libcell              Bitwidth        Count
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] Total 0
[04/25 21:48:36    150s] ============================================================
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] Category            Num of Insts Rejected     Reasons
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s] ------------------------------------------------------------
[04/25 21:48:36    150s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:48:36    150s] UM:         150.11            174                                      place_design
[04/25 21:48:36    150s] VSMManager cleared!
[04/25 21:48:36    150s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:52.8/0:01:53.8 (1.0), totSession cpu/real = 0:02:30.1/0:02:51.9 (0.9), mem = 2050.0M
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] =============================================================================================
[04/25 21:48:36    150s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[04/25 21:48:36    150s] =============================================================================================
[04/25 21:48:36    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:48:36    150s] ---------------------------------------------------------------------------------------------
[04/25 21:48:36    150s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 21:48:36    150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:48:36    150s] [ TimingUpdate           ]      3   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:48:36    150s] [ MISC                   ]          0:01:53.0  (  99.4 % )     0:01:53.0 /  0:01:52.1    1.0
[04/25 21:48:36    150s] ---------------------------------------------------------------------------------------------
[04/25 21:48:36    150s]  GlobalPlace #1 TOTAL               0:01:53.8  ( 100.0 % )     0:01:53.8 /  0:01:52.8    1.0
[04/25 21:48:36    150s] ---------------------------------------------------------------------------------------------
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] Enable CTE adjustment.
[04/25 21:48:36    150s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1441.9M, totSessionCpu=0:02:30 **
[04/25 21:48:36    150s] GigaOpt running with 1 threads.
[04/25 21:48:36    150s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:30.2/0:02:52.0 (0.9), mem = 2050.0M
[04/25 21:48:36    150s] **INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
[04/25 21:48:36    150s] **INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
[04/25 21:48:36    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.0M, EPOCH TIME: 1745632116.199744
[04/25 21:48:36    150s] Processing tracks to init pin-track alignment.
[04/25 21:48:36    150s] z: 2, totalTracks: 1
[04/25 21:48:36    150s] z: 4, totalTracks: 1
[04/25 21:48:36    150s] z: 6, totalTracks: 1
[04/25 21:48:36    150s] z: 8, totalTracks: 1
[04/25 21:48:36    150s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:36    150s] All LLGs are deleted
[04/25 21:48:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2050.0M, EPOCH TIME: 1745632116.208691
[04/25 21:48:36    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2050.0M, EPOCH TIME: 1745632116.208986
[04/25 21:48:36    150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.0M, EPOCH TIME: 1745632116.213457
[04/25 21:48:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2050.0M, EPOCH TIME: 1745632116.215068
[04/25 21:48:36    150s] Max number of tech site patterns supported in site array is 256.
[04/25 21:48:36    150s] Core basic site is CoreSite
[04/25 21:48:36    150s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2050.0M, EPOCH TIME: 1745632116.238622
[04/25 21:48:36    150s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 21:48:36    150s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 21:48:36    150s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:2050.0M, EPOCH TIME: 1745632116.259409
[04/25 21:48:36    150s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:48:36    150s] SiteArray: use 1,634,304 bytes
[04/25 21:48:36    150s] SiteArray: current memory after site array memory allocation 2050.0M
[04/25 21:48:36    150s] SiteArray: FP blocked sites are writable
[04/25 21:48:36    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:48:36    150s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2050.0M, EPOCH TIME: 1745632116.265530
[04/25 21:48:36    150s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.170, MEM:2050.0M, EPOCH TIME: 1745632116.435579
[04/25 21:48:36    150s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:48:36    150s] Atter site array init, number of instance map data is 0.
[04/25 21:48:36    150s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.224, MEM:2050.0M, EPOCH TIME: 1745632116.439089
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:36    150s] OPERPROF:     Starting CMU at level 3, MEM:2050.0M, EPOCH TIME: 1745632116.441448
[04/25 21:48:36    150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2050.0M, EPOCH TIME: 1745632116.442907
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:48:36    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.231, MEM:2050.0M, EPOCH TIME: 1745632116.444762
[04/25 21:48:36    150s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2050.0M, EPOCH TIME: 1745632116.444815
[04/25 21:48:36    150s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2050.0M, EPOCH TIME: 1745632116.445311
[04/25 21:48:36    150s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2050.0MB).
[04/25 21:48:36    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.255, MEM:2050.0M, EPOCH TIME: 1745632116.454972
[04/25 21:48:36    150s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2050.0M, EPOCH TIME: 1745632116.455119
[04/25 21:48:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:36    150s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2050.0M, EPOCH TIME: 1745632116.514141
[04/25 21:48:36    150s] 
[04/25 21:48:36    150s] Trim Metal Layers:
[04/25 21:48:36    150s] LayerId::1 widthSet size::4
[04/25 21:48:36    150s] LayerId::2 widthSet size::4
[04/25 21:48:36    150s] LayerId::3 widthSet size::4
[04/25 21:48:36    150s] LayerId::4 widthSet size::4
[04/25 21:48:36    150s] LayerId::5 widthSet size::4
[04/25 21:48:36    150s] LayerId::6 widthSet size::4
[04/25 21:48:36    150s] LayerId::7 widthSet size::5
[04/25 21:48:36    150s] LayerId::8 widthSet size::5
[04/25 21:48:36    150s] LayerId::9 widthSet size::5
[04/25 21:48:36    150s] LayerId::10 widthSet size::4
[04/25 21:48:36    150s] LayerId::11 widthSet size::3
[04/25 21:48:36    150s] eee: pegSigSF::1.070000
[04/25 21:48:36    150s] Updating RC grid for preRoute extraction ...
[04/25 21:48:36    150s] Initializing multi-corner capacitance tables ... 
[04/25 21:48:36    150s] Initializing multi-corner resistance tables ...
[04/25 21:48:36    150s] Creating RPSQ from WeeR and WRes ...
[04/25 21:48:37    150s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:48:37    150s] eee: l::2 avDens::0.236543 usedTrk::7887.518626 availTrk::33345.000000 sigTrk::7887.518626
[04/25 21:48:37    150s] eee: l::3 avDens::0.285414 usedTrk::10120.764577 availTrk::35460.000000 sigTrk::10120.764577
[04/25 21:48:37    150s] eee: l::4 avDens::0.157858 usedTrk::5290.767478 availTrk::33516.000000 sigTrk::5290.767478
[04/25 21:48:37    150s] eee: l::5 avDens::0.071536 usedTrk::2060.247899 availTrk::28800.000000 sigTrk::2060.247899
[04/25 21:48:37    150s] eee: l::6 avDens::0.042540 usedTrk::592.861697 availTrk::13936.500000 sigTrk::592.861697
[04/25 21:48:37    150s] eee: l::7 avDens::0.052734 usedTrk::213.570760 availTrk::4050.000000 sigTrk::213.570760
[04/25 21:48:37    150s] eee: l::8 avDens::0.009725 usedTrk::9.977778 availTrk::1026.000000 sigTrk::9.977778
[04/25 21:48:37    150s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:48:37    150s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:48:37    150s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:48:37    150s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:48:37    150s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256383 uaWl=1.000000 uaWlH=0.311801 aWlH=0.000000 lMod=0 pMax=0.829500 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:48:37    151s] 
[04/25 21:48:37    151s] Creating Lib Analyzer ...
[04/25 21:48:37    151s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 21:48:37    151s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 21:48:37    151s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:48:37    151s] 
[04/25 21:48:37    151s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:48:37    151s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:32 mem=2061.1M
[04/25 21:48:37    151s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:32 mem=2061.1M
[04/25 21:48:37    151s] Creating Lib Analyzer, finished. 
[04/25 21:48:37    151s] AAE DB initialization (MEM=2061.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 21:48:37    151s] #optDebug: fT-S <1 2 3 1 0>
[04/25 21:48:38    151s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/25 21:48:38    151s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/25 21:48:38    151s] Info: IPO magic value 0x8097BEEF.
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNQX1'
[04/25 21:48:38    151s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX2'
[04/25 21:48:38    152s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX1'
[04/25 21:48:38    152s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX2'
[04/25 21:48:38    152s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX1'
[04/25 21:48:38    152s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/25 21:48:38    152s] Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
[04/25 21:48:38    152s]       Genus workers will not check out additional licenses.
[04/25 21:48:48    152s] **opt_design ... cpu = 0:00:02, real = 0:00:12, mem = 1462.8M, totSessionCpu=0:02:32 **
[04/25 21:48:48    152s] *** opt_design -pre_cts ***
[04/25 21:48:48    152s] DRC Margin: user margin 0.0; extra margin 0.2
[04/25 21:48:48    152s] Setup Target Slack: user slack 0; extra slack 0.0
[04/25 21:48:48    152s] Hold Target Slack: user slack 0
[04/25 21:48:48    152s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/25 21:48:48    152s] Type 'man IMPOPT-3195' for more detail.
[04/25 21:48:48    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.5M, EPOCH TIME: 1745632128.227701
[04/25 21:48:48    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:48    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2071.5M, EPOCH TIME: 1745632128.258959
[04/25 21:48:48    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] Multi-VT timing optimization disabled based on library information.
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:48:48    152s] Deleting Lib Analyzer.
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Deleting Cell Server End ...
[04/25 21:48:48    152s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:48:48    152s] Summary for sequential cells identification: 
[04/25 21:48:48    152s]   Identified SBFF number: 104
[04/25 21:48:48    152s]   Identified MBFF number: 0
[04/25 21:48:48    152s]   Identified SB Latch number: 0
[04/25 21:48:48    152s]   Identified MB Latch number: 0
[04/25 21:48:48    152s]   Not identified SBFF number: 16
[04/25 21:48:48    152s]   Not identified MBFF number: 0
[04/25 21:48:48    152s]   Not identified SB Latch number: 0
[04/25 21:48:48    152s]   Not identified MB Latch number: 0
[04/25 21:48:48    152s]   Number of sequential cells which are not FFs: 32
[04/25 21:48:48    152s]  Visiting view : wc
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:48:48    152s]  Visiting view : bc
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:48:48    152s] TLC MultiMap info (StdDelay):
[04/25 21:48:48    152s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:48:48    152s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:48:48    152s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:48:48    152s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:48:48    152s]  Setting StdDelay to: 36.8ps
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Deleting Cell Server End ...
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] Creating Lib Analyzer ...
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:48:48    152s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:48:48    152s] Summary for sequential cells identification: 
[04/25 21:48:48    152s]   Identified SBFF number: 104
[04/25 21:48:48    152s]   Identified MBFF number: 0
[04/25 21:48:48    152s]   Identified SB Latch number: 0
[04/25 21:48:48    152s]   Identified MB Latch number: 0
[04/25 21:48:48    152s]   Not identified SBFF number: 16
[04/25 21:48:48    152s]   Not identified MBFF number: 0
[04/25 21:48:48    152s]   Not identified SB Latch number: 0
[04/25 21:48:48    152s]   Not identified MB Latch number: 0
[04/25 21:48:48    152s]   Number of sequential cells which are not FFs: 32
[04/25 21:48:48    152s]  Visiting view : wc
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:48:48    152s]  Visiting view : bc
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/25 21:48:48    152s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:48:48    152s] TLC MultiMap info (StdDelay):
[04/25 21:48:48    152s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:48:48    152s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/25 21:48:48    152s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:48:48    152s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/25 21:48:48    152s]  Setting StdDelay to: 38.8ps
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:48:48    152s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:48:48    152s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:48:48    152s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:48:48    152s] 
[04/25 21:48:48    152s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:48:48    152s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=2073.5M
[04/25 21:48:48    152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=2073.5M
[04/25 21:48:48    152s] Creating Lib Analyzer, finished. 
[04/25 21:48:48    152s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2073.5M, EPOCH TIME: 1745632128.996760
[04/25 21:48:48    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] All LLGs are deleted
[04/25 21:48:48    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:48    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.5M, EPOCH TIME: 1745632128.996863
[04/25 21:48:48    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.5M, EPOCH TIME: 1745632128.996956
[04/25 21:48:48    152s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2073.5M, EPOCH TIME: 1745632128.997920
[04/25 21:48:49    152s] {MMLU 0 0 25737}
[04/25 21:48:49    152s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=2073.5M
[04/25 21:48:49    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=2073.5M
[04/25 21:48:49    152s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2073.53 MB )
[04/25 21:48:49    152s] (I)      ==================== Layers =====================
[04/25 21:48:49    152s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:49    152s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:48:49    152s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:49    152s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:48:49    152s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:48:49    152s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:49    152s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:48:49    152s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:48:49    152s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:48:49    152s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:48:49    152s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:48:49    152s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:48:49    152s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:48:49    152s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:48:49    152s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:48:49    152s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:48:49    152s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:48:49    152s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:48:49    152s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:48:49    152s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:48:49    152s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:48:49    152s] (I)      Started Import and model ( Curr Mem: 2073.53 MB )
[04/25 21:48:49    152s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:48:49    153s] (I)      Number of ignored instance 0
[04/25 21:48:49    153s] (I)      Number of inbound cells 0
[04/25 21:48:49    153s] (I)      Number of opened ILM blockages 0
[04/25 21:48:49    153s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/25 21:48:49    153s] (I)      numMoveCells=21574, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/25 21:48:49    153s] (I)      cell height: 3420, count: 21574
[04/25 21:48:49    153s] (I)      Number of nets = 25737 ( 0 ignored )
[04/25 21:48:49    153s] (I)      Read rows... (mem=2087.7M)
[04/25 21:48:49    153s] (I)      Done Read rows (cpu=0.000s, mem=2087.7M)
[04/25 21:48:49    153s] (I)      Identified Clock instances: Flop 2806, Clock buffer/inverter 0, Gate 0, Logic 0
[04/25 21:48:49    153s] (I)      Read module constraints... (mem=2087.7M)
[04/25 21:48:49    153s] (I)      Done Read module constraints (cpu=0.000s, mem=2087.7M)
[04/25 21:48:49    153s] (I)      == Non-default Options ==
[04/25 21:48:49    153s] (I)      Maximum routing layer                              : 11
[04/25 21:48:49    153s] (I)      Buffering-aware routing                            : true
[04/25 21:48:49    153s] (I)      Spread congestion away from blockages              : true
[04/25 21:48:49    153s] (I)      Number of threads                                  : 1
[04/25 21:48:49    153s] (I)      Overflow penalty cost                              : 10
[04/25 21:48:49    153s] (I)      Punch through distance                             : 1087.930000
[04/25 21:48:49    153s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 21:48:49    153s] (I)      Method to set GCell size                           : row
[04/25 21:48:49    153s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:48:49    153s] (I)      Use row-based GCell size
[04/25 21:48:49    153s] (I)      Use row-based GCell align
[04/25 21:48:49    153s] (I)      layer 0 area = 80000
[04/25 21:48:49    153s] (I)      layer 1 area = 80000
[04/25 21:48:49    153s] (I)      layer 2 area = 80000
[04/25 21:48:49    153s] (I)      layer 3 area = 80000
[04/25 21:48:49    153s] (I)      layer 4 area = 80000
[04/25 21:48:49    153s] (I)      layer 5 area = 80000
[04/25 21:48:49    153s] (I)      layer 6 area = 80000
[04/25 21:48:49    153s] (I)      layer 7 area = 80000
[04/25 21:48:49    153s] (I)      layer 8 area = 80000
[04/25 21:48:49    153s] (I)      layer 9 area = 400000
[04/25 21:48:49    153s] (I)      layer 10 area = 400000
[04/25 21:48:49    153s] (I)      GCell unit size   : 3420
[04/25 21:48:49    153s] (I)      GCell multiplier  : 1
[04/25 21:48:49    153s] (I)      GCell row height  : 3420
[04/25 21:48:49    153s] (I)      Actual row height : 3420
[04/25 21:48:49    153s] (I)      GCell align ref   : 20000 20140
[04/25 21:48:49    153s] [NR-eGR] Track table information for default rule: 
[04/25 21:48:49    153s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:48:49    153s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:48:49    153s] (I)      ==================== Default via =====================
[04/25 21:48:49    153s] (I)      +----+------------------+----------------------------+
[04/25 21:48:49    153s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:48:49    153s] (I)      +----+------------------+----------------------------+
[04/25 21:48:49    153s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:48:49    153s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:48:49    153s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:48:49    153s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:48:49    153s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:48:49    153s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:48:49    153s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:48:49    153s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:48:49    153s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:48:49    153s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:48:49    153s] (I)      +----+------------------+----------------------------+
[04/25 21:48:49    153s] [NR-eGR] Read 201300 PG shapes
[04/25 21:48:49    153s] [NR-eGR] Read 0 clock shapes
[04/25 21:48:49    153s] [NR-eGR] Read 0 other shapes
[04/25 21:48:49    153s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:48:49    153s] [NR-eGR] #Instance Blockages : 0
[04/25 21:48:49    153s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:48:49    153s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:48:49    153s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:48:49    153s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:48:49    153s] [NR-eGR] #Other Blockages    : 0
[04/25 21:48:49    153s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:48:49    153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:48:49    153s] [NR-eGR] Read 25737 nets ( ignored 0 )
[04/25 21:48:49    153s] (I)      early_global_route_priority property id does not exist.
[04/25 21:48:49    153s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:48:49    153s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:48:49    153s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:48:49    153s] (I)      Number of ignored nets                =      0
[04/25 21:48:49    153s] (I)      Number of connected nets              =      0
[04/25 21:48:49    153s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:48:49    153s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:48:49    153s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:48:49    153s] (I)      Constructing bin map
[04/25 21:48:49    153s] (I)      Initialize bin information with width=6840 height=6840
[04/25 21:48:49    153s] (I)      Done constructing bin map
[04/25 21:48:49    153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:48:49    153s] (I)      Ndr track 0 does not exist
[04/25 21:48:49    153s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:48:49    153s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:48:49    153s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:48:49    153s] (I)      Site width          :   400  (dbu)
[04/25 21:48:49    153s] (I)      Row height          :  3420  (dbu)
[04/25 21:48:49    153s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:48:49    153s] (I)      GCell width         :  3420  (dbu)
[04/25 21:48:49    153s] (I)      GCell height        :  3420  (dbu)
[04/25 21:48:49    153s] (I)      Grid                :   194   193    11
[04/25 21:48:49    153s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:48:49    153s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:48:49    153s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:48:49    153s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:48:49    153s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:48:49    153s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:48:49    153s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:48:49    153s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:48:49    153s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:48:49    153s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:48:49    153s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:48:49    153s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:48:49    153s] (I)      --------------------------------------------------------
[04/25 21:48:49    153s] 
[04/25 21:48:49    153s] [NR-eGR] ============ Routing rule table ============
[04/25 21:48:49    153s] [NR-eGR] Rule id: 0  Nets: 25737
[04/25 21:48:49    153s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:48:49    153s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:48:49    153s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:48:49    153s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:49    153s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:48:49    153s] [NR-eGR] ========================================
[04/25 21:48:49    153s] [NR-eGR] 
[04/25 21:48:49    153s] (I)      =============== Blocked Tracks ===============
[04/25 21:48:49    153s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:49    153s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:48:49    153s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:49    153s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:48:49    153s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:48:49    153s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:48:49    153s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:48:49    153s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:48:49    153s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:48:49    153s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:48:49    153s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:48:49    153s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:48:49    153s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:48:49    153s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:48:49    153s] (I)      +-------+---------+----------+---------------+
[04/25 21:48:49    153s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2094.95 MB )
[04/25 21:48:49    153s] (I)      Reset routing kernel
[04/25 21:48:49    153s] (I)      Started Global Routing ( Curr Mem: 2094.95 MB )
[04/25 21:48:49    153s] (I)      totalPins=82550  totalGlobalPin=81100 (98.24%)
[04/25 21:48:49    153s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:48:49    153s] (I)      #blocked areas for congestion spreading : 0
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1a Route ============
[04/25 21:48:49    153s] [NR-eGR] Layer group 1: route 25737 net(s) in layer range [2, 11]
[04/25 21:48:49    153s] (I)      Usage: 248236 = (121104 H, 127132 V) = (8.55% H, 9.90% V) = (2.071e+05um H, 2.174e+05um V)
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1b Route ============
[04/25 21:48:49    153s] (I)      Usage: 248236 = (121104 H, 127132 V) = (8.55% H, 9.90% V) = (2.071e+05um H, 2.174e+05um V)
[04/25 21:48:49    153s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.244836e+05um
[04/25 21:48:49    153s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:48:49    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1c Route ============
[04/25 21:48:49    153s] (I)      Usage: 248236 = (121104 H, 127132 V) = (8.55% H, 9.90% V) = (2.071e+05um H, 2.174e+05um V)
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1d Route ============
[04/25 21:48:49    153s] (I)      Usage: 248236 = (121104 H, 127132 V) = (8.55% H, 9.90% V) = (2.071e+05um H, 2.174e+05um V)
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1e Route ============
[04/25 21:48:49    153s] (I)      Usage: 248236 = (121104 H, 127132 V) = (8.55% H, 9.90% V) = (2.071e+05um H, 2.174e+05um V)
[04/25 21:48:49    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.244836e+05um
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] (I)      ============  Phase 1l Route ============
[04/25 21:48:49    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:48:49    153s] (I)      Layer  2:     300164     99668         6           0      318470    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  3:     323100     99140         2           0      335241    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  4:     300164     51700         0           0      318470    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  5:     323100     21578         0           0      335241    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  6:     300164      6183         0           0      318470    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  7:     323100      3110         0           0      335241    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  8:     300164       116         0           0      318470    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:48:49    153s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:48:49    153s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:48:49    153s] (I)      Total:       2716055    281495         8        6329     2869998    ( 0.22%) 
[04/25 21:48:49    153s] (I)      
[04/25 21:48:49    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:48:49    153s] [NR-eGR]                        OverCon            
[04/25 21:48:49    153s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:48:49    153s] [NR-eGR]        Layer               (1)    OverCon
[04/25 21:48:49    153s] [NR-eGR] ----------------------------------------------
[04/25 21:48:49    153s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR] ----------------------------------------------
[04/25 21:48:49    153s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[04/25 21:48:49    153s] [NR-eGR] 
[04/25 21:48:49    153s] (I)      Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2100.95 MB )
[04/25 21:48:49    153s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:48:49    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:48:49    153s] (I)      ============= Track Assignment ============
[04/25 21:48:49    153s] (I)      Started Track Assignment (1T) ( Curr Mem: 2100.95 MB )
[04/25 21:48:49    153s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:48:49    153s] (I)      Run Multi-thread track assignment
[04/25 21:48:49    153s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 2100.95 MB )
[04/25 21:48:49    153s] (I)      Started Export ( Curr Mem: 2100.95 MB )
[04/25 21:48:50    154s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:48:50    154s] [NR-eGR] -------------------------------------
[04/25 21:48:50    154s] [NR-eGR]  Metal1   (1H)             0   81991 
[04/25 21:48:50    154s] [NR-eGR]  Metal2   (2V)        133899  124572 
[04/25 21:48:50    154s] [NR-eGR]  Metal3   (3H)        173570    8940 
[04/25 21:48:50    154s] [NR-eGR]  Metal4   (4V)         87470    2666 
[04/25 21:48:50    154s] [NR-eGR]  Metal5   (5H)         36773     543 
[04/25 21:48:50    154s] [NR-eGR]  Metal6   (6V)         10518     186 
[04/25 21:48:50    154s] [NR-eGR]  Metal7   (7H)          5333      17 
[04/25 21:48:50    154s] [NR-eGR]  Metal8   (8V)           200       0 
[04/25 21:48:50    154s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:48:50    154s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:48:50    154s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:48:50    154s] [NR-eGR] -------------------------------------
[04/25 21:48:50    154s] [NR-eGR]           Total       447761  218915 
[04/25 21:48:50    154s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:50    154s] [NR-eGR] Total half perimeter of net bounding box: 358557um
[04/25 21:48:50    154s] [NR-eGR] Total length: 447761um, number of vias: 218915
[04/25 21:48:50    154s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:50    154s] [NR-eGR] Total eGR-routed clock nets wire length: 10820um, number of vias: 7993
[04/25 21:48:50    154s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:48:50    154s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2100.95 MB )
[04/25 21:48:50    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.17 sec, Curr Mem: 2100.95 MB )
[04/25 21:48:50    154s] (I)      ====================================== Runtime Summary =======================================
[04/25 21:48:50    154s] (I)       Step                                             %      Start     Finish      Real       CPU 
[04/25 21:48:50    154s] (I)      ----------------------------------------------------------------------------------------------
[04/25 21:48:50    154s] (I)       Early Global Route kernel                  100.00%  67.85 sec  69.02 sec  1.17 sec  1.17 sec 
[04/25 21:48:50    154s] (I)       +-Import and model                          18.18%  67.86 sec  68.07 sec  0.21 sec  0.21 sec 
[04/25 21:48:50    154s] (I)       | +-Create place DB                          7.25%  67.86 sec  67.94 sec  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)       | | +-Import place data                      7.24%  67.86 sec  67.94 sec  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read instances and placement         1.59%  67.86 sec  67.88 sec  0.02 sec  0.02 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read nets                            4.73%  67.88 sec  67.93 sec  0.06 sec  0.05 sec 
[04/25 21:48:50    154s] (I)       | +-Create route DB                          9.41%  67.94 sec  68.05 sec  0.11 sec  0.11 sec 
[04/25 21:48:50    154s] (I)       | | +-Import route data (1T)                 9.37%  67.94 sec  68.05 sec  0.11 sec  0.11 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read blockages ( Layer 2-11 )        2.84%  67.95 sec  67.99 sec  0.03 sec  0.04 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read routing blockages             0.00%  67.95 sec  67.95 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read instance blockages            0.32%  67.95 sec  67.96 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read PG blockages                  2.20%  67.96 sec  67.98 sec  0.03 sec  0.04 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read clock blockages               0.03%  67.98 sec  67.98 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read other blockages               0.03%  67.98 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read halo blockages                0.02%  67.99 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Read boundary cut boxes            0.00%  67.99 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read blackboxes                      0.00%  67.99 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read prerouted                       0.10%  67.99 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read unlegalized nets                0.22%  67.99 sec  67.99 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Read nets                            0.75%  67.99 sec  68.00 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | | | +-Set up via pillars                   0.03%  68.00 sec  68.00 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Initialize 3D grid graph             0.06%  68.01 sec  68.01 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Model blockage capacity              3.78%  68.01 sec  68.05 sec  0.04 sec  0.05 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Initialize 3D capacity             3.61%  68.01 sec  68.05 sec  0.04 sec  0.04 sec 
[04/25 21:48:50    154s] (I)       | +-Read aux data                            0.32%  68.05 sec  68.06 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | +-Others data preparation                  0.17%  68.06 sec  68.06 sec  0.00 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | +-Create route kernel                      0.68%  68.06 sec  68.07 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       +-Global Routing                            31.47%  68.07 sec  68.44 sec  0.37 sec  0.36 sec 
[04/25 21:48:50    154s] (I)       | +-Initialization                           0.99%  68.07 sec  68.08 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | +-Net group 1                             28.84%  68.08 sec  68.42 sec  0.34 sec  0.34 sec 
[04/25 21:48:50    154s] (I)       | | +-Generate topology                      2.75%  68.08 sec  68.12 sec  0.03 sec  0.03 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1a                               6.93%  68.12 sec  68.20 sec  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)       | | | +-Pattern routing (1T)                 6.08%  68.12 sec  68.20 sec  0.07 sec  0.07 sec 
[04/25 21:48:50    154s] (I)       | | | +-Add via demand to 2D                 0.72%  68.20 sec  68.20 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1b                               0.03%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1c                               0.00%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1d                               0.00%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1e                               0.19%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | +-Route legalization                   0.17%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | | | +-Legalize Reach Aware Violations    0.16%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       | | +-Phase 1l                              18.19%  68.21 sec  68.42 sec  0.21 sec  0.22 sec 
[04/25 21:48:50    154s] (I)       | | | +-Layer assignment (1T)               17.86%  68.21 sec  68.42 sec  0.21 sec  0.21 sec 
[04/25 21:48:50    154s] (I)       | +-Clean cong LA                            0.00%  68.42 sec  68.42 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       +-Export 3D cong map                         0.79%  68.44 sec  68.45 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | +-Export 2D cong map                       0.06%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       +-Extract Global 3D Wires                    0.53%  68.45 sec  68.46 sec  0.01 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       +-Track Assignment (1T)                     27.17%  68.46 sec  68.77 sec  0.32 sec  0.33 sec 
[04/25 21:48:50    154s] (I)       | +-Initialization                           0.17%  68.46 sec  68.46 sec  0.00 sec  0.01 sec 
[04/25 21:48:50    154s] (I)       | +-Track Assignment Kernel                 26.51%  68.46 sec  68.77 sec  0.31 sec  0.31 sec 
[04/25 21:48:50    154s] (I)       | +-Free Memory                              0.01%  68.77 sec  68.77 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       +-Export                                    19.95%  68.78 sec  69.01 sec  0.23 sec  0.23 sec 
[04/25 21:48:50    154s] (I)       | +-Export DB wires                         10.27%  68.78 sec  68.90 sec  0.12 sec  0.12 sec 
[04/25 21:48:50    154s] (I)       | | +-Export all nets                        7.48%  68.78 sec  68.87 sec  0.09 sec  0.09 sec 
[04/25 21:48:50    154s] (I)       | | +-Set wire vias                          1.95%  68.87 sec  68.90 sec  0.02 sec  0.02 sec 
[04/25 21:48:50    154s] (I)       | +-Report wirelength                        4.38%  68.90 sec  68.95 sec  0.05 sec  0.05 sec 
[04/25 21:48:50    154s] (I)       | +-Update net boxes                         5.24%  68.95 sec  69.01 sec  0.06 sec  0.06 sec 
[04/25 21:48:50    154s] (I)       | +-Update timing                            0.00%  69.01 sec  69.01 sec  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)       +-Postprocess design                         0.86%  69.01 sec  69.02 sec  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)      ====================== Summary by functions ======================
[04/25 21:48:50    154s] (I)       Lv  Step                                   %      Real       CPU 
[04/25 21:48:50    154s] (I)      ------------------------------------------------------------------
[04/25 21:48:50    154s] (I)        0  Early Global Route kernel        100.00%  1.17 sec  1.17 sec 
[04/25 21:48:50    154s] (I)        1  Global Routing                    31.47%  0.37 sec  0.36 sec 
[04/25 21:48:50    154s] (I)        1  Track Assignment (1T)             27.17%  0.32 sec  0.33 sec 
[04/25 21:48:50    154s] (I)        1  Export                            19.95%  0.23 sec  0.23 sec 
[04/25 21:48:50    154s] (I)        1  Import and model                  18.18%  0.21 sec  0.21 sec 
[04/25 21:48:50    154s] (I)        1  Postprocess design                 0.86%  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)        1  Export 3D cong map                 0.79%  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)        1  Extract Global 3D Wires            0.53%  0.01 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        2  Net group 1                       28.84%  0.34 sec  0.34 sec 
[04/25 21:48:50    154s] (I)        2  Track Assignment Kernel           26.51%  0.31 sec  0.31 sec 
[04/25 21:48:50    154s] (I)        2  Export DB wires                   10.27%  0.12 sec  0.12 sec 
[04/25 21:48:50    154s] (I)        2  Create route DB                    9.41%  0.11 sec  0.11 sec 
[04/25 21:48:50    154s] (I)        2  Create place DB                    7.25%  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)        2  Update net boxes                   5.24%  0.06 sec  0.06 sec 
[04/25 21:48:50    154s] (I)        2  Report wirelength                  4.38%  0.05 sec  0.05 sec 
[04/25 21:48:50    154s] (I)        2  Initialization                     1.16%  0.01 sec  0.02 sec 
[04/25 21:48:50    154s] (I)        2  Create route kernel                0.68%  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)        2  Read aux data                      0.32%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        2  Others data preparation            0.17%  0.00 sec  0.01 sec 
[04/25 21:48:50    154s] (I)        2  Export 2D cong map                 0.06%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1l                          18.19%  0.21 sec  0.22 sec 
[04/25 21:48:50    154s] (I)        3  Import route data (1T)             9.37%  0.11 sec  0.11 sec 
[04/25 21:48:50    154s] (I)        3  Export all nets                    7.48%  0.09 sec  0.09 sec 
[04/25 21:48:50    154s] (I)        3  Import place data                  7.24%  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1a                           6.93%  0.08 sec  0.08 sec 
[04/25 21:48:50    154s] (I)        3  Generate topology                  2.75%  0.03 sec  0.03 sec 
[04/25 21:48:50    154s] (I)        3  Set wire vias                      1.95%  0.02 sec  0.02 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1e                           0.19%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Layer assignment (1T)             17.86%  0.21 sec  0.21 sec 
[04/25 21:48:50    154s] (I)        4  Pattern routing (1T)               6.08%  0.07 sec  0.07 sec 
[04/25 21:48:50    154s] (I)        4  Read nets                          5.48%  0.06 sec  0.06 sec 
[04/25 21:48:50    154s] (I)        4  Model blockage capacity            3.78%  0.04 sec  0.05 sec 
[04/25 21:48:50    154s] (I)        4  Read blockages ( Layer 2-11 )      2.84%  0.03 sec  0.04 sec 
[04/25 21:48:50    154s] (I)        4  Read instances and placement       1.59%  0.02 sec  0.02 sec 
[04/25 21:48:50    154s] (I)        4  Add via demand to 2D               0.72%  0.01 sec  0.01 sec 
[04/25 21:48:50    154s] (I)        4  Read unlegalized nets              0.22%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Route legalization                 0.17%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Initialize 3D capacity             3.61%  0.04 sec  0.04 sec 
[04/25 21:48:50    154s] (I)        5  Read PG blockages                  2.20%  0.03 sec  0.04 sec 
[04/25 21:48:50    154s] (I)        5  Read instance blockages            0.32%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Legalize Reach Aware Violations    0.16%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/25 21:48:50    154s] Extraction called for design 'tpu_top' of instances=21574 and nets=25829 using extraction engine 'pre_route' .
[04/25 21:48:50    154s] pre_route RC Extraction called for design tpu_top.
[04/25 21:48:50    154s] RC Extraction called in multi-corner(1) mode.
[04/25 21:48:50    154s] RCMode: PreRoute
[04/25 21:48:50    154s]       RC Corner Indexes            0   
[04/25 21:48:50    154s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:48:50    154s] Resistance Scaling Factor    : 1.00000 
[04/25 21:48:50    154s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:48:50    154s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:48:50    154s] Shrink Factor                : 0.90000
[04/25 21:48:50    154s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:48:50    154s] Using capacitance table file ...
[04/25 21:48:50    154s] 
[04/25 21:48:50    154s] Trim Metal Layers:
[04/25 21:48:50    154s] LayerId::1 widthSet size::4
[04/25 21:48:50    154s] LayerId::2 widthSet size::4
[04/25 21:48:50    154s] LayerId::3 widthSet size::4
[04/25 21:48:50    154s] LayerId::4 widthSet size::4
[04/25 21:48:50    154s] LayerId::5 widthSet size::4
[04/25 21:48:50    154s] LayerId::6 widthSet size::4
[04/25 21:48:50    154s] LayerId::7 widthSet size::5
[04/25 21:48:50    154s] LayerId::8 widthSet size::5
[04/25 21:48:50    154s] LayerId::9 widthSet size::5
[04/25 21:48:50    154s] LayerId::10 widthSet size::4
[04/25 21:48:50    154s] LayerId::11 widthSet size::3
[04/25 21:48:50    154s] eee: pegSigSF::1.070000
[04/25 21:48:50    154s] Updating RC grid for preRoute extraction ...
[04/25 21:48:50    154s] Initializing multi-corner capacitance tables ... 
[04/25 21:48:50    154s] Initializing multi-corner resistance tables ...
[04/25 21:48:50    154s] Creating RPSQ from WeeR and WRes ...
[04/25 21:48:50    154s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:48:50    154s] eee: l::2 avDens::0.237332 usedTrk::7873.248915 availTrk::33174.000000 sigTrk::7873.248915
[04/25 21:48:50    154s] eee: l::3 avDens::0.289468 usedTrk::10264.517672 availTrk::35460.000000 sigTrk::10264.517672
[04/25 21:48:50    154s] eee: l::4 avDens::0.155063 usedTrk::5197.101616 availTrk::33516.000000 sigTrk::5197.101616
[04/25 21:48:50    154s] eee: l::5 avDens::0.074731 usedTrk::2158.973982 availTrk::28890.000000 sigTrk::2158.973982
[04/25 21:48:50    154s] eee: l::6 avDens::0.041824 usedTrk::615.069295 availTrk::14706.000000 sigTrk::615.069295
[04/25 21:48:50    154s] eee: l::7 avDens::0.064168 usedTrk::311.854972 availTrk::4860.000000 sigTrk::311.854972
[04/25 21:48:50    154s] eee: l::8 avDens::0.010516 usedTrk::11.688889 availTrk::1111.500000 sigTrk::11.688889
[04/25 21:48:50    154s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:48:50    154s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:48:50    154s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:48:50    154s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:48:50    154s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256481 uaWl=1.000000 uaWlH=0.313320 aWlH=0.000000 lMod=0 pMax=0.829800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:48:50    154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2086.945M)
[04/25 21:48:50    154s] All LLGs are deleted
[04/25 21:48:50    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:50    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:50    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2086.9M, EPOCH TIME: 1745632130.950746
[04/25 21:48:50    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2086.9M, EPOCH TIME: 1745632130.951147
[04/25 21:48:50    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2086.9M, EPOCH TIME: 1745632130.956863
[04/25 21:48:50    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:50    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:50    154s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2086.9M, EPOCH TIME: 1745632130.959055
[04/25 21:48:50    154s] Max number of tech site patterns supported in site array is 256.
[04/25 21:48:50    154s] Core basic site is CoreSite
[04/25 21:48:50    154s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2086.9M, EPOCH TIME: 1745632130.985912
[04/25 21:48:50    154s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:48:50    154s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:48:50    154s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.011, MEM:2086.9M, EPOCH TIME: 1745632130.997119
[04/25 21:48:50    154s] Fast DP-INIT is on for default
[04/25 21:48:51    154s] Atter site array init, number of instance map data is 0.
[04/25 21:48:51    154s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2086.9M, EPOCH TIME: 1745632131.002939
[04/25 21:48:51    154s] 
[04/25 21:48:51    154s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:51    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:2086.9M, EPOCH TIME: 1745632131.006888
[04/25 21:48:51    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:51    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:51    154s] Starting delay calculation for Setup views
[04/25 21:48:51    155s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:48:51    155s] #################################################################################
[04/25 21:48:51    155s] # Design Stage: PreRoute
[04/25 21:48:51    155s] # Design Name: tpu_top
[04/25 21:48:51    155s] # Design Mode: 45nm
[04/25 21:48:51    155s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:48:51    155s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:48:51    155s] # Signoff Settings: SI Off 
[04/25 21:48:51    155s] #################################################################################
[04/25 21:48:51    155s] Calculate delays in BcWc mode...
[04/25 21:48:51    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 2114.8M, InitMEM = 2113.8M)
[04/25 21:48:51    155s] Start delay calculation (fullDC) (1 T). (MEM=2114.81)
[04/25 21:48:52    155s] Start AAE Lib Loading. (MEM=2114.81)
[04/25 21:48:52    155s] End AAE Lib Loading. (MEM=2152.97 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 21:48:52    156s] End AAE Lib Interpolated Model. (MEM=2152.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:48:56    159s] Total number of fetched objects 25737
[04/25 21:48:56    159s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:48:56    160s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:48:56    160s] End delay calculation. (MEM=2240.9 CPU=0:00:03.4 REAL=0:00:04.0)
[04/25 21:48:56    160s] End delay calculation (fullDC). (MEM=2204.28 CPU=0:00:04.2 REAL=0:00:05.0)
[04/25 21:48:56    160s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 2204.3M) ***
[04/25 21:48:56    160s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:02:41 mem=2204.3M)
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] ------------------------------------------------------------------
[04/25 21:48:57    161s]              Initial Summary
[04/25 21:48:57    161s] ------------------------------------------------------------------
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] Setup views included:
[04/25 21:48:57    161s]  wc 
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] +--------------------+---------+
[04/25 21:48:57    161s] |     Setup mode     |   all   |
[04/25 21:48:57    161s] +--------------------+---------+
[04/25 21:48:57    161s] |           WNS (ns):| -10.076 |
[04/25 21:48:57    161s] |           TNS (ns):| -6234.6 |
[04/25 21:48:57    161s] |    Violating Paths:|  1833   |
[04/25 21:48:57    161s] |          All Paths:|  3236   |
[04/25 21:48:57    161s] +--------------------+---------+
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] +----------------+-------------------------------+------------------+
[04/25 21:48:57    161s] |                |              Real             |       Total      |
[04/25 21:48:57    161s] |    DRVs        +------------------+------------+------------------|
[04/25 21:48:57    161s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:48:57    161s] +----------------+------------------+------------+------------------+
[04/25 21:48:57    161s] |   max_cap      |      4 (4)       |   -0.667   |      4 (4)       |
[04/25 21:48:57    161s] |   max_tran     |   2358 (21047)   |   -6.886   |   2358 (21048)   |
[04/25 21:48:57    161s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:48:57    161s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:48:57    161s] +----------------+------------------+------------+------------------+
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2220.3M, EPOCH TIME: 1745632137.144780
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:57    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2220.3M, EPOCH TIME: 1745632137.176859
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] Density: 59.974%
[04/25 21:48:57    161s] ------------------------------------------------------------------
[04/25 21:48:57    161s] **opt_design ... cpu = 0:00:11, real = 0:00:21, mem = 1534.8M, totSessionCpu=0:02:41 **
[04/25 21:48:57    161s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.0/0:00:21.0 (0.5), totSession cpu/real = 0:02:41.1/0:03:13.0 (0.8), mem = 2180.3M
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] =============================================================================================
[04/25 21:48:57    161s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[04/25 21:48:57    161s] =============================================================================================
[04/25 21:48:57    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:48:57    161s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:06.3 /  0:00:06.3    1.0
[04/25 21:48:57    161s] [ DrvReport              ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:48:57    161s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 21:48:57    161s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   6.6 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 21:48:57    161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:48:57    161s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:48:57    161s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:48:57    161s] [ ExtractRC              ]      1   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:48:57    161s] [ TimingUpdate           ]      1   0:00:00.7  (   3.4 % )     0:00:05.7 /  0:00:05.7    1.0
[04/25 21:48:57    161s] [ FullDelayCalc          ]      1   0:00:04.9  (  23.6 % )     0:00:04.9 /  0:00:05.0    1.0
[04/25 21:48:57    161s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 21:48:57    161s] [ MISC                   ]          0:00:11.5  (  54.6 % )     0:00:11.5 /  0:00:01.4    0.1
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s]  InitOpt #1 TOTAL                   0:00:21.0  ( 100.0 % )     0:00:21.0 /  0:00:11.0    0.5
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] ** INFO : this run is activating 'opt_all_end_points' option
[04/25 21:48:57    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:48:57    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:41 mem=2180.3M
[04/25 21:48:57    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.3M, EPOCH TIME: 1745632137.197425
[04/25 21:48:57    161s] Processing tracks to init pin-track alignment.
[04/25 21:48:57    161s] z: 2, totalTracks: 1
[04/25 21:48:57    161s] z: 4, totalTracks: 1
[04/25 21:48:57    161s] z: 6, totalTracks: 1
[04/25 21:48:57    161s] z: 8, totalTracks: 1
[04/25 21:48:57    161s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:57    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.3M, EPOCH TIME: 1745632137.212533
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:57    161s] OPERPROF:     Starting CMU at level 3, MEM:2180.3M, EPOCH TIME: 1745632137.241764
[04/25 21:48:57    161s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2180.3M, EPOCH TIME: 1745632137.243308
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:48:57    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2180.3M, EPOCH TIME: 1745632137.245166
[04/25 21:48:57    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.3M, EPOCH TIME: 1745632137.245219
[04/25 21:48:57    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.3M, EPOCH TIME: 1745632137.245605
[04/25 21:48:57    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2180.3MB).
[04/25 21:48:57    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2180.3M, EPOCH TIME: 1745632137.248354
[04/25 21:48:57    161s] TotalInstCnt at PhyDesignMc Initialization: 21574
[04/25 21:48:57    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:41 mem=2180.3M
[04/25 21:48:57    161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.3M, EPOCH TIME: 1745632137.277749
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.062, MEM:2180.3M, EPOCH TIME: 1745632137.340007
[04/25 21:48:57    161s] TotalInstCnt at PhyDesignMc Destruction: 21574
[04/25 21:48:57    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:48:57    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:41 mem=2180.3M
[04/25 21:48:57    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.3M, EPOCH TIME: 1745632137.340680
[04/25 21:48:57    161s] Processing tracks to init pin-track alignment.
[04/25 21:48:57    161s] z: 2, totalTracks: 1
[04/25 21:48:57    161s] z: 4, totalTracks: 1
[04/25 21:48:57    161s] z: 6, totalTracks: 1
[04/25 21:48:57    161s] z: 8, totalTracks: 1
[04/25 21:48:57    161s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:57    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.3M, EPOCH TIME: 1745632137.352979
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:57    161s] OPERPROF:     Starting CMU at level 3, MEM:2180.3M, EPOCH TIME: 1745632137.382285
[04/25 21:48:57    161s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2180.3M, EPOCH TIME: 1745632137.383881
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:48:57    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2180.3M, EPOCH TIME: 1745632137.385846
[04/25 21:48:57    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.3M, EPOCH TIME: 1745632137.385919
[04/25 21:48:57    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.3M, EPOCH TIME: 1745632137.386347
[04/25 21:48:57    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2180.3MB).
[04/25 21:48:57    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2180.3M, EPOCH TIME: 1745632137.389136
[04/25 21:48:57    161s] TotalInstCnt at PhyDesignMc Initialization: 21574
[04/25 21:48:57    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:41 mem=2180.3M
[04/25 21:48:57    161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.3M, EPOCH TIME: 1745632137.416226
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:57    161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:2180.3M, EPOCH TIME: 1745632137.470293
[04/25 21:48:57    161s] TotalInstCnt at PhyDesignMc Destruction: 21574
[04/25 21:48:57    161s] *** Starting optimizing excluded clock nets MEM= 2180.3M) ***
[04/25 21:48:57    161s] *info: No excluded clock nets to be optimized.
[04/25 21:48:57    161s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2180.3M) ***
[04/25 21:48:57    161s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/25 21:48:57    161s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/25 21:48:57    161s] Begin: GigaOpt Route Type Constraints Refinement
[04/25 21:48:57    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.1
[04/25 21:48:57    161s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:41.4/0:03:13.3 (0.8), mem = 2180.3M
[04/25 21:48:57    161s] ### Creating RouteCongInterface, started
[04/25 21:48:57    161s] ### Creating TopoMgr, started
[04/25 21:48:57    161s] ### Creating TopoMgr, finished
[04/25 21:48:57    161s] #optDebug: Start CG creation (mem=2180.3M)
[04/25 21:48:57    161s]  ...initializing CG  maxDriveDist 471.464500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 47.146000 
[04/25 21:48:57    161s] (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgPrt (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgEgp (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgPbk (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgNrb(cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgObs (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgCon (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s]  ...processing cgPdm (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] #optDebug: {0, 1.000}
[04/25 21:48:57    161s] ### Creating RouteCongInterface, finished
[04/25 21:48:57    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.1
[04/25 21:48:57    161s] Updated routing constraints on 0 nets.
[04/25 21:48:57    161s] Bottom Preferred Layer:
[04/25 21:48:57    161s]     None
[04/25 21:48:57    161s] Via Pillar Rule:
[04/25 21:48:57    161s]     None
[04/25 21:48:57    161s] Finished writing unified metrics of routing constraints.
[04/25 21:48:57    161s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:41.6/0:03:13.5 (0.8), mem = 2385.2M
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] =============================================================================================
[04/25 21:48:57    161s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.17-s075_1
[04/25 21:48:57    161s] =============================================================================================
[04/25 21:48:57    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:48:57    161s] [ MISC                   ]          0:00:00.0  (   9.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:48:57    161s] ---------------------------------------------------------------------------------------------
[04/25 21:48:57    161s] 
[04/25 21:48:57    161s] End: GigaOpt Route Type Constraints Refinement
[04/25 21:48:57    161s] The useful skew maximum allowed delay is: 0.3
[04/25 21:48:58    162s] Deleting Lib Analyzer.
[04/25 21:48:58    162s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.4/0:03:14.3 (0.8), mem = 2385.2M
[04/25 21:48:58    162s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:48:58    162s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:48:58    162s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:48:58    162s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=2385.2M
[04/25 21:48:58    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=2385.2M
[04/25 21:48:58    162s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:48:58    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.2
[04/25 21:48:58    162s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:48:58    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=2385.2M
[04/25 21:48:58    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:2385.2M, EPOCH TIME: 1745632138.605909
[04/25 21:48:58    162s] Processing tracks to init pin-track alignment.
[04/25 21:48:58    162s] z: 2, totalTracks: 1
[04/25 21:48:58    162s] z: 4, totalTracks: 1
[04/25 21:48:58    162s] z: 6, totalTracks: 1
[04/25 21:48:58    162s] z: 8, totalTracks: 1
[04/25 21:48:58    162s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:48:58    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2385.2M, EPOCH TIME: 1745632138.619736
[04/25 21:48:58    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:58    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:48:58    162s] 
[04/25 21:48:58    162s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:48:58    162s] OPERPROF:     Starting CMU at level 3, MEM:2385.2M, EPOCH TIME: 1745632138.650179
[04/25 21:48:58    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2385.2M, EPOCH TIME: 1745632138.651622
[04/25 21:48:58    162s] 
[04/25 21:48:58    162s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:48:58    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2385.2M, EPOCH TIME: 1745632138.653500
[04/25 21:48:58    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2385.2M, EPOCH TIME: 1745632138.653553
[04/25 21:48:58    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2385.2M, EPOCH TIME: 1745632138.653955
[04/25 21:48:58    162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2385.2MB).
[04/25 21:48:58    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2385.2M, EPOCH TIME: 1745632138.656569
[04/25 21:48:58    162s] TotalInstCnt at PhyDesignMc Initialization: 21574
[04/25 21:48:58    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=2385.2M
[04/25 21:48:58    162s] 
[04/25 21:48:58    162s] Footprint cell information for calculating maxBufDist
[04/25 21:48:58    162s] *info: There are 11 candidate Buffer cells
[04/25 21:48:58    162s] *info: There are 12 candidate Inverter cells
[04/25 21:48:58    162s] 
[04/25 21:48:59    163s] #optDebug: Start CG creation (mem=2385.2M)
[04/25 21:48:59    163s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[04/25 21:48:59    163s] (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgPrt (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgEgp (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgPbk (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgNrb(cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgObs (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgCon (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s]  ...processing cgPdm (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2385.2M)
[04/25 21:48:59    163s] ### Creating RouteCongInterface, started
[04/25 21:48:59    163s] 
[04/25 21:48:59    163s] Creating Lib Analyzer ...
[04/25 21:48:59    163s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:48:59    163s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:48:59    163s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:48:59    163s] 
[04/25 21:48:59    163s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:48:59    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=2385.2M
[04/25 21:48:59    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=2385.2M
[04/25 21:48:59    163s] Creating Lib Analyzer, finished. 
[04/25 21:48:59    163s] 
[04/25 21:48:59    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:48:59    163s] 
[04/25 21:48:59    163s] #optDebug: {0, 1.000}
[04/25 21:48:59    163s] ### Creating RouteCongInterface, finished
[04/25 21:48:59    163s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:00    163s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.2M, EPOCH TIME: 1745632140.004385
[04/25 21:49:00    163s] Found 0 hard placement blockage before merging.
[04/25 21:49:00    163s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2404.2M, EPOCH TIME: 1745632140.004781
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] Netlist preparation processing... 
[04/25 21:49:00    164s] Removed 0 instance
[04/25 21:49:00    164s] *info: Marking 0 isolation instances dont touch
[04/25 21:49:00    164s] *info: Marking 0 level shifter instances dont touch
[04/25 21:49:00    164s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:00    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2401.2M, EPOCH TIME: 1745632140.089233
[04/25 21:49:00    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21574).
[04/25 21:49:00    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:00    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:00    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:00    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:2306.2M, EPOCH TIME: 1745632140.145586
[04/25 21:49:00    164s] TotalInstCnt at PhyDesignMc Destruction: 21574
[04/25 21:49:00    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.2
[04/25 21:49:00    164s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:02:44.1/0:03:15.9 (0.8), mem = 2306.2M
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] =============================================================================================
[04/25 21:49:00    164s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.17-s075_1
[04/25 21:49:00    164s] =============================================================================================
[04/25 21:49:00    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:00    164s] ---------------------------------------------------------------------------------------------
[04/25 21:49:00    164s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  38.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:49:00    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:00    164s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:49:00    164s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 21:49:00    164s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:49:00    164s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  24.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:49:00    164s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:00    164s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:00    164s] [ MISC                   ]          0:00:00.3  (  19.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:49:00    164s] ---------------------------------------------------------------------------------------------
[04/25 21:49:00    164s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[04/25 21:49:00    164s] ---------------------------------------------------------------------------------------------
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] Deleting Lib Analyzer.
[04/25 21:49:00    164s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:49:00    164s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:49:00    164s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:49:00    164s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:49:00    164s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:49:00    164s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=2306.2M
[04/25 21:49:00    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=2306.2M
[04/25 21:49:00    164s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:49:00    164s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:49:00    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:44 mem=2363.4M
[04/25 21:49:00    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2363.4M, EPOCH TIME: 1745632140.208208
[04/25 21:49:00    164s] Processing tracks to init pin-track alignment.
[04/25 21:49:00    164s] z: 2, totalTracks: 1
[04/25 21:49:00    164s] z: 4, totalTracks: 1
[04/25 21:49:00    164s] z: 6, totalTracks: 1
[04/25 21:49:00    164s] z: 8, totalTracks: 1
[04/25 21:49:00    164s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:49:00    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2363.4M, EPOCH TIME: 1745632140.221140
[04/25 21:49:00    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:00    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:49:00    164s] OPERPROF:     Starting CMU at level 3, MEM:2363.4M, EPOCH TIME: 1745632140.249930
[04/25 21:49:00    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2363.4M, EPOCH TIME: 1745632140.251479
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:49:00    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2363.4M, EPOCH TIME: 1745632140.253417
[04/25 21:49:00    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2363.4M, EPOCH TIME: 1745632140.253473
[04/25 21:49:00    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2363.4M, EPOCH TIME: 1745632140.253719
[04/25 21:49:00    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2363.4MB).
[04/25 21:49:00    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2363.4M, EPOCH TIME: 1745632140.256525
[04/25 21:49:00    164s] TotalInstCnt at PhyDesignMc Initialization: 21574
[04/25 21:49:00    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=2363.4M
[04/25 21:49:00    164s] Begin: Area Reclaim Optimization
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] Creating Lib Analyzer ...
[04/25 21:49:00    164s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:44.3/0:03:16.1 (0.8), mem = 2363.4M
[04/25 21:49:00    164s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:49:00    164s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:49:00    164s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:49:00    164s] 
[04/25 21:49:00    164s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:49:00    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:45 mem=2363.4M
[04/25 21:49:00    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:45 mem=2363.4M
[04/25 21:49:00    164s] Creating Lib Analyzer, finished. 
[04/25 21:49:00    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.3
[04/25 21:49:00    164s] ### Creating RouteCongInterface, started
[04/25 21:49:01    165s] 
[04/25 21:49:01    165s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:49:01    165s] 
[04/25 21:49:01    165s] #optDebug: {0, 1.000}
[04/25 21:49:01    165s] ### Creating RouteCongInterface, finished
[04/25 21:49:01    165s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:01    165s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2363.4M, EPOCH TIME: 1745632141.209876
[04/25 21:49:01    165s] Found 0 hard placement blockage before merging.
[04/25 21:49:01    165s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2363.4M, EPOCH TIME: 1745632141.210209
[04/25 21:49:01    165s] Reclaim Optimization WNS Slack -10.076  TNS Slack -6234.566 Density 59.97
[04/25 21:49:01    165s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:01    165s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/25 21:49:01    165s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:01    165s] |   59.97%|        -| -10.076|-6234.566|   0:00:00.0| 2363.4M|
[04/25 21:49:02    166s] |   59.97%|        0| -10.076|-6234.566|   0:00:01.0| 2365.4M|
[04/25 21:49:02    166s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:49:02    166s] |   59.97%|        0| -10.076|-6234.566|   0:00:00.0| 2366.4M|
[04/25 21:49:03    167s] |   59.97%|        0| -10.076|-6234.566|   0:00:01.0| 2367.4M|
[04/25 21:49:03    167s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:49:03    167s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:03    167s] Reclaim Optimization End WNS Slack -10.076  TNS Slack -6234.566 Density 59.97
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/25 21:49:03    167s] --------------------------------------------------------------
[04/25 21:49:03    167s] |                                   | Total     | Sequential |
[04/25 21:49:03    167s] --------------------------------------------------------------
[04/25 21:49:03    167s] | Num insts resized                 |       0  |       0    |
[04/25 21:49:03    167s] | Num insts undone                  |       0  |       0    |
[04/25 21:49:03    167s] | Num insts Downsized               |       0  |       0    |
[04/25 21:49:03    167s] | Num insts Samesized               |       0  |       0    |
[04/25 21:49:03    167s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:49:03    167s] | Num multiple commits+uncommits    |       0  |       -    |
[04/25 21:49:03    167s] --------------------------------------------------------------
[04/25 21:49:03    167s] Finished writing unified metrics of routing constraints.
[04/25 21:49:03    167s] Bottom Preferred Layer:
[04/25 21:49:03    167s]     None
[04/25 21:49:03    167s] Via Pillar Rule:
[04/25 21:49:03    167s]     None
[04/25 21:49:03    167s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 21:49:03    167s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[04/25 21:49:03    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.3
[04/25 21:49:03    167s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:47.1/0:03:18.9 (0.8), mem = 2367.4M
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] =============================================================================================
[04/25 21:49:03    167s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.17-s075_1
[04/25 21:49:03    167s] =============================================================================================
[04/25 21:49:03    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:03    167s] ---------------------------------------------------------------------------------------------
[04/25 21:49:03    167s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:49:03    167s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  22.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:49:03    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:03    167s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 21:49:03    167s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:49:03    167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:03    167s] [ OptimizationStep       ]      1   0:00:00.2  (   7.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/25 21:49:03    167s] [ OptSingleIteration     ]      3   0:00:00.1  (   2.5 % )     0:00:01.5 /  0:00:01.5    1.0
[04/25 21:49:03    167s] [ OptGetWeight           ]     81   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:03    167s] [ OptEval                ]     81   0:00:01.5  (  52.4 % )     0:00:01.5 /  0:00:01.4    1.0
[04/25 21:49:03    167s] [ OptCommit              ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:03    167s] [ PostCommitDelayUpdate  ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:03    167s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.2    1.1
[04/25 21:49:03    167s] ---------------------------------------------------------------------------------------------
[04/25 21:49:03    167s]  AreaOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[04/25 21:49:03    167s] ---------------------------------------------------------------------------------------------
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] Executing incremental physical updates
[04/25 21:49:03    167s] Executing incremental physical updates
[04/25 21:49:03    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2348.3M, EPOCH TIME: 1745632143.159638
[04/25 21:49:03    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21574).
[04/25 21:49:03    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:03    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:03    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:03    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2310.3M, EPOCH TIME: 1745632143.220505
[04/25 21:49:03    167s] TotalInstCnt at PhyDesignMc Destruction: 21574
[04/25 21:49:03    167s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2310.32M, totSessionCpu=0:02:47).
[04/25 21:49:03    167s] Deleting Lib Analyzer.
[04/25 21:49:03    167s] Begin: GigaOpt high fanout net optimization
[04/25 21:49:03    167s] GigaOpt HFN: use maxLocalDensity 1.2
[04/25 21:49:03    167s] GigaOpt HFN: use maxLocalDensity 1.2
[04/25 21:49:03    167s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:49:03    167s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:49:03    167s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:47.4/0:03:19.3 (0.8), mem = 2310.3M
[04/25 21:49:03    167s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:49:03    167s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:49:03    167s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:49:03    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.4
[04/25 21:49:03    167s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:49:03    167s] ### Creating PhyDesignMc. totSessionCpu=0:02:47 mem=2310.3M
[04/25 21:49:03    167s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:49:03    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2310.3M, EPOCH TIME: 1745632143.536568
[04/25 21:49:03    167s] Processing tracks to init pin-track alignment.
[04/25 21:49:03    167s] z: 2, totalTracks: 1
[04/25 21:49:03    167s] z: 4, totalTracks: 1
[04/25 21:49:03    167s] z: 6, totalTracks: 1
[04/25 21:49:03    167s] z: 8, totalTracks: 1
[04/25 21:49:03    167s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:49:03    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2310.3M, EPOCH TIME: 1745632143.551580
[04/25 21:49:03    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:03    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:49:03    167s] OPERPROF:     Starting CMU at level 3, MEM:2310.3M, EPOCH TIME: 1745632143.581071
[04/25 21:49:03    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2310.3M, EPOCH TIME: 1745632143.582524
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:49:03    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2310.3M, EPOCH TIME: 1745632143.584417
[04/25 21:49:03    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2310.3M, EPOCH TIME: 1745632143.584470
[04/25 21:49:03    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2310.3M, EPOCH TIME: 1745632143.584764
[04/25 21:49:03    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2310.3MB).
[04/25 21:49:03    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2310.3M, EPOCH TIME: 1745632143.587461
[04/25 21:49:03    167s] TotalInstCnt at PhyDesignMc Initialization: 21574
[04/25 21:49:03    167s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:48 mem=2310.3M
[04/25 21:49:03    167s] ### Creating RouteCongInterface, started
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] Creating Lib Analyzer ...
[04/25 21:49:03    167s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:49:03    167s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:49:03    167s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:49:03    167s] 
[04/25 21:49:03    167s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:49:04    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:48 mem=2310.3M
[04/25 21:49:04    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:48 mem=2310.3M
[04/25 21:49:04    168s] Creating Lib Analyzer, finished. 
[04/25 21:49:04    168s] 
[04/25 21:49:04    168s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:49:04    168s] 
[04/25 21:49:04    168s] #optDebug: {0, 1.000}
[04/25 21:49:04    168s] ### Creating RouteCongInterface, finished
[04/25 21:49:04    168s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:05    168s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/25 21:49:05    168s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:49:05    168s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:49:05    168s] [GPS-DRV] maxLocalDensity: 1.2
[04/25 21:49:05    168s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:49:05    168s] [GPS-DRV] All active and enabled setup views
[04/25 21:49:05    168s] [GPS-DRV]     wc
[04/25 21:49:05    168s] [GPS-DRV] maxTran off
[04/25 21:49:05    168s] [GPS-DRV] maxCap off
[04/25 21:49:05    168s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:49:05    168s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/25 21:49:05    168s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:49:05    168s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2367.6M, EPOCH TIME: 1745632145.019160
[04/25 21:49:05    168s] Found 0 hard placement blockage before merging.
[04/25 21:49:05    168s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2367.6M, EPOCH TIME: 1745632145.019427
[04/25 21:49:05    169s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:05    169s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/25 21:49:05    169s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:05    169s] |   59.97%|        -| -10.076|-6234.566|   0:00:00.0| 2367.6M|
[04/25 21:49:05    169s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/25 21:49:05    169s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:49:05    169s] |   60.22%|       88| -10.076|-9421.613|   0:00:00.0| 2406.6M|
[04/25 21:49:05    169s] +---------+---------+--------+---------+------------+--------+
[04/25 21:49:05    169s] 
[04/25 21:49:05    169s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2406.6M) ***
[04/25 21:49:06    169s] Bottom Preferred Layer:
[04/25 21:49:06    169s]     None
[04/25 21:49:06    169s] Via Pillar Rule:
[04/25 21:49:06    169s]     None
[04/25 21:49:06    169s] Finished writing unified metrics of routing constraints.
[04/25 21:49:06    169s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:06    169s] Total-nets :: 25825, Stn-nets :: 92, ratio :: 0.356244 %, Total-len 452049, Stn-len 19752
[04/25 21:49:06    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2387.6M, EPOCH TIME: 1745632146.018019
[04/25 21:49:06    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21662).
[04/25 21:49:06    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:06    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:06    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:06    170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2330.6M, EPOCH TIME: 1745632146.079116
[04/25 21:49:06    170s] TotalInstCnt at PhyDesignMc Destruction: 21662
[04/25 21:49:06    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.4
[04/25 21:49:06    170s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:50.0/0:03:21.9 (0.8), mem = 2330.6M
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s] =============================================================================================
[04/25 21:49:06    170s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.17-s075_1
[04/25 21:49:06    170s] =============================================================================================
[04/25 21:49:06    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:06    170s] ---------------------------------------------------------------------------------------------
[04/25 21:49:06    170s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:49:06    170s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  24.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:49:06    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:06    170s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:49:06    170s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[04/25 21:49:06    170s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:49:06    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:06    170s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:49:06    170s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:49:06    170s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:06    170s] [ OptEval                ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.2    1.0
[04/25 21:49:06    170s] [ OptCommit              ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:49:06    170s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:49:06    170s] [ IncrDelayCalc          ]     12   0:00:00.3  (  13.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:49:06    170s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 21:49:06    170s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:49:06    170s] [ MISC                   ]          0:00:00.7  (  28.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:49:06    170s] ---------------------------------------------------------------------------------------------
[04/25 21:49:06    170s]  DrvOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/25 21:49:06    170s] ---------------------------------------------------------------------------------------------
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/25 21:49:06    170s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/25 21:49:06    170s] End: GigaOpt high fanout net optimization
[04/25 21:49:06    170s] Begin: GigaOpt DRV Optimization
[04/25 21:49:06    170s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:49:06    170s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:49:06    170s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.0/0:03:21.9 (0.8), mem = 2330.6M
[04/25 21:49:06    170s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:49:06    170s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:49:06    170s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:49:06    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.5
[04/25 21:49:06    170s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:49:06    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=2330.6M
[04/25 21:49:06    170s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:49:06    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.6M, EPOCH TIME: 1745632146.135062
[04/25 21:49:06    170s] Processing tracks to init pin-track alignment.
[04/25 21:49:06    170s] z: 2, totalTracks: 1
[04/25 21:49:06    170s] z: 4, totalTracks: 1
[04/25 21:49:06    170s] z: 6, totalTracks: 1
[04/25 21:49:06    170s] z: 8, totalTracks: 1
[04/25 21:49:06    170s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:49:06    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.6M, EPOCH TIME: 1745632146.147576
[04/25 21:49:06    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:06    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:49:06    170s] OPERPROF:     Starting CMU at level 3, MEM:2330.6M, EPOCH TIME: 1745632146.175824
[04/25 21:49:06    170s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2330.6M, EPOCH TIME: 1745632146.177450
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:49:06    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2330.6M, EPOCH TIME: 1745632146.179345
[04/25 21:49:06    170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2330.6M, EPOCH TIME: 1745632146.179398
[04/25 21:49:06    170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2330.6M, EPOCH TIME: 1745632146.179666
[04/25 21:49:06    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.6MB).
[04/25 21:49:06    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2330.6M, EPOCH TIME: 1745632146.182323
[04/25 21:49:06    170s] TotalInstCnt at PhyDesignMc Initialization: 21662
[04/25 21:49:06    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=2330.6M
[04/25 21:49:06    170s] ### Creating RouteCongInterface, started
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:49:06    170s] 
[04/25 21:49:06    170s] #optDebug: {0, 1.000}
[04/25 21:49:06    170s] ### Creating RouteCongInterface, finished
[04/25 21:49:06    170s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:07    170s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:49:07    170s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:49:07    170s] [GPS-DRV] maxLocalDensity: 1.2
[04/25 21:49:07    170s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:49:07    170s] [GPS-DRV] All active and enabled setup views
[04/25 21:49:07    170s] [GPS-DRV]     wc
[04/25 21:49:07    170s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:49:07    170s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:49:07    170s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:49:07    170s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/25 21:49:07    170s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:49:07    170s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2387.8M, EPOCH TIME: 1745632147.002295
[04/25 21:49:07    170s] Found 0 hard placement blockage before merging.
[04/25 21:49:07    170s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2387.8M, EPOCH TIME: 1745632147.002567
[04/25 21:49:07    171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:49:07    171s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:49:07    171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:49:07    171s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:49:07    171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:49:07    171s] Info: violation cost 83373.054688 (cap = 0.000000, tran = 83362.046875, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[04/25 21:49:07    171s] |  3372| 26709|    -6.94|     0|     0|     0.00|     0|     0|     0|     0|   -10.08| -9421.61|       0|       0|       0| 60.22%|          |         |
[04/25 21:49:23    187s] Info: violation cost 3.729019 (cap = 0.000000, tran = 3.729019, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:49:23    187s] |     3|    21|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|   -43.37|    1263|    2593|     311| 65.53%| 0:00:16.0|  2422.9M|
[04/25 21:49:23    187s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:49:23    187s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|   -43.37|       1|       0|       2| 65.53%| 0:00:00.0|  2422.9M|
[04/25 21:49:23    187s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:49:23    187s] Finished writing unified metrics of routing constraints.
[04/25 21:49:23    187s] Bottom Preferred Layer:
[04/25 21:49:23    187s]     None
[04/25 21:49:23    187s] Via Pillar Rule:
[04/25 21:49:23    187s]     None
[04/25 21:49:23    187s] 
[04/25 21:49:23    187s] *** Finish DRV Fixing (cpu=0:00:16.9 real=0:00:16.0 mem=2422.9M) ***
[04/25 21:49:23    187s] 
[04/25 21:49:23    187s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:23    187s] Total-nets :: 29682, Stn-nets :: 184, ratio :: 0.619904 %, Total-len 452192, Stn-len 21455.1
[04/25 21:49:23    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2403.8M, EPOCH TIME: 1745632163.869559
[04/25 21:49:23    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25519).
[04/25 21:49:23    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:23    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:23    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:23    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2346.8M, EPOCH TIME: 1745632163.934949
[04/25 21:49:23    187s] TotalInstCnt at PhyDesignMc Destruction: 25519
[04/25 21:49:23    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.5
[04/25 21:49:23    187s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:17.9/0:00:17.9 (1.0), totSession cpu/real = 0:03:07.9/0:03:39.7 (0.9), mem = 2346.8M
[04/25 21:49:23    187s] 
[04/25 21:49:23    187s] =============================================================================================
[04/25 21:49:23    187s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.17-s075_1
[04/25 21:49:23    187s] =============================================================================================
[04/25 21:49:23    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:23    187s] ---------------------------------------------------------------------------------------------
[04/25 21:49:23    187s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:49:23    187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:23    187s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:49:23    187s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[04/25 21:49:23    187s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:49:23    187s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:23    187s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:16.7 /  0:00:16.7    1.0
[04/25 21:49:23    187s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:16.3 /  0:00:16.3    1.0
[04/25 21:49:23    187s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:23    187s] [ OptEval                ]     13   0:00:06.3  (  35.2 % )     0:00:06.3 /  0:00:06.3    1.0
[04/25 21:49:23    187s] [ OptCommit              ]     13   0:00:01.0  (   5.5 % )     0:00:01.0 /  0:00:01.0    1.0
[04/25 21:49:23    187s] [ PostCommitDelayUpdate  ]     13   0:00:00.5  (   2.9 % )     0:00:06.1 /  0:00:06.2    1.0
[04/25 21:49:23    187s] [ IncrDelayCalc          ]    138   0:00:05.6  (  31.5 % )     0:00:05.6 /  0:00:05.6    1.0
[04/25 21:49:23    187s] [ DrvFindVioNets         ]      3   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[04/25 21:49:23    187s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:49:23    187s] [ IncrTimingUpdate       ]     13   0:00:02.8  (  16.0 % )     0:00:02.8 /  0:00:02.9    1.0
[04/25 21:49:23    187s] [ MISC                   ]          0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:49:23    187s] ---------------------------------------------------------------------------------------------
[04/25 21:49:23    187s]  DrvOpt #2 TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.9    1.0
[04/25 21:49:23    187s] ---------------------------------------------------------------------------------------------
[04/25 21:49:23    187s] 
[04/25 21:49:23    187s] End: GigaOpt DRV Optimization
[04/25 21:49:23    187s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:49:23    187s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:49:23    187s] **opt_design ... cpu = 0:00:38, real = 0:00:47, mem = 1677.1M, totSessionCpu=0:03:08 **
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s] Active setup views:
[04/25 21:49:24    188s]  wc
[04/25 21:49:24    188s]   Dominating endpoints: 0
[04/25 21:49:24    188s]   Dominating TNS: -0.000
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:49:24    188s] Deleting Lib Analyzer.
[04/25 21:49:24    188s] Begin: GigaOpt Global Optimization
[04/25 21:49:24    188s] *info: use new DP (enabled)
[04/25 21:49:24    188s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/25 21:49:24    188s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/25 21:49:24    188s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:49:24    188s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:49:24    188s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:49:24    188s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.2/0:03:40.0 (0.9), mem = 2384.9M
[04/25 21:49:24    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.6
[04/25 21:49:24    188s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:49:24    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=2384.9M
[04/25 21:49:24    188s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:49:24    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.9M, EPOCH TIME: 1745632164.246853
[04/25 21:49:24    188s] Processing tracks to init pin-track alignment.
[04/25 21:49:24    188s] z: 2, totalTracks: 1
[04/25 21:49:24    188s] z: 4, totalTracks: 1
[04/25 21:49:24    188s] z: 6, totalTracks: 1
[04/25 21:49:24    188s] z: 8, totalTracks: 1
[04/25 21:49:24    188s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:49:24    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.9M, EPOCH TIME: 1745632164.262879
[04/25 21:49:24    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:24    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:49:24    188s] OPERPROF:     Starting CMU at level 3, MEM:2384.9M, EPOCH TIME: 1745632164.292224
[04/25 21:49:24    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2384.9M, EPOCH TIME: 1745632164.294451
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:49:24    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2384.9M, EPOCH TIME: 1745632164.296631
[04/25 21:49:24    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.9M, EPOCH TIME: 1745632164.296688
[04/25 21:49:24    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.9M, EPOCH TIME: 1745632164.296938
[04/25 21:49:24    188s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2384.9MB).
[04/25 21:49:24    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2384.9M, EPOCH TIME: 1745632164.300069
[04/25 21:49:24    188s] TotalInstCnt at PhyDesignMc Initialization: 25519
[04/25 21:49:24    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=2384.9M
[04/25 21:49:24    188s] ### Creating RouteCongInterface, started
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s] Creating Lib Analyzer ...
[04/25 21:49:24    188s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:49:24    188s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:49:24    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:49:24    188s] 
[04/25 21:49:24    188s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:49:25    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=2384.9M
[04/25 21:49:25    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=2384.9M
[04/25 21:49:25    189s] Creating Lib Analyzer, finished. 
[04/25 21:49:25    189s] 
[04/25 21:49:25    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:49:25    189s] 
[04/25 21:49:25    189s] #optDebug: {0, 1.000}
[04/25 21:49:25    189s] ### Creating RouteCongInterface, finished
[04/25 21:49:25    189s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:25    189s] *info: 1 don't touch net excluded
[04/25 21:49:25    189s] *info: 1 clock net excluded
[04/25 21:49:25    189s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:49:25    189s] *info: 72 no-driver nets excluded.
[04/25 21:49:31    189s] Info: initial physical memory for 2 CRR processes is 569.50MB.
[04/25 21:49:31    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.0M, EPOCH TIME: 1745632171.246707
[04/25 21:49:31    189s] Found 0 hard placement blockage before merging.
[04/25 21:49:31    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2404.0M, EPOCH TIME: 1745632171.247076
[04/25 21:49:31    189s] ** GigaOpt Global Opt WNS Slack -0.623  TNS Slack -43.368 
[04/25 21:49:31    189s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:49:31    189s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:49:31    189s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:49:31    189s] |  -0.623| -43.368|   65.53%|   0:00:00.0| 2404.0M|        wc|  default| systolic/matrix_mul_2D_reg[4][3][20]/D     |
[04/25 21:49:35    194s] |  -0.375| -17.883|   65.67%|   0:00:04.0| 2440.4M|        wc|  default| systolic/matrix_mul_2D_reg[0][7][19]/D     |
[04/25 21:49:36    194s] |  -0.375| -17.883|   65.67%|   0:00:01.0| 2440.4M|        wc|  default| systolic/matrix_mul_2D_reg[0][7][19]/D     |
[04/25 21:49:36    194s] |  -0.375| -17.883|   65.67%|   0:00:00.0| 2440.4M|        wc|  default| systolic/matrix_mul_2D_reg[0][7][19]/D     |
[04/25 21:49:38    197s] |  -0.221|  -5.398|   65.89%|   0:00:02.0| 2440.4M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:40    199s] |  -0.178|  -4.202|   65.92%|   0:00:02.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:40    199s] |  -0.178|  -4.202|   65.92%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:40    199s] |  -0.178|  -4.202|   65.92%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:41    199s] |  -0.140|  -2.985|   65.96%|   0:00:01.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:42    200s] |  -0.140|  -2.335|   65.98%|   0:00:01.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:42    200s] |  -0.140|  -2.335|   65.98%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:42    200s] |  -0.140|  -2.335|   65.98%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:42    201s] |  -0.140|  -1.871|   66.00%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:43    202s] |  -0.140|  -1.688|   66.01%|   0:00:01.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:43    202s] |  -0.140|  -1.688|   66.01%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:43    202s] |  -0.140|  -1.688|   66.01%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:43    202s] |  -0.140|  -1.208|   66.03%|   0:00:00.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:44    203s] |  -0.140|  -1.208|   66.03%|   0:00:01.0| 2441.9M|        wc|  default| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:49:44    203s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:49:44    203s] 
[04/25 21:49:44    203s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:13.2 real=0:00:13.0 mem=2441.9M) ***
[04/25 21:49:44    203s] 
[04/25 21:49:44    203s] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.2 real=0:00:13.0 mem=2441.9M) ***
[04/25 21:49:44    203s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:44    203s] Finished writing unified metrics of routing constraints.
[04/25 21:49:44    203s] Bottom Preferred Layer:
[04/25 21:49:44    203s]     None
[04/25 21:49:44    203s] Via Pillar Rule:
[04/25 21:49:44    203s]     None
[04/25 21:49:44    203s] ** GigaOpt Global Opt End WNS Slack -0.140  TNS Slack -1.208 
[04/25 21:49:44    203s] Total-nets :: 29472, Stn-nets :: 239, ratio :: 0.810939 %, Total-len 452257, Stn-len 23855.9
[04/25 21:49:44    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.9M, EPOCH TIME: 1745632184.784151
[04/25 21:49:44    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25309).
[04/25 21:49:44    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:44    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:44    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:44    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.066, MEM:2358.9M, EPOCH TIME: 1745632184.849884
[04/25 21:49:44    203s] TotalInstCnt at PhyDesignMc Destruction: 25309
[04/25 21:49:44    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.6
[04/25 21:49:44    203s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.0/0:00:20.6 (0.7), totSession cpu/real = 0:03:23.2/0:04:00.6 (0.8), mem = 2358.9M
[04/25 21:49:44    203s] 
[04/25 21:49:44    203s] =============================================================================================
[04/25 21:49:44    203s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.17-s075_1
[04/25 21:49:44    203s] =============================================================================================
[04/25 21:49:44    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:44    203s] ---------------------------------------------------------------------------------------------
[04/25 21:49:44    203s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:49:44    203s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:49:44    203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:44    203s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:49:44    203s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:49:44    203s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:49:44    203s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:44    203s] [ BottleneckAnalyzerInit ]      5   0:00:02.6  (  12.6 % )     0:00:02.6 /  0:00:02.7    1.0
[04/25 21:49:44    203s] [ TransformInit          ]      1   0:00:06.1  (  29.5 % )     0:00:06.1 /  0:00:00.4    0.1
[04/25 21:49:44    203s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.2 % )     0:00:10.4 /  0:00:10.4    1.0
[04/25 21:49:44    203s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[04/25 21:49:44    203s] [ OptEval                ]     17   0:00:05.9  (  28.5 % )     0:00:05.9 /  0:00:05.9    1.0
[04/25 21:49:44    203s] [ OptCommit              ]     17   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:49:44    203s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/25 21:49:44    203s] [ IncrDelayCalc          ]     52   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:01.1    0.9
[04/25 21:49:44    203s] [ SetupOptGetWorkingSet  ]     17   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:49:44    203s] [ SetupOptGetActiveNode  ]     17   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.0
[04/25 21:49:44    203s] [ SetupOptSlackGraph     ]     17   0:00:01.0  (   5.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/25 21:49:44    203s] [ IncrTimingUpdate       ]      8   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:49:44    203s] [ MISC                   ]          0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:49:44    203s] ---------------------------------------------------------------------------------------------
[04/25 21:49:44    203s]  GlobalOpt #1 TOTAL                 0:00:20.6  ( 100.0 % )     0:00:20.6 /  0:00:15.0    0.7
[04/25 21:49:44    203s] ---------------------------------------------------------------------------------------------
[04/25 21:49:44    203s] 
[04/25 21:49:44    203s] End: GigaOpt Global Optimization
[04/25 21:49:44    203s] *** Timing NOT met, worst failing slack is -0.140
[04/25 21:49:44    203s] *** Check timing (0:00:00.0)
[04/25 21:49:44    203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:49:44    203s] Deleting Lib Analyzer.
[04/25 21:49:44    203s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:49:44    203s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:49:44    203s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:49:44    203s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:49:44    203s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:49:44    203s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=2358.9M
[04/25 21:49:44    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=2358.9M
[04/25 21:49:44    203s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:49:44    203s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:49:44    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:23 mem=2416.1M
[04/25 21:49:44    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:2416.1M, EPOCH TIME: 1745632184.959443
[04/25 21:49:44    203s] Processing tracks to init pin-track alignment.
[04/25 21:49:44    203s] z: 2, totalTracks: 1
[04/25 21:49:44    203s] z: 4, totalTracks: 1
[04/25 21:49:44    203s] z: 6, totalTracks: 1
[04/25 21:49:44    203s] z: 8, totalTracks: 1
[04/25 21:49:44    203s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:49:44    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2416.1M, EPOCH TIME: 1745632184.974849
[04/25 21:49:44    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:44    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:45    203s] 
[04/25 21:49:45    203s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:49:45    203s] OPERPROF:     Starting CMU at level 3, MEM:2416.1M, EPOCH TIME: 1745632185.004148
[04/25 21:49:45    203s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2416.1M, EPOCH TIME: 1745632185.006321
[04/25 21:49:45    203s] 
[04/25 21:49:45    203s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:49:45    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2416.1M, EPOCH TIME: 1745632185.008469
[04/25 21:49:45    203s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2416.1M, EPOCH TIME: 1745632185.008521
[04/25 21:49:45    203s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2416.1M, EPOCH TIME: 1745632185.008790
[04/25 21:49:45    203s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2416.1MB).
[04/25 21:49:45    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2416.1M, EPOCH TIME: 1745632185.011897
[04/25 21:49:45    203s] TotalInstCnt at PhyDesignMc Initialization: 25309
[04/25 21:49:45    203s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:23 mem=2416.1M
[04/25 21:49:45    203s] Begin: Area Reclaim Optimization
[04/25 21:49:45    203s] 
[04/25 21:49:45    203s] Creating Lib Analyzer ...
[04/25 21:49:45    203s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:23.5/0:04:00.9 (0.8), mem = 2416.1M
[04/25 21:49:45    203s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:49:45    203s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:49:45    203s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:49:45    203s] 
[04/25 21:49:45    203s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:49:45    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=2418.1M
[04/25 21:49:45    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=2418.1M
[04/25 21:49:45    204s] Creating Lib Analyzer, finished. 
[04/25 21:49:45    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.7
[04/25 21:49:45    204s] ### Creating RouteCongInterface, started
[04/25 21:49:45    204s] 
[04/25 21:49:45    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:49:45    204s] 
[04/25 21:49:45    204s] #optDebug: {0, 1.000}
[04/25 21:49:45    204s] ### Creating RouteCongInterface, finished
[04/25 21:49:45    204s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:49:45    204s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2418.1M, EPOCH TIME: 1745632185.954373
[04/25 21:49:45    204s] Found 0 hard placement blockage before merging.
[04/25 21:49:45    204s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2418.1M, EPOCH TIME: 1745632185.954712
[04/25 21:49:46    204s] Reclaim Optimization WNS Slack -0.140  TNS Slack -1.208 Density 66.03
[04/25 21:49:46    204s] +---------+---------+--------+--------+------------+--------+
[04/25 21:49:46    204s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:49:46    204s] +---------+---------+--------+--------+------------+--------+
[04/25 21:49:46    204s] |   66.03%|        -|  -0.140|  -1.208|   0:00:00.0| 2418.1M|
[04/25 21:49:52    210s] |   66.02%|       13|  -0.140|  -1.205|   0:00:06.0| 2442.7M|
[04/25 21:49:52    211s] |   66.02%|        1|  -0.139|  -1.203|   0:00:00.0| 2442.7M|
[04/25 21:49:52    211s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:49:52    211s] |   66.02%|        0|  -0.139|  -1.203|   0:00:00.0| 2442.7M|
[04/25 21:49:56    214s] |   65.95%|       30|  -0.139|  -1.203|   0:00:04.0| 2442.7M|
[04/25 21:49:59    217s] |   65.76%|      421|  -0.139|  -1.197|   0:00:03.0| 2442.7M|
[04/25 21:49:59    217s] |   65.75%|       18|  -0.139|  -1.197|   0:00:00.0| 2442.7M|
[04/25 21:49:59    218s] |   65.75%|        0|  -0.139|  -1.197|   0:00:00.0| 2442.7M|
[04/25 21:49:59    218s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:49:59    218s] |   65.75%|        0|  -0.139|  -1.197|   0:00:00.0| 2442.7M|
[04/25 21:49:59    218s] +---------+---------+--------+--------+------------+--------+
[04/25 21:49:59    218s] Reclaim Optimization End WNS Slack -0.139  TNS Slack -1.197 Density 65.75
[04/25 21:49:59    218s] 
[04/25 21:49:59    218s] ** Summary: Restruct = 14 Buffer Deletion = 32 Declone = 3 Resize = 434 **
[04/25 21:49:59    218s] --------------------------------------------------------------
[04/25 21:49:59    218s] |                                   | Total     | Sequential |
[04/25 21:49:59    218s] --------------------------------------------------------------
[04/25 21:49:59    218s] | Num insts resized                 |     420  |       0    |
[04/25 21:49:59    218s] | Num insts undone                  |       5  |       0    |
[04/25 21:49:59    218s] | Num insts Downsized               |     420  |       0    |
[04/25 21:49:59    218s] | Num insts Samesized               |       0  |       0    |
[04/25 21:49:59    218s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:49:59    218s] | Num multiple commits+uncommits    |      14  |       -    |
[04/25 21:49:59    218s] --------------------------------------------------------------
[04/25 21:49:59    218s] Bottom Preferred Layer:
[04/25 21:49:59    218s]     None
[04/25 21:49:59    218s] Via Pillar Rule:
[04/25 21:49:59    218s]     None
[04/25 21:49:59    218s] Finished writing unified metrics of routing constraints.
[04/25 21:49:59    218s] 
[04/25 21:49:59    218s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 21:49:59    218s] End: Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:14.0) **
[04/25 21:49:59    218s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:49:59    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.7
[04/25 21:49:59    218s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:14.7/0:00:14.7 (1.0), totSession cpu/real = 0:03:38.2/0:04:15.7 (0.9), mem = 2442.7M
[04/25 21:49:59    218s] 
[04/25 21:49:59    218s] =============================================================================================
[04/25 21:49:59    218s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.17-s075_1
[04/25 21:49:59    218s] =============================================================================================
[04/25 21:49:59    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:49:59    218s] ---------------------------------------------------------------------------------------------
[04/25 21:49:59    218s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.0
[04/25 21:49:59    218s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   4.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:49:59    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:59    218s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:49:59    218s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:49:59    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:49:59    218s] [ OptimizationStep       ]      1   0:00:00.5  (   3.6 % )     0:00:13.7 /  0:00:13.7    1.0
[04/25 21:49:59    218s] [ OptSingleIteration     ]      8   0:00:00.3  (   1.8 % )     0:00:13.2 /  0:00:13.2    1.0
[04/25 21:49:59    218s] [ OptGetWeight           ]    399   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 21:49:59    218s] [ OptEval                ]    399   0:00:09.6  (  65.5 % )     0:00:09.6 /  0:00:09.6    1.0
[04/25 21:49:59    218s] [ OptCommit              ]    399   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[04/25 21:49:59    218s] [ PostCommitDelayUpdate  ]    404   0:00:00.2  (   1.2 % )     0:00:01.7 /  0:00:01.8    1.0
[04/25 21:49:59    218s] [ IncrDelayCalc          ]    248   0:00:01.6  (  10.6 % )     0:00:01.6 /  0:00:01.6    1.0
[04/25 21:49:59    218s] [ IncrTimingUpdate       ]     63   0:00:01.4  (   9.7 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 21:49:59    218s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.1
[04/25 21:49:59    218s] ---------------------------------------------------------------------------------------------
[04/25 21:49:59    218s]  AreaOpt #2 TOTAL                   0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:14.7    1.0
[04/25 21:49:59    218s] ---------------------------------------------------------------------------------------------
[04/25 21:49:59    218s] 
[04/25 21:49:59    218s] Executing incremental physical updates
[04/25 21:49:59    218s] Executing incremental physical updates
[04/25 21:49:59    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2423.6M, EPOCH TIME: 1745632199.875530
[04/25 21:49:59    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25260).
[04/25 21:49:59    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:59    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:59    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:49:59    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2364.6M, EPOCH TIME: 1745632199.938953
[04/25 21:49:59    218s] TotalInstCnt at PhyDesignMc Destruction: 25260
[04/25 21:49:59    218s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:14, mem=2364.61M, totSessionCpu=0:03:38).
[04/25 21:50:00    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2364.6M, EPOCH TIME: 1745632200.262117
[04/25 21:50:00    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:00    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:00    218s] 
[04/25 21:50:00    218s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:00    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2364.6M, EPOCH TIME: 1745632200.293763
[04/25 21:50:00    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:00    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:00    218s] **INFO: Flow update: Design is easy to close.
[04/25 21:50:00    218s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/25 21:50:00    218s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:38.6/0:04:16.1 (0.9), mem = 2364.6M
[04/25 21:50:00    218s] User Input Parameters:
[04/25 21:50:00    218s] - Congestion Driven    : On
[04/25 21:50:00    218s] - Timing Driven        : On
[04/25 21:50:00    218s] - Area-Violation Based : On
[04/25 21:50:00    218s] 
[04/25 21:50:00    218s] *** Start incrementalPlace ***
[04/25 21:50:00    218s] - Start Rollback Level : -5
[04/25 21:50:00    218s] - Legalized            : On
[04/25 21:50:00    218s] - Window Based         : Off
[04/25 21:50:00    218s] - eDen incr mode       : Off
[04/25 21:50:00    218s] - Small incr mode      : Off
[04/25 21:50:00    218s] 
[04/25 21:50:00    218s] no activity file in design. spp won't run.
[04/25 21:50:00    218s] Effort level <high> specified for reg2reg path_group
[04/25 21:50:00    219s] No Views given, use default active views for adaptive view pruning
[04/25 21:50:00    219s] SKP will enable view:
[04/25 21:50:00    219s]   wc
[04/25 21:50:00    219s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2366.6M, EPOCH TIME: 1745632200.869737
[04/25 21:50:00    219s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.009, MEM:2366.6M, EPOCH TIME: 1745632200.878369
[04/25 21:50:00    219s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2366.6M, EPOCH TIME: 1745632200.878470
[04/25 21:50:00    219s] Starting Early Global Route congestion estimation: mem = 2366.6M
[04/25 21:50:00    219s] (I)      ==================== Layers =====================
[04/25 21:50:00    219s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:00    219s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:50:00    219s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:00    219s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:50:00    219s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:50:00    219s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:00    219s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:50:00    219s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:50:00    219s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:50:00    219s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:50:00    219s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:50:00    219s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:50:00    219s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:50:00    219s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:50:00    219s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:50:00    219s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:50:00    219s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:50:00    219s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:50:00    219s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:50:00    219s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:50:00    219s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:00    219s] (I)      Started Import and model ( Curr Mem: 2366.61 MB )
[04/25 21:50:00    219s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:00    219s] (I)      == Non-default Options ==
[04/25 21:50:00    219s] (I)      Maximum routing layer                              : 11
[04/25 21:50:00    219s] (I)      Number of threads                                  : 1
[04/25 21:50:00    219s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:50:00    219s] (I)      Method to set GCell size                           : row
[04/25 21:50:00    219s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:50:00    219s] (I)      Use row-based GCell size
[04/25 21:50:00    219s] (I)      Use row-based GCell align
[04/25 21:50:00    219s] (I)      layer 0 area = 80000
[04/25 21:50:00    219s] (I)      layer 1 area = 80000
[04/25 21:50:00    219s] (I)      layer 2 area = 80000
[04/25 21:50:00    219s] (I)      layer 3 area = 80000
[04/25 21:50:00    219s] (I)      layer 4 area = 80000
[04/25 21:50:00    219s] (I)      layer 5 area = 80000
[04/25 21:50:00    219s] (I)      layer 6 area = 80000
[04/25 21:50:00    219s] (I)      layer 7 area = 80000
[04/25 21:50:00    219s] (I)      layer 8 area = 80000
[04/25 21:50:00    219s] (I)      layer 9 area = 400000
[04/25 21:50:00    219s] (I)      layer 10 area = 400000
[04/25 21:50:00    219s] (I)      GCell unit size   : 3420
[04/25 21:50:00    219s] (I)      GCell multiplier  : 1
[04/25 21:50:00    219s] (I)      GCell row height  : 3420
[04/25 21:50:00    219s] (I)      Actual row height : 3420
[04/25 21:50:00    219s] (I)      GCell align ref   : 20000 20140
[04/25 21:50:00    219s] [NR-eGR] Track table information for default rule: 
[04/25 21:50:00    219s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:50:00    219s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:50:00    219s] (I)      ==================== Default via =====================
[04/25 21:50:00    219s] (I)      +----+------------------+----------------------------+
[04/25 21:50:00    219s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:50:00    219s] (I)      +----+------------------+----------------------------+
[04/25 21:50:00    219s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:50:00    219s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:50:00    219s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:50:00    219s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:50:00    219s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:50:00    219s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:50:00    219s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:50:00    219s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:50:00    219s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:50:00    219s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:50:00    219s] (I)      +----+------------------+----------------------------+
[04/25 21:50:00    219s] [NR-eGR] Read 201300 PG shapes
[04/25 21:50:00    219s] [NR-eGR] Read 0 clock shapes
[04/25 21:50:00    219s] [NR-eGR] Read 0 other shapes
[04/25 21:50:01    219s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:50:01    219s] [NR-eGR] #Instance Blockages : 0
[04/25 21:50:01    219s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:50:01    219s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:50:01    219s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:50:01    219s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:50:01    219s] [NR-eGR] #Other Blockages    : 0
[04/25 21:50:01    219s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:50:01    219s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:50:01    219s] [NR-eGR] Read 29423 nets ( ignored 0 )
[04/25 21:50:01    219s] (I)      early_global_route_priority property id does not exist.
[04/25 21:50:01    219s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:50:01    219s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:50:01    219s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:50:01    219s] (I)      Number of ignored nets                =      0
[04/25 21:50:01    219s] (I)      Number of connected nets              =      0
[04/25 21:50:01    219s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:50:01    219s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:50:01    219s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:50:01    219s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:50:01    219s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:50:01    219s] (I)      Ndr track 0 does not exist
[04/25 21:50:01    219s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:50:01    219s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:50:01    219s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:50:01    219s] (I)      Site width          :   400  (dbu)
[04/25 21:50:01    219s] (I)      Row height          :  3420  (dbu)
[04/25 21:50:01    219s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:50:01    219s] (I)      GCell width         :  3420  (dbu)
[04/25 21:50:01    219s] (I)      GCell height        :  3420  (dbu)
[04/25 21:50:01    219s] (I)      Grid                :   194   193    11
[04/25 21:50:01    219s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:50:01    219s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:50:01    219s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:50:01    219s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:50:01    219s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:50:01    219s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:50:01    219s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:50:01    219s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:50:01    219s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:50:01    219s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:50:01    219s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:50:01    219s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:50:01    219s] (I)      --------------------------------------------------------
[04/25 21:50:01    219s] 
[04/25 21:50:01    219s] [NR-eGR] ============ Routing rule table ============
[04/25 21:50:01    219s] [NR-eGR] Rule id: 0  Nets: 29385
[04/25 21:50:01    219s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:50:01    219s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:50:01    219s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:50:01    219s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:50:01    219s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:50:01    219s] [NR-eGR] ========================================
[04/25 21:50:01    219s] [NR-eGR] 
[04/25 21:50:01    219s] (I)      =============== Blocked Tracks ===============
[04/25 21:50:01    219s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:01    219s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:50:01    219s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:01    219s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:50:01    219s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:50:01    219s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:50:01    219s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:50:01    219s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:50:01    219s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:50:01    219s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:50:01    219s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:50:01    219s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:50:01    219s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:50:01    219s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:50:01    219s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:01    219s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2387.92 MB )
[04/25 21:50:01    219s] (I)      Reset routing kernel
[04/25 21:50:01    219s] (I)      Started Global Routing ( Curr Mem: 2387.92 MB )
[04/25 21:50:01    219s] (I)      totalPins=89840  totalGlobalPin=84496 (94.05%)
[04/25 21:50:01    219s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1a Route ============
[04/25 21:50:01    219s] [NR-eGR] Layer group 1: route 29385 net(s) in layer range [2, 11]
[04/25 21:50:01    219s] (I)      Usage: 251235 = (121963 H, 129272 V) = (8.61% H, 10.07% V) = (2.086e+05um H, 2.211e+05um V)
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1b Route ============
[04/25 21:50:01    219s] (I)      Usage: 251235 = (121963 H, 129272 V) = (8.61% H, 10.07% V) = (2.086e+05um H, 2.211e+05um V)
[04/25 21:50:01    219s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.296118e+05um
[04/25 21:50:01    219s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:50:01    219s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1c Route ============
[04/25 21:50:01    219s] (I)      Usage: 251235 = (121963 H, 129272 V) = (8.61% H, 10.07% V) = (2.086e+05um H, 2.211e+05um V)
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1d Route ============
[04/25 21:50:01    219s] (I)      Usage: 251235 = (121963 H, 129272 V) = (8.61% H, 10.07% V) = (2.086e+05um H, 2.211e+05um V)
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1e Route ============
[04/25 21:50:01    219s] (I)      Usage: 251235 = (121963 H, 129272 V) = (8.61% H, 10.07% V) = (2.086e+05um H, 2.211e+05um V)
[04/25 21:50:01    219s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.296118e+05um
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] (I)      ============  Phase 1l Route ============
[04/25 21:50:01    219s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:50:01    219s] (I)      Layer  2:     300164    103154        28           0      318470    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  3:     323100     99137         2           0      335241    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  4:     300164     54850         0           0      318470    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  5:     323100     23584         0           0      335241    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  6:     300164      6859         0           0      318470    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  7:     323100      2602         0           0      335241    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  8:     300164       211         0           0      318470    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:50:01    219s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:50:01    219s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:50:01    219s] (I)      Total:       2716055    290397        30        6329     2869998    ( 0.22%) 
[04/25 21:50:01    219s] (I)      
[04/25 21:50:01    219s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:50:01    219s] [NR-eGR]                        OverCon           OverCon            
[04/25 21:50:01    219s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/25 21:50:01    219s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/25 21:50:01    219s] [NR-eGR] ---------------------------------------------------------------
[04/25 21:50:01    219s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal2 ( 2)        21( 0.06%)         1( 0.00%)   ( 0.06%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:01    219s] [NR-eGR] ---------------------------------------------------------------
[04/25 21:50:01    219s] [NR-eGR]        Total        23( 0.01%)         1( 0.00%)   ( 0.01%) 
[04/25 21:50:01    219s] [NR-eGR] 
[04/25 21:50:01    219s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2393.92 MB )
[04/25 21:50:01    219s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:50:01    219s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:50:01    219s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2393.9M
[04/25 21:50:01    219s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.540, REAL:0.556, MEM:2393.9M, EPOCH TIME: 1745632201.434307
[04/25 21:50:01    219s] OPERPROF: Starting HotSpotCal at level 1, MEM:2393.9M, EPOCH TIME: 1745632201.434368
[04/25 21:50:01    219s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:01    219s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:50:01    219s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:01    219s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:50:01    219s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:01    219s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:50:01    219s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:50:01    219s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2393.9M, EPOCH TIME: 1745632201.437812
[04/25 21:50:01    219s] 
[04/25 21:50:01    219s] === incrementalPlace Internal Loop 1 ===
[04/25 21:50:01    219s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/25 21:50:01    219s] OPERPROF: Starting IPInitSPData at level 1, MEM:2393.9M, EPOCH TIME: 1745632201.438564
[04/25 21:50:01    219s] Processing tracks to init pin-track alignment.
[04/25 21:50:01    219s] z: 2, totalTracks: 1
[04/25 21:50:01    219s] z: 4, totalTracks: 1
[04/25 21:50:01    219s] z: 6, totalTracks: 1
[04/25 21:50:01    219s] z: 8, totalTracks: 1
[04/25 21:50:01    219s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:50:01    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2393.9M, EPOCH TIME: 1745632201.453337
[04/25 21:50:01    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:01    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:01    219s] 
[04/25 21:50:01    219s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:01    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2393.9M, EPOCH TIME: 1745632201.483277
[04/25 21:50:01    219s] OPERPROF:   Starting post-place ADS at level 2, MEM:2393.9M, EPOCH TIME: 1745632201.483385
[04/25 21:50:01    219s] ADSU 0.658 -> 0.658. site 284830.000 -> 284830.000. GS 13.680
[04/25 21:50:01    219s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.043, MEM:2393.9M, EPOCH TIME: 1745632201.526551
[04/25 21:50:01    219s] OPERPROF:   Starting spMPad at level 2, MEM:2382.9M, EPOCH TIME: 1745632201.528649
[04/25 21:50:01    219s] OPERPROF:     Starting spContextMPad at level 3, MEM:2382.9M, EPOCH TIME: 1745632201.529636
[04/25 21:50:01    219s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2382.9M, EPOCH TIME: 1745632201.529687
[04/25 21:50:01    219s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:2382.9M, EPOCH TIME: 1745632201.534450
[04/25 21:50:01    219s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2382.9M, EPOCH TIME: 1745632201.540586
[04/25 21:50:01    219s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2382.9M, EPOCH TIME: 1745632201.541379
[04/25 21:50:01    219s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2382.9M, EPOCH TIME: 1745632201.542809
[04/25 21:50:01    219s] no activity file in design. spp won't run.
[04/25 21:50:01    219s] [spp] 0
[04/25 21:50:01    219s] [adp] 0:1:1:3
[04/25 21:50:01    219s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:2382.9M, EPOCH TIME: 1745632201.547880
[04/25 21:50:01    219s] SP #FI/SF FL/PI 0/0 25260/0
[04/25 21:50:01    219s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.113, MEM:2382.9M, EPOCH TIME: 1745632201.551310
[04/25 21:50:01    219s] PP off. flexM 0
[04/25 21:50:01    219s] OPERPROF: Starting CDPad at level 1, MEM:2386.2M, EPOCH TIME: 1745632201.569531
[04/25 21:50:01    219s] 3DP is on.
[04/25 21:50:01    219s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[04/25 21:50:01    219s] design sh 0.140. rd 0.200
[04/25 21:50:01    219s] design sh 0.140. rd 0.200
[04/25 21:50:01    219s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/25 21:50:01    219s] design sh 0.139. rd 0.200
[04/25 21:50:01    220s] CDPadU 0.863 -> 0.733. R=0.657, N=25260, GS=1.710
[04/25 21:50:01    220s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.256, MEM:2396.1M, EPOCH TIME: 1745632201.825320
[04/25 21:50:01    220s] OPERPROF: Starting InitSKP at level 1, MEM:2396.1M, EPOCH TIME: 1745632201.825526
[04/25 21:50:01    220s] no activity file in design. spp won't run.
[04/25 21:50:02    220s] no activity file in design. spp won't run.
[04/25 21:50:04    222s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:03.0)***
[04/25 21:50:04    222s] OPERPROF: Finished InitSKP at level 1, CPU:2.350, REAL:2.352, MEM:2424.1M, EPOCH TIME: 1745632204.177165
[04/25 21:50:04    222s] NP #FI/FS/SF FL/PI: 0/0/0 25260/0
[04/25 21:50:04    222s] no activity file in design. spp won't run.
[04/25 21:50:04    222s] 
[04/25 21:50:04    222s] AB Est...
[04/25 21:50:04    222s] OPERPROF: Starting npPlace at level 1, MEM:2434.7M, EPOCH TIME: 1745632204.275502
[04/25 21:50:04    222s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.060, MEM:2481.0M, EPOCH TIME: 1745632204.335464
[04/25 21:50:04    222s] Iteration  4: Skipped, with CDP Off
[04/25 21:50:04    222s] 
[04/25 21:50:04    222s] AB Est...
[04/25 21:50:04    222s] OPERPROF: Starting npPlace at level 1, MEM:2481.0M, EPOCH TIME: 1745632204.392300
[04/25 21:50:04    222s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.046, MEM:2481.0M, EPOCH TIME: 1745632204.438285
[04/25 21:50:04    222s] Iteration  5: Skipped, with CDP Off
[04/25 21:50:04    222s] 
[04/25 21:50:04    222s] AB Est...
[04/25 21:50:04    222s] OPERPROF: Starting npPlace at level 1, MEM:2481.0M, EPOCH TIME: 1745632204.494423
[04/25 21:50:04    222s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.048, MEM:2481.0M, EPOCH TIME: 1745632204.541982
[04/25 21:50:04    222s] Iteration  6: Skipped, with CDP Off
[04/25 21:50:04    223s] OPERPROF: Starting npPlace at level 1, MEM:2481.0M, EPOCH TIME: 1745632204.691815
[04/25 21:50:07    226s] Iteration  7: Total net bbox = 3.380e+05 (1.60e+05 1.78e+05)
[04/25 21:50:07    226s]               Est.  stn bbox = 4.186e+05 (2.05e+05 2.13e+05)
[04/25 21:50:07    226s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 2533.1M
[04/25 21:50:07    226s] OPERPROF: Finished npPlace at level 1, CPU:3.280, REAL:3.295, MEM:2533.1M, EPOCH TIME: 1745632207.986429
[04/25 21:50:08    226s] no activity file in design. spp won't run.
[04/25 21:50:08    226s] NP #FI/FS/SF FL/PI: 0/0/0 25260/0
[04/25 21:50:08    226s] no activity file in design. spp won't run.
[04/25 21:50:08    226s] OPERPROF: Starting npPlace at level 1, MEM:2517.1M, EPOCH TIME: 1745632208.225148
[04/25 21:50:14    233s] Iteration  8: Total net bbox = 3.446e+05 (1.63e+05 1.82e+05)
[04/25 21:50:14    233s]               Est.  stn bbox = 4.255e+05 (2.09e+05 2.17e+05)
[04/25 21:50:14    233s]               cpu = 0:00:06.7 real = 0:00:06.0 mem = 2500.1M
[04/25 21:50:14    233s] OPERPROF: Finished npPlace at level 1, CPU:6.760, REAL:6.727, MEM:2500.1M, EPOCH TIME: 1745632214.952256
[04/25 21:50:15    233s] Legalizing MH Cells... 0 / 0 (level 6)
[04/25 21:50:15    233s] No instances found in the vector
[04/25 21:50:15    233s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2500.1M, DRC: 0)
[04/25 21:50:15    233s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:50:15    233s] no activity file in design. spp won't run.
[04/25 21:50:15    233s] NP #FI/FS/SF FL/PI: 0/0/0 25260/0
[04/25 21:50:15    233s] no activity file in design. spp won't run.
[04/25 21:50:15    233s] OPERPROF: Starting npPlace at level 1, MEM:2500.1M, EPOCH TIME: 1745632215.202178
[04/25 21:50:25    243s] Iteration  9: Total net bbox = 3.477e+05 (1.64e+05 1.83e+05)
[04/25 21:50:25    243s]               Est.  stn bbox = 4.284e+05 (2.10e+05 2.18e+05)
[04/25 21:50:25    243s]               cpu = 0:00:10.1 real = 0:00:10.0 mem = 2502.4M
[04/25 21:50:25    243s] OPERPROF: Finished npPlace at level 1, CPU:10.170, REAL:10.174, MEM:2502.4M, EPOCH TIME: 1745632225.375723
[04/25 21:50:25    243s] Legalizing MH Cells... 0 / 0 (level 7)
[04/25 21:50:25    243s] No instances found in the vector
[04/25 21:50:25    243s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2502.4M, DRC: 0)
[04/25 21:50:25    243s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:50:25    243s] no activity file in design. spp won't run.
[04/25 21:50:25    243s] NP #FI/FS/SF FL/PI: 0/0/0 25260/0
[04/25 21:50:25    243s] no activity file in design. spp won't run.
[04/25 21:50:25    244s] OPERPROF: Starting npPlace at level 1, MEM:2502.4M, EPOCH TIME: 1745632225.670662
[04/25 21:50:25    244s] Starting Early Global Route supply map. mem = 2511.6M
[04/25 21:50:25    244s] (I)      ==================== Layers =====================
[04/25 21:50:25    244s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:25    244s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:50:25    244s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:25    244s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:50:25    244s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:50:25    244s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:25    244s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:50:25    244s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:50:25    244s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:50:25    244s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:50:25    244s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:50:25    244s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:50:25    244s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:50:25    244s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:50:25    244s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:50:25    244s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:50:25    244s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:50:25    244s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:50:25    244s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:50:25    244s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:50:25    244s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:25    244s] Finished Early Global Route supply map. mem = 2531.1M
[04/25 21:50:42    260s] Iteration 10: Total net bbox = 3.662e+05 (1.74e+05 1.92e+05)
[04/25 21:50:42    260s]               Est.  stn bbox = 4.465e+05 (2.19e+05 2.27e+05)
[04/25 21:50:42    260s]               cpu = 0:00:16.5 real = 0:00:17.0 mem = 2534.4M
[04/25 21:50:42    260s] OPERPROF: Finished npPlace at level 1, CPU:16.560, REAL:16.574, MEM:2534.4M, EPOCH TIME: 1745632242.244205
[04/25 21:50:42    260s] Legalizing MH Cells... 0 / 0 (level 8)
[04/25 21:50:42    260s] No instances found in the vector
[04/25 21:50:42    260s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2534.4M, DRC: 0)
[04/25 21:50:42    260s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:50:42    260s] no activity file in design. spp won't run.
[04/25 21:50:42    260s] NP #FI/FS/SF FL/PI: 0/0/0 25260/0
[04/25 21:50:42    260s] no activity file in design. spp won't run.
[04/25 21:50:42    260s] OPERPROF: Starting npPlace at level 1, MEM:2534.4M, EPOCH TIME: 1745632242.483620
[04/25 21:50:42    260s] GP RA stats: MHOnly 0 nrInst 25260 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 21:50:46    265s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2539.4M, EPOCH TIME: 1745632246.675784
[04/25 21:50:46    265s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2539.4M, EPOCH TIME: 1745632246.676004
[04/25 21:50:46    265s] Iteration 11: Total net bbox = 3.667e+05 (1.76e+05 1.91e+05)
[04/25 21:50:46    265s]               Est.  stn bbox = 4.468e+05 (2.21e+05 2.26e+05)
[04/25 21:50:46    265s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2539.4M
[04/25 21:50:46    265s] OPERPROF: Finished npPlace at level 1, CPU:4.230, REAL:4.197, MEM:2539.4M, EPOCH TIME: 1745632246.680943
[04/25 21:50:46    265s] Legalizing MH Cells... 0 / 0 (level 9)
[04/25 21:50:46    265s] No instances found in the vector
[04/25 21:50:46    265s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2523.4M, DRC: 0)
[04/25 21:50:46    265s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:50:46    265s] Move report: Timing Driven Placement moves 25260 insts, mean move: 8.84 um, max move: 123.99 um 
[04/25 21:50:46    265s] 	Max move on inst (systolic/FE_OFC27_n_0): (136.20, 25.46) --> (154.16, 131.49)
[04/25 21:50:46    265s] no activity file in design. spp won't run.
[04/25 21:50:46    265s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2523.4M, EPOCH TIME: 1745632246.751912
[04/25 21:50:46    265s] Saved padding area to DB
[04/25 21:50:46    265s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2523.4M, EPOCH TIME: 1745632246.753607
[04/25 21:50:46    265s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2523.4M, EPOCH TIME: 1745632246.756476
[04/25 21:50:46    265s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2523.4M, EPOCH TIME: 1745632246.760295
[04/25 21:50:46    265s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:50:46    265s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.003, MEM:2523.4M, EPOCH TIME: 1745632246.763477
[04/25 21:50:46    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2523.4M, EPOCH TIME: 1745632246.766659
[04/25 21:50:46    265s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1745632246.766869
[04/25 21:50:46    265s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.017, MEM:2523.4M, EPOCH TIME: 1745632246.769170
[04/25 21:50:46    265s] 
[04/25 21:50:46    265s] Finished Incremental Placement (cpu=0:00:45.4, real=0:00:45.0, mem=2523.4M)
[04/25 21:50:46    265s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 21:50:46    265s] Type 'man IMPSP-9025' for more detail.
[04/25 21:50:46    265s] CongRepair sets shifter mode to gplace
[04/25 21:50:46    265s] TDRefine: refinePlace mode is spiral
[04/25 21:50:46    265s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2523.4M, EPOCH TIME: 1745632246.781042
[04/25 21:50:46    265s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2523.4M, EPOCH TIME: 1745632246.781194
[04/25 21:50:46    265s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2523.4M, EPOCH TIME: 1745632246.781277
[04/25 21:50:46    265s] Processing tracks to init pin-track alignment.
[04/25 21:50:46    265s] z: 2, totalTracks: 1
[04/25 21:50:46    265s] z: 4, totalTracks: 1
[04/25 21:50:46    265s] z: 6, totalTracks: 1
[04/25 21:50:46    265s] z: 8, totalTracks: 1
[04/25 21:50:46    265s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:50:46    265s] All LLGs are deleted
[04/25 21:50:46    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2523.4M, EPOCH TIME: 1745632246.791747
[04/25 21:50:46    265s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1745632246.792036
[04/25 21:50:46    265s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2523.4M, EPOCH TIME: 1745632246.796927
[04/25 21:50:46    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:46    265s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2523.4M, EPOCH TIME: 1745632246.798545
[04/25 21:50:46    265s] Max number of tech site patterns supported in site array is 256.
[04/25 21:50:46    265s] Core basic site is CoreSite
[04/25 21:50:46    265s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2523.4M, EPOCH TIME: 1745632246.822702
[04/25 21:50:46    265s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:50:46    265s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:50:46    265s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.013, MEM:2523.4M, EPOCH TIME: 1745632246.835477
[04/25 21:50:46    265s] Fast DP-INIT is on for default
[04/25 21:50:46    265s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:50:46    265s] Atter site array init, number of instance map data is 0.
[04/25 21:50:46    265s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.042, MEM:2523.4M, EPOCH TIME: 1745632246.840486
[04/25 21:50:46    265s] 
[04/25 21:50:46    265s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:46    265s] OPERPROF:         Starting CMU at level 5, MEM:2523.4M, EPOCH TIME: 1745632246.842768
[04/25 21:50:46    265s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2523.4M, EPOCH TIME: 1745632246.844533
[04/25 21:50:46    265s] 
[04/25 21:50:46    265s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:50:46    265s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.050, MEM:2523.4M, EPOCH TIME: 1745632246.846697
[04/25 21:50:46    265s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2523.4M, EPOCH TIME: 1745632246.846757
[04/25 21:50:46    265s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1745632246.847027
[04/25 21:50:46    265s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2523.4MB).
[04/25 21:50:46    265s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.069, MEM:2523.4M, EPOCH TIME: 1745632246.850149
[04/25 21:50:46    265s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.069, MEM:2523.4M, EPOCH TIME: 1745632246.850194
[04/25 21:50:46    265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.2
[04/25 21:50:46    265s] OPERPROF:   Starting RefinePlace at level 2, MEM:2523.4M, EPOCH TIME: 1745632246.850272
[04/25 21:50:46    265s] *** Starting place_detail (0:04:25 mem=2523.4M) ***
[04/25 21:50:46    265s] Total net bbox length = 3.778e+05 (1.843e+05 1.935e+05) (ext = 1.794e+04)
[04/25 21:50:46    265s] 
[04/25 21:50:46    265s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:46    265s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:50:46    265s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:46    265s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:46    265s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2523.4M, EPOCH TIME: 1745632246.878813
[04/25 21:50:46    265s] Starting refinePlace ...
[04/25 21:50:46    265s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:46    265s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:46    265s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2523.4M, EPOCH TIME: 1745632246.923401
[04/25 21:50:46    265s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:50:46    265s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2523.4M, EPOCH TIME: 1745632246.923560
[04/25 21:50:46    265s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1745632246.923887
[04/25 21:50:46    265s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2523.4M, EPOCH TIME: 1745632246.923936
[04/25 21:50:46    265s] DDP markSite nrRow 182 nrJob 182
[04/25 21:50:46    265s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2523.4M, EPOCH TIME: 1745632246.924508
[04/25 21:50:46    265s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2523.4M, EPOCH TIME: 1745632246.924558
[04/25 21:50:46    265s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:50:46    265s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2523.4M, EPOCH TIME: 1745632246.944681
[04/25 21:50:46    265s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2523.4M, EPOCH TIME: 1745632246.944757
[04/25 21:50:46    265s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.004, MEM:2523.4M, EPOCH TIME: 1745632246.948274
[04/25 21:50:46    265s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:50:46    265s]  ** Cut row section real time 0:00:00.0.
[04/25 21:50:46    265s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.004, MEM:2523.4M, EPOCH TIME: 1745632246.948398
[04/25 21:50:47    265s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:50:47    265s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2523.4MB) @(0:04:25 - 0:04:26).
[04/25 21:50:47    265s] Move report: preRPlace moves 25259 insts, mean move: 0.13 um, max move: 1.44 um 
[04/25 21:50:47    265s] 	Max move on inst (write_out/FE_OFC3513_n_693): (259.39, 138.97) --> (258.60, 138.32)
[04/25 21:50:47    265s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[04/25 21:50:47    265s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:50:47    265s] Placement tweakage begins.
[04/25 21:50:47    265s] wire length = 4.329e+05
[04/25 21:50:48    266s] wire length = 4.289e+05
[04/25 21:50:48    266s] Placement tweakage ends.
[04/25 21:50:48    266s] Move report: tweak moves 6198 insts, mean move: 1.87 um, max move: 32.20 um 
[04/25 21:50:48    266s] 	Max move on inst (systolic/FE_OFC3970_add_103_51_I4_I2_n_0): (228.00, 104.12) --> (260.20, 104.12)
[04/25 21:50:48    266s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=2534.4MB) @(0:04:26 - 0:04:27).
[04/25 21:50:48    266s] 
[04/25 21:50:48    266s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:50:49    267s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:50:49    267s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:50:49    267s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:50:49    267s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:50:49    267s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:50:49    267s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2502.3MB) @(0:04:27 - 0:04:28).
[04/25 21:50:49    267s] Move report: Detail placement moves 25259 insts, mean move: 0.57 um, max move: 32.32 um 
[04/25 21:50:49    267s] 	Max move on inst (systolic/FE_OFC3970_add_103_51_I4_I2_n_0): (227.90, 104.10) --> (260.20, 104.12)
[04/25 21:50:49    267s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2502.3MB
[04/25 21:50:49    267s] Statistics of distance of Instance movement in refine placement:
[04/25 21:50:49    267s]   maximum (X+Y) =        32.32 um
[04/25 21:50:49    267s]   inst (systolic/FE_OFC3970_add_103_51_I4_I2_n_0) with max move: (227.9, 104.103) -> (260.2, 104.12)
[04/25 21:50:49    267s]   mean    (X+Y) =         0.57 um
[04/25 21:50:49    267s] Total instances flipped for legalization: 1
[04/25 21:50:49    267s] Summary Report:
[04/25 21:50:49    267s] Instances move: 25259 (out of 25260 movable)
[04/25 21:50:49    267s] Instances flipped: 1
[04/25 21:50:49    267s] Mean displacement: 0.57 um
[04/25 21:50:49    267s] Max displacement: 32.32 um (Instance: systolic/FE_OFC3970_add_103_51_I4_I2_n_0) (227.9, 104.103) -> (260.2, 104.12)
[04/25 21:50:49    267s] Total instances moved : 25259
[04/25 21:50:49    267s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[04/25 21:50:49    267s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.460, REAL:2.453, MEM:2502.3M, EPOCH TIME: 1745632249.331363
[04/25 21:50:49    267s] Total net bbox length = 3.757e+05 (1.820e+05 1.937e+05) (ext = 1.783e+04)
[04/25 21:50:49    267s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2502.3MB
[04/25 21:50:49    267s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2502.3MB) @(0:04:25 - 0:04:28).
[04/25 21:50:49    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.2
[04/25 21:50:49    267s] *** Finished place_detail (0:04:28 mem=2502.3M) ***
[04/25 21:50:49    267s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.500, REAL:2.489, MEM:2502.3M, EPOCH TIME: 1745632249.338917
[04/25 21:50:49    267s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2502.3M, EPOCH TIME: 1745632249.338988
[04/25 21:50:49    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25260).
[04/25 21:50:49    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:49    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:49    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:49    267s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.074, MEM:2448.3M, EPOCH TIME: 1745632249.413430
[04/25 21:50:49    267s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.650, REAL:2.633, MEM:2448.3M, EPOCH TIME: 1745632249.413634
[04/25 21:50:49    267s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2448.3M, EPOCH TIME: 1745632249.414334
[04/25 21:50:49    267s] Starting Early Global Route congestion estimation: mem = 2448.3M
[04/25 21:50:49    267s] (I)      ==================== Layers =====================
[04/25 21:50:49    267s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:49    267s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:50:49    267s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:49    267s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:50:49    267s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:50:49    267s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:49    267s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:50:49    267s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:50:49    267s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:50:49    267s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:50:49    267s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:50:49    267s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:50:49    267s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:50:49    267s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:50:49    267s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:50:49    267s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:50:49    267s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:50:49    267s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:50:49    267s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:50:49    267s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:50:49    267s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:50:49    267s] (I)      Started Import and model ( Curr Mem: 2448.35 MB )
[04/25 21:50:49    267s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:50:49    267s] (I)      == Non-default Options ==
[04/25 21:50:49    267s] (I)      Maximum routing layer                              : 11
[04/25 21:50:49    267s] (I)      Number of threads                                  : 1
[04/25 21:50:49    267s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:50:49    267s] (I)      Method to set GCell size                           : row
[04/25 21:50:49    267s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:50:49    267s] (I)      Use row-based GCell size
[04/25 21:50:49    267s] (I)      Use row-based GCell align
[04/25 21:50:49    267s] (I)      layer 0 area = 80000
[04/25 21:50:49    267s] (I)      layer 1 area = 80000
[04/25 21:50:49    267s] (I)      layer 2 area = 80000
[04/25 21:50:49    267s] (I)      layer 3 area = 80000
[04/25 21:50:49    267s] (I)      layer 4 area = 80000
[04/25 21:50:49    267s] (I)      layer 5 area = 80000
[04/25 21:50:49    267s] (I)      layer 6 area = 80000
[04/25 21:50:49    267s] (I)      layer 7 area = 80000
[04/25 21:50:49    267s] (I)      layer 8 area = 80000
[04/25 21:50:49    267s] (I)      layer 9 area = 400000
[04/25 21:50:49    267s] (I)      layer 10 area = 400000
[04/25 21:50:49    267s] (I)      GCell unit size   : 3420
[04/25 21:50:49    267s] (I)      GCell multiplier  : 1
[04/25 21:50:49    267s] (I)      GCell row height  : 3420
[04/25 21:50:49    267s] (I)      Actual row height : 3420
[04/25 21:50:49    267s] (I)      GCell align ref   : 20000 20140
[04/25 21:50:49    267s] [NR-eGR] Track table information for default rule: 
[04/25 21:50:49    267s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:50:49    267s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:50:49    267s] (I)      ==================== Default via =====================
[04/25 21:50:49    267s] (I)      +----+------------------+----------------------------+
[04/25 21:50:49    267s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:50:49    267s] (I)      +----+------------------+----------------------------+
[04/25 21:50:49    267s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:50:49    267s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:50:49    267s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:50:49    267s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:50:49    267s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:50:49    267s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:50:49    267s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:50:49    267s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:50:49    267s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:50:49    267s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:50:49    267s] (I)      +----+------------------+----------------------------+
[04/25 21:50:49    267s] [NR-eGR] Read 201300 PG shapes
[04/25 21:50:49    267s] [NR-eGR] Read 0 clock shapes
[04/25 21:50:49    267s] [NR-eGR] Read 0 other shapes
[04/25 21:50:49    267s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:50:49    267s] [NR-eGR] #Instance Blockages : 0
[04/25 21:50:49    267s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:50:49    267s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:50:49    267s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:50:49    267s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:50:49    267s] [NR-eGR] #Other Blockages    : 0
[04/25 21:50:49    267s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:50:49    267s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:50:49    267s] [NR-eGR] Read 29423 nets ( ignored 0 )
[04/25 21:50:49    267s] (I)      early_global_route_priority property id does not exist.
[04/25 21:50:49    267s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:50:49    267s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:50:49    267s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:50:49    267s] (I)      Number of ignored nets                =      0
[04/25 21:50:49    267s] (I)      Number of connected nets              =      0
[04/25 21:50:49    267s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:50:49    267s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:50:49    267s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:50:49    267s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:50:49    267s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:50:49    267s] (I)      Ndr track 0 does not exist
[04/25 21:50:49    267s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:50:49    267s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:50:49    267s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:50:49    267s] (I)      Site width          :   400  (dbu)
[04/25 21:50:49    267s] (I)      Row height          :  3420  (dbu)
[04/25 21:50:49    267s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:50:49    267s] (I)      GCell width         :  3420  (dbu)
[04/25 21:50:49    267s] (I)      GCell height        :  3420  (dbu)
[04/25 21:50:49    267s] (I)      Grid                :   194   193    11
[04/25 21:50:49    267s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:50:49    267s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:50:49    267s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:50:49    267s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:50:49    267s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:50:49    267s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:50:49    267s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:50:49    267s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:50:49    267s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:50:49    267s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:50:49    267s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:50:49    267s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:50:49    267s] (I)      --------------------------------------------------------
[04/25 21:50:49    267s] 
[04/25 21:50:49    267s] [NR-eGR] ============ Routing rule table ============
[04/25 21:50:49    267s] [NR-eGR] Rule id: 0  Nets: 29423
[04/25 21:50:49    267s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:50:49    267s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:50:49    267s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:50:49    267s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:50:49    267s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:50:49    267s] [NR-eGR] ========================================
[04/25 21:50:49    267s] [NR-eGR] 
[04/25 21:50:49    267s] (I)      =============== Blocked Tracks ===============
[04/25 21:50:49    267s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:49    267s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:50:49    267s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:49    267s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:50:49    267s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:50:49    267s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:50:49    267s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:50:49    267s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:50:49    267s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:50:49    267s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:50:49    267s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:50:49    267s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:50:49    267s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:50:49    267s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:50:49    267s] (I)      +-------+---------+----------+---------------+
[04/25 21:50:49    267s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2461.22 MB )
[04/25 21:50:49    267s] (I)      Reset routing kernel
[04/25 21:50:49    267s] (I)      Started Global Routing ( Curr Mem: 2461.22 MB )
[04/25 21:50:49    268s] (I)      totalPins=89916  totalGlobalPin=85515 (95.11%)
[04/25 21:50:49    268s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1a Route ============
[04/25 21:50:49    268s] [NR-eGR] Layer group 1: route 29423 net(s) in layer range [2, 11]
[04/25 21:50:49    268s] (I)      Usage: 243278 = (118327 H, 124951 V) = (8.35% H, 9.73% V) = (2.023e+05um H, 2.137e+05um V)
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1b Route ============
[04/25 21:50:49    268s] (I)      Usage: 243278 = (118327 H, 124951 V) = (8.35% H, 9.73% V) = (2.023e+05um H, 2.137e+05um V)
[04/25 21:50:49    268s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160054e+05um
[04/25 21:50:49    268s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:50:49    268s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1c Route ============
[04/25 21:50:49    268s] (I)      Usage: 243278 = (118327 H, 124951 V) = (8.35% H, 9.73% V) = (2.023e+05um H, 2.137e+05um V)
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1d Route ============
[04/25 21:50:49    268s] (I)      Usage: 243278 = (118327 H, 124951 V) = (8.35% H, 9.73% V) = (2.023e+05um H, 2.137e+05um V)
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1e Route ============
[04/25 21:50:49    268s] (I)      Usage: 243278 = (118327 H, 124951 V) = (8.35% H, 9.73% V) = (2.023e+05um H, 2.137e+05um V)
[04/25 21:50:49    268s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160054e+05um
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] (I)      ============  Phase 1l Route ============
[04/25 21:50:49    268s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:50:49    268s] (I)      Layer  2:     300164    100631         7           0      318470    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  3:     323100     95450         0           0      335241    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  4:     300164     54636         0           0      318470    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  5:     323100     23370         0           0      335241    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  6:     300164      5412         0           0      318470    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  7:     323100      2978         0           0      335241    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  8:     300164         0         0           0      318470    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:50:49    268s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:50:49    268s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:50:49    268s] (I)      Total:       2716055    282477         7        6329     2869998    ( 0.22%) 
[04/25 21:50:49    268s] (I)      
[04/25 21:50:49    268s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:50:49    268s] [NR-eGR]                        OverCon            
[04/25 21:50:49    268s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:50:49    268s] [NR-eGR]        Layer               (1)    OverCon
[04/25 21:50:49    268s] [NR-eGR] ----------------------------------------------
[04/25 21:50:49    268s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal2 ( 2)         7( 0.02%)   ( 0.02%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR] ----------------------------------------------
[04/25 21:50:49    268s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[04/25 21:50:49    268s] [NR-eGR] 
[04/25 21:50:49    268s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2469.23 MB )
[04/25 21:50:49    268s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:50:49    268s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:50:49    268s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 2469.2M
[04/25 21:50:49    268s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.530, REAL:0.546, MEM:2469.2M, EPOCH TIME: 1745632249.960073
[04/25 21:50:49    268s] OPERPROF: Starting HotSpotCal at level 1, MEM:2469.2M, EPOCH TIME: 1745632249.960131
[04/25 21:50:49    268s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:49    268s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:50:49    268s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:49    268s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:50:49    268s] [hotspot] +------------+---------------+---------------+
[04/25 21:50:49    268s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:50:49    268s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:50:49    268s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2485.2M, EPOCH TIME: 1745632249.963821
[04/25 21:50:49    268s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2485.2M, EPOCH TIME: 1745632249.965596
[04/25 21:50:49    268s] Starting Early Global Route wiring: mem = 2485.2M
[04/25 21:50:50    268s] (I)      ============= Track Assignment ============
[04/25 21:50:50    268s] (I)      Started Track Assignment (1T) ( Curr Mem: 2485.23 MB )
[04/25 21:50:50    268s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:50:50    268s] (I)      Run Multi-thread track assignment
[04/25 21:50:50    268s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2485.23 MB )
[04/25 21:50:50    268s] (I)      Started Export ( Curr Mem: 2485.23 MB )
[04/25 21:50:50    268s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:50:50    268s] [NR-eGR] -------------------------------------
[04/25 21:50:50    268s] [NR-eGR]  Metal1   (1H)             0   89357 
[04/25 21:50:50    268s] [NR-eGR]  Metal2   (2V)        128762  130712 
[04/25 21:50:50    268s] [NR-eGR]  Metal3   (3H)        165819   10794 
[04/25 21:50:50    268s] [NR-eGR]  Metal4   (4V)         92131    3397 
[04/25 21:50:50    268s] [NR-eGR]  Metal5   (5H)         39823     545 
[04/25 21:50:50    268s] [NR-eGR]  Metal6   (6V)          9198     186 
[04/25 21:50:50    268s] [NR-eGR]  Metal7   (7H)          5112       0 
[04/25 21:50:50    268s] [NR-eGR]  Metal8   (8V)             0       0 
[04/25 21:50:50    268s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:50:50    268s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:50:50    268s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:50:50    268s] [NR-eGR] -------------------------------------
[04/25 21:50:50    268s] [NR-eGR]           Total       440845  234991 
[04/25 21:50:50    268s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:50:50    268s] [NR-eGR] Total half perimeter of net bounding box: 375680um
[04/25 21:50:50    268s] [NR-eGR] Total length: 440845um, number of vias: 234991
[04/25 21:50:50    268s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:50:50    268s] [NR-eGR] Total eGR-routed clock nets wire length: 10468um, number of vias: 8117
[04/25 21:50:50    268s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:50:50    268s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2485.23 MB )
[04/25 21:50:50    268s] Early Global Route wiring runtime: 0.56 seconds, mem = 2475.2M
[04/25 21:50:50    268s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.560, REAL:0.558, MEM:2475.2M, EPOCH TIME: 1745632250.523211
[04/25 21:50:50    268s] SKP cleared!
[04/25 21:50:50    268s] 0 delay mode for cte disabled.
[04/25 21:50:50    268s] 
[04/25 21:50:50    268s] *** Finished incrementalPlace (cpu=0:00:50.2, real=0:00:50.0)***
[04/25 21:50:50    268s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2475.2M, EPOCH TIME: 1745632250.545779
[04/25 21:50:50    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:50    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:50    268s] All LLGs are deleted
[04/25 21:50:50    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:50    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:50    268s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2475.2M, EPOCH TIME: 1745632250.545948
[04/25 21:50:50    268s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2475.2M, EPOCH TIME: 1745632250.546006
[04/25 21:50:50    268s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:2396.2M, EPOCH TIME: 1745632250.554408
[04/25 21:50:50    268s] Start to check current routing status for nets...
[04/25 21:50:50    269s] All nets are already routed correctly.
[04/25 21:50:50    269s] End to check current routing status for nets (mem=2396.2M)
[04/25 21:50:50    269s] Extraction called for design 'tpu_top' of instances=25260 and nets=29515 using extraction engine 'pre_route' .
[04/25 21:50:50    269s] pre_route RC Extraction called for design tpu_top.
[04/25 21:50:50    269s] RC Extraction called in multi-corner(1) mode.
[04/25 21:50:50    269s] RCMode: PreRoute
[04/25 21:50:50    269s]       RC Corner Indexes            0   
[04/25 21:50:50    269s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:50:50    269s] Resistance Scaling Factor    : 1.00000 
[04/25 21:50:50    269s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:50:50    269s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:50:50    269s] Shrink Factor                : 0.90000
[04/25 21:50:50    269s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:50:50    269s] Using capacitance table file ...
[04/25 21:50:50    269s] 
[04/25 21:50:50    269s] Trim Metal Layers:
[04/25 21:50:50    269s] LayerId::1 widthSet size::4
[04/25 21:50:50    269s] LayerId::2 widthSet size::4
[04/25 21:50:50    269s] LayerId::3 widthSet size::4
[04/25 21:50:50    269s] LayerId::4 widthSet size::4
[04/25 21:50:50    269s] LayerId::5 widthSet size::4
[04/25 21:50:50    269s] LayerId::6 widthSet size::4
[04/25 21:50:50    269s] LayerId::7 widthSet size::5
[04/25 21:50:50    269s] LayerId::8 widthSet size::5
[04/25 21:50:50    269s] LayerId::9 widthSet size::5
[04/25 21:50:50    269s] LayerId::10 widthSet size::4
[04/25 21:50:50    269s] LayerId::11 widthSet size::3
[04/25 21:50:50    269s] eee: pegSigSF::1.070000
[04/25 21:50:50    269s] Updating RC grid for preRoute extraction ...
[04/25 21:50:50    269s] Initializing multi-corner capacitance tables ... 
[04/25 21:50:51    269s] Initializing multi-corner resistance tables ...
[04/25 21:50:51    269s] Creating RPSQ from WeeR and WRes ...
[04/25 21:50:51    269s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:50:51    269s] eee: l::2 avDens::0.228982 usedTrk::7576.681404 availTrk::33088.500000 sigTrk::7576.681404
[04/25 21:50:51    269s] eee: l::3 avDens::0.277268 usedTrk::9806.982678 availTrk::35370.000000 sigTrk::9806.982678
[04/25 21:50:51    269s] eee: l::4 avDens::0.164082 usedTrk::5471.322025 availTrk::33345.000000 sigTrk::5471.322025
[04/25 21:50:51    269s] eee: l::5 avDens::0.081885 usedTrk::2336.169095 availTrk::28530.000000 sigTrk::2336.169095
[04/25 21:50:51    269s] eee: l::6 avDens::0.040330 usedTrk::537.922515 availTrk::13338.000000 sigTrk::537.922515
[04/25 21:50:51    269s] eee: l::7 avDens::0.069194 usedTrk::298.918129 availTrk::4320.000000 sigTrk::298.918129
[04/25 21:50:51    269s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:50:51    269s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:50:51    269s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:50:51    269s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:50:51    269s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:50:51    269s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257289 uaWl=1.000000 uaWlH=0.331781 aWlH=0.000000 lMod=0 pMax=0.833000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:50:51    269s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2396.230M)
[04/25 21:50:51    270s] Compute RC Scale Done ...
[04/25 21:50:51    270s] **opt_design ... cpu = 0:02:00, real = 0:02:15, mem = 1685.3M, totSessionCpu=0:04:30 **
[04/25 21:50:52    270s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:50:52    270s] #################################################################################
[04/25 21:50:52    270s] # Design Stage: PreRoute
[04/25 21:50:52    270s] # Design Name: tpu_top
[04/25 21:50:52    270s] # Design Mode: 45nm
[04/25 21:50:52    270s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:50:52    270s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:50:52    270s] # Signoff Settings: SI Off 
[04/25 21:50:52    270s] #################################################################################
[04/25 21:50:52    271s] Calculate delays in BcWc mode...
[04/25 21:50:52    271s] Topological Sorting (REAL = 0:00:00.0, MEM = 2405.6M, InitMEM = 2405.6M)
[04/25 21:50:52    271s] Start delay calculation (fullDC) (1 T). (MEM=2405.61)
[04/25 21:50:53    271s] End AAE Lib Interpolated Model. (MEM=2405.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:50:57    275s] Total number of fetched objects 29423
[04/25 21:50:57    275s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:50:57    275s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:50:57    275s] End delay calculation. (MEM=2429.29 CPU=0:00:03.6 REAL=0:00:04.0)
[04/25 21:50:57    275s] End delay calculation (fullDC). (MEM=2429.29 CPU=0:00:04.4 REAL=0:00:05.0)
[04/25 21:50:57    275s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 2429.3M) ***
[04/25 21:50:57    276s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:57.6/0:00:57.5 (1.0), totSession cpu/real = 0:04:36.2/0:05:13.6 (0.9), mem = 2429.3M
[04/25 21:50:57    276s] 
[04/25 21:50:57    276s] =============================================================================================
[04/25 21:50:57    276s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.17-s075_1
[04/25 21:50:57    276s] =============================================================================================
[04/25 21:50:57    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:50:57    276s] ---------------------------------------------------------------------------------------------
[04/25 21:50:57    276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:50:57    276s] [ ExtractRC              ]      1   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:50:57    276s] [ TimingUpdate           ]      4   0:00:01.2  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:50:57    276s] [ FullDelayCalc          ]      1   0:00:05.2  (   9.1 % )     0:00:05.2 /  0:00:05.3    1.0
[04/25 21:50:57    276s] [ MISC                   ]          0:00:50.4  (  87.6 % )     0:00:50.4 /  0:00:50.4    1.0
[04/25 21:50:57    276s] ---------------------------------------------------------------------------------------------
[04/25 21:50:57    276s]  IncrReplace #1 TOTAL               0:00:57.5  ( 100.0 % )     0:00:57.5 /  0:00:57.6    1.0
[04/25 21:50:57    276s] ---------------------------------------------------------------------------------------------
[04/25 21:50:57    276s] 
[04/25 21:50:57    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:50:57    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=2429.3M
[04/25 21:50:57    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2429.3M, EPOCH TIME: 1745632257.845282
[04/25 21:50:57    276s] Processing tracks to init pin-track alignment.
[04/25 21:50:57    276s] z: 2, totalTracks: 1
[04/25 21:50:57    276s] z: 4, totalTracks: 1
[04/25 21:50:57    276s] z: 6, totalTracks: 1
[04/25 21:50:57    276s] z: 8, totalTracks: 1
[04/25 21:50:57    276s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:50:57    276s] All LLGs are deleted
[04/25 21:50:57    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:57    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:57    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2429.3M, EPOCH TIME: 1745632257.859398
[04/25 21:50:57    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2429.3M, EPOCH TIME: 1745632257.859707
[04/25 21:50:57    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2429.3M, EPOCH TIME: 1745632257.864714
[04/25 21:50:57    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:57    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:57    276s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2429.3M, EPOCH TIME: 1745632257.866443
[04/25 21:50:57    276s] Max number of tech site patterns supported in site array is 256.
[04/25 21:50:57    276s] Core basic site is CoreSite
[04/25 21:50:57    276s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2429.3M, EPOCH TIME: 1745632257.890630
[04/25 21:50:57    276s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:50:57    276s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:50:57    276s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:2429.3M, EPOCH TIME: 1745632257.904854
[04/25 21:50:57    276s] Fast DP-INIT is on for default
[04/25 21:50:57    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:50:57    276s] Atter site array init, number of instance map data is 0.
[04/25 21:50:57    276s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.044, MEM:2429.3M, EPOCH TIME: 1745632257.910721
[04/25 21:50:57    276s] 
[04/25 21:50:57    276s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:57    276s] OPERPROF:     Starting CMU at level 3, MEM:2429.3M, EPOCH TIME: 1745632257.913000
[04/25 21:50:57    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2429.3M, EPOCH TIME: 1745632257.914624
[04/25 21:50:57    276s] 
[04/25 21:50:57    276s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:50:57    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2429.3M, EPOCH TIME: 1745632257.916758
[04/25 21:50:57    276s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2429.3M, EPOCH TIME: 1745632257.916808
[04/25 21:50:57    276s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2445.3M, EPOCH TIME: 1745632257.917294
[04/25 21:50:57    276s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2445.3MB).
[04/25 21:50:57    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2445.3M, EPOCH TIME: 1745632257.920382
[04/25 21:50:57    276s] TotalInstCnt at PhyDesignMc Initialization: 25260
[04/25 21:50:57    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=2445.3M
[04/25 21:50:57    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2445.3M, EPOCH TIME: 1745632257.952647
[04/25 21:50:57    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:57    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:58    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:58    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:58    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.063, MEM:2394.3M, EPOCH TIME: 1745632258.015189
[04/25 21:50:58    276s] TotalInstCnt at PhyDesignMc Destruction: 25260
[04/25 21:50:58    276s] Current design density = 65.7518519819, current maxLocal density = 0.98, new maxLocal density = 1.2
[04/25 21:50:58    277s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:50:58    277s] Deleting Lib Analyzer.
[04/25 21:50:58    277s] Begin: GigaOpt DRV Optimization
[04/25 21:50:58    277s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:50:58    277s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:50:58    277s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:37.3/0:05:14.7 (0.9), mem = 2394.3M
[04/25 21:50:58    277s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:50:58    277s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:50:58    277s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:50:58    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.8
[04/25 21:50:58    277s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:50:58    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2394.3M
[04/25 21:50:58    277s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:50:58    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2394.3M, EPOCH TIME: 1745632258.983618
[04/25 21:50:58    277s] Processing tracks to init pin-track alignment.
[04/25 21:50:58    277s] z: 2, totalTracks: 1
[04/25 21:50:58    277s] z: 4, totalTracks: 1
[04/25 21:50:58    277s] z: 6, totalTracks: 1
[04/25 21:50:58    277s] z: 8, totalTracks: 1
[04/25 21:50:58    277s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:50:58    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2394.3M, EPOCH TIME: 1745632258.998129
[04/25 21:50:58    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:58    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:50:59    277s] 
[04/25 21:50:59    277s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:50:59    277s] OPERPROF:     Starting CMU at level 3, MEM:2394.3M, EPOCH TIME: 1745632259.027345
[04/25 21:50:59    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2394.3M, EPOCH TIME: 1745632259.029129
[04/25 21:50:59    277s] 
[04/25 21:50:59    277s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:50:59    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2394.3M, EPOCH TIME: 1745632259.031362
[04/25 21:50:59    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2394.3M, EPOCH TIME: 1745632259.031422
[04/25 21:50:59    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2394.3M, EPOCH TIME: 1745632259.031737
[04/25 21:50:59    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2394.3MB).
[04/25 21:50:59    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2394.3M, EPOCH TIME: 1745632259.034988
[04/25 21:50:59    277s] TotalInstCnt at PhyDesignMc Initialization: 25260
[04/25 21:50:59    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:38 mem=2394.3M
[04/25 21:50:59    277s] ### Creating RouteCongInterface, started
[04/25 21:50:59    277s] 
[04/25 21:50:59    277s] Creating Lib Analyzer ...
[04/25 21:50:59    277s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:50:59    277s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:50:59    277s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:50:59    277s] 
[04/25 21:50:59    277s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:50:59    278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:38 mem=2394.3M
[04/25 21:50:59    278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:38 mem=2394.3M
[04/25 21:50:59    278s] Creating Lib Analyzer, finished. 
[04/25 21:50:59    278s] 
[04/25 21:50:59    278s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:50:59    278s] 
[04/25 21:50:59    278s] #optDebug: {0, 1.000}
[04/25 21:50:59    278s] ### Creating RouteCongInterface, finished
[04/25 21:50:59    278s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:50:59    278s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=2394.3M
[04/25 21:50:59    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=2394.3M
[04/25 21:51:00    278s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:51:00    278s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:51:00    278s] [GPS-DRV] maxLocalDensity: 1.2
[04/25 21:51:00    278s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:51:00    278s] [GPS-DRV] All active and enabled setup views
[04/25 21:51:00    278s] [GPS-DRV]     wc
[04/25 21:51:00    278s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:51:00    278s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:51:00    278s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:51:00    278s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 21:51:00    278s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:51:00    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2451.5M, EPOCH TIME: 1745632260.564624
[04/25 21:51:00    278s] Found 0 hard placement blockage before merging.
[04/25 21:51:00    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1745632260.564927
[04/25 21:51:00    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:51:00    279s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:51:00    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:51:00    279s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:51:00    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:51:00    279s] Info: violation cost 29.420357 (cap = 0.000000, tran = 29.420357, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:51:00    279s] |    71|   145|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|    -0.30|    -8.45|       0|       0|       0| 65.75%|          |         |
[04/25 21:51:01    280s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:51:01    280s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.18|    -4.58|      34|       0|      37| 65.84%| 0:00:01.0|  2513.7M|
[04/25 21:51:01    280s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:51:01    280s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.18|    -4.58|       0|       0|       0| 65.84%| 0:00:00.0|  2513.7M|
[04/25 21:51:01    280s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:51:01    280s] Bottom Preferred Layer:
[04/25 21:51:01    280s]     None
[04/25 21:51:01    280s] Via Pillar Rule:
[04/25 21:51:01    280s]     None
[04/25 21:51:01    280s] Finished writing unified metrics of routing constraints.
[04/25 21:51:01    280s] 
[04/25 21:51:01    280s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2513.7M) ***
[04/25 21:51:01    280s] 
[04/25 21:51:01    280s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:51:01    280s] Total-nets :: 29457, Stn-nets :: 0, ratio :: 0 %, Total-len 440846, Stn-len 0
[04/25 21:51:01    280s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2494.6M, EPOCH TIME: 1745632261.725405
[04/25 21:51:01    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25294).
[04/25 21:51:01    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:01    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:01    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:01    280s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:2420.6M, EPOCH TIME: 1745632261.790364
[04/25 21:51:01    280s] TotalInstCnt at PhyDesignMc Destruction: 25294
[04/25 21:51:01    280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.8
[04/25 21:51:01    280s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:40.2/0:05:17.6 (0.9), mem = 2420.6M
[04/25 21:51:01    280s] 
[04/25 21:51:01    280s] =============================================================================================
[04/25 21:51:01    280s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.17-s075_1
[04/25 21:51:01    280s] =============================================================================================
[04/25 21:51:01    280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:51:01    280s] ---------------------------------------------------------------------------------------------
[04/25 21:51:01    280s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:51:01    280s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  22.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:51:01    280s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:01    280s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:51:01    280s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:51:01    280s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:51:01    280s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:01    280s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:51:01    280s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:51:01    280s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:01    280s] [ OptEval                ]      2   0:00:00.4  (  14.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:51:01    280s] [ OptCommit              ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[04/25 21:51:01    280s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:51:01    280s] [ IncrDelayCalc          ]     13   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:51:01    280s] [ DrvFindVioNets         ]      3   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:51:01    280s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[04/25 21:51:01    280s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:51:01    280s] [ MISC                   ]          0:00:00.8  (  28.6 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:51:01    280s] ---------------------------------------------------------------------------------------------
[04/25 21:51:01    280s]  DrvOpt #3 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[04/25 21:51:01    280s] ---------------------------------------------------------------------------------------------
[04/25 21:51:01    280s] 
[04/25 21:51:01    280s] End: GigaOpt DRV Optimization
[04/25 21:51:01    280s] **opt_design ... cpu = 0:02:10, real = 0:02:25, mem = 1728.7M, totSessionCpu=0:04:40 **
[04/25 21:51:01    280s] *** Timing NOT met, worst failing slack is -0.178
[04/25 21:51:01    280s] *** Check timing (0:00:00.0)
[04/25 21:51:01    280s] Deleting Lib Analyzer.
[04/25 21:51:01    280s] Begin: GigaOpt Optimization in TNS mode
[04/25 21:51:03    281s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/25 21:51:03    281s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/25 21:51:03    281s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:51:03    281s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:51:03    281s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:51:03    281s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:41.6/0:05:19.0 (0.9), mem = 2420.6M
[04/25 21:51:03    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.9
[04/25 21:51:03    281s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:51:03    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:42 mem=2420.6M
[04/25 21:51:03    281s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:51:03    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:2420.6M, EPOCH TIME: 1745632263.259171
[04/25 21:51:03    281s] Processing tracks to init pin-track alignment.
[04/25 21:51:03    281s] z: 2, totalTracks: 1
[04/25 21:51:03    281s] z: 4, totalTracks: 1
[04/25 21:51:03    281s] z: 6, totalTracks: 1
[04/25 21:51:03    281s] z: 8, totalTracks: 1
[04/25 21:51:03    281s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:51:03    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2420.6M, EPOCH TIME: 1745632263.273681
[04/25 21:51:03    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:03    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:03    281s] 
[04/25 21:51:03    281s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:51:03    281s] OPERPROF:     Starting CMU at level 3, MEM:2420.6M, EPOCH TIME: 1745632263.302406
[04/25 21:51:03    281s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2420.6M, EPOCH TIME: 1745632263.304393
[04/25 21:51:03    281s] 
[04/25 21:51:03    281s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:51:03    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2420.6M, EPOCH TIME: 1745632263.306557
[04/25 21:51:03    281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2420.6M, EPOCH TIME: 1745632263.306610
[04/25 21:51:03    281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2420.6M, EPOCH TIME: 1745632263.306910
[04/25 21:51:03    281s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2420.6MB).
[04/25 21:51:03    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2420.6M, EPOCH TIME: 1745632263.310292
[04/25 21:51:03    281s] TotalInstCnt at PhyDesignMc Initialization: 25294
[04/25 21:51:03    281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=2420.6M
[04/25 21:51:03    281s] ### Creating RouteCongInterface, started
[04/25 21:51:03    281s] 
[04/25 21:51:03    281s] Creating Lib Analyzer ...
[04/25 21:51:03    281s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:51:03    281s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:51:03    281s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:51:03    281s] 
[04/25 21:51:03    281s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:51:04    282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:42 mem=2420.6M
[04/25 21:51:04    282s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:42 mem=2420.6M
[04/25 21:51:04    282s] Creating Lib Analyzer, finished. 
[04/25 21:51:04    282s] 
[04/25 21:51:04    282s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:51:04    282s] 
[04/25 21:51:04    282s] #optDebug: {0, 1.000}
[04/25 21:51:04    282s] ### Creating RouteCongInterface, finished
[04/25 21:51:04    282s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:51:04    282s] ### Creating LA Mngr. totSessionCpu=0:04:43 mem=2420.6M
[04/25 21:51:04    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:43 mem=2420.6M
[04/25 21:51:04    282s] *info: 1 don't touch net excluded
[04/25 21:51:04    282s] *info: 1 clock net excluded
[04/25 21:51:04    282s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:51:04    282s] *info: 72 no-driver nets excluded.
[04/25 21:51:04    282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.1
[04/25 21:51:04    282s] PathGroup :  reg2reg  TargetSlack : 0 
[04/25 21:51:04    283s] ** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -4.585 Density 65.84
[04/25 21:51:04    283s] Optimizer TNS Opt
[04/25 21:51:04    283s] OptDebug: Start of Optimizer TNS Pass:
[04/25 21:51:04    283s] +----------+------+------+
[04/25 21:51:04    283s] |Path Group|   WNS|   TNS|
[04/25 21:51:04    283s] +----------+------+------+
[04/25 21:51:04    283s] |default   |-0.048|-0.475|
[04/25 21:51:04    283s] |reg2reg   |-0.178|-4.110|
[04/25 21:51:04    283s] |HEPG      |-0.178|-4.110|
[04/25 21:51:04    283s] |All Paths |-0.178|-4.585|
[04/25 21:51:04    283s] +----------+------+------+
[04/25 21:51:04    283s] 
[04/25 21:51:04    283s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2477.8M, EPOCH TIME: 1745632264.693820
[04/25 21:51:04    283s] Found 0 hard placement blockage before merging.
[04/25 21:51:04    283s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2477.8M, EPOCH TIME: 1745632264.694112
[04/25 21:51:04    283s] Active Path Group: reg2reg  
[04/25 21:51:04    283s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:51:04    283s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:51:04    283s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:51:04    283s] |  -0.178|   -0.178|  -4.110|   -4.585|   65.84%|   0:00:00.0| 2477.8M|        wc|  reg2reg| write_out/sram_wdata_c_reg[103]/D          |
[04/25 21:51:05    283s] |  -0.120|   -0.120|  -3.177|   -3.652|   65.84%|   0:00:01.0| 2496.9M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[4][3][20]/D     |
[04/25 21:51:07    285s] |  -0.105|   -0.105|  -2.347|   -2.822|   65.85%|   0:00:02.0| 2496.9M|        wc|  reg2reg| write_out/sram_wdata_c_reg[103]/D          |
[04/25 21:51:08    286s] |  -0.062|   -0.062|  -1.416|   -1.891|   65.87%|   0:00:01.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][2][19]/D     |
[04/25 21:51:12    291s] |  -0.046|   -0.048|  -0.384|   -0.860|   65.90%|   0:00:04.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][0][20]/D     |
[04/25 21:51:14    292s] |  -0.033|   -0.048|  -0.204|   -0.679|   65.92%|   0:00:02.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][2][20]/D     |
[04/25 21:51:14    292s] |  -0.029|   -0.048|  -0.142|   -0.617|   65.92%|   0:00:00.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][2][20]/D     |
[04/25 21:51:14    293s] |  -0.022|   -0.048|  -0.100|   -0.575|   65.93%|   0:00:00.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:51:14    293s] |  -0.022|   -0.048|  -0.098|   -0.573|   65.93%|   0:00:00.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:51:14    293s] |  -0.022|   -0.048|  -0.098|   -0.573|   65.93%|   0:00:00.0| 2516.0M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:51:14    293s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] *** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:10.0 mem=2516.0M) ***
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=2516.0M) ***
[04/25 21:51:14    293s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:51:14    293s] OptDebug: End of Optimizer TNS Pass:
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] |Path Group|   WNS|   TNS|
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] |default   |-0.048|-0.475|
[04/25 21:51:14    293s] |reg2reg   |-0.022|-0.098|
[04/25 21:51:14    293s] |HEPG      |-0.022|-0.098|
[04/25 21:51:14    293s] |All Paths |-0.048|-0.573|
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.1
[04/25 21:51:14    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.1
[04/25 21:51:14    293s] ** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -0.573 Density 65.93
[04/25 21:51:14    293s] OptDebug: End of Setup Fixing:
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] |Path Group|   WNS|   TNS|
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] |default   |-0.048|-0.475|
[04/25 21:51:14    293s] |reg2reg   |-0.022|-0.098|
[04/25 21:51:14    293s] |HEPG      |-0.022|-0.098|
[04/25 21:51:14    293s] |All Paths |-0.048|-0.573|
[04/25 21:51:14    293s] +----------+------+------+
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] Bottom Preferred Layer:
[04/25 21:51:14    293s]     None
[04/25 21:51:14    293s] Via Pillar Rule:
[04/25 21:51:14    293s]     None
[04/25 21:51:14    293s] Finished writing unified metrics of routing constraints.
[04/25 21:51:14    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.1
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.4 real=0:00:10.0 mem=2516.0M) ***
[04/25 21:51:14    293s] 
[04/25 21:51:14    293s] Total-nets :: 29494, Stn-nets :: 220, ratio :: 0.745914 %, Total-len 440734, Stn-len 4980.86
[04/25 21:51:14    293s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2496.9M, EPOCH TIME: 1745632274.938200
[04/25 21:51:14    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25331).
[04/25 21:51:14    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:2418.9M, EPOCH TIME: 1745632275.005185
[04/25 21:51:15    293s] TotalInstCnt at PhyDesignMc Destruction: 25331
[04/25 21:51:15    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.9
[04/25 21:51:15    293s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 0:04:53.4/0:05:30.8 (0.9), mem = 2418.9M
[04/25 21:51:15    293s] 
[04/25 21:51:15    293s] =============================================================================================
[04/25 21:51:15    293s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.17-s075_1
[04/25 21:51:15    293s] =============================================================================================
[04/25 21:51:15    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:51:15    293s] ---------------------------------------------------------------------------------------------
[04/25 21:51:15    293s] [ SlackTraversorInit     ]      2   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:51:15    293s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:51:15    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:15    293s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:51:15    293s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:51:15    293s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:51:15    293s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:15    293s] [ TransformInit          ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:51:15    293s] [ OptimizationStep       ]      1   0:00:00.1  (   0.6 % )     0:00:09.9 /  0:00:09.9    1.0
[04/25 21:51:15    293s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:09.8 /  0:00:09.9    1.0
[04/25 21:51:15    293s] [ OptGetWeight           ]     10   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:51:15    293s] [ OptEval                ]     10   0:00:08.7  (  74.0 % )     0:00:08.7 /  0:00:08.7    1.0
[04/25 21:51:15    293s] [ OptCommit              ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:51:15    293s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:51:15    293s] [ IncrDelayCalc          ]     43   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:51:15    293s] [ SetupOptGetWorkingSet  ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 21:51:15    293s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:15    293s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.7
[04/25 21:51:15    293s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:51:15    293s] [ IncrTimingUpdate       ]     13   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:51:15    293s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:51:15    293s] ---------------------------------------------------------------------------------------------
[04/25 21:51:15    293s]  TnsOpt #1 TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.8    1.0
[04/25 21:51:15    293s] ---------------------------------------------------------------------------------------------
[04/25 21:51:15    293s] 
[04/25 21:51:15    293s] End: GigaOpt Optimization in TNS mode
[04/25 21:51:15    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2418.9M, EPOCH TIME: 1745632275.494335
[04/25 21:51:15    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] 
[04/25 21:51:15    293s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:51:15    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2418.9M, EPOCH TIME: 1745632275.526544
[04/25 21:51:15    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    293s] **INFO: Flow update: Design is easy to close.
[04/25 21:51:15    293s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/25 21:51:15    293s] *** Timing NOT met, worst failing slack is -0.048
[04/25 21:51:15    293s] *** Check timing (0:00:00.0)
[04/25 21:51:15    293s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:51:15    293s] Deleting Lib Analyzer.
[04/25 21:51:15    293s] Begin: GigaOpt Optimization in WNS mode
[04/25 21:51:15    293s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:51:15    293s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:51:15    294s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:51:15    294s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:51:15    294s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:51:15    294s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:54.0/0:05:31.4 (0.9), mem = 2418.9M
[04/25 21:51:15    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.10
[04/25 21:51:15    294s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:51:15    294s] ### Creating PhyDesignMc. totSessionCpu=0:04:54 mem=2418.9M
[04/25 21:51:15    294s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:51:15    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:2418.9M, EPOCH TIME: 1745632275.627492
[04/25 21:51:15    294s] Processing tracks to init pin-track alignment.
[04/25 21:51:15    294s] z: 2, totalTracks: 1
[04/25 21:51:15    294s] z: 4, totalTracks: 1
[04/25 21:51:15    294s] z: 6, totalTracks: 1
[04/25 21:51:15    294s] z: 8, totalTracks: 1
[04/25 21:51:15    294s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:51:15    294s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2418.9M, EPOCH TIME: 1745632275.642031
[04/25 21:51:15    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:51:15    294s] 
[04/25 21:51:15    294s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:51:15    294s] OPERPROF:     Starting CMU at level 3, MEM:2418.9M, EPOCH TIME: 1745632275.671231
[04/25 21:51:15    294s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2418.9M, EPOCH TIME: 1745632275.673132
[04/25 21:51:15    294s] 
[04/25 21:51:15    294s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:51:15    294s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2418.9M, EPOCH TIME: 1745632275.675276
[04/25 21:51:15    294s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2418.9M, EPOCH TIME: 1745632275.675328
[04/25 21:51:15    294s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2418.9M, EPOCH TIME: 1745632275.675707
[04/25 21:51:15    294s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2418.9MB).
[04/25 21:51:15    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2418.9M, EPOCH TIME: 1745632275.678815
[04/25 21:51:15    294s] TotalInstCnt at PhyDesignMc Initialization: 25331
[04/25 21:51:15    294s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:54 mem=2418.9M
[04/25 21:51:15    294s] ### Creating RouteCongInterface, started
[04/25 21:51:15    294s] 
[04/25 21:51:15    294s] Creating Lib Analyzer ...
[04/25 21:51:15    294s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:51:15    294s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:51:15    294s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:51:15    294s] 
[04/25 21:51:15    294s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:51:16    294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:55 mem=2420.9M
[04/25 21:51:16    294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:55 mem=2420.9M
[04/25 21:51:16    294s] Creating Lib Analyzer, finished. 
[04/25 21:51:16    294s] 
[04/25 21:51:16    294s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:51:16    294s] 
[04/25 21:51:16    294s] #optDebug: {0, 1.000}
[04/25 21:51:16    294s] ### Creating RouteCongInterface, finished
[04/25 21:51:16    294s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:51:16    294s] ### Creating LA Mngr. totSessionCpu=0:04:55 mem=2420.9M
[04/25 21:51:16    294s] ### Creating LA Mngr, finished. totSessionCpu=0:04:55 mem=2420.9M
[04/25 21:51:16    295s] *info: 1 don't touch net excluded
[04/25 21:51:16    295s] *info: 1 clock net excluded
[04/25 21:51:16    295s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:51:16    295s] *info: 72 no-driver nets excluded.
[04/25 21:51:16    295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.2
[04/25 21:51:16    295s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/25 21:51:17    295s] ** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -0.573 Density 65.93
[04/25 21:51:17    295s] Optimizer WNS Pass 0
[04/25 21:51:17    295s] OptDebug: Start of Optimizer WNS Pass 0:
[04/25 21:51:17    295s] +----------+------+------+
[04/25 21:51:17    295s] |Path Group|   WNS|   TNS|
[04/25 21:51:17    295s] +----------+------+------+
[04/25 21:51:17    295s] |default   |-0.048|-0.475|
[04/25 21:51:17    295s] |reg2reg   |-0.022|-0.098|
[04/25 21:51:17    295s] |HEPG      |-0.022|-0.098|
[04/25 21:51:17    295s] |All Paths |-0.048|-0.573|
[04/25 21:51:17    295s] +----------+------+------+
[04/25 21:51:17    295s] 
[04/25 21:51:17    295s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2478.2M, EPOCH TIME: 1745632277.054772
[04/25 21:51:17    295s] Found 0 hard placement blockage before merging.
[04/25 21:51:17    295s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2478.2M, EPOCH TIME: 1745632277.055065
[04/25 21:51:17    295s] Active Path Group: reg2reg  
[04/25 21:51:17    295s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:51:17    295s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:51:17    295s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:51:17    295s] |  -0.022|   -0.048|  -0.098|   -0.573|   65.93%|   0:00:00.0| 2478.2M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][5][20]/D     |
[04/25 21:51:22    300s] |   0.000|   -0.048|   0.000|   -0.475|   65.94%|   0:00:05.0| 2497.2M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][0][20]/D     |
[04/25 21:51:45    321s] |   0.001|   -0.048|   0.000|   -0.474|   66.01%|   0:00:23.0| 2498.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[4][1][20]/D     |
[04/25 21:51:45    322s] |   0.021|   -0.048|   0.000|   -0.474|   66.03%|   0:00:00.0| 2498.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][3][20]/D     |
[04/25 21:51:54    329s] |   0.037|   -0.048|   0.000|   -0.474|   66.09%|   0:00:09.0| 2498.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][0][19]/D     |
[04/25 21:52:06    340s] |   0.044|   -0.048|   0.000|   -0.474|   66.13%|   0:00:12.0| 2498.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][4][20]/D     |
[04/25 21:52:06    344s] |   0.044|   -0.048|   0.000|   -0.474|   66.13%|   0:00:00.0| 2498.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][4][20]/D     |
[04/25 21:52:06    344s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:52:06    344s] 
[04/25 21:52:06    344s] *** Finish Core Optimize Step (cpu=0:00:48.7 real=0:00:49.0 mem=2498.7M) ***
[04/25 21:52:06    344s] Active Path Group: default 
[04/25 21:52:06    344s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:52:06    344s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:52:06    344s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:52:06    344s] |  -0.048|   -0.048|  -0.474|   -0.474|   66.13%|   0:00:00.0| 2498.7M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/25 21:52:06    344s] |   0.016|    0.016|   0.000|    0.000|   66.14%|   0:00:00.0| 2536.9M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/25 21:52:06    344s] |   0.068|    0.044|   0.000|    0.000|   66.14%|   0:00:00.0| 2536.9M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/25 21:52:06    344s] |   0.068|    0.044|   0.000|    0.000|   66.14%|   0:00:00.0| 2536.9M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/25 21:52:06    344s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:52:06    344s] 
[04/25 21:52:06    344s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2536.9M) ***
[04/25 21:52:06    344s] 
[04/25 21:52:06    344s] *** Finished Optimize Step Cumulative (cpu=0:00:49.2 real=0:00:49.0 mem=2536.9M) ***
[04/25 21:52:06    344s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:52:06    344s] OptDebug: End of Optimizer WNS Pass 0:
[04/25 21:52:06    344s] +----------+-----+-----+
[04/25 21:52:06    344s] |Path Group|  WNS|  TNS|
[04/25 21:52:06    344s] +----------+-----+-----+
[04/25 21:52:06    344s] |default   |0.068|0.000|
[04/25 21:52:06    344s] |reg2reg   |0.044|0.000|
[04/25 21:52:06    344s] |HEPG      |0.044|0.000|
[04/25 21:52:06    344s] |All Paths |0.044|0.000|
[04/25 21:52:06    344s] +----------+-----+-----+
[04/25 21:52:06    344s] 
[04/25 21:52:06    344s] ** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 66.14
[04/25 21:52:06    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.2
[04/25 21:52:06    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.2
[04/25 21:52:07    345s] ** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 66.14
[04/25 21:52:07    345s] ** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 66.14
[04/25 21:52:07    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.3
[04/25 21:52:07    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.3
[04/25 21:52:07    345s] ** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 66.14
[04/25 21:52:07    345s] OptDebug: End of Setup Fixing:
[04/25 21:52:07    345s] +----------+-----+-----+
[04/25 21:52:07    345s] |Path Group|  WNS|  TNS|
[04/25 21:52:07    345s] +----------+-----+-----+
[04/25 21:52:07    345s] |default   |0.068|0.000|
[04/25 21:52:07    345s] |reg2reg   |0.044|0.000|
[04/25 21:52:07    345s] |HEPG      |0.044|0.000|
[04/25 21:52:07    345s] |All Paths |0.044|0.000|
[04/25 21:52:07    345s] +----------+-----+-----+
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] Bottom Preferred Layer:
[04/25 21:52:07    345s]     None
[04/25 21:52:07    345s] Via Pillar Rule:
[04/25 21:52:07    345s]     None
[04/25 21:52:07    345s] Finished writing unified metrics of routing constraints.
[04/25 21:52:07    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.2
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] *** Finish pre-CTS Setup Fixing (cpu=0:00:49.9 real=0:00:51.0 mem=2536.9M) ***
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] Total-nets :: 29604, Stn-nets :: 623, ratio :: 2.10445 %, Total-len 440719, Stn-len 10204.8
[04/25 21:52:07    345s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2517.8M, EPOCH TIME: 1745632327.298200
[04/25 21:52:07    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25450).
[04/25 21:52:07    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:2420.8M, EPOCH TIME: 1745632327.373168
[04/25 21:52:07    345s] TotalInstCnt at PhyDesignMc Destruction: 25450
[04/25 21:52:07    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.10
[04/25 21:52:07    345s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:51.3/0:00:51.7 (1.0), totSession cpu/real = 0:05:45.3/0:06:23.2 (0.9), mem = 2420.8M
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] =============================================================================================
[04/25 21:52:07    345s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.17-s075_1
[04/25 21:52:07    345s] =============================================================================================
[04/25 21:52:07    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:52:07    345s] ---------------------------------------------------------------------------------------------
[04/25 21:52:07    345s] [ SlackTraversorInit     ]      3   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:52:07    345s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:52:07    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:52:07    345s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:52:07    345s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:52:07    345s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:52:07    345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:52:07    345s] [ TransformInit          ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:52:07    345s] [ OptimizationStep       ]      2   0:00:00.2  (   0.3 % )     0:00:49.7 /  0:00:49.2    1.0
[04/25 21:52:07    345s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:49.6 /  0:00:45.1    0.9
[04/25 21:52:07    345s] [ OptGetWeight           ]      8   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:52:07    345s] [ OptEval                ]      8   0:00:48.1  (  92.9 % )     0:00:48.1 /  0:00:43.6    0.9
[04/25 21:52:07    345s] [ OptCommit              ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:52:07    345s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:52:07    345s] [ IncrDelayCalc          ]     45   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.1
[04/25 21:52:07    345s] [ SetupOptGetWorkingSet  ]     24   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:52:07    345s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:52:07    345s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:52:07    345s] [ IncrTimingUpdate       ]     14   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:52:07    345s] [ MISC                   ]          0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:52:07    345s] ---------------------------------------------------------------------------------------------
[04/25 21:52:07    345s]  WnsOpt #1 TOTAL                    0:00:51.7  ( 100.0 % )     0:00:51.7 /  0:00:51.3    1.0
[04/25 21:52:07    345s] ---------------------------------------------------------------------------------------------
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] End: GigaOpt Optimization in WNS mode
[04/25 21:52:07    345s] *** Timing Is met
[04/25 21:52:07    345s] *** Check timing (0:00:00.0)
[04/25 21:52:07    345s] *** Timing Is met
[04/25 21:52:07    345s] *** Check timing (0:00:00.0)
[04/25 21:52:07    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.8M, EPOCH TIME: 1745632327.731645
[04/25 21:52:07    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:52:07    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2420.8M, EPOCH TIME: 1745632327.764227
[04/25 21:52:07    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] **INFO: Flow update: Design is easy to close.
[04/25 21:52:07    345s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/25 21:52:07    345s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/25 21:52:07    345s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/25 21:52:07    345s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:52:07    345s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:52:07    345s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:52:07    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=2420.8M
[04/25 21:52:07    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=2420.8M
[04/25 21:52:07    345s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:52:07    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:46 mem=2478.1M
[04/25 21:52:07    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.1M, EPOCH TIME: 1745632327.844252
[04/25 21:52:07    345s] Processing tracks to init pin-track alignment.
[04/25 21:52:07    345s] z: 2, totalTracks: 1
[04/25 21:52:07    345s] z: 4, totalTracks: 1
[04/25 21:52:07    345s] z: 6, totalTracks: 1
[04/25 21:52:07    345s] z: 8, totalTracks: 1
[04/25 21:52:07    345s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:52:07    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2478.1M, EPOCH TIME: 1745632327.859283
[04/25 21:52:07    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:52:07    345s] OPERPROF:     Starting CMU at level 3, MEM:2478.1M, EPOCH TIME: 1745632327.888678
[04/25 21:52:07    345s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2478.1M, EPOCH TIME: 1745632327.890709
[04/25 21:52:07    345s] 
[04/25 21:52:07    345s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:52:07    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2478.1M, EPOCH TIME: 1745632327.893001
[04/25 21:52:07    345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2478.1M, EPOCH TIME: 1745632327.893058
[04/25 21:52:07    345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2478.1M, EPOCH TIME: 1745632327.893297
[04/25 21:52:07    345s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2478.1MB).
[04/25 21:52:07    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2478.1M, EPOCH TIME: 1745632327.896445
[04/25 21:52:08    345s] TotalInstCnt at PhyDesignMc Initialization: 25450
[04/25 21:52:08    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=2478.1M
[04/25 21:52:08    345s] Begin: Area Reclaim Optimization
[04/25 21:52:08    345s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:45.9/0:06:23.8 (0.9), mem = 2478.1M
[04/25 21:52:08    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.11
[04/25 21:52:08    345s] ### Creating RouteCongInterface, started
[04/25 21:52:08    346s] 
[04/25 21:52:08    346s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:52:08    346s] 
[04/25 21:52:08    346s] #optDebug: {0, 1.000}
[04/25 21:52:08    346s] ### Creating RouteCongInterface, finished
[04/25 21:52:08    346s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:52:08    346s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=2478.1M
[04/25 21:52:08    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=2478.1M
[04/25 21:52:08    346s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2478.1M, EPOCH TIME: 1745632328.250281
[04/25 21:52:08    346s] Found 0 hard placement blockage before merging.
[04/25 21:52:08    346s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2478.1M, EPOCH TIME: 1745632328.250632
[04/25 21:52:08    346s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.14
[04/25 21:52:08    346s] +---------+---------+--------+--------+------------+--------+
[04/25 21:52:08    346s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:52:08    346s] +---------+---------+--------+--------+------------+--------+
[04/25 21:52:08    346s] |   66.14%|        -|   0.000|   0.000|   0:00:00.0| 2478.1M|
[04/25 21:52:08    346s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:53:06    404s] |   65.51%|      740|  -0.001|  -0.001|   0:00:58.0| 2900.3M|
[04/25 21:53:06    404s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:53:06    404s] +---------+---------+--------+--------+------------+--------+
[04/25 21:53:06    404s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 65.51
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/25 21:53:06    404s] --------------------------------------------------------------
[04/25 21:53:06    404s] |                                   | Total     | Sequential |
[04/25 21:53:06    404s] --------------------------------------------------------------
[04/25 21:53:06    404s] | Num insts resized                 |       0  |       0    |
[04/25 21:53:06    404s] | Num insts undone                  |       0  |       0    |
[04/25 21:53:06    404s] | Num insts Downsized               |       0  |       0    |
[04/25 21:53:06    404s] | Num insts Samesized               |       0  |       0    |
[04/25 21:53:06    404s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:53:06    404s] | Num multiple commits+uncommits    |       0  |       -    |
[04/25 21:53:06    404s] --------------------------------------------------------------
[04/25 21:53:06    404s] Bottom Preferred Layer:
[04/25 21:53:06    404s]     None
[04/25 21:53:06    404s] Via Pillar Rule:
[04/25 21:53:06    404s]     None
[04/25 21:53:06    404s] Finished writing unified metrics of routing constraints.
[04/25 21:53:06    404s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 21:53:06    404s] End: Core Area Reclaim Optimization (cpu = 0:00:58.8) (real = 0:00:58.0) **
[04/25 21:53:06    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.11
[04/25 21:53:06    404s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:58.8/0:00:58.8 (1.0), totSession cpu/real = 0:06:44.8/0:07:22.6 (0.9), mem = 2900.3M
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] =============================================================================================
[04/25 21:53:06    404s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.17-s075_1
[04/25 21:53:06    404s] =============================================================================================
[04/25 21:53:06    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:53:06    404s] ---------------------------------------------------------------------------------------------
[04/25 21:53:06    404s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:53:06    404s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:53:06    404s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:53:06    404s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:53:06    404s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:53:06    404s] [ OptimizationStep       ]      1   0:00:00.1  (   0.2 % )     0:00:58.3 /  0:00:58.4    1.0
[04/25 21:53:06    404s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:58.2 /  0:00:58.3    1.0
[04/25 21:53:06    404s] [ OptGetWeight           ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:53:06    404s] [ OptEval                ]     32   0:00:50.4  (  85.7 % )     0:00:50.4 /  0:00:50.5    1.0
[04/25 21:53:06    404s] [ OptCommit              ]     32   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:53:06    404s] [ PostCommitDelayUpdate  ]     32   0:00:00.4  (   0.7 % )     0:00:04.5 /  0:00:04.4    1.0
[04/25 21:53:06    404s] [ IncrDelayCalc          ]    210   0:00:04.0  (   6.8 % )     0:00:04.0 /  0:00:03.9    1.0
[04/25 21:53:06    404s] [ IncrTimingUpdate       ]     30   0:00:02.8  (   4.7 % )     0:00:02.8 /  0:00:02.8    1.0
[04/25 21:53:06    404s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:53:06    404s] ---------------------------------------------------------------------------------------------
[04/25 21:53:06    404s]  AreaOpt #3 TOTAL                   0:00:58.8  ( 100.0 % )     0:00:58.8 /  0:00:58.8    1.0
[04/25 21:53:06    404s] ---------------------------------------------------------------------------------------------
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2881.2M, EPOCH TIME: 1745632386.802502
[04/25 21:53:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25163).
[04/25 21:53:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.115, MEM:2529.2M, EPOCH TIME: 1745632386.917360
[04/25 21:53:06    404s] TotalInstCnt at PhyDesignMc Destruction: 25163
[04/25 21:53:06    404s] End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:58, mem=2529.23M, totSessionCpu=0:06:45).
[04/25 21:53:06    404s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2529.2M, EPOCH TIME: 1745632386.939439
[04/25 21:53:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:53:06    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2529.2M, EPOCH TIME: 1745632386.973358
[04/25 21:53:06    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:06    404s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:45.0/0:07:22.8 (0.9), mem = 2529.2M
[04/25 21:53:06    404s] User Input Parameters:
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] *** Start incrementalPlace ***
[04/25 21:53:06    404s] - Congestion Driven    : On
[04/25 21:53:06    404s] - Timing Driven        : On
[04/25 21:53:06    404s] - Area-Violation Based : On
[04/25 21:53:06    404s] - Start Rollback Level : -5
[04/25 21:53:06    404s] - Legalized            : On
[04/25 21:53:06    404s] - Window Based         : Off
[04/25 21:53:06    404s] - eDen incr mode       : Off
[04/25 21:53:06    404s] - Small incr mode      : Off
[04/25 21:53:06    404s] 
[04/25 21:53:06    404s] no activity file in design. spp won't run.
[04/25 21:53:07    405s] No Views given, use default active views for adaptive view pruning
[04/25 21:53:07    405s] SKP will enable view:
[04/25 21:53:07    405s]   wc
[04/25 21:53:07    405s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2529.2M, EPOCH TIME: 1745632387.095093
[04/25 21:53:07    405s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:2529.2M, EPOCH TIME: 1745632387.103878
[04/25 21:53:07    405s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2529.2M, EPOCH TIME: 1745632387.103971
[04/25 21:53:07    405s] Starting Early Global Route congestion estimation: mem = 2529.2M
[04/25 21:53:07    405s] (I)      ==================== Layers =====================
[04/25 21:53:07    405s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:07    405s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:53:07    405s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:07    405s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:53:07    405s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:53:07    405s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:07    405s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:53:07    405s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:53:07    405s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:53:07    405s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:53:07    405s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:53:07    405s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:53:07    405s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:53:07    405s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:53:07    405s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:53:07    405s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:53:07    405s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:53:07    405s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:53:07    405s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:53:07    405s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:53:07    405s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:07    405s] (I)      Started Import and model ( Curr Mem: 2529.23 MB )
[04/25 21:53:07    405s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:07    405s] (I)      == Non-default Options ==
[04/25 21:53:07    405s] (I)      Maximum routing layer                              : 11
[04/25 21:53:07    405s] (I)      Number of threads                                  : 1
[04/25 21:53:07    405s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:53:07    405s] (I)      Method to set GCell size                           : row
[04/25 21:53:07    405s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:53:07    405s] (I)      Use row-based GCell size
[04/25 21:53:07    405s] (I)      Use row-based GCell align
[04/25 21:53:07    405s] (I)      layer 0 area = 80000
[04/25 21:53:07    405s] (I)      layer 1 area = 80000
[04/25 21:53:07    405s] (I)      layer 2 area = 80000
[04/25 21:53:07    405s] (I)      layer 3 area = 80000
[04/25 21:53:07    405s] (I)      layer 4 area = 80000
[04/25 21:53:07    405s] (I)      layer 5 area = 80000
[04/25 21:53:07    405s] (I)      layer 6 area = 80000
[04/25 21:53:07    405s] (I)      layer 7 area = 80000
[04/25 21:53:07    405s] (I)      layer 8 area = 80000
[04/25 21:53:07    405s] (I)      layer 9 area = 400000
[04/25 21:53:07    405s] (I)      layer 10 area = 400000
[04/25 21:53:07    405s] (I)      GCell unit size   : 3420
[04/25 21:53:07    405s] (I)      GCell multiplier  : 1
[04/25 21:53:07    405s] (I)      GCell row height  : 3420
[04/25 21:53:07    405s] (I)      Actual row height : 3420
[04/25 21:53:07    405s] (I)      GCell align ref   : 20000 20140
[04/25 21:53:07    405s] [NR-eGR] Track table information for default rule: 
[04/25 21:53:07    405s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:53:07    405s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:53:07    405s] (I)      ==================== Default via =====================
[04/25 21:53:07    405s] (I)      +----+------------------+----------------------------+
[04/25 21:53:07    405s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:53:07    405s] (I)      +----+------------------+----------------------------+
[04/25 21:53:07    405s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:53:07    405s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:53:07    405s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:53:07    405s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:53:07    405s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:53:07    405s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:53:07    405s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:53:07    405s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:53:07    405s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:53:07    405s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:53:07    405s] (I)      +----+------------------+----------------------------+
[04/25 21:53:07    405s] [NR-eGR] Read 201300 PG shapes
[04/25 21:53:07    405s] [NR-eGR] Read 0 clock shapes
[04/25 21:53:07    405s] [NR-eGR] Read 0 other shapes
[04/25 21:53:07    405s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:53:07    405s] [NR-eGR] #Instance Blockages : 0
[04/25 21:53:07    405s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:53:07    405s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:53:07    405s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:53:07    405s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:53:07    405s] [NR-eGR] #Other Blockages    : 0
[04/25 21:53:07    405s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:53:07    405s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:53:07    405s] [NR-eGR] Read 29317 nets ( ignored 0 )
[04/25 21:53:07    405s] (I)      early_global_route_priority property id does not exist.
[04/25 21:53:07    405s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:53:07    405s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:53:07    405s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:53:07    405s] (I)      Number of ignored nets                =      0
[04/25 21:53:07    405s] (I)      Number of connected nets              =      0
[04/25 21:53:07    405s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:53:07    405s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:53:07    405s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:53:07    405s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:53:07    405s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:53:07    405s] **WARN: (IMPPSP-2001):	There are 31 pins inside GCell located around position 281.89 208.43. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[04/25 21:53:07    405s] (I)      Ndr track 0 does not exist
[04/25 21:53:07    405s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:53:07    405s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:53:07    405s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:53:07    405s] (I)      Site width          :   400  (dbu)
[04/25 21:53:07    405s] (I)      Row height          :  3420  (dbu)
[04/25 21:53:07    405s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:53:07    405s] (I)      GCell width         :  3420  (dbu)
[04/25 21:53:07    405s] (I)      GCell height        :  3420  (dbu)
[04/25 21:53:07    405s] (I)      Grid                :   194   193    11
[04/25 21:53:07    405s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:53:07    405s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:53:07    405s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:53:07    405s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:53:07    405s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:53:07    405s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:53:07    405s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:53:07    405s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:53:07    405s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:53:07    405s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:53:07    405s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:53:07    405s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:53:07    405s] (I)      --------------------------------------------------------
[04/25 21:53:07    405s] 
[04/25 21:53:07    405s] [NR-eGR] ============ Routing rule table ============
[04/25 21:53:07    405s] [NR-eGR] Rule id: 0  Nets: 29317
[04/25 21:53:07    405s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:53:07    405s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:53:07    405s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:53:07    405s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:53:07    405s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:53:07    405s] [NR-eGR] ========================================
[04/25 21:53:07    405s] [NR-eGR] 
[04/25 21:53:07    405s] (I)      =============== Blocked Tracks ===============
[04/25 21:53:07    405s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:07    405s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:53:07    405s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:07    405s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:53:07    405s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:53:07    405s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:53:07    405s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:53:07    405s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:53:07    405s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:53:07    405s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:53:07    405s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:53:07    405s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:53:07    405s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:53:07    405s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:53:07    405s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:07    405s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2549.27 MB )
[04/25 21:53:07    405s] (I)      Reset routing kernel
[04/25 21:53:07    405s] (I)      Started Global Routing ( Curr Mem: 2549.27 MB )
[04/25 21:53:07    405s] (I)      totalPins=89791  totalGlobalPin=85009 (94.67%)
[04/25 21:53:07    405s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1a Route ============
[04/25 21:53:07    405s] [NR-eGR] Layer group 1: route 29317 net(s) in layer range [2, 11]
[04/25 21:53:07    405s] (I)      Usage: 242589 = (117804 H, 124785 V) = (8.31% H, 9.72% V) = (2.014e+05um H, 2.134e+05um V)
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1b Route ============
[04/25 21:53:07    405s] (I)      Usage: 242589 = (117804 H, 124785 V) = (8.31% H, 9.72% V) = (2.014e+05um H, 2.134e+05um V)
[04/25 21:53:07    405s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.148272e+05um
[04/25 21:53:07    405s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:53:07    405s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1c Route ============
[04/25 21:53:07    405s] (I)      Usage: 242589 = (117804 H, 124785 V) = (8.31% H, 9.72% V) = (2.014e+05um H, 2.134e+05um V)
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1d Route ============
[04/25 21:53:07    405s] (I)      Usage: 242589 = (117804 H, 124785 V) = (8.31% H, 9.72% V) = (2.014e+05um H, 2.134e+05um V)
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1e Route ============
[04/25 21:53:07    405s] (I)      Usage: 242589 = (117804 H, 124785 V) = (8.31% H, 9.72% V) = (2.014e+05um H, 2.134e+05um V)
[04/25 21:53:07    405s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.148272e+05um
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] (I)      ============  Phase 1l Route ============
[04/25 21:53:07    405s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:53:07    405s] (I)      Layer  2:     300164     99716        68           0      318470    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  3:     323100     94356         4           0      335241    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  4:     300164     54907         0           0      318470    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  5:     323100     24264         0           0      335241    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  6:     300164      6220         0           0      318470    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  7:     323100      2821         0           0      335241    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  8:     300164         6         0           0      318470    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:53:07    405s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:53:07    405s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:53:07    405s] (I)      Total:       2716055    282290        72        6329     2869998    ( 0.22%) 
[04/25 21:53:07    405s] (I)      
[04/25 21:53:07    405s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:53:07    405s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/25 21:53:07    405s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/25 21:53:07    405s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[04/25 21:53:07    405s] [NR-eGR] --------------------------------------------------------------------------------
[04/25 21:53:07    405s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal2 ( 2)        27( 0.07%)         3( 0.01%)         1( 0.00%)   ( 0.08%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal3 ( 3)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:07    405s] [NR-eGR] --------------------------------------------------------------------------------
[04/25 21:53:07    405s] [NR-eGR]        Total        30( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[04/25 21:53:07    405s] [NR-eGR] 
[04/25 21:53:07    405s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2549.27 MB )
[04/25 21:53:07    405s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:53:07    405s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:53:07    405s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2549.3M
[04/25 21:53:07    405s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.550, REAL:0.564, MEM:2549.3M, EPOCH TIME: 1745632387.668157
[04/25 21:53:07    405s] OPERPROF: Starting HotSpotCal at level 1, MEM:2549.3M, EPOCH TIME: 1745632387.668213
[04/25 21:53:07    405s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:07    405s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:53:07    405s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:07    405s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:53:07    405s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:07    405s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:53:07    405s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:53:07    405s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2549.3M, EPOCH TIME: 1745632387.671743
[04/25 21:53:07    405s] 
[04/25 21:53:07    405s] === incrementalPlace Internal Loop 1 ===
[04/25 21:53:07    405s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/25 21:53:07    405s] OPERPROF: Starting IPInitSPData at level 1, MEM:2549.3M, EPOCH TIME: 1745632387.672463
[04/25 21:53:07    405s] Processing tracks to init pin-track alignment.
[04/25 21:53:07    405s] z: 2, totalTracks: 1
[04/25 21:53:07    405s] z: 4, totalTracks: 1
[04/25 21:53:07    405s] z: 6, totalTracks: 1
[04/25 21:53:07    405s] z: 8, totalTracks: 1
[04/25 21:53:07    405s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:53:07    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2549.3M, EPOCH TIME: 1745632387.688464
[04/25 21:53:07    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:07    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:07    405s] 
[04/25 21:53:07    405s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:53:07    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2549.3M, EPOCH TIME: 1745632387.719162
[04/25 21:53:07    405s] OPERPROF:   Starting post-place ADS at level 2, MEM:2549.3M, EPOCH TIME: 1745632387.719300
[04/25 21:53:07    405s] ADSU 0.655 -> 0.655. site 284830.000 -> 284830.000. GS 13.680
[04/25 21:53:07    405s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.050, MEM:2549.3M, EPOCH TIME: 1745632387.769257
[04/25 21:53:07    405s] OPERPROF:   Starting spMPad at level 2, MEM:2545.3M, EPOCH TIME: 1745632387.771602
[04/25 21:53:07    405s] OPERPROF:     Starting spContextMPad at level 3, MEM:2545.3M, EPOCH TIME: 1745632387.772570
[04/25 21:53:07    405s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2545.3M, EPOCH TIME: 1745632387.772620
[04/25 21:53:07    405s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:2545.3M, EPOCH TIME: 1745632387.780309
[04/25 21:53:07    405s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2545.3M, EPOCH TIME: 1745632387.788121
[04/25 21:53:07    405s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2545.3M, EPOCH TIME: 1745632387.789081
[04/25 21:53:07    405s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2545.3M, EPOCH TIME: 1745632387.790713
[04/25 21:53:07    405s] no activity file in design. spp won't run.
[04/25 21:53:07    405s] [spp] 0
[04/25 21:53:07    405s] [adp] 0:1:1:3
[04/25 21:53:07    405s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:2545.3M, EPOCH TIME: 1745632387.796111
[04/25 21:53:07    405s] SP #FI/SF FL/PI 0/0 25163/0
[04/25 21:53:07    405s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.127, MEM:2545.3M, EPOCH TIME: 1745632387.799524
[04/25 21:53:07    405s] PP off. flexM 0
[04/25 21:53:07    405s] OPERPROF: Starting CDPad at level 1, MEM:2545.3M, EPOCH TIME: 1745632387.817619
[04/25 21:53:07    405s] 3DP is on.
[04/25 21:53:07    405s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[04/25 21:53:07    405s] design sh 0.098. rd 0.200
[04/25 21:53:07    405s] design sh 0.098. rd 0.200
[04/25 21:53:07    405s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/25 21:53:07    405s] design sh 0.098. rd 0.200
[04/25 21:53:08    406s] CDPadU 0.818 -> 0.729. R=0.655, N=25163, GS=1.710
[04/25 21:53:08    406s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.262, MEM:2553.6M, EPOCH TIME: 1745632388.079911
[04/25 21:53:08    406s] OPERPROF: Starting InitSKP at level 1, MEM:2553.6M, EPOCH TIME: 1745632388.080146
[04/25 21:53:08    406s] no activity file in design. spp won't run.
[04/25 21:53:09    407s] no activity file in design. spp won't run.
[04/25 21:53:11    408s] *** Finished SKP initialization (cpu=0:00:02.9, real=0:00:03.0)***
[04/25 21:53:11    408s] OPERPROF: Finished InitSKP at level 1, CPU:2.940, REAL:2.932, MEM:2573.3M, EPOCH TIME: 1745632391.012628
[04/25 21:53:11    408s] NP #FI/FS/SF FL/PI: 0/0/0 25163/0
[04/25 21:53:11    409s] no activity file in design. spp won't run.
[04/25 21:53:11    409s] 
[04/25 21:53:11    409s] AB Est...
[04/25 21:53:11    409s] OPERPROF: Starting npPlace at level 1, MEM:2580.8M, EPOCH TIME: 1745632391.104808
[04/25 21:53:11    409s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.069, MEM:2610.0M, EPOCH TIME: 1745632391.174163
[04/25 21:53:11    409s] Iteration  4: Skipped, with CDP Off
[04/25 21:53:11    409s] 
[04/25 21:53:11    409s] AB Est...
[04/25 21:53:11    409s] OPERPROF: Starting npPlace at level 1, MEM:2610.0M, EPOCH TIME: 1745632391.237528
[04/25 21:53:11    409s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.062, MEM:2610.0M, EPOCH TIME: 1745632391.299277
[04/25 21:53:11    409s] Iteration  5: Skipped, with CDP Off
[04/25 21:53:11    409s] 
[04/25 21:53:11    409s] AB Est...
[04/25 21:53:11    409s] OPERPROF: Starting npPlace at level 1, MEM:2610.0M, EPOCH TIME: 1745632391.359767
[04/25 21:53:11    409s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.052, MEM:2610.0M, EPOCH TIME: 1745632391.412089
[04/25 21:53:11    409s] Iteration  6: Skipped, with CDP Off
[04/25 21:53:11    409s] OPERPROF: Starting npPlace at level 1, MEM:2610.0M, EPOCH TIME: 1745632391.615926
[04/25 21:53:15    413s] Iteration  7: Total net bbox = 3.348e+05 (1.58e+05 1.77e+05)
[04/25 21:53:15    413s]               Est.  stn bbox = 4.120e+05 (2.02e+05 2.10e+05)
[04/25 21:53:15    413s]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 2663.8M
[04/25 21:53:15    413s] OPERPROF: Finished npPlace at level 1, CPU:3.700, REAL:3.666, MEM:2663.8M, EPOCH TIME: 1745632395.281788
[04/25 21:53:15    413s] no activity file in design. spp won't run.
[04/25 21:53:15    413s] NP #FI/FS/SF FL/PI: 0/0/0 25163/0
[04/25 21:53:15    413s] no activity file in design. spp won't run.
[04/25 21:53:15    413s] OPERPROF: Starting npPlace at level 1, MEM:2647.8M, EPOCH TIME: 1745632395.588786
[04/25 21:53:21    419s] Iteration  8: Total net bbox = 3.416e+05 (1.61e+05 1.80e+05)
[04/25 21:53:21    419s]               Est.  stn bbox = 4.198e+05 (2.05e+05 2.15e+05)
[04/25 21:53:21    419s]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 2636.8M
[04/25 21:53:21    419s] OPERPROF: Finished npPlace at level 1, CPU:6.320, REAL:6.332, MEM:2636.8M, EPOCH TIME: 1745632401.921249
[04/25 21:53:21    419s] Legalizing MH Cells... 0 / 0 (level 6)
[04/25 21:53:21    419s] No instances found in the vector
[04/25 21:53:21    419s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2636.8M, DRC: 0)
[04/25 21:53:21    419s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:53:22    419s] no activity file in design. spp won't run.
[04/25 21:53:22    419s] NP #FI/FS/SF FL/PI: 0/0/0 25163/0
[04/25 21:53:22    420s] no activity file in design. spp won't run.
[04/25 21:53:22    420s] OPERPROF: Starting npPlace at level 1, MEM:2636.8M, EPOCH TIME: 1745632402.198817
[04/25 21:53:34    432s] Iteration  9: Total net bbox = 3.427e+05 (1.61e+05 1.81e+05)
[04/25 21:53:34    432s]               Est.  stn bbox = 4.205e+05 (2.05e+05 2.15e+05)
[04/25 21:53:34    432s]               cpu = 0:00:11.9 real = 0:00:12.0 mem = 2636.9M
[04/25 21:53:34    432s] OPERPROF: Finished npPlace at level 1, CPU:11.880, REAL:11.890, MEM:2636.9M, EPOCH TIME: 1745632414.089264
[04/25 21:53:34    432s] Legalizing MH Cells... 0 / 0 (level 7)
[04/25 21:53:34    432s] No instances found in the vector
[04/25 21:53:34    432s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2636.9M, DRC: 0)
[04/25 21:53:34    432s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:53:34    432s] no activity file in design. spp won't run.
[04/25 21:53:34    432s] NP #FI/FS/SF FL/PI: 0/0/0 25163/0
[04/25 21:53:34    432s] no activity file in design. spp won't run.
[04/25 21:53:34    432s] OPERPROF: Starting npPlace at level 1, MEM:2636.9M, EPOCH TIME: 1745632414.484833
[04/25 21:53:34    432s] Starting Early Global Route supply map. mem = 2636.9M
[04/25 21:53:34    432s] (I)      ==================== Layers =====================
[04/25 21:53:34    432s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:34    432s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:53:34    432s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:34    432s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:53:34    432s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:53:34    432s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:34    432s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:53:34    432s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:53:34    432s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:53:34    432s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:53:34    432s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:53:34    432s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:53:34    432s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:53:34    432s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:53:34    432s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:53:34    432s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:53:34    432s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:53:34    432s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:53:34    432s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:53:34    432s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:53:34    432s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:34    432s] Finished Early Global Route supply map. mem = 2651.0M
[04/25 21:53:51    449s] Iteration 10: Total net bbox = 3.615e+05 (1.71e+05 1.90e+05)
[04/25 21:53:51    449s]               Est.  stn bbox = 4.390e+05 (2.15e+05 2.24e+05)
[04/25 21:53:51    449s]               cpu = 0:00:17.4 real = 0:00:17.0 mem = 2649.2M
[04/25 21:53:51    449s] OPERPROF: Finished npPlace at level 1, CPU:17.460, REAL:17.430, MEM:2649.2M, EPOCH TIME: 1745632431.914388
[04/25 21:53:51    449s] Legalizing MH Cells... 0 / 0 (level 8)
[04/25 21:53:51    449s] No instances found in the vector
[04/25 21:53:51    449s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2649.2M, DRC: 0)
[04/25 21:53:51    449s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:53:52    450s] no activity file in design. spp won't run.
[04/25 21:53:52    450s] NP #FI/FS/SF FL/PI: 0/0/0 25163/0
[04/25 21:53:52    450s] no activity file in design. spp won't run.
[04/25 21:53:52    450s] OPERPROF: Starting npPlace at level 1, MEM:2649.2M, EPOCH TIME: 1745632432.232748
[04/25 21:53:52    450s] GP RA stats: MHOnly 0 nrInst 25163 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 21:53:56    454s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2663.3M, EPOCH TIME: 1745632436.448917
[04/25 21:53:56    454s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2663.3M, EPOCH TIME: 1745632436.449200
[04/25 21:53:56    454s] Iteration 11: Total net bbox = 3.629e+05 (1.74e+05 1.89e+05)
[04/25 21:53:56    454s]               Est.  stn bbox = 4.402e+05 (2.17e+05 2.23e+05)
[04/25 21:53:56    454s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2663.3M
[04/25 21:53:56    454s] OPERPROF: Finished npPlace at level 1, CPU:4.230, REAL:4.223, MEM:2663.3M, EPOCH TIME: 1745632436.456164
[04/25 21:53:56    454s] Legalizing MH Cells... 0 / 0 (level 9)
[04/25 21:53:56    454s] No instances found in the vector
[04/25 21:53:56    454s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2647.3M, DRC: 0)
[04/25 21:53:56    454s] 0 (out of 0) MH cells were successfully legalized.
[04/25 21:53:56    454s] Move report: Timing Driven Placement moves 25163 insts, mean move: 4.09 um, max move: 120.56 um 
[04/25 21:53:56    454s] 	Max move on inst (systolic/FE_OFC4720_n_2480): (172.00, 193.04) --> (289.14, 196.46)
[04/25 21:53:56    454s] no activity file in design. spp won't run.
[04/25 21:53:56    454s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2647.3M, EPOCH TIME: 1745632436.554422
[04/25 21:53:56    454s] Saved padding area to DB
[04/25 21:53:56    454s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2647.3M, EPOCH TIME: 1745632436.556191
[04/25 21:53:56    454s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.003, MEM:2647.3M, EPOCH TIME: 1745632436.559329
[04/25 21:53:56    454s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2647.3M, EPOCH TIME: 1745632436.563460
[04/25 21:53:56    454s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 21:53:56    454s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.004, MEM:2647.3M, EPOCH TIME: 1745632436.567802
[04/25 21:53:56    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2647.3M, EPOCH TIME: 1745632436.572225
[04/25 21:53:56    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2647.3M, EPOCH TIME: 1745632436.572397
[04/25 21:53:56    454s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.021, MEM:2647.3M, EPOCH TIME: 1745632436.575050
[04/25 21:53:56    454s] 
[04/25 21:53:56    454s] Finished Incremental Placement (cpu=0:00:48.9, real=0:00:49.0, mem=2647.3M)
[04/25 21:53:56    454s] CongRepair sets shifter mode to gplace
[04/25 21:53:56    454s] TDRefine: refinePlace mode is spiral
[04/25 21:53:56    454s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2647.3M, EPOCH TIME: 1745632436.577488
[04/25 21:53:56    454s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2647.3M, EPOCH TIME: 1745632436.577552
[04/25 21:53:56    454s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2647.3M, EPOCH TIME: 1745632436.577632
[04/25 21:53:56    454s] Processing tracks to init pin-track alignment.
[04/25 21:53:56    454s] z: 2, totalTracks: 1
[04/25 21:53:56    454s] z: 4, totalTracks: 1
[04/25 21:53:56    454s] z: 6, totalTracks: 1
[04/25 21:53:56    454s] z: 8, totalTracks: 1
[04/25 21:53:56    454s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:53:56    454s] All LLGs are deleted
[04/25 21:53:56    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2647.3M, EPOCH TIME: 1745632436.589362
[04/25 21:53:56    454s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2647.3M, EPOCH TIME: 1745632436.589665
[04/25 21:53:56    454s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2647.3M, EPOCH TIME: 1745632436.594986
[04/25 21:53:56    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:56    454s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2647.3M, EPOCH TIME: 1745632436.596667
[04/25 21:53:56    454s] Max number of tech site patterns supported in site array is 256.
[04/25 21:53:56    454s] Core basic site is CoreSite
[04/25 21:53:56    454s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2647.3M, EPOCH TIME: 1745632436.620945
[04/25 21:53:56    454s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:53:56    454s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:53:56    454s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.012, MEM:2647.3M, EPOCH TIME: 1745632436.633305
[04/25 21:53:56    454s] Fast DP-INIT is on for default
[04/25 21:53:56    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:53:56    454s] Atter site array init, number of instance map data is 0.
[04/25 21:53:56    454s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.042, MEM:2647.3M, EPOCH TIME: 1745632436.638596
[04/25 21:53:56    454s] 
[04/25 21:53:56    454s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:53:56    454s] OPERPROF:         Starting CMU at level 5, MEM:2647.3M, EPOCH TIME: 1745632436.641009
[04/25 21:53:56    454s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2647.3M, EPOCH TIME: 1745632436.642707
[04/25 21:53:56    454s] 
[04/25 21:53:56    454s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:53:56    454s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.050, MEM:2647.3M, EPOCH TIME: 1745632436.644889
[04/25 21:53:56    454s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2647.3M, EPOCH TIME: 1745632436.644945
[04/25 21:53:56    454s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2647.3M, EPOCH TIME: 1745632436.645390
[04/25 21:53:56    454s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2647.3MB).
[04/25 21:53:56    454s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.071, MEM:2647.3M, EPOCH TIME: 1745632436.648490
[04/25 21:53:56    454s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.071, MEM:2647.3M, EPOCH TIME: 1745632436.648535
[04/25 21:53:56    454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.3
[04/25 21:53:56    454s] OPERPROF:   Starting RefinePlace at level 2, MEM:2647.3M, EPOCH TIME: 1745632436.648608
[04/25 21:53:56    454s] *** Starting place_detail (0:07:35 mem=2647.3M) ***
[04/25 21:53:56    454s] Total net bbox length = 3.736e+05 (1.820e+05 1.915e+05) (ext = 1.821e+04)
[04/25 21:53:56    454s] 
[04/25 21:53:56    454s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:53:56    454s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:53:56    454s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:56    454s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:56    454s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2647.3M, EPOCH TIME: 1745632436.679372
[04/25 21:53:56    454s] Starting refinePlace ...
[04/25 21:53:56    454s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:56    454s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:56    454s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2647.3M, EPOCH TIME: 1745632436.726931
[04/25 21:53:56    454s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:53:56    454s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2647.3M, EPOCH TIME: 1745632436.727092
[04/25 21:53:56    454s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2647.3M, EPOCH TIME: 1745632436.727439
[04/25 21:53:56    454s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2647.3M, EPOCH TIME: 1745632436.727491
[04/25 21:53:56    454s] DDP markSite nrRow 182 nrJob 182
[04/25 21:53:56    454s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2647.3M, EPOCH TIME: 1745632436.728253
[04/25 21:53:56    454s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2647.3M, EPOCH TIME: 1745632436.728312
[04/25 21:53:56    454s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:53:56    454s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2647.3M, EPOCH TIME: 1745632436.751713
[04/25 21:53:56    454s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2647.3M, EPOCH TIME: 1745632436.751787
[04/25 21:53:56    454s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.003, MEM:2647.3M, EPOCH TIME: 1745632436.755213
[04/25 21:53:56    454s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:53:56    454s]  ** Cut row section real time 0:00:00.0.
[04/25 21:53:56    454s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.004, MEM:2647.3M, EPOCH TIME: 1745632436.755354
[04/25 21:53:57    455s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:53:57    455s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2647.3MB) @(0:07:35 - 0:07:35).
[04/25 21:53:57    455s] Move report: preRPlace moves 25163 insts, mean move: 0.13 um, max move: 2.16 um 
[04/25 21:53:57    455s] 	Max move on inst (systolic/g113545): (89.57, 124.11) --> (91.20, 124.64)
[04/25 21:53:57    455s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[04/25 21:53:57    455s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:53:57    455s] Placement tweakage begins.
[04/25 21:53:57    455s] wire length = 4.277e+05
[04/25 21:53:58    456s] wire length = 4.241e+05
[04/25 21:53:58    456s] Placement tweakage ends.
[04/25 21:53:58    456s] Move report: tweak moves 5967 insts, mean move: 1.83 um, max move: 18.60 um 
[04/25 21:53:58    456s] 	Max move on inst (FE_OFC117_sram_wdata_a_84): (209.40, 316.16) --> (190.80, 316.16)
[04/25 21:53:58    456s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=2647.3MB) @(0:07:35 - 0:07:36).
[04/25 21:53:58    456s] 
[04/25 21:53:58    456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:53:59    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:53:59    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:53:59    457s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:53:59    457s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:53:59    457s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:53:59    457s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2615.3MB) @(0:07:36 - 0:07:37).
[04/25 21:53:59    457s] Move report: Detail placement moves 25163 insts, mean move: 0.55 um, max move: 18.76 um 
[04/25 21:53:59    457s] 	Max move on inst (FE_OFC117_sram_wdata_a_84): (209.41, 316.31) --> (190.80, 316.16)
[04/25 21:53:59    457s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2615.3MB
[04/25 21:53:59    457s] Statistics of distance of Instance movement in refine placement:
[04/25 21:53:59    457s]   maximum (X+Y) =        18.76 um
[04/25 21:53:59    457s]   inst (FE_OFC117_sram_wdata_a_84) with max move: (209.407, 316.315) -> (190.8, 316.16)
[04/25 21:53:59    457s]   mean    (X+Y) =         0.55 um
[04/25 21:53:59    457s] Summary Report:
[04/25 21:53:59    457s] Instances move: 25163 (out of 25163 movable)
[04/25 21:53:59    457s] Instances flipped: 0
[04/25 21:53:59    457s] Mean displacement: 0.55 um
[04/25 21:53:59    457s] Total instances moved : 25163
[04/25 21:53:59    457s] Max displacement: 18.76 um (Instance: FE_OFC117_sram_wdata_a_84) (209.407, 316.315) -> (190.8, 316.16)
[04/25 21:53:59    457s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/25 21:53:59    457s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.540, REAL:2.539, MEM:2615.3M, EPOCH TIME: 1745632439.218371
[04/25 21:53:59    457s] Total net bbox length = 3.717e+05 (1.797e+05 1.920e+05) (ext = 1.817e+04)
[04/25 21:53:59    457s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2615.3MB
[04/25 21:53:59    457s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=2615.3MB) @(0:07:35 - 0:07:37).
[04/25 21:53:59    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.3
[04/25 21:53:59    457s] *** Finished place_detail (0:07:37 mem=2615.3M) ***
[04/25 21:53:59    457s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.590, REAL:2.578, MEM:2615.3M, EPOCH TIME: 1745632439.226598
[04/25 21:53:59    457s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2615.3M, EPOCH TIME: 1745632439.226659
[04/25 21:53:59    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25163).
[04/25 21:53:59    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:59    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:59    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:53:59    457s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.081, MEM:2573.3M, EPOCH TIME: 1745632439.307325
[04/25 21:53:59    457s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.730, REAL:2.730, MEM:2573.3M, EPOCH TIME: 1745632439.307537
[04/25 21:53:59    457s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2573.3M, EPOCH TIME: 1745632439.308558
[04/25 21:53:59    457s] Starting Early Global Route congestion estimation: mem = 2573.3M
[04/25 21:53:59    457s] (I)      ==================== Layers =====================
[04/25 21:53:59    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:59    457s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:53:59    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:59    457s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:53:59    457s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:53:59    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:59    457s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:53:59    457s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:53:59    457s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:53:59    457s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:53:59    457s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:53:59    457s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:53:59    457s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:53:59    457s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:53:59    457s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:53:59    457s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:53:59    457s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:53:59    457s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:53:59    457s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:53:59    457s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:53:59    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:53:59    457s] (I)      Started Import and model ( Curr Mem: 2573.33 MB )
[04/25 21:53:59    457s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:53:59    457s] (I)      == Non-default Options ==
[04/25 21:53:59    457s] (I)      Maximum routing layer                              : 11
[04/25 21:53:59    457s] (I)      Number of threads                                  : 1
[04/25 21:53:59    457s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:53:59    457s] (I)      Method to set GCell size                           : row
[04/25 21:53:59    457s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:53:59    457s] (I)      Use row-based GCell size
[04/25 21:53:59    457s] (I)      Use row-based GCell align
[04/25 21:53:59    457s] (I)      layer 0 area = 80000
[04/25 21:53:59    457s] (I)      layer 1 area = 80000
[04/25 21:53:59    457s] (I)      layer 2 area = 80000
[04/25 21:53:59    457s] (I)      layer 3 area = 80000
[04/25 21:53:59    457s] (I)      layer 4 area = 80000
[04/25 21:53:59    457s] (I)      layer 5 area = 80000
[04/25 21:53:59    457s] (I)      layer 6 area = 80000
[04/25 21:53:59    457s] (I)      layer 7 area = 80000
[04/25 21:53:59    457s] (I)      layer 8 area = 80000
[04/25 21:53:59    457s] (I)      layer 9 area = 400000
[04/25 21:53:59    457s] (I)      layer 10 area = 400000
[04/25 21:53:59    457s] (I)      GCell unit size   : 3420
[04/25 21:53:59    457s] (I)      GCell multiplier  : 1
[04/25 21:53:59    457s] (I)      GCell row height  : 3420
[04/25 21:53:59    457s] (I)      Actual row height : 3420
[04/25 21:53:59    457s] (I)      GCell align ref   : 20000 20140
[04/25 21:53:59    457s] [NR-eGR] Track table information for default rule: 
[04/25 21:53:59    457s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:53:59    457s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:53:59    457s] (I)      ==================== Default via =====================
[04/25 21:53:59    457s] (I)      +----+------------------+----------------------------+
[04/25 21:53:59    457s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:53:59    457s] (I)      +----+------------------+----------------------------+
[04/25 21:53:59    457s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:53:59    457s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:53:59    457s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:53:59    457s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:53:59    457s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:53:59    457s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:53:59    457s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:53:59    457s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:53:59    457s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:53:59    457s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:53:59    457s] (I)      +----+------------------+----------------------------+
[04/25 21:53:59    457s] [NR-eGR] Read 201300 PG shapes
[04/25 21:53:59    457s] [NR-eGR] Read 0 clock shapes
[04/25 21:53:59    457s] [NR-eGR] Read 0 other shapes
[04/25 21:53:59    457s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:53:59    457s] [NR-eGR] #Instance Blockages : 0
[04/25 21:53:59    457s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:53:59    457s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:53:59    457s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:53:59    457s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:53:59    457s] [NR-eGR] #Other Blockages    : 0
[04/25 21:53:59    457s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:53:59    457s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:53:59    457s] [NR-eGR] Read 29317 nets ( ignored 0 )
[04/25 21:53:59    457s] (I)      early_global_route_priority property id does not exist.
[04/25 21:53:59    457s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:53:59    457s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:53:59    457s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:53:59    457s] (I)      Number of ignored nets                =      0
[04/25 21:53:59    457s] (I)      Number of connected nets              =      0
[04/25 21:53:59    457s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:53:59    457s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:53:59    457s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:53:59    457s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:53:59    457s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:53:59    457s] (I)      Ndr track 0 does not exist
[04/25 21:53:59    457s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:53:59    457s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:53:59    457s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:53:59    457s] (I)      Site width          :   400  (dbu)
[04/25 21:53:59    457s] (I)      Row height          :  3420  (dbu)
[04/25 21:53:59    457s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:53:59    457s] (I)      GCell width         :  3420  (dbu)
[04/25 21:53:59    457s] (I)      GCell height        :  3420  (dbu)
[04/25 21:53:59    457s] (I)      Grid                :   194   193    11
[04/25 21:53:59    457s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:53:59    457s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:53:59    457s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:53:59    457s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:53:59    457s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:53:59    457s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:53:59    457s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:53:59    457s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:53:59    457s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:53:59    457s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:53:59    457s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:53:59    457s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:53:59    457s] (I)      --------------------------------------------------------
[04/25 21:53:59    457s] 
[04/25 21:53:59    457s] [NR-eGR] ============ Routing rule table ============
[04/25 21:53:59    457s] [NR-eGR] Rule id: 0  Nets: 29317
[04/25 21:53:59    457s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:53:59    457s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:53:59    457s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:53:59    457s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:53:59    457s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:53:59    457s] [NR-eGR] ========================================
[04/25 21:53:59    457s] [NR-eGR] 
[04/25 21:53:59    457s] (I)      =============== Blocked Tracks ===============
[04/25 21:53:59    457s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:59    457s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:53:59    457s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:59    457s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:53:59    457s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:53:59    457s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:53:59    457s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:53:59    457s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:53:59    457s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:53:59    457s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:53:59    457s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:53:59    457s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:53:59    457s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:53:59    457s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:53:59    457s] (I)      +-------+---------+----------+---------------+
[04/25 21:53:59    457s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2586.21 MB )
[04/25 21:53:59    457s] (I)      Reset routing kernel
[04/25 21:53:59    457s] (I)      Started Global Routing ( Curr Mem: 2586.21 MB )
[04/25 21:53:59    457s] (I)      totalPins=89791  totalGlobalPin=85630 (95.37%)
[04/25 21:53:59    457s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1a Route ============
[04/25 21:53:59    457s] [NR-eGR] Layer group 1: route 29317 net(s) in layer range [2, 11]
[04/25 21:53:59    457s] (I)      Usage: 240550 = (116848 H, 123702 V) = (8.25% H, 9.63% V) = (1.998e+05um H, 2.115e+05um V)
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1b Route ============
[04/25 21:53:59    457s] (I)      Usage: 240550 = (116848 H, 123702 V) = (8.25% H, 9.63% V) = (1.998e+05um H, 2.115e+05um V)
[04/25 21:53:59    457s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.113405e+05um
[04/25 21:53:59    457s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:53:59    457s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1c Route ============
[04/25 21:53:59    457s] (I)      Usage: 240550 = (116848 H, 123702 V) = (8.25% H, 9.63% V) = (1.998e+05um H, 2.115e+05um V)
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1d Route ============
[04/25 21:53:59    457s] (I)      Usage: 240550 = (116848 H, 123702 V) = (8.25% H, 9.63% V) = (1.998e+05um H, 2.115e+05um V)
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1e Route ============
[04/25 21:53:59    457s] (I)      Usage: 240550 = (116848 H, 123702 V) = (8.25% H, 9.63% V) = (1.998e+05um H, 2.115e+05um V)
[04/25 21:53:59    457s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.113405e+05um
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] (I)      ============  Phase 1l Route ============
[04/25 21:53:59    457s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:53:59    457s] (I)      Layer  2:     300164    100312         8           0      318470    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  3:     323100     94290         0           0      335241    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  4:     300164     53672         0           0      318470    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  5:     323100     23530         0           0      335241    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  6:     300164      5286         0           0      318470    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  7:     323100      2519         0           0      335241    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  8:     300164         6         0           0      318470    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:53:59    457s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:53:59    457s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:53:59    457s] (I)      Total:       2716055    279615         8        6329     2869998    ( 0.22%) 
[04/25 21:53:59    457s] (I)      
[04/25 21:53:59    457s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:53:59    457s] [NR-eGR]                        OverCon            
[04/25 21:53:59    457s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:53:59    457s] [NR-eGR]        Layer               (1)    OverCon
[04/25 21:53:59    457s] [NR-eGR] ----------------------------------------------
[04/25 21:53:59    457s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal2 ( 2)         8( 0.02%)   ( 0.02%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR] ----------------------------------------------
[04/25 21:53:59    457s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[04/25 21:53:59    457s] [NR-eGR] 
[04/25 21:53:59    457s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2594.21 MB )
[04/25 21:53:59    457s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:53:59    457s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:53:59    457s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 2594.2M
[04/25 21:53:59    457s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.560, REAL:0.574, MEM:2594.2M, EPOCH TIME: 1745632439.882396
[04/25 21:53:59    457s] OPERPROF: Starting HotSpotCal at level 1, MEM:2594.2M, EPOCH TIME: 1745632439.882470
[04/25 21:53:59    457s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:59    457s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:53:59    457s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:59    457s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:53:59    457s] [hotspot] +------------+---------------+---------------+
[04/25 21:53:59    457s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:53:59    457s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:53:59    457s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2610.2M, EPOCH TIME: 1745632439.886364
[04/25 21:53:59    457s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2610.2M, EPOCH TIME: 1745632439.888265
[04/25 21:53:59    457s] Starting Early Global Route wiring: mem = 2610.2M
[04/25 21:53:59    457s] (I)      ============= Track Assignment ============
[04/25 21:53:59    457s] (I)      Started Track Assignment (1T) ( Curr Mem: 2610.21 MB )
[04/25 21:53:59    457s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:53:59    457s] (I)      Run Multi-thread track assignment
[04/25 21:54:00    458s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2610.21 MB )
[04/25 21:54:00    458s] (I)      Started Export ( Curr Mem: 2610.21 MB )
[04/25 21:54:00    458s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:54:00    458s] [NR-eGR] -------------------------------------
[04/25 21:54:00    458s] [NR-eGR]  Metal1   (1H)             0   89232 
[04/25 21:54:00    458s] [NR-eGR]  Metal2   (2V)        128517  130478 
[04/25 21:54:00    458s] [NR-eGR]  Metal3   (3H)        163756   10835 
[04/25 21:54:00    458s] [NR-eGR]  Metal4   (4V)         90456    3346 
[04/25 21:54:00    458s] [NR-eGR]  Metal5   (5H)         40153     521 
[04/25 21:54:00    458s] [NR-eGR]  Metal6   (6V)          8985     169 
[04/25 21:54:00    458s] [NR-eGR]  Metal7   (7H)          4329       2 
[04/25 21:54:00    458s] [NR-eGR]  Metal8   (8V)            11       0 
[04/25 21:54:00    458s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:54:00    458s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:54:00    458s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:54:00    458s] [NR-eGR] -------------------------------------
[04/25 21:54:00    458s] [NR-eGR]           Total       436207  234583 
[04/25 21:54:00    458s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:54:00    458s] [NR-eGR] Total half perimeter of net bounding box: 371700um
[04/25 21:54:00    458s] [NR-eGR] Total length: 436207um, number of vias: 234583
[04/25 21:54:00    458s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:54:00    458s] [NR-eGR] Total eGR-routed clock nets wire length: 10428um, number of vias: 8062
[04/25 21:54:00    458s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:54:00    458s] (I)      Finished Export ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2610.21 MB )
[04/25 21:54:00    458s] Early Global Route wiring runtime: 0.64 seconds, mem = 2594.2M
[04/25 21:54:00    458s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.644, MEM:2594.2M, EPOCH TIME: 1745632440.532130
[04/25 21:54:00    458s] SKP cleared!
[04/25 21:54:00    458s] 0 delay mode for cte disabled.
[04/25 21:54:00    458s] 
[04/25 21:54:00    458s] *** Finished incrementalPlace (cpu=0:00:53.6, real=0:00:54.0)***
[04/25 21:54:00    458s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2594.2M, EPOCH TIME: 1745632440.562361
[04/25 21:54:00    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:00    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:00    458s] All LLGs are deleted
[04/25 21:54:00    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:00    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:00    458s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2594.2M, EPOCH TIME: 1745632440.562560
[04/25 21:54:00    458s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2594.2M, EPOCH TIME: 1745632440.562621
[04/25 21:54:00    458s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.012, MEM:2526.2M, EPOCH TIME: 1745632440.574219
[04/25 21:54:00    458s] Start to check current routing status for nets...
[04/25 21:54:00    458s] All nets are already routed correctly.
[04/25 21:54:00    458s] End to check current routing status for nets (mem=2526.2M)
[04/25 21:54:00    458s] Extraction called for design 'tpu_top' of instances=25163 and nets=29409 using extraction engine 'pre_route' .
[04/25 21:54:00    458s] pre_route RC Extraction called for design tpu_top.
[04/25 21:54:00    458s] RC Extraction called in multi-corner(1) mode.
[04/25 21:54:00    458s] RCMode: PreRoute
[04/25 21:54:00    458s]       RC Corner Indexes            0   
[04/25 21:54:00    458s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:54:00    458s] Resistance Scaling Factor    : 1.00000 
[04/25 21:54:00    458s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:54:00    458s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:54:00    458s] Shrink Factor                : 0.90000
[04/25 21:54:00    458s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:54:00    458s] Using capacitance table file ...
[04/25 21:54:00    458s] 
[04/25 21:54:00    458s] Trim Metal Layers:
[04/25 21:54:00    458s] LayerId::1 widthSet size::4
[04/25 21:54:00    458s] LayerId::2 widthSet size::4
[04/25 21:54:00    458s] LayerId::3 widthSet size::4
[04/25 21:54:00    458s] LayerId::4 widthSet size::4
[04/25 21:54:00    458s] LayerId::5 widthSet size::4
[04/25 21:54:00    458s] LayerId::6 widthSet size::4
[04/25 21:54:00    458s] LayerId::7 widthSet size::5
[04/25 21:54:00    458s] LayerId::8 widthSet size::5
[04/25 21:54:00    458s] LayerId::9 widthSet size::5
[04/25 21:54:00    458s] LayerId::10 widthSet size::4
[04/25 21:54:00    458s] LayerId::11 widthSet size::3
[04/25 21:54:00    458s] eee: pegSigSF::1.070000
[04/25 21:54:00    458s] Updating RC grid for preRoute extraction ...
[04/25 21:54:00    458s] Initializing multi-corner capacitance tables ... 
[04/25 21:54:01    459s] Initializing multi-corner resistance tables ...
[04/25 21:54:01    459s] Creating RPSQ from WeeR and WRes ...
[04/25 21:54:01    459s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:54:01    459s] eee: l::2 avDens::0.230381 usedTrk::7563.871756 availTrk::32832.000000 sigTrk::7563.871756
[04/25 21:54:01    459s] eee: l::3 avDens::0.273947 usedTrk::9689.489406 availTrk::35370.000000 sigTrk::9689.489406
[04/25 21:54:01    459s] eee: l::4 avDens::0.161119 usedTrk::5372.526124 availTrk::33345.000000 sigTrk::5372.526124
[04/25 21:54:01    459s] eee: l::5 avDens::0.080424 usedTrk::2352.412861 availTrk::29250.000000 sigTrk::2352.412861
[04/25 21:54:01    459s] eee: l::6 avDens::0.033766 usedTrk::525.435670 availTrk::15561.000000 sigTrk::525.435670
[04/25 21:54:01    459s] eee: l::7 avDens::0.057410 usedTrk::253.177192 availTrk::4410.000000 sigTrk::253.177192
[04/25 21:54:01    459s] eee: l::8 avDens::0.007277 usedTrk::0.622222 availTrk::85.500000 sigTrk::0.622222
[04/25 21:54:01    459s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:54:01    459s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:54:01    459s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:54:01    459s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:54:01    459s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256150 uaWl=1.000000 uaWlH=0.329967 aWlH=0.000000 lMod=0 pMax=0.832700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:54:01    459s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2526.215M)
[04/25 21:54:01    459s] Compute RC Scale Done ...
[04/25 21:54:01    459s] **opt_design ... cpu = 0:05:10, real = 0:05:25, mem = 1762.5M, totSessionCpu=0:07:40 **
[04/25 21:54:02    460s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:54:02    460s] #################################################################################
[04/25 21:54:02    460s] # Design Stage: PreRoute
[04/25 21:54:02    460s] # Design Name: tpu_top
[04/25 21:54:02    460s] # Design Mode: 45nm
[04/25 21:54:02    460s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:54:02    460s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:54:02    460s] # Signoff Settings: SI Off 
[04/25 21:54:02    460s] #################################################################################
[04/25 21:54:03    461s] Calculate delays in BcWc mode...
[04/25 21:54:03    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 2532.8M, InitMEM = 2532.8M)
[04/25 21:54:03    461s] Start delay calculation (fullDC) (1 T). (MEM=2532.83)
[04/25 21:54:03    461s] End AAE Lib Interpolated Model. (MEM=2532.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:54:07    465s] Total number of fetched objects 29317
[04/25 21:54:07    465s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:54:07    465s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:54:07    465s] End delay calculation. (MEM=2556.52 CPU=0:00:03.7 REAL=0:00:04.0)
[04/25 21:54:07    465s] End delay calculation (fullDC). (MEM=2556.52 CPU=0:00:04.5 REAL=0:00:04.0)
[04/25 21:54:07    465s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2556.5M) ***
[04/25 21:54:08    466s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:01.1/0:01:01.1 (1.0), totSession cpu/real = 0:07:46.1/0:08:23.9 (0.9), mem = 2556.5M
[04/25 21:54:08    466s] 
[04/25 21:54:08    466s] =============================================================================================
[04/25 21:54:08    466s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         21.17-s075_1
[04/25 21:54:08    466s] =============================================================================================
[04/25 21:54:08    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:54:08    466s] ---------------------------------------------------------------------------------------------
[04/25 21:54:08    466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:08    466s] [ ExtractRC              ]      1   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:54:08    466s] [ TimingUpdate           ]      4   0:00:01.7  (   2.9 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 21:54:08    466s] [ FullDelayCalc          ]      1   0:00:05.4  (   8.9 % )     0:00:05.4 /  0:00:05.4    1.0
[04/25 21:54:08    466s] [ MISC                   ]          0:00:53.3  (  87.2 % )     0:00:53.3 /  0:00:53.3    1.0
[04/25 21:54:08    466s] ---------------------------------------------------------------------------------------------
[04/25 21:54:08    466s]  IncrReplace #2 TOTAL               0:01:01.1  ( 100.0 % )     0:01:01.1 /  0:01:01.1    1.0
[04/25 21:54:08    466s] ---------------------------------------------------------------------------------------------
[04/25 21:54:08    466s] 
[04/25 21:54:09    467s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:54:09    467s] Deleting Lib Analyzer.
[04/25 21:54:09    467s] Begin: GigaOpt DRV Optimization
[04/25 21:54:09    467s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/25 21:54:09    467s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/25 21:54:09    467s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:47.1/0:08:24.8 (0.9), mem = 2572.5M
[04/25 21:54:09    467s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:54:09    467s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:54:09    467s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:54:09    467s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.12
[04/25 21:54:09    467s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:54:09    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:47 mem=2572.5M
[04/25 21:54:09    467s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:54:09    467s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.5M, EPOCH TIME: 1745632449.120683
[04/25 21:54:09    467s] Processing tracks to init pin-track alignment.
[04/25 21:54:09    467s] z: 2, totalTracks: 1
[04/25 21:54:09    467s] z: 4, totalTracks: 1
[04/25 21:54:09    467s] z: 6, totalTracks: 1
[04/25 21:54:09    467s] z: 8, totalTracks: 1
[04/25 21:54:09    467s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:54:09    467s] All LLGs are deleted
[04/25 21:54:09    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:09    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:09    467s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2572.5M, EPOCH TIME: 1745632449.134290
[04/25 21:54:09    467s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2572.5M, EPOCH TIME: 1745632449.134598
[04/25 21:54:09    467s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.5M, EPOCH TIME: 1745632449.140024
[04/25 21:54:09    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:09    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:09    467s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2572.5M, EPOCH TIME: 1745632449.141766
[04/25 21:54:09    467s] Max number of tech site patterns supported in site array is 256.
[04/25 21:54:09    467s] Core basic site is CoreSite
[04/25 21:54:09    467s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2572.5M, EPOCH TIME: 1745632449.166908
[04/25 21:54:09    467s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:54:09    467s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:54:09    467s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.013, MEM:2572.5M, EPOCH TIME: 1745632449.179651
[04/25 21:54:09    467s] Fast DP-INIT is on for default
[04/25 21:54:09    467s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:54:09    467s] Atter site array init, number of instance map data is 0.
[04/25 21:54:09    467s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.045, MEM:2572.5M, EPOCH TIME: 1745632449.186344
[04/25 21:54:09    467s] 
[04/25 21:54:09    467s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:09    467s] OPERPROF:     Starting CMU at level 3, MEM:2572.5M, EPOCH TIME: 1745632449.188788
[04/25 21:54:09    467s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2572.5M, EPOCH TIME: 1745632449.190496
[04/25 21:54:09    467s] 
[04/25 21:54:09    467s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:54:09    467s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2572.5M, EPOCH TIME: 1745632449.192702
[04/25 21:54:09    467s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.5M, EPOCH TIME: 1745632449.192771
[04/25 21:54:09    467s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2572.5M, EPOCH TIME: 1745632449.193103
[04/25 21:54:09    467s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2572.5MB).
[04/25 21:54:09    467s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2572.5M, EPOCH TIME: 1745632449.196311
[04/25 21:54:09    467s] TotalInstCnt at PhyDesignMc Initialization: 25163
[04/25 21:54:09    467s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:47 mem=2572.5M
[04/25 21:54:09    467s] ### Creating RouteCongInterface, started
[04/25 21:54:09    467s] 
[04/25 21:54:09    467s] Creating Lib Analyzer ...
[04/25 21:54:09    467s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:54:09    467s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:54:09    467s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:54:09    467s] 
[04/25 21:54:09    467s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:54:09    468s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:48 mem=2572.5M
[04/25 21:54:09    468s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:48 mem=2572.5M
[04/25 21:54:09    468s] Creating Lib Analyzer, finished. 
[04/25 21:54:10    468s] 
[04/25 21:54:10    468s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:54:10    468s] 
[04/25 21:54:10    468s] #optDebug: {0, 1.000}
[04/25 21:54:10    468s] ### Creating RouteCongInterface, finished
[04/25 21:54:10    468s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:54:10    468s] ### Creating LA Mngr. totSessionCpu=0:07:48 mem=2572.5M
[04/25 21:54:10    468s] ### Creating LA Mngr, finished. totSessionCpu=0:07:48 mem=2572.5M
[04/25 21:54:10    468s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:54:10    468s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:54:10    468s] [GPS-DRV] maxLocalDensity: 1.2
[04/25 21:54:10    468s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:54:10    468s] [GPS-DRV] All active and enabled setup views
[04/25 21:54:10    468s] [GPS-DRV]     wc
[04/25 21:54:10    468s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:54:10    468s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:54:10    468s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:54:10    468s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 21:54:10    468s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:54:10    468s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2591.6M, EPOCH TIME: 1745632450.782237
[04/25 21:54:10    468s] Found 0 hard placement blockage before merging.
[04/25 21:54:10    468s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2591.6M, EPOCH TIME: 1745632450.782545
[04/25 21:54:10    469s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:54:10    469s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:54:10    469s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:54:10    469s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:54:10    469s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:54:11    469s] Info: violation cost 160.691956 (cap = 0.000000, tran = 160.691956, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:54:11    469s] |   397|  1647|    -0.27|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.26|       0|       0|       0| 65.51%|          |         |
[04/25 21:54:14    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:54:14    472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.07|     348|       5|     100| 66.15%| 0:00:03.0|  2664.8M|
[04/25 21:54:14    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:54:14    472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.07|       0|       0|       0| 66.15%| 0:00:00.0|  2664.8M|
[04/25 21:54:14    472s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:54:14    472s] Bottom Preferred Layer:
[04/25 21:54:14    472s]     None
[04/25 21:54:14    472s] Via Pillar Rule:
[04/25 21:54:14    472s]     None
[04/25 21:54:14    472s] Finished writing unified metrics of routing constraints.
[04/25 21:54:14    472s] 
[04/25 21:54:14    472s] *** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2664.8M) ***
[04/25 21:54:14    472s] 
[04/25 21:54:14    472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.8M, EPOCH TIME: 1745632454.222937
[04/25 21:54:14    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/25 21:54:14    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:14    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:14    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:14    472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.082, MEM:2619.8M, EPOCH TIME: 1745632454.304701
[04/25 21:54:14    472s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2619.8M, EPOCH TIME: 1745632454.309280
[04/25 21:54:14    472s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2619.8M, EPOCH TIME: 1745632454.309374
[04/25 21:54:14    472s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2619.8M, EPOCH TIME: 1745632454.327126
[04/25 21:54:14    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:14    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:14    472s] 
[04/25 21:54:14    472s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:14    472s] OPERPROF:       Starting CMU at level 4, MEM:2619.8M, EPOCH TIME: 1745632454.358292
[04/25 21:54:14    472s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2619.8M, EPOCH TIME: 1745632454.360297
[04/25 21:54:14    472s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2619.8M, EPOCH TIME: 1745632454.362593
[04/25 21:54:14    472s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2619.8M, EPOCH TIME: 1745632454.362652
[04/25 21:54:14    472s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2619.8M, EPOCH TIME: 1745632454.363018
[04/25 21:54:14    472s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2619.8M, EPOCH TIME: 1745632454.366384
[04/25 21:54:14    472s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2619.8M, EPOCH TIME: 1745632454.366754
[04/25 21:54:14    472s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.057, MEM:2619.8M, EPOCH TIME: 1745632454.366857
[04/25 21:54:14    472s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.058, MEM:2619.8M, EPOCH TIME: 1745632454.366903
[04/25 21:54:14    472s] TDRefine: refinePlace mode is spiral
[04/25 21:54:14    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.4
[04/25 21:54:14    472s] OPERPROF: Starting RefinePlace at level 1, MEM:2619.8M, EPOCH TIME: 1745632454.367033
[04/25 21:54:14    472s] *** Starting place_detail (0:07:52 mem=2619.8M) ***
[04/25 21:54:14    472s] Total net bbox length = 3.731e+05 (1.806e+05 1.925e+05) (ext = 1.816e+04)
[04/25 21:54:14    472s] 
[04/25 21:54:14    472s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:14    472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:54:14    472s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:14    472s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:14    472s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2619.8M, EPOCH TIME: 1745632454.395490
[04/25 21:54:14    472s] Starting refinePlace ...
[04/25 21:54:14    472s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:14    472s] One DDP V2 for no tweak run.
[04/25 21:54:14    472s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:14    472s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2619.8M, EPOCH TIME: 1745632454.442783
[04/25 21:54:14    472s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:54:14    472s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2619.8M, EPOCH TIME: 1745632454.442968
[04/25 21:54:14    472s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2619.8M, EPOCH TIME: 1745632454.443280
[04/25 21:54:14    472s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2619.8M, EPOCH TIME: 1745632454.443334
[04/25 21:54:14    472s] DDP markSite nrRow 182 nrJob 182
[04/25 21:54:14    472s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2619.8M, EPOCH TIME: 1745632454.443908
[04/25 21:54:14    472s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2619.8M, EPOCH TIME: 1745632454.443967
[04/25 21:54:14    472s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:54:14    472s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2623.3M, EPOCH TIME: 1745632454.468897
[04/25 21:54:14    472s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2623.3M, EPOCH TIME: 1745632454.468961
[04/25 21:54:14    472s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.004, MEM:2623.3M, EPOCH TIME: 1745632454.472744
[04/25 21:54:14    472s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:54:14    472s]  ** Cut row section real time 0:00:00.0.
[04/25 21:54:14    472s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2623.3M, EPOCH TIME: 1745632454.472856
[04/25 21:54:14    472s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:54:14    472s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2623.3MB) @(0:07:52 - 0:07:53).
[04/25 21:54:14    472s] Move report: preRPlace moves 1072 insts, mean move: 0.39 um, max move: 2.51 um 
[04/25 21:54:14    472s] 	Max move on inst (quantize/FE_OFC5428_ori_data_26): (90.20, 114.38) --> (91.00, 116.09)
[04/25 21:54:14    472s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/25 21:54:14    472s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:54:14    472s] 
[04/25 21:54:14    472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:54:15    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:54:15    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:54:15    473s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:54:15    473s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[04/25 21:54:15    473s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:54:15    473s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2607.3MB) @(0:07:53 - 0:07:54).
[04/25 21:54:15    473s] Move report: Detail placement moves 1072 insts, mean move: 0.39 um, max move: 2.51 um 
[04/25 21:54:15    473s] 	Max move on inst (quantize/FE_OFC5428_ori_data_26): (90.20, 114.38) --> (91.00, 116.09)
[04/25 21:54:15    473s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2607.3MB
[04/25 21:54:15    473s] Statistics of distance of Instance movement in refine placement:
[04/25 21:54:15    473s]   maximum (X+Y) =         2.51 um
[04/25 21:54:15    473s]   inst (quantize/FE_OFC5428_ori_data_26) with max move: (90.2, 114.38) -> (91, 116.09)
[04/25 21:54:15    473s]   mean    (X+Y) =         0.39 um
[04/25 21:54:15    473s] Summary Report:
[04/25 21:54:15    473s] Instances move: 1072 (out of 25516 movable)
[04/25 21:54:15    473s] Instances flipped: 0
[04/25 21:54:15    473s] Mean displacement: 0.39 um
[04/25 21:54:15    473s] Total instances moved : 1072
[04/25 21:54:15    473s] Max displacement: 2.51 um (Instance: quantize/FE_OFC5428_ori_data_26) (90.2, 114.38) -> (91, 116.09)
[04/25 21:54:15    473s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/25 21:54:15    473s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.380, REAL:1.379, MEM:2607.3M, EPOCH TIME: 1745632455.774747
[04/25 21:54:15    473s] Total net bbox length = 3.733e+05 (1.808e+05 1.925e+05) (ext = 1.818e+04)
[04/25 21:54:15    473s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2607.3MB
[04/25 21:54:15    473s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2607.3MB) @(0:07:52 - 0:07:54).
[04/25 21:54:15    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.4
[04/25 21:54:15    473s] *** Finished place_detail (0:07:54 mem=2607.3M) ***
[04/25 21:54:15    473s] OPERPROF: Finished RefinePlace at level 1, CPU:1.420, REAL:1.416, MEM:2607.3M, EPOCH TIME: 1745632455.783117
[04/25 21:54:15    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2607.3M, EPOCH TIME: 1745632455.901280
[04/25 21:54:15    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/25 21:54:15    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:15    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:15    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:15    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2604.3M, EPOCH TIME: 1745632455.975644
[04/25 21:54:15    474s] *** maximum move = 2.51 um ***
[04/25 21:54:15    474s] *** Finished re-routing un-routed nets (2604.3M) ***
[04/25 21:54:16    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:2604.3M, EPOCH TIME: 1745632456.015627
[04/25 21:54:16    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2604.3M, EPOCH TIME: 1745632456.031494
[04/25 21:54:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] 
[04/25 21:54:16    474s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:16    474s] OPERPROF:     Starting CMU at level 3, MEM:2604.3M, EPOCH TIME: 1745632456.062798
[04/25 21:54:16    474s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2604.3M, EPOCH TIME: 1745632456.064662
[04/25 21:54:16    474s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2604.3M, EPOCH TIME: 1745632456.067102
[04/25 21:54:16    474s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2604.3M, EPOCH TIME: 1745632456.067165
[04/25 21:54:16    474s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2620.3M, EPOCH TIME: 1745632456.067698
[04/25 21:54:16    474s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2620.3M, EPOCH TIME: 1745632456.070916
[04/25 21:54:16    474s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2620.3M, EPOCH TIME: 1745632456.071215
[04/25 21:54:16    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2620.3M, EPOCH TIME: 1745632456.071307
[04/25 21:54:16    474s] 
[04/25 21:54:16    474s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2620.3M) ***
[04/25 21:54:16    474s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:54:16    474s] Total-nets :: 29670, Stn-nets :: 5, ratio :: 0.016852 %, Total-len 436221, Stn-len 348.805
[04/25 21:54:16    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2601.3M, EPOCH TIME: 1745632456.397442
[04/25 21:54:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.068, MEM:2544.3M, EPOCH TIME: 1745632456.465619
[04/25 21:54:16    474s] TotalInstCnt at PhyDesignMc Destruction: 25516
[04/25 21:54:16    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.12
[04/25 21:54:16    474s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:07:54.5/0:08:32.2 (0.9), mem = 2544.3M
[04/25 21:54:16    474s] 
[04/25 21:54:16    474s] =============================================================================================
[04/25 21:54:16    474s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.17-s075_1
[04/25 21:54:16    474s] =============================================================================================
[04/25 21:54:16    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:54:16    474s] ---------------------------------------------------------------------------------------------
[04/25 21:54:16    474s] [ SlackTraversorInit     ]      2   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:54:16    474s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   8.7 % )     0:00:00.6 /  0:00:00.7    1.0
[04/25 21:54:16    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:16    474s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:54:16    474s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.8
[04/25 21:54:16    474s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.7 /  0:00:00.8    1.0
[04/25 21:54:16    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:16    474s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.2 /  0:00:03.2    1.0
[04/25 21:54:16    474s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.9 /  0:00:02.9    1.0
[04/25 21:54:16    474s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:16    474s] [ OptEval                ]      5   0:00:01.6  (  22.0 % )     0:00:01.6 /  0:00:01.7    1.0
[04/25 21:54:16    474s] [ OptCommit              ]      5   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:54:16    474s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:54:16    474s] [ IncrDelayCalc          ]     35   0:00:00.6  (   7.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:54:16    474s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    0.9
[04/25 21:54:16    474s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:54:16    474s] [ RefinePlace            ]      1   0:00:02.0  (  26.6 % )     0:00:02.0 /  0:00:02.0    1.0
[04/25 21:54:16    474s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:54:16    474s] [ IncrTimingUpdate       ]      5   0:00:00.5  (   6.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:54:16    474s] [ MISC                   ]          0:00:00.9  (  11.7 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:54:16    474s] ---------------------------------------------------------------------------------------------
[04/25 21:54:16    474s]  DrvOpt #4 TOTAL                    0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:07.4    1.0
[04/25 21:54:16    474s] ---------------------------------------------------------------------------------------------
[04/25 21:54:16    474s] 
[04/25 21:54:16    474s] End: GigaOpt DRV Optimization
[04/25 21:54:16    474s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:54:16    474s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:54:16    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2544.3M, EPOCH TIME: 1745632456.485165
[04/25 21:54:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] 
[04/25 21:54:16    474s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:16    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2544.3M, EPOCH TIME: 1745632456.516983
[04/25 21:54:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] ------------------------------------------------------------------
[04/25 21:54:17    475s]      Summary (cpu=0.12min real=0.12min mem=2544.3M)
[04/25 21:54:17    475s] ------------------------------------------------------------------
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] Setup views included:
[04/25 21:54:17    475s]  wc 
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] +--------------------+---------+---------+---------+
[04/25 21:54:17    475s] |     Setup mode     |   all   | reg2reg | default |
[04/25 21:54:17    475s] +--------------------+---------+---------+---------+
[04/25 21:54:17    475s] |           WNS (ns):| -0.076  | -0.076  |  0.050  |
[04/25 21:54:17    475s] |           TNS (ns):| -1.067  | -1.067  |  0.000  |
[04/25 21:54:17    475s] |    Violating Paths:|   35    |   35    |    0    |
[04/25 21:54:17    475s] |          All Paths:|  3236   |  2808   |  3220   |
[04/25 21:54:17    475s] +--------------------+---------+---------+---------+
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] +----------------+-------------------------------+------------------+
[04/25 21:54:17    475s] |                |              Real             |       Total      |
[04/25 21:54:17    475s] |    DRVs        +------------------+------------+------------------|
[04/25 21:54:17    475s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:54:17    475s] +----------------+------------------+------------+------------------+
[04/25 21:54:17    475s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:54:17    475s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:54:17    475s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:54:17    475s] |   max_length   [04/25 21:54:17    475s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |     0      |      0 (0)       |
[04/25 21:54:17    475s] +----------------+------------------+------------+------------------+
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2592.4M, EPOCH TIME: 1745632457.100505
[04/25 21:54:17    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:17    475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2592.4M, EPOCH TIME: 1745632457.133772
[04/25 21:54:17    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] Density: 66.153%
[04/25 21:54:17    475s] Routing Overflow: 0.00% H and 0.00% V
[04/25 21:54:17    475s] ------------------------------------------------------------------
[04/25 21:54:17    475s] **opt_design ... cpu = 0:05:25, real = 0:05:41, mem = 1808.6M, totSessionCpu=0:07:55 **
[04/25 21:54:17    475s] *** Timing NOT met, worst failing slack is -0.076
[04/25 21:54:17    475s] *** Check timing (0:00:00.0)
[04/25 21:54:17    475s] Deleting Lib Analyzer.
[04/25 21:54:17    475s] Begin: GigaOpt Optimization in WNS mode
[04/25 21:54:17    475s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:54:17    475s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:54:17    475s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:54:17    475s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:54:17    475s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:54:17    475s] *** WnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:55.3/0:08:33.0 (0.9), mem = 2544.4M
[04/25 21:54:17    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.13
[04/25 21:54:17    475s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:54:17    475s] ### Creating PhyDesignMc. totSessionCpu=0:07:55 mem=2544.4M
[04/25 21:54:17    475s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:54:17    475s] OPERPROF: Starting DPlace-Init at level 1, MEM:2544.4M, EPOCH TIME: 1745632457.238133
[04/25 21:54:17    475s] Processing tracks to init pin-track alignment.
[04/25 21:54:17    475s] z: 2, totalTracks: 1
[04/25 21:54:17    475s] z: 4, totalTracks: 1
[04/25 21:54:17    475s] z: 6, totalTracks: 1
[04/25 21:54:17    475s] z: 8, totalTracks: 1
[04/25 21:54:17    475s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:54:17    475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2544.4M, EPOCH TIME: 1745632457.253284
[04/25 21:54:17    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:17    475s] OPERPROF:     Starting CMU at level 3, MEM:2544.4M, EPOCH TIME: 1745632457.283460
[04/25 21:54:17    475s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2544.4M, EPOCH TIME: 1745632457.285319
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:54:17    475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2544.4M, EPOCH TIME: 1745632457.287554
[04/25 21:54:17    475s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2544.4M, EPOCH TIME: 1745632457.287612
[04/25 21:54:17    475s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2544.4M, EPOCH TIME: 1745632457.287928
[04/25 21:54:17    475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2544.4MB).
[04/25 21:54:17    475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2544.4M, EPOCH TIME: 1745632457.291237
[04/25 21:54:17    475s] TotalInstCnt at PhyDesignMc Initialization: 25516
[04/25 21:54:17    475s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:56 mem=2544.4M
[04/25 21:54:17    475s] ### Creating RouteCongInterface, started
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] Creating Lib Analyzer ...
[04/25 21:54:17    475s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:54:17    475s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:54:17    475s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:54:17    475s] 
[04/25 21:54:17    475s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:54:18    476s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:56 mem=2544.4M
[04/25 21:54:18    476s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:56 mem=2544.4M
[04/25 21:54:18    476s] Creating Lib Analyzer, finished. 
[04/25 21:54:18    476s] 
[04/25 21:54:18    476s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:54:18    476s] 
[04/25 21:54:18    476s] #optDebug: {0, 1.000}
[04/25 21:54:18    476s] ### Creating RouteCongInterface, finished
[04/25 21:54:18    476s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:54:18    476s] ### Creating LA Mngr. totSessionCpu=0:07:56 mem=2544.4M
[04/25 21:54:18    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:56 mem=2544.4M
[04/25 21:54:18    476s] *info: 1 don't touch net excluded
[04/25 21:54:18    476s] *info: 1 clock net excluded
[04/25 21:54:18    476s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:54:18    476s] *info: 72 no-driver nets excluded.
[04/25 21:54:18    476s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.3
[04/25 21:54:18    476s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/25 21:54:18    476s] ** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -1.067 Density 66.15
[04/25 21:54:18    476s] Optimizer WNS Pass 0
[04/25 21:54:18    476s] OptDebug: Start of Optimizer WNS Pass 0:
[04/25 21:54:18    476s] +----------+------+------+
[04/25 21:54:18    476s] |Path Group|   WNS|   TNS|
[04/25 21:54:18    476s] +----------+------+------+
[04/25 21:54:18    476s] |default   | 0.050| 0.000|
[04/25 21:54:18    476s] |reg2reg   |-0.076|-1.067|
[04/25 21:54:18    476s] |HEPG      |-0.076|-1.067|
[04/25 21:54:18    476s] |All Paths |-0.076|-1.067|
[04/25 21:54:18    476s] +----------+------+------+
[04/25 21:54:18    476s] 
[04/25 21:54:18    476s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2601.7M, EPOCH TIME: 1745632458.754307
[04/25 21:54:18    476s] Found 0 hard placement blockage before merging.
[04/25 21:54:18    476s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2601.7M, EPOCH TIME: 1745632458.754616
[04/25 21:54:18    476s] Active Path Group: reg2reg  
[04/25 21:54:18    477s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:54:18    477s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:54:18    477s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:54:18    477s] |  -0.076|   -0.076|  -1.067|   -1.067|   66.15%|   0:00:00.0| 2601.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[4][3][19]/D     |
[04/25 21:54:19    477s] |  -0.055|   -0.055|  -0.844|   -0.844|   66.16%|   0:00:01.0| 2620.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][6][19]/D     |
[04/25 21:54:20    478s] |  -0.055|   -0.055|  -0.490|   -0.490|   66.17%|   0:00:01.0| 2620.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][6][19]/D     |
[04/25 21:54:20    478s] |  -0.034|   -0.034|  -0.467|   -0.467|   66.17%|   0:00:00.0| 2620.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][4][19]/D     |
[04/25 21:54:21    479s] |  -0.013|   -0.013|  -0.111|   -0.111|   66.18%|   0:00:01.0| 2620.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][6][20]/D     |
[04/25 21:54:25    483s] |  -0.003|   -0.003|  -0.003|   -0.003|   66.21%|   0:00:04.0| 2620.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[5][0][20]/D     |
[04/25 21:54:27    485s] |   0.008|    0.008|   0.000|    0.000|   66.23%|   0:00:02.0| 2628.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][3][19]/D     |
[04/25 21:54:30    488s] |   0.019|    0.019|   0.000|    0.000|   66.25%|   0:00:03.0| 2628.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][4][19]/D     |
[04/25 21:54:34    491s] |   0.032|    0.032|   0.000|    0.000|   66.27%|   0:00:04.0| 2628.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][1][20]/D     |
[04/25 21:54:39    496s] |   0.052|    0.050|   0.000|    0.000|   66.31%|   0:00:05.0| 2628.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/25 21:54:39    497s] |   0.052|    0.050|   0.000|    0.000|   66.31%|   0:00:00.0| 2628.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/25 21:54:39    497s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] *** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:21.0 mem=2628.7M) ***
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] *** Finished Optimize Step Cumulative (cpu=0:00:20.3 real=0:00:21.0 mem=2628.7M) ***
[04/25 21:54:39    497s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:54:39    497s] OptDebug: End of Optimizer WNS Pass 0:
[04/25 21:54:39    497s] +----------+-----+-----+
[04/25 21:54:39    497s] |Path Group|  WNS|  TNS|
[04/25 21:54:39    497s] +----------+-----+-----+
[04/25 21:54:39    497s] |default   |0.050|0.000|
[04/25 21:54:39    497s] |reg2reg   |0.052|0.000|
[04/25 21:54:39    497s] |HEPG      |0.052|0.000|
[04/25 21:54:39    497s] |All Paths |0.050|0.000|
[04/25 21:54:39    497s] +----------+-----+-----+
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 66.31
[04/25 21:54:39    497s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.4
[04/25 21:54:39    497s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.7M, EPOCH TIME: 1745632479.062014
[04/25 21:54:39    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25574).
[04/25 21:54:39    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:39    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:39    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:39    497s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.094, MEM:2624.7M, EPOCH TIME: 1745632479.156051
[04/25 21:54:39    497s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2624.7M, EPOCH TIME: 1745632479.160094
[04/25 21:54:39    497s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2624.7M, EPOCH TIME: 1745632479.160257
[04/25 21:54:39    497s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2624.7M, EPOCH TIME: 1745632479.178207
[04/25 21:54:39    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:39    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:39    497s] OPERPROF:       Starting CMU at level 4, MEM:2624.7M, EPOCH TIME: 1745632479.211064
[04/25 21:54:39    497s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2624.7M, EPOCH TIME: 1745632479.213031
[04/25 21:54:39    497s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:2624.7M, EPOCH TIME: 1745632479.215258
[04/25 21:54:39    497s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2624.7M, EPOCH TIME: 1745632479.215312
[04/25 21:54:39    497s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2624.7M, EPOCH TIME: 1745632479.215604
[04/25 21:54:39    497s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.059, MEM:2624.7M, EPOCH TIME: 1745632479.219421
[04/25 21:54:39    497s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.059, MEM:2624.7M, EPOCH TIME: 1745632479.219482
[04/25 21:54:39    497s] TDRefine: refinePlace mode is spiral
[04/25 21:54:39    497s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.5
[04/25 21:54:39    497s] OPERPROF: Starting RefinePlace at level 1, MEM:2624.7M, EPOCH TIME: 1745632479.219589
[04/25 21:54:39    497s] *** Starting place_detail (0:08:17 mem=2624.7M) ***
[04/25 21:54:39    497s] Total net bbox length = 3.733e+05 (1.809e+05 1.925e+05) (ext = 1.818e+04)
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:39    497s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:54:39    497s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:39    497s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:39    497s] User Input Parameters:
[04/25 21:54:39    497s] - Congestion Driven    : Off
[04/25 21:54:39    497s] - Timing Driven        : Off
[04/25 21:54:39    497s] - Area-Violation Based : Off
[04/25 21:54:39    497s] - Start Rollback Level : -5
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] Starting Small incrNP...
[04/25 21:54:39    497s] - Legalized            : On
[04/25 21:54:39    497s] - Window Based         : Off
[04/25 21:54:39    497s] - eDen incr mode       : Off
[04/25 21:54:39    497s] - Small incr mode      : On
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2624.7M, EPOCH TIME: 1745632479.257844
[04/25 21:54:39    497s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2624.7M, EPOCH TIME: 1745632479.261621
[04/25 21:54:39    497s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.006, MEM:2624.7M, EPOCH TIME: 1745632479.267796
[04/25 21:54:39    497s] default core: bins with density > 0.750 = 30.19 % ( 109 / 361 )
[04/25 21:54:39    497s] Density distribution unevenness ratio = 9.589%
[04/25 21:54:39    497s] Density distribution unevenness ratio (U70) = 5.305%
[04/25 21:54:39    497s] Density distribution unevenness ratio (U80) = 0.029%
[04/25 21:54:39    497s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 21:54:39    497s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:2624.7M, EPOCH TIME: 1745632479.267928
[04/25 21:54:39    497s] cost 0.837209, thresh 1.000000
[04/25 21:54:39    497s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2624.7M)
[04/25 21:54:39    497s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:54:39    497s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2624.7M, EPOCH TIME: 1745632479.268752
[04/25 21:54:39    497s] Starting refinePlace ...
[04/25 21:54:39    497s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:39    497s] One DDP V2 for no tweak run.
[04/25 21:54:39    497s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:54:39    497s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2624.7M, EPOCH TIME: 1745632479.320760
[04/25 21:54:39    497s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:54:39    497s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2624.7M, EPOCH TIME: 1745632479.320957
[04/25 21:54:39    497s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2624.7M, EPOCH TIME: 1745632479.321300
[04/25 21:54:39    497s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2624.7M, EPOCH TIME: 1745632479.321352
[04/25 21:54:39    497s] DDP markSite nrRow 182 nrJob 182
[04/25 21:54:39    497s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2624.7M, EPOCH TIME: 1745632479.321935
[04/25 21:54:39    497s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2624.7M, EPOCH TIME: 1745632479.321990
[04/25 21:54:39    497s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:54:39    497s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2628.3M, EPOCH TIME: 1745632479.343067
[04/25 21:54:39    497s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2628.3M, EPOCH TIME: 1745632479.343138
[04/25 21:54:39    497s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2628.3M, EPOCH TIME: 1745632479.346584
[04/25 21:54:39    497s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:54:39    497s]  ** Cut row section real time 0:00:00.0.
[04/25 21:54:39    497s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2628.3M, EPOCH TIME: 1745632479.346724
[04/25 21:54:39    497s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:54:39    497s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2628.3MB) @(0:08:17 - 0:08:18).
[04/25 21:54:39    497s] Move report: preRPlace moves 296 insts, mean move: 0.43 um, max move: 2.71 um 
[04/25 21:54:39    497s] 	Max move on inst (systolic/FE_RC_397_0): (265.00, 105.83) --> (264.00, 107.54)
[04/25 21:54:39    497s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[04/25 21:54:39    497s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:54:39    497s] 
[04/25 21:54:39    497s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:54:40    498s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:54:40    498s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:54:40    498s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:54:40    498s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:01.0)
[04/25 21:54:40    498s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:54:40    498s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2612.3MB) @(0:08:18 - 0:08:19).
[04/25 21:54:40    498s] Move report: Detail placement moves 296 insts, mean move: 0.43 um, max move: 2.71 um 
[04/25 21:54:40    498s] 	Max move on inst (systolic/FE_RC_397_0): (265.00, 105.83) --> (264.00, 107.54)
[04/25 21:54:40    498s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2612.3MB
[04/25 21:54:40    498s] Statistics of distance of Instance movement in refine placement:
[04/25 21:54:40    498s]   maximum (X+Y) =         2.71 um
[04/25 21:54:40    498s]   inst (systolic/FE_RC_397_0) with max move: (265, 105.83) -> (264, 107.54)
[04/25 21:54:40    498s]   mean    (X+Y) =         0.43 um
[04/25 21:54:40    498s] Summary Report:
[04/25 21:54:40    498s] Instances move: 296 (out of 25574 movable)
[04/25 21:54:40    498s] Instances flipped: 0
[04/25 21:54:40    498s] Mean displacement: 0.43 um
[04/25 21:54:40    498s] Max displacement: 2.71 um (Instance: systolic/FE_RC_397_0) (265, 105.83) -> (264, 107.54)
[04/25 21:54:40    498s] Total instances moved : 296
[04/25 21:54:40    498s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[04/25 21:54:40    498s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.510, REAL:1.518, MEM:2612.3M, EPOCH TIME: 1745632480.786487
[04/25 21:54:40    498s] Total net bbox length = 3.734e+05 (1.809e+05 1.925e+05) (ext = 1.818e+04)
[04/25 21:54:40    498s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2612.3MB
[04/25 21:54:40    498s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2612.3MB) @(0:08:17 - 0:08:19).
[04/25 21:54:40    498s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.5
[04/25 21:54:40    498s] *** Finished place_detail (0:08:19 mem=2612.3M) ***
[04/25 21:54:40    498s] OPERPROF: Finished RefinePlace at level 1, CPU:1.570, REAL:1.576, MEM:2612.3M, EPOCH TIME: 1745632480.795442
[04/25 21:54:40    499s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2612.3M, EPOCH TIME: 1745632480.916069
[04/25 21:54:40    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25574).
[04/25 21:54:40    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:40    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:40    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:40    499s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2608.3M, EPOCH TIME: 1745632480.998284
[04/25 21:54:40    499s] *** maximum move = 2.71 um ***
[04/25 21:54:41    499s] *** Finished re-routing un-routed nets (2608.3M) ***
[04/25 21:54:41    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:2608.3M, EPOCH TIME: 1745632481.040023
[04/25 21:54:41    499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2608.3M, EPOCH TIME: 1745632481.057786
[04/25 21:54:41    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:41    499s] OPERPROF:     Starting CMU at level 3, MEM:2608.3M, EPOCH TIME: 1745632481.089190
[04/25 21:54:41    499s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2608.3M, EPOCH TIME: 1745632481.091136
[04/25 21:54:41    499s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2608.3M, EPOCH TIME: 1745632481.093515
[04/25 21:54:41    499s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2608.3M, EPOCH TIME: 1745632481.093584
[04/25 21:54:41    499s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2624.3M, EPOCH TIME: 1745632481.094129
[04/25 21:54:41    499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2624.3M, EPOCH TIME: 1745632481.097553
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2624.3M) ***
[04/25 21:54:41    499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.4
[04/25 21:54:41    499s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 66.31
[04/25 21:54:41    499s] OptDebug: End of Setup Fixing:
[04/25 21:54:41    499s] +----------+-----+-----+
[04/25 21:54:41    499s] |Path Group|  WNS|  TNS|
[04/25 21:54:41    499s] +----------+-----+-----+
[04/25 21:54:41    499s] |default   |0.050|0.000|
[04/25 21:54:41    499s] |reg2reg   |0.052|0.000|
[04/25 21:54:41    499s] |HEPG      |0.052|0.000|
[04/25 21:54:41    499s] |All Paths |0.050|0.000|
[04/25 21:54:41    499s] +----------+-----+-----+
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] Bottom Preferred Layer:
[04/25 21:54:41    499s]     None
[04/25 21:54:41    499s] Via Pillar Rule:
[04/25 21:54:41    499s]     None
[04/25 21:54:41    499s] Finished writing unified metrics of routing constraints.
[04/25 21:54:41    499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.3
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] *** Finish pre-CTS Setup Fixing (cpu=0:00:23.0 real=0:00:23.0 mem=2624.3M) ***
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] Total-nets :: 29726, Stn-nets :: 275, ratio :: 0.925116 %, Total-len 436037, Stn-len 5106.77
[04/25 21:54:41    499s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2605.2M, EPOCH TIME: 1745632481.461485
[04/25 21:54:41    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2545.2M, EPOCH TIME: 1745632481.537550
[04/25 21:54:41    499s] TotalInstCnt at PhyDesignMc Destruction: 25574
[04/25 21:54:41    499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.13
[04/25 21:54:41    499s] *** WnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:24.4/0:00:24.3 (1.0), totSession cpu/real = 0:08:19.7/0:08:57.3 (0.9), mem = 2545.2M
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] =============================================================================================
[04/25 21:54:41    499s]  Step TAT Report : WnsOpt #2 / place_opt_design #1                              21.17-s075_1
[04/25 21:54:41    499s] =============================================================================================
[04/25 21:54:41    499s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:54:41    499s] ---------------------------------------------------------------------------------------------
[04/25 21:54:41    499s] [ SlackTraversorInit     ]      2   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:54:41    499s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:54:41    499s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:41    499s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:54:41    499s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:54:41    499s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.7 /  0:00:00.8    1.0
[04/25 21:54:41    499s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:41    499s] [ TransformInit          ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:54:41    499s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:20.1 /  0:00:20.3    1.0
[04/25 21:54:41    499s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:20.1 /  0:00:19.2    1.0
[04/25 21:54:41    499s] [ OptGetWeight           ]     10   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:54:41    499s] [ OptEval                ]     10   0:00:18.5  (  76.0 % )     0:00:18.5 /  0:00:17.6    1.0
[04/25 21:54:41    499s] [ OptCommit              ]     10   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[04/25 21:54:41    499s] [ PostCommitDelayUpdate  ]     10   0:00:00.1  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:54:41    499s] [ IncrDelayCalc          ]     55   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.1
[04/25 21:54:41    499s] [ SetupOptGetWorkingSet  ]     30   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:54:41    499s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:54:41    499s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:54:41    499s] [ RefinePlace            ]      1   0:00:02.2  (   8.9 % )     0:00:02.2 /  0:00:02.2    1.0
[04/25 21:54:41    499s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:54:41    499s] [ IncrTimingUpdate       ]     14   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:54:41    499s] [ MISC                   ]          0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:54:41    499s] ---------------------------------------------------------------------------------------------
[04/25 21:54:41    499s]  WnsOpt #2 TOTAL                    0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:24.4    1.0
[04/25 21:54:41    499s] ---------------------------------------------------------------------------------------------
[04/25 21:54:41    499s] 
[04/25 21:54:41    499s] End: GigaOpt Optimization in WNS mode
[04/25 21:54:41    499s] *** Timing Is met
[04/25 21:54:41    499s] *** Check timing (0:00:00.0)
[04/25 21:54:41    499s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/25 21:54:41    499s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/25 21:54:41    499s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:54:41    499s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:54:41    499s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:54:41    499s] ### Creating LA Mngr. totSessionCpu=0:08:20 mem=2545.2M
[04/25 21:54:41    499s] ### Creating LA Mngr, finished. totSessionCpu=0:08:20 mem=2545.2M
[04/25 21:54:41    499s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:54:41    499s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:54:41    499s] ### Creating PhyDesignMc. totSessionCpu=0:08:20 mem=2602.4M
[04/25 21:54:41    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:2602.4M, EPOCH TIME: 1745632481.795252
[04/25 21:54:41    499s] Processing tracks to init pin-track alignment.
[04/25 21:54:41    499s] z: 2, totalTracks: 1
[04/25 21:54:41    499s] z: 4, totalTracks: 1
[04/25 21:54:41    499s] z: 6, totalTracks: 1
[04/25 21:54:41    499s] z: 8, totalTracks: 1
[04/25 21:54:41    499s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:54:41    499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.4M, EPOCH TIME: 1745632481.811446
[04/25 21:54:41    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:54:41    500s] 
[04/25 21:54:41    500s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:54:41    500s] OPERPROF:     Starting CMU at level 3, MEM:2602.4M, EPOCH TIME: 1745632481.842376
[04/25 21:54:41    500s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2602.4M, EPOCH TIME: 1745632481.844199
[04/25 21:54:41    500s] 
[04/25 21:54:41    500s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:54:41    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2602.4M, EPOCH TIME: 1745632481.846369
[04/25 21:54:41    500s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2602.4M, EPOCH TIME: 1745632481.846423
[04/25 21:54:41    500s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2602.4M, EPOCH TIME: 1745632481.846742
[04/25 21:54:41    500s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2602.4MB).
[04/25 21:54:41    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:2602.4M, EPOCH TIME: 1745632481.849929
[04/25 21:54:41    500s] TotalInstCnt at PhyDesignMc Initialization: 25574
[04/25 21:54:41    500s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:20 mem=2602.4M
[04/25 21:54:41    500s] Begin: Area Reclaim Optimization
[04/25 21:54:41    500s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:20.2/0:08:57.8 (0.9), mem = 2602.4M
[04/25 21:54:41    500s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.14
[04/25 21:54:41    500s] ### Creating RouteCongInterface, started
[04/25 21:54:42    500s] 
[04/25 21:54:42    500s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:54:42    500s] 
[04/25 21:54:42    500s] #optDebug: {0, 1.000}
[04/25 21:54:42    500s] ### Creating RouteCongInterface, finished
[04/25 21:54:42    500s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:54:42    500s] ### Creating LA Mngr. totSessionCpu=0:08:20 mem=2602.4M
[04/25 21:54:42    500s] ### Creating LA Mngr, finished. totSessionCpu=0:08:20 mem=2602.4M
[04/25 21:54:42    500s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2602.4M, EPOCH TIME: 1745632482.228461
[04/25 21:54:42    500s] Found 0 hard placement blockage before merging.
[04/25 21:54:42    500s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2602.4M, EPOCH TIME: 1745632482.228849
[04/25 21:54:42    500s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.31
[04/25 21:54:42    500s] +---------+---------+--------+--------+------------+--------+
[04/25 21:54:42    500s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:54:42    500s] +---------+---------+--------+--------+------------+--------+
[04/25 21:54:42    500s] |   66.31%|        -|   0.000|   0.000|   0:00:00.0| 2602.4M|
[04/25 21:54:42    500s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:55:33    551s] |   65.69%|      610|   0.000|   0.000|   0:00:51.0| 2945.8M|
[04/25 21:55:33    551s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:55:33    551s] +---------+---------+--------+--------+------------+--------+
[04/25 21:55:33    551s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.69
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/25 21:55:33    551s] --------------------------------------------------------------
[04/25 21:55:33    551s] |                                   | Total     | Sequential |
[04/25 21:55:33    551s] --------------------------------------------------------------
[04/25 21:55:33    551s] | Num insts resized                 |       0  |       0    |
[04/25 21:55:33    551s] | Num insts undone                  |       0  |       0    |
[04/25 21:55:33    551s] | Num insts Downsized               |       0  |       0    |
[04/25 21:55:33    551s] | Num insts Samesized               |       0  |       0    |
[04/25 21:55:33    551s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:55:33    551s] | Num multiple commits+uncommits    |       0  |       -    |
[04/25 21:55:33    551s] --------------------------------------------------------------
[04/25 21:55:33    551s] Bottom Preferred Layer:
[04/25 21:55:33    551s]     None
[04/25 21:55:33    551s] Finished writing unified metrics of routing constraints.
[04/25 21:55:33    551s] Via Pillar Rule:
[04/25 21:55:33    551s]     None
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 21:55:33    551s] End: Core Area Reclaim Optimization (cpu = 0:00:51.4) (real = 0:00:52.0) **
[04/25 21:55:33    551s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:55:33    551s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.14
[04/25 21:55:33    551s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:51.4/0:00:51.4 (1.0), totSession cpu/real = 0:09:11.6/0:09:49.1 (0.9), mem = 2945.8M
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s] =============================================================================================
[04/25 21:55:33    551s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             21.17-s075_1
[04/25 21:55:33    551s] =============================================================================================
[04/25 21:55:33    551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:55:33    551s] ---------------------------------------------------------------------------------------------
[04/25 21:55:33    551s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:55:33    551s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:33    551s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:33    551s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:33    551s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:33    551s] [ OptimizationStep       ]      1   0:00:00.1  (   0.2 % )     0:00:50.9 /  0:00:51.0    1.0
[04/25 21:55:33    551s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:50.8 /  0:00:50.8    1.0
[04/25 21:55:33    551s] [ OptGetWeight           ]     34   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:33    551s] [ OptEval                ]     34   0:00:44.4  (  86.3 % )     0:00:44.4 /  0:00:44.4    1.0
[04/25 21:55:33    551s] [ OptCommit              ]     34   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:55:33    551s] [ PostCommitDelayUpdate  ]     34   0:00:00.4  (   0.8 % )     0:00:03.4 /  0:00:03.4    1.0
[04/25 21:55:33    551s] [ IncrDelayCalc          ]    198   0:00:03.0  (   5.9 % )     0:00:03.0 /  0:00:03.0    1.0
[04/25 21:55:33    551s] [ IncrTimingUpdate       ]     30   0:00:02.5  (   4.8 % )     0:00:02.5 /  0:00:02.5    1.0
[04/25 21:55:33    551s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.0
[04/25 21:55:33    551s] ---------------------------------------------------------------------------------------------
[04/25 21:55:33    551s]  AreaOpt #4 TOTAL                   0:00:51.4  ( 100.0 % )     0:00:51.4 /  0:00:51.4    1.0
[04/25 21:55:33    551s] ---------------------------------------------------------------------------------------------
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2926.7M, EPOCH TIME: 1745632533.374395
[04/25 21:55:33    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25186).
[04/25 21:55:33    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:33    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:33    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:33    551s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.116, MEM:2571.7M, EPOCH TIME: 1745632533.490795
[04/25 21:55:33    551s] TotalInstCnt at PhyDesignMc Destruction: 25186
[04/25 21:55:33    551s] End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:52, mem=2571.75M, totSessionCpu=0:09:12).
[04/25 21:55:33    551s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/25 21:55:33    551s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/25 21:55:33    551s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:55:33    551s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:55:33    551s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:55:33    551s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=2571.7M
[04/25 21:55:33    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=2571.7M
[04/25 21:55:33    551s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:55:33    551s] ### Creating PhyDesignMc. totSessionCpu=0:09:12 mem=2629.0M
[04/25 21:55:33    551s] OPERPROF: Starting DPlace-Init at level 1, MEM:2629.0M, EPOCH TIME: 1745632533.610811
[04/25 21:55:33    551s] Processing tracks to init pin-track alignment.
[04/25 21:55:33    551s] z: 2, totalTracks: 1
[04/25 21:55:33    551s] z: 4, totalTracks: 1
[04/25 21:55:33    551s] z: 6, totalTracks: 1
[04/25 21:55:33    551s] z: 8, totalTracks: 1
[04/25 21:55:33    551s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:55:33    551s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2629.0M, EPOCH TIME: 1745632533.631835
[04/25 21:55:33    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:33    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:33    551s] OPERPROF:     Starting CMU at level 3, MEM:2629.0M, EPOCH TIME: 1745632533.664613
[04/25 21:55:33    551s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2629.0M, EPOCH TIME: 1745632533.666477
[04/25 21:55:33    551s] 
[04/25 21:55:33    551s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:55:33    551s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2629.0M, EPOCH TIME: 1745632533.668628
[04/25 21:55:33    551s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2629.0M, EPOCH TIME: 1745632533.668680
[04/25 21:55:33    551s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2629.0M, EPOCH TIME: 1745632533.669010
[04/25 21:55:33    551s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2629.0MB).
[04/25 21:55:33    551s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.062, MEM:2629.0M, EPOCH TIME: 1745632533.672373
[04/25 21:55:33    552s] TotalInstCnt at PhyDesignMc Initialization: 25186
[04/25 21:55:33    552s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:12 mem=2629.0M
[04/25 21:55:33    552s] Begin: Area Reclaim Optimization
[04/25 21:55:33    552s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:12.1/0:09:49.6 (0.9), mem = 2629.0M
[04/25 21:55:33    552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.15
[04/25 21:55:33    552s] ### Creating RouteCongInterface, started
[04/25 21:55:33    552s] 
[04/25 21:55:33    552s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:55:33    552s] 
[04/25 21:55:33    552s] #optDebug: {0, 1.000}
[04/25 21:55:33    552s] ### Creating RouteCongInterface, finished
[04/25 21:55:33    552s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:55:33    552s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=2629.0M
[04/25 21:55:33    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=2629.0M
[04/25 21:55:34    552s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2629.0M, EPOCH TIME: 1745632534.059306
[04/25 21:55:34    552s] Found 0 hard placement blockage before merging.
[04/25 21:55:34    552s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2629.0M, EPOCH TIME: 1745632534.059853
[04/25 21:55:34    552s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.69
[04/25 21:55:34    552s] +---------+---------+--------+--------+------------+--------+
[04/25 21:55:34    552s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:55:34    552s] +---------+---------+--------+--------+------------+--------+
[04/25 21:55:34    552s] |   65.69%|        -|   0.000|   0.000|   0:00:00.0| 2629.0M|
[04/25 21:55:34    552s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:55:34    552s] |   65.69%|        0|   0.000|   0.000|   0:00:00.0| 2629.0M|
[04/25 21:55:37    555s] |   65.63%|       38|   0.000|   0.000|   0:00:03.0| 2648.1M|
[04/25 21:55:40    558s] |   65.41%|      342|   0.000|   0.000|   0:00:03.0| 2648.1M|
[04/25 21:55:40    558s] |   65.41%|        5|   0.000|   0.000|   0:00:00.0| 2648.1M|
[04/25 21:55:40    559s] |   65.40%|        1|   0.000|   0.000|   0:00:00.0| 2648.1M|
[04/25 21:55:40    559s] |   65.40%|        0|   0.000|   0.000|   0:00:00.0| 2648.1M|
[04/25 21:55:40    559s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:55:40    559s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/25 21:55:41    559s] |   65.40%|        0|   0.000|   0.000|   0:00:01.0| 2648.1M|
[04/25 21:55:41    559s] +---------+---------+--------+--------+------------+--------+
[04/25 21:55:41    559s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.40
[04/25 21:55:41    559s] 
[04/25 21:55:41    559s] ** Summary: Restruct = 0 Buffer Deletion = 32 Declone = 6 Resize = 346 **
[04/25 21:55:41    559s] --------------------------------------------------------------
[04/25 21:55:41    559s] |                                   | Total     | Sequential |
[04/25 21:55:41    559s] --------------------------------------------------------------
[04/25 21:55:41    559s] | Num insts resized                 |     342  |      13    |
[04/25 21:55:41    559s] | Num insts undone                  |       2  |       0    |
[04/25 21:55:41    559s] | Num insts Downsized               |     342  |      13    |
[04/25 21:55:41    559s] | Num insts Samesized               |       0  |       0    |
[04/25 21:55:41    559s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:55:41    559s] | Num multiple commits+uncommits    |       4  |       -    |
[04/25 21:55:41    559s] --------------------------------------------------------------
[04/25 21:55:41    559s] Bottom Preferred Layer:
[04/25 21:55:41    559s]     None
[04/25 21:55:41    559s] Via Pillar Rule:
[04/25 21:55:41    559s]     None
[04/25 21:55:41    559s] Finished writing unified metrics of routing constraints.
[04/25 21:55:41    559s] 
[04/25 21:55:41    559s] Number of times islegalLocAvaiable called = 562 skipped = 0, called in commitmove = 348, skipped in commitmove = 0
[04/25 21:55:41    559s] End: Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:08.0) **
[04/25 21:55:41    559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2648.1M, EPOCH TIME: 1745632541.120556
[04/25 21:55:41    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25148).
[04/25 21:55:41    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:41    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:41    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:41    559s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.086, MEM:2648.1M, EPOCH TIME: 1745632541.206222
[04/25 21:55:41    559s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2648.1M, EPOCH TIME: 1745632541.211479
[04/25 21:55:41    559s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2648.1M, EPOCH TIME: 1745632541.211595
[04/25 21:55:41    559s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2648.1M, EPOCH TIME: 1745632541.227558
[04/25 21:55:41    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:41    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:41    559s] 
[04/25 21:55:41    559s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:41    559s] OPERPROF:       Starting CMU at level 4, MEM:2648.1M, EPOCH TIME: 1745632541.262453
[04/25 21:55:41    559s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2648.1M, EPOCH TIME: 1745632541.264306
[04/25 21:55:41    559s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2648.1M, EPOCH TIME: 1745632541.266524
[04/25 21:55:41    559s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2648.1M, EPOCH TIME: 1745632541.266576
[04/25 21:55:41    559s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2648.1M, EPOCH TIME: 1745632541.266894
[04/25 21:55:41    559s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2648.1M, EPOCH TIME: 1745632541.270085
[04/25 21:55:41    559s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2648.1M, EPOCH TIME: 1745632541.270435
[04/25 21:55:41    559s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.059, MEM:2648.1M, EPOCH TIME: 1745632541.270527
[04/25 21:55:41    559s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.059, MEM:2648.1M, EPOCH TIME: 1745632541.270570
[04/25 21:55:41    559s] TDRefine: refinePlace mode is spiral
[04/25 21:55:41    559s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.6
[04/25 21:55:41    559s] OPERPROF: Starting RefinePlace at level 1, MEM:2648.1M, EPOCH TIME: 1745632541.270677
[04/25 21:55:41    559s] *** Starting place_detail (0:09:20 mem=2648.1M) ***
[04/25 21:55:41    559s] Total net bbox length = 3.734e+05 (1.802e+05 1.932e+05) (ext = 1.818e+04)
[04/25 21:55:41    559s] 
[04/25 21:55:41    559s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:41    559s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:55:41    559s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:41    559s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:41    559s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2648.1M, EPOCH TIME: 1745632541.305862
[04/25 21:55:41    559s] Starting refinePlace ...
[04/25 21:55:41    559s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:41    559s] One DDP V2 for no tweak run.
[04/25 21:55:41    559s] 
[04/25 21:55:41    559s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:55:42    560s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:55:42    560s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:55:42    560s] Move report: legalization moves 714 insts, mean move: 1.07 um, max move: 4.80 um spiral
[04/25 21:55:42    560s] 	Max move on inst (systolic/g106131): (258.40, 280.25) --> (263.20, 280.25)
[04/25 21:55:42    560s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:55:42    560s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:55:42    560s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2635.1MB) @(0:09:20 - 0:09:20).
[04/25 21:55:42    560s] Move report: Detail placement moves 714 insts, mean move: 1.07 um, max move: 4.80 um 
[04/25 21:55:42    560s] 	Max move on inst (systolic/g106131): (258.40, 280.25) --> (263.20, 280.25)
[04/25 21:55:42    560s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2635.1MB
[04/25 21:55:42    560s] Statistics of distance of Instance movement in refine placement:
[04/25 21:55:42    560s]   maximum (X+Y) =         4.80 um
[04/25 21:55:42    560s]   inst (systolic/g106131) with max move: (258.4, 280.25) -> (263.2, 280.25)
[04/25 21:55:42    560s]   mean    (X+Y) =         1.07 um
[04/25 21:55:42    560s] Total instances moved : 714
[04/25 21:55:42    560s] Summary Report:
[04/25 21:55:42    560s] Instances move: 714 (out of 25148 movable)
[04/25 21:55:42    560s] Instances flipped: 0
[04/25 21:55:42    560s] Mean displacement: 1.07 um
[04/25 21:55:42    560s] Max displacement: 4.80 um (Instance: systolic/g106131) (258.4, 280.25) -> (263.2, 280.25)
[04/25 21:55:42    560s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
[04/25 21:55:42    560s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.940, REAL:0.940, MEM:2635.1M, EPOCH TIME: 1745632542.246321
[04/25 21:55:42    560s] Total net bbox length = 3.739e+05 (1.804e+05 1.934e+05) (ext = 1.818e+04)
[04/25 21:55:42    560s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2635.1MB
[04/25 21:55:42    560s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2635.1MB) @(0:09:20 - 0:09:20).
[04/25 21:55:42    560s] *** Finished place_detail (0:09:21 mem=2635.1M) ***
[04/25 21:55:42    560s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.6
[04/25 21:55:42    560s] OPERPROF: Finished RefinePlace at level 1, CPU:0.980, REAL:0.984, MEM:2635.1M, EPOCH TIME: 1745632542.254900
[04/25 21:55:42    560s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2635.1M, EPOCH TIME: 1745632542.374324
[04/25 21:55:42    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25148).
[04/25 21:55:42    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.084, MEM:2632.1M, EPOCH TIME: 1745632542.457837
[04/25 21:55:42    560s] *** maximum move = 4.80 um ***
[04/25 21:55:42    560s] *** Finished re-routing un-routed nets (2632.1M) ***
[04/25 21:55:42    560s] OPERPROF: Starting DPlace-Init at level 1, MEM:2632.1M, EPOCH TIME: 1745632542.502023
[04/25 21:55:42    560s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2632.1M, EPOCH TIME: 1745632542.518003
[04/25 21:55:42    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] 
[04/25 21:55:42    560s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:42    560s] OPERPROF:     Starting CMU at level 3, MEM:2632.1M, EPOCH TIME: 1745632542.548478
[04/25 21:55:42    560s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2632.1M, EPOCH TIME: 1745632542.550271
[04/25 21:55:42    560s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2632.1M, EPOCH TIME: 1745632542.552460
[04/25 21:55:42    560s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2632.1M, EPOCH TIME: 1745632542.552513
[04/25 21:55:42    560s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2648.1M, EPOCH TIME: 1745632542.552984
[04/25 21:55:42    560s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2648.1M, EPOCH TIME: 1745632542.556038
[04/25 21:55:42    560s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2648.1M, EPOCH TIME: 1745632542.556326
[04/25 21:55:42    560s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2648.1M, EPOCH TIME: 1745632542.556414
[04/25 21:55:42    560s] 
[04/25 21:55:42    560s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2648.1M) ***
[04/25 21:55:42    560s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:55:42    560s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.15
[04/25 21:55:42    560s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 0:09:21.0/0:09:58.5 (0.9), mem = 2648.1M
[04/25 21:55:42    560s] 
[04/25 21:55:42    560s] =============================================================================================
[04/25 21:55:42    560s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             21.17-s075_1
[04/25 21:55:42    560s] =============================================================================================
[04/25 21:55:42    560s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:55:42    560s] ---------------------------------------------------------------------------------------------
[04/25 21:55:42    560s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:55:42    560s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:42    560s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:55:42    560s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:42    560s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:42    560s] [ OptimizationStep       ]      1   0:00:00.5  (   6.1 % )     0:00:06.8 /  0:00:06.8    1.0
[04/25 21:55:42    560s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.0 % )     0:00:06.3 /  0:00:06.3    1.0
[04/25 21:55:42    560s] [ OptGetWeight           ]    179   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:42    560s] [ OptEval                ]    179   0:00:03.7  (  41.1 % )     0:00:03.7 /  0:00:03.7    1.0
[04/25 21:55:42    560s] [ OptCommit              ]    179   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[04/25 21:55:42    560s] [ PostCommitDelayUpdate  ]    181   0:00:00.1  (   1.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/25 21:55:42    560s] [ IncrDelayCalc          ]    168   0:00:01.2  (  13.2 % )     0:00:01.2 /  0:00:01.1    1.0
[04/25 21:55:42    560s] [ RefinePlace            ]      1   0:00:01.6  (  17.6 % )     0:00:01.6 /  0:00:01.6    1.0
[04/25 21:55:42    560s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 21:55:42    560s] [ IncrTimingUpdate       ]     43   0:00:01.0  (  11.4 % )     0:00:01.0 /  0:00:01.1    1.1
[04/25 21:55:42    560s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:42    560s] ---------------------------------------------------------------------------------------------
[04/25 21:55:42    560s]  AreaOpt #5 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[04/25 21:55:42    560s] ---------------------------------------------------------------------------------------------
[04/25 21:55:42    560s] 
[04/25 21:55:42    560s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2629.0M, EPOCH TIME: 1745632542.717352
[04/25 21:55:42    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:42    561s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2572.0M, EPOCH TIME: 1745632542.791775
[04/25 21:55:42    561s] TotalInstCnt at PhyDesignMc Destruction: 25148
[04/25 21:55:42    561s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2572.04M, totSessionCpu=0:09:21).
[04/25 21:55:42    561s] **INFO: Flow update: Design timing is met.
[04/25 21:55:42    561s] OPTC: user 20.0
[04/25 21:55:42    561s] Begin: GigaOpt postEco DRV Optimization
[04/25 21:55:42    561s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/25 21:55:42    561s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/25 21:55:42    561s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:21.2/0:09:58.8 (0.9), mem = 2572.0M
[04/25 21:55:43    561s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:55:43    561s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:55:43    561s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:55:43    561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.16
[04/25 21:55:43    561s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:55:43    561s] ### Creating PhyDesignMc. totSessionCpu=0:09:21 mem=2572.0M
[04/25 21:55:43    561s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.0M, EPOCH TIME: 1745632543.049516
[04/25 21:55:43    561s] Processing tracks to init pin-track alignment.
[04/25 21:55:43    561s] z: 2, totalTracks: 1
[04/25 21:55:43    561s] z: 4, totalTracks: 1
[04/25 21:55:43    561s] z: 6, totalTracks: 1
[04/25 21:55:43    561s] z: 8, totalTracks: 1
[04/25 21:55:43    561s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:55:43    561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.0M, EPOCH TIME: 1745632543.064765
[04/25 21:55:43    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:43    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:43    561s] 
[04/25 21:55:43    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:43    561s] OPERPROF:     Starting CMU at level 3, MEM:2572.0M, EPOCH TIME: 1745632543.095519
[04/25 21:55:43    561s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2572.0M, EPOCH TIME: 1745632543.097583
[04/25 21:55:43    561s] 
[04/25 21:55:43    561s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:55:43    561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2572.0M, EPOCH TIME: 1745632543.099892
[04/25 21:55:43    561s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.0M, EPOCH TIME: 1745632543.099952
[04/25 21:55:43    561s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2572.0M, EPOCH TIME: 1745632543.100366
[04/25 21:55:43    561s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2572.0MB).
[04/25 21:55:43    561s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2572.0M, EPOCH TIME: 1745632543.103811
[04/25 21:55:43    561s] TotalInstCnt at PhyDesignMc Initialization: 25148
[04/25 21:55:43    561s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:22 mem=2572.0M
[04/25 21:55:43    561s] ### Creating RouteCongInterface, started
[04/25 21:55:43    561s] 
[04/25 21:55:43    561s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:55:43    561s] 
[04/25 21:55:43    561s] #optDebug: {0, 1.000}
[04/25 21:55:43    561s] ### Creating RouteCongInterface, finished
[04/25 21:55:43    561s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:55:43    561s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=2572.0M
[04/25 21:55:43    561s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=2572.0M
[04/25 21:55:44    562s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:55:44    562s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:55:44    562s] [GPS-DRV] maxLocalDensity: 0.98
[04/25 21:55:44    562s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:55:44    562s] [GPS-DRV] All active and enabled setup views
[04/25 21:55:44    562s] [GPS-DRV]     wc
[04/25 21:55:44    562s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:55:44    562s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:55:44    562s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:55:44    562s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 21:55:44    562s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:55:44    562s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2629.3M, EPOCH TIME: 1745632544.066107
[04/25 21:55:44    562s] Found 0 hard placement blockage before merging.
[04/25 21:55:44    562s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2629.3M, EPOCH TIME: 1745632544.066408
[04/25 21:55:44    562s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:55:44    562s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:55:44    562s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:55:44    562s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:55:44    562s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:55:44    562s] Info: violation cost 0.766964 (cap = 0.000000, tran = 0.766964, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:55:44    562s] |     9|    86|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.40%|          |         |
[04/25 21:55:45    563s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:55:45    563s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      24|       6|       6| 65.45%| 0:00:01.0|  2686.5M|
[04/25 21:55:45    563s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:55:45    563s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.45%| 0:00:00.0|  2686.5M|
[04/25 21:55:45    563s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:55:45    563s] Bottom Preferred Layer:
[04/25 21:55:45    563s]     None
[04/25 21:55:45    563s] Via Pillar Rule:
[04/25 21:55:45    563s]     None
[04/25 21:55:45    563s] Finished writing unified metrics of routing constraints.
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2686.5M) ***
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:55:45    563s] Total-nets :: 29330, Stn-nets :: 342, ratio :: 1.16604 %, Total-len 435969, Stn-len 11999.4
[04/25 21:55:45    563s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2667.4M, EPOCH TIME: 1745632545.241876
[04/25 21:55:45    563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25178).
[04/25 21:55:45    563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:45    563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:45    563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:45    563s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.081, MEM:2572.4M, EPOCH TIME: 1745632545.322745
[04/25 21:55:45    563s] TotalInstCnt at PhyDesignMc Destruction: 25178
[04/25 21:55:45    563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.16
[04/25 21:55:45    563s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.3 (1.0), totSession cpu/real = 0:09:23.6/0:10:01.1 (0.9), mem = 2572.4M
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] =============================================================================================
[04/25 21:55:45    563s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.17-s075_1
[04/25 21:55:45    563s] =============================================================================================
[04/25 21:55:45    563s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:55:45    563s] ---------------------------------------------------------------------------------------------
[04/25 21:55:45    563s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:55:45    563s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:45    563s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:55:45    563s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.9
[04/25 21:55:45    563s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:45    563s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:45    563s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:55:45    563s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:55:45    563s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:55:45    563s] [ OptEval                ]      2   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:55:45    563s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 21:55:45    563s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:45    563s] [ IncrDelayCalc          ]     11   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:45    563s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:55:45    563s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:55:45    563s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:55:45    563s] [ MISC                   ]          0:00:00.9  (  38.0 % )     0:00:00.9 /  0:00:00.9    1.1
[04/25 21:55:45    563s] ---------------------------------------------------------------------------------------------
[04/25 21:55:45    563s]  DrvOpt #5 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.4    1.0
[04/25 21:55:45    563s] ---------------------------------------------------------------------------------------------
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] End: GigaOpt postEco DRV Optimization
[04/25 21:55:45    563s] **INFO: Flow update: Design timing is met.
[04/25 21:55:45    563s] Running refinePlace -preserveRouting true -hardFence false
[04/25 21:55:45    563s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2572.4M, EPOCH TIME: 1745632545.330897
[04/25 21:55:45    563s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2572.4M, EPOCH TIME: 1745632545.330972
[04/25 21:55:45    563s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2572.4M, EPOCH TIME: 1745632545.331055
[04/25 21:55:45    563s] Processing tracks to init pin-track alignment.
[04/25 21:55:45    563s] z: 2, totalTracks: 1
[04/25 21:55:45    563s] z: 4, totalTracks: 1
[04/25 21:55:45    563s] z: 6, totalTracks: 1
[04/25 21:55:45    563s] z: 8, totalTracks: 1
[04/25 21:55:45    563s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:55:45    563s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2572.4M, EPOCH TIME: 1745632545.346344
[04/25 21:55:45    563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:45    563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:45    563s] OPERPROF:         Starting CMU at level 5, MEM:2572.4M, EPOCH TIME: 1745632545.377832
[04/25 21:55:45    563s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2572.4M, EPOCH TIME: 1745632545.379723
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:55:45    563s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.036, MEM:2572.4M, EPOCH TIME: 1745632545.381964
[04/25 21:55:45    563s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2572.4M, EPOCH TIME: 1745632545.382018
[04/25 21:55:45    563s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2572.4M, EPOCH TIME: 1745632545.382350
[04/25 21:55:45    563s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2572.4MB).
[04/25 21:55:45    563s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.055, MEM:2572.4M, EPOCH TIME: 1745632545.385722
[04/25 21:55:45    563s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.055, MEM:2572.4M, EPOCH TIME: 1745632545.385784
[04/25 21:55:45    563s] TDRefine: refinePlace mode is spiral
[04/25 21:55:45    563s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.7
[04/25 21:55:45    563s] OPERPROF:   Starting RefinePlace at level 2, MEM:2572.4M, EPOCH TIME: 1745632545.385878
[04/25 21:55:45    563s] *** Starting place_detail (0:09:24 mem=2572.4M) ***
[04/25 21:55:45    563s] Total net bbox length = 3.747e+05 (1.809e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:45    563s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:45    563s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:45    563s] User Input Parameters:
[04/25 21:55:45    563s] - Congestion Driven    : Off
[04/25 21:55:45    563s] - Timing Driven        : Off
[04/25 21:55:45    563s] - Area-Violation Based : Off
[04/25 21:55:45    563s] - Start Rollback Level : -5
[04/25 21:55:45    563s] - Legalized            : On
[04/25 21:55:45    563s] - Window Based         : Off
[04/25 21:55:45    563s] - eDen incr mode       : Off
[04/25 21:55:45    563s] - Small incr mode      : On
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] 
[04/25 21:55:45    563s] Starting Small incrNP...
[04/25 21:55:45    563s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2572.4M, EPOCH TIME: 1745632545.424029
[04/25 21:55:45    563s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2572.4M, EPOCH TIME: 1745632545.428031
[04/25 21:55:45    563s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.006, MEM:2572.4M, EPOCH TIME: 1745632545.434098
[04/25 21:55:45    563s] default core: bins with density > 0.750 = 20.78 % ( 75 / 361 )
[04/25 21:55:45    563s] Density distribution unevenness ratio = 9.557%
[04/25 21:55:45    563s] Density distribution unevenness ratio (U70) = 4.336%
[04/25 21:55:45    563s] Density distribution unevenness ratio (U80) = 0.002%
[04/25 21:55:45    563s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 21:55:45    563s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:2572.4M, EPOCH TIME: 1745632545.434247
[04/25 21:55:45    563s] cost 0.802326, thresh 1.000000
[04/25 21:55:45    563s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2572.4M)
[04/25 21:55:45    563s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:55:45    563s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2572.4M, EPOCH TIME: 1745632545.435062
[04/25 21:55:45    563s] Starting refinePlace ...
[04/25 21:55:45    563s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:45    563s] One DDP V2 for no tweak run.
[04/25 21:55:45    563s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:45    563s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2572.4M, EPOCH TIME: 1745632545.482042
[04/25 21:55:45    563s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:55:45    563s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2572.4M, EPOCH TIME: 1745632545.482209
[04/25 21:55:45    563s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2572.4M, EPOCH TIME: 1745632545.482520
[04/25 21:55:45    563s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2572.4M, EPOCH TIME: 1745632545.482571
[04/25 21:55:45    563s] DDP markSite nrRow 182 nrJob 182
[04/25 21:55:45    563s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2572.4M, EPOCH TIME: 1745632545.483186
[04/25 21:55:45    563s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2572.4M, EPOCH TIME: 1745632545.483240
[04/25 21:55:45    563s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:55:45    563s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2575.9M, EPOCH TIME: 1745632545.503976
[04/25 21:55:45    563s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2575.9M, EPOCH TIME: 1745632545.504045
[04/25 21:55:45    563s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.004, MEM:2575.9M, EPOCH TIME: 1745632545.507799
[04/25 21:55:45    563s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:55:45    563s]  ** Cut row section real time 0:00:00.0.
[04/25 21:55:45    563s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.004, MEM:2575.9M, EPOCH TIME: 1745632545.507929
[04/25 21:55:45    564s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:55:45    564s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2575.9MB) @(0:09:24 - 0:09:24).
[04/25 21:55:45    564s] Move report: preRPlace moves 112 insts, mean move: 0.43 um, max move: 2.31 um 
[04/25 21:55:45    564s] 	Max move on inst (systolic/FE_OFC6042_n_8701): (95.20, 280.25) --> (94.60, 278.54)
[04/25 21:55:45    564s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
[04/25 21:55:45    564s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 21:55:45    564s] 
[04/25 21:55:45    564s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:55:46    565s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:55:46    565s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:55:46    565s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:55:46    565s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:55:46    565s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:55:46    565s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2543.9MB) @(0:09:24 - 0:09:25).
[04/25 21:55:46    565s] Move report: Detail placement moves 112 insts, mean move: 0.43 um, max move: 2.31 um 
[04/25 21:55:46    565s] 	Max move on inst (systolic/FE_OFC6042_n_8701): (95.20, 280.25) --> (94.60, 278.54)
[04/25 21:55:46    565s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2543.9MB
[04/25 21:55:46    565s] Statistics of distance of Instance movement in refine placement:
[04/25 21:55:46    565s]   maximum (X+Y) =         2.31 um
[04/25 21:55:46    565s]   inst (systolic/FE_OFC6042_n_8701) with max move: (95.2, 280.25) -> (94.6, 278.54)
[04/25 21:55:46    565s]   mean    (X+Y) =         0.43 um
[04/25 21:55:46    565s] Summary Report:
[04/25 21:55:46    565s] Instances move: 112 (out of 25178 movable)
[04/25 21:55:46    565s] Instances flipped: 0
[04/25 21:55:46    565s] Mean displacement: 0.43 um
[04/25 21:55:46    565s] Max displacement: 2.31 um (Instance: systolic/FE_OFC6042_n_8701) (95.2, 280.25) -> (94.6, 278.54)
[04/25 21:55:46    565s] Total instances moved : 112
[04/25 21:55:46    565s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
[04/25 21:55:46    565s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.440, REAL:1.436, MEM:2543.9M, EPOCH TIME: 1745632546.870796
[04/25 21:55:46    565s] Total net bbox length = 3.747e+05 (1.809e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:55:46    565s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2543.9MB
[04/25 21:55:46    565s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2543.9MB) @(0:09:24 - 0:09:25).
[04/25 21:55:46    565s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.7
[04/25 21:55:46    565s] *** Finished place_detail (0:09:25 mem=2543.9M) ***
[04/25 21:55:46    565s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.500, REAL:1.495, MEM:2543.9M, EPOCH TIME: 1745632546.881295
[04/25 21:55:46    565s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2543.9M, EPOCH TIME: 1745632546.881352
[04/25 21:55:46    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25178).
[04/25 21:55:46    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:46    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:46    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:46    565s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.085, MEM:2540.9M, EPOCH TIME: 1745632546.966754
[04/25 21:55:46    565s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.640, REAL:1.636, MEM:2540.9M, EPOCH TIME: 1745632546.966999
[04/25 21:55:46    565s] **INFO: Flow update: Design timing is met.
[04/25 21:55:46    565s] **INFO: Flow update: Design timing is met.
[04/25 21:55:46    565s] **INFO: Flow update: Design timing is met.
[04/25 21:55:46    565s] Register exp ratio and priority group on 0 nets on 29330 nets : 
[04/25 21:55:47    565s] 
[04/25 21:55:47    565s] Active setup views:
[04/25 21:55:47    565s]  wc
[04/25 21:55:47    565s]   Dominating endpoints: 0
[04/25 21:55:47    565s]   Dominating TNS: -0.000
[04/25 21:55:47    565s] 
[04/25 21:55:47    565s] Extraction called for design 'tpu_top' of instances=25178 and nets=29422 using extraction engine 'pre_route' .
[04/25 21:55:47    565s] pre_route RC Extraction called for design tpu_top.
[04/25 21:55:47    565s] RC Extraction called in multi-corner(1) mode.
[04/25 21:55:47    565s] RCMode: PreRoute
[04/25 21:55:47    565s]       RC Corner Indexes            0   
[04/25 21:55:47    565s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:55:47    565s] Resistance Scaling Factor    : 1.00000 
[04/25 21:55:47    565s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:55:47    565s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:55:47    565s] Shrink Factor                : 0.90000
[04/25 21:55:47    565s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:55:47    565s] Using capacitance table file ...
[04/25 21:55:47    565s] RC Grid backup saved.
[04/25 21:55:47    565s] 
[04/25 21:55:47    565s] Trim Metal Layers:
[04/25 21:55:47    565s] LayerId::1 widthSet size::4
[04/25 21:55:47    565s] LayerId::2 widthSet size::4
[04/25 21:55:47    565s] LayerId::3 widthSet size::4
[04/25 21:55:47    565s] LayerId::4 widthSet size::4
[04/25 21:55:47    565s] LayerId::5 widthSet size::4
[04/25 21:55:47    565s] LayerId::6 widthSet size::4
[04/25 21:55:47    565s] LayerId::7 widthSet size::5
[04/25 21:55:47    565s] LayerId::8 widthSet size::5
[04/25 21:55:47    565s] LayerId::9 widthSet size::5
[04/25 21:55:47    565s] LayerId::10 widthSet size::4
[04/25 21:55:47    565s] LayerId::11 widthSet size::3
[04/25 21:55:47    565s] eee: pegSigSF::1.070000
[04/25 21:55:47    565s] Skipped RC grid update for preRoute extraction.
[04/25 21:55:47    565s] Initializing multi-corner capacitance tables ... 
[04/25 21:55:47    566s] Initializing multi-corner resistance tables ...
[04/25 21:55:47    566s] Creating RPSQ from WeeR and WRes ...
[04/25 21:55:47    566s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:55:47    566s] eee: l::2 avDens::0.230381 usedTrk::7563.871756 availTrk::32832.000000 sigTrk::7563.871756
[04/25 21:55:47    566s] eee: l::3 avDens::0.273947 usedTrk::9689.489406 availTrk::35370.000000 sigTrk::9689.489406
[04/25 21:55:47    566s] eee: l::4 avDens::0.161119 usedTrk::5372.526124 availTrk::33345.000000 sigTrk::5372.526124
[04/25 21:55:47    566s] eee: l::5 avDens::0.080424 usedTrk::2352.412861 availTrk::29250.000000 sigTrk::2352.412861
[04/25 21:55:47    566s] eee: l::6 avDens::0.033766 usedTrk::525.435670 availTrk::15561.000000 sigTrk::525.435670
[04/25 21:55:47    566s] eee: l::7 avDens::0.057410 usedTrk::253.177192 availTrk::4410.000000 sigTrk::253.177192
[04/25 21:55:47    566s] eee: l::8 avDens::0.007277 usedTrk::0.622222 availTrk::85.500000 sigTrk::0.622222
[04/25 21:55:47    566s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:55:47    566s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:55:47    566s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:55:47    566s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:55:47    566s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256150 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.832700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:55:48    566s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2547.527M)
[04/25 21:55:48    566s] Skewing Data Summary (End_of_FINAL)
[04/25 21:55:48    567s] --------------------------------------------------
[04/25 21:55:48    567s]  Total skewed count:0
[04/25 21:55:48    567s] --------------------------------------------------
[04/25 21:55:48    567s] Starting delay calculation for Setup views
[04/25 21:55:48    567s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:55:48    567s] #################################################################################
[04/25 21:55:48    567s] # Design Stage: PreRoute
[04/25 21:55:48    567s] # Design Name: tpu_top
[04/25 21:55:48    567s] # Design Mode: 45nm
[04/25 21:55:48    567s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:55:48    567s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:55:48    567s] # Signoff Settings: SI Off 
[04/25 21:55:48    567s] #################################################################################
[04/25 21:55:49    567s] Calculate delays in BcWc mode...
[04/25 21:55:49    567s] Topological Sorting (REAL = 0:00:00.0, MEM = 2555.1M, InitMEM = 2555.1M)
[04/25 21:55:49    567s] Start delay calculation (fullDC) (1 T). (MEM=2555.07)
[04/25 21:55:49    567s] End AAE Lib Interpolated Model. (MEM=2555.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:55:54    572s] Total number of fetched objects 29330
[04/25 21:55:54    572s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:55:54    572s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:55:54    572s] End delay calculation. (MEM=2570.75 CPU=0:00:03.8 REAL=0:00:04.0)
[04/25 21:55:54    572s] End delay calculation (fullDC). (MEM=2570.75 CPU=0:00:04.7 REAL=0:00:05.0)
[04/25 21:55:54    572s] *** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 2570.8M) ***
[04/25 21:55:54    573s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:09:33 mem=2570.8M)
[04/25 21:55:54    573s] OPTC: user 20.0
[04/25 21:55:54    573s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2570.75 MB )
[04/25 21:55:54    573s] (I)      ==================== Layers =====================
[04/25 21:55:54    573s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:55:54    573s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:55:54    573s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:55:54    573s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:55:54    573s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:55:54    573s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:55:54    573s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:55:54    573s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:55:54    573s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:55:54    573s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:55:54    573s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:55:54    573s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:55:54    573s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:55:54    573s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:55:54    573s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:55:54    573s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:55:54    573s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:55:54    573s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:55:54    573s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:55:54    573s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:55:54    573s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:55:54    573s] (I)      Started Import and model ( Curr Mem: 2570.75 MB )
[04/25 21:55:54    573s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:55:54    573s] (I)      == Non-default Options ==
[04/25 21:55:54    573s] (I)      Build term to term wires                           : false
[04/25 21:55:54    573s] (I)      Maximum routing layer                              : 11
[04/25 21:55:54    573s] (I)      Number of threads                                  : 1
[04/25 21:55:54    573s] (I)      Method to set GCell size                           : row
[04/25 21:55:54    573s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:55:54    573s] (I)      Use row-based GCell size
[04/25 21:55:54    573s] (I)      Use row-based GCell align
[04/25 21:55:54    573s] (I)      layer 0 area = 80000
[04/25 21:55:54    573s] (I)      layer 1 area = 80000
[04/25 21:55:54    573s] (I)      layer 2 area = 80000
[04/25 21:55:54    573s] (I)      layer 3 area = 80000
[04/25 21:55:54    573s] (I)      layer 4 area = 80000
[04/25 21:55:54    573s] (I)      layer 5 area = 80000
[04/25 21:55:54    573s] (I)      layer 6 area = 80000
[04/25 21:55:54    573s] (I)      layer 7 area = 80000
[04/25 21:55:54    573s] (I)      layer 8 area = 80000
[04/25 21:55:54    573s] (I)      layer 9 area = 400000
[04/25 21:55:54    573s] (I)      layer 10 area = 400000
[04/25 21:55:54    573s] (I)      GCell unit size   : 3420
[04/25 21:55:54    573s] (I)      GCell multiplier  : 1
[04/25 21:55:54    573s] (I)      GCell row height  : 3420
[04/25 21:55:54    573s] (I)      Actual row height : 3420
[04/25 21:55:54    573s] (I)      GCell align ref   : 20000 20140
[04/25 21:55:54    573s] [NR-eGR] Track table information for default rule: 
[04/25 21:55:54    573s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:55:54    573s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:55:54    573s] (I)      ==================== Default via =====================
[04/25 21:55:54    573s] (I)      +----+------------------+----------------------------+
[04/25 21:55:54    573s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:55:54    573s] (I)      +----+------------------+----------------------------+
[04/25 21:55:54    573s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:55:54    573s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:55:54    573s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:55:54    573s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:55:54    573s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:55:54    573s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:55:54    573s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:55:54    573s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:55:54    573s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:55:54    573s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:55:54    573s] (I)      +----+------------------+----------------------------+
[04/25 21:55:54    573s] [NR-eGR] Read 201300 PG shapes
[04/25 21:55:54    573s] [NR-eGR] Read 0 clock shapes
[04/25 21:55:54    573s] [NR-eGR] Read 0 other shapes
[04/25 21:55:54    573s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:55:54    573s] [NR-eGR] #Instance Blockages : 0
[04/25 21:55:54    573s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:55:54    573s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:55:54    573s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:55:54    573s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:55:54    573s] [NR-eGR] #Other Blockages    : 0
[04/25 21:55:54    573s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:55:54    573s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:55:54    573s] [NR-eGR] Read 29330 nets ( ignored 0 )
[04/25 21:55:54    573s] (I)      early_global_route_priority property id does not exist.
[04/25 21:55:54    573s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:55:54    573s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:55:54    573s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:55:54    573s] (I)      Number of ignored nets                =      0
[04/25 21:55:54    573s] (I)      Number of connected nets              =      0
[04/25 21:55:54    573s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:55:54    573s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:55:54    573s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:55:54    573s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:55:54    573s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:55:54    573s] (I)      Ndr track 0 does not exist
[04/25 21:55:54    573s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:55:54    573s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:55:54    573s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:55:54    573s] (I)      Site width          :   400  (dbu)
[04/25 21:55:54    573s] (I)      Row height          :  3420  (dbu)
[04/25 21:55:54    573s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:55:54    573s] (I)      GCell width         :  3420  (dbu)
[04/25 21:55:54    573s] (I)      GCell height        :  3420  (dbu)
[04/25 21:55:54    573s] (I)      Grid                :   194   193    11
[04/25 21:55:54    573s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:55:54    573s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:55:54    573s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:55:54    573s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:55:54    573s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:55:54    573s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:55:54    573s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:55:54    573s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:55:54    573s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:55:54    573s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:55:54    573s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:55:54    573s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:55:54    573s] (I)      --------------------------------------------------------
[04/25 21:55:54    573s] 
[04/25 21:55:54    573s] [NR-eGR] ============ Routing rule table ============
[04/25 21:55:54    573s] [NR-eGR] Rule id: 0  Nets: 29330
[04/25 21:55:54    573s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:55:54    573s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:55:54    573s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:55:54    573s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:55:54    573s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:55:54    573s] [NR-eGR] ========================================
[04/25 21:55:54    573s] [NR-eGR] 
[04/25 21:55:54    573s] (I)      =============== Blocked Tracks ===============
[04/25 21:55:54    573s] (I)      +-------+---------+----------+---------------+
[04/25 21:55:54    573s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:55:54    573s] (I)      +-------+---------+----------+---------------+
[04/25 21:55:54    573s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:55:54    573s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:55:54    573s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:55:54    573s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:55:54    573s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:55:54    573s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:55:54    573s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:55:54    573s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:55:54    573s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:55:54    573s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:55:54    573s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:55:54    573s] (I)      +-------+---------+----------+---------------+
[04/25 21:55:54    573s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2570.75 MB )
[04/25 21:55:54    573s] (I)      Reset routing kernel
[04/25 21:55:54    573s] (I)      Started Global Routing ( Curr Mem: 2570.75 MB )
[04/25 21:55:55    573s] (I)      totalPins=89840  totalGlobalPin=85342 (94.99%)
[04/25 21:55:55    573s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1a Route ============
[04/25 21:55:55    573s] [NR-eGR] Layer group 1: route 29330 net(s) in layer range [2, 11]
[04/25 21:55:55    573s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1b Route ============
[04/25 21:55:55    573s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:55:55    573s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.116996e+05um
[04/25 21:55:55    573s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:55:55    573s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1c Route ============
[04/25 21:55:55    573s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1d Route ============
[04/25 21:55:55    573s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1e Route ============
[04/25 21:55:55    573s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:55:55    573s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.116996e+05um
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] (I)      ============  Phase 1l Route ============
[04/25 21:55:55    573s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:55:55    573s] (I)      Layer  2:     300164     99785        15           0      318470    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  3:     323100     93439         1           0      335241    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  4:     300164     54084         0           0      318470    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  5:     323100     24242         0           0      335241    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  6:     300164      5926         0           0      318470    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  7:     323100      2844         0           0      335241    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  8:     300164        19         0           0      318470    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:55:55    573s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:55:55    573s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:55:55    573s] (I)      Total:       2716055    280339        16        6329     2869998    ( 0.22%) 
[04/25 21:55:55    573s] (I)      
[04/25 21:55:55    573s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:55:55    573s] [NR-eGR]                        OverCon            
[04/25 21:55:55    573s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:55:55    573s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 21:55:55    573s] [NR-eGR] ----------------------------------------------
[04/25 21:55:55    573s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal2 ( 2)        14( 0.04%)   ( 0.04%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR] ----------------------------------------------
[04/25 21:55:55    573s] [NR-eGR]        Total        15( 0.00%)   ( 0.00%) 
[04/25 21:55:55    573s] [NR-eGR] 
[04/25 21:55:55    573s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2578.76 MB )
[04/25 21:55:55    573s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:55:55    573s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:55:55    573s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 2578.76 MB )
[04/25 21:55:55    573s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:55:55    573s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:55:55    573s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:55:55    573s] (I)       Early Global Route kernel              100.00%  493.53 sec  494.14 sec  0.61 sec  0.60 sec 
[04/25 21:55:55    573s] (I)       +-Import and model                      41.25%  493.53 sec  493.79 sec  0.25 sec  0.25 sec 
[04/25 21:55:55    573s] (I)       | +-Create place DB                     14.76%  493.53 sec  493.62 sec  0.09 sec  0.10 sec 
[04/25 21:55:55    573s] (I)       | | +-Import place data                 14.73%  493.53 sec  493.62 sec  0.09 sec  0.10 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read instances and placement     3.56%  493.53 sec  493.56 sec  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read nets                       11.10%  493.56 sec  493.62 sec  0.07 sec  0.08 sec 
[04/25 21:55:55    573s] (I)       | +-Create route DB                     22.56%  493.62 sec  493.76 sec  0.14 sec  0.12 sec 
[04/25 21:55:55    573s] (I)       | | +-Import route data (1T)            22.48%  493.63 sec  493.76 sec  0.14 sec  0.12 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.89%  493.64 sec  493.67 sec  0.04 sec  0.04 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read routing blockages         0.00%  493.64 sec  493.64 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read instance blockages        0.67%  493.64 sec  493.64 sec  0.00 sec  0.01 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read PG blockages              4.50%  493.64 sec  493.67 sec  0.03 sec  0.02 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read clock blockages           0.06%  493.67 sec  493.67 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read other blockages           0.06%  493.67 sec  493.67 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read halo blockages            0.09%  493.67 sec  493.67 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Read boundary cut boxes        0.00%  493.67 sec  493.67 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read blackboxes                  0.00%  493.67 sec  493.67 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read prerouted                   3.39%  493.67 sec  493.70 sec  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read unlegalized nets            0.79%  493.70 sec  493.70 sec  0.00 sec  0.01 sec 
[04/25 21:55:55    573s] (I)       | | | +-Read nets                        1.50%  493.70 sec  493.71 sec  0.01 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Set up via pillars               0.04%  493.71 sec  493.71 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Initialize 3D grid graph         0.13%  493.71 sec  493.72 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Model blockage capacity          7.38%  493.72 sec  493.76 sec  0.05 sec  0.04 sec 
[04/25 21:55:55    573s] (I)       | | | | +-Initialize 3D capacity         7.07%  493.72 sec  493.76 sec  0.04 sec  0.04 sec 
[04/25 21:55:55    573s] (I)       | +-Read aux data                        0.00%  493.76 sec  493.76 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | +-Others data preparation              0.32%  493.76 sec  493.77 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | +-Create route kernel                  3.01%  493.77 sec  493.78 sec  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)       +-Global Routing                        55.80%  493.79 sec  494.13 sec  0.34 sec  0.34 sec 
[04/25 21:55:55    573s] (I)       | +-Initialization                       1.89%  493.79 sec  493.80 sec  0.01 sec  0.01 sec 
[04/25 21:55:55    573s] (I)       | +-Net group 1                         48.45%  493.80 sec  494.10 sec  0.30 sec  0.30 sec 
[04/25 21:55:55    573s] (I)       | | +-Generate topology                  3.90%  493.80 sec  493.82 sec  0.02 sec  0.03 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1a                          10.82%  493.83 sec  493.90 sec  0.07 sec  0.08 sec 
[04/25 21:55:55    573s] (I)       | | | +-Pattern routing (1T)             8.87%  493.83 sec  493.88 sec  0.05 sec  0.06 sec 
[04/25 21:55:55    573s] (I)       | | | +-Add via demand to 2D             1.75%  493.89 sec  493.90 sec  0.01 sec  0.02 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1b                           0.05%  493.90 sec  493.90 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1c                           0.00%  493.90 sec  493.90 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1d                           0.00%  493.90 sec  493.90 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1e                           0.04%  493.90 sec  493.90 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | | +-Route legalization               0.00%  493.90 sec  493.90 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       | | +-Phase 1l                          32.46%  493.90 sec  494.10 sec  0.20 sec  0.19 sec 
[04/25 21:55:55    573s] (I)       | | | +-Layer assignment (1T)           31.89%  493.90 sec  494.10 sec  0.20 sec  0.19 sec 
[04/25 21:55:55    573s] (I)       | +-Clean cong LA                        0.00%  494.10 sec  494.10 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)       +-Export 3D cong map                     1.50%  494.13 sec  494.14 sec  0.01 sec  0.01 sec 
[04/25 21:55:55    573s] (I)       | +-Export 2D cong map                   0.11%  494.14 sec  494.14 sec  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)      ===================== Summary by functions =====================
[04/25 21:55:55    573s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:55:55    573s] (I)      ----------------------------------------------------------------
[04/25 21:55:55    573s] (I)        0  Early Global Route kernel      100.00%  0.61 sec  0.60 sec 
[04/25 21:55:55    573s] (I)        1  Global Routing                  55.80%  0.34 sec  0.34 sec 
[04/25 21:55:55    573s] (I)        1  Import and model                41.25%  0.25 sec  0.25 sec 
[04/25 21:55:55    573s] (I)        1  Export 3D cong map               1.50%  0.01 sec  0.01 sec 
[04/25 21:55:55    573s] (I)        2  Net group 1                     48.45%  0.30 sec  0.30 sec 
[04/25 21:55:55    573s] (I)        2  Create route DB                 22.56%  0.14 sec  0.12 sec 
[04/25 21:55:55    573s] (I)        2  Create place DB                 14.76%  0.09 sec  0.10 sec 
[04/25 21:55:55    573s] (I)        2  Create route kernel              3.01%  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)        2  Initialization                   1.89%  0.01 sec  0.01 sec 
[04/25 21:55:55    573s] (I)        2  Others data preparation          0.32%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1l                        32.46%  0.20 sec  0.19 sec 
[04/25 21:55:55    573s] (I)        3  Import route data (1T)          22.48%  0.14 sec  0.12 sec 
[04/25 21:55:55    573s] (I)        3  Import place data               14.73%  0.09 sec  0.10 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1a                        10.82%  0.07 sec  0.08 sec 
[04/25 21:55:55    573s] (I)        3  Generate topology                3.90%  0.02 sec  0.03 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        4  Layer assignment (1T)           31.89%  0.20 sec  0.19 sec 
[04/25 21:55:55    573s] (I)        4  Read nets                       12.60%  0.08 sec  0.08 sec 
[04/25 21:55:55    573s] (I)        4  Pattern routing (1T)             8.87%  0.05 sec  0.06 sec 
[04/25 21:55:55    573s] (I)        4  Model blockage capacity          7.38%  0.05 sec  0.04 sec 
[04/25 21:55:55    573s] (I)        4  Read blockages ( Layer 2-11 )    5.89%  0.04 sec  0.04 sec 
[04/25 21:55:55    573s] (I)        4  Read instances and placement     3.56%  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)        4  Read prerouted                   3.39%  0.02 sec  0.02 sec 
[04/25 21:55:55    573s] (I)        4  Add via demand to 2D             1.75%  0.01 sec  0.02 sec 
[04/25 21:55:55    573s] (I)        4  Read unlegalized nets            0.79%  0.00 sec  0.01 sec 
[04/25 21:55:55    573s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        5  Initialize 3D capacity           7.07%  0.04 sec  0.04 sec 
[04/25 21:55:55    573s] (I)        5  Read PG blockages                4.50%  0.03 sec  0.02 sec 
[04/25 21:55:55    573s] (I)        5  Read instance blockages          0.67%  0.00 sec  0.01 sec 
[04/25 21:55:55    573s] (I)        5  Read halo blockages              0.09%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        5  Read other blockages             0.06%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:55:55    573s] OPERPROF: Starting HotSpotCal at level 1, MEM:2578.8M, EPOCH TIME: 1745632555.352251
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:55:55    573s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:55:55    573s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2594.8M, EPOCH TIME: 1745632555.357002
[04/25 21:55:55    573s] [hotspot] Hotspot report including placement blocked areas
[04/25 21:55:55    573s] OPERPROF: Starting HotSpotCal at level 1, MEM:2594.8M, EPOCH TIME: 1745632555.357284
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:55:55    573s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:55:55    573s] [hotspot] +------------+---------------+---------------+
[04/25 21:55:55    573s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:55:55    573s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2594.8M, EPOCH TIME: 1745632555.360508
[04/25 21:55:55    573s] Reported timing to dir ./timingReports
[04/25 21:55:55    573s] **opt_design ... cpu = 0:07:04, real = 0:07:19, mem = 1813.1M, totSessionCpu=0:09:34 **
[04/25 21:55:55    573s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2545.8M, EPOCH TIME: 1745632555.384851
[04/25 21:55:55    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:55    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:55    573s] 
[04/25 21:55:55    573s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:55    573s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2545.8M, EPOCH TIME: 1745632555.417825
[04/25 21:55:55    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:55    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s] ------------------------------------------------------------------
[04/25 21:55:57    574s]      opt_design Final Summary
[04/25 21:55:57    574s] ------------------------------------------------------------------
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s] Setup views included:
[04/25 21:55:57    574s]  wc 
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s] +--------------------+---------+---------+---------+
[04/25 21:55:57    574s] |     Setup mode     |   all   | reg2reg | default |
[04/25 21:55:57    574s] +--------------------+---------+---------+---------+
[04/25 21:55:57    574s] |           WNS (ns):|  0.001  |  0.001  |  0.069  |
[04/25 21:55:57    574s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[04/25 21:55:57    574s] |    Violating Paths:|    0    |    0    |    0    |
[04/25 21:55:57    574s] |          All Paths:|  3236   |  2808   |  3220   |
[04/25 21:55:57    574s] +--------------------+---------+---------+---------+
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s] +----------------+-------------------------------+------------------+
[04/25 21:55:57    574s] |                |              Real             |       Total      |
[04/25 21:55:57    574s] |    DRVs        +------------------+------------+------------------|
[04/25 21:55:57    574s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:55:57    574s] +----------------+------------------+------------+------------------+
[04/25 21:55:57    574s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:55:57    574s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:55:57    574s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:55:57    574s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:55:57    574s] +----------------+------------------+------------+------------------+
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2544.0M, EPOCH TIME: 1745632557.833631
[04/25 21:55:57    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    574s] 
[04/25 21:55:57    574s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:57    575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2544.0M, EPOCH TIME: 1745632557.866146
[04/25 21:55:57    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] 
[04/25 21:55:57    575s] Density: 65.454%
[04/25 21:55:57    575s] Routing Overflow: 0.00% H and 0.00% V
[04/25 21:55:57    575s] ------------------------------------------------------------------
[04/25 21:55:57    575s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2544.0M, EPOCH TIME: 1745632557.891854
[04/25 21:55:57    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] 
[04/25 21:55:57    575s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:55:57    575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2544.0M, EPOCH TIME: 1745632557.924309
[04/25 21:55:57    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:57    575s] **opt_design ... cpu = 0:07:05, real = 0:07:21, mem = 1816.5M, totSessionCpu=0:09:35 **
[04/25 21:55:57    575s] 
[04/25 21:55:57    575s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:55:57    575s] Deleting Lib Analyzer.
[04/25 21:55:57    575s] 
[04/25 21:55:57    575s] TimeStamp Deleting Cell Server End ...
[04/25 21:55:57    575s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/25 21:55:57    575s] Type 'man IMPOPT-3195' for more detail.
[04/25 21:55:57    575s] *** Finished opt_design ***
[04/25 21:55:58    575s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:55:58    575s] UM:*                                       0.000 ns          0.001 ns  final
[04/25 21:55:58    575s] UM: Running design category ...
[04/25 21:55:58    575s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2543.9M, EPOCH TIME: 1745632558.035300
[04/25 21:55:58    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2543.9M, EPOCH TIME: 1745632558.063854
[04/25 21:55:58    575s] All LLGs are deleted
[04/25 21:55:58    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2543.9M, EPOCH TIME: 1745632558.076985
[04/25 21:55:58    575s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2543.9M, EPOCH TIME: 1745632558.077129
[04/25 21:55:58    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:55:58    575s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:55:58    575s] 
[04/25 21:55:58    575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:55:58    575s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:55:58    575s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:55:58    575s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:55:58    575s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:55:58    575s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:55:58    575s] Summary for sequential cells identification: 
[04/25 21:55:58    575s]   Identified SBFF number: 104
[04/25 21:55:58    575s]   Identified MBFF number: 0
[04/25 21:55:58    575s]   Identified SB Latch number: 0
[04/25 21:55:58    575s]   Identified MB Latch number: 0
[04/25 21:55:58    575s]   Not identified SBFF number: 16
[04/25 21:55:58    575s]   Not identified MBFF number: 0
[04/25 21:55:58    575s]   Not identified SB Latch number: 0
[04/25 21:55:58    575s]   Not identified MB Latch number: 0
[04/25 21:55:58    575s]   Number of sequential cells which are not FFs: 32
[04/25 21:55:58    575s]  Visiting view : wc
[04/25 21:55:58    575s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:55:58    575s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:55:58    575s]  Visiting view : bc
[04/25 21:55:58    575s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:55:58    575s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:55:58    575s] TLC MultiMap info (StdDelay):
[04/25 21:55:58    575s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:55:58    575s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:55:58    575s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:55:58    575s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:55:58    575s]  Setting StdDelay to: 36.8ps
[04/25 21:55:58    575s] 
[04/25 21:55:58    575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] 	Current design flip-flop statistics
[04/25 21:55:58    575s] 
[04/25 21:55:58    575s] Single-Bit FF Count          :         2806
[04/25 21:55:58    575s] Multi-Bit FF Count           :            0
[04/25 21:55:58    575s] Total Bit Count              :         2806
[04/25 21:55:58    575s] Total FF Count               :         2806
[04/25 21:55:58    575s] Bits Per Flop                :        1.000
[04/25 21:55:58    575s] Total Clock Pin Cap(FF)      :      583.224
[04/25 21:55:58    575s] Multibit Conversion Ratio(%) :         0.00
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s]             Multi-bit cell usage statistics
[04/25 21:55:58    575s] 
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] ============================================================
[04/25 21:55:58    575s] Sequential Multibit cells usage statistics
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] -FlipFlops             2806                    0        0.00                    1.00
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] 
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] Seq_Mbit libcell              Bitwidth        Count
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] Total 0
[04/25 21:55:58    575s] ============================================================
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] Category            Num of Insts Rejected     Reasons
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    575s] ------------------------------------------------------------
[04/25 21:55:58    576s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:55:58    576s] UM:         425.94            442          0.000 ns          0.001 ns  opt_design_prects
[04/25 21:55:58    576s] Info: final physical memory for 2 CRR processes is 580.20MB.
[04/25 21:56:00    576s] Info: Summary of CRR changes:
[04/25 21:56:00    576s]       - Timing transform commits:      30
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:16 real=  0:07:45)
[04/25 21:56:00    576s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[04/25 21:56:00    576s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:27.4 real=0:00:27.4)
[04/25 21:56:00    576s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.0 real=0:00:20.7)
[04/25 21:56:00    576s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:47 real=  0:01:47)
[04/25 21:56:00    576s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.8 real=0:00:11.8)
[04/25 21:56:00    576s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:16 real=  0:01:16)
[04/25 21:56:00    576s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[04/25 21:56:00    576s] clean pInstBBox. size 0
[04/25 21:56:00    576s] All LLGs are deleted
[04/25 21:56:00    576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:00    576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:00    576s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2543.9M, EPOCH TIME: 1745632560.666358
[04/25 21:56:00    576s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2543.9M, EPOCH TIME: 1745632560.666520
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] TimeStamp Deleting Cell Server End ...
[04/25 21:56:00    576s] Disable CTE adjustment.
[04/25 21:56:00    576s] Info: pop threads available for lower-level modules during optimization.
[04/25 21:56:00    576s] #optDebug: fT-D <X 1 0 0 0>
[04/25 21:56:00    576s] #optDebug: fT-D <X 1 0 0 0>
[04/25 21:56:00    576s] VSMManager cleared!
[04/25 21:56:00    576s] **place_opt_design ... cpu = 0:08:59, real = 0:09:18, mem = 2439.9M **
[04/25 21:56:00    576s] *** Finished GigaPlace ***
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] *** Summary of all messages that are not suppressed in this session:
[04/25 21:56:00    576s] Severity  ID               Count  Summary                                  
[04/25 21:56:00    576s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/25 21:56:00    576s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/25 21:56:00    576s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[04/25 21:56:00    576s] WARNING   TCLCMD-513          94  The software could not find a matching o...
[04/25 21:56:00    576s] *** Message Summary: 99 warning(s), 0 error(s)
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] *** place_opt_design #1 [finish] : cpu/real = 0:08:59.3/0:09:18.7 (1.0), totSession cpu/real = 0:09:36.2/0:10:16.5 (0.9), mem = 2439.9M
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] =============================================================================================
[04/25 21:56:00    576s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[04/25 21:56:00    576s] =============================================================================================
[04/25 21:56:00    576s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:56:00    576s] ---------------------------------------------------------------------------------------------
[04/25 21:56:00    576s] [ InitOpt                ]      1   0:00:12.9  (   2.3 % )     0:00:21.0 /  0:00:11.0    0.5
[04/25 21:56:00    576s] [ WnsOpt                 ]      2   0:01:13.9  (  13.2 % )     0:01:16.1 /  0:01:15.7    1.0
[04/25 21:56:00    576s] [ TnsOpt                 ]      1   0:00:11.7  (   2.1 % )     0:00:11.7 /  0:00:11.8    1.0
[04/25 21:56:00    576s] [ GlobalOpt              ]      1   0:00:20.6  (   3.7 % )     0:00:20.6 /  0:00:15.0    0.7
[04/25 21:56:00    576s] [ DrvOpt                 ]      5   0:00:31.1  (   5.6 % )     0:00:33.1 /  0:00:33.2    1.0
[04/25 21:56:00    576s] [ SimplifyNetlist        ]      1   0:00:01.6  (   0.3 % )     0:00:01.6 /  0:00:01.7    1.0
[04/25 21:56:00    576s] [ SkewPreCTSReport       ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:56:00    576s] [ AreaOpt                ]      5   0:02:15.0  (  24.2 % )     0:02:16.6 /  0:02:16.7    1.0
[04/25 21:56:00    576s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:56:00    576s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.1 % )     0:00:09.5 /  0:00:08.3    0.9
[04/25 21:56:00    576s] [ DrvReport              ]      3   0:00:02.8  (   0.5 % )     0:00:02.8 /  0:00:01.6    0.6
[04/25 21:56:00    576s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:56:00    576s] [ SlackTraversorInit     ]     10   0:00:02.8  (   0.5 % )     0:00:02.8 /  0:00:02.8    1.0
[04/25 21:56:00    576s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 21:56:00    576s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:56:00    576s] [ PlacerInterfaceInit    ]      5   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:56:00    576s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:56:00    576s] [ ReportCapViolation     ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:56:00    576s] [ GlobalPlace            ]      1   0:01:53.1  (  20.2 % )     0:01:53.8 /  0:01:52.8    1.0
[04/25 21:56:00    576s] [ IncrReplace            ]      2   0:01:43.7  (  18.6 % )     0:01:58.6 /  0:01:58.7    1.0
[04/25 21:56:00    576s] [ RefinePlace            ]      5   0:00:07.3  (   1.3 % )     0:00:07.4 /  0:00:07.4    1.0
[04/25 21:56:00    576s] [ EarlyGlobalRoute       ]      2   0:00:01.8  (   0.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/25 21:56:00    576s] [ ExtractRC              ]      4   0:00:02.7  (   0.5 % )     0:00:02.7 /  0:00:02.7    1.0
[04/25 21:56:00    576s] [ TimingUpdate           ]     52   0:00:06.1  (   1.1 % )     0:00:16.3 /  0:00:16.3    1.0
[04/25 21:56:00    576s] [ FullDelayCalc          ]      4   0:00:20.8  (   3.7 % )     0:00:20.8 /  0:00:20.9    1.0
[04/25 21:56:00    576s] [ TimingReport           ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.1
[04/25 21:56:00    576s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:56:00    576s] [ MISC                   ]          0:00:06.7  (   1.2 % )     0:00:06.7 /  0:00:05.1    0.8
[04/25 21:56:00    576s] ---------------------------------------------------------------------------------------------
[04/25 21:56:00    576s]  place_opt_design #1 TOTAL          0:09:18.7  ( 100.0 % )     0:09:18.7 /  0:08:59.3    1.0
[04/25 21:56:00    576s] ---------------------------------------------------------------------------------------------
[04/25 21:56:00    576s] 
[04/25 21:56:00    576s] @@file 49: write_db placeOpt  ;
[04/25 21:56:00    576s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 21:56:00    576s] #% Begin save design ... (date=04/25 21:56:00, mem=1707.3M)
[04/25 21:56:00    576s] % Begin Save ccopt configuration ... (date=04/25 21:56:00, mem=1707.3M)
[04/25 21:56:00    576s] % End Save ccopt configuration ... (date=04/25 21:56:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1708.1M, current mem=1708.1M)
[04/25 21:56:00    576s] % Begin Save netlist data ... (date=04/25 21:56:00, mem=1708.1M)
[04/25 21:56:00    576s] Writing Binary DB to placeOpt/tpu_top.v.bin in single-threaded mode...
[04/25 21:56:00    576s] % End Save netlist data ... (date=04/25 21:56:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1708.2M, current mem=1708.2M)
[04/25 21:56:00    576s] Saving symbol-table file ...
[04/25 21:56:01    576s] Saving congestion map file placeOpt/tpu_top.route.congmap.gz ...
[04/25 21:56:01    576s] % Begin Save AAE data ... (date=04/25 21:56:01, mem=1709.0M)
[04/25 21:56:01    576s] Saving AAE Data ...
[04/25 21:56:01    576s] % End Save AAE data ... (date=04/25 21:56:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1709.0M, current mem=1709.0M)
[04/25 21:56:01    576s] Saving preference file placeOpt/gui.pref.tcl ...
[04/25 21:56:01    576s] Saving mode setting ...
[04/25 21:56:01    577s] Saving root attributes to be loaded post write_db ...
[04/25 21:56:02    577s] Saving global file ...
[04/25 21:56:02    577s] Saving root attributes to be loaded previous write_db ...
[04/25 21:56:03    578s] % Begin Save floorplan data ... (date=04/25 21:56:03, mem=1713.8M)
[04/25 21:56:03    578s] Saving floorplan file ...
[04/25 21:56:03    578s] % End Save floorplan data ... (date=04/25 21:56:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.9M, current mem=1713.9M)
[04/25 21:56:03    578s] Saving PG file placeOpt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Fri Apr 25 21:56:03 2025)
[04/25 21:56:03    578s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2442.5M) ***
[04/25 21:56:03    578s] Saving Drc markers ...
[04/25 21:56:03    578s] ... No Drc file written since there is no markers found.
[04/25 21:56:03    578s] % Begin Save placement data ... (date=04/25 21:56:03, mem=1713.9M)
[04/25 21:56:03    578s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/25 21:56:03    578s] Save Adaptive View Pruning View Names to Binary file
[04/25 21:56:03    578s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2445.5M) ***
[04/25 21:56:03    578s] % End Save placement data ... (date=04/25 21:56:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.0M, current mem=1714.0M)
[04/25 21:56:03    578s] % Begin Save routing data ... (date=04/25 21:56:03, mem=1714.0M)
[04/25 21:56:03    578s] Saving route file ...
[04/25 21:56:04    578s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2442.5M) ***
[04/25 21:56:04    578s] % End Save routing data ... (date=04/25 21:56:04, total cpu=0:00:00.2, real=0:00:01.0, peak res=1714.3M, current mem=1714.3M)
[04/25 21:56:04    578s] Saving property file placeOpt/tpu_top.prop
[04/25 21:56:04    578s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2445.5M) ***
[04/25 21:56:04    578s] Saving rc congestion map placeOpt/tpu_top.congmap.gz ...
[04/25 21:56:04    578s] % Begin Save power constraints data ... (date=04/25 21:56:04, mem=1714.8M)
[04/25 21:56:04    578s] % End Save power constraints data ... (date=04/25 21:56:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.9M, current mem=1714.9M)
[04/25 21:56:04    578s] Generated self-contained design placeOpt
[04/25 21:56:04    578s] #% End save design ... (date=04/25 21:56:04, total cpu=0:00:02.6, real=0:00:04.0, peak res=1717.6M, current mem=1717.6M)
[04/25 21:56:04    578s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 21:56:04    578s] *** Message Summary: 0 warning(s), 0 error(s)
[04/25 21:56:04    578s] 
[04/25 21:56:04    578s] @file 49: # Save placement optimization database
[04/25 21:56:04    578s] @file 50:
[04/25 21:56:04    578s] @file 51: # --- Clock Tree Synthesis (CTS) ---
[04/25 21:56:04    578s] @@file 52: create_clock_tree_spec
[04/25 21:56:04    578s] Creating clock tree spec for modes (timing configs): sdc_cons
[04/25 21:56:04    578s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/25 21:56:04    578s] 
[04/25 21:56:04    578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:56:04    578s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:56:04    578s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:56:04    578s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:56:04    578s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:56:04    578s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:56:04    578s] Summary for sequential cells identification: 
[04/25 21:56:04    578s]   Identified SBFF number: 104
[04/25 21:56:04    578s]   Identified MBFF number: 0
[04/25 21:56:04    578s]   Identified SB Latch number: 0
[04/25 21:56:04    578s]   Identified MB Latch number: 0
[04/25 21:56:04    578s]   Not identified SBFF number: 16
[04/25 21:56:04    578s]   Not identified MBFF number: 0
[04/25 21:56:04    578s]   Not identified SB Latch number: 0
[04/25 21:56:04    578s]   Not identified MB Latch number: 0
[04/25 21:56:04    578s]   Number of sequential cells which are not FFs: 32
[04/25 21:56:04    578s]  Visiting view : wc
[04/25 21:56:04    578s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:56:04    578s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:56:04    578s]  Visiting view : bc
[04/25 21:56:04    578s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:56:04    578s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:56:04    578s] TLC MultiMap info (StdDelay):
[04/25 21:56:04    578s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:56:04    578s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:56:04    578s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:56:04    578s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:56:04    578s]  Setting StdDelay to: 36.8ps
[04/25 21:56:04    578s] 
[04/25 21:56:04    578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:56:04    578s] Reset timing graph...
[04/25 21:56:05    579s] Ignoring AAE DB Resetting ...
[04/25 21:56:05    579s] Reset timing graph done.
[04/25 21:56:05    579s] Ignoring AAE DB Resetting ...
[04/25 21:56:06    580s] Analyzing clock structure...
[04/25 21:56:06    580s] Analyzing clock structure done.
[04/25 21:56:06    580s] Reset timing graph...
[04/25 21:56:06    580s] Ignoring AAE DB Resetting ...
[04/25 21:56:06    580s] Reset timing graph done.
[04/25 21:56:06    580s] Extracting original clock gating for clk...
[04/25 21:56:06    580s]   clock_tree clk contains 2806 sinks and 0 clock gates.
[04/25 21:56:06    580s] Extracting original clock gating for clk done.
[04/25 21:56:06    580s] The skew group clk/sdc_cons was created. It contains 2806 sinks and 1 sources.
[04/25 21:56:06    580s] Checking clock tree convergence...
[04/25 21:56:06    580s] Checking clock tree convergence done.
[04/25 21:56:06    580s] @@file 53: ccopt_design
[04/25 21:56:06    580s] #% Begin ccopt_design (date=04/25 21:56:06, mem=1687.1M)
[04/25 21:56:06    580s] Turning off fast DC mode.
[04/25 21:56:06    580s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:09:40.9/0:10:22.7 (0.9), mem = 2462.3M
[04/25 21:56:06    580s] Runtime...
[04/25 21:56:06    580s] **INFO: User's settings:
[04/25 21:56:13    587s] delaycal_enable_high_fanout                                    true
[04/25 21:56:13    587s] delaycal_ignore_net_load                                       false
[04/25 21:56:13    587s] delaycal_socv_accuracy_mode                                    low
[04/25 21:56:13    587s] setAnalysisMode -cts                                           postCTS
[04/25 21:56:13    587s] setDelayCalMode -engine                                        aae
[04/25 21:56:13    587s] design_flow_effort                                             extreme
[04/25 21:56:13    587s] design_process_node                                            45
[04/25 21:56:13    587s] extract_rc_coupling_cap_threshold                              0.1
[04/25 21:56:13    587s] extract_rc_engine                                              pre_route
[04/25 21:56:13    587s] extract_rc_relative_cap_threshold                              1.0
[04/25 21:56:13    587s] extract_rc_shrink_factor                                       0.9
[04/25 21:56:13    587s] extract_rc_total_cap_threshold                                 0.0
[04/25 21:56:13    587s] opt_area_recovery                                              true
[04/25 21:56:13    587s] opt_drv_margin                                                 0.0
[04/25 21:56:13    587s] opt_exp_flow_effort_extreme                                    true
[04/25 21:56:13    587s] opt_fix_drv                                                    true
[04/25 21:56:13    587s] opt_preserve_all_sequential                                    true
[04/25 21:56:13    587s] opt_reclaim_area_restructuring_effort                          high
[04/25 21:56:13    587s] opt_resize_flip_flops                                          true
[04/25 21:56:13    587s] opt_setup_target_slack                                         0.0
[04/25 21:56:13    587s] opt_view_pruning_hold_views_active_list                        { bc }
[04/25 21:56:13    587s] opt_view_pruning_setup_views_active_list                       { wc }
[04/25 21:56:13    587s] opt_view_pruning_setup_views_persistent_list                   { wc}
[04/25 21:56:13    587s] opt_view_pruning_tdgr_setup_views_persistent_list              { wc}
[04/25 21:56:13    587s] route_design_extract_third_party_compatible                    false
[04/25 21:56:13    587s] route_design_global_exp_timing_driven_std_delay                38.8
[04/25 21:56:13    587s] getAnalysisMode -cts                                           postCTS
[04/25 21:56:13    587s] getDelayCalMode -engine                                        aae
[04/25 21:56:13    587s] getIlmMode -keepHighFanoutCriticalInsts                        false
[04/25 21:56:13    587s] get_power_analysis_mode -report_power_quiet                    false
[04/25 21:56:13    587s] getAnalysisMode -cts                                           postCTS
[04/25 21:56:13    587s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/25 21:56:13    587s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[04/25 21:56:13    587s] Set place::cacheFPlanSiteMark to 1
[04/25 21:56:13    587s] 'setDesignMode -flowEffort extreme' => 'setOptMode -usefulSkewCCOpt extreme' 
[04/25 21:56:13    587s] Using CCOpt effort extreme.
[04/25 21:56:13    587s] CCOpt::Phase::Initialization...
[04/25 21:56:13    587s] Check Prerequisites...
[04/25 21:56:13    587s] Leaving CCOpt scope - CheckPlace...
[04/25 21:56:13    587s] OPERPROF: Starting checkPlace at level 1, MEM:2462.3M, EPOCH TIME: 1745632573.801226
[04/25 21:56:13    587s] Processing tracks to init pin-track alignment.
[04/25 21:56:13    587s] z: 2, totalTracks: 1
[04/25 21:56:13    587s] z: 4, totalTracks: 1
[04/25 21:56:13    587s] z: 6, totalTracks: 1
[04/25 21:56:13    587s] z: 8, totalTracks: 1
[04/25 21:56:13    587s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:13    587s] All LLGs are deleted
[04/25 21:56:13    587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:13    587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:13    587s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2462.3M, EPOCH TIME: 1745632573.818445
[04/25 21:56:13    587s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2462.3M, EPOCH TIME: 1745632573.818771
[04/25 21:56:13    587s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2462.3M, EPOCH TIME: 1745632573.819358
[04/25 21:56:13    587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:13    587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:13    587s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2462.3M, EPOCH TIME: 1745632573.821158
[04/25 21:56:13    587s] Max number of tech site patterns supported in site array is 256.
[04/25 21:56:13    587s] Core basic site is CoreSite
[04/25 21:56:13    587s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2462.3M, EPOCH TIME: 1745632573.821956
[04/25 21:56:13    587s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 21:56:13    587s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 21:56:13    587s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:2462.3M, EPOCH TIME: 1745632573.838519
[04/25 21:56:13    587s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:56:13    587s] SiteArray: use 1,634,304 bytes
[04/25 21:56:13    587s] SiteArray: current memory after site array memory allocation 2462.3M
[04/25 21:56:13    587s] SiteArray: FP blocked sites are writable
[04/25 21:56:13    587s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:56:13    587s] Atter site array init, number of instance map data is 0.
[04/25 21:56:13    587s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2462.3M, EPOCH TIME: 1745632573.847113
[04/25 21:56:13    587s] 
[04/25 21:56:13    587s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:13    587s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2462.3M, EPOCH TIME: 1745632573.848655
[04/25 21:56:13    587s] Begin checking placement ... (start mem=2462.3M, init mem=2462.3M)
[04/25 21:56:13    587s] Begin checking exclusive groups violation ...
[04/25 21:56:13    587s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 21:56:13    587s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 21:56:13    587s] 
[04/25 21:56:13    587s] Running CheckPlace using 1 thread in normal mode...
[04/25 21:56:14    588s] 
[04/25 21:56:14    588s] ...checkPlace normal is done!
[04/25 21:56:14    588s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2462.3M, EPOCH TIME: 1745632574.082085
[04/25 21:56:14    588s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.018, MEM:2462.3M, EPOCH TIME: 1745632574.099729
[04/25 21:56:14    588s] *info: Placed = 25178         
[04/25 21:56:14    588s] *info: Unplaced = 0           
[04/25 21:56:14    588s] Placement Density:65.45%(63760/97412)
[04/25 21:56:14    588s] Placement Density (including fixed std cells):65.45%(63760/97412)
[04/25 21:56:14    588s] All LLGs are deleted
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25178).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2462.3M, EPOCH TIME: 1745632574.110004
[04/25 21:56:14    588s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2462.3M, EPOCH TIME: 1745632574.110365
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2462.3M)
[04/25 21:56:14    588s] OPERPROF: Finished checkPlace at level 1, CPU:0.310, REAL:0.311, MEM:2462.3M, EPOCH TIME: 1745632574.111822
[04/25 21:56:14    588s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 21:56:14    588s] Validating CTS configuration...
[04/25 21:56:14    588s] Checking module port directions...
[04/25 21:56:14    588s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:14    588s] Non-default attributes:
[04/25 21:56:14    588s]   Public non-default attributes:
[04/25 21:56:14    588s]     cts_route_type is set for at least one object
[04/25 21:56:14    588s]     cts_target_max_transition_time_sdc is set for at least one object
[04/25 21:56:14    588s]   Private non-default attributes:
[04/25 21:56:14    588s]     ccopt_cluster_when_starting_skew_adjustment: true (default: false)
[04/25 21:56:14    588s]     ccopt_mini_not_full_band_size_factor: 0 (default: 100)
[04/25 21:56:14    588s]     ccopt_r2r_iterations: 5 (default: 1)
[04/25 21:56:14    588s] Using cell based legalization.
[04/25 21:56:14    588s] Initializing placement interface...
[04/25 21:56:14    588s]   Use check_library -place or consult logv if problems occur.
[04/25 21:56:14    588s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:14    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:2462.3M, EPOCH TIME: 1745632574.138316
[04/25 21:56:14    588s] Processing tracks to init pin-track alignment.
[04/25 21:56:14    588s] z: 2, totalTracks: 1
[04/25 21:56:14    588s] z: 4, totalTracks: 1
[04/25 21:56:14    588s] z: 6, totalTracks: 1
[04/25 21:56:14    588s] z: 8, totalTracks: 1
[04/25 21:56:14    588s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:14    588s] All LLGs are deleted
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2462.3M, EPOCH TIME: 1745632574.149212
[04/25 21:56:14    588s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2462.3M, EPOCH TIME: 1745632574.149500
[04/25 21:56:14    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2462.3M, EPOCH TIME: 1745632574.155905
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2462.3M, EPOCH TIME: 1745632574.157574
[04/25 21:56:14    588s] Max number of tech site patterns supported in site array is 256.
[04/25 21:56:14    588s] Core basic site is CoreSite
[04/25 21:56:14    588s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2462.3M, EPOCH TIME: 1745632574.182879
[04/25 21:56:14    588s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 21:56:14    588s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 21:56:14    588s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:2462.3M, EPOCH TIME: 1745632574.195675
[04/25 21:56:14    588s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 21:56:14    588s] SiteArray: use 1,634,304 bytes
[04/25 21:56:14    588s] SiteArray: current memory after site array memory allocation 2462.3M
[04/25 21:56:14    588s] SiteArray: FP blocked sites are writable
[04/25 21:56:14    588s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:56:14    588s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2462.3M, EPOCH TIME: 1745632574.201668
[04/25 21:56:14    588s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.165, MEM:2462.3M, EPOCH TIME: 1745632574.367145
[04/25 21:56:14    588s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 21:56:14    588s] Atter site array init, number of instance map data is 0.
[04/25 21:56:14    588s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.220, REAL:0.213, MEM:2462.3M, EPOCH TIME: 1745632574.370341
[04/25 21:56:14    588s] 
[04/25 21:56:14    588s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:14    588s] OPERPROF:     Starting CMU at level 3, MEM:2462.3M, EPOCH TIME: 1745632574.373175
[04/25 21:56:14    588s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2462.3M, EPOCH TIME: 1745632574.376650
[04/25 21:56:14    588s] 
[04/25 21:56:14    588s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:56:14    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.223, MEM:2462.3M, EPOCH TIME: 1745632574.378953
[04/25 21:56:14    588s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2462.3M, EPOCH TIME: 1745632574.379008
[04/25 21:56:14    588s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2462.3M, EPOCH TIME: 1745632574.379607
[04/25 21:56:14    588s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2462.3MB).
[04/25 21:56:14    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.250, MEM:2462.3M, EPOCH TIME: 1745632574.388538
[04/25 21:56:14    588s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 21:56:14    588s] Initializing placement interface done.
[04/25 21:56:14    588s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:14    588s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2462.3M, EPOCH TIME: 1745632574.389452
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.074, MEM:2460.3M, EPOCH TIME: 1745632574.463816
[04/25 21:56:14    588s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:14    588s] Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:14    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.3M, EPOCH TIME: 1745632574.470264
[04/25 21:56:14    588s] Processing tracks to init pin-track alignment.
[04/25 21:56:14    588s] z: 2, totalTracks: 1
[04/25 21:56:14    588s] z: 4, totalTracks: 1
[04/25 21:56:14    588s] z: 6, totalTracks: 1
[04/25 21:56:14    588s] z: 8, totalTracks: 1
[04/25 21:56:14    588s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:14    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.3M, EPOCH TIME: 1745632574.485488
[04/25 21:56:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:14    588s] 
[04/25 21:56:14    588s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:14    588s] OPERPROF:     Starting CMU at level 3, MEM:2460.3M, EPOCH TIME: 1745632574.516030
[04/25 21:56:14    588s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2460.3M, EPOCH TIME: 1745632574.519028
[04/25 21:56:14    588s] 
[04/25 21:56:14    588s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:56:14    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2460.3M, EPOCH TIME: 1745632574.521357
[04/25 21:56:14    588s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.3M, EPOCH TIME: 1745632574.521417
[04/25 21:56:14    588s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.3M, EPOCH TIME: 1745632574.521805
[04/25 21:56:14    588s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2460.3MB).
[04/25 21:56:14    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:2460.3M, EPOCH TIME: 1745632574.525318
[04/25 21:56:14    588s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:14    588s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:14    588s] (I)      Load db... (mem=2460.3M)
[04/25 21:56:14    588s] (I)      Read data from FE... (mem=2460.3M)
[04/25 21:56:14    588s] (I)      Number of ignored instance 0
[04/25 21:56:14    588s] (I)      Number of inbound cells 0
[04/25 21:56:14    588s] (I)      Number of opened ILM blockages 0
[04/25 21:56:14    588s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/25 21:56:14    588s] (I)      numMoveCells=25178, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/25 21:56:14    588s] (I)      cell height: 3420, count: 25178
[04/25 21:56:14    588s] (I)      Read rows... (mem=2466.7M)
[04/25 21:56:14    588s] (I)      Reading non-standard rows with height 6840
[04/25 21:56:14    588s] (I)      Done Read rows (cpu=0.000s, mem=2466.7M)
[04/25 21:56:14    588s] (I)      Done Read data from FE (cpu=0.020s, mem=2466.7M)
[04/25 21:56:14    588s] (I)      Done Load db (cpu=0.030s, mem=2466.7M)
[04/25 21:56:14    588s] (I)      Constructing placeable region... (mem=2466.7M)
[04/25 21:56:14    588s] (I)      Constructing bin map
[04/25 21:56:14    588s] (I)      Initialize bin information with width=34200 height=34200
[04/25 21:56:14    588s] (I)      Done constructing bin map
[04/25 21:56:14    588s] (I)      Compute region effective width... (mem=2466.7M)
[04/25 21:56:14    588s] (I)      Done Compute region effective width (cpu=0.000s, mem=2466.7M)
[04/25 21:56:14    588s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2466.7M)
[04/25 21:56:14    588s] Route type trimming info:
[04/25 21:56:14    588s]   No route type modifications were made.
[04/25 21:56:14    588s] End AAE Lib Interpolated Model. (MEM=2468.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] (I)      Initializing Steiner engine. 
[04/25 21:56:14    588s] (I)      ==================== Layers =====================
[04/25 21:56:14    588s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:14    588s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:14    588s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:14    588s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:14    588s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:14    588s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:14    588s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:14    588s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:14    588s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:14    588s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:14    588s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:14    588s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:14    588s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:14    588s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:14    588s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:14    588s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:14    588s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:14    588s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:14    588s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:14    588s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:14    588s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:14    588s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[04/25 21:56:14    588s] Original list had 5 cells:
[04/25 21:56:14    588s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[04/25 21:56:14    588s] New trimmed list has 3 cells:
[04/25 21:56:14    588s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[04/25 21:56:14    588s] Original list had 7 cells:
[04/25 21:56:14    588s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[04/25 21:56:14    588s] New trimmed list has 4 cells:
[04/25 21:56:14    588s] INVX3 INVX2 INVX1 INVXL 
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:14    588s] Accumulated time to calculate placeable region: 0
[04/25 21:56:15    589s] Clock tree balancer configuration for clock_tree clk:
[04/25 21:56:15    589s] Non-default attributes:
[04/25 21:56:15    589s]   Public non-default attributes:
[04/25 21:56:15    589s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[04/25 21:56:15    589s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[04/25 21:56:15    589s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[04/25 21:56:15    589s]   No private non-default attributes
[04/25 21:56:15    589s] For power domain auto-default:
[04/25 21:56:15    589s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[04/25 21:56:15    589s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[04/25 21:56:15    589s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/25 21:56:15    589s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/25 21:56:15    589s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 97411.860um^2
[04/25 21:56:15    589s] Top Routing info:
[04/25 21:56:15    589s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] Trunk Routing info:
[04/25 21:56:15    589s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] Leaf Routing info:
[04/25 21:56:15    589s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] For timing_corner max_delay:setup, late and power domain auto-default:
[04/25 21:56:15    589s]   Slew time target (leaf):    0.100ns
[04/25 21:56:15    589s]   Slew time target (trunk):   0.100ns
[04/25 21:56:15    589s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/25 21:56:15    589s]   Buffer unit delay: 0.102ns
[04/25 21:56:15    589s]   Buffer max distance: 69.286um
[04/25 21:56:15    589s] Fastest wire driving cells and distances:
[04/25 21:56:15    589s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
[04/25 21:56:15    589s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
[04/25 21:56:15    589s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
[04/25 21:56:15    589s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Logic Sizing Table:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------------------------------------
[04/25 21:56:15    589s] Cell    Instance count    Source    Eligible library cells
[04/25 21:56:15    589s] ----------------------------------------------------------
[04/25 21:56:15    589s]   (empty table)
[04/25 21:56:15    589s] ----------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[04/25 21:56:15    589s]   Sources:                     pin clk
[04/25 21:56:15    589s]   Total number of sinks:       2806
[04/25 21:56:15    589s]   Delay constrained sinks:     2806
[04/25 21:56:15    589s]   Constrains:                  default
[04/25 21:56:15    589s]   Non-leaf sinks:              0
[04/25 21:56:15    589s]   Ignore pins:                 0
[04/25 21:56:15    589s]  Timing corner max_delay:setup.late:
[04/25 21:56:15    589s]   Skew target:                 0.102ns
[04/25 21:56:15    589s] Primary reporting skew groups are:
[04/25 21:56:15    589s] skew_group clk/sdc_cons with 2806 clock sinks
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Clock DAG stats initial state:
[04/25 21:56:15    589s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:15    589s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:15    589s]   misc counts      : r=1, pp=4
[04/25 21:56:15    589s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:15    589s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:15    589s] Clock DAG hash initial state: 3294862385425429449 12005525180772579497
[04/25 21:56:15    589s] CTS services accumulated run-time stats initial state:
[04/25 21:56:15    589s]   delay calculator: calls=4676, total_wall_time=0.094s, mean_wall_time=0.020ms
[04/25 21:56:15    589s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:15    589s]   steiner router: calls=4677, total_wall_time=0.039s, mean_wall_time=0.008ms
[04/25 21:56:15    589s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:56:15    589s] UM:*                                                                   InitialState
[04/25 21:56:15    589s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Layer information for route type default_route_type_leaf:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:15    589s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Metal1     N            H          3.605         0.144         0.520
[04/25 21:56:15    589s] Metal2     N            V          3.302         0.177         0.584
[04/25 21:56:15    589s] Metal3     Y            H          3.274         0.175         0.574
[04/25 21:56:15    589s] Metal4     Y            V          3.302         0.175         0.578
[04/25 21:56:15    589s] Metal5     N            H          3.274         0.176         0.575
[04/25 21:56:15    589s] Metal6     N            V          3.302         0.160         0.528
[04/25 21:56:15    589s] Metal7     N            H          0.695         0.247         0.172
[04/25 21:56:15    589s] Metal8     N            V          0.695         0.240         0.167
[04/25 21:56:15    589s] Metal9     N            H          0.291         0.409         0.119
[04/25 21:56:15    589s] Metal10    N            V          0.153         0.239         0.037
[04/25 21:56:15    589s] Metal11    N            H          0.095         0.634         0.060
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Layer information for route type default_route_type_nonleaf:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:15    589s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Metal1     N            H          3.995         0.158         0.632
[04/25 21:56:15    589s] Metal2     N            V          3.808         0.173         0.659
[04/25 21:56:15    589s] Metal3     Y            H          3.965         0.173         0.686
[04/25 21:56:15    589s] Metal4     Y            V          3.808         0.172         0.655
[04/25 21:56:15    589s] Metal5     N            H          3.965         0.173         0.687
[04/25 21:56:15    589s] Metal6     N            V          3.808         0.164         0.624
[04/25 21:56:15    589s] Metal7     N            H          1.187         0.379         0.450
[04/25 21:56:15    589s] Metal8     N            V          1.080         0.357         0.385
[04/25 21:56:15    589s] Metal9     N            H          0.444         0.803         0.357
[04/25 21:56:15    589s] Metal10    N            V          0.159         0.330         0.052
[04/25 21:56:15    589s] Metal11    N            H          0.095         1.073         0.102
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:15    589s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Layer information for route type default_route_type_nonleaf:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:15    589s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] Metal1     N            H          3.605         0.144         0.520
[04/25 21:56:15    589s] Metal2     N            V          3.302         0.177         0.584
[04/25 21:56:15    589s] Metal3     Y            H          3.274         0.175         0.574
[04/25 21:56:15    589s] Metal4     Y            V          3.302         0.175         0.578
[04/25 21:56:15    589s] Metal5     N            H          3.274         0.176         0.575
[04/25 21:56:15    589s] Metal6     N            V          3.302         0.160         0.528
[04/25 21:56:15    589s] Metal7     N            H          0.695         0.247         0.172
[04/25 21:56:15    589s] Metal8     N            V          0.695         0.240         0.167
[04/25 21:56:15    589s] Metal9     N            H          0.291         0.409         0.119
[04/25 21:56:15    589s] Metal10    N            V          0.153         0.239         0.037
[04/25 21:56:15    589s] Metal11    N            H          0.095         0.634         0.060
[04/25 21:56:15    589s] ----------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Via selection for estimated routes (rule default):
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------------------------------------------------------
[04/25 21:56:15    589s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[04/25 21:56:15    589s] Range                                (Ohm)    (fF)     (fs)     Only
[04/25 21:56:15    589s] ----------------------------------------------------------------------------
[04/25 21:56:15    589s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[04/25 21:56:15    589s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[04/25 21:56:15    589s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[04/25 21:56:15    589s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[04/25 21:56:15    589s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[04/25 21:56:15    589s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[04/25 21:56:15    589s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[04/25 21:56:15    589s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[04/25 21:56:15    589s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[04/25 21:56:15    589s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[04/25 21:56:15    589s] ----------------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/25 21:56:15    589s] Type 'man IMPCCOPT-2314' for more detail.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Ideal and dont_touch net fanout counts:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] -----------------------------------------------------------
[04/25 21:56:15    589s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/25 21:56:15    589s] -----------------------------------------------------------
[04/25 21:56:15    589s]       1            10                      0
[04/25 21:56:15    589s]      11           100                      0
[04/25 21:56:15    589s]     101          1000                      0
[04/25 21:56:15    589s]    1001         10000                      1
[04/25 21:56:15    589s]   10001           +                        0
[04/25 21:56:15    589s] -----------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Top ideal and dont_touch nets by fanout:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] Net name    Fanout ()
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] clk           2806
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] No dont_touch hnets found in the clock tree
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Total number of dont_touch hpins in the clock network: 4
[04/25 21:56:15    589s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/25 21:56:15    589s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Summary of reasons for dont_touch hpins in the clock network:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ----------------------------
[04/25 21:56:15    589s] Reason                 Count
[04/25 21:56:15    589s] ----------------------------
[04/25 21:56:15    589s] hnet_set_dont_touch      4
[04/25 21:56:15    589s] ----------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] Type            Count
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] ilm               0
[04/25 21:56:15    589s] partition         0
[04/25 21:56:15    589s] power_domain      0
[04/25 21:56:15    589s] fence             0
[04/25 21:56:15    589s] none              4
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] Total             4
[04/25 21:56:15    589s] ---------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Checking for illegal sizes of clock logic instances...
[04/25 21:56:15    589s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Filtering reasons for cell type: buffer
[04/25 21:56:15    589s] =======================================
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] Clock trees    Power domain    Reason                         Library cells
[04/25 21:56:15    589s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[04/25 21:56:15    589s]                                                                 CLKBUFX8 }
[04/25 21:56:15    589s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[04/25 21:56:15    589s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Filtering reasons for cell type: inverter
[04/25 21:56:15    589s] =========================================
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] Clock trees    Power domain    Reason                         Library cells
[04/25 21:56:15    589s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[04/25 21:56:15    589s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[04/25 21:56:15    589s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[04/25 21:56:15    589s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.5)
[04/25 21:56:15    589s] CCOpt configuration status: all checks passed.
[04/25 21:56:15    589s] Innovus will update I/O latencies
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/25 21:56:15    589s] 
[04/25 21:56:15    589s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/25 21:56:15    589s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/25 21:56:15    589s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:15    589s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2513.2M, EPOCH TIME: 1745632575.632120
[04/25 21:56:15    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:15    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:15    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:15    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:15    589s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.082, MEM:2469.2M, EPOCH TIME: 1745632575.714578
[04/25 21:56:15    589s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:15    589s] Info: 1 threads available for lower-level modules during optimization.
[04/25 21:56:15    589s] Running CCOpt...
[04/25 21:56:15    589s] External - opt_design -ccopt...
[04/25 21:56:15    589s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1705.1M, totSessionCpu=0:09:50 **
[04/25 21:56:15    589s] GigaOpt running with 1 threads.
[04/25 21:56:15    589s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:49.7/0:10:31.5 (0.9), mem = 2465.2M
[04/25 21:56:15    589s] **INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
[04/25 21:56:15    589s] **INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
[04/25 21:56:16    590s] Need call spDPlaceInit before registerPrioInstLoc.
[04/25 21:56:16    590s] OPERPROF: Starting DPlace-Init at level 1, MEM:2467.2M, EPOCH TIME: 1745632576.550508
[04/25 21:56:16    590s] Processing tracks to init pin-track alignment.
[04/25 21:56:16    590s] z: 2, totalTracks: 1
[04/25 21:56:16    590s] z: 4, totalTracks: 1
[04/25 21:56:16    590s] z: 6, totalTracks: 1
[04/25 21:56:16    590s] z: 8, totalTracks: 1
[04/25 21:56:16    590s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:16    590s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2467.2M, EPOCH TIME: 1745632576.567866
[04/25 21:56:16    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] 
[04/25 21:56:16    590s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:16    590s] OPERPROF:     Starting CMU at level 3, MEM:2467.2M, EPOCH TIME: 1745632576.597661
[04/25 21:56:16    590s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2467.2M, EPOCH TIME: 1745632576.600874
[04/25 21:56:16    590s] 
[04/25 21:56:16    590s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 21:56:16    590s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2467.2M, EPOCH TIME: 1745632576.603096
[04/25 21:56:16    590s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2467.2M, EPOCH TIME: 1745632576.603149
[04/25 21:56:16    590s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2467.2M, EPOCH TIME: 1745632576.603435
[04/25 21:56:16    590s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2467.2MB).
[04/25 21:56:16    590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:2467.2M, EPOCH TIME: 1745632576.612054
[04/25 21:56:16    590s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2467.2M, EPOCH TIME: 1745632576.612210
[04/25 21:56:16    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:16    590s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2467.2M, EPOCH TIME: 1745632576.680278
[04/25 21:56:16    590s] 
[04/25 21:56:16    590s] Creating Lib Analyzer ...
[04/25 21:56:16    590s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 21:56:16    590s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 21:56:16    590s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:56:16    590s] 
[04/25 21:56:16    590s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:17    591s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:51 mem=2475.2M
[04/25 21:56:17    591s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:51 mem=2475.2M
[04/25 21:56:17    591s] Creating Lib Analyzer, finished. 
[04/25 21:56:17    591s] Info: IPO magic value 0x824FBEEF.
[04/25 21:56:17    591s] Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
[04/25 21:56:17    591s]       Genus workers will not check out additional licenses.
[04/25 21:56:26    591s] **opt_design ... cpu = 0:00:02, real = 0:00:11, mem = 1717.7M, totSessionCpu=0:09:51 **
[04/25 21:56:26    591s] *** opt_design -post_cts ***
[04/25 21:56:26    591s] DRC Margin: user margin 0.0; extra margin 0.2
[04/25 21:56:26    591s] Hold Target Slack: user slack 0
[04/25 21:56:26    591s] Setup Target Slack: user slack 0; extra slack 0.0
[04/25 21:56:26    591s] set_db opt_useful_skew_eco_route false
[04/25 21:56:26    591s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/25 21:56:26    591s] Type 'man IMPOPT-3195' for more detail.
[04/25 21:56:26    591s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2475.2M, EPOCH TIME: 1745632586.659564
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:26    591s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2475.2M, EPOCH TIME: 1745632586.693015
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] Multi-VT timing optimization disabled based on library information.
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:56:26    591s] Deleting Lib Analyzer.
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Deleting Cell Server End ...
[04/25 21:56:26    591s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:56:26    591s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:56:26    591s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:56:26    591s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:56:26    591s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:56:26    591s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:56:26    591s] Summary for sequential cells identification: 
[04/25 21:56:26    591s]   Identified SBFF number: 104
[04/25 21:56:26    591s]   Identified MBFF number: 0
[04/25 21:56:26    591s]   Identified SB Latch number: 0
[04/25 21:56:26    591s]   Identified MB Latch number: 0
[04/25 21:56:26    591s]   Not identified SBFF number: 16
[04/25 21:56:26    591s]   Not identified MBFF number: 0
[04/25 21:56:26    591s]   Not identified SB Latch number: 0
[04/25 21:56:26    591s]   Not identified MB Latch number: 0
[04/25 21:56:26    591s]   Number of sequential cells which are not FFs: 32
[04/25 21:56:26    591s]  Visiting view : wc
[04/25 21:56:26    591s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:56:26    591s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:56:26    591s]  Visiting view : bc
[04/25 21:56:26    591s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:56:26    591s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:56:26    591s] TLC MultiMap info (StdDelay):
[04/25 21:56:26    591s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:56:26    591s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:56:26    591s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:56:26    591s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:56:26    591s]  Setting StdDelay to: 36.8ps
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:56:26    591s] 
[04/25 21:56:26    591s] TimeStamp Deleting Cell Server End ...
[04/25 21:56:26    591s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2475.2M, EPOCH TIME: 1745632586.785207
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] All LLGs are deleted
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2475.2M, EPOCH TIME: 1745632586.785373
[04/25 21:56:26    591s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2475.2M, EPOCH TIME: 1745632586.785445
[04/25 21:56:26    591s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2461.2M, EPOCH TIME: 1745632586.788674
[04/25 21:56:26    591s] Start to check current routing status for nets...
[04/25 21:56:26    591s] All nets are already routed correctly.
[04/25 21:56:26    591s] End to check current routing status for nets (mem=2461.2M)
[04/25 21:56:26    591s] All LLGs are deleted
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2461.2M, EPOCH TIME: 1745632586.960345
[04/25 21:56:26    591s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2461.2M, EPOCH TIME: 1745632586.960655
[04/25 21:56:26    591s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2461.2M, EPOCH TIME: 1745632586.965873
[04/25 21:56:26    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:26    591s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2461.2M, EPOCH TIME: 1745632586.967592
[04/25 21:56:26    591s] Max number of tech site patterns supported in site array is 256.
[04/25 21:56:26    591s] Core basic site is CoreSite
[04/25 21:56:26    591s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2461.2M, EPOCH TIME: 1745632586.992251
[04/25 21:56:27    591s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:56:27    591s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:56:27    591s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.012, MEM:2461.2M, EPOCH TIME: 1745632587.004488
[04/25 21:56:27    591s] Fast DP-INIT is on for default
[04/25 21:56:27    591s] Atter site array init, number of instance map data is 0.
[04/25 21:56:27    591s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:2461.2M, EPOCH TIME: 1745632587.010592
[04/25 21:56:27    591s] 
[04/25 21:56:27    591s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:27    591s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:2461.2M, EPOCH TIME: 1745632587.015841
[04/25 21:56:27    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:27    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:27    592s] Starting delay calculation for Setup views
[04/25 21:56:27    592s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:56:27    592s] #################################################################################
[04/25 21:56:27    592s] # Design Stage: PreRoute
[04/25 21:56:27    592s] # Design Name: tpu_top
[04/25 21:56:27    592s] # Design Mode: 45nm
[04/25 21:56:27    592s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:56:27    592s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:56:27    592s] # Signoff Settings: SI Off 
[04/25 21:56:27    592s] #################################################################################
[04/25 21:56:27    592s] Calculate delays in BcWc mode...
[04/25 21:56:27    592s] Topological Sorting (REAL = 0:00:00.0, MEM = 2476.8M, InitMEM = 2476.8M)
[04/25 21:56:27    592s] Start delay calculation (fullDC) (1 T). (MEM=2476.77)
[04/25 21:56:28    593s] End AAE Lib Interpolated Model. (MEM=2476.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:32    597s] Total number of fetched objects 29330
[04/25 21:56:32    597s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:56:32    597s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:56:32    597s] End delay calculation. (MEM=2500.45 CPU=0:00:04.1 REAL=0:00:04.0)
[04/25 21:56:32    597s] End delay calculation (fullDC). (MEM=2500.45 CPU=0:00:05.0 REAL=0:00:05.0)
[04/25 21:56:32    597s] *** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 2500.5M) ***
[04/25 21:56:33    598s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:09:58 mem=2500.5M)
[04/25 21:56:33    599s] 
[04/25 21:56:33    599s] ------------------------------------------------------------------
[04/25 21:56:33    599s]              Initial Summary
[04/25 21:56:33    599s] ------------------------------------------------------------------
[04/25 21:56:33    599s] 
[04/25 21:56:33    599s] Setup views included:
[04/25 21:56:33    599s]  wc 
[04/25 21:56:33    599s] 
[04/25 21:56:33    599s] +--------------------+---------+
[04/25 21:56:33    599s] |     Setup mode     |   all   |
[04/25 21:56:33    599s] +--------------------+---------+
[04/25 21:56:33    599s] |           WNS (ns):| -0.004  |
[04/25 21:56:33    599s] |           TNS (ns):| -0.008  |
[04/25 21:56:33    599s] |    Violating Paths:|    2    |
[04/25 21:56:33    599s] |          All Paths:|  3236   |
[04/25 21:56:33    599s] +--------------------+---------+
[04/25 21:56:33    599s] 
[04/25 21:56:33    599s] +----------------+-------------------------------+------------------+
[04/25 21:56:33    599s] |                |              Real             |       Total      |
[04/25 21:56:33    599s] |    DRVs        +------------------+------------+------------------|
[04/25 21:56:33    599s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:56:33    599s] +----------------+------------------+------------+------------------+
[04/25 21:56:33    599s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:56:33    599s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:56:33    599s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:56:33    599s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:56:33    599s] +----------------+------------------+------------+------------------+
[04/25 21:56:33    599s] 
[04/25 21:56:34    599s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2516.5M, EPOCH TIME: 1745632594.013739
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:34    599s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2516.5M, EPOCH TIME: 1745632594.048762
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] Density: 65.454%
[04/25 21:56:34    599s] Routing Overflow: 0.00% H and 0.00% V
[04/25 21:56:34    599s] ------------------------------------------------------------------
[04/25 21:56:34    599s] **opt_design ... cpu = 0:00:09, real = 0:00:19, mem = 1728.6M, totSessionCpu=0:09:59 **
[04/25 21:56:34    599s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.3/0:00:18.3 (0.5), totSession cpu/real = 0:09:59.1/0:10:49.8 (0.9), mem = 2470.5M
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] =============================================================================================
[04/25 21:56:34    599s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/25 21:56:34    599s] =============================================================================================
[04/25 21:56:34    599s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:56:34    599s] ---------------------------------------------------------------------------------------------
[04/25 21:56:34    599s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:56:34    599s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:07.1 /  0:00:07.1    1.0
[04/25 21:56:34    599s] [ DrvReport              ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:56:34    599s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 21:56:34    599s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:56:34    599s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:56:34    599s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:56:34    599s] [ TimingUpdate           ]      1   0:00:00.7  (   3.7 % )     0:00:06.4 /  0:00:06.5    1.0
[04/25 21:56:34    599s] [ FullDelayCalc          ]      1   0:00:05.7  (  31.4 % )     0:00:05.7 /  0:00:05.8    1.0
[04/25 21:56:34    599s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:56:34    599s] [ MISC                   ]          0:00:10.5  (  57.3 % )     0:00:10.5 /  0:00:01.5    0.1
[04/25 21:56:34    599s] ---------------------------------------------------------------------------------------------
[04/25 21:56:34    599s]  InitOpt #1 TOTAL                   0:00:18.3  ( 100.0 % )     0:00:18.3 /  0:00:09.3    0.5
[04/25 21:56:34    599s] ---------------------------------------------------------------------------------------------
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] ** INFO : this run is activating 'opt_all_end_points' option
[04/25 21:56:34    599s] ** INFO : the automation is 'placeOptPostCts'
[04/25 21:56:34    599s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:56:34    599s] ### Creating PhyDesignMc. totSessionCpu=0:09:59 mem=2470.5M
[04/25 21:56:34    599s] OPERPROF: Starting DPlace-Init at level 1, MEM:2470.5M, EPOCH TIME: 1745632594.066613
[04/25 21:56:34    599s] Processing tracks to init pin-track alignment.
[04/25 21:56:34    599s] z: 2, totalTracks: 1
[04/25 21:56:34    599s] z: 4, totalTracks: 1
[04/25 21:56:34    599s] z: 6, totalTracks: 1
[04/25 21:56:34    599s] z: 8, totalTracks: 1
[04/25 21:56:34    599s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:34    599s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2470.5M, EPOCH TIME: 1745632594.083217
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:34    599s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2470.5M, EPOCH TIME: 1745632594.115753
[04/25 21:56:34    599s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2470.5M, EPOCH TIME: 1745632594.115924
[04/25 21:56:34    599s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2470.5M, EPOCH TIME: 1745632594.116288
[04/25 21:56:34    599s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2470.5MB).
[04/25 21:56:34    599s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2470.5M, EPOCH TIME: 1745632594.119663
[04/25 21:56:34    599s] TotalInstCnt at PhyDesignMc Initialization: 25178
[04/25 21:56:34    599s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:59 mem=2470.5M
[04/25 21:56:34    599s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2470.5M, EPOCH TIME: 1745632594.155569
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2470.5M, EPOCH TIME: 1745632594.235136
[04/25 21:56:34    599s] TotalInstCnt at PhyDesignMc Destruction: 25178
[04/25 21:56:34    599s] #optDebug: fT-E <X 2 0 0 1>
[04/25 21:56:34    599s] #optDebug: fT-E <X 2 0 0 1>
[04/25 21:56:34    599s] *** ClockClustering #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:59.8/0:10:50.6 (0.9), mem = 2470.5M
[04/25 21:56:34    599s] CCOptHook: Starting clustering and global balancing
[04/25 21:56:34    599s] Leaving CCOpt scope - Initializing power interface...
[04/25 21:56:34    599s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] Positive (advancing) pin insertion delays
[04/25 21:56:34    599s] =========================================
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] Negative (delaying) pin insertion delays
[04/25 21:56:34    599s] Found 0 advancing pin insertion delay (0.000% of 2806 clock tree sinks)
[04/25 21:56:34    599s] ========================================
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s] Found 0 delaying pin insertion delay (0.000% of 2806 clock tree sinks)
[04/25 21:56:34    599s] Notify start of optimization...
[04/25 21:56:34    599s] Notify start of optimization done.
[04/25 21:56:34    599s] Validating CTS configuration...
[04/25 21:56:34    599s] Checking module port directions...
[04/25 21:56:34    599s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:34    599s] Non-default attributes:
[04/25 21:56:34    599s]   Public non-default attributes:
[04/25 21:56:34    599s]     cts_route_type is set for at least one object
[04/25 21:56:34    599s]     cts_target_max_transition_time_sdc is set for at least one object
[04/25 21:56:34    599s]   Private non-default attributes:
[04/25 21:56:34    599s]     ccopt_cluster_when_starting_skew_adjustment: true (default: false)
[04/25 21:56:34    599s]     ccopt_implementation_move_sinks_up_into_windows: false (default: true)
[04/25 21:56:34    599s]     ccopt_mini_not_full_band_size_factor: 0 (default: 100)
[04/25 21:56:34    599s]     ccopt_r2r_iterations: 5 (default: 1)
[04/25 21:56:34    599s]     cts_approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: true (default: false)
[04/25 21:56:34    599s]     cts_manage_local_overskew: true (default: false)
[04/25 21:56:34    599s]     cts_reduce_clock_tree_power_after_constraint_analysis: true (default: false)
[04/25 21:56:34    599s]     cts_skip_reclustering_to_reduce_power: true (default: false)
[04/25 21:56:34    599s]     cts_skip_reducing_total_underdelay: false (default: true)
[04/25 21:56:34    599s] Using cell based legalization.
[04/25 21:56:34    599s] Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:34    599s] OPERPROF: Starting DPlace-Init at level 1, MEM:2470.5M, EPOCH TIME: 1745632594.823207
[04/25 21:56:34    599s] Processing tracks to init pin-track alignment.
[04/25 21:56:34    599s] z: 2, totalTracks: 1
[04/25 21:56:34    599s] z: 4, totalTracks: 1
[04/25 21:56:34    599s] z: 6, totalTracks: 1
[04/25 21:56:34    599s] z: 8, totalTracks: 1
[04/25 21:56:34    599s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:34    599s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2470.5M, EPOCH TIME: 1745632594.839044
[04/25 21:56:34    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:34    599s] 
[04/25 21:56:34    599s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:34    599s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:2470.5M, EPOCH TIME: 1745632594.877678
[04/25 21:56:34    599s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2470.5M, EPOCH TIME: 1745632594.877864
[04/25 21:56:34    599s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2470.5M, EPOCH TIME: 1745632594.878212
[04/25 21:56:34    599s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2470.5MB).
[04/25 21:56:34    599s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:2470.5M, EPOCH TIME: 1745632594.881386
[04/25 21:56:34    599s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:34    599s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:34    599s] (I)      Load db... (mem=2470.5M)
[04/25 21:56:34    599s] (I)      Read data from FE... (mem=2470.5M)
[04/25 21:56:34    599s] (I)      Number of ignored instance 0
[04/25 21:56:34    599s] (I)      Number of inbound cells 0
[04/25 21:56:34    599s] (I)      Number of opened ILM blockages 0
[04/25 21:56:34    599s] (I)      Number of instances temporarily fixed by detailed placement 2806
[04/25 21:56:34    599s] (I)      numMoveCells=22372, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/25 21:56:34    599s] (I)      cell height: 3420, count: 25178
[04/25 21:56:34    599s] (I)      Read rows... (mem=2477.9M)
[04/25 21:56:34    599s] (I)      Reading non-standard rows with height 6840
[04/25 21:56:34    599s] (I)      Done Read rows (cpu=0.000s, mem=2477.9M)
[04/25 21:56:34    599s] (I)      Done Read data from FE (cpu=0.030s, mem=2477.9M)
[04/25 21:56:34    599s] (I)      Done Load db (cpu=0.030s, mem=2477.9M)
[04/25 21:56:34    599s] (I)      Constructing placeable region... (mem=2477.9M)
[04/25 21:56:34    599s] (I)      Constructing bin map
[04/25 21:56:34    599s] (I)      Initialize bin information with width=34200 height=34200
[04/25 21:56:34    599s] (I)      Done constructing bin map
[04/25 21:56:34    599s] (I)      Compute region effective width... (mem=2477.9M)
[04/25 21:56:34    599s] (I)      Done Compute region effective width (cpu=0.000s, mem=2477.9M)
[04/25 21:56:34    599s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2477.9M)
[04/25 21:56:34    599s] Route type trimming info:
[04/25 21:56:34    599s]   No route type modifications were made.
[04/25 21:56:34    599s] End AAE Lib Interpolated Model. (MEM=2477.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:34    599s] Accumulated time to calculate placeable region: 0
[04/25 21:56:34    599s] Accumulated time to calculate placeable region: 0
[04/25 21:56:34    599s] Accumulated time to calculate placeable region: 0
[04/25 21:56:34    599s] Accumulated time to calculate placeable region: 0
[04/25 21:56:34    599s] Accumulated time to calculate placeable region: 0
[04/25 21:56:34    599s] (I)      Initializing Steiner engine. 
[04/25 21:56:34    599s] (I)      ==================== Layers =====================
[04/25 21:56:34    599s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:34    599s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:34    599s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:34    599s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:34    599s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:34    599s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:34    599s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:34    599s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:34    599s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:34    599s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:34    599s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:34    599s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:34    599s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:34    599s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:34    599s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:34    599s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:34    599s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:34    599s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:34    599s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:34    599s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:34    599s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:35    600s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[04/25 21:56:35    600s] Original list had 5 cells:
[04/25 21:56:35    600s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[04/25 21:56:35    600s] New trimmed list has 3 cells:
[04/25 21:56:35    600s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[04/25 21:56:35    600s] Original list had 7 cells:
[04/25 21:56:35    600s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[04/25 21:56:35    600s] New trimmed list has 4 cells:
[04/25 21:56:35    600s] INVX3 INVX2 INVX1 INVXL 
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Accumulated time to calculate placeable region: 0
[04/25 21:56:35    600s] Clock tree balancer configuration for clock_tree clk:
[04/25 21:56:35    600s] Non-default attributes:
[04/25 21:56:35    600s]   Public non-default attributes:
[04/25 21:56:35    600s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[04/25 21:56:35    600s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[04/25 21:56:35    600s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[04/25 21:56:35    600s]   No private non-default attributes
[04/25 21:56:35    600s] For power domain auto-default:
[04/25 21:56:35    600s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[04/25 21:56:35    600s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[04/25 21:56:35    600s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/25 21:56:35    600s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/25 21:56:35    600s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 97411.860um^2
[04/25 21:56:35    600s] Top Routing info:
[04/25 21:56:35    600s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] Trunk Routing info:
[04/25 21:56:35    600s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] Leaf Routing info:
[04/25 21:56:35    600s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] For timing_corner max_delay:setup, late and power domain auto-default:
[04/25 21:56:35    600s]   Slew time target (leaf):    0.100ns
[04/25 21:56:35    600s]   Slew time target (trunk):   0.100ns
[04/25 21:56:35    600s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/25 21:56:35    600s]   Buffer unit delay: 0.102ns
[04/25 21:56:35    600s]   Buffer max distance: 69.286um
[04/25 21:56:35    600s] Fastest wire driving cells and distances:
[04/25 21:56:35    600s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
[04/25 21:56:35    600s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
[04/25 21:56:35    600s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
[04/25 21:56:35    600s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Logic Sizing Table:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------------------------------------
[04/25 21:56:35    600s] Cell    Instance count    Source    Eligible library cells
[04/25 21:56:35    600s] ----------------------------------------------------------
[04/25 21:56:35    600s]   (empty table)
[04/25 21:56:35    600s] ----------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[04/25 21:56:35    600s]   Sources:                     pin clk
[04/25 21:56:35    600s]   Total number of sinks:       2806
[04/25 21:56:35    600s]   Delay constrained sinks:     2806
[04/25 21:56:35    600s]   Constrains:                  default
[04/25 21:56:35    600s]   Non-leaf sinks:              0
[04/25 21:56:35    600s]   Ignore pins:                 0
[04/25 21:56:35    600s]  Timing corner max_delay:setup.late:
[04/25 21:56:35    600s]   Skew target:                 0.102ns
[04/25 21:56:35    600s] Primary reporting skew groups are:
[04/25 21:56:35    600s] skew_group clk/sdc_cons with 2806 clock sinks
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Clock DAG stats initial state:
[04/25 21:56:35    600s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:35    600s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:35    600s]   misc counts      : r=1, pp=4
[04/25 21:56:35    600s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:35    600s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:35    600s] Clock DAG hash initial state: 3294862385425429449 12005525180772579497
[04/25 21:56:35    600s] CTS services accumulated run-time stats initial state:
[04/25 21:56:35    600s]   delay calculator: calls=9352, total_wall_time=0.187s, mean_wall_time=0.020ms
[04/25 21:56:35    600s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:35    600s]   steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:35    600s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:56:35    600s] UM:*                                                                   InitialState
[04/25 21:56:35    600s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Layer information for route type default_route_type_leaf:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:35    600s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Metal1     N            H          3.605         0.144         0.520
[04/25 21:56:35    600s] Metal2     N            V          3.302         0.177         0.584
[04/25 21:56:35    600s] Metal3     Y            H          3.274         0.175         0.574
[04/25 21:56:35    600s] Metal4     Y            V          3.302         0.175         0.578
[04/25 21:56:35    600s] Metal5     N            H          3.274         0.176         0.575
[04/25 21:56:35    600s] Metal6     N            V          3.302         0.160         0.528
[04/25 21:56:35    600s] Metal7     N            H          0.695         0.247         0.172
[04/25 21:56:35    600s] Metal8     N            V          0.695         0.240         0.167
[04/25 21:56:35    600s] Metal9     N            H          0.291         0.409         0.119
[04/25 21:56:35    600s] Metal10    N            V          0.153         0.239         0.037
[04/25 21:56:35    600s] Metal11    N            H          0.095         0.634         0.060
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Layer information for route type default_route_type_nonleaf:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:35    600s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Metal1     N            H          3.995         0.158         0.632
[04/25 21:56:35    600s] Metal2     N            V          3.808         0.173         0.659
[04/25 21:56:35    600s] Metal3     Y            H          3.965         0.173         0.686
[04/25 21:56:35    600s] Metal4     Y            V          3.808         0.172         0.655
[04/25 21:56:35    600s] Metal5     N            H          3.965         0.173         0.687
[04/25 21:56:35    600s] Metal6     N            V          3.808         0.164         0.624
[04/25 21:56:35    600s] Metal7     N            H          1.187         0.379         0.450
[04/25 21:56:35    600s] Metal8     N            V          1.080         0.357         0.385
[04/25 21:56:35    600s] Metal9     N            H          0.444         0.803         0.357
[04/25 21:56:35    600s] Metal10    N            V          0.159         0.330         0.052
[04/25 21:56:35    600s] Metal11    N            H          0.095         1.073         0.102
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/25 21:56:35    600s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Layer information for route type default_route_type_nonleaf:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Layer      Preferred    Route    Res.          Cap.          RC
[04/25 21:56:35    600s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] Metal1     N            H          3.605         0.144         0.520
[04/25 21:56:35    600s] Metal2     N            V          3.302         0.177         0.584
[04/25 21:56:35    600s] Metal3     Y            H          3.274         0.175         0.574
[04/25 21:56:35    600s] Metal4     Y            V          3.302         0.175         0.578
[04/25 21:56:35    600s] Metal5     N            H          3.274         0.176         0.575
[04/25 21:56:35    600s] Metal6     N            V          3.302         0.160         0.528
[04/25 21:56:35    600s] Metal7     N            H          0.695         0.247         0.172
[04/25 21:56:35    600s] Metal8     N            V          0.695         0.240         0.167
[04/25 21:56:35    600s] Metal9     N            H          0.291         0.409         0.119
[04/25 21:56:35    600s] Metal10    N            V          0.153         0.239         0.037
[04/25 21:56:35    600s] Metal11    N            H          0.095         0.634         0.060
[04/25 21:56:35    600s] ----------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Via selection for estimated routes (rule default):
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------------------------------------------------------
[04/25 21:56:35    600s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[04/25 21:56:35    600s] Range                                (Ohm)    (fF)     (fs)     Only
[04/25 21:56:35    600s] ----------------------------------------------------------------------------
[04/25 21:56:35    600s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[04/25 21:56:35    600s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[04/25 21:56:35    600s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[04/25 21:56:35    600s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[04/25 21:56:35    600s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[04/25 21:56:35    600s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[04/25 21:56:35    600s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[04/25 21:56:35    600s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[04/25 21:56:35    600s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[04/25 21:56:35    600s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[04/25 21:56:35    600s] ----------------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/25 21:56:35    600s] Type 'man IMPCCOPT-2314' for more detail.
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Ideal and dont_touch net fanout counts:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] -----------------------------------------------------------
[04/25 21:56:35    600s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/25 21:56:35    600s] -----------------------------------------------------------
[04/25 21:56:35    600s]       1            10                      0
[04/25 21:56:35    600s]      11           100                      0
[04/25 21:56:35    600s]     101          1000                      0
[04/25 21:56:35    600s]    1001         10000                      1
[04/25 21:56:35    600s]   10001           +                        0
[04/25 21:56:35    600s] -----------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Top ideal and dont_touch nets by fanout:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] Net name    Fanout ()
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] clk           2806
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] No dont_touch hnets found in the clock tree
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Total number of dont_touch hpins in the clock network: 4
[04/25 21:56:35    600s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/25 21:56:35    600s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Summary of reasons for dont_touch hpins in the clock network:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ----------------------------
[04/25 21:56:35    600s] Reason                 Count
[04/25 21:56:35    600s] ----------------------------
[04/25 21:56:35    600s] hnet_set_dont_touch      4
[04/25 21:56:35    600s] ----------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] Type            Count
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] ilm               0
[04/25 21:56:35    600s] partition         0
[04/25 21:56:35    600s] power_domain      0
[04/25 21:56:35    600s] fence             0
[04/25 21:56:35    600s] none              4
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] Total             4
[04/25 21:56:35    600s] ---------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Checking for illegal sizes of clock logic instances...
[04/25 21:56:35    600s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Filtering reasons for cell type: buffer
[04/25 21:56:35    600s] =======================================
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] Clock trees    Power domain    Reason                         Library cells
[04/25 21:56:35    600s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[04/25 21:56:35    600s]                                                                 CLKBUFX8 }
[04/25 21:56:35    600s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[04/25 21:56:35    600s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Filtering reasons for cell type: inverter
[04/25 21:56:35    600s] =========================================
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] Clock trees    Power domain    Reason                         Library cells
[04/25 21:56:35    600s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[04/25 21:56:35    600s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[04/25 21:56:35    600s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[04/25 21:56:35    600s] --------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] 
[04/25 21:56:35    600s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/25 21:56:35    600s] CCOpt configuration status: all checks passed.
[04/25 21:56:35    600s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:35    600s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2529.8M, EPOCH TIME: 1745632595.859558
[04/25 21:56:35    600s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:56:35    600s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:35    600s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:35    600s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:35    600s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.087, MEM:2525.8M, EPOCH TIME: 1745632595.946781
[04/25 21:56:35    600s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:35    600s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[04/25 21:56:35    600s]   Using cell based legalization.
[04/25 21:56:35    600s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:35    600s] OPERPROF: Starting DPlace-Init at level 1, MEM:2516.3M, EPOCH TIME: 1745632595.964292
[04/25 21:56:35    600s] Processing tracks to init pin-track alignment.
[04/25 21:56:35    600s] z: 2, totalTracks: 1
[04/25 21:56:35    600s] z: 4, totalTracks: 1
[04/25 21:56:35    600s] z: 6, totalTracks: 1
[04/25 21:56:35    600s] z: 8, totalTracks: 1
[04/25 21:56:35    600s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:35    600s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2516.3M, EPOCH TIME: 1745632595.980504
[04/25 21:56:35    600s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:35    600s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:36    601s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2516.3M, EPOCH TIME: 1745632596.017860
[04/25 21:56:36    601s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2516.3M, EPOCH TIME: 1745632596.018005
[04/25 21:56:36    601s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2516.3M, EPOCH TIME: 1745632596.018334
[04/25 21:56:36    601s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2516.3MB).
[04/25 21:56:36    601s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2516.3M, EPOCH TIME: 1745632596.021677
[04/25 21:56:36    601s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:36    601s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:36    601s] (I)      Load db... (mem=2516.3M)
[04/25 21:56:36    601s] (I)      Read data from FE... (mem=2516.3M)
[04/25 21:56:36    601s] (I)      Number of ignored instance 0
[04/25 21:56:36    601s] (I)      Number of inbound cells 0
[04/25 21:56:36    601s] (I)      Number of opened ILM blockages 0
[04/25 21:56:36    601s] (I)      Number of instances temporarily fixed by detailed placement 2806
[04/25 21:56:36    601s] (I)      numMoveCells=22372, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/25 21:56:36    601s] (I)      cell height: 3420, count: 25178
[04/25 21:56:36    601s] (I)      Read rows... (mem=2516.3M)
[04/25 21:56:36    601s] (I)      Reading non-standard rows with height 6840
[04/25 21:56:36    601s] (I)      Done Read rows (cpu=0.000s, mem=2516.3M)
[04/25 21:56:36    601s] (I)      Done Read data from FE (cpu=0.010s, mem=2516.3M)
[04/25 21:56:36    601s] (I)      Done Load db (cpu=0.010s, mem=2516.3M)
[04/25 21:56:36    601s] (I)      Constructing placeable region... (mem=2516.3M)
[04/25 21:56:36    601s] (I)      Constructing bin map
[04/25 21:56:36    601s] (I)      Initialize bin information with width=34200 height=34200
[04/25 21:56:36    601s] (I)      Done constructing bin map
[04/25 21:56:36    601s] (I)      Compute region effective width... (mem=2516.3M)
[04/25 21:56:36    601s] (I)      Done Compute region effective width (cpu=0.000s, mem=2516.3M)
[04/25 21:56:36    601s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2516.3M)
[04/25 21:56:36    601s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/25 21:56:36    601s]   No exclusion drivers are needed.
[04/25 21:56:36    601s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[04/25 21:56:36    601s] Antenna diode management...
[04/25 21:56:36    601s]   Found 0 antenna diodes in the clock trees.
[04/25 21:56:36    601s]   
[04/25 21:56:36    601s] Antenna diode management done.
[04/25 21:56:36    601s] Adding driver cells for primary IOs...
[04/25 21:56:36    601s]   
[04/25 21:56:36    601s]   ----------------------------------------------------------------------------------------------
[04/25 21:56:36    601s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/25 21:56:36    601s]   ----------------------------------------------------------------------------------------------
[04/25 21:56:36    601s]     (empty table)
[04/25 21:56:36    601s]   ----------------------------------------------------------------------------------------------
[04/25 21:56:36    601s]   
[04/25 21:56:36    601s]   
[04/25 21:56:36    601s] Adding driver cells for primary IOs done.
[04/25 21:56:36    601s] Adding driver cell for primary IO roots...
[04/25 21:56:36    601s] Adding driver cell for primary IO roots done.
[04/25 21:56:36    601s] Validating CTS configuration...
[04/25 21:56:36    601s] Using cell based legalization.
[04/25 21:56:36    601s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/25 21:56:36    601s] Type 'man IMPCCOPT-2314' for more detail.
[04/25 21:56:36    601s] Primary reporting skew groups are:
[04/25 21:56:36    601s] skew_group clk/sdc_cons with 2806 clock sinks
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Ideal and dont_touch net fanout counts:
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] -----------------------------------------------------------
[04/25 21:56:36    601s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/25 21:56:36    601s] -----------------------------------------------------------
[04/25 21:56:36    601s]       1            10                      0
[04/25 21:56:36    601s]      11           100                      0
[04/25 21:56:36    601s]     101          1000                      0
[04/25 21:56:36    601s]    1001         10000                      1
[04/25 21:56:36    601s]   10001           +                        0
[04/25 21:56:36    601s] -----------------------------------------------------------
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Top ideal and dont_touch nets by fanout:
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] Net name    Fanout ()
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] clk           2806
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] No dont_touch hnets found in the clock tree
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Total number of dont_touch hpins in the clock network: 4
[04/25 21:56:36    601s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/25 21:56:36    601s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Summary of reasons for dont_touch hpins in the clock network:
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] ----------------------------
[04/25 21:56:36    601s] Reason                 Count
[04/25 21:56:36    601s] ----------------------------
[04/25 21:56:36    601s] hnet_set_dont_touch      4
[04/25 21:56:36    601s] ----------------------------
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] Type            Count
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] ilm               0
[04/25 21:56:36    601s] partition         0
[04/25 21:56:36    601s] power_domain      0
[04/25 21:56:36    601s] fence             0
[04/25 21:56:36    601s] none              4
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] Total             4
[04/25 21:56:36    601s] ---------------------
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Checking for illegal sizes of clock logic instances...
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:36    601s] CCOpt configuration status: all checks passed.
[04/25 21:56:36    601s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:56:36    601s] End AAE Lib Interpolated Model. (MEM=2516.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:36    601s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:36    601s] Using cell based legalization.
[04/25 21:56:36    601s] Maximizing clock DAG abstraction...
[04/25 21:56:36    601s]   Removing clock DAG drivers
[04/25 21:56:36    601s] Maximizing clock DAG abstraction done.
[04/25 21:56:36    601s] Synthesizing clock trees...
[04/25 21:56:36    601s]   Preparing To Balance...
[04/25 21:56:36    601s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:36    601s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2544.9M, EPOCH TIME: 1745632596.111757
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.086, MEM:2523.9M, EPOCH TIME: 1745632596.197445
[04/25 21:56:36    601s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:36    601s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:36    601s] OPERPROF: Starting DPlace-Init at level 1, MEM:2514.4M, EPOCH TIME: 1745632596.198665
[04/25 21:56:36    601s] Processing tracks to init pin-track alignment.
[04/25 21:56:36    601s] z: 2, totalTracks: 1
[04/25 21:56:36    601s] z: 4, totalTracks: 1
[04/25 21:56:36    601s] z: 6, totalTracks: 1
[04/25 21:56:36    601s] z: 8, totalTracks: 1
[04/25 21:56:36    601s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:36    601s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2514.4M, EPOCH TIME: 1745632596.214588
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:36    601s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2514.4M, EPOCH TIME: 1745632596.247839
[04/25 21:56:36    601s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2514.4M, EPOCH TIME: 1745632596.248001
[04/25 21:56:36    601s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2514.4M, EPOCH TIME: 1745632596.248338
[04/25 21:56:36    601s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2514.4MB).
[04/25 21:56:36    601s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2514.4M, EPOCH TIME: 1745632596.251387
[04/25 21:56:36    601s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:36    601s]   Merging duplicate siblings in DAG...
[04/25 21:56:36    601s]     Clock DAG stats before merging:
[04/25 21:56:36    601s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:36    601s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:36    601s]       misc counts      : r=1, pp=4
[04/25 21:56:36    601s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:36    601s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:36    601s]     Clock DAG hash before merging: 3294862385425429449 12005525180772579497
[04/25 21:56:36    601s]     CTS services accumulated run-time stats before merging:
[04/25 21:56:36    601s]       delay calculator: calls=9353, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:36    601s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:36    601s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:36    601s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:56:36    601s] UM:*                                                                   before merging
[04/25 21:56:36    601s]     Resynthesising clock tree into netlist...
[04/25 21:56:36    601s]       Reset timing graph...
[04/25 21:56:36    601s] Ignoring AAE DB Resetting ...
[04/25 21:56:36    601s]       Reset timing graph done.
[04/25 21:56:36    601s]     Resynthesising clock tree into netlist done.
[04/25 21:56:36    601s]     Merging duplicate clock dag driver clones in DAG...
[04/25 21:56:36    601s]     Merging duplicate clock dag driver clones in DAG done.
[04/25 21:56:36    601s]     
[04/25 21:56:36    601s]     Disconnecting clock tree from netlist...
[04/25 21:56:36    601s]     Disconnecting clock tree from netlist done.
[04/25 21:56:36    601s]   Merging duplicate siblings in DAG done.
[04/25 21:56:36    601s]   Applying movement limits...
[04/25 21:56:36    601s]   Applying movement limits done.
[04/25 21:56:36    601s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 21:56:36    601s]   CCOpt::Phase::Construction...
[04/25 21:56:36    601s]   Stage::Clustering...
[04/25 21:56:36    601s]   Clustering...
[04/25 21:56:36    601s]     Clock DAG hash before 'Clustering': 3294862385425429449 12005525180772579497
[04/25 21:56:36    601s]     CTS services accumulated run-time stats before 'Clustering':
[04/25 21:56:36    601s]       delay calculator: calls=9353, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:36    601s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:36    601s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:36    601s]     Initialize for clustering...
[04/25 21:56:36    601s]     Clock DAG stats before clustering:
[04/25 21:56:36    601s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:36    601s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:36    601s]       misc counts      : r=1, pp=4
[04/25 21:56:36    601s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:36    601s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:36    601s]     Clock DAG hash before clustering: 3294862385425429449 12005525180772579497
[04/25 21:56:36    601s]     CTS services accumulated run-time stats before clustering:
[04/25 21:56:36    601s]       delay calculator: calls=9353, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:36    601s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:36    601s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:36    601s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:56:36    601s] UM:*                                                                   before clustering
[04/25 21:56:36    601s]     Computing max distances from locked parents...
[04/25 21:56:36    601s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/25 21:56:36    601s]     Computing max distances from locked parents done.
[04/25 21:56:36    601s]     Computing optimal clock node locations...
[04/25 21:56:36    601s]     : ...20% ..[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]     Accumulated time to calculate placeable region: 0
    .40% ...60% ...80% ..[04/25 21:56:36    601s]     Optimal path computation stats:
[04/25 21:56:36    601s]       Successful          : 11
.100% [04/25 21:56:36    601s]       Unsuccessful        : 0
[04/25 21:56:36    601s]       Immovable           : 140441135611905
[04/25 21:56:36    601s]       lockedParentLocation: 0

[04/25 21:56:36    601s]       Region hash         : 7f68c0362f7b4d44
[04/25 21:56:36    601s]     Unsuccessful details:
[04/25 21:56:36    601s]     
[04/25 21:56:36    601s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:36    601s] End AAE Lib Interpolated Model. (MEM=2504.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:36    601s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:36    601s]     Bottom-up phase...
[04/25 21:56:36    601s]     Clustering bottom-up starting from leaves...
[04/25 21:56:36    601s]       Clustering clock_tree clk...
[04/25 21:56:36    601s]       Clustering clock_tree clk done.
[04/25 21:56:36    601s]     Clustering bottom-up starting from leaves done.
[04/25 21:56:36    601s]     Rebuilding the clock tree after clustering...
[04/25 21:56:36    601s]     Rebuilding the clock tree after clustering done.
[04/25 21:56:36    601s]     Clock DAG stats after bottom-up phase:
[04/25 21:56:36    601s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:36    601s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:36    601s]       misc counts      : r=1, pp=4
[04/25 21:56:36    601s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:36    601s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:36    601s]     Clock DAG hash after bottom-up phase: 3294862385425429449 12005525180772579497
[04/25 21:56:36    601s]     CTS services accumulated run-time stats after bottom-up phase:
[04/25 21:56:36    601s]       delay calculator: calls=9358, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:36    601s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:36    601s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:36    601s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:56:36    601s] UM:*                                                                   after bottom-up phase
[04/25 21:56:36    601s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:36    601s]     Legalizing clock trees...
[04/25 21:56:36    601s]     Resynthesising clock tree into netlist...
[04/25 21:56:36    601s]       Reset timing graph...
[04/25 21:56:36    601s] Ignoring AAE DB Resetting ...
[04/25 21:56:36    601s]       Reset timing graph done.
[04/25 21:56:36    601s]     Resynthesising clock tree into netlist done.
[04/25 21:56:36    601s]     Commiting net attributes....
[04/25 21:56:36    601s]     Commiting net attributes. done.
[04/25 21:56:36    601s]     Leaving CCOpt scope - ClockRefiner...
[04/25 21:56:36    601s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2504.9M, EPOCH TIME: 1745632596.809469
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.083, MEM:2459.9M, EPOCH TIME: 1745632596.892309
[04/25 21:56:36    601s]     Assigned high priority to 2806 instances.
[04/25 21:56:36    601s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/25 21:56:36    601s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/25 21:56:36    601s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2459.9M, EPOCH TIME: 1745632596.896925
[04/25 21:56:36    601s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2459.9M, EPOCH TIME: 1745632596.897076
[04/25 21:56:36    601s] Processing tracks to init pin-track alignment.
[04/25 21:56:36    601s] z: 2, totalTracks: 1
[04/25 21:56:36    601s] z: 4, totalTracks: 1
[04/25 21:56:36    601s] z: 6, totalTracks: 1
[04/25 21:56:36    601s] z: 8, totalTracks: 1
[04/25 21:56:36    601s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:36    601s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2459.9M, EPOCH TIME: 1745632596.912802
[04/25 21:56:36    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:36    601s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2459.9M, EPOCH TIME: 1745632596.944302
[04/25 21:56:36    601s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2459.9M, EPOCH TIME: 1745632596.944458
[04/25 21:56:36    601s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2459.9M, EPOCH TIME: 1745632596.944820
[04/25 21:56:36    601s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2459.9MB).
[04/25 21:56:36    601s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2459.9M, EPOCH TIME: 1745632596.948099
[04/25 21:56:36    601s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2459.9M, EPOCH TIME: 1745632596.948144
[04/25 21:56:36    601s] TDRefine: refinePlace mode is spiral
[04/25 21:56:36    601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.8
[04/25 21:56:36    601s] OPERPROF: Starting RefinePlace at level 1, MEM:2459.9M, EPOCH TIME: 1745632596.948245
[04/25 21:56:36    601s] *** Starting place_detail (0:10:02 mem=2459.9M) ***
[04/25 21:56:36    601s] Total net bbox length = 3.747e+05 (1.809e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:56:36    601s] 
[04/25 21:56:36    601s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:36    601s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:56:36    601s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:36    601s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:36    601s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2459.9M, EPOCH TIME: 1745632596.985356
[04/25 21:56:36    601s] Starting refinePlace ...
[04/25 21:56:36    601s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:36    601s] One DDP V2 for no tweak run.
[04/25 21:56:37    602s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:37    602s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2459.9M, EPOCH TIME: 1745632597.030342
[04/25 21:56:37    602s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:56:37    602s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2459.9M, EPOCH TIME: 1745632597.030534
[04/25 21:56:37    602s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2459.9M, EPOCH TIME: 1745632597.031005
[04/25 21:56:37    602s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2459.9M, EPOCH TIME: 1745632597.031066
[04/25 21:56:37    602s] DDP markSite nrRow 182 nrJob 182
[04/25 21:56:37    602s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2459.9M, EPOCH TIME: 1745632597.031691
[04/25 21:56:37    602s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2459.9M, EPOCH TIME: 1745632597.031748
[04/25 21:56:37    602s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:56:37    602s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2463.3MB) @(0:10:02 - 0:10:02).
[04/25 21:56:37    602s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:56:37    602s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:56:37    602s] 
[04/25 21:56:37    602s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:56:38    603s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:56:38    603s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:56:38    603s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:56:38    603s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:56:38    603s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:56:38    603s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2447.3MB) @(0:10:02 - 0:10:03).
[04/25 21:56:38    603s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:56:38    603s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2447.3MB
[04/25 21:56:38    603s] Statistics of distance of Instance movement in refine placement:
[04/25 21:56:38    603s]   maximum (X+Y) =         0.00 um
[04/25 21:56:38    603s]   mean    (X+Y) =         0.00 um
[04/25 21:56:38    603s] Total instances moved : 0
[04/25 21:56:38    603s] Summary Report:
[04/25 21:56:38    603s] Instances move: 0 (out of 25178 movable)
[04/25 21:56:38    603s] Instances flipped: 0
[04/25 21:56:38    603s] Mean displacement: 0.00 um
[04/25 21:56:38    603s] Max displacement: 0.00 um 
[04/25 21:56:38    603s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:1.180, MEM:2447.3M, EPOCH TIME: 1745632598.165457
[04/25 21:56:38    603s] Total net bbox length = 3.747e+05 (1.809e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:56:38    603s] Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2447.3MB
[04/25 21:56:38    603s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:02.0, mem=2447.3MB) @(0:10:02 - 0:10:03).
[04/25 21:56:38    603s] *** Finished place_detail (0:10:03 mem=2447.3M) ***
[04/25 21:56:38    603s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.8
[04/25 21:56:38    603s] OPERPROF: Finished RefinePlace at level 1, CPU:1.240, REAL:1.234, MEM:2447.3M, EPOCH TIME: 1745632598.182248
[04/25 21:56:38    603s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2447.3M, EPOCH TIME: 1745632598.182319
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25178).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.089, MEM:2444.3M, EPOCH TIME: 1745632598.271149
[04/25 21:56:38    603s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 21:56:38    603s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:56:38    603s]     ClockRefiner summary
[04/25 21:56:38    603s]     Revert refine place priority changes on 0 instances.
[04/25 21:56:38    603s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:56:38    603s] OPERPROF: Starting DPlace-Init at level 1, MEM:2444.3M, EPOCH TIME: 1745632598.277553
[04/25 21:56:38    603s] Processing tracks to init pin-track alignment.
[04/25 21:56:38    603s] z: 2, totalTracks: 1
[04/25 21:56:38    603s] z: 4, totalTracks: 1
[04/25 21:56:38    603s] z: 6, totalTracks: 1
[04/25 21:56:38    603s] z: 8, totalTracks: 1
[04/25 21:56:38    603s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:38    603s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2444.3M, EPOCH TIME: 1745632598.292846
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] 
[04/25 21:56:38    603s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:38    603s] 
[04/25 21:56:38    603s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:38    603s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2444.3M, EPOCH TIME: 1745632598.325440
[04/25 21:56:38    603s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2444.3M, EPOCH TIME: 1745632598.325598
[04/25 21:56:38    603s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2460.3M, EPOCH TIME: 1745632598.326100
[04/25 21:56:38    603s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2460.3MB).
[04/25 21:56:38    603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2460.3M, EPOCH TIME: 1745632598.329125
[04/25 21:56:38    603s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.5)
[04/25 21:56:38    603s]     Disconnecting clock tree from netlist...
[04/25 21:56:38    603s]     Disconnecting clock tree from netlist done.
[04/25 21:56:38    603s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:38    603s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2460.3M, EPOCH TIME: 1745632598.334632
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.085, MEM:2460.3M, EPOCH TIME: 1745632598.419435
[04/25 21:56:38    603s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:38    603s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 21:56:38    603s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.3M, EPOCH TIME: 1745632598.420680
[04/25 21:56:38    603s] Processing tracks to init pin-track alignment.
[04/25 21:56:38    603s] z: 2, totalTracks: 1
[04/25 21:56:38    603s] z: 4, totalTracks: 1
[04/25 21:56:38    603s] z: 6, totalTracks: 1
[04/25 21:56:38    603s] z: 8, totalTracks: 1
[04/25 21:56:38    603s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:38    603s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.3M, EPOCH TIME: 1745632598.437201
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] 
[04/25 21:56:38    603s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:38    603s] 
[04/25 21:56:38    603s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:38    603s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2460.3M, EPOCH TIME: 1745632598.474668
[04/25 21:56:38    603s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.3M, EPOCH TIME: 1745632598.474821
[04/25 21:56:38    603s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.3M, EPOCH TIME: 1745632598.475171
[04/25 21:56:38    603s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2460.3MB).
[04/25 21:56:38    603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:2460.3M, EPOCH TIME: 1745632598.478305
[04/25 21:56:38    603s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:38    603s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:56:38    603s] End AAE Lib Interpolated Model. (MEM=2464.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:38    603s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     Clock tree legalization - Histogram:
[04/25 21:56:38    603s]     ====================================
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     --------------------------------
[04/25 21:56:38    603s]     Movement (um)    Number of cells
[04/25 21:56:38    603s]     --------------------------------
[04/25 21:56:38    603s]       (empty table)
[04/25 21:56:38    603s]     --------------------------------
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     Clock tree legalization - There are no Movements:
[04/25 21:56:38    603s]     =================================================
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     ---------------------------------------------
[04/25 21:56:38    603s]     Movement (um)    Desired     Achieved    Node
[04/25 21:56:38    603s]                      location    location    
[04/25 21:56:38    603s]     ---------------------------------------------
[04/25 21:56:38    603s]       (empty table)
[04/25 21:56:38    603s]     ---------------------------------------------
[04/25 21:56:38    603s]     
[04/25 21:56:38    603s]     Legalizing clock trees done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/25 21:56:38    603s]     Clock DAG stats after 'Clustering':
[04/25 21:56:38    603s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:38    603s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:38    603s]       misc counts      : r=1, pp=4
[04/25 21:56:38    603s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:38    603s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:38    603s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:38    603s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:38    603s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:38    603s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:38    603s]     Clock DAG net violations after 'Clustering':
[04/25 21:56:38    603s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:38    603s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/25 21:56:38    603s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:38    603s]     Clock DAG hash after 'Clustering': 3294862385425429449 12005525180772579497
[04/25 21:56:38    603s]     CTS services accumulated run-time stats after 'Clustering':
[04/25 21:56:38    603s]       delay calculator: calls=9359, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:38    603s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:38    603s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:38    603s]     Primary reporting skew groups after 'Clustering':
[04/25 21:56:38    603s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:38    603s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:38    603s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:38    603s]     Skew group summary after 'Clustering':
[04/25 21:56:38    603s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:38    603s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:38    603s]   Clustering done. (took cpu=0:00:02.2 real=0:00:02.1)
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Post-Clustering Statistics Report
[04/25 21:56:38    603s]   =================================
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Fanout Statistics:
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   ---------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[04/25 21:56:38    603s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[04/25 21:56:38    603s]   ---------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   Trunk         1         1.000       1          1        0.000     {1 <= 2}
[04/25 21:56:38    603s]   Leaf          5      1122.400      14       2806     1354.822     {3 <= 572, 2 <= 2808}
[04/25 21:56:38    603s]   ---------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Clustering Failure Statistics:
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   --------------------------------
[04/25 21:56:38    603s]   Net Type    Clusters    Clusters
[04/25 21:56:38    603s]               Tried       Failed
[04/25 21:56:38    603s]   --------------------------------
[04/25 21:56:38    603s]     (empty table)
[04/25 21:56:38    603s]   --------------------------------
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Clustering Partition Statistics:
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------
[04/25 21:56:38    603s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[04/25 21:56:38    603s]               Fraction    Fraction    Count        Size    Size    Size    Size
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------
[04/25 21:56:38    603s]     (empty table)
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Longest 5 runtime clustering solutions:
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   22584.460       4         0                  0          clk           clk
[04/25 21:56:38    603s]       4.088      25         0                  0          clk           systolic_controll/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7fbb5e495e98, uid:Aa65e in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/25 21:56:38    603s]       4.058     399         0                  0          clk           write_out/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7fbb5e494548, uid:Aa65d in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/25 21:56:38    603s]       3.928     2368        0                  0          clk           systolic/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7fbb5e495358, uid:Aa65f in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/25 21:56:38    603s]       3.877      14         0                  0          clk           addr_sel/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7fbb5e494428, uid:Aa660 in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/25 21:56:38    603s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Bottom-up runtime statistics:
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   ----------------------------------------------------
[04/25 21:56:38    603s]   Mean        Min      Max          Std. Dev     Count
[04/25 21:56:38    603s]   ----------------------------------------------------
[04/25 21:56:38    603s]   4520.082    3.877    22584.460    10098.294       5
[04/25 21:56:38    603s]   ----------------------------------------------------
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   
[04/25 21:56:38    603s]   Looking for fanout violations...
[04/25 21:56:38    603s]   Looking for fanout violations done.
[04/25 21:56:38    603s]   Fixing fanout violations...
[04/25 21:56:38    603s]     Clock DAG hash before 'Fixing fanout violations': 3294862385425429449 12005525180772579497
[04/25 21:56:38    603s]     CTS services accumulated run-time stats before 'Fixing fanout violations':
[04/25 21:56:38    603s]       delay calculator: calls=9359, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:38    603s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:38    603s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:38    603s]     Fixed 0 fanout violations using 0 drivers. Unable to fix 1 violations.
[04/25 21:56:38    603s]     Clock DAG stats after 'Fixing fanout violations':
[04/25 21:56:38    603s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:38    603s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:38    603s]       misc counts      : r=1, pp=4
[04/25 21:56:38    603s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:38    603s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:38    603s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:38    603s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:38    603s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:38    603s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:38    603s]     Clock DAG net violations after 'Fixing fanout violations':
[04/25 21:56:38    603s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:38    603s]     Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
[04/25 21:56:38    603s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:38    603s]     Clock DAG hash after 'Fixing fanout violations': 3294862385425429449 12005525180772579497
[04/25 21:56:38    603s]     CTS services accumulated run-time stats after 'Fixing fanout violations':
[04/25 21:56:38    603s]       delay calculator: calls=9359, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:38    603s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:38    603s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:38    603s]     Primary reporting skew groups after 'Fixing fanout violations':
[04/25 21:56:38    603s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:38    603s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:38    603s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:38    603s]     Skew group summary after 'Fixing fanout violations':
[04/25 21:56:38    603s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:38    603s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:38    603s]   Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:38    603s]   CongRepair After Initial Clustering...
[04/25 21:56:38    603s]   Reset timing graph...
[04/25 21:56:38    603s] Ignoring AAE DB Resetting ...
[04/25 21:56:38    603s]   Reset timing graph done.
[04/25 21:56:38    603s]   Leaving CCOpt scope - Early Global Route...
[04/25 21:56:38    603s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2502.5M, EPOCH TIME: 1745632598.772424
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] All LLGs are deleted
[04/25 21:56:38    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:38    603s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2502.5M, EPOCH TIME: 1745632598.857047
[04/25 21:56:38    603s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2502.5M, EPOCH TIME: 1745632598.857346
[04/25 21:56:38    603s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.100, REAL:0.088, MEM:2460.5M, EPOCH TIME: 1745632598.860127
[04/25 21:56:38    603s]   Clock implementation routing...
[04/25 21:56:38    603s] Net route status summary:
[04/25 21:56:38    603s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:56:38    603s]   Non-clock: 29421 (unrouted=92, trialRouted=28987, noStatus=342, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:56:38    603s]     Routing using eGR only...
[04/25 21:56:38    603s]       Early Global Route - eGR only step...
[04/25 21:56:38    603s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 21:56:38    603s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/25 21:56:38    603s] (ccopt eGR): Start to route 1 all nets
[04/25 21:56:38    603s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2460.50 MB )
[04/25 21:56:38    603s] (I)      ==================== Layers =====================
[04/25 21:56:38    603s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:38    603s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:38    603s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:38    603s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:38    603s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:38    603s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:38    603s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:38    603s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:38    603s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:38    603s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:38    603s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:38    603s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:38    603s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:38    603s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:38    603s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:38    603s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:38    603s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:38    603s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:38    603s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:38    603s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:38    603s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:38    603s] (I)      Started Import and model ( Curr Mem: 2460.50 MB )
[04/25 21:56:38    603s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:39    604s] (I)      == Non-default Options ==
[04/25 21:56:39    604s] (I)      Clean congestion better                            : true
[04/25 21:56:39    604s] (I)      Estimate vias on DPT layer                         : true
[04/25 21:56:39    604s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 21:56:39    604s] (I)      Layer constraints as soft constraints              : true
[04/25 21:56:39    604s] (I)      Soft top layer                                     : true
[04/25 21:56:39    604s] (I)      Skip prospective layer relax nets                  : true
[04/25 21:56:39    604s] (I)      Better NDR handling                                : true
[04/25 21:56:39    604s] (I)      Improved NDR modeling in LA                        : true
[04/25 21:56:39    604s] (I)      Routing cost fix for NDR handling                  : true
[04/25 21:56:39    604s] (I)      Block tracks for preroutes                         : true
[04/25 21:56:39    604s] (I)      Assign IRoute by net group key                     : true
[04/25 21:56:39    604s] (I)      Block unroutable channels                          : true
[04/25 21:56:39    604s] (I)      Block unroutable channels 3D                       : true
[04/25 21:56:39    604s] (I)      Bound layer relaxed segment wl                     : true
[04/25 21:56:39    604s] (I)      Blocked pin reach length threshold                 : 2
[04/25 21:56:39    604s] (I)      Check blockage within NDR space in TA              : true
[04/25 21:56:39    604s] (I)      Skip must join for term with via pillar            : true
[04/25 21:56:39    604s] (I)      Model find APA for IO pin                          : true
[04/25 21:56:39    604s] (I)      On pin location for off pin term                   : true
[04/25 21:56:39    604s] (I)      Handle EOL spacing                                 : true
[04/25 21:56:39    604s] (I)      Merge PG vias by gap                               : true
[04/25 21:56:39    604s] (I)      Maximum routing layer                              : 11
[04/25 21:56:39    604s] (I)      Route selected nets only                           : true
[04/25 21:56:39    604s] (I)      Refine MST                                         : true
[04/25 21:56:39    604s] (I)      Honor PRL                                          : true
[04/25 21:56:39    604s] (I)      Strong congestion aware                            : true
[04/25 21:56:39    604s] (I)      Improved initial location for IRoutes              : true
[04/25 21:56:39    604s] (I)      Multi panel TA                                     : true
[04/25 21:56:39    604s] (I)      Penalize wire overlap                              : true
[04/25 21:56:39    604s] (I)      Expand small instance blockage                     : true
[04/25 21:56:39    604s] (I)      Reduce via in TA                                   : true
[04/25 21:56:39    604s] (I)      SS-aware routing                                   : true
[04/25 21:56:39    604s] (I)      Improve tree edge sharing                          : true
[04/25 21:56:39    604s] (I)      Improve 2D via estimation                          : true
[04/25 21:56:39    604s] (I)      Refine Steiner tree                                : true
[04/25 21:56:39    604s] (I)      Build spine tree                                   : true
[04/25 21:56:39    604s] (I)      Model pass through capacity                        : true
[04/25 21:56:39    604s] (I)      Extend blockages by a half GCell                   : true
[04/25 21:56:39    604s] (I)      Consider pin shapes                                : true
[04/25 21:56:39    604s] (I)      Consider pin shapes for all nodes                  : true
[04/25 21:56:39    604s] (I)      Consider NR APA                                    : true
[04/25 21:56:39    604s] (I)      Consider IO pin shape                              : true
[04/25 21:56:39    604s] (I)      Fix pin connection bug                             : true
[04/25 21:56:39    604s] (I)      Consider layer RC for local wires                  : true
[04/25 21:56:39    604s] (I)      Route to clock mesh pin                            : true
[04/25 21:56:39    604s] (I)      LA-aware pin escape length                         : 2
[04/25 21:56:39    604s] (I)      Connect multiple ports                             : true
[04/25 21:56:39    604s] (I)      Split for must join                                : true
[04/25 21:56:39    604s] (I)      Number of threads                                  : 1
[04/25 21:56:39    604s] (I)      Routing effort level                               : 10000
[04/25 21:56:39    604s] (I)      Prefer layer length threshold                      : 8
[04/25 21:56:39    604s] (I)      Overflow penalty cost                              : 10
[04/25 21:56:39    604s] (I)      A-star cost                                        : 0.300000
[04/25 21:56:39    604s] (I)      Misalignment cost                                  : 10.000000
[04/25 21:56:39    604s] (I)      Threshold for short IRoute                         : 6
[04/25 21:56:39    604s] (I)      Via cost during post routing                       : 1.000000
[04/25 21:56:39    604s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 21:56:39    604s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 21:56:39    604s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 21:56:39    604s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 21:56:39    604s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 21:56:39    604s] (I)      PG-aware similar topology routing                  : true
[04/25 21:56:39    604s] (I)      Maze routing via cost fix                          : true
[04/25 21:56:39    604s] (I)      Apply PRL on PG terms                              : true
[04/25 21:56:39    604s] (I)      Apply PRL on obs objects                           : true
[04/25 21:56:39    604s] (I)      Handle range-type spacing rules                    : true
[04/25 21:56:39    604s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 21:56:39    604s] (I)      Parallel spacing query fix                         : true
[04/25 21:56:39    604s] (I)      Force source to root IR                            : true
[04/25 21:56:39    604s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 21:56:39    604s] (I)      Do not relax to DPT layer                          : true
[04/25 21:56:39    604s] (I)      No DPT in post routing                             : true
[04/25 21:56:39    604s] (I)      Modeling PG via merging fix                        : true
[04/25 21:56:39    604s] (I)      Shield aware TA                                    : true
[04/25 21:56:39    604s] (I)      Strong shield aware TA                             : true
[04/25 21:56:39    604s] (I)      Overflow calculation fix in LA                     : true
[04/25 21:56:39    604s] (I)      Post routing fix                                   : true
[04/25 21:56:39    604s] (I)      Strong post routing                                : true
[04/25 21:56:39    604s] (I)      NDR via pillar fix                                 : true
[04/25 21:56:39    604s] (I)      Violation on path threshold                        : 1
[04/25 21:56:39    604s] (I)      Pass through capacity modeling                     : true
[04/25 21:56:39    604s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 21:56:39    604s] (I)      Select term pin box for io pin                     : true
[04/25 21:56:39    604s] (I)      Penalize NDR sharing                               : true
[04/25 21:56:39    604s] (I)      Enable special modeling                            : false
[04/25 21:56:39    604s] (I)      Keep fixed segments                                : true
[04/25 21:56:39    604s] (I)      Reorder net groups by key                          : true
[04/25 21:56:39    604s] (I)      Increase net scenic ratio                          : true
[04/25 21:56:39    604s] (I)      Method to set GCell size                           : row
[04/25 21:56:39    604s] (I)      Connect multiple ports and must join fix           : true
[04/25 21:56:39    604s] (I)      Avoid high resistance layers                       : true
[04/25 21:56:39    604s] (I)      Model find APA for IO pin fix                      : true
[04/25 21:56:39    604s] (I)      Avoid connecting non-metal layers                  : true
[04/25 21:56:39    604s] (I)      Use track pitch for NDR                            : true
[04/25 21:56:39    604s] (I)      Enable layer relax to lower layer                  : true
[04/25 21:56:39    604s] (I)      Enable layer relax to upper layer                  : true
[04/25 21:56:39    604s] (I)      Top layer relaxation fix                           : true
[04/25 21:56:39    604s] (I)      Handle non-default track width                     : false
[04/25 21:56:39    604s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:56:39    604s] (I)      Use row-based GCell size
[04/25 21:56:39    604s] (I)      Use row-based GCell align
[04/25 21:56:39    604s] (I)      layer 0 area = 80000
[04/25 21:56:39    604s] (I)      layer 1 area = 80000
[04/25 21:56:39    604s] (I)      layer 2 area = 80000
[04/25 21:56:39    604s] (I)      layer 3 area = 80000
[04/25 21:56:39    604s] (I)      layer 4 area = 80000
[04/25 21:56:39    604s] (I)      layer 5 area = 80000
[04/25 21:56:39    604s] (I)      layer 6 area = 80000
[04/25 21:56:39    604s] (I)      layer 7 area = 80000
[04/25 21:56:39    604s] (I)      layer 8 area = 80000
[04/25 21:56:39    604s] (I)      layer 9 area = 400000
[04/25 21:56:39    604s] (I)      layer 10 area = 400000
[04/25 21:56:39    604s] (I)      GCell unit size   : 3420
[04/25 21:56:39    604s] (I)      GCell multiplier  : 1
[04/25 21:56:39    604s] (I)      GCell row height  : 3420
[04/25 21:56:39    604s] (I)      Actual row height : 3420
[04/25 21:56:39    604s] (I)      GCell align ref   : 20000 20140
[04/25 21:56:39    604s] [NR-eGR] Track table information for default rule: 
[04/25 21:56:39    604s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:56:39    604s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:56:39    604s] (I)      ==================== Default via =====================
[04/25 21:56:39    604s] (I)      +----+------------------+----------------------------+
[04/25 21:56:39    604s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:56:39    604s] (I)      +----+------------------+----------------------------+
[04/25 21:56:39    604s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:56:39    604s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:56:39    604s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:56:39    604s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:56:39    604s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:56:39    604s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:56:39    604s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:56:39    604s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:56:39    604s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:56:39    604s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:56:39    604s] (I)      +----+------------------+----------------------------+
[04/25 21:56:39    604s] [NR-eGR] Read 6255 PG shapes
[04/25 21:56:39    604s] [NR-eGR] Read 0 clock shapes
[04/25 21:56:39    604s] [NR-eGR] Read 0 other shapes
[04/25 21:56:39    604s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:56:39    604s] [NR-eGR] #Instance Blockages : 0
[04/25 21:56:39    604s] [NR-eGR] #PG Blockages       : 6255
[04/25 21:56:39    604s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:56:39    604s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:56:39    604s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:56:39    604s] [NR-eGR] #Other Blockages    : 0
[04/25 21:56:39    604s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:56:39    604s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:56:39    604s] [NR-eGR] Read 29330 nets ( ignored 29329 )
[04/25 21:56:39    604s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 21:56:39    604s] (I)      early_global_route_priority property id does not exist.
[04/25 21:56:39    604s] (I)      Read Num Blocks=112162  Num Prerouted Wires=0  Num CS=0
[04/25 21:56:39    604s] (I)      Layer 1 (V) : #blockages 11803 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 2 (H) : #blockages 13176 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 3 (V) : #blockages 11803 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 4 (H) : #blockages 13176 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 5 (V) : #blockages 11803 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 6 (H) : #blockages 13176 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 7 (V) : #blockages 11803 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 8 (H) : #blockages 24888 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 9 (V) : #blockages 516 : #preroutes 0
[04/25 21:56:39    604s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/25 21:56:39    604s] (I)      Moved 1 terms for better access 
[04/25 21:56:39    604s] (I)      Number of ignored nets                =      0
[04/25 21:56:39    604s] (I)      Number of connected nets              =      0
[04/25 21:56:39    604s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:56:39    604s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:56:39    604s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:56:39    604s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:56:39    604s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:56:39    604s] (I)      Ndr track 0 does not exist
[04/25 21:56:39    604s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:56:39    604s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:56:39    604s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:56:39    604s] (I)      Site width          :   400  (dbu)
[04/25 21:56:39    604s] (I)      Row height          :  3420  (dbu)
[04/25 21:56:39    604s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:56:39    604s] (I)      GCell width         :  3420  (dbu)
[04/25 21:56:39    604s] (I)      GCell height        :  3420  (dbu)
[04/25 21:56:39    604s] (I)      Grid                :   194   193    11
[04/25 21:56:39    604s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:56:39    604s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:56:39    604s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:56:39    604s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:56:39    604s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:56:39    604s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:56:39    604s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:56:39    604s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:56:39    604s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:56:39    604s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:56:39    604s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:56:39    604s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:56:39    604s] (I)      --------------------------------------------------------
[04/25 21:56:39    604s] 
[04/25 21:56:39    604s] [NR-eGR] ============ Routing rule table ============
[04/25 21:56:39    604s] [NR-eGR] Rule id: 0  Nets: 1
[04/25 21:56:39    604s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:56:39    604s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:56:39    604s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:56:39    604s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:39    604s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:39    604s] [NR-eGR] ========================================
[04/25 21:56:39    604s] [NR-eGR] 
[04/25 21:56:39    604s] (I)      =============== Blocked Tracks ===============
[04/25 21:56:39    604s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:39    604s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:56:39    604s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:39    604s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:56:39    604s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:56:39    604s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:56:39    604s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:56:39    604s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:56:39    604s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:56:39    604s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:56:39    604s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:56:39    604s] (I)      |     9 |  338336 |    30740 |         9.09% |
[04/25 21:56:39    604s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:56:39    604s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:56:39    604s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:39    604s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] (I)      Reset routing kernel
[04/25 21:56:39    604s] (I)      Started Global Routing ( Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] (I)      totalPins=2807  totalGlobalPin=2807 (100.00%)
[04/25 21:56:39    604s] (I)      total 2D Cap : 2717785 = (1433578 H, 1284207 V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1a Route ============
[04/25 21:56:39    604s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1b Route ============
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.864990e+03um
[04/25 21:56:39    604s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:56:39    604s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1c Route ============
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1d Route ============
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1e Route ============
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.864990e+03um
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1f Route ============
[04/25 21:56:39    604s] (I)      Usage: 5769 = (3002 H, 2767 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.732e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1g Route ============
[04/25 21:56:39    604s] (I)      Usage: 5757 = (3001 H, 2756 V) = (0.21% H, 0.21% V) = (5.132e+03um H, 4.713e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] (I)      ============  Phase 1h Route ============
[04/25 21:56:39    604s] (I)      Usage: 5750 = (3003 H, 2747 V) = (0.21% H, 0.21% V) = (5.135e+03um H, 4.697e+03um V)
[04/25 21:56:39    604s] (I)      
[04/25 21:56:39    604s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:56:39    604s] [NR-eGR]                        OverCon            
[04/25 21:56:39    604s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:56:39    604s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 21:56:39    604s] [NR-eGR] ----------------------------------------------
[04/25 21:56:39    604s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR] ----------------------------------------------
[04/25 21:56:39    604s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 21:56:39    604s] [NR-eGR] 
[04/25 21:56:39    604s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] (I)      total 2D Cap : 2753045 = (1448298 H, 1304747 V)
[04/25 21:56:39    604s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:56:39    604s] (I)      ============= Track Assignment ============
[04/25 21:56:39    604s] (I)      Started Track Assignment (1T) ( Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:56:39    604s] (I)      Run Multi-thread track assignment
[04/25 21:56:39    604s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] (I)      Started Export ( Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:56:39    604s] [NR-eGR] -------------------------------------
[04/25 21:56:39    604s] [NR-eGR]  Metal1   (1H)             0   89027 
[04/25 21:56:39    604s] [NR-eGR]  Metal2   (2V)        126332  129630 
[04/25 21:56:39    604s] [NR-eGR]  Metal3   (3H)        160526   11896 
[04/25 21:56:39    604s] [NR-eGR]  Metal4   (4V)         92703    4696 
[04/25 21:56:39    604s] [NR-eGR]  Metal5   (5H)         43238     563 
[04/25 21:56:39    604s] [NR-eGR]  Metal6   (6V)          8877     166 
[04/25 21:56:39    604s] [NR-eGR]  Metal7   (7H)          4221       2 
[04/25 21:56:39    604s] [NR-eGR]  Metal8   (8V)            11       0 
[04/25 21:56:39    604s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:56:39    604s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:56:39    604s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:56:39    604s] [NR-eGR] -------------------------------------
[04/25 21:56:39    604s] [NR-eGR]           Total       435908  235980 
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] [NR-eGR] Total half perimeter of net bounding box: 374719um
[04/25 21:56:39    604s] [NR-eGR] Total length: 435908um, number of vias: 235980
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] [NR-eGR] Total eGR-routed clock nets wire length: 10367um, number of vias: 7002
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] [NR-eGR] Report for selected net(s) only.
[04/25 21:56:39    604s] [NR-eGR]                  Length (um)  Vias 
[04/25 21:56:39    604s] [NR-eGR] -----------------------------------
[04/25 21:56:39    604s] [NR-eGR]  Metal1   (1H)             0  2806 
[04/25 21:56:39    604s] [NR-eGR]  Metal2   (2V)          4756  4117 
[04/25 21:56:39    604s] [NR-eGR]  Metal3   (3H)          5369    76 
[04/25 21:56:39    604s] [NR-eGR]  Metal4   (4V)           230     3 
[04/25 21:56:39    604s] [NR-eGR]  Metal5   (5H)            12     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal6   (6V)             0     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal7   (7H)             0     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal8   (8V)             0     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal9   (9H)             0     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal10  (10V)            0     0 
[04/25 21:56:39    604s] [NR-eGR]  Metal11  (11H)            0     0 
[04/25 21:56:39    604s] [NR-eGR] -----------------------------------
[04/25 21:56:39    604s] [NR-eGR]           Total        10367  7002 
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] [NR-eGR] Total half perimeter of net bounding box: 628um
[04/25 21:56:39    604s] [NR-eGR] Total length: 10367um, number of vias: 7002
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] [NR-eGR] Total routed clock nets wire length: 10367um, number of vias: 7002
[04/25 21:56:39    604s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:39    604s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2473.37 MB )
[04/25 21:56:39    604s] Saved RC grid cleaned up.
[04/25 21:56:39    604s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 2457.37 MB )
[04/25 21:56:39    604s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:56:39    604s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:56:39    604s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:56:39    604s] (I)       Early Global Route kernel              100.00%  537.77 sec  538.74 sec  0.97 sec  0.96 sec 
[04/25 21:56:39    604s] (I)       +-Import and model                      28.33%  537.77 sec  538.05 sec  0.27 sec  0.26 sec 
[04/25 21:56:39    604s] (I)       | +-Create place DB                     10.29%  537.77 sec  537.87 sec  0.10 sec  0.09 sec 
[04/25 21:56:39    604s] (I)       | | +-Import place data                 10.27%  537.77 sec  537.87 sec  0.10 sec  0.09 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read instances and placement     2.20%  537.77 sec  537.79 sec  0.02 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read nets                        8.02%  537.79 sec  537.87 sec  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)       | +-Create route DB                     16.78%  537.87 sec  538.03 sec  0.16 sec  0.16 sec 
[04/25 21:56:39    604s] (I)       | | +-Import route data (1T)            16.66%  537.87 sec  538.03 sec  0.16 sec  0.16 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.70%  537.89 sec  537.95 sec  0.06 sec  0.05 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read routing blockages         0.00%  537.89 sec  537.89 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read instance blockages        0.44%  537.89 sec  537.90 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read PG blockages              4.71%  537.90 sec  537.94 sec  0.05 sec  0.05 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read clock blockages           0.06%  537.94 sec  537.94 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read other blockages           0.04%  537.94 sec  537.94 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read halo blockages            0.06%  537.94 sec  537.94 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Read boundary cut boxes        0.00%  537.94 sec  537.94 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read blackboxes                  0.00%  537.95 sec  537.95 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read prerouted                   2.17%  537.95 sec  537.97 sec  0.02 sec  0.03 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read unlegalized nets            0.64%  537.97 sec  537.97 sec  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Read nets                        0.03%  537.97 sec  537.97 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Set up via pillars               0.00%  537.97 sec  537.97 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Initialize 3D grid graph         0.26%  537.97 sec  537.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Model blockage capacity          5.55%  537.98 sec  538.03 sec  0.05 sec  0.06 sec 
[04/25 21:56:39    604s] (I)       | | | | +-Initialize 3D capacity         5.27%  537.98 sec  538.03 sec  0.05 sec  0.05 sec 
[04/25 21:56:39    604s] (I)       | | | +-Move terms for access (1T)       0.29%  538.03 sec  538.03 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Read aux data                        0.00%  538.03 sec  538.03 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Others data preparation              0.02%  538.03 sec  538.03 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Create route kernel                  0.77%  538.03 sec  538.04 sec  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       +-Global Routing                        47.74%  538.05 sec  538.51 sec  0.46 sec  0.46 sec 
[04/25 21:56:39    604s] (I)       | +-Initialization                       0.05%  538.05 sec  538.05 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Net group 1                         44.86%  538.05 sec  538.48 sec  0.43 sec  0.44 sec 
[04/25 21:56:39    604s] (I)       | | +-Generate topology                 41.45%  538.05 sec  538.45 sec  0.40 sec  0.40 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1a                           0.22%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Pattern routing (1T)             0.07%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Add via demand to 2D             0.03%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1b                           0.10%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1c                           0.00%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1d                           0.00%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1e                           0.02%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | | +-Route legalization               0.00%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1f                           0.00%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1g                           0.45%  538.46 sec  538.46 sec  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | | +-Post Routing                     0.43%  538.46 sec  538.46 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | | +-Phase 1h                           0.45%  538.46 sec  538.47 sec  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | | +-Post Routing                     0.43%  538.46 sec  538.47 sec  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | +-Layer assignment (1T)              0.91%  538.47 sec  538.48 sec  0.01 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       +-Export 3D cong map                     0.90%  538.51 sec  538.52 sec  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Export 2D cong map                   0.07%  538.52 sec  538.52 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       +-Extract Global 3D Wires                0.01%  538.52 sec  538.52 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       +-Track Assignment (1T)                  4.29%  538.52 sec  538.56 sec  0.04 sec  0.04 sec 
[04/25 21:56:39    604s] (I)       | +-Initialization                       0.00%  538.52 sec  538.52 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Track Assignment Kernel              4.23%  538.52 sec  538.56 sec  0.04 sec  0.04 sec 
[04/25 21:56:39    604s] (I)       | +-Free Memory                          0.00%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       +-Export                                16.67%  538.56 sec  538.72 sec  0.16 sec  0.17 sec 
[04/25 21:56:39    604s] (I)       | +-Export DB wires                      0.45%  538.56 sec  538.56 sec  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | +-Export all nets                    0.36%  538.56 sec  538.56 sec  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)       | | +-Set wire vias                      0.04%  538.56 sec  538.56 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       | +-Report wirelength                    8.09%  538.56 sec  538.64 sec  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)       | +-Update net boxes                     8.05%  538.64 sec  538.72 sec  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)       | +-Update timing                        0.00%  538.72 sec  538.72 sec  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)       +-Postprocess design                     1.46%  538.72 sec  538.73 sec  0.01 sec  0.01 sec 
[04/25 21:56:39    604s] (I)      ===================== Summary by functions =====================
[04/25 21:56:39    604s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:56:39    604s] (I)      ----------------------------------------------------------------
[04/25 21:56:39    604s] (I)        0  Early Global Route kernel      100.00%  0.97 sec  0.96 sec 
[04/25 21:56:39    604s] (I)        1  Global Routing                  47.74%  0.46 sec  0.46 sec 
[04/25 21:56:39    604s] (I)        1  Import and model                28.33%  0.27 sec  0.26 sec 
[04/25 21:56:39    604s] (I)        1  Export                          16.67%  0.16 sec  0.17 sec 
[04/25 21:56:39    604s] (I)        1  Track Assignment (1T)            4.29%  0.04 sec  0.04 sec 
[04/25 21:56:39    604s] (I)        1  Postprocess design               1.46%  0.01 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        1  Export 3D cong map               0.90%  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Net group 1                     44.86%  0.43 sec  0.44 sec 
[04/25 21:56:39    604s] (I)        2  Create route DB                 16.78%  0.16 sec  0.16 sec 
[04/25 21:56:39    604s] (I)        2  Create place DB                 10.29%  0.10 sec  0.09 sec 
[04/25 21:56:39    604s] (I)        2  Report wirelength                8.09%  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)        2  Update net boxes                 8.05%  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)        2  Track Assignment Kernel          4.23%  0.04 sec  0.04 sec 
[04/25 21:56:39    604s] (I)        2  Create route kernel              0.77%  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Export DB wires                  0.45%  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Generate topology               41.45%  0.40 sec  0.40 sec 
[04/25 21:56:39    604s] (I)        3  Import route data (1T)          16.66%  0.16 sec  0.16 sec 
[04/25 21:56:39    604s] (I)        3  Import place data               10.27%  0.10 sec  0.09 sec 
[04/25 21:56:39    604s] (I)        3  Layer assignment (1T)            0.91%  0.01 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1g                         0.45%  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1h                         0.45%  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        3  Export all nets                  0.36%  0.00 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1a                         0.22%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Read nets                        8.05%  0.08 sec  0.08 sec 
[04/25 21:56:39    604s] (I)        4  Read blockages ( Layer 2-11 )    5.70%  0.06 sec  0.05 sec 
[04/25 21:56:39    604s] (I)        4  Model blockage capacity          5.55%  0.05 sec  0.06 sec 
[04/25 21:56:39    604s] (I)        4  Read instances and placement     2.20%  0.02 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        4  Read prerouted                   2.17%  0.02 sec  0.03 sec 
[04/25 21:56:39    604s] (I)        4  Post Routing                     0.86%  0.01 sec  0.01 sec 
[04/25 21:56:39    604s] (I)        4  Read unlegalized nets            0.64%  0.01 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Move terms for access (1T)       0.29%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Initialize 3D grid graph         0.26%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Pattern routing (1T)             0.07%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Initialize 3D capacity           5.27%  0.05 sec  0.05 sec 
[04/25 21:56:39    604s] (I)        5  Read PG blockages                4.71%  0.05 sec  0.05 sec 
[04/25 21:56:39    604s] (I)        5  Read instance blockages          0.44%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:56:39    604s]       Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.1)
[04/25 21:56:39    604s]     Routing using eGR only done.
[04/25 21:56:39    604s] Net route status summary:
[04/25 21:56:39    604s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:56:39    604s]   Non-clock: 29421 (unrouted=92, trialRouted=28987, noStatus=342, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:56:39    604s] 
[04/25 21:56:39    604s] CCOPT: Done with clock implementation routing.
[04/25 21:56:39    604s] 
[04/25 21:56:39    604s]   Clock implementation routing done.
[04/25 21:56:39    604s]   Fixed 1 wires.
[04/25 21:56:39    604s]   CCOpt: Starting congestion repair using flow wrapper...
[04/25 21:56:39    604s]     Congestion Repair...
[04/25 21:56:40    604s] *** IncrReplace #1 [begin] (ClockClustering #1 / ccopt_design #1) : totSession cpu/real = 0:10:05.0/0:10:55.8 (0.9), mem = 2457.4M
[04/25 21:56:40    604s] User Input Parameters:
[04/25 21:56:40    604s] Info: Disable timing driven in postCTS congRepair.
[04/25 21:56:40    604s] 
[04/25 21:56:40    604s] Starting congRepair ...
[04/25 21:56:40    604s] - Congestion Driven    : On
[04/25 21:56:40    604s] - Timing Driven        : Off
[04/25 21:56:40    604s] - Area-Violation Based : On
[04/25 21:56:40    604s] - Start Rollback Level : -5
[04/25 21:56:40    604s] - Legalized            : On
[04/25 21:56:40    604s] - Window Based         : Off
[04/25 21:56:40    604s] - eDen incr mode       : Off
[04/25 21:56:40    604s] - Small incr mode      : Off
[04/25 21:56:40    604s] 
[04/25 21:56:40    604s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2457.4M, EPOCH TIME: 1745632600.006215
[04/25 21:56:40    604s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2457.4M, EPOCH TIME: 1745632600.017520
[04/25 21:56:40    604s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2457.4M, EPOCH TIME: 1745632600.017770
[04/25 21:56:40    604s] Starting Early Global Route congestion estimation: mem = 2457.4M
[04/25 21:56:40    604s] (I)      ==================== Layers =====================
[04/25 21:56:40    604s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:40    604s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:40    604s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:40    604s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:40    604s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:40    604s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:40    604s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:40    604s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:40    604s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:40    604s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:40    604s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:40    604s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:40    604s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:40    604s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:40    604s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:40    604s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:40    604s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:40    604s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:40    604s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:40    604s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:40    604s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:40    604s] (I)      Started Import and model ( Curr Mem: 2457.37 MB )
[04/25 21:56:40    604s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:40    605s] (I)      == Non-default Options ==
[04/25 21:56:40    605s] (I)      Maximum routing layer                              : 11
[04/25 21:56:40    605s] (I)      Number of threads                                  : 1
[04/25 21:56:40    605s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 21:56:40    605s] (I)      Method to set GCell size                           : row
[04/25 21:56:40    605s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:56:40    605s] (I)      Use row-based GCell size
[04/25 21:56:40    605s] (I)      Use row-based GCell align
[04/25 21:56:40    605s] (I)      layer 0 area = 80000
[04/25 21:56:40    605s] (I)      layer 1 area = 80000
[04/25 21:56:40    605s] (I)      layer 2 area = 80000
[04/25 21:56:40    605s] (I)      layer 3 area = 80000
[04/25 21:56:40    605s] (I)      layer 4 area = 80000
[04/25 21:56:40    605s] (I)      layer 5 area = 80000
[04/25 21:56:40    605s] (I)      layer 6 area = 80000
[04/25 21:56:40    605s] (I)      layer 7 area = 80000
[04/25 21:56:40    605s] (I)      layer 8 area = 80000
[04/25 21:56:40    605s] (I)      layer 9 area = 400000
[04/25 21:56:40    605s] (I)      layer 10 area = 400000
[04/25 21:56:40    605s] (I)      GCell unit size   : 3420
[04/25 21:56:40    605s] (I)      GCell multiplier  : 1
[04/25 21:56:40    605s] (I)      GCell row height  : 3420
[04/25 21:56:40    605s] (I)      Actual row height : 3420
[04/25 21:56:40    605s] (I)      GCell align ref   : 20000 20140
[04/25 21:56:40    605s] [NR-eGR] Track table information for default rule: 
[04/25 21:56:40    605s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:56:40    605s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:56:40    605s] (I)      ==================== Default via =====================
[04/25 21:56:40    605s] (I)      +----+------------------+----------------------------+
[04/25 21:56:40    605s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:56:40    605s] (I)      +----+------------------+----------------------------+
[04/25 21:56:40    605s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:56:40    605s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:56:40    605s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:56:40    605s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:56:40    605s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:56:40    605s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:56:40    605s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:56:40    605s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:56:40    605s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:56:40    605s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:56:40    605s] (I)      +----+------------------+----------------------------+
[04/25 21:56:40    605s] [NR-eGR] Read 201300 PG shapes
[04/25 21:56:40    605s] [NR-eGR] Read 0 clock shapes
[04/25 21:56:40    605s] [NR-eGR] Read 0 other shapes
[04/25 21:56:40    605s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:56:40    605s] [NR-eGR] #Instance Blockages : 0
[04/25 21:56:40    605s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:56:40    605s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:56:40    605s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:56:40    605s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:56:40    605s] [NR-eGR] #Other Blockages    : 0
[04/25 21:56:40    605s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:56:40    605s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 8638
[04/25 21:56:40    605s] [NR-eGR] Read 29330 nets ( ignored 1 )
[04/25 21:56:40    605s] (I)      early_global_route_priority property id does not exist.
[04/25 21:56:40    605s] (I)      Read Num Blocks=201300  Num Prerouted Wires=8638  Num CS=0
[04/25 21:56:40    605s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 7215
[04/25 21:56:40    605s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 1391
[04/25 21:56:40    605s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 31
[04/25 21:56:40    605s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 1
[04/25 21:56:40    605s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:40    605s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:40    605s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:40    605s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:40    605s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:56:40    605s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:56:40    605s] (I)      Number of ignored nets                =      1
[04/25 21:56:40    605s] (I)      Number of connected nets              =      0
[04/25 21:56:40    605s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:56:40    605s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:56:40    605s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:56:40    605s] (I)      Ndr track 0 does not exist
[04/25 21:56:40    605s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:56:40    605s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:56:40    605s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:56:40    605s] (I)      Site width          :   400  (dbu)
[04/25 21:56:40    605s] (I)      Row height          :  3420  (dbu)
[04/25 21:56:40    605s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:56:40    605s] (I)      GCell width         :  3420  (dbu)
[04/25 21:56:40    605s] (I)      GCell height        :  3420  (dbu)
[04/25 21:56:40    605s] (I)      Grid                :   194   193    11
[04/25 21:56:40    605s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:56:40    605s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:56:40    605s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:56:40    605s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:56:40    605s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:56:40    605s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:56:40    605s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:56:40    605s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:56:40    605s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:56:40    605s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:56:40    605s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:56:40    605s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:56:40    605s] (I)      --------------------------------------------------------
[04/25 21:56:40    605s] 
[04/25 21:56:40    605s] [NR-eGR] ============ Routing rule table ============
[04/25 21:56:40    605s] [NR-eGR] Rule id: 0  Nets: 29329
[04/25 21:56:40    605s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:56:40    605s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:56:40    605s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:56:40    605s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:40    605s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:40    605s] [NR-eGR] ========================================
[04/25 21:56:40    605s] [NR-eGR] 
[04/25 21:56:40    605s] (I)      =============== Blocked Tracks ===============
[04/25 21:56:40    605s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:40    605s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:56:40    605s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:40    605s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:56:40    605s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:56:40    605s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:56:40    605s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:56:40    605s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:56:40    605s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:56:40    605s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:56:40    605s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:56:40    605s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:56:40    605s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:56:40    605s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:56:40    605s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:40    605s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2477.41 MB )
[04/25 21:56:40    605s] (I)      Reset routing kernel
[04/25 21:56:40    605s] (I)      Started Global Routing ( Curr Mem: 2477.41 MB )
[04/25 21:56:40    605s] (I)      totalPins=87033  totalGlobalPin=82535 (94.83%)
[04/25 21:56:40    605s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1a Route ============
[04/25 21:56:40    605s] [NR-eGR] Layer group 1: route 29329 net(s) in layer range [2, 11]
[04/25 21:56:40    605s] (I)      Usage: 235122 = (113910 H, 121212 V) = (8.04% H, 9.44% V) = (1.948e+05um H, 2.073e+05um V)
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1b Route ============
[04/25 21:56:40    605s] (I)      Usage: 235122 = (113910 H, 121212 V) = (8.04% H, 9.44% V) = (1.948e+05um H, 2.073e+05um V)
[04/25 21:56:40    605s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.020586e+05um
[04/25 21:56:40    605s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:56:40    605s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1c Route ============
[04/25 21:56:40    605s] (I)      Usage: 235122 = (113910 H, 121212 V) = (8.04% H, 9.44% V) = (1.948e+05um H, 2.073e+05um V)
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1d Route ============
[04/25 21:56:40    605s] (I)      Usage: 235122 = (113910 H, 121212 V) = (8.04% H, 9.44% V) = (1.948e+05um H, 2.073e+05um V)
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1e Route ============
[04/25 21:56:40    605s] (I)      Usage: 235122 = (113910 H, 121212 V) = (8.04% H, 9.44% V) = (1.948e+05um H, 2.073e+05um V)
[04/25 21:56:40    605s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.020586e+05um
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] (I)      ============  Phase 1l Route ============
[04/25 21:56:40    605s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:56:40    605s] (I)      Layer  2:     300164     99592        14           0      318470    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  3:     323100     93650         1           0      335241    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  4:     300164     53843         0           0      318470    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  5:     323100     24260         0           0      335241    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  6:     300164      6310         0           0      318470    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  7:     323100      2880         0           0      335241    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  8:     300164         6         0           0      318470    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:56:40    605s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:56:40    605s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:56:40    605s] (I)      Total:       2716055    280541        15        6329     2869998    ( 0.22%) 
[04/25 21:56:40    605s] (I)      
[04/25 21:56:40    605s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:56:40    605s] [NR-eGR]                        OverCon            
[04/25 21:56:40    605s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:56:40    605s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 21:56:40    605s] [NR-eGR] ----------------------------------------------
[04/25 21:56:40    605s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal2 ( 2)        12( 0.03%)   ( 0.03%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR] ----------------------------------------------
[04/25 21:56:40    605s] [NR-eGR]        Total        13( 0.00%)   ( 0.00%) 
[04/25 21:56:40    605s] [NR-eGR] 
[04/25 21:56:40    605s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2483.41 MB )
[04/25 21:56:40    605s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:56:40    605s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:56:40    605s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2483.4M
[04/25 21:56:40    605s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.570, REAL:0.597, MEM:2483.4M, EPOCH TIME: 1745632600.614942
[04/25 21:56:40    605s] OPERPROF: Starting HotSpotCal at level 1, MEM:2483.4M, EPOCH TIME: 1745632600.615002
[04/25 21:56:40    605s] [hotspot] +------------+---------------+---------------+
[04/25 21:56:40    605s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:56:40    605s] [hotspot] +------------+---------------+---------------+
[04/25 21:56:40    605s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:56:40    605s] [hotspot] +------------+---------------+---------------+
[04/25 21:56:40    605s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:56:40    605s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:56:40    605s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2483.4M, EPOCH TIME: 1745632600.618691
[04/25 21:56:40    605s] Skipped repairing congestion.
[04/25 21:56:40    605s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2483.4M, EPOCH TIME: 1745632600.618786
[04/25 21:56:40    605s] Starting Early Global Route wiring: mem = 2483.4M
[04/25 21:56:40    605s] (I)      ============= Track Assignment ============
[04/25 21:56:40    605s] (I)      Started Track Assignment (1T) ( Curr Mem: 2483.41 MB )
[04/25 21:56:40    605s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:56:40    605s] (I)      Run Multi-thread track assignment
[04/25 21:56:40    605s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2483.41 MB )
[04/25 21:56:40    605s] (I)      Started Export ( Curr Mem: 2483.41 MB )
[04/25 21:56:41    606s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:56:41    606s] [NR-eGR] -------------------------------------
[04/25 21:56:41    606s] [NR-eGR]  Metal1   (1H)             0   89281 
[04/25 21:56:41    606s] [NR-eGR]  Metal2   (2V)        126820  128819 
[04/25 21:56:41    606s] [NR-eGR]  Metal3   (3H)        161773   11162 
[04/25 21:56:41    606s] [NR-eGR]  Metal4   (4V)         90559    3503 
[04/25 21:56:41    606s] [NR-eGR]  Metal5   (5H)         41345     584 
[04/25 21:56:41    606s] [NR-eGR]  Metal6   (6V)         10719     198 
[04/25 21:56:41    606s] [NR-eGR]  Metal7   (7H)          4954       2 
[04/25 21:56:41    606s] [NR-eGR]  Metal8   (8V)            11       0 
[04/25 21:56:41    606s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:56:41    606s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:56:41    606s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:56:41    606s] [NR-eGR] -------------------------------------
[04/25 21:56:41    606s] [NR-eGR]           Total       436181  233549 
[04/25 21:56:41    606s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:41    606s] [NR-eGR] Total half perimeter of net bounding box: 374719um
[04/25 21:56:41    606s] [NR-eGR] Total length: 436181um, number of vias: 233549
[04/25 21:56:41    606s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:41    606s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/25 21:56:41    606s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:41    606s] (I)      Finished Export ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2483.41 MB )
[04/25 21:56:41    606s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.620, REAL:0.621, MEM:2467.4M, EPOCH TIME: 1745632601.239485
[04/25 21:56:41    606s] Early Global Route wiring runtime: 0.62 seconds, mem = 2467.4M
[04/25 21:56:41    606s] Tdgp not successfully inited but do clear! skip clearing
[04/25 21:56:41    606s] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[04/25 21:56:41    606s] *** IncrReplace #1 [finish] (ClockClustering #1 / ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:10:06.2/0:10:57.0 (0.9), mem = 2467.4M
[04/25 21:56:41    606s] 
[04/25 21:56:41    606s] =============================================================================================
[04/25 21:56:41    606s]  Step TAT Report : IncrReplace #1 / ClockClustering #1 / ccopt_design #1
[04/25 21:56:41    606s]                                                                                 21.17-s075_1
[04/25 21:56:41    606s] =============================================================================================
[04/25 21:56:41    606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:56:41    606s] ---------------------------------------------------------------------------------------------
[04/25 21:56:41    606s] [ MISC                   ]          0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:56:41    606s] ---------------------------------------------------------------------------------------------
[04/25 21:56:41    606s]  IncrReplace #1 TOTAL               0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:56:41    606s] ---------------------------------------------------------------------------------------------
[04/25 21:56:41    606s] 
[04/25 21:56:41    606s]     Congestion Repair done. (took cpu=0:00:01.2 real=0:00:01.3)
[04/25 21:56:41    606s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/25 21:56:41    606s] OPERPROF: Starting DPlace-Init at level 1, MEM:2467.4M, EPOCH TIME: 1745632601.259919
[04/25 21:56:41    606s] Processing tracks to init pin-track alignment.
[04/25 21:56:41    606s] z: 2, totalTracks: 1
[04/25 21:56:41    606s] z: 4, totalTracks: 1
[04/25 21:56:41    606s] z: 6, totalTracks: 1
[04/25 21:56:41    606s] z: 8, totalTracks: 1
[04/25 21:56:41    606s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:41    606s] All LLGs are deleted
[04/25 21:56:41    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:41    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:41    606s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2467.4M, EPOCH TIME: 1745632601.271158
[04/25 21:56:41    606s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2467.4M, EPOCH TIME: 1745632601.271577
[04/25 21:56:41    606s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2467.4M, EPOCH TIME: 1745632601.276655
[04/25 21:56:41    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:41    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:41    606s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2467.4M, EPOCH TIME: 1745632601.278313
[04/25 21:56:41    606s] Max number of tech site patterns supported in site array is 256.
[04/25 21:56:41    606s] Core basic site is CoreSite
[04/25 21:56:41    606s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2467.4M, EPOCH TIME: 1745632601.302549
[04/25 21:56:41    606s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:56:41    606s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:56:41    606s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:2467.4M, EPOCH TIME: 1745632601.324589
[04/25 21:56:41    606s] Fast DP-INIT is on for default
[04/25 21:56:41    606s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:56:41    606s] Atter site array init, number of instance map data is 0.
[04/25 21:56:41    606s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2467.4M, EPOCH TIME: 1745632601.332739
[04/25 21:56:41    606s] 
[04/25 21:56:41    606s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:41    606s] 
[04/25 21:56:41    606s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:41    606s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:2467.4M, EPOCH TIME: 1745632601.344073
[04/25 21:56:41    606s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2467.4M, EPOCH TIME: 1745632601.344185
[04/25 21:56:41    606s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2467.4M, EPOCH TIME: 1745632601.344517
[04/25 21:56:41    606s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2467.4MB).
[04/25 21:56:41    606s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:2467.4M, EPOCH TIME: 1745632601.347466
[04/25 21:56:41    606s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.6)
[04/25 21:56:41    606s]   Leaving CCOpt scope - extractRC...
[04/25 21:56:41    606s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/25 21:56:41    606s] Extraction called for design 'tpu_top' of instances=25178 and nets=29422 using extraction engine 'pre_route' .
[04/25 21:56:41    606s] pre_route RC Extraction called for design tpu_top.
[04/25 21:56:41    606s] RC Extraction called in multi-corner(1) mode.
[04/25 21:56:41    606s] RCMode: PreRoute
[04/25 21:56:41    606s]       RC Corner Indexes            0   
[04/25 21:56:41    606s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:56:41    606s] Resistance Scaling Factor    : 1.00000 
[04/25 21:56:41    606s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:56:41    606s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:56:41    606s] Shrink Factor                : 0.90000
[04/25 21:56:41    606s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:56:41    606s] Using capacitance table file ...
[04/25 21:56:41    606s] 
[04/25 21:56:41    606s] Trim Metal Layers:
[04/25 21:56:41    606s] LayerId::1 widthSet size::4
[04/25 21:56:41    606s] LayerId::2 widthSet size::4
[04/25 21:56:41    606s] LayerId::3 widthSet size::4
[04/25 21:56:41    606s] LayerId::4 widthSet size::4
[04/25 21:56:41    606s] LayerId::5 widthSet size::4
[04/25 21:56:41    606s] LayerId::6 widthSet size::4
[04/25 21:56:41    606s] LayerId::7 widthSet size::5
[04/25 21:56:41    606s] LayerId::8 widthSet size::5
[04/25 21:56:41    606s] LayerId::9 widthSet size::5
[04/25 21:56:41    606s] LayerId::10 widthSet size::4
[04/25 21:56:41    606s] LayerId::11 widthSet size::3
[04/25 21:56:41    606s] eee: pegSigSF::1.070000
[04/25 21:56:41    606s] Updating RC grid for preRoute extraction ...
[04/25 21:56:41    606s] Initializing multi-corner capacitance tables ... 
[04/25 21:56:41    606s] Initializing multi-corner resistance tables ...
[04/25 21:56:41    606s] Creating RPSQ from WeeR and WRes ...
[04/25 21:56:41    606s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:56:41    606s] eee: l::2 avDens::0.227621 usedTrk::7473.262883 availTrk::32832.000000 sigTrk::7473.262883
[04/25 21:56:41    606s] eee: l::3 avDens::0.270746 usedTrk::9576.277784 availTrk::35370.000000 sigTrk::9576.277784
[04/25 21:56:41    606s] eee: l::4 avDens::0.160871 usedTrk::5377.999066 availTrk::33430.500000 sigTrk::5377.999066
[04/25 21:56:41    606s] eee: l::5 avDens::0.084037 usedTrk::2427.833954 availTrk::28890.000000 sigTrk::2427.833954
[04/25 21:56:41    606s] eee: l::6 avDens::0.036656 usedTrk::626.817253 availTrk::17100.000000 sigTrk::626.817253
[04/25 21:56:41    606s] eee: l::7 avDens::0.051099 usedTrk::289.730993 availTrk::5670.000000 sigTrk::289.730993
[04/25 21:56:41    606s] eee: l::8 avDens::0.003899 usedTrk::0.666667 availTrk::171.000000 sigTrk::0.666667
[04/25 21:56:41    606s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:56:41    606s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:56:41    606s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:56:41    606s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:41    606s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254358 uaWl=1.000000 uaWlH=0.346036 aWlH=0.000000 lMod=0 pMax=0.835600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:56:42    607s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2467.410M)
[04/25 21:56:42    607s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/25 21:56:42    607s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:56:42    607s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:56:42    607s] End AAE Lib Interpolated Model. (MEM=2467.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:42    607s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Clock DAG stats after clustering cong repair call:
[04/25 21:56:42    607s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]     misc counts      : r=1, pp=4
[04/25 21:56:42    607s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]   Clock DAG net violations after clustering cong repair call:
[04/25 21:56:42    607s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/25 21:56:42    607s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]   Clock DAG hash after clustering cong repair call: 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/25 21:56:42    607s]     delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]     steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]   Primary reporting skew groups after clustering cong repair call:
[04/25 21:56:42    607s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]         min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]         max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]   Skew group summary after clustering cong repair call:
[04/25 21:56:42    607s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.5 real=0:00:03.5)
[04/25 21:56:42    607s]   Stage::Clustering done. (took cpu=0:00:05.7 real=0:00:05.7)
[04/25 21:56:42    607s]   Stage::DRV Fixing...
[04/25 21:56:42    607s]   Fixing clock tree slew time and max cap violations...
[04/25 21:56:42    607s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:56:42    607s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/25 21:56:42    607s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:56:42    607s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   Stage::Insertion Delay Reduction...
[04/25 21:56:42    607s]   Removing unnecessary root buffering...
[04/25 21:56:42    607s]     Clock DAG hash before 'Removing unnecessary root buffering': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Removing unnecessary root buffering': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Removing unnecessary root buffering':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Removing unconstrained drivers...
[04/25 21:56:42    607s]     Clock DAG hash before 'Removing unconstrained drivers': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Removing unconstrained drivers': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Removing unconstrained drivers':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Reducing insertion delay 1...
[04/25 21:56:42    607s]     Clock DAG hash before 'Reducing insertion delay 1': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Reducing insertion delay 1': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Reducing insertion delay 1':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Removing longest path buffering...
[04/25 21:56:42    607s]     Clock DAG hash before 'Removing longest path buffering': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Clock DAG stats after 'Removing longest path buffering':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Removing longest path buffering':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Removing longest path buffering': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Removing longest path buffering':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Reducing insertion delay 2...
[04/25 21:56:42    607s]     Clock DAG hash before 'Reducing insertion delay 2': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Path optimization required 0 stage delay updates 
[04/25 21:56:42    607s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]       misc counts      : r=1, pp=4
[04/25 21:56:42    607s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     Clock DAG net violations after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]     Clock DAG hash after 'Reducing insertion delay 2': 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       delay calculator: calls=9360, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]       steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]     Skew group summary after 'Reducing insertion delay 2':
[04/25 21:56:42    607s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:56:42    607s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 21:56:42    607s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.0 real=0:00:06.1)
[04/25 21:56:42    607s]   CCOpt::Phase::Implementation...
[04/25 21:56:42    607s]   Stage::Updating netlist...
[04/25 21:56:42    607s]   Reset timing graph...
[04/25 21:56:42    607s] Ignoring AAE DB Resetting ...
[04/25 21:56:42    607s]   Reset timing graph done.
[04/25 21:56:42    607s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s]   CCOpt::Phase::Routing...
[04/25 21:56:42    607s]   Routing unrouted datapath nets connected to clock instances...
[04/25 21:56:42    607s]     Routed 0 unrouted datapath nets connected to clock instances
[04/25 21:56:42    607s]   Routing unrouted datapath nets connected to clock instances done.
[04/25 21:56:42    607s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:56:42    607s] End AAE Lib Interpolated Model. (MEM=2505.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:42    607s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s]   Clock DAG stats after routing clock trees:
[04/25 21:56:42    607s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:56:42    607s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:56:42    607s]     misc counts      : r=1, pp=4
[04/25 21:56:42    607s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:56:42    607s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:56:42    607s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:56:42    607s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:56:42    607s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:56:42    607s]   Clock DAG net violations after routing clock trees:
[04/25 21:56:42    607s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:56:42    607s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/25 21:56:42    607s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:56:42    607s]   Clock DAG hash after routing clock trees: 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]   CTS services accumulated run-time stats after routing clock trees:
[04/25 21:56:42    607s]     delay calculator: calls=9361, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]     steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]   Primary reporting skew groups after routing clock trees:
[04/25 21:56:42    607s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]         min path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]         max path sink: write_out/sram_write_enable_c0_reg/CK
[04/25 21:56:42    607s]   Skew group summary after routing clock trees:
[04/25 21:56:42    607s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/25 21:56:42    607s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.2 real=0:00:00.1)
[04/25 21:56:42    607s]   Post-balance tidy up or trial balance steps...
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG stats at end of CTS:
[04/25 21:56:42    607s]   ==============================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   -------------------------------------------------------
[04/25 21:56:42    607s]   Cell type                 Count    Area     Capacitance
[04/25 21:56:42    607s]   -------------------------------------------------------
[04/25 21:56:42    607s]   Buffers                     0      0.000       0.000
[04/25 21:56:42    607s]   Inverters                   0      0.000       0.000
[04/25 21:56:42    607s]   Integrated Clock Gates      0      0.000       0.000
[04/25 21:56:42    607s]   Discrete Clock Gates        0      0.000       0.000
[04/25 21:56:42    607s]   Clock Logic                 0      0.000       0.000
[04/25 21:56:42    607s]   All                         0      0.000       0.000
[04/25 21:56:42    607s]   -------------------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG sink counts at end of CTS:
[04/25 21:56:42    607s]   ====================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   -------------------------
[04/25 21:56:42    607s]   Sink type           Count
[04/25 21:56:42    607s]   -------------------------
[04/25 21:56:42    607s]   Regular               0
[04/25 21:56:42    607s]   Enable Latch          0
[04/25 21:56:42    607s]   Load Capacitance      0
[04/25 21:56:42    607s]   Antenna Diode         0
[04/25 21:56:42    607s]   Node Sink             0
[04/25 21:56:42    607s]   Total                 0
[04/25 21:56:42    607s]   -------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG wire lengths at end of CTS:
[04/25 21:56:42    607s]   =====================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   --------------------
[04/25 21:56:42    607s]   Type     Wire Length
[04/25 21:56:42    607s]   --------------------
[04/25 21:56:42    607s]   Top         0.000
[04/25 21:56:42    607s]   Trunk       0.000
[04/25 21:56:42    607s]   Leaf        0.000
[04/25 21:56:42    607s]   Total       0.000
[04/25 21:56:42    607s]   --------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG hp wire lengths at end of CTS:
[04/25 21:56:42    607s]   ========================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   -----------------------
[04/25 21:56:42    607s]   Type     hp Wire Length
[04/25 21:56:42    607s]   -----------------------
[04/25 21:56:42    607s]   Top          0.000
[04/25 21:56:42    607s]   Trunk        0.000
[04/25 21:56:42    607s]   Leaf         0.000
[04/25 21:56:42    607s]   Total        0.000
[04/25 21:56:42    607s]   -----------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG capacitances at end of CTS:
[04/25 21:56:42    607s]   =====================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   --------------------------------
[04/25 21:56:42    607s]   Type     Gate     Wire     Total
[04/25 21:56:42    607s]   --------------------------------
[04/25 21:56:42    607s]   Top      0.000    0.000    0.000
[04/25 21:56:42    607s]   Trunk    0.000    0.000    0.000
[04/25 21:56:42    607s]   Leaf     0.000    0.000    0.000
[04/25 21:56:42    607s]   Total    0.000    0.000    0.000
[04/25 21:56:42    607s]   --------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG sink capacitances at end of CTS:
[04/25 21:56:42    607s]   ==========================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   -----------------------------------------------
[04/25 21:56:42    607s]   Total    Average    Std. Dev.    Min      Max
[04/25 21:56:42    607s]   -----------------------------------------------
[04/25 21:56:42    607s]   0.000     0.000       0.000      0.000    0.000
[04/25 21:56:42    607s]   -----------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG net violations at end of CTS:
[04/25 21:56:42    607s]   =======================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   -----------------------------------------------------------------------------
[04/25 21:56:42    607s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[04/25 21:56:42    607s]   -----------------------------------------------------------------------------
[04/25 21:56:42    607s]   Fanout      -        1       2706          0        2706    [2706]
[04/25 21:56:42    607s]   -----------------------------------------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/25 21:56:42    607s]   ====================================================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/25 21:56:42    607s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[04/25 21:56:42    607s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Clock DAG hash at end of CTS: 3294862385425429449 12005525180772579497
[04/25 21:56:42    607s]   CTS services accumulated run-time stats at end of CTS:
[04/25 21:56:42    607s]     delay calculator: calls=9361, total_wall_time=0.188s, mean_wall_time=0.020ms
[04/25 21:56:42    607s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:56:42    607s]     steiner router: calls=9354, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Primary reporting skew groups summary at end of CTS:
[04/25 21:56:42    607s]   ====================================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Skew group summary at end of CTS:
[04/25 21:56:42    607s]   =================================
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[04/25 21:56:42    607s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Found a total of 0 clock tree pins with a slew violation.
[04/25 21:56:42    607s]   
[04/25 21:56:42    607s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:42    607s] Synthesizing clock trees done.
[04/25 21:56:42    607s] Applying movement limits...
[04/25 21:56:42    607s] Applying movement limits done.
[04/25 21:56:42    607s] Validating CTS configuration...
[04/25 21:56:42    607s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/25 21:56:42    607s] Type 'man IMPCCOPT-2314' for more detail.
[04/25 21:56:42    607s] Primary reporting skew groups are:
[04/25 21:56:42    607s] skew_group clk/sdc_cons with 2806 clock sinks
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Ideal and dont_touch net fanout counts:
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] -----------------------------------------------------------
[04/25 21:56:42    607s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/25 21:56:42    607s] -----------------------------------------------------------
[04/25 21:56:42    607s]       1            10                      0
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s]      11           100                      0
[04/25 21:56:42    607s]     101          1000                      0
[04/25 21:56:42    607s]    1001         10000                      1
[04/25 21:56:42    607s]   10001           +                        0
[04/25 21:56:42    607s] -----------------------------------------------------------
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Top ideal and dont_touch nets by fanout:
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] Net name    Fanout ()
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] clk           2806
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] No dont_touch hnets found in the clock tree
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Total number of dont_touch hpins in the clock network: 4
[04/25 21:56:42    607s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/25 21:56:42    607s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Summary of reasons for dont_touch hpins in the clock network:
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] ----------------------------
[04/25 21:56:42    607s] Reason                 Count
[04/25 21:56:42    607s] ----------------------------
[04/25 21:56:42    607s] hnet_set_dont_touch      4
[04/25 21:56:42    607s] ----------------------------
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] Type            Count
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] ilm               0
[04/25 21:56:42    607s] partition         0
[04/25 21:56:42    607s] power_domain      0
[04/25 21:56:42    607s] fence             0
[04/25 21:56:42    607s] none              4
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] Total             4
[04/25 21:56:42    607s] ---------------------
[04/25 21:56:42    607s] 
[04/25 21:56:42    607s] Checking for illegal sizes of clock logic instances...
[04/25 21:56:42    607s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:56:42    607s] CCOpt configuration status: all checks passed.
[04/25 21:56:42    607s] Leaving CCOpt scope - trialRoute...
[04/25 21:56:42    607s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2515.1M, EPOCH TIME: 1745632602.882711
[04/25 21:56:42    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:56:42    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] All LLGs are deleted
[04/25 21:56:42    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2515.1M, EPOCH TIME: 1745632602.969026
[04/25 21:56:42    607s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2515.1M, EPOCH TIME: 1745632602.969464
[04/25 21:56:42    607s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.100, REAL:0.089, MEM:2506.1M, EPOCH TIME: 1745632602.971585
[04/25 21:56:42    607s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2496.6M, EPOCH TIME: 1745632602.971985
[04/25 21:56:42    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] All LLGs are deleted
[04/25 21:56:42    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:42    607s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2496.6M, EPOCH TIME: 1745632602.972067
[04/25 21:56:42    607s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2496.6M, EPOCH TIME: 1745632602.972115
[04/25 21:56:42    607s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2458.6M, EPOCH TIME: 1745632602.972238
[04/25 21:56:43    607s] {MMLU 0 0 29330}
[04/25 21:56:43    607s] ### Creating LA Mngr. totSessionCpu=0:10:08 mem=2458.6M
[04/25 21:56:43    607s] ### Creating LA Mngr, finished. totSessionCpu=0:10:08 mem=2458.6M
[04/25 21:56:43    608s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2458.57 MB )
[04/25 21:56:43    608s] (I)      ==================== Layers =====================
[04/25 21:56:43    608s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:43    608s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:43    608s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:43    608s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:43    608s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:43    608s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:43    608s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:43    608s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:43    608s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:43    608s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:43    608s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:43    608s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:43    608s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:43    608s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:43    608s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:43    608s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:43    608s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:43    608s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:43    608s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:43    608s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:43    608s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:43    608s] (I)      Started Import and model ( Curr Mem: 2458.57 MB )
[04/25 21:56:43    608s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:56:43    608s] (I)      == Non-default Options ==
[04/25 21:56:43    608s] (I)      Maximum routing layer                              : 11
[04/25 21:56:43    608s] (I)      Number of threads                                  : 1
[04/25 21:56:43    608s] (I)      Method to set GCell size                           : row
[04/25 21:56:43    608s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:56:43    608s] (I)      Use row-based GCell size
[04/25 21:56:43    608s] (I)      Use row-based GCell align
[04/25 21:56:43    608s] (I)      layer 0 area = 80000
[04/25 21:56:43    608s] (I)      layer 1 area = 80000
[04/25 21:56:43    608s] (I)      layer 2 area = 80000
[04/25 21:56:43    608s] (I)      layer 3 area = 80000
[04/25 21:56:43    608s] (I)      layer 4 area = 80000
[04/25 21:56:43    608s] (I)      layer 5 area = 80000
[04/25 21:56:43    608s] (I)      layer 6 area = 80000
[04/25 21:56:43    608s] (I)      layer 7 area = 80000
[04/25 21:56:43    608s] (I)      layer 8 area = 80000
[04/25 21:56:43    608s] (I)      layer 9 area = 400000
[04/25 21:56:43    608s] (I)      layer 10 area = 400000
[04/25 21:56:43    608s] (I)      GCell unit size   : 3420
[04/25 21:56:43    608s] (I)      GCell multiplier  : 1
[04/25 21:56:43    608s] (I)      GCell row height  : 3420
[04/25 21:56:43    608s] (I)      Actual row height : 3420
[04/25 21:56:43    608s] (I)      GCell align ref   : 20000 20140
[04/25 21:56:43    608s] [NR-eGR] Track table information for default rule: 
[04/25 21:56:43    608s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:56:43    608s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:56:43    608s] (I)      ==================== Default via =====================
[04/25 21:56:43    608s] (I)      +----+------------------+----------------------------+
[04/25 21:56:43    608s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:56:43    608s] (I)      +----+------------------+----------------------------+
[04/25 21:56:43    608s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:56:43    608s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:56:43    608s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:56:43    608s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:56:43    608s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:56:43    608s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:56:43    608s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:56:43    608s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:56:43    608s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:56:43    608s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:56:43    608s] (I)      +----+------------------+----------------------------+
[04/25 21:56:43    608s] [NR-eGR] Read 201300 PG shapes
[04/25 21:56:43    608s] [NR-eGR] Read 0 clock shapes
[04/25 21:56:43    608s] [NR-eGR] Read 0 other shapes
[04/25 21:56:43    608s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:56:43    608s] [NR-eGR] #Instance Blockages : 0
[04/25 21:56:43    608s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:56:43    608s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:56:43    608s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:56:43    608s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:56:43    608s] [NR-eGR] #Other Blockages    : 0
[04/25 21:56:43    608s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:56:43    608s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:56:43    608s] [NR-eGR] Read 29330 nets ( ignored 0 )
[04/25 21:56:43    608s] (I)      early_global_route_priority property id does not exist.
[04/25 21:56:43    608s] (I)      Read Num Blocks=201300  Num Prerouted Wires=0  Num CS=0
[04/25 21:56:43    608s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:56:43    608s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:56:43    608s] (I)      Number of ignored nets                =      0
[04/25 21:56:43    608s] (I)      Number of connected nets              =      0
[04/25 21:56:43    608s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:56:43    608s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:56:43    608s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:56:43    608s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:56:43    608s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:56:43    608s] (I)      Ndr track 0 does not exist
[04/25 21:56:43    608s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:56:43    608s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:56:43    608s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:56:43    608s] (I)      Site width          :   400  (dbu)
[04/25 21:56:43    608s] (I)      Row height          :  3420  (dbu)
[04/25 21:56:43    608s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:56:43    608s] (I)      GCell width         :  3420  (dbu)
[04/25 21:56:43    608s] (I)      GCell height        :  3420  (dbu)
[04/25 21:56:43    608s] (I)      Grid                :   194   193    11
[04/25 21:56:43    608s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:56:43    608s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:56:43    608s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:56:43    608s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:56:43    608s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:56:43    608s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:56:43    608s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:56:43    608s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:56:43    608s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:56:43    608s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:56:43    608s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:56:43    608s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:56:43    608s] (I)      --------------------------------------------------------
[04/25 21:56:43    608s] 
[04/25 21:56:43    608s] [NR-eGR] ============ Routing rule table ============
[04/25 21:56:43    608s] [NR-eGR] Rule id: 0  Nets: 29330
[04/25 21:56:43    608s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:56:43    608s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:56:43    608s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:56:43    608s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:43    608s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:56:43    608s] [NR-eGR] ========================================
[04/25 21:56:43    608s] [NR-eGR] 
[04/25 21:56:43    608s] (I)      =============== Blocked Tracks ===============
[04/25 21:56:43    608s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:43    608s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:56:43    608s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:43    608s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:56:43    608s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:56:43    608s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:56:43    608s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:56:43    608s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:56:43    608s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:56:43    608s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:56:43    608s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:56:43    608s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:56:43    608s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:56:43    608s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:56:43    608s] (I)      +-------+---------+----------+---------------+
[04/25 21:56:43    608s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2478.61 MB )
[04/25 21:56:43    608s] (I)      Reset routing kernel
[04/25 21:56:43    608s] (I)      Started Global Routing ( Curr Mem: 2478.61 MB )
[04/25 21:56:43    608s] (I)      totalPins=89840  totalGlobalPin=85342 (94.99%)
[04/25 21:56:43    608s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1a Route ============
[04/25 21:56:43    608s] [NR-eGR] Layer group 1: route 29330 net(s) in layer range [2, 11]
[04/25 21:56:43    608s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1b Route ============
[04/25 21:56:43    608s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:56:43    608s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.116996e+05um
[04/25 21:56:43    608s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:56:43    608s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1c Route ============
[04/25 21:56:43    608s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1d Route ============
[04/25 21:56:43    608s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1e Route ============
[04/25 21:56:43    608s] (I)      Usage: 240760 = (116900 H, 123860 V) = (8.25% H, 9.64% V) = (1.999e+05um H, 2.118e+05um V)
[04/25 21:56:43    608s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.116996e+05um
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] (I)      ============  Phase 1l Route ============
[04/25 21:56:43    608s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:56:43    608s] (I)      Layer  2:     300164     99785        15           0      318470    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  3:     323100     93439         1           0      335241    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  4:     300164     54084         0           0      318470    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  5:     323100     24242         0           0      335241    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  6:     300164      5926         0           0      318470    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  7:     323100      2844         0           0      335241    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  8:     300164        19         0           0      318470    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:56:43    608s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:56:43    608s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:56:43    608s] (I)      Total:       2716055    280339        16        6329     2869998    ( 0.22%) 
[04/25 21:56:43    608s] (I)      
[04/25 21:56:43    608s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:56:43    608s] [NR-eGR]                        OverCon            
[04/25 21:56:43    608s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:56:43    608s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 21:56:43    608s] [NR-eGR] ----------------------------------------------
[04/25 21:56:43    608s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal2 ( 2)        14( 0.04%)   ( 0.04%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR] ----------------------------------------------
[04/25 21:56:43    608s] [NR-eGR]        Total        15( 0.00%)   ( 0.00%) 
[04/25 21:56:43    608s] [NR-eGR] 
[04/25 21:56:43    608s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.36 sec, Curr Mem: 2484.61 MB )
[04/25 21:56:43    608s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:56:43    608s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:56:43    608s] (I)      ============= Track Assignment ============
[04/25 21:56:43    608s] (I)      Started Track Assignment (1T) ( Curr Mem: 2484.61 MB )
[04/25 21:56:43    608s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:56:43    608s] (I)      Run Multi-thread track assignment
[04/25 21:56:43    608s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.29 sec, Curr Mem: 2484.61 MB )
[04/25 21:56:43    608s] (I)      Started Export ( Curr Mem: 2484.61 MB )
[04/25 21:56:44    609s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:56:44    609s] [NR-eGR] -------------------------------------
[04/25 21:56:44    609s] [NR-eGR]  Metal1   (1H)             0   89281 
[04/25 21:56:44    609s] [NR-eGR]  Metal2   (2V)        127109  130168 
[04/25 21:56:44    609s] [NR-eGR]  Metal3   (3H)        162041   11070 
[04/25 21:56:44    609s] [NR-eGR]  Metal4   (4V)         91062    3418 
[04/25 21:56:44    609s] [NR-eGR]  Metal5   (5H)         41316     566 
[04/25 21:56:44    609s] [NR-eGR]  Metal6   (6V)         10056     189 
[04/25 21:56:44    609s] [NR-eGR]  Metal7   (7H)          4892       4 
[04/25 21:56:44    609s] [NR-eGR]  Metal8   (8V)            33       0 
[04/25 21:56:44    609s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:56:44    609s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:56:44    609s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:56:44    609s] [NR-eGR] -------------------------------------
[04/25 21:56:44    609s] [NR-eGR]           Total       436509  234696 
[04/25 21:56:44    609s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:44    609s] [NR-eGR] Total half perimeter of net bounding box: 374719um
[04/25 21:56:44    609s] [NR-eGR] Total length: 436509um, number of vias: 234696
[04/25 21:56:44    609s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:44    609s] [NR-eGR] Total eGR-routed clock nets wire length: 10452um, number of vias: 8079
[04/25 21:56:44    609s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:56:44    609s] (I)      Finished Export ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2484.61 MB )
[04/25 21:56:44    609s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 1.17 sec, Curr Mem: 2470.61 MB )
[04/25 21:56:44    609s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:56:44    609s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:56:44    609s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:56:44    609s] (I)       Early Global Route kernel              100.00%  541.84 sec  543.00 sec  1.17 sec  1.19 sec 
[04/25 21:56:44    609s] (I)       +-Import and model                      19.48%  541.84 sec  542.07 sec  0.23 sec  0.23 sec 
[04/25 21:56:44    609s] (I)       | +-Create place DB                      7.51%  541.84 sec  541.93 sec  0.09 sec  0.09 sec 
[04/25 21:56:44    609s] (I)       | | +-Import place data                  7.50%  541.84 sec  541.93 sec  0.09 sec  0.09 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read instances and placement     1.81%  541.84 sec  541.86 sec  0.02 sec  0.02 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read nets                        5.64%  541.86 sec  541.93 sec  0.07 sec  0.07 sec 
[04/25 21:56:44    609s] (I)       | +-Create route DB                     10.86%  541.93 sec  542.05 sec  0.13 sec  0.12 sec 
[04/25 21:56:44    609s] (I)       | | +-Import route data (1T)            10.83%  541.93 sec  542.05 sec  0.13 sec  0.12 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.45%  541.94 sec  541.98 sec  0.04 sec  0.04 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read routing blockages         0.00%  541.94 sec  541.94 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read instance blockages        0.53%  541.94 sec  541.95 sec  0.01 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read PG blockages              2.50%  541.95 sec  541.98 sec  0.03 sec  0.04 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read clock blockages           0.03%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read other blockages           0.03%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read halo blockages            0.06%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Read boundary cut boxes        0.00%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read blackboxes                  0.00%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read prerouted                   0.22%  541.98 sec  541.98 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read unlegalized nets            0.61%  541.98 sec  541.99 sec  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)       | | | +-Read nets                        0.71%  541.99 sec  542.00 sec  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)       | | | +-Set up via pillars               0.03%  542.00 sec  542.00 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Initialize 3D grid graph         0.09%  542.01 sec  542.01 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Model blockage capacity          3.90%  542.01 sec  542.05 sec  0.05 sec  0.05 sec 
[04/25 21:56:44    609s] (I)       | | | | +-Initialize 3D capacity         3.71%  542.01 sec  542.05 sec  0.04 sec  0.05 sec 
[04/25 21:56:44    609s] (I)       | +-Read aux data                        0.00%  542.05 sec  542.05 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | +-Others data preparation              0.15%  542.05 sec  542.06 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | +-Create route kernel                  0.62%  542.06 sec  542.06 sec  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)       +-Global Routing                        30.45%  542.07 sec  542.42 sec  0.36 sec  0.34 sec 
[04/25 21:56:44    609s] (I)       | +-Initialization                       1.01%  542.07 sec  542.08 sec  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)       | +-Net group 1                         26.71%  542.08 sec  542.39 sec  0.31 sec  0.31 sec 
[04/25 21:56:44    609s] (I)       | | +-Generate topology                  1.94%  542.08 sec  542.10 sec  0.02 sec  0.02 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1a                           6.44%  542.11 sec  542.18 sec  0.08 sec  0.07 sec 
[04/25 21:56:44    609s] (I)       | | | +-Pattern routing (1T)             5.14%  542.11 sec  542.17 sec  0.06 sec  0.06 sec 
[04/25 21:56:44    609s] (I)       | | | +-Add via demand to 2D             1.19%  542.17 sec  542.18 sec  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1b                           0.03%  542.18 sec  542.18 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1c                           0.00%  542.19 sec  542.19 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1d                           0.00%  542.19 sec  542.19 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1e                           0.02%  542.19 sec  542.19 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | | +-Route legalization               0.00%  542.19 sec  542.19 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | | +-Phase 1l                          17.68%  542.19 sec  542.39 sec  0.21 sec  0.21 sec 
[04/25 21:56:44    609s] (I)       | | | +-Layer assignment (1T)           17.38%  542.19 sec  542.39 sec  0.20 sec  0.20 sec 
[04/25 21:56:44    609s] (I)       | +-Clean cong LA                        0.00%  542.39 sec  542.39 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       +-Export 3D cong map                     0.76%  542.42 sec  542.43 sec  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)       | +-Export 2D cong map                   0.06%  542.43 sec  542.43 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       +-Extract Global 3D Wires                0.57%  542.43 sec  542.44 sec  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)       +-Track Assignment (1T)                 24.44%  542.44 sec  542.73 sec  0.29 sec  0.31 sec 
[04/25 21:56:44    609s] (I)       | +-Initialization                       0.12%  542.44 sec  542.44 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       | +-Track Assignment Kernel             23.75%  542.44 sec  542.72 sec  0.28 sec  0.30 sec 
[04/25 21:56:44    609s] (I)       | +-Free Memory                          0.01%  542.73 sec  542.73 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       +-Export                                22.77%  542.73 sec  542.99 sec  0.27 sec  0.26 sec 
[04/25 21:56:44    609s] (I)       | +-Export DB wires                     12.01%  542.73 sec  542.87 sec  0.14 sec  0.14 sec 
[04/25 21:56:44    609s] (I)       | | +-Export all nets                    8.73%  542.74 sec  542.84 sec  0.10 sec  0.10 sec 
[04/25 21:56:44    609s] (I)       | | +-Set wire vias                      2.43%  542.84 sec  542.87 sec  0.03 sec  0.03 sec 
[04/25 21:56:44    609s] (I)       | +-Report wirelength                    4.86%  542.87 sec  542.92 sec  0.06 sec  0.05 sec 
[04/25 21:56:44    609s] (I)       | +-Update net boxes                     5.84%  542.92 sec  542.99 sec  0.07 sec  0.07 sec 
[04/25 21:56:44    609s] (I)       | +-Update timing                        0.00%  542.99 sec  542.99 sec  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)       +-Postprocess design                     0.51%  542.99 sec  543.00 sec  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)      ===================== Summary by functions =====================
[04/25 21:56:44    609s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:56:44    609s] (I)      ----------------------------------------------------------------
[04/25 21:56:44    609s] (I)        0  Early Global Route kernel      100.00%  1.17 sec  1.19 sec 
[04/25 21:56:44    609s] (I)        1  Global Routing                  30.45%  0.36 sec  0.34 sec 
[04/25 21:56:44    609s] (I)        1  Track Assignment (1T)           24.44%  0.29 sec  0.31 sec 
[04/25 21:56:44    609s] (I)        1  Export                          22.77%  0.27 sec  0.26 sec 
[04/25 21:56:44    609s] (I)        1  Import and model                19.48%  0.23 sec  0.23 sec 
[04/25 21:56:44    609s] (I)        1  Export 3D cong map               0.76%  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)        1  Extract Global 3D Wires          0.57%  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)        1  Postprocess design               0.51%  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)        2  Net group 1                     26.71%  0.31 sec  0.31 sec 
[04/25 21:56:44    609s] (I)        2  Track Assignment Kernel         23.75%  0.28 sec  0.30 sec 
[04/25 21:56:44    609s] (I)        2  Export DB wires                 12.01%  0.14 sec  0.14 sec 
[04/25 21:56:44    609s] (I)        2  Create route DB                 10.86%  0.13 sec  0.12 sec 
[04/25 21:56:44    609s] (I)        2  Create place DB                  7.51%  0.09 sec  0.09 sec 
[04/25 21:56:44    609s] (I)        2  Update net boxes                 5.84%  0.07 sec  0.07 sec 
[04/25 21:56:44    609s] (I)        2  Report wirelength                4.86%  0.06 sec  0.05 sec 
[04/25 21:56:44    609s] (I)        2  Initialization                   1.14%  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)        2  Create route kernel              0.62%  0.01 sec  0.02 sec 
[04/25 21:56:44    609s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1l                        17.68%  0.21 sec  0.21 sec 
[04/25 21:56:44    609s] (I)        3  Import route data (1T)          10.83%  0.13 sec  0.12 sec 
[04/25 21:56:44    609s] (I)        3  Export all nets                  8.73%  0.10 sec  0.10 sec 
[04/25 21:56:44    609s] (I)        3  Import place data                7.50%  0.09 sec  0.09 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1a                         6.44%  0.08 sec  0.07 sec 
[04/25 21:56:44    609s] (I)        3  Set wire vias                    2.43%  0.03 sec  0.03 sec 
[04/25 21:56:44    609s] (I)        3  Generate topology                1.94%  0.02 sec  0.02 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        4  Layer assignment (1T)           17.38%  0.20 sec  0.20 sec 
[04/25 21:56:44    609s] (I)        4  Read nets                        6.35%  0.07 sec  0.08 sec 
[04/25 21:56:44    609s] (I)        4  Pattern routing (1T)             5.14%  0.06 sec  0.06 sec 
[04/25 21:56:44    609s] (I)        4  Model blockage capacity          3.90%  0.05 sec  0.05 sec 
[04/25 21:56:44    609s] (I)        4  Read blockages ( Layer 2-11 )    3.45%  0.04 sec  0.04 sec 
[04/25 21:56:44    609s] (I)        4  Read instances and placement     1.81%  0.02 sec  0.02 sec 
[04/25 21:56:44    609s] (I)        4  Add via demand to 2D             1.19%  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)        4  Read unlegalized nets            0.61%  0.01 sec  0.01 sec 
[04/25 21:56:44    609s] (I)        4  Read prerouted                   0.22%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Initialize 3D capacity           3.71%  0.04 sec  0.05 sec 
[04/25 21:56:44    609s] (I)        5  Read PG blockages                2.50%  0.03 sec  0.04 sec 
[04/25 21:56:44    609s] (I)        5  Read instance blockages          0.53%  0.01 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:56:44    609s] {MMLU 0 0 29330}
[04/25 21:56:44    609s] ### Creating LA Mngr. totSessionCpu=0:10:09 mem=2457.6M
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] Trim Metal Layers:
[04/25 21:56:44    609s] LayerId::1 widthSet size::4
[04/25 21:56:44    609s] LayerId::2 widthSet size::4
[04/25 21:56:44    609s] LayerId::3 widthSet size::4
[04/25 21:56:44    609s] LayerId::4 widthSet size::4
[04/25 21:56:44    609s] LayerId::5 widthSet size::4
[04/25 21:56:44    609s] LayerId::6 widthSet size::4
[04/25 21:56:44    609s] LayerId::7 widthSet size::5
[04/25 21:56:44    609s] LayerId::8 widthSet size::5
[04/25 21:56:44    609s] LayerId::9 widthSet size::5
[04/25 21:56:44    609s] LayerId::10 widthSet size::4
[04/25 21:56:44    609s] LayerId::11 widthSet size::3
[04/25 21:56:44    609s] eee: pegSigSF::1.070000
[04/25 21:56:44    609s] Updating RC grid for preRoute extraction ...
[04/25 21:56:44    609s] Initializing multi-corner capacitance tables ... 
[04/25 21:56:44    609s] Initializing multi-corner resistance tables ...
[04/25 21:56:44    609s] Creating RPSQ from WeeR and WRes ...
[04/25 21:56:44    609s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:56:44    609s] eee: l::2 avDens::0.227393 usedTrk::7485.208918 availTrk::32917.500000 sigTrk::7485.208918
[04/25 21:56:44    609s] eee: l::3 avDens::0.271134 usedTrk::9590.012920 availTrk::35370.000000 sigTrk::9590.012920
[04/25 21:56:44    609s] eee: l::4 avDens::0.161386 usedTrk::5409.021784 availTrk::33516.000000 sigTrk::5409.021784
[04/25 21:56:44    609s] eee: l::5 avDens::0.084019 usedTrk::2427.314177 availTrk::28890.000000 sigTrk::2427.314177
[04/25 21:56:44    609s] eee: l::6 avDens::0.034913 usedTrk::588.050292 availTrk::16843.500000 sigTrk::588.050292
[04/25 21:56:44    609s] eee: l::7 avDens::0.050455 usedTrk::286.082456 availTrk::5670.000000 sigTrk::286.082456
[04/25 21:56:44    609s] eee: l::8 avDens::0.011349 usedTrk::1.940643 availTrk::171.000000 sigTrk::1.940643
[04/25 21:56:44    609s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:56:44    609s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:56:44    609s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:56:44    609s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:44    609s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256779 uaWl=1.000000 uaWlH=0.345767 aWlH=0.000000 lMod=0 pMax=0.835600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:56:44    609s] ### Creating LA Mngr, finished. totSessionCpu=0:10:10 mem=2457.6M
[04/25 21:56:44    609s] OPERPROF: Starting DPlace-Init at level 1, MEM:2457.6M, EPOCH TIME: 1745632604.847311
[04/25 21:56:44    609s] Processing tracks to init pin-track alignment.
[04/25 21:56:44    609s] z: 2, totalTracks: 1
[04/25 21:56:44    609s] z: 4, totalTracks: 1
[04/25 21:56:44    609s] z: 6, totalTracks: 1
[04/25 21:56:44    609s] z: 8, totalTracks: 1
[04/25 21:56:44    609s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:44    609s] All LLGs are deleted
[04/25 21:56:44    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:44    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:44    609s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2457.6M, EPOCH TIME: 1745632604.857832
[04/25 21:56:44    609s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2457.6M, EPOCH TIME: 1745632604.858126
[04/25 21:56:44    609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2457.6M, EPOCH TIME: 1745632604.863171
[04/25 21:56:44    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:44    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:44    609s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2457.6M, EPOCH TIME: 1745632604.864890
[04/25 21:56:44    609s] Max number of tech site patterns supported in site array is 256.
[04/25 21:56:44    609s] Core basic site is CoreSite
[04/25 21:56:44    609s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2457.6M, EPOCH TIME: 1745632604.889267
[04/25 21:56:44    609s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:56:44    609s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:56:44    609s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:2457.6M, EPOCH TIME: 1745632604.911620
[04/25 21:56:44    609s] Fast DP-INIT is on for default
[04/25 21:56:44    609s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:56:44    609s] Atter site array init, number of instance map data is 0.
[04/25 21:56:44    609s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2457.6M, EPOCH TIME: 1745632604.919003
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:44    609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2457.6M, EPOCH TIME: 1745632604.929146
[04/25 21:56:44    609s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2457.6M, EPOCH TIME: 1745632604.929227
[04/25 21:56:44    609s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2457.6M, EPOCH TIME: 1745632604.929533
[04/25 21:56:44    609s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2457.6MB).
[04/25 21:56:44    609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:2457.6M, EPOCH TIME: 1745632604.932429
[04/25 21:56:44    609s] clean pInstBBox. size 0
[04/25 21:56:44    609s] Leaving CCOpt scope - trialRoute done. (took cpu=0:00:02.1 real=0:00:02.1)
[04/25 21:56:44    609s] register pInstBBox. size 2806
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] Cross-corner scaling factors
[04/25 21:56:44    609s] ============================
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] -------------------------------------------------------------------
[04/25 21:56:44    609s] Timing Corner      Early Scale Factor    Late Scale Factor    Notes
[04/25 21:56:44    609s] -------------------------------------------------------------------
[04/25 21:56:44    609s] max_delay:setup         0.995054             1                  -
[04/25 21:56:44    609s] min_delay:hold          0.239901             0.243199           -
[04/25 21:56:44    609s] -------------------------------------------------------------------
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] The typical delay for the CTS primary half corner "max_delay:setup.late" is 0.194ns
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] Calculating clock latencies for useful skew...
[04/25 21:56:44    609s] Using cell based legalization.
[04/25 21:56:44    609s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:56:44    609s] 
[04/25 21:56:44    609s] Trim Metal Layers:
[04/25 21:56:45    610s] LayerId::1 widthSet size::4
[04/25 21:56:45    610s] LayerId::2 widthSet size::4
[04/25 21:56:45    610s] LayerId::3 widthSet size::4
[04/25 21:56:45    610s] LayerId::4 widthSet size::4
[04/25 21:56:45    610s] LayerId::5 widthSet size::4
[04/25 21:56:45    610s] LayerId::6 widthSet size::4
[04/25 21:56:45    610s] LayerId::7 widthSet size::5
[04/25 21:56:45    610s] LayerId::8 widthSet size::5
[04/25 21:56:45    610s] LayerId::9 widthSet size::5
[04/25 21:56:45    610s] LayerId::10 widthSet size::4
[04/25 21:56:45    610s] LayerId::11 widthSet size::3
[04/25 21:56:45    610s] eee: pegSigSF::1.070000
[04/25 21:56:45    610s] Updating RC grid for preRoute extraction ...
[04/25 21:56:45    610s] Initializing multi-corner capacitance tables ... 
[04/25 21:56:45    610s] Initializing multi-corner resistance tables ...
[04/25 21:56:45    610s] Creating RPSQ from WeeR and WRes ...
[04/25 21:56:45    610s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:56:45    610s] eee: l::2 avDens::0.227393 usedTrk::7485.208918 availTrk::32917.500000 sigTrk::7485.208918
[04/25 21:56:45    610s] eee: l::3 avDens::0.271134 usedTrk::9590.012920 availTrk::35370.000000 sigTrk::9590.012920
[04/25 21:56:45    610s] eee: l::4 avDens::0.161386 usedTrk::5409.021784 availTrk::33516.000000 sigTrk::5409.021784
[04/25 21:56:45    610s] eee: l::5 avDens::0.084019 usedTrk::2427.314177 availTrk::28890.000000 sigTrk::2427.314177
[04/25 21:56:45    610s] eee: l::6 avDens::0.034913 usedTrk::588.050292 availTrk::16843.500000 sigTrk::588.050292
[04/25 21:56:45    610s] eee: l::7 avDens::0.050455 usedTrk::286.082456 availTrk::5670.000000 sigTrk::286.082456
[04/25 21:56:45    610s] eee: l::8 avDens::0.011349 usedTrk::1.940643 availTrk::171.000000 sigTrk::1.940643
[04/25 21:56:45    610s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:56:45    610s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:56:45    610s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:56:45    610s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:45    610s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256779 uaWl=1.000000 uaWlH=0.345767 aWlH=0.000000 lMod=0 pMax=0.835600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:56:45    610s] End AAE Lib Interpolated Model. (MEM=2457.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:45    610s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:56:45    610s] Accumulated time to calculate placeable region: 0
[04/25 21:56:45    610s] Calculating clock latencies for useful skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:56:45    610s] (I)      Initializing Steiner engine. 
[04/25 21:56:45    610s] (I)      ==================== Layers =====================
[04/25 21:56:45    610s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:45    610s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:56:45    610s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:45    610s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:56:45    610s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:56:45    610s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:45    610s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:56:45    610s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:56:45    610s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:56:45    610s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:56:45    610s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:56:45    610s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:56:45    610s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:56:45    610s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:56:45    610s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:56:45    610s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:56:45    610s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:56:45    610s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:56:45    610s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:56:45    610s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:56:45    610s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:56:46    610s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 21 constraints; tolerance 1
[04/25 21:56:46    611s] No skew group targets were slackened
[04/25 21:56:46    611s] Best achievable insertion delay respecting ccopt_initial skew groups is 0.000ns, targetting a maximum insertion delay of 0.000ns
[04/25 21:56:46    611s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 19 constraints; tolerance 1
[04/25 21:56:46    611s] No skew group targets were slackened
[04/25 21:56:46    611s] External - Set all clocks to propagated mode...
[04/25 21:56:46    611s] Innovus updating I/O latencies
[04/25 21:56:47    612s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:56:47    612s] #################################################################################
[04/25 21:56:47    612s] # Design Stage: PreRoute
[04/25 21:56:47    612s] # Design Name: tpu_top
[04/25 21:56:47    612s] # Design Mode: 45nm
[04/25 21:56:47    612s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:56:47    612s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:56:47    612s] # Signoff Settings: SI Off 
[04/25 21:56:47    612s] #################################################################################
[04/25 21:56:47    612s] Extraction called for design 'tpu_top' of instances=25178 and nets=29422 using extraction engine 'pre_route' .
[04/25 21:56:47    612s] pre_route RC Extraction called for design tpu_top.
[04/25 21:56:47    612s] RC Extraction called in multi-corner(1) mode.
[04/25 21:56:47    612s] RCMode: PreRoute
[04/25 21:56:47    612s]       RC Corner Indexes            0   
[04/25 21:56:47    612s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:56:47    612s] Resistance Scaling Factor    : 1.00000 
[04/25 21:56:47    612s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:56:47    612s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:56:47    612s] Shrink Factor                : 0.90000
[04/25 21:56:47    612s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:56:47    612s] Using capacitance table file ...
[04/25 21:56:47    612s] 
[04/25 21:56:47    612s] Trim Metal Layers:
[04/25 21:56:47    612s] LayerId::1 widthSet size::4
[04/25 21:56:47    612s] LayerId::2 widthSet size::4
[04/25 21:56:47    612s] LayerId::3 widthSet size::4
[04/25 21:56:47    612s] LayerId::4 widthSet size::4
[04/25 21:56:47    612s] LayerId::5 widthSet size::4
[04/25 21:56:47    612s] LayerId::6 widthSet size::4
[04/25 21:56:47    612s] LayerId::7 widthSet size::5
[04/25 21:56:47    612s] LayerId::8 widthSet size::5
[04/25 21:56:47    612s] LayerId::9 widthSet size::5
[04/25 21:56:47    612s] LayerId::10 widthSet size::4
[04/25 21:56:47    612s] LayerId::11 widthSet size::3
[04/25 21:56:47    612s] eee: pegSigSF::1.070000
[04/25 21:56:47    612s] Updating RC grid for preRoute extraction ...
[04/25 21:56:47    612s] Initializing multi-corner capacitance tables ... 
[04/25 21:56:47    612s] Initializing multi-corner resistance tables ...
[04/25 21:56:47    612s] Creating RPSQ from WeeR and WRes ...
[04/25 21:56:48    613s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:56:48    613s] eee: l::2 avDens::0.227393 usedTrk::7485.208918 availTrk::32917.500000 sigTrk::7485.208918
[04/25 21:56:48    613s] eee: l::3 avDens::0.271134 usedTrk::9590.012920 availTrk::35370.000000 sigTrk::9590.012920
[04/25 21:56:48    613s] eee: l::4 avDens::0.161386 usedTrk::5409.021784 availTrk::33516.000000 sigTrk::5409.021784
[04/25 21:56:48    613s] eee: l::5 avDens::0.084019 usedTrk::2427.314177 availTrk::28890.000000 sigTrk::2427.314177
[04/25 21:56:48    613s] eee: l::6 avDens::0.034913 usedTrk::588.050292 availTrk::16843.500000 sigTrk::588.050292
[04/25 21:56:48    613s] eee: l::7 avDens::0.050455 usedTrk::286.082456 availTrk::5670.000000 sigTrk::286.082456
[04/25 21:56:48    613s] eee: l::8 avDens::0.011349 usedTrk::1.940643 availTrk::171.000000 sigTrk::1.940643
[04/25 21:56:48    613s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:56:48    613s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:56:48    613s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:56:48    613s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:48    613s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256779 uaWl=1.000000 uaWlH=0.345767 aWlH=0.000000 lMod=0 pMax=0.835600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:56:48    613s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2503.676M)
[04/25 21:56:49    614s] Topological Sorting (REAL = 0:00:00.0, MEM = 2517.3M, InitMEM = 2517.3M)
[04/25 21:56:49    614s] Start delay calculation (fullDC) (1 T). (MEM=2517.29)
[04/25 21:56:49    614s] End AAE Lib Interpolated Model. (MEM=2517.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:51    616s] Total number of fetched objects 29330
[04/25 21:56:51    616s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:56:51    616s] Total number of fetched objects 29330
[04/25 21:56:51    616s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:56:51    616s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:56:51    616s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:56:51    616s] End delay calculation. (MEM=2548.98 CPU=0:00:00.7 REAL=0:00:01.0)
[04/25 21:56:51    616s] End delay calculation (fullDC). (MEM=2548.98 CPU=0:00:02.2 REAL=0:00:02.0)
[04/25 21:56:51    616s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 2549.0M) ***
[04/25 21:56:51    616s] Setting all clocks to propagated mode.
[04/25 21:56:51    616s] External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:05.6)
[04/25 21:56:51    616s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/25 21:56:51    616s] 
[04/25 21:56:51    616s] Skew group insertion delays
[04/25 21:56:51    616s] ===========================
[04/25 21:56:51    616s] 
[04/25 21:56:51    616s] ---------------------------------------------------------------------------------
[04/25 21:56:51    616s] Timing Corner           Skew Group      Min ID    Max ID    Avg ID    Std.Dev. ID
[04/25 21:56:51    616s]                                         (ns)      (ns)      (ns)      (ns)
[04/25 21:56:51    616s] ---------------------------------------------------------------------------------
[04/25 21:56:51    616s] max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000        0.000
[04/25 21:56:51    616s] ---------------------------------------------------------------------------------
[04/25 21:56:51    616s] 
[04/25 21:56:51    616s] CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:45.0
[04/25 21:56:51    616s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:56:51    616s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2539.4M, EPOCH TIME: 1745632611.913552
[04/25 21:56:51    616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:56:51    616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:51    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:51    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:51    617s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.083, MEM:2485.4M, EPOCH TIME: 1745632611.996376
[04/25 21:56:51    617s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:56:52    617s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:56:52    617s] #################################################################################
[04/25 21:56:52    617s] # Design Stage: PreRoute
[04/25 21:56:52    617s] # Design Name: tpu_top
[04/25 21:56:52    617s] # Design Mode: 45nm
[04/25 21:56:52    617s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:56:52    617s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:56:52    617s] # Signoff Settings: SI Off 
[04/25 21:56:52    617s] #################################################################################
[04/25 21:56:52    617s] Calculate delays in BcWc mode...
[04/25 21:56:52    618s] Topological Sorting (REAL = 0:00:00.0, MEM = 2485.4M, InitMEM = 2485.4M)
[04/25 21:56:52    618s] Start delay calculation (fullDC) (1 T). (MEM=2485.35)
[04/25 21:56:53    618s] End AAE Lib Interpolated Model. (MEM=2485.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:56:57    622s] Total number of fetched objects 29330
[04/25 21:56:57    622s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:56:57    622s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:56:57    622s] End delay calculation. (MEM=2504.43 CPU=0:00:03.9 REAL=0:00:04.0)
[04/25 21:56:57    622s] End delay calculation (fullDC). (MEM=2504.43 CPU=0:00:04.7 REAL=0:00:05.0)
[04/25 21:56:57    622s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 2504.4M) ***
[04/25 21:56:58    623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2449.4M, EPOCH TIME: 1745632618.236221
[04/25 21:56:58    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:58    623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2449.4M, EPOCH TIME: 1745632618.269738
[04/25 21:56:58    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] ------------------------------------------------------------------
[04/25 21:56:58    623s]      Summary (cpu=0.39min real=0.40min mem=2449.4M)
[04/25 21:56:58    623s] ------------------------------------------------------------------
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] Setup views included:
[04/25 21:56:58    623s]  wc 
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] +--------------------+---------+
[04/25 21:56:58    623s] |     Setup mode     |   all   |
[04/25 21:56:58    623s] +--------------------+---------+
[04/25 21:56:58    623s] |           WNS (ns):| -0.053  |
[04/25 21:56:58    623s] |           TNS (ns):| -0.229  |
[04/25 21:56:58    623s] |    Violating Paths:|   15    |
[04/25 21:56:58    623s] |          All Paths:|  3236   |
[04/25 21:56:58    623s] +--------------------+---------+
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] +----------------+-------------------------------+------------------+
[04/25 21:56:58    623s] |                |              Real             |       Total      |
[04/25 21:56:58    623s] |    DRVs        +------------------+------------+------------------|
[04/25 21:56:58    623s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:56:58    623s] +----------------+------------------+------------+------------------+
[04/25 21:56:58    623s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:56:58    623s] |   max_tran     |      6 (12)      |   -0.067   |      6 (12)      |
[04/25 21:56:58    623s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:56:58    623s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:56:58    623s] +----------------+------------------+------------+------------------+
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2513.6M, EPOCH TIME: 1745632618.825408
[04/25 21:56:58    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:58    623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2513.6M, EPOCH TIME: 1745632618.859269
[04/25 21:56:58    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] Density: 65.454%
[04/25 21:56:58    623s] ------------------------------------------------------------------
[04/25 21:56:58    623s] **opt_design ... cpu = 0:00:34, real = 0:00:43, mem = 1698.8M, totSessionCpu=0:10:24 **
[04/25 21:56:58    623s] *** ClockClustering #1 [finish] (ccopt_design #1) : cpu/real = 0:00:24.2/0:00:24.1 (1.0), totSession cpu/real = 0:10:24.0/0:11:14.7 (0.9), mem = 2465.6M
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] =============================================================================================
[04/25 21:56:58    623s]  Step TAT Report : ClockClustering #1 / ccopt_design #1                         21.17-s075_1
[04/25 21:56:58    623s] =============================================================================================
[04/25 21:56:58    623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:56:58    623s] ---------------------------------------------------------------------------------------------
[04/25 21:56:58    623s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:56:58    623s] [ DrvReport              ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:56:58    623s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:56:58    623s] [ IncrReplace            ]      1   0:00:01.2  (   5.2 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:56:58    623s] [ EarlyGlobalRoute       ]      2   0:00:02.1  (   8.9 % )     0:00:02.1 /  0:00:02.2    1.0
[04/25 21:56:58    623s] [ ExtractRC              ]      2   0:00:01.4  (   6.0 % )     0:00:01.4 /  0:00:01.5    1.0
[04/25 21:56:58    623s] [ TimingUpdate           ]      3   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:56:58    623s] [ FullDelayCalc          ]      2   0:00:08.8  (  36.6 % )     0:00:09.5 /  0:00:09.6    1.0
[04/25 21:56:58    623s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:56:58    623s] [ MISC                   ]          0:00:09.3  (  38.7 % )     0:00:09.3 /  0:00:09.3    1.0
[04/25 21:56:58    623s] ---------------------------------------------------------------------------------------------
[04/25 21:56:58    623s]  ClockClustering #1 TOTAL           0:00:24.1  ( 100.0 % )     0:00:24.1 /  0:00:24.2    1.0
[04/25 21:56:58    623s] ---------------------------------------------------------------------------------------------
[04/25 21:56:58    623s] 
[04/25 21:56:58    623s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:24.0/0:11:14.7 (0.9), mem = 2465.6M
[04/25 21:56:58    623s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:56:58    624s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:56:58    624s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:56:58    624s] ### Creating LA Mngr. totSessionCpu=0:10:24 mem=2465.6M
[04/25 21:56:58    624s] ### Creating LA Mngr, finished. totSessionCpu=0:10:24 mem=2465.6M
[04/25 21:56:58    624s] 
[04/25 21:56:58    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:56:58    624s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:56:58    624s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:56:58    624s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:56:58    624s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:56:58    624s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:56:58    624s] Summary for sequential cells identification: 
[04/25 21:56:58    624s]   Identified SBFF number: 104
[04/25 21:56:58    624s]   Identified MBFF number: 0
[04/25 21:56:58    624s]   Identified SB Latch number: 0
[04/25 21:56:58    624s]   Identified MB Latch number: 0
[04/25 21:56:58    624s]   Not identified SBFF number: 16
[04/25 21:56:58    624s]   Not identified MBFF number: 0
[04/25 21:56:58    624s]   Not identified SB Latch number: 0
[04/25 21:56:58    624s]   Not identified MB Latch number: 0
[04/25 21:56:58    624s]   Number of sequential cells which are not FFs: 32
[04/25 21:56:58    624s]  Visiting view : wc
[04/25 21:56:58    624s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/25 21:56:58    624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:56:58    624s]  Visiting view : bc
[04/25 21:56:58    624s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/25 21:56:58    624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:56:58    624s] TLC MultiMap info (StdDelay):
[04/25 21:56:58    624s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:56:58    624s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/25 21:56:58    624s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:56:58    624s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/25 21:56:58    624s]  Setting StdDelay to: 38.8ps
[04/25 21:56:58    624s] 
[04/25 21:56:58    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:56:59    624s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.17
[04/25 21:56:59    624s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:56:59    624s] ### Creating PhyDesignMc. totSessionCpu=0:10:24 mem=2469.6M
[04/25 21:56:59    624s] OPERPROF: Starting DPlace-Init at level 1, MEM:2469.6M, EPOCH TIME: 1745632619.019462
[04/25 21:56:59    624s] Processing tracks to init pin-track alignment.
[04/25 21:56:59    624s] z: 2, totalTracks: 1
[04/25 21:56:59    624s] z: 4, totalTracks: 1
[04/25 21:56:59    624s] z: 6, totalTracks: 1
[04/25 21:56:59    624s] z: 8, totalTracks: 1
[04/25 21:56:59    624s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:56:59    624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2469.6M, EPOCH TIME: 1745632619.035701
[04/25 21:56:59    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:59    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:56:59    624s] 
[04/25 21:56:59    624s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:56:59    624s] 
[04/25 21:56:59    624s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:56:59    624s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2469.6M, EPOCH TIME: 1745632619.069579
[04/25 21:56:59    624s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2469.6M, EPOCH TIME: 1745632619.069745
[04/25 21:56:59    624s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2469.6M, EPOCH TIME: 1745632619.070100
[04/25 21:56:59    624s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2469.6MB).
[04/25 21:56:59    624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2469.6M, EPOCH TIME: 1745632619.073300
[04/25 21:56:59    624s] TotalInstCnt at PhyDesignMc Initialization: 25178
[04/25 21:56:59    624s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:24 mem=2469.6M
[04/25 21:56:59    624s] #optDebug: Start CG creation (mem=2469.6M)
[04/25 21:56:59    624s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[04/25 21:56:59    624s] (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgPrt (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgEgp (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgPbk (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgNrb(cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgObs (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgCon (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s]  ...processing cgPdm (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2658.7M)
[04/25 21:56:59    624s] ### Creating RouteCongInterface, started
[04/25 21:56:59    624s] 
[04/25 21:56:59    624s] Creating Lib Analyzer ...
[04/25 21:56:59    624s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:56:59    624s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:56:59    624s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:56:59    624s] 
[04/25 21:56:59    624s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:56:59    625s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:25 mem=2658.7M
[04/25 21:56:59    625s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:25 mem=2658.7M
[04/25 21:56:59    625s] Creating Lib Analyzer, finished. 
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] #optDebug: {0, 1.000}
[04/25 21:57:00    625s] ### Creating RouteCongInterface, finished
[04/25 21:57:00    625s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:00    625s] Usable buffer cells for single buffer setup transform:
[04/25 21:57:00    625s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/25 21:57:00    625s] Number of usable buffer cells above: 11
[04/25 21:57:00    625s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2677.7M, EPOCH TIME: 1745632620.208377
[04/25 21:57:00    625s] Found 0 hard placement blockage before merging.
[04/25 21:57:00    625s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2677.7M, EPOCH TIME: 1745632620.208912
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] Netlist preparation processing... 
[04/25 21:57:00    625s] Removed 0 instance
[04/25 21:57:00    625s] *info: Marking 0 isolation instances dont touch
[04/25 21:57:00    625s] *info: Marking 0 level shifter instances dont touch
[04/25 21:57:00    625s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:57:00    625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2674.7M, EPOCH TIME: 1745632620.320123
[04/25 21:57:00    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25178).
[04/25 21:57:00    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:00    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:00    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:00    625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.085, MEM:2588.7M, EPOCH TIME: 1745632620.405056
[04/25 21:57:00    625s] TotalInstCnt at PhyDesignMc Destruction: 25178
[04/25 21:57:00    625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.17
[04/25 21:57:00    625s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:10:25.5/0:11:16.2 (0.9), mem = 2588.7M
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] =============================================================================================
[04/25 21:57:00    625s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[04/25 21:57:00    625s] =============================================================================================
[04/25 21:57:00    625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:00    625s] ---------------------------------------------------------------------------------------------
[04/25 21:57:00    625s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.7
[04/25 21:57:00    625s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  40.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:00    625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:00    625s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  13.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:57:00    625s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:57:00    625s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:57:00    625s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:00    625s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:00    625s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:00    625s] [ MISC                   ]          0:00:00.4  (  26.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:57:00    625s] ---------------------------------------------------------------------------------------------
[04/25 21:57:00    625s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/25 21:57:00    625s] ---------------------------------------------------------------------------------------------
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] *** Starting optimizing excluded clock nets MEM= 2588.7M) ***
[04/25 21:57:00    625s] *info: No excluded clock nets to be optimized.
[04/25 21:57:00    625s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2588.7M) ***
[04/25 21:57:00    625s] *** Starting optimizing excluded clock nets MEM= 2588.7M) ***
[04/25 21:57:00    625s] *info: No excluded clock nets to be optimized.
[04/25 21:57:00    625s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2588.7M) ***
[04/25 21:57:00    625s] Begin: GigaOpt high fanout net optimization
[04/25 21:57:00    625s] GigaOpt HFN: use maxLocalDensity 1.2
[04/25 21:57:00    625s] GigaOpt HFN: use maxLocalDensity 1.2
[04/25 21:57:00    625s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:57:00    625s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 21:57:00    625s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:25.5/0:11:16.2 (0.9), mem = 2588.7M
[04/25 21:57:00    625s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:57:00    625s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:57:00    625s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:57:00    625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.18
[04/25 21:57:00    625s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:00    625s] ### Creating PhyDesignMc. totSessionCpu=0:10:26 mem=2588.7M
[04/25 21:57:00    625s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:57:00    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:2588.7M, EPOCH TIME: 1745632620.486639
[04/25 21:57:00    625s] Processing tracks to init pin-track alignment.
[04/25 21:57:00    625s] z: 2, totalTracks: 1
[04/25 21:57:00    625s] z: 4, totalTracks: 1
[04/25 21:57:00    625s] z: 6, totalTracks: 1
[04/25 21:57:00    625s] z: 8, totalTracks: 1
[04/25 21:57:00    625s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:00    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2588.7M, EPOCH TIME: 1745632620.502543
[04/25 21:57:00    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:00    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:00    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2588.7M, EPOCH TIME: 1745632620.535589
[04/25 21:57:00    625s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2588.7M, EPOCH TIME: 1745632620.535754
[04/25 21:57:00    625s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2588.7M, EPOCH TIME: 1745632620.536074
[04/25 21:57:00    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2588.7MB).
[04/25 21:57:00    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2588.7M, EPOCH TIME: 1745632620.539119
[04/25 21:57:00    625s] TotalInstCnt at PhyDesignMc Initialization: 25178
[04/25 21:57:00    625s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:26 mem=2588.7M
[04/25 21:57:00    625s] ### Creating RouteCongInterface, started
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:57:00    625s] 
[04/25 21:57:00    625s] #optDebug: {0, 1.000}
[04/25 21:57:00    625s] ### Creating RouteCongInterface, finished
[04/25 21:57:00    625s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:01    626s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:57:01    626s] Total-nets :: 29330, Stn-nets :: 0, ratio :: 0 %, Total-len 436509, Stn-len 0
[04/25 21:57:01    626s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2626.8M, EPOCH TIME: 1745632621.521232
[04/25 21:57:01    626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:01    626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:01    626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:01    626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:01    626s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2588.8M, EPOCH TIME: 1745632621.593335
[04/25 21:57:01    626s] TotalInstCnt at PhyDesignMc Destruction: 25178
[04/25 21:57:01    626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.18
[04/25 21:57:01    626s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:10:26.7/0:11:17.4 (0.9), mem = 2588.8M
[04/25 21:57:01    626s] 
[04/25 21:57:01    626s] =============================================================================================
[04/25 21:57:01    626s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[04/25 21:57:01    626s] =============================================================================================
[04/25 21:57:01    626s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:01    626s] ---------------------------------------------------------------------------------------------
[04/25 21:57:01    626s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:01    626s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  16.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:57:01    626s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:01    626s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:01    626s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:01    626s] [ MISC                   ]          0:00:00.9  (  73.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:57:01    626s] ---------------------------------------------------------------------------------------------
[04/25 21:57:01    626s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:57:01    626s] ---------------------------------------------------------------------------------------------
[04/25 21:57:01    626s] 
[04/25 21:57:01    626s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/25 21:57:01    626s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/25 21:57:01    626s] End: GigaOpt high fanout net optimization
[04/25 21:57:02    627s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:57:02    627s] Deleting Lib Analyzer.
[04/25 21:57:02    627s] Begin: GigaOpt DRV Optimization
[04/25 21:57:02    627s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/25 21:57:02    627s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/25 21:57:02    627s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:27.6/0:11:18.3 (0.9), mem = 2588.8M
[04/25 21:57:02    627s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:57:02    627s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:57:02    627s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:57:02    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.19
[04/25 21:57:02    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:02    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:28 mem=2588.8M
[04/25 21:57:02    627s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:57:02    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:2588.8M, EPOCH TIME: 1745632622.611515
[04/25 21:57:02    627s] Processing tracks to init pin-track alignment.
[04/25 21:57:02    627s] z: 2, totalTracks: 1
[04/25 21:57:02    627s] z: 4, totalTracks: 1
[04/25 21:57:02    627s] z: 6, totalTracks: 1
[04/25 21:57:02    627s] z: 8, totalTracks: 1
[04/25 21:57:02    627s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:02    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2588.8M, EPOCH TIME: 1745632622.627333
[04/25 21:57:02    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:02    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:02    627s] 
[04/25 21:57:02    627s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:02    627s] 
[04/25 21:57:02    627s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:02    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2588.8M, EPOCH TIME: 1745632622.660528
[04/25 21:57:02    627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2588.8M, EPOCH TIME: 1745632622.660673
[04/25 21:57:02    627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2588.8M, EPOCH TIME: 1745632622.660967
[04/25 21:57:02    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2588.8MB).
[04/25 21:57:02    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2588.8M, EPOCH TIME: 1745632622.664107
[04/25 21:57:02    627s] TotalInstCnt at PhyDesignMc Initialization: 25178
[04/25 21:57:02    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=2588.8M
[04/25 21:57:02    627s] ### Creating RouteCongInterface, started
[04/25 21:57:02    627s] 
[04/25 21:57:02    627s] Creating Lib Analyzer ...
[04/25 21:57:02    627s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:57:02    627s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:57:02    627s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:57:02    627s] 
[04/25 21:57:02    627s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:03    628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:29 mem=2588.8M
[04/25 21:57:03    628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:29 mem=2588.8M
[04/25 21:57:03    628s] Creating Lib Analyzer, finished. 
[04/25 21:57:03    628s] 
[04/25 21:57:03    628s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:57:03    628s] 
[04/25 21:57:03    628s] #optDebug: {0, 1.000}
[04/25 21:57:03    628s] ### Creating RouteCongInterface, finished
[04/25 21:57:03    628s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:04    629s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:57:04    629s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:57:04    629s] [GPS-DRV] maxLocalDensity: 0.98
[04/25 21:57:04    629s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:57:04    629s] [GPS-DRV] All active and enabled setup views
[04/25 21:57:04    629s] [GPS-DRV]     wc
[04/25 21:57:04    629s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:57:04    629s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:57:04    629s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:57:04    629s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 21:57:04    629s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:57:04    629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2646.1M, EPOCH TIME: 1745632624.221579
[04/25 21:57:04    629s] Found 0 hard placement blockage before merging.
[04/25 21:57:04    629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2646.1M, EPOCH TIME: 1745632624.221909
[04/25 21:57:04    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:57:04    629s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:57:04    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:57:04    629s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:57:04    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:57:04    629s] Info: violation cost 12.345090 (cap = 0.000000, tran = 12.345090, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:57:04    629s] |    69|   248|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.23|       0|       0|       0| 65.45%|          |         |
[04/25 21:57:05    630s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:57:05    630s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.23|      69|       4|      22| 65.59%| 0:00:01.0|  2684.2M|
[04/25 21:57:05    630s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:57:05    630s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.23|       0|       0|       0| 65.59%| 0:00:00.0|  2684.2M|
[04/25 21:57:05    630s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:57:05    630s] Finished writing unified metrics of routing constraints.
[04/25 21:57:05    630s] Bottom Preferred Layer:
[04/25 21:57:05    630s]     None
[04/25 21:57:05    630s] Via Pillar Rule:
[04/25 21:57:05    630s]     None
[04/25 21:57:05    630s] 
[04/25 21:57:05    630s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2684.2M) ***
[04/25 21:57:05    630s] 
[04/25 21:57:05    630s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2684.2M, EPOCH TIME: 1745632625.363482
[04/25 21:57:05    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25251).
[04/25 21:57:05    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:05    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:05    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:05    630s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.085, MEM:2667.2M, EPOCH TIME: 1745632625.448444
[04/25 21:57:05    630s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2667.2M, EPOCH TIME: 1745632625.452492
[04/25 21:57:05    630s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2667.2M, EPOCH TIME: 1745632625.452583
[04/25 21:57:05    630s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2667.2M, EPOCH TIME: 1745632625.469118
[04/25 21:57:05    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:05    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:05    630s] 
[04/25 21:57:05    630s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:05    630s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2667.2M, EPOCH TIME: 1745632625.501861
[04/25 21:57:05    630s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2667.2M, EPOCH TIME: 1745632625.502029
[04/25 21:57:05    630s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2667.2M, EPOCH TIME: 1745632625.502426
[04/25 21:57:05    630s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2667.2M, EPOCH TIME: 1745632625.505455
[04/25 21:57:05    630s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2667.2M, EPOCH TIME: 1745632625.505744
[04/25 21:57:05    630s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:2667.2M, EPOCH TIME: 1745632625.505836
[04/25 21:57:05    630s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:2667.2M, EPOCH TIME: 1745632625.505880
[04/25 21:57:05    630s] TDRefine: refinePlace mode is spiral
[04/25 21:57:05    630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.9
[04/25 21:57:05    630s] OPERPROF: Starting RefinePlace at level 1, MEM:2667.2M, EPOCH TIME: 1745632625.505974
[04/25 21:57:05    630s] *** Starting place_detail (0:10:31 mem=2667.2M) ***
[04/25 21:57:05    630s] Total net bbox length = 3.749e+05 (1.810e+05 1.939e+05) (ext = 1.818e+04)
[04/25 21:57:05    630s] 
[04/25 21:57:05    630s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:05    630s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:05    630s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:05    630s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:05    630s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2667.2M, EPOCH TIME: 1745632625.535051
[04/25 21:57:05    630s] Starting refinePlace ...
[04/25 21:57:05    630s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:05    630s] One DDP V2 for no tweak run.
[04/25 21:57:05    630s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:05    630s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2668.9M, EPOCH TIME: 1745632625.580535
[04/25 21:57:05    630s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:57:05    630s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2668.9M, EPOCH TIME: 1745632625.580741
[04/25 21:57:05    630s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2668.9M, EPOCH TIME: 1745632625.581058
[04/25 21:57:05    630s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2668.9M, EPOCH TIME: 1745632625.581110
[04/25 21:57:05    630s] DDP markSite nrRow 182 nrJob 182
[04/25 21:57:05    630s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2668.9M, EPOCH TIME: 1745632625.581695
[04/25 21:57:05    630s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2668.9M, EPOCH TIME: 1745632625.581754
[04/25 21:57:05    630s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:57:05    630s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2672.4M, EPOCH TIME: 1745632625.602445
[04/25 21:57:05    630s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2672.4M, EPOCH TIME: 1745632625.602515
[04/25 21:57:05    630s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2672.4M, EPOCH TIME: 1745632625.605942
[04/25 21:57:05    630s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:57:05    630s]  ** Cut row section real time 0:00:00.0.
[04/25 21:57:05    630s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2672.4M, EPOCH TIME: 1745632625.606063
[04/25 21:57:05    631s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:57:05    631s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2672.4MB) @(0:10:31 - 0:10:31).
[04/25 21:57:05    631s] Move report: preRPlace moves 350 insts, mean move: 0.39 um, max move: 2.31 um 
[04/25 21:57:05    631s] 	Max move on inst (quantize/FE_OFC6124_ori_data_23): (81.80, 114.38) --> (81.20, 112.67)
[04/25 21:57:05    631s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/25 21:57:06    631s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:57:06    631s] 
[04/25 21:57:06    631s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:57:06    632s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:57:06    632s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:57:06    632s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:57:06    632s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:57:06    632s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:57:06    632s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=2656.4MB) @(0:10:31 - 0:10:32).
[04/25 21:57:06    632s] Move report: Detail placement moves 350 insts, mean move: 0.39 um, max move: 2.31 um 
[04/25 21:57:06    632s] 	Max move on inst (quantize/FE_OFC6124_ori_data_23): (81.80, 114.38) --> (81.20, 112.67)
[04/25 21:57:06    632s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2656.4MB
[04/25 21:57:06    632s] Statistics of distance of Instance movement in refine placement:
[04/25 21:57:06    632s]   maximum (X+Y) =         2.31 um
[04/25 21:57:06    632s]   inst (quantize/FE_OFC6124_ori_data_23) with max move: (81.8, 114.38) -> (81.2, 112.67)
[04/25 21:57:06    632s]   mean    (X+Y) =         0.39 um
[04/25 21:57:06    632s] Summary Report:
[04/25 21:57:06    632s] Instances move: 350 (out of 25251 movable)
[04/25 21:57:06    632s] Instances flipped: 0
[04/25 21:57:06    632s] Mean displacement: 0.39 um
[04/25 21:57:06    632s] Max displacement: 2.31 um [04/25 21:57:06    632s] Total instances moved : 350
(Instance: quantize/FE_OFC6124_ori_data_23) (81.8, 114.38) -> (81.2, 112.67)
[04/25 21:57:06    632s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/25 21:57:06    632s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.460, REAL:1.446, MEM:2656.4M, EPOCH TIME: 1745632626.981191
[04/25 21:57:06    632s] Total net bbox length = 3.749e+05 (1.810e+05 1.939e+05) (ext = 1.819e+04)
[04/25 21:57:06    632s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2656.4MB
[04/25 21:57:06    632s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2656.4MB) @(0:10:31 - 0:10:32).
[04/25 21:57:06    632s] *** Finished place_detail (0:10:32 mem=2656.4M) ***
[04/25 21:57:06    632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.9
[04/25 21:57:06    632s] OPERPROF: Finished RefinePlace at level 1, CPU:1.500, REAL:1.486, MEM:2656.4M, EPOCH TIME: 1745632626.991670
[04/25 21:57:07    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2656.4M, EPOCH TIME: 1745632627.121167
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25251).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2653.4M, EPOCH TIME: 1745632627.202723
[04/25 21:57:07    632s] *** maximum move = 2.31 um ***
[04/25 21:57:07    632s] *** Finished re-routing un-routed nets (2653.4M) ***
[04/25 21:57:07    632s] OPERPROF: Starting DPlace-Init at level 1, MEM:2653.4M, EPOCH TIME: 1745632627.243912
[04/25 21:57:07    632s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2653.4M, EPOCH TIME: 1745632627.260632
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:07    632s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2653.4M, EPOCH TIME: 1745632627.293310
[04/25 21:57:07    632s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2653.4M, EPOCH TIME: 1745632627.293468
[04/25 21:57:07    632s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2669.4M, EPOCH TIME: 1745632627.293959
[04/25 21:57:07    632s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2669.4M, EPOCH TIME: 1745632627.297055
[04/25 21:57:07    632s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2669.4M, EPOCH TIME: 1745632627.297350
[04/25 21:57:07    632s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2669.4M, EPOCH TIME: 1745632627.297440
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2669.4M) ***
[04/25 21:57:07    632s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:57:07    632s] Total-nets :: 29403, Stn-nets :: 0, ratio :: 0 %, Total-len 436515, Stn-len 0
[04/25 21:57:07    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2650.3M, EPOCH TIME: 1745632627.610372
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2593.3M, EPOCH TIME: 1745632627.682707
[04/25 21:57:07    632s] TotalInstCnt at PhyDesignMc Destruction: 25251
[04/25 21:57:07    632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.19
[04/25 21:57:07    632s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:10:32.8/0:11:23.5 (0.9), mem = 2593.3M
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s] =============================================================================================
[04/25 21:57:07    632s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[04/25 21:57:07    632s] =============================================================================================
[04/25 21:57:07    632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:07    632s] ---------------------------------------------------------------------------------------------
[04/25 21:57:07    632s] [ SlackTraversorInit     ]      2   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:57:07    632s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  11.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:07    632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:07    632s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:57:07    632s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:07    632s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:57:07    632s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:07    632s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:57:07    632s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:07    632s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:07    632s] [ OptEval                ]      2   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.1
[04/25 21:57:07    632s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[04/25 21:57:07    632s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:57:07    632s] [ IncrDelayCalc          ]     11   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:57:07    632s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:57:07    632s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:57:07    632s] [ RefinePlace            ]      1   0:00:02.1  (  39.9 % )     0:00:02.1 /  0:00:02.1    1.0
[04/25 21:57:07    632s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:57:07    632s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:07    632s] [ MISC                   ]          0:00:00.9  (  16.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:57:07    632s] ---------------------------------------------------------------------------------------------
[04/25 21:57:07    632s]  DrvOpt #2 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[04/25 21:57:07    632s] ---------------------------------------------------------------------------------------------
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s] End: GigaOpt DRV Optimization
[04/25 21:57:07    632s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:57:07    632s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/25 21:57:07    632s] **opt_design ... cpu = 0:00:43, real = 0:00:52, mem = 1814.3M, totSessionCpu=0:10:33 **
[04/25 21:57:07    632s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:57:07    632s] Deleting Lib Analyzer.
[04/25 21:57:07    632s] Begin: GigaOpt Global Optimization
[04/25 21:57:07    632s] *info: use new DP (enabled)
[04/25 21:57:07    632s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/25 21:57:07    632s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/25 21:57:07    632s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:57:07    632s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:57:07    632s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:57:07    632s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:32.8/0:11:23.5 (0.9), mem = 2593.3M
[04/25 21:57:07    632s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.20
[04/25 21:57:07    632s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:07    632s] ### Creating PhyDesignMc. totSessionCpu=0:10:33 mem=2593.3M
[04/25 21:57:07    632s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:57:07    632s] OPERPROF: Starting DPlace-Init at level 1, MEM:2593.3M, EPOCH TIME: 1745632627.761062
[04/25 21:57:07    632s] Processing tracks to init pin-track alignment.
[04/25 21:57:07    632s] z: 2, totalTracks: 1
[04/25 21:57:07    632s] z: 4, totalTracks: 1
[04/25 21:57:07    632s] z: 6, totalTracks: 1
[04/25 21:57:07    632s] z: 8, totalTracks: 1
[04/25 21:57:07    632s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:07    632s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2593.3M, EPOCH TIME: 1745632627.776940
[04/25 21:57:07    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:07    632s] 
[04/25 21:57:07    632s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:07    632s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2593.3M, EPOCH TIME: 1745632627.808393
[04/25 21:57:07    632s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2593.3M, EPOCH TIME: 1745632627.808493
[04/25 21:57:07    632s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2593.3M, EPOCH TIME: 1745632627.808797
[04/25 21:57:07    632s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2593.3MB).
[04/25 21:57:07    632s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2593.3M, EPOCH TIME: 1745632627.811939
[04/25 21:57:07    633s] TotalInstCnt at PhyDesignMc Initialization: 25251
[04/25 21:57:07    633s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:33 mem=2593.3M
[04/25 21:57:07    633s] ### Creating RouteCongInterface, started
[04/25 21:57:07    633s] 
[04/25 21:57:07    633s] Creating Lib Analyzer ...
[04/25 21:57:07    633s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:57:07    633s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:57:07    633s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:57:07    633s] 
[04/25 21:57:07    633s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:08    633s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:34 mem=2593.3M
[04/25 21:57:08    633s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:34 mem=2593.3M
[04/25 21:57:08    633s] Creating Lib Analyzer, finished. 
[04/25 21:57:08    633s] 
[04/25 21:57:08    633s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:57:08    633s] 
[04/25 21:57:08    633s] #optDebug: {0, 1.000}
[04/25 21:57:08    633s] ### Creating RouteCongInterface, finished
[04/25 21:57:08    633s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:08    633s] *info: 1 don't touch net excluded
[04/25 21:57:08    633s] *info: 1 clock net excluded
[04/25 21:57:08    633s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:57:08    633s] *info: 72 no-driver nets excluded.
[04/25 21:57:14    634s] Info: initial physical memory for 2 CRR processes is 571.60MB.
[04/25 21:57:14    634s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.6M, EPOCH TIME: 1745632634.580804
[04/25 21:57:14    634s] Found 0 hard placement blockage before merging.
[04/25 21:57:14    634s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.6M, EPOCH TIME: 1745632634.581192
[04/25 21:57:14    634s] ** GigaOpt Global Opt WNS Slack -0.053  TNS Slack -0.229 
[04/25 21:57:14    634s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:57:14    634s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:57:14    634s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:57:14    634s] |  -0.053|  -0.229|   65.59%|   0:00:00.0| 2650.6M|        wc|  default| systolic/matrix_mul_2D_reg[3][0][19]/D     |
[04/25 21:57:15    635s] |  -0.028|  -0.143|   65.59%|   0:00:01.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][19]/D     |
[04/25 21:57:15    635s] |  -0.028|  -0.143|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][19]/D     |
[04/25 21:57:15    635s] |  -0.028|  -0.143|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][19]/D     |
[04/25 21:57:15    635s] |  -0.021|  -0.091|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.069|   65.59%|   0:00:01.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.069|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.069|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.064|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.043|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.043|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.043|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:16    636s] |  -0.021|  -0.043|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:17    636s] |  -0.021|  -0.033|   65.59%|   0:00:01.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:17    636s] |  -0.021|  -0.033|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:17    636s] |  -0.021|  -0.033|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[6][2][19]/D     |
[04/25 21:57:17    636s] |  -0.012|  -0.012|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[1][1][20]/D     |
[04/25 21:57:17    637s] |  -0.012|  -0.012|   65.59%|   0:00:00.0| 2669.7M|        wc|  default| systolic/matrix_mul_2D_reg[1][1][20]/D     |
[04/25 21:57:17    637s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:57:17    637s] 
[04/25 21:57:17    637s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2669.7M) ***
[04/25 21:57:17    637s] 
[04/25 21:57:17    637s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2669.7M) ***
[04/25 21:57:17    637s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:57:17    637s] Finished writing unified metrics of routing constraints.
[04/25 21:57:17    637s] Bottom Preferred Layer:
[04/25 21:57:17    637s]     None
[04/25 21:57:17    637s] Via Pillar Rule:
[04/25 21:57:17    637s]     None
[04/25 21:57:17    637s] ** GigaOpt Global Opt End WNS Slack -0.012  TNS Slack -0.012 
[04/25 21:57:17    637s] Total-nets :: 29398, Stn-nets :: 2, ratio :: 0.00680318 %, Total-len 436526, Stn-len 78.32
[04/25 21:57:17    637s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2650.6M, EPOCH TIME: 1745632637.894989
[04/25 21:57:17    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25246).
[04/25 21:57:17    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:17    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:17    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:17    637s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2591.6M, EPOCH TIME: 1745632637.969028
[04/25 21:57:17    637s] TotalInstCnt at PhyDesignMc Destruction: 25246
[04/25 21:57:17    637s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.20
[04/25 21:57:17    637s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.7/0:00:10.2 (0.5), totSession cpu/real = 0:10:37.6/0:11:33.7 (0.9), mem = 2591.6M
[04/25 21:57:17    637s] 
[04/25 21:57:17    637s] =============================================================================================
[04/25 21:57:17    637s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[04/25 21:57:17    637s] =============================================================================================
[04/25 21:57:17    637s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:17    637s] ---------------------------------------------------------------------------------------------
[04/25 21:57:17    637s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    1.0
[04/25 21:57:17    637s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:17    637s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:17    637s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:57:17    637s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:17    637s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:57:17    637s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:17    637s] [ BottleneckAnalyzerInit ]      5   0:00:02.0  (  19.3 % )     0:00:02.0 /  0:00:02.0    1.0
[04/25 21:57:17    637s] [ TransformInit          ]      1   0:00:06.0  (  58.3 % )     0:00:06.0 /  0:00:00.5    0.1
[04/25 21:57:17    637s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:57:17    637s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:17    637s] [ OptEval                ]     17   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.1
[04/25 21:57:17    637s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/25 21:57:17    637s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:17    637s] [ IncrDelayCalc          ]     30   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:57:17    637s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.2
[04/25 21:57:17    637s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 21:57:17    637s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:17    637s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[04/25 21:57:17    637s] [ MISC                   ]          0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 21:57:17    637s] ---------------------------------------------------------------------------------------------
[04/25 21:57:17    637s]  GlobalOpt #1 TOTAL                 0:00:10.2  ( 100.0 % )     0:00:10.2 /  0:00:04.7    0.5
[04/25 21:57:17    637s] ---------------------------------------------------------------------------------------------
[04/25 21:57:17    637s] 
[04/25 21:57:17    637s] End: GigaOpt Global Optimization
[04/25 21:57:17    637s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:57:17    637s] Deleting Lib Analyzer.
[04/25 21:57:17    637s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:57:17    637s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/25 21:57:18    637s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:57:18    637s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:57:18    637s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:57:18    637s] ### Creating LA Mngr. totSessionCpu=0:10:38 mem=2591.6M
[04/25 21:57:18    637s] ### Creating LA Mngr, finished. totSessionCpu=0:10:38 mem=2591.6M
[04/25 21:57:18    637s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:57:18    637s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:18    637s] ### Creating PhyDesignMc. totSessionCpu=0:10:38 mem=2648.8M
[04/25 21:57:18    637s] OPERPROF: Starting DPlace-Init at level 1, MEM:2648.8M, EPOCH TIME: 1745632638.096314
[04/25 21:57:18    637s] Processing tracks to init pin-track alignment.
[04/25 21:57:18    637s] z: 2, totalTracks: 1
[04/25 21:57:18    637s] z: 4, totalTracks: 1
[04/25 21:57:18    637s] z: 6, totalTracks: 1
[04/25 21:57:18    637s] z: 8, totalTracks: 1
[04/25 21:57:18    637s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:18    637s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2648.8M, EPOCH TIME: 1745632638.112698
[04/25 21:57:18    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:18    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:18    637s] 
[04/25 21:57:18    637s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:18    637s] 
[04/25 21:57:18    637s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:18    637s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.032, MEM:2648.8M, EPOCH TIME: 1745632638.144656
[04/25 21:57:18    637s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2648.8M, EPOCH TIME: 1745632638.144765
[04/25 21:57:18    637s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2648.8M, EPOCH TIME: 1745632638.145095
[04/25 21:57:18    637s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2648.8MB).
[04/25 21:57:18    637s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2648.8M, EPOCH TIME: 1745632638.148125
[04/25 21:57:18    637s] TotalInstCnt at PhyDesignMc Initialization: 25246
[04/25 21:57:18    637s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:38 mem=2648.8M
[04/25 21:57:18    637s] Begin: Area Reclaim Optimization
[04/25 21:57:18    637s] 
[04/25 21:57:18    637s] Creating Lib Analyzer ...
[04/25 21:57:18    637s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:37.9/0:11:34.1 (0.9), mem = 2648.8M
[04/25 21:57:18    637s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:57:18    637s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:57:18    637s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:57:18    637s] 
[04/25 21:57:18    637s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:18    638s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:38 mem=2650.8M
[04/25 21:57:18    638s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:38 mem=2650.8M
[04/25 21:57:18    638s] Creating Lib Analyzer, finished. 
[04/25 21:57:18    638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.21
[04/25 21:57:18    638s] ### Creating RouteCongInterface, started
[04/25 21:57:18    638s] 
[04/25 21:57:18    638s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:57:18    638s] 
[04/25 21:57:18    638s] #optDebug: {0, 1.000}
[04/25 21:57:18    638s] ### Creating RouteCongInterface, finished
[04/25 21:57:18    638s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:19    638s] Usable buffer cells for single buffer setup transform:
[04/25 21:57:19    638s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/25 21:57:19    638s] Number of usable buffer cells above: 11
[04/25 21:57:19    638s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.8M, EPOCH TIME: 1745632639.116397
[04/25 21:57:19    638s] Found 0 hard placement blockage before merging.
[04/25 21:57:19    638s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.8M, EPOCH TIME: 1745632639.116703
[04/25 21:57:19    638s] Reclaim Optimization WNS Slack -0.012  TNS Slack -0.012 Density 65.59
[04/25 21:57:19    638s] +---------+---------+--------+--------+------------+--------+
[04/25 21:57:19    638s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:57:19    638s] +---------+---------+--------+--------+------------+--------+
[04/25 21:57:19    638s] |   65.59%|        -|  -0.012|  -0.012|   0:00:00.0| 2650.8M|
[04/25 21:57:26    645s] |   65.54%|       68|  -0.012|  -0.012|   0:00:07.0| 2677.9M|
[04/25 21:57:26    646s] |   65.54%|        1|  -0.012|  -0.012|   0:00:00.0| 2677.9M|
[04/25 21:57:26    646s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:57:26    646s] |   65.54%|        0|  -0.012|  -0.012|   0:00:00.0| 2677.9M|
[04/25 21:57:29    648s] |   65.47%|       32|  -0.012|  -0.012|   0:00:03.0| 2677.9M|
[04/25 21:57:31    651s] |   65.39%|      113|  -0.012|  -0.012|   0:00:02.0| 2677.9M|
[04/25 21:57:31    651s] |   65.39%|        0|  -0.012|  -0.012|   0:00:00.0| 2677.9M|
[04/25 21:57:31    651s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:57:31    651s] |   65.39%|        0|  -0.012|  -0.012|   0:00:00.0| 2677.9M|
[04/25 21:57:31    651s] +---------+---------+--------+--------+------------+--------+
[04/25 21:57:31    651s] Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.012 Density 65.39
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] ** Summary: Restruct = 69 Buffer Deletion = 35 Declone = 3 Resize = 111 **
[04/25 21:57:31    651s] --------------------------------------------------------------
[04/25 21:57:31    651s] |                                   | Total     | Sequential |
[04/25 21:57:31    651s] --------------------------------------------------------------
[04/25 21:57:31    651s] | Num insts resized                 |     111  |       3    |
[04/25 21:57:31    651s] | Num insts undone                  |       2  |       0    |
[04/25 21:57:31    651s] | Num insts Downsized               |     111  |       3    |
[04/25 21:57:31    651s] | Num insts Samesized               |       0  |       0    |
[04/25 21:57:31    651s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:57:31    651s] | Num multiple commits+uncommits    |       0  |       -    |
[04/25 21:57:31    651s] --------------------------------------------------------------
[04/25 21:57:31    651s] Bottom Preferred Layer:
[04/25 21:57:31    651s]     None
[04/25 21:57:31    651s] Via Pillar Rule:
[04/25 21:57:31    651s]     None
[04/25 21:57:31    651s] Finished writing unified metrics of routing constraints.
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 21:57:31    651s] End: Core Area Reclaim Optimization (cpu = 0:00:13.5) (real = 0:00:13.0) **
[04/25 21:57:31    651s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:57:31    651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.21
[04/25 21:57:31    651s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.5/0:00:13.5 (1.0), totSession cpu/real = 0:10:51.4/0:11:47.6 (0.9), mem = 2677.9M
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] =============================================================================================
[04/25 21:57:31    651s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/25 21:57:31    651s] =============================================================================================
[04/25 21:57:31    651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:31    651s] ---------------------------------------------------------------------------------------------
[04/25 21:57:31    651s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:31    651s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:31    651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:31    651s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.9
[04/25 21:57:31    651s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:57:31    651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:31    651s] [ OptimizationStep       ]      1   0:00:00.5  (   3.7 % )     0:00:12.5 /  0:00:12.5    1.0
[04/25 21:57:31    651s] [ OptSingleIteration     ]      7   0:00:00.3  (   1.9 % )     0:00:12.0 /  0:00:12.0    1.0
[04/25 21:57:31    651s] [ OptGetWeight           ]    377   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/25 21:57:31    651s] [ OptEval                ]    377   0:00:09.4  (  69.4 % )     0:00:09.4 /  0:00:09.4    1.0
[04/25 21:57:31    651s] [ OptCommit              ]    377   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 21:57:31    651s] [ PostCommitDelayUpdate  ]    379   0:00:00.1  (   1.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/25 21:57:31    651s] [ IncrDelayCalc          ]    292   0:00:01.2  (   9.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 21:57:31    651s] [ IncrTimingUpdate       ]     77   0:00:00.9  (   6.6 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:57:31    651s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:57:31    651s] ---------------------------------------------------------------------------------------------
[04/25 21:57:31    651s]  AreaOpt #1 TOTAL                   0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:13.5    1.0
[04/25 21:57:31    651s] ---------------------------------------------------------------------------------------------
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] Executing incremental physical updates
[04/25 21:57:31    651s] Executing incremental physical updates
[04/25 21:57:31    651s] RC Grid backup saved.
[04/25 21:57:31    651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2677.9M, EPOCH TIME: 1745632651.810542
[04/25 21:57:31    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25130).
[04/25 21:57:31    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:31    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:31    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:31    651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2677.9M, EPOCH TIME: 1745632651.888995
[04/25 21:57:31    651s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2677.9M, EPOCH TIME: 1745632651.889183
[04/25 21:57:31    651s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2677.9M, EPOCH TIME: 1745632651.889269
[04/25 21:57:31    651s] Processing tracks to init pin-track alignment.
[04/25 21:57:31    651s] z: 2, totalTracks: 1
[04/25 21:57:31    651s] z: 4, totalTracks: 1
[04/25 21:57:31    651s] z: 6, totalTracks: 1
[04/25 21:57:31    651s] z: 8, totalTracks: 1
[04/25 21:57:31    651s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:31    651s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2677.9M, EPOCH TIME: 1745632651.906167
[04/25 21:57:31    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:31    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:31    651s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2677.9M, EPOCH TIME: 1745632651.939976
[04/25 21:57:31    651s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2677.9M, EPOCH TIME: 1745632651.940164
[04/25 21:57:31    651s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2677.9M, EPOCH TIME: 1745632651.940546
[04/25 21:57:31    651s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2677.9MB).
[04/25 21:57:31    651s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.055, MEM:2677.9M, EPOCH TIME: 1745632651.944105
[04/25 21:57:31    651s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.055, MEM:2677.9M, EPOCH TIME: 1745632651.944153
[04/25 21:57:31    651s] TDRefine: refinePlace mode is spiral
[04/25 21:57:31    651s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.10
[04/25 21:57:31    651s] OPERPROF: Starting RefinePlace at level 1, MEM:2677.9M, EPOCH TIME: 1745632651.944259
[04/25 21:57:31    651s] *** Starting place_detail (0:10:52 mem=2677.9M) ***
[04/25 21:57:31    651s] Total net bbox length = 3.745e+05 (1.808e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:31    651s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:31    651s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:31    651s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:31    651s] User Input Parameters:
[04/25 21:57:31    651s] - Congestion Driven    : Off
[04/25 21:57:31    651s] - Timing Driven        : Off
[04/25 21:57:31    651s] - Area-Violation Based : Off
[04/25 21:57:31    651s] - Start Rollback Level : -5
[04/25 21:57:31    651s] - Legalized            : On
[04/25 21:57:31    651s] - Window Based         : Off
[04/25 21:57:31    651s] - eDen incr mode       : Off
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] Starting Small incrNP...
[04/25 21:57:31    651s] - Small incr mode      : On
[04/25 21:57:31    651s] 
[04/25 21:57:31    651s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2677.9M, EPOCH TIME: 1745632651.977445
[04/25 21:57:31    651s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2677.9M, EPOCH TIME: 1745632651.981060
[04/25 21:57:31    651s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.006, MEM:2677.9M, EPOCH TIME: 1745632651.987062
[04/25 21:57:31    651s] default core: bins with density > 0.750 = 19.94 % ( 72 / 361 )
[04/25 21:57:31    651s] Density distribution unevenness ratio (U70) = 4.262%
[04/25 21:57:31    651s] Density distribution unevenness ratio (U80) = 0.013%
[04/25 21:57:31    651s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 21:57:31    651s] Density distribution unevenness ratio = 9.550%
[04/25 21:57:31    651s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:2677.9M, EPOCH TIME: 1745632651.987163
[04/25 21:57:31    651s] cost 0.827907, thresh 1.000000
[04/25 21:57:31    651s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2677.9M)
[04/25 21:57:31    651s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:57:31    651s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2677.9M, EPOCH TIME: 1745632651.987861
[04/25 21:57:31    651s] Starting refinePlace ...
[04/25 21:57:31    651s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:32    651s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:32    651s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2677.9M, EPOCH TIME: 1745632652.036051
[04/25 21:57:32    651s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:57:32    651s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2677.9M, EPOCH TIME: 1745632652.036259
[04/25 21:57:32    651s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2677.9M, EPOCH TIME: 1745632652.036626
[04/25 21:57:32    651s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2677.9M, EPOCH TIME: 1745632652.036679
[04/25 21:57:32    651s] DDP markSite nrRow 182 nrJob 182
[04/25 21:57:32    651s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2677.9M, EPOCH TIME: 1745632652.037487
[04/25 21:57:32    651s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2677.9M, EPOCH TIME: 1745632652.037542
[04/25 21:57:32    651s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:57:32    651s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2681.3M, EPOCH TIME: 1745632652.060317
[04/25 21:57:32    651s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2681.3M, EPOCH TIME: 1745632652.060382
[04/25 21:57:32    651s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.004, MEM:2681.3M, EPOCH TIME: 1745632652.063955
[04/25 21:57:32    651s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:57:32    651s]  ** Cut row section real time 0:00:00.0.
[04/25 21:57:32    651s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.004, MEM:2681.3M, EPOCH TIME: 1745632652.064086
[04/25 21:57:32    652s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:57:32    652s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2681.3MB) @(0:10:52 - 0:10:52).
[04/25 21:57:32    652s] Move report: preRPlace moves 99 insts, mean move: 0.36 um, max move: 1.20 um 
[04/25 21:57:32    652s] 	Max move on inst (systolic/data_queue_reg[3][0][2]): (23.40, 160.55) --> (22.20, 160.55)
[04/25 21:57:32    652s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[04/25 21:57:32    652s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:57:32    652s] Placement tweakage begins.
[04/25 21:57:32    652s] wire length = 4.243e+05
[04/25 21:57:33    653s] wire length = 4.238e+05
[04/25 21:57:33    653s] Placement tweakage ends.
[04/25 21:57:33    653s] Move report: tweak moves 2283 insts, mean move: 1.52 um, max move: 9.20 um 
[04/25 21:57:33    653s] 	Max move on inst (write_out/FE_OFC5623_quantized_data_126): (270.00, 186.20) --> (279.20, 186.20)
[04/25 21:57:33    653s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2698.6MB) @(0:10:52 - 0:10:53).
[04/25 21:57:33    653s] 
[04/25 21:57:33    653s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:57:34    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:57:34    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:57:34    653s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:57:34    653s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:57:34    653s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:57:34    653s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2682.6MB) @(0:10:53 - 0:10:54).
[04/25 21:57:34    654s] Move report: Detail placement moves 2361 insts, mean move: 1.48 um, max move: 9.20 um 
[04/25 21:57:34    654s] 	Max move on inst (write_out/FE_OFC5623_quantized_data_126): (270.00, 186.20) --> (279.20, 186.20)
[04/25 21:57:34    654s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2682.6MB
[04/25 21:57:34    654s] Statistics of distance of Instance movement in refine placement:
[04/25 21:57:34    654s]   maximum (X+Y) =         9.20 um
[04/25 21:57:34    654s]   inst (write_out/FE_OFC5623_quantized_data_126) with max move: (270, 186.2) -> (279.2, 186.2)
[04/25 21:57:34    654s]   mean    (X+Y) =         1.48 um
[04/25 21:57:34    654s] Total instances moved : 2361
[04/25 21:57:34    654s] Summary Report:
[04/25 21:57:34    654s] Instances move: 2361 (out of 25130 movable)
[04/25 21:57:34    654s] Instances flipped: 0
[04/25 21:57:34    654s] Mean displacement: 1.48 um
[04/25 21:57:34    654s] Max displacement: 9.20 um (Instance: write_out/FE_OFC5623_quantized_data_126) (270, 186.2) -> (279.2, 186.2)
[04/25 21:57:34    654s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[04/25 21:57:34    654s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.410, REAL:2.414, MEM:2682.6M, EPOCH TIME: 1745632654.402212
[04/25 21:57:34    654s] Total net bbox length = 3.736e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:34    654s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2682.6MB
[04/25 21:57:34    654s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2682.6MB) @(0:10:52 - 0:10:54).
[04/25 21:57:34    654s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.10
[04/25 21:57:34    654s] *** Finished place_detail (0:10:54 mem=2682.6M) ***
[04/25 21:57:34    654s] OPERPROF: Finished RefinePlace at level 1, CPU:2.490, REAL:2.478, MEM:2682.6M, EPOCH TIME: 1745632654.422607
[04/25 21:57:34    654s] Ripped up 0 affected routes.
[04/25 21:57:34    654s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2682.6M, EPOCH TIME: 1745632654.517076
[04/25 21:57:34    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25130).
[04/25 21:57:34    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:34    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:34    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:34    654s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.086, MEM:2663.6M, EPOCH TIME: 1745632654.603422
[04/25 21:57:34    654s] TotalInstCnt at PhyDesignMc Destruction: 25130
[04/25 21:57:34    654s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2587.51M, totSessionCpu=0:10:54).
[04/25 21:57:34    654s] Re-routed 0 nets
[04/25 21:57:34    654s] Extraction called for design 'tpu_top' of instances=25130 and nets=29374 using extraction engine 'pre_route' .
[04/25 21:57:34    654s] pre_route RC Extraction called for design tpu_top.
[04/25 21:57:34    654s] RC Extraction called in multi-corner(1) mode.
[04/25 21:57:34    654s] RCMode: PreRoute
[04/25 21:57:34    654s]       RC Corner Indexes            0   
[04/25 21:57:34    654s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:57:34    654s] Resistance Scaling Factor    : 1.00000 
[04/25 21:57:34    654s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:57:34    654s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:57:34    654s] Shrink Factor                : 0.90000
[04/25 21:57:34    654s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:57:34    654s] Using capacitance table file ...
[04/25 21:57:34    654s] 
[04/25 21:57:34    654s] Trim Metal Layers:
[04/25 21:57:34    654s] LayerId::1 widthSet size::4
[04/25 21:57:34    654s] LayerId::2 widthSet size::4
[04/25 21:57:34    654s] LayerId::3 widthSet size::4
[04/25 21:57:34    654s] LayerId::4 widthSet size::4
[04/25 21:57:34    654s] LayerId::5 widthSet size::4
[04/25 21:57:34    654s] LayerId::6 widthSet size::4
[04/25 21:57:34    654s] LayerId::7 widthSet size::5
[04/25 21:57:34    654s] LayerId::8 widthSet size::5
[04/25 21:57:34    654s] LayerId::9 widthSet size::5
[04/25 21:57:34    654s] LayerId::10 widthSet size::4
[04/25 21:57:34    654s] LayerId::11 widthSet size::3
[04/25 21:57:34    654s] eee: pegSigSF::1.070000
[04/25 21:57:34    654s] Skipped RC grid update for preRoute extraction.
[04/25 21:57:34    654s] Initializing multi-corner capacitance tables ... 
[04/25 21:57:35    654s] Initializing multi-corner resistance tables ...
[04/25 21:57:35    654s] Creating RPSQ from WeeR and WRes ...
[04/25 21:57:35    654s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:57:35    654s] eee: l::2 avDens::0.227393 usedTrk::7485.208918 availTrk::32917.500000 sigTrk::7485.208918
[04/25 21:57:35    654s] eee: l::3 avDens::0.271134 usedTrk::9590.012920 availTrk::35370.000000 sigTrk::9590.012920
[04/25 21:57:35    654s] eee: l::4 avDens::0.161386 usedTrk::5409.021784 availTrk::33516.000000 sigTrk::5409.021784
[04/25 21:57:35    654s] eee: l::5 avDens::0.084019 usedTrk::2427.314177 availTrk::28890.000000 sigTrk::2427.314177
[04/25 21:57:35    654s] eee: l::6 avDens::0.034913 usedTrk::588.050292 availTrk::16843.500000 sigTrk::588.050292
[04/25 21:57:35    654s] eee: l::7 avDens::0.050455 usedTrk::286.082456 availTrk::5670.000000 sigTrk::286.082456
[04/25 21:57:35    654s] eee: l::8 avDens::0.011349 usedTrk::1.940643 availTrk::171.000000 sigTrk::1.940643
[04/25 21:57:35    654s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:57:35    654s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:57:35    654s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:57:35    654s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:35    654s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256779 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:57:35    654s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2587.508M)
[04/25 21:57:35    655s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:57:35    655s] #################################################################################
[04/25 21:57:35    655s] # Design Stage: PreRoute
[04/25 21:57:35    655s] # Design Name: tpu_top
[04/25 21:57:35    655s] # Design Mode: 45nm
[04/25 21:57:35    655s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:57:35    655s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:57:35    655s] # Signoff Settings: SI Off 
[04/25 21:57:35    655s] #################################################################################
[04/25 21:57:36    655s] Calculate delays in BcWc mode...
[04/25 21:57:36    656s] Topological Sorting (REAL = 0:00:00.0, MEM = 2579.5M, InitMEM = 2579.5M)
[04/25 21:57:36    656s] Start delay calculation (fullDC) (1 T). (MEM=2579.51)
[04/25 21:57:36    656s] End AAE Lib Interpolated Model. (MEM=2579.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:57:40    660s] Total number of fetched objects 29282
[04/25 21:57:40    660s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:57:41    660s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/25 21:57:41    660s] End delay calculation. (MEM=2611.2 CPU=0:00:03.8 REAL=0:00:04.0)
[04/25 21:57:41    660s] End delay calculation (fullDC). (MEM=2611.2 CPU=0:00:04.6 REAL=0:00:05.0)
[04/25 21:57:41    660s] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 2611.2M) ***
[04/25 21:57:41    661s] CCOptHook: Starting main GigaOpt + CCOpt optimization
[04/25 21:57:41    661s] Deleting Lib Analyzer.
[04/25 21:57:41    661s] Begin: GigaOpt Optimization in WNS mode
[04/25 21:57:41    661s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -usefulSkew -clockTreeOpt -ensureReclusterForSkew -ipoTgtSlackCoef 0 -effTgtSlackCoef -2 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:57:41    661s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -usefulSkew -clockTreeOpt -ensureReclusterForSkew -ipoTgtSlackCoef 0 -effTgtSlackCoef -2 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:57:41    661s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:57:41    661s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:57:41    661s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:57:41    661s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:01.3/0:11:57.4 (0.9), mem = 2562.2M
[04/25 21:57:41    661s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.22
[04/25 21:57:41    661s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:41    661s] ### Creating PhyDesignMc. totSessionCpu=0:11:01 mem=2562.2M
[04/25 21:57:41    661s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:57:41    661s] OPERPROF: Starting DPlace-Init at level 1, MEM:2562.2M, EPOCH TIME: 1745632661.645462
[04/25 21:57:41    661s] Processing tracks to init pin-track alignment.
[04/25 21:57:41    661s] z: 2, totalTracks: 1
[04/25 21:57:41    661s] z: 4, totalTracks: 1
[04/25 21:57:41    661s] z: 6, totalTracks: 1
[04/25 21:57:41    661s] z: 8, totalTracks: 1
[04/25 21:57:41    661s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:41    661s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.2M, EPOCH TIME: 1745632661.664429
[04/25 21:57:41    661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:41    661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:41    661s] 
[04/25 21:57:41    661s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:41    661s] 
[04/25 21:57:41    661s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:41    661s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2562.2M, EPOCH TIME: 1745632661.698448
[04/25 21:57:41    661s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2562.2M, EPOCH TIME: 1745632661.698612
[04/25 21:57:41    661s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2578.2M, EPOCH TIME: 1745632661.699194
[04/25 21:57:41    661s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2578.2MB).
[04/25 21:57:41    661s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.057, MEM:2578.2M, EPOCH TIME: 1745632661.702382
[04/25 21:57:41    661s] TotalInstCnt at PhyDesignMc Initialization: 25130
[04/25 21:57:41    661s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:01 mem=2578.2M
[04/25 21:57:41    661s] ### Creating RouteCongInterface, started
[04/25 21:57:41    661s] 
[04/25 21:57:41    661s] Creating Lib Analyzer ...
[04/25 21:57:41    661s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:57:41    661s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:57:41    661s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:57:41    661s] 
[04/25 21:57:41    661s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:42    662s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:02 mem=2578.2M
[04/25 21:57:42    662s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:02 mem=2578.2M
[04/25 21:57:42    662s] Creating Lib Analyzer, finished. 
[04/25 21:57:42    662s] 
[04/25 21:57:42    662s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:57:42    662s] 
[04/25 21:57:42    662s] #optDebug: {0, 1.000}
[04/25 21:57:42    662s] ### Creating RouteCongInterface, finished
[04/25 21:57:42    662s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:57:42    662s] ### Creating LA Mngr. totSessionCpu=0:11:02 mem=2578.2M
[04/25 21:57:42    662s] ### Creating LA Mngr, finished. totSessionCpu=0:11:02 mem=2578.2M
[04/25 21:57:42    662s] *info: 1 don't touch net excluded
[04/25 21:57:42    662s] *info: 1 clock net excluded
[04/25 21:57:42    662s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:57:42    662s] *info: 72 no-driver nets excluded.
[04/25 21:57:42    662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.4
[04/25 21:57:43    662s] Effort level <high> specified for reg2reg path_group
[04/25 21:57:44    663s] PathGroup :  reg2reg  TargetSlack : -0.0776 
[04/25 21:57:44    664s] ** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.012 Density 65.39
[04/25 21:57:44    664s] OptDebug: End of Setup Fixing:
[04/25 21:57:44    664s] +----------+------+------+
[04/25 21:57:44    664s] |Path Group|   WNS|   TNS|
[04/25 21:57:44    664s] +----------+------+------+
[04/25 21:57:44    664s] |default   | 0.015| 0.000|
[04/25 21:57:44    664s] |reg2reg   |-0.012|-0.012|
[04/25 21:57:44    664s] |HEPG      |-0.012|-0.012|
[04/25 21:57:44    664s] |All Paths |-0.012|-0.012|
[04/25 21:57:44    664s] +----------+------+------+
[04/25 21:57:44    664s] 
[04/25 21:57:44    664s] Bottom Preferred Layer:
[04/25 21:57:44    664s]     None
[04/25 21:57:44    664s] Via Pillar Rule:
[04/25 21:57:44    664s]     None
[04/25 21:57:44    664s] Finished writing unified metrics of routing constraints.
[04/25 21:57:44    664s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.4
[04/25 21:57:44    664s] 
[04/25 21:57:44    664s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2653.4M) ***
[04/25 21:57:44    664s] 
[04/25 21:57:44    664s] Total-nets :: 29282, Stn-nets :: 264, ratio :: 0.901578 %, Total-len 436056, Stn-len 4884.18
[04/25 21:57:44    664s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2634.4M, EPOCH TIME: 1745632664.893616
[04/25 21:57:44    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:44    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:44    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:44    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:44    664s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:2594.4M, EPOCH TIME: 1745632664.958816
[04/25 21:57:44    664s] TotalInstCnt at PhyDesignMc Destruction: 25130
[04/25 21:57:44    664s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.22
[04/25 21:57:44    664s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.4/0:00:03.3 (1.0), totSession cpu/real = 0:11:04.6/0:12:00.7 (0.9), mem = 2594.4M
[04/25 21:57:44    664s] 
[04/25 21:57:44    664s] =============================================================================================
[04/25 21:57:44    664s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.17-s075_1
[04/25 21:57:44    664s] =============================================================================================
[04/25 21:57:44    664s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:57:44    664s] ---------------------------------------------------------------------------------------------
[04/25 21:57:44    664s] [ SlackTraversorInit     ]      1   0:00:00.6  (  17.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:44    664s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  19.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:44    664s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:44    664s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:57:44    664s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:57:44    664s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:57:44    664s] [ TransformInit          ]      1   0:00:00.4  (  12.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:57:44    664s] [ TimingUpdate           ]      1   0:00:00.8  (  23.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:57:44    664s] [ MISC                   ]          0:00:00.6  (  18.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:57:44    664s] ---------------------------------------------------------------------------------------------
[04/25 21:57:44    664s]  WnsOpt #1 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.4    1.0
[04/25 21:57:44    664s] ---------------------------------------------------------------------------------------------
[04/25 21:57:44    664s] 
[04/25 21:57:44    664s] End: GigaOpt Optimization in WNS mode
[04/25 21:57:44    664s] CCOptHook: Finished main GigaOpt + CCOpt optimization
[04/25 21:57:44    664s] CCOptHook: Starting implementation
[04/25 21:57:44    664s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:57:44    664s] ### Creating PhyDesignMc. totSessionCpu=0:11:05 mem=2594.4M
[04/25 21:57:44    664s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:57:44    664s] OPERPROF: Starting DPlace-Init at level 1, MEM:2594.4M, EPOCH TIME: 1745632664.964028
[04/25 21:57:44    664s] Processing tracks to init pin-track alignment.
[04/25 21:57:44    664s] z: 2, totalTracks: 1
[04/25 21:57:44    664s] z: 4, totalTracks: 1
[04/25 21:57:44    664s] z: 6, totalTracks: 1
[04/25 21:57:44    664s] z: 8, totalTracks: 1
[04/25 21:57:44    664s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:44    664s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2594.4M, EPOCH TIME: 1745632664.979274
[04/25 21:57:44    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:44    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:45    664s] 
[04/25 21:57:45    664s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:45    664s] 
[04/25 21:57:45    664s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:45    664s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2594.4M, EPOCH TIME: 1745632665.011376
[04/25 21:57:45    664s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2594.4M, EPOCH TIME: 1745632665.011507
[04/25 21:57:45    664s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2594.4M, EPOCH TIME: 1745632665.011818
[04/25 21:57:45    664s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2594.4MB).
[04/25 21:57:45    664s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2594.4M, EPOCH TIME: 1745632665.014922
[04/25 21:57:45    664s] TotalInstCnt at PhyDesignMc Initialization: 25130
[04/25 21:57:45    664s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:05 mem=2594.4M
[04/25 21:57:45    664s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2594.4M, EPOCH TIME: 1745632665.048346
[04/25 21:57:45    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:45    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:45    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:45    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:45    664s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2594.4M, EPOCH TIME: 1745632665.116008
[04/25 21:57:45    664s] TotalInstCnt at PhyDesignMc Destruction: 25130
[04/25 21:57:45    664s] Enabling path groups and categories...
[04/25 21:57:45    664s] Enabling path groups and categories done.
[04/25 21:57:45    664s] No fragment mode clusters, so recalculating windows now
[04/25 21:57:45    664s] CCOptDebug: Before implementation: reg2reg* WNS -0.012ns TNS -0.012ns; HEPG WNS -0.012ns TNS -0.012ns; all paths WNS -0.012ns TNS -0.012ns; Real time 0:01:39
[04/25 21:57:45    664s] Populating Timing Chain Manager...
[04/25 21:57:45    664s] Populating Timing Chain Manager done.
[04/25 21:57:45    664s] Creating worst chain report...
[04/25 21:57:45    665s] Creating worst chain report done.
[04/25 21:57:45    665s] 
[04/25 21:57:45    665s] Worst chain:
[04/25 21:57:45    665s] ============
[04/25 21:57:45    665s] 
[04/25 21:57:45    665s] ,-o systolic/data_queue_reg[1][1][1]
[04/25 21:57:45    665s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/25 21:57:45    665s] | |            location=(79.770,149.450) slew=(launch: 0.000ns, capture: 0.000ns)
[04/25 21:57:45    665s] | |   slack -0.012ns .../Q -> .../D (distance: 208.185um)
[04/25 21:57:45    665s] | |                  delays=(launch: 0.000ns, datapath: 4.912ns, capture: 0.000ns, adjust: 4.900ns)
[04/25 21:57:45    665s] | |                  launch/capture clock clk in analysis view wc
[04/25 21:57:45    665s] | |                  path group reg2reg
[04/25 21:57:45    665s] | o systolic/matrix_mul_2D_reg[1][1][20]
[04/25 21:57:45    665s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/25 21:57:45    665s] | |            location=(122.475,178.250) slew=(launch: 0.000ns, capture: 0.000ns)
[04/25 21:57:45    665s] | |     shared adjustment point
[04/25 21:57:45    665s] `-o systolic/data_queue_reg[1][1][1]
[04/25 21:57:45    665s]   |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/25 21:57:45    665s]   |            location=(79.770,149.450) slew=(launch: 0.000ns, capture: 0.000ns)
[04/25 21:57:45    665s]   |   *WNS* -0.012ns .../Q -> .../D (distance: 208.185um)
[04/25 21:57:45    665s]   |                  delays=(launch: 0.000ns, datapath: 4.912ns, capture: 0.000ns, adjust: 4.900ns)
[04/25 21:57:45    665s]   |                  launch/capture clock clk in analysis view wc
[04/25 21:57:45    665s]   |                  path group reg2reg
[04/25 21:57:45    665s] ,-o systolic/matrix_mul_2D_reg[1][1][20]
[04/25 21:57:45    665s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/25 21:57:45    665s] | |            location=(122.475,178.250) slew=(launch: 0.000ns, capture: 0.000ns)
[04/25 21:57:45    665s] | |     shared adjustment point
[04/25 21:57:45    665s] | o systolic/data_queue_reg[1][1][1]
[04/25 21:57:45    665s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/25 21:57:45    665s] | |            location=(79.770,149.450) slew=(launch: 0.000ns, capture: 0.000ns)
[04/25 21:57:45    665s] | |   slack -0.012ns .../Q -> .../D (distance: 208.185um)
[04/25 21:57:45    665s] | |                  delays=(launch: 0.000ns, datapath: 4.912ns, capture: 0.000ns, adjust: 4.900ns)
[04/25 21:57:45    665s] | |                  launch/capture clock clk in analysis view wc
[04/25 21:57:45    665s] | |                  path group reg2reg
[04/25 21:57:45    665s] `-o systolic/matrix_mul_2D_reg[1][1][20]
[04/25 21:57:45    665s] 
[04/25 21:57:45    665s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/25 21:57:45    665s] Reset timing graph...
[04/25 21:57:45    665s] Ignoring AAE DB Resetting ...
[04/25 21:57:45    665s] Reset timing graph done.
[04/25 21:57:45    665s] 
[04/25 21:57:45    665s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:57:45    665s] Deleting Lib Analyzer.
[04/25 21:57:45    665s] 
[04/25 21:57:45    665s] TimeStamp Deleting Cell Server End ...
[04/25 21:57:45    665s] Ignoring AAE DB Resetting ...
[04/25 21:57:45    665s] Updating timing graph...
[04/25 21:57:45    665s]   
[04/25 21:57:45    665s]   Leaving CCOpt scope - BuildTimeGraph...
[04/25 21:57:46    665s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:57:46    665s] #################################################################################
[04/25 21:57:46    665s] # Design Stage: PreRoute
[04/25 21:57:46    665s] # Design Name: tpu_top
[04/25 21:57:46    665s] # Design Mode: 45nm
[04/25 21:57:46    665s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:57:46    665s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:57:46    665s] # Signoff Settings: SI Off 
[04/25 21:57:46    665s] #################################################################################
[04/25 21:57:47    666s] Calculate delays in BcWc mode...
[04/25 21:57:47    666s] Topological Sorting (REAL = 0:00:00.0, MEM = 2594.4M, InitMEM = 2594.4M)
[04/25 21:57:47    666s] Start delay calculation (fullDC) (1 T). (MEM=2594.36)
[04/25 21:57:47    666s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[04/25 21:57:47    666s] End AAE Lib Interpolated Model. (MEM=2594.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:57:51    671s] Total number of fetched objects 29282
[04/25 21:57:51    671s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:57:51    671s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:57:51    671s] End delay calculation. (MEM=2610.05 CPU=0:00:03.9 REAL=0:00:04.0)
[04/25 21:57:51    671s] End delay calculation (fullDC). (MEM=2610.05 CPU=0:00:04.7 REAL=0:00:04.0)
[04/25 21:57:51    671s] *** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 2610.1M) ***
[04/25 21:57:51    671s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.0 real=0:00:05.9)
[04/25 21:57:51    671s] Updating timing graph done.
[04/25 21:57:51    671s] Updating latch analysis...
[04/25 21:57:51    671s]   Leaving CCOpt scope - Updating latch analysis...
[04/25 21:57:52    672s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 21:57:52    672s] Updating latch analysis done.
[04/25 21:57:52    672s] Reset timing graph...
[04/25 21:57:52    672s] Ignoring AAE DB Resetting ...
[04/25 21:57:52    672s] Reset timing graph done.
[04/25 21:57:52    672s] 
[04/25 21:57:52    672s] Useful skew: advancing
[04/25 21:57:52    672s] ======================
[04/25 21:57:52    672s] 
[04/25 21:57:52    672s] Found 0 advances (0.000% of 2806 clock tree sinks)
[04/25 21:57:52    672s] 
[04/25 21:57:52    672s] Useful skew: delaying
[04/25 21:57:52    672s] =====================
[04/25 21:57:52    672s] 
[04/25 21:57:52    672s] Found 0 delays (0.000% of 2806 clock tree sinks)
[04/25 21:57:52    672s] 
[04/25 21:57:52    672s] Clock DAG stats before implementation:
[04/25 21:57:52    672s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:52    672s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:52    672s]   misc counts      : r=1, pp=4
[04/25 21:57:52    672s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:52    672s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:52    672s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:52    672s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:52    672s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:52    672s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:52    672s] Clock DAG net violations before implementation:
[04/25 21:57:52    672s]   Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:52    672s] Clock DAG primary half-corner transition distribution before implementation:
[04/25 21:57:52    672s]   Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:52    672s] Clock DAG hash before implementation: 17355499635069615104 1473490538265101624
[04/25 21:57:52    672s] CTS services accumulated run-time stats before implementation:
[04/25 21:57:52    672s]   delay calculator: calls=9386, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:52    672s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:52    672s]   steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:52    672s] All clock gates may be sized in the implementation step.
[04/25 21:57:52    672s] Implementing clock schedule...
[04/25 21:57:52    672s]   Preparing To Balance...
[04/25 21:57:52    672s]   Using cell based legalization.
[04/25 21:57:52    672s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 21:57:52    672s] OPERPROF: Starting DPlace-Init at level 1, MEM:2600.5M, EPOCH TIME: 1745632672.994325
[04/25 21:57:52    672s] Processing tracks to init pin-track alignment.
[04/25 21:57:52    672s] z: 2, totalTracks: 1
[04/25 21:57:52    672s] z: 4, totalTracks: 1
[04/25 21:57:52    672s] z: 6, totalTracks: 1
[04/25 21:57:52    672s] z: 8, totalTracks: 1
[04/25 21:57:52    672s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:53    672s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2600.5M, EPOCH TIME: 1745632673.011621
[04/25 21:57:53    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:53    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:53    672s] 
[04/25 21:57:53    672s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:53    672s] 
[04/25 21:57:53    672s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:53    672s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:2600.5M, EPOCH TIME: 1745632673.050053
[04/25 21:57:53    672s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2600.5M, EPOCH TIME: 1745632673.050213
[04/25 21:57:53    672s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2616.5M, EPOCH TIME: 1745632673.050720
[04/25 21:57:53    672s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2616.5MB).
[04/25 21:57:53    672s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2616.5M, EPOCH TIME: 1745632673.053826
[04/25 21:57:53    672s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:53    672s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:53    672s] (I)      Load db... (mem=2616.5M)
[04/25 21:57:53    672s] (I)      Read data from FE... (mem=2616.5M)
[04/25 21:57:53    672s] (I)      Number of ignored instance 0
[04/25 21:57:53    672s] (I)      Number of inbound cells 0
[04/25 21:57:53    672s] (I)      Number of opened ILM blockages 0
[04/25 21:57:53    672s] (I)      Number of instances temporarily fixed by detailed placement 2806
[04/25 21:57:53    672s] (I)      numMoveCells=22324, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/25 21:57:53    672s] (I)      cell height: 3420, count: 25130
[04/25 21:57:53    672s] (I)      Read rows... (mem=2616.5M)
[04/25 21:57:53    672s] (I)      Reading non-standard rows with height 6840
[04/25 21:57:53    672s] (I)      Done Read rows (cpu=0.000s, mem=2616.5M)
[04/25 21:57:53    672s] (I)      Done Read data from FE (cpu=0.020s, mem=2616.5M)
[04/25 21:57:53    672s] (I)      Done Load db (cpu=0.020s, mem=2616.5M)
[04/25 21:57:53    672s] (I)      Constructing placeable region... (mem=2616.5M)
[04/25 21:57:53    672s] (I)      Constructing bin map
[04/25 21:57:53    672s] (I)      Initialize bin information with width=34200 height=34200
[04/25 21:57:53    672s] (I)      Done constructing bin map
[04/25 21:57:53    672s] (I)      Compute region effective width... (mem=2616.5M)
[04/25 21:57:53    672s] (I)      Done Compute region effective width (cpu=0.000s, mem=2616.5M)
[04/25 21:57:53    672s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2616.5M)
[04/25 21:57:53    672s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:53    672s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:57:53    672s] End AAE Lib Interpolated Model. (MEM=2616.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:57:53    672s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    672s]   Clock DAG stats before legalizing clock trees:
[04/25 21:57:53    672s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    672s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    672s]     misc counts      : r=1, pp=4
[04/25 21:57:53    672s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    672s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    672s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    672s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    672s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    672s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    672s]   Clock DAG net violations before legalizing clock trees:
[04/25 21:57:53    672s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    672s]   Clock DAG primary half-corner transition distribution before legalizing clock trees:
[04/25 21:57:53    672s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    672s]   Clock DAG hash before legalizing clock trees: 17355499635069615104 1473490538265101624
[04/25 21:57:53    672s]   CTS services accumulated run-time stats before legalizing clock trees:
[04/25 21:57:53    672s]     delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    672s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    672s]     steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    672s]   Legalizing clock trees...
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   Clock tree legalization - Histogram:
[04/25 21:57:53    672s]   ====================================
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   --------------------------------
[04/25 21:57:53    672s]   Movement (um)    Number of cells
[04/25 21:57:53    672s]   --------------------------------
[04/25 21:57:53    672s]     (empty table)
[04/25 21:57:53    672s]   --------------------------------
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   Clock tree legalization - There are no Movements:
[04/25 21:57:53    672s]   =================================================
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   ---------------------------------------------
[04/25 21:57:53    672s]   Movement (um)    Desired     Achieved    Node
[04/25 21:57:53    672s]                    location    location    
[04/25 21:57:53    672s]   ---------------------------------------------
[04/25 21:57:53    672s]     (empty table)
[04/25 21:57:53    672s]   ---------------------------------------------
[04/25 21:57:53    672s]   
[04/25 21:57:53    672s]   Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    672s]   Fixing clock tree slew time and max cap violations...
[04/25 21:57:53    672s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 17355499635069615104 1473490538265101624
[04/25 21:57:53    672s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/25 21:57:53    672s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    672s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    672s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    672s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:53    672s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/25 21:57:53    672s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    672s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    672s]       misc counts      : r=1, pp=4
[04/25 21:57:53    672s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    672s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    672s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    672s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    672s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    672s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    672s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/25 21:57:53    672s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    672s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/25 21:57:53    672s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    672s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 17355499635069615104 1473490538265101624
[04/25 21:57:53    672s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/25 21:57:53    672s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    672s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    672s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    672s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    672s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    672s]   CCOpt::Phase::Implementation...
[04/25 21:57:53    672s]   Stage::Balancing...
[04/25 21:57:53    672s]   Improving clock tree routing...
[04/25 21:57:53    672s]     Clock DAG hash before 'Improving clock tree routing': 17355499635069615104 1473490538265101624
[04/25 21:57:53    672s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/25 21:57:53    672s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    672s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    672s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Iteration 1...
[04/25 21:57:53    673s]     Iteration 1 done.
[04/25 21:57:53    673s]     Clock DAG stats after 'Improving clock tree routing':
[04/25 21:57:53    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]       misc counts      : r=1, pp=4
[04/25 21:57:53    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]     Clock DAG net violations after 'Improving clock tree routing':
[04/25 21:57:53    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/25 21:57:53    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]     Clock DAG hash after 'Improving clock tree routing': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:53    673s]   Reducing clock tree power 1...
[04/25 21:57:53    673s]     Clock DAG hash before 'Reducing clock tree power 1': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Resizing gates: [04/25 21:57:53    673s] 
[04/25 21:57:53    673s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 21:57:53    673s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    673s]     100% 
[04/25 21:57:53    673s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/25 21:57:53    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]       misc counts      : r=1, pp=4
[04/25 21:57:53    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]     Clock DAG net violations after 'Reducing clock tree power 1':
[04/25 21:57:53    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/25 21:57:53    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]     Clock DAG hash after 'Reducing clock tree power 1': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:53    673s]   Reducing clock tree power 2...
[04/25 21:57:53    673s]     Clock DAG hash before 'Reducing clock tree power 2': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Path optimization required 0 stage delay updates 
[04/25 21:57:53    673s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/25 21:57:53    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]       misc counts      : r=1, pp=4
[04/25 21:57:53    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]     Clock DAG net violations after 'Reducing clock tree power 2':
[04/25 21:57:53    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/25 21:57:53    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]     Clock DAG hash after 'Reducing clock tree power 2': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    673s]   Approximately balancing fragments step...
[04/25 21:57:53    673s]     Clock DAG hash before 'Approximately balancing fragments step': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/25 21:57:53    673s]       delay calculator: calls=9387, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/25 21:57:53    673s]     Resolve constraints - Approximately balancing fragments...
[04/25 21:57:53    673s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    673s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/25 21:57:53    673s] (I)      Initializing Steiner engine. 
[04/25 21:57:53    673s] (I)      ==================== Layers =====================
[04/25 21:57:53    673s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:53    673s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:57:53    673s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:53    673s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:57:53    673s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:57:53    673s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:53    673s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:57:53    673s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:57:53    673s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:57:53    673s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:57:53    673s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:57:53    673s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:57:53    673s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:57:53    673s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:57:53    673s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:57:53    673s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:57:53    673s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:57:53    673s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:57:53    673s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:57:53    673s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:57:53    673s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:53    673s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/25 21:57:53    673s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 21:57:53    673s]     Approximately balancing fragments...
[04/25 21:57:53    673s]       Moving gates to improve sub-tree skew...
[04/25 21:57:53    673s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/25 21:57:53    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]         Tried: 2 Succeeded: 0
[04/25 21:57:53    673s]         Topology Tried: 0 Succeeded: 0
[04/25 21:57:53    673s]         0 Succeeded with SS ratio
[04/25 21:57:53    673s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/25 21:57:53    673s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/25 21:57:53    673s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/25 21:57:53    673s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]           misc counts      : r=1, pp=4
[04/25 21:57:53    673s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[04/25 21:57:53    673s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/25 21:57:53    673s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/25 21:57:53    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    673s]       Approximately balancing fragments bottom up...
[04/25 21:57:53    673s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/25 21:57:53    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:53    673s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/25 21:57:53    673s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]           misc counts      : r=1, pp=4
[04/25 21:57:53    673s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[04/25 21:57:53    673s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/25 21:57:53    673s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/25 21:57:53    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:53    673s]       Approximately balancing fragments, wire and cell delays...
[04/25 21:57:53    673s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/25 21:57:53    673s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 21:57:53    673s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]           misc counts      : r=1, pp=4
[04/25 21:57:53    673s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 21:57:53    673s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 21:57:53    673s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 21:57:53    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/25 21:57:53    673s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:53    673s]     Approximately balancing fragments done.
[04/25 21:57:53    673s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/25 21:57:53    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]       misc counts      : r=1, pp=4
[04/25 21:57:53    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]     Clock DAG net violations after 'Approximately balancing fragments step':
[04/25 21:57:53    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/25 21:57:53    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]     Clock DAG hash after 'Approximately balancing fragments step': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/25 21:57:53    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:53    673s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 21:57:53    673s]   Clock DAG stats after Approximately balancing fragments:
[04/25 21:57:53    673s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]     misc counts      : r=1, pp=4
[04/25 21:57:53    673s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:53    673s]   Clock DAG net violations after Approximately balancing fragments:
[04/25 21:57:53    673s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:53    673s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/25 21:57:53    673s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:53    673s]   Clock DAG hash after Approximately balancing fragments: 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/25 21:57:53    673s]     delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]   Improving fragments clock skew...
[04/25 21:57:53    673s]     Clock DAG hash before 'Improving fragments clock skew': 17355499635069615104 1473490538265101624
[04/25 21:57:53    673s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/25 21:57:53    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:53    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:53    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:53    673s]     Clock DAG stats after 'Improving fragments clock skew':
[04/25 21:57:53    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:53    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:53    673s]       misc counts      : r=1, pp=4
[04/25 21:57:53    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:53    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:53    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:53    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]     Clock DAG net violations after 'Improving fragments clock skew':
[04/25 21:57:54    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/25 21:57:54    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]     Clock DAG hash after 'Improving fragments clock skew': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    673s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    673s]   Approximately balancing step...
[04/25 21:57:54    673s]     Clock DAG hash before 'Approximately balancing step': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Resolve constraints - Approximately balancing...
[04/25 21:57:54    673s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    673s]     Approximately balancing...
[04/25 21:57:54    673s]       Approximately balancing, wire and cell delays...
[04/25 21:57:54    673s]       Approximately balancing, wire and cell delays, iteration 1...
[04/25 21:57:54    673s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 21:57:54    673s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    673s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    673s]           misc counts      : r=1, pp=4
[04/25 21:57:54    673s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    673s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    673s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    673s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    673s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[04/25 21:57:54    673s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/25 21:57:54    673s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 21:57:54    673s]           delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/25 21:57:54    673s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    673s]     Approximately balancing done.
[04/25 21:57:54    673s]     Clock DAG stats after 'Approximately balancing step':
[04/25 21:57:54    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    673s]       misc counts      : r=1, pp=4
[04/25 21:57:54    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]     Clock DAG net violations after 'Approximately balancing step':
[04/25 21:57:54    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/25 21:57:54    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]     Clock DAG hash after 'Approximately balancing step': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    673s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    673s]   Fixing clock tree overload...
[04/25 21:57:54    673s]     Clock DAG hash before 'Fixing clock tree overload': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:54    673s]     Clock DAG stats after 'Fixing clock tree overload':
[04/25 21:57:54    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    673s]       misc counts      : r=1, pp=4
[04/25 21:57:54    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]     Clock DAG net violations after 'Fixing clock tree overload':
[04/25 21:57:54    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/25 21:57:54    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]     Clock DAG hash after 'Fixing clock tree overload': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    673s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    673s]   Approximately balancing paths...
[04/25 21:57:54    673s]     Clock DAG hash before 'Approximately balancing paths': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Added 0 buffers.
[04/25 21:57:54    673s]     Clock DAG stats after 'Approximately balancing paths':
[04/25 21:57:54    673s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    673s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    673s]       misc counts      : r=1, pp=4
[04/25 21:57:54    673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]     Clock DAG net violations after 'Approximately balancing paths':
[04/25 21:57:54    673s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/25 21:57:54    673s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]     Clock DAG hash after 'Approximately balancing paths': 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/25 21:57:54    673s]       delay calculator: calls=9395, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    673s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    673s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    673s]   Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/25 21:57:54    673s]   Stage::Polishing...
[04/25 21:57:54    673s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:57:54    673s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    673s]   Clock DAG stats before polishing:
[04/25 21:57:54    673s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    673s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    673s]     misc counts      : r=1, pp=4
[04/25 21:57:54    673s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    673s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    673s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    673s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    673s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    673s]   Clock DAG net violations before polishing:
[04/25 21:57:54    673s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    673s]   Clock DAG primary half-corner transition distribution before polishing:
[04/25 21:57:54    673s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    673s]   Clock DAG hash before polishing: 17355499635069615104 1473490538265101624
[04/25 21:57:54    673s]   CTS services accumulated run-time stats before polishing:
[04/25 21:57:54    673s]     delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    673s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    673s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]   Merging balancing drivers for power...
[04/25 21:57:54    674s]     Clock DAG hash before 'Merging balancing drivers for power': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Tried: 2 Succeeded: 0
[04/25 21:57:54    674s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Merging balancing drivers for power':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Merging balancing drivers for power': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]   Improving clock skew...
[04/25 21:57:54    674s]     Clock DAG hash before 'Improving clock skew': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Clock DAG stats after 'Improving clock skew':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Improving clock skew':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Improving clock skew': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]   Moving gates to reduce wire capacitance...
[04/25 21:57:54    674s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/25 21:57:54    674s]     Iteration 1...
[04/25 21:57:54    674s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/25 21:57:54    674s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Legalizer releasing space for clock trees
[04/25 21:57:54    674s]         Legalizing clock trees...
[04/25 21:57:54    674s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/25 21:57:54    674s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s] 
[04/25 21:57:54    674s]         Legalizer releasing space for clock trees
[04/25 21:57:54    674s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 21:57:54    674s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]         100% 
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]     Iteration 1 done.
[04/25 21:57:54    674s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/25 21:57:54    674s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]   Reducing clock tree power 3...
[04/25 21:57:54    674s]     Clock DAG hash before 'Reducing clock tree power 3': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[04/25 21:57:54    674s]     Resizing gates: [04/25 21:57:54    674s] 
[04/25 21:57:54    674s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 21:57:54    674s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]     100% 
[04/25 21:57:54    674s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Reducing clock tree power 3':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Reducing clock tree power 3': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]   Reducing total underdelay...
[04/25 21:57:54    674s]     Clock DAG hash before 'Reducing total underdelay': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Reducing total underdelay':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
[04/25 21:57:54    674s]     Moving gates: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:54    674s]     Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
[04/25 21:57:54    674s]     Clock DAG stats after 'Reducing total underdelay':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Reducing total underdelay':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Reducing total underdelay': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Reducing total underdelay':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Reducing total underdelay done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]   Improving insertion delay...
[04/25 21:57:54    674s]     Clock DAG hash before 'Improving insertion delay': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Clock DAG stats after 'Improving insertion delay':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Improving insertion delay':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Improving insertion delay': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]   Wire Opt OverFix...
[04/25 21:57:54    674s]     Clock DAG hash before 'Wire Opt OverFix': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Wire Reduction extra effort...
[04/25 21:57:54    674s]       Clock DAG hash before 'Wire Reduction extra effort': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/25 21:57:54    674s]         delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/25 21:57:54    674s]       Global shorten wires A0...
[04/25 21:57:54    674s]         Clock DAG hash before 'Global shorten wires A0': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Move For Wirelength - core...
[04/25 21:57:54    674s]         Clock DAG hash before 'Move For Wirelength - core': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 21:57:54    674s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Global shorten wires A1...
[04/25 21:57:54    674s]         Clock DAG hash before 'Global shorten wires A1': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Move For Wirelength - core...
[04/25 21:57:54    674s]         Clock DAG hash before 'Move For Wirelength - core': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 21:57:54    674s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Global shorten wires B...
[04/25 21:57:54    674s]         Clock DAG hash before 'Global shorten wires B': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Move For Wirelength - branch...
[04/25 21:57:54    674s]         Clock DAG hash before 'Move For Wirelength - branch': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/25 21:57:54    674s]           delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 21:57:54    674s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 21:57:54    674s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:54    674s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/25 21:57:54    674s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/25 21:57:54    674s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]         misc counts      : r=1, pp=4
[04/25 21:57:54    674s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       Clock DAG net violations after 'Wire Reduction extra effort':
[04/25 21:57:54    674s]         Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/25 21:57:54    674s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]       Clock DAG hash after 'Wire Reduction extra effort': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/25 21:57:54    674s]         delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]     Optimizing orientation...
[04/25 21:57:54    674s]     FlipOpt...
[04/25 21:57:54    674s]     Disconnecting clock tree from netlist...
[04/25 21:57:54    674s]     Disconnecting clock tree from netlist done.
[04/25 21:57:54    674s]     Performing Single Threaded FlipOpt
[04/25 21:57:54    674s]     Optimizing orientation on clock cells...
[04/25 21:57:54    674s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/25 21:57:54    674s]     Optimizing orientation on clock cells done.
[04/25 21:57:54    674s]     Resynthesising clock tree into netlist...
[04/25 21:57:54    674s]       Reset timing graph...
[04/25 21:57:54    674s] Ignoring AAE DB Resetting ...
[04/25 21:57:54    674s]       Reset timing graph done.
[04/25 21:57:54    674s]     Resynthesising clock tree into netlist done.
[04/25 21:57:54    674s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:54    674s]     Clock DAG stats after 'Wire Opt OverFix':
[04/25 21:57:54    674s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:54    674s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:54    674s]       misc counts      : r=1, pp=4
[04/25 21:57:54    674s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:54    674s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:54    674s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:54    674s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:54    674s]     Clock DAG net violations after 'Wire Opt OverFix':
[04/25 21:57:54    674s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:54    674s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/25 21:57:54    674s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:54    674s]     Clock DAG hash after 'Wire Opt OverFix': 17355499635069615104 1473490538265101624
[04/25 21:57:54    674s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/25 21:57:54    674s]       delay calculator: calls=9396, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:54    674s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:54    674s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:54    674s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:54    674s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 21:57:54    674s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[04/25 21:57:54    674s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:57:54    674s]   Stage::Updating netlist...
[04/25 21:57:54    674s]   Reset timing graph...
[04/25 21:57:54    674s] Ignoring AAE DB Resetting ...
[04/25 21:57:54    674s]   Reset timing graph done.
[04/25 21:57:54    674s]   Setting non-default rules before calling refine place.
[04/25 21:57:54    674s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:57:54    674s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2616.5M, EPOCH TIME: 1745632674.930064
[04/25 21:57:54    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:57:54    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:55    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:55    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:55    674s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.078, MEM:2560.5M, EPOCH TIME: 1745632675.007997
[04/25 21:57:55    674s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:55    674s]   Leaving CCOpt scope - ClockRefiner...
[04/25 21:57:55    674s]   Assigned high priority to 0 instances.
[04/25 21:57:55    674s]   Soft fixed 0 clock instances.
[04/25 21:57:55    674s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/25 21:57:55    674s]   Performing Clock Only Refine Place.
[04/25 21:57:55    674s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2560.5M, EPOCH TIME: 1745632675.013268
[04/25 21:57:55    674s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2560.5M, EPOCH TIME: 1745632675.013432
[04/25 21:57:55    674s] Processing tracks to init pin-track alignment.
[04/25 21:57:55    674s] z: 2, totalTracks: 1
[04/25 21:57:55    674s] z: 4, totalTracks: 1
[04/25 21:57:55    674s] z: 6, totalTracks: 1
[04/25 21:57:55    674s] z: 8, totalTracks: 1
[04/25 21:57:55    674s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:55    674s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2560.5M, EPOCH TIME: 1745632675.029269
[04/25 21:57:55    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:55    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:55    674s] 
[04/25 21:57:55    674s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:55    674s] 
[04/25 21:57:55    674s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:55    674s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2560.5M, EPOCH TIME: 1745632675.060726
[04/25 21:57:55    674s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2560.5M, EPOCH TIME: 1745632675.060839
[04/25 21:57:55    674s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2560.5M, EPOCH TIME: 1745632675.061167
[04/25 21:57:55    674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2560.5MB).
[04/25 21:57:55    674s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.051, MEM:2560.5M, EPOCH TIME: 1745632675.064406
[04/25 21:57:55    674s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.051, MEM:2560.5M, EPOCH TIME: 1745632675.064451
[04/25 21:57:55    674s] TDRefine: refinePlace mode is spiral
[04/25 21:57:55    674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.11
[04/25 21:57:55    674s] OPERPROF: Starting RefinePlace at level 1, MEM:2560.5M, EPOCH TIME: 1745632675.064536
[04/25 21:57:55    674s] *** Starting place_detail (0:11:15 mem=2560.5M) ***
[04/25 21:57:55    674s] Total net bbox length = 3.736e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:55    674s] 
[04/25 21:57:55    674s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:55    674s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:55    674s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:55    674s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:55    674s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2560.5M, EPOCH TIME: 1745632675.093608
[04/25 21:57:55    674s] Starting refinePlace ...
[04/25 21:57:55    674s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:55    674s] One DDP V2 for no tweak run.
[04/25 21:57:55    674s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:55    674s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2560.5M, EPOCH TIME: 1745632675.138425
[04/25 21:57:55    674s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:57:55    674s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2560.5M, EPOCH TIME: 1745632675.138629
[04/25 21:57:55    674s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2560.5M, EPOCH TIME: 1745632675.138979
[04/25 21:57:55    674s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2560.5M, EPOCH TIME: 1745632675.139037
[04/25 21:57:55    674s] DDP markSite nrRow 182 nrJob 182
[04/25 21:57:55    674s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2560.5M, EPOCH TIME: 1745632675.139758
[04/25 21:57:55    674s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2560.5M, EPOCH TIME: 1745632675.139810
[04/25 21:57:55    674s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:57:55    674s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2564.0MB) @(0:11:15 - 0:11:15).
[04/25 21:57:55    674s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:55    674s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:57:55    674s] 
[04/25 21:57:55    674s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:57:56    675s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:57:56    675s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:57:56    675s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:57:56    675s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:57:56    675s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:57:56    675s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2548.0MB) @(0:11:15 - 0:11:16).
[04/25 21:57:56    675s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:56    675s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2548.0MB
[04/25 21:57:56    675s] Statistics of distance of Instance movement in refine placement:
[04/25 21:57:56    675s]   maximum (X+Y) =         0.00 um
[04/25 21:57:56    675s]   mean    (X+Y) =         0.00 um
[04/25 21:57:56    675s] Total instances moved : 0
[04/25 21:57:56    675s] Summary Report:
[04/25 21:57:56    675s] Instances move: 0 (out of 25130 movable)
[04/25 21:57:56    675s] Instances flipped: 0
[04/25 21:57:56    675s] Mean displacement: 0.00 um
[04/25 21:57:56    675s] Max displacement: 0.00 um 
[04/25 21:57:56    675s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:0.995, MEM:2548.0M, EPOCH TIME: 1745632676.088946
[04/25 21:57:56    675s] Total net bbox length = 3.736e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:56    675s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2548.0MB
[04/25 21:57:56    675s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2548.0MB) @(0:11:15 - 0:11:16).
[04/25 21:57:56    675s] *** Finished place_detail (0:11:16 mem=2548.0M) ***
[04/25 21:57:56    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.11
[04/25 21:57:56    675s] OPERPROF: Finished RefinePlace at level 1, CPU:1.030, REAL:1.036, MEM:2548.0M, EPOCH TIME: 1745632676.100657
[04/25 21:57:56    675s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2548.0M, EPOCH TIME: 1745632676.100727
[04/25 21:57:56    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25130).
[04/25 21:57:56    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:56    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:56    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:56    675s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.072, MEM:2545.0M, EPOCH TIME: 1745632676.172912
[04/25 21:57:56    675s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 21:57:56    675s]   ClockRefiner summary
[04/25 21:57:56    675s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:57:56    675s]   Revert refine place priority changes on 0 instances.
[04/25 21:57:56    675s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:57:56    675s]   Restoring place_status_cts on 0 clock instances.
[04/25 21:57:56    675s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/25 21:57:56    675s]   Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/25 21:57:56    675s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.9 real=0:00:02.9)
[04/25 21:57:56    675s]   CCOpt::Phase::eGRPC...
[04/25 21:57:56    675s]   eGR Post Conditioning loop iteration 0...
[04/25 21:57:56    675s]     Clock implementation routing...
[04/25 21:57:56    675s]       Leaving CCOpt scope - Routing Tools...
[04/25 21:57:56    675s] Net route status summary:
[04/25 21:57:56    675s]   Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:56    675s]   Non-clock: 29373 (unrouted=92, trialRouted=29017, noStatus=264, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:56    675s]       Routing using eGR only...
[04/25 21:57:56    675s]         Early Global Route - eGR only step...
[04/25 21:57:56    675s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 21:57:56    675s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/25 21:57:56    675s] (ccopt eGR): Start to route 1 all nets
[04/25 21:57:56    675s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2544.99 MB )
[04/25 21:57:56    675s] (I)      ==================== Layers =====================
[04/25 21:57:56    675s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:56    675s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:57:56    675s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:56    675s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:57:56    675s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:57:56    675s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:56    675s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:57:56    675s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:57:56    675s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:57:56    675s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:57:56    675s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:57:56    675s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:57:56    675s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:57:56    675s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:57:56    675s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:57:56    675s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:57:56    675s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:57:56    675s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:57:56    675s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:57:56    675s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:57:56    675s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:56    675s] (I)      Started Import and model ( Curr Mem: 2544.99 MB )
[04/25 21:57:56    675s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:56    676s] (I)      == Non-default Options ==
[04/25 21:57:56    676s] (I)      Clean congestion better                            : true
[04/25 21:57:56    676s] (I)      Estimate vias on DPT layer                         : true
[04/25 21:57:56    676s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 21:57:56    676s] (I)      Layer constraints as soft constraints              : true
[04/25 21:57:56    676s] (I)      Soft top layer                                     : true
[04/25 21:57:56    676s] (I)      Skip prospective layer relax nets                  : true
[04/25 21:57:56    676s] (I)      Better NDR handling                                : true
[04/25 21:57:56    676s] (I)      Improved NDR modeling in LA                        : true
[04/25 21:57:56    676s] (I)      Routing cost fix for NDR handling                  : true
[04/25 21:57:56    676s] (I)      Block tracks for preroutes                         : true
[04/25 21:57:56    676s] (I)      Assign IRoute by net group key                     : true
[04/25 21:57:56    676s] (I)      Block unroutable channels                          : true
[04/25 21:57:56    676s] (I)      Block unroutable channels 3D                       : true
[04/25 21:57:56    676s] (I)      Bound layer relaxed segment wl                     : true
[04/25 21:57:56    676s] (I)      Blocked pin reach length threshold                 : 2
[04/25 21:57:56    676s] (I)      Check blockage within NDR space in TA              : true
[04/25 21:57:56    676s] (I)      Skip must join for term with via pillar            : true
[04/25 21:57:56    676s] (I)      Model find APA for IO pin                          : true
[04/25 21:57:56    676s] (I)      On pin location for off pin term                   : true
[04/25 21:57:56    676s] (I)      Handle EOL spacing                                 : true
[04/25 21:57:56    676s] (I)      Merge PG vias by gap                               : true
[04/25 21:57:56    676s] (I)      Maximum routing layer                              : 11
[04/25 21:57:56    676s] (I)      Route selected nets only                           : true
[04/25 21:57:56    676s] (I)      Refine MST                                         : true
[04/25 21:57:56    676s] (I)      Honor PRL                                          : true
[04/25 21:57:56    676s] (I)      Strong congestion aware                            : true
[04/25 21:57:56    676s] (I)      Improved initial location for IRoutes              : true
[04/25 21:57:56    676s] (I)      Multi panel TA                                     : true
[04/25 21:57:56    676s] (I)      Penalize wire overlap                              : true
[04/25 21:57:56    676s] (I)      Expand small instance blockage                     : true
[04/25 21:57:56    676s] (I)      Reduce via in TA                                   : true
[04/25 21:57:56    676s] (I)      SS-aware routing                                   : true
[04/25 21:57:56    676s] (I)      Improve tree edge sharing                          : true
[04/25 21:57:56    676s] (I)      Improve 2D via estimation                          : true
[04/25 21:57:56    676s] (I)      Refine Steiner tree                                : true
[04/25 21:57:56    676s] (I)      Build spine tree                                   : true
[04/25 21:57:56    676s] (I)      Model pass through capacity                        : true
[04/25 21:57:56    676s] (I)      Extend blockages by a half GCell                   : true
[04/25 21:57:56    676s] (I)      Consider pin shapes                                : true
[04/25 21:57:56    676s] (I)      Consider pin shapes for all nodes                  : true
[04/25 21:57:56    676s] (I)      Consider NR APA                                    : true
[04/25 21:57:56    676s] (I)      Consider IO pin shape                              : true
[04/25 21:57:56    676s] (I)      Fix pin connection bug                             : true
[04/25 21:57:56    676s] (I)      Consider layer RC for local wires                  : true
[04/25 21:57:56    676s] (I)      Route to clock mesh pin                            : true
[04/25 21:57:56    676s] (I)      LA-aware pin escape length                         : 2
[04/25 21:57:56    676s] (I)      Connect multiple ports                             : true
[04/25 21:57:56    676s] (I)      Split for must join                                : true
[04/25 21:57:56    676s] (I)      Number of threads                                  : 1
[04/25 21:57:56    676s] (I)      Routing effort level                               : 10000
[04/25 21:57:56    676s] (I)      Prefer layer length threshold                      : 8
[04/25 21:57:56    676s] (I)      Overflow penalty cost                              : 10
[04/25 21:57:56    676s] (I)      A-star cost                                        : 0.300000
[04/25 21:57:56    676s] (I)      Misalignment cost                                  : 10.000000
[04/25 21:57:56    676s] (I)      Threshold for short IRoute                         : 6
[04/25 21:57:56    676s] (I)      Via cost during post routing                       : 1.000000
[04/25 21:57:56    676s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 21:57:56    676s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 21:57:56    676s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 21:57:56    676s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 21:57:56    676s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 21:57:56    676s] (I)      PG-aware similar topology routing                  : true
[04/25 21:57:56    676s] (I)      Maze routing via cost fix                          : true
[04/25 21:57:56    676s] (I)      Apply PRL on PG terms                              : true
[04/25 21:57:56    676s] (I)      Apply PRL on obs objects                           : true
[04/25 21:57:56    676s] (I)      Handle range-type spacing rules                    : true
[04/25 21:57:56    676s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 21:57:56    676s] (I)      Parallel spacing query fix                         : true
[04/25 21:57:56    676s] (I)      Force source to root IR                            : true
[04/25 21:57:56    676s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 21:57:56    676s] (I)      Do not relax to DPT layer                          : true
[04/25 21:57:56    676s] (I)      No DPT in post routing                             : true
[04/25 21:57:56    676s] (I)      Modeling PG via merging fix                        : true
[04/25 21:57:56    676s] (I)      Shield aware TA                                    : true
[04/25 21:57:56    676s] (I)      Strong shield aware TA                             : true
[04/25 21:57:56    676s] (I)      Overflow calculation fix in LA                     : true
[04/25 21:57:56    676s] (I)      Post routing fix                                   : true
[04/25 21:57:56    676s] (I)      Strong post routing                                : true
[04/25 21:57:56    676s] (I)      NDR via pillar fix                                 : true
[04/25 21:57:56    676s] (I)      Violation on path threshold                        : 1
[04/25 21:57:56    676s] (I)      Pass through capacity modeling                     : true
[04/25 21:57:56    676s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 21:57:56    676s] (I)      Select term pin box for io pin                     : true
[04/25 21:57:56    676s] (I)      Penalize NDR sharing                               : true
[04/25 21:57:56    676s] (I)      Enable special modeling                            : false
[04/25 21:57:56    676s] (I)      Keep fixed segments                                : true
[04/25 21:57:56    676s] (I)      Reorder net groups by key                          : true
[04/25 21:57:56    676s] (I)      Increase net scenic ratio                          : true
[04/25 21:57:56    676s] (I)      Method to set GCell size                           : row
[04/25 21:57:56    676s] (I)      Connect multiple ports and must join fix           : true
[04/25 21:57:56    676s] (I)      Avoid high resistance layers                       : true
[04/25 21:57:56    676s] (I)      Model find APA for IO pin fix                      : true
[04/25 21:57:56    676s] (I)      Avoid connecting non-metal layers                  : true
[04/25 21:57:56    676s] (I)      Use track pitch for NDR                            : true
[04/25 21:57:56    676s] (I)      Enable layer relax to lower layer                  : true
[04/25 21:57:56    676s] (I)      Enable layer relax to upper layer                  : true
[04/25 21:57:56    676s] (I)      Top layer relaxation fix                           : true
[04/25 21:57:56    676s] (I)      Handle non-default track width                     : false
[04/25 21:57:56    676s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:57:56    676s] (I)      Use row-based GCell size
[04/25 21:57:56    676s] (I)      Use row-based GCell align
[04/25 21:57:56    676s] (I)      layer 0 area = 80000
[04/25 21:57:56    676s] (I)      layer 1 area = 80000
[04/25 21:57:56    676s] (I)      layer 2 area = 80000
[04/25 21:57:56    676s] (I)      layer 3 area = 80000
[04/25 21:57:56    676s] (I)      layer 4 area = 80000
[04/25 21:57:56    676s] (I)      layer 5 area = 80000
[04/25 21:57:56    676s] (I)      layer 6 area = 80000
[04/25 21:57:56    676s] (I)      layer 7 area = 80000
[04/25 21:57:56    676s] (I)      layer 8 area = 80000
[04/25 21:57:56    676s] (I)      layer 9 area = 400000
[04/25 21:57:56    676s] (I)      layer 10 area = 400000
[04/25 21:57:56    676s] (I)      GCell unit size   : 3420
[04/25 21:57:56    676s] (I)      GCell multiplier  : 1
[04/25 21:57:56    676s] (I)      GCell row height  : 3420
[04/25 21:57:56    676s] (I)      Actual row height : 3420
[04/25 21:57:56    676s] (I)      GCell align ref   : 20000 20140
[04/25 21:57:56    676s] [NR-eGR] Track table information for default rule: 
[04/25 21:57:56    676s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:57:56    676s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:57:56    676s] (I)      ==================== Default via =====================
[04/25 21:57:56    676s] (I)      +----+------------------+----------------------------+
[04/25 21:57:56    676s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:57:56    676s] (I)      +----+------------------+----------------------------+
[04/25 21:57:56    676s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:57:56    676s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:57:56    676s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:57:56    676s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:57:56    676s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:57:56    676s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:57:56    676s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:57:56    676s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:57:56    676s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:57:56    676s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:57:56    676s] (I)      +----+------------------+----------------------------+
[04/25 21:57:56    676s] [NR-eGR] Read 6255 PG shapes
[04/25 21:57:56    676s] [NR-eGR] Read 0 clock shapes
[04/25 21:57:56    676s] [NR-eGR] Read 0 other shapes
[04/25 21:57:56    676s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:57:56    676s] [NR-eGR] #Instance Blockages : 0
[04/25 21:57:56    676s] [NR-eGR] #PG Blockages       : 6255
[04/25 21:57:56    676s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:57:56    676s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:57:56    676s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:57:56    676s] [NR-eGR] #Other Blockages    : 0
[04/25 21:57:56    676s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:57:56    676s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:57:56    676s] [NR-eGR] Read 29282 nets ( ignored 29281 )
[04/25 21:57:56    676s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 21:57:56    676s] (I)      early_global_route_priority property id does not exist.
[04/25 21:57:56    676s] (I)      Read Num Blocks=112162  Num Prerouted Wires=0  Num CS=0
[04/25 21:57:56    676s] (I)      Layer 1 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 2 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 3 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 4 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 5 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 6 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 7 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 8 (H) : #blockages 24888 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 9 (V) : #blockages 516 : #preroutes 0
[04/25 21:57:56    676s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/25 21:57:56    676s] (I)      Moved 1 terms for better access 
[04/25 21:57:56    676s] (I)      Number of ignored nets                =      0
[04/25 21:57:56    676s] (I)      Number of connected nets              =      0
[04/25 21:57:56    676s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:57:56    676s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:57:56    676s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:57:56    676s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:57:56    676s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:57:56    676s] (I)      Ndr track 0 does not exist
[04/25 21:57:56    676s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:57:56    676s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:57:56    676s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:57:56    676s] (I)      Site width          :   400  (dbu)
[04/25 21:57:56    676s] (I)      Row height          :  3420  (dbu)
[04/25 21:57:56    676s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:57:56    676s] (I)      GCell width         :  3420  (dbu)
[04/25 21:57:56    676s] (I)      GCell height        :  3420  (dbu)
[04/25 21:57:56    676s] (I)      Grid                :   194   193    11
[04/25 21:57:56    676s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:57:56    676s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:57:56    676s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:57:56    676s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:57:56    676s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:57:56    676s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:57:56    676s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:57:56    676s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:57:56    676s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:57:56    676s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:57:56    676s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:57:56    676s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:57:56    676s] (I)      --------------------------------------------------------
[04/25 21:57:56    676s] 
[04/25 21:57:56    676s] [NR-eGR] ============ Routing rule table ============
[04/25 21:57:56    676s] [NR-eGR] Rule id: 0  Nets: 1
[04/25 21:57:56    676s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:57:56    676s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:57:56    676s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:57:56    676s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:57:56    676s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:57:56    676s] [NR-eGR] ========================================
[04/25 21:57:56    676s] [NR-eGR] 
[04/25 21:57:56    676s] (I)      =============== Blocked Tracks ===============
[04/25 21:57:56    676s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:56    676s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:57:56    676s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:56    676s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:57:56    676s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:57:56    676s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:57:56    676s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:57:56    676s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:57:56    676s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:57:56    676s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:57:56    676s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:57:56    676s] (I)      |     9 |  338336 |    30740 |         9.09% |
[04/25 21:57:56    676s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:57:56    676s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:57:56    676s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:56    676s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.25 sec, Curr Mem: 2557.86 MB )
[04/25 21:57:56    676s] (I)      Reset routing kernel
[04/25 21:57:56    676s] (I)      Started Global Routing ( Curr Mem: 2557.86 MB )
[04/25 21:57:56    676s] (I)      totalPins=2807  totalGlobalPin=2807 (100.00%)
[04/25 21:57:56    676s] (I)      total 2D Cap : 2717785 = (1433578 H, 1284207 V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1a Route ============
[04/25 21:57:56    676s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1b Route ============
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.868410e+03um
[04/25 21:57:56    676s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:57:56    676s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1c Route ============
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1d Route ============
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1e Route ============
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.868410e+03um
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1f Route ============
[04/25 21:57:56    676s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1g Route ============
[04/25 21:57:56    676s] (I)      Usage: 5759 = (3006 H, 2753 V) = (0.21% H, 0.21% V) = (5.140e+03um H, 4.708e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] (I)      ============  Phase 1h Route ============
[04/25 21:57:56    676s] (I)      Usage: 5758 = (3005 H, 2753 V) = (0.21% H, 0.21% V) = (5.139e+03um H, 4.708e+03um V)
[04/25 21:57:56    676s] (I)      
[04/25 21:57:56    676s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:57:56    676s] [NR-eGR]                        OverCon            
[04/25 21:57:56    676s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:57:56    676s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 21:57:56    676s] [NR-eGR] ----------------------------------------------
[04/25 21:57:56    676s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR] ----------------------------------------------
[04/25 21:57:56    676s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 21:57:56    676s] [NR-eGR] 
[04/25 21:57:56    676s] (I)      Finished Global Routing ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2565.87 MB )
[04/25 21:57:56    676s] (I)      total 2D Cap : 2753045 = (1448298 H, 1304747 V)
[04/25 21:57:56    676s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:57:56    676s] (I)      ============= Track Assignment ============
[04/25 21:57:56    676s] (I)      Started Track Assignment (1T) ( Curr Mem: 2565.87 MB )
[04/25 21:57:56    676s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:57:56    676s] (I)      Run Multi-thread track assignment
[04/25 21:57:56    676s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2565.87 MB )
[04/25 21:57:56    676s] (I)      Started Export ( Curr Mem: 2565.87 MB )
[04/25 21:57:57    676s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:57:57    676s] [NR-eGR] -------------------------------------
[04/25 21:57:57    676s] [NR-eGR]  Metal1   (1H)             0   89145 
[04/25 21:57:57    676s] [NR-eGR]  Metal2   (2V)        128210  128783 
[04/25 21:57:57    676s] [NR-eGR]  Metal3   (3H)        162750   10969 
[04/25 21:57:57    676s] [NR-eGR]  Metal4   (4V)         90067    3375 
[04/25 21:57:57    676s] [NR-eGR]  Metal5   (5H)         40543     547 
[04/25 21:57:57    676s] [NR-eGR]  Metal6   (6V)          9756     175 
[04/25 21:57:57    676s] [NR-eGR]  Metal7   (7H)          4617       4 
[04/25 21:57:57    676s] [NR-eGR]  Metal8   (8V)            33       0 
[04/25 21:57:57    676s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:57:57    676s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:57:57    676s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:57:57    676s] [NR-eGR] -------------------------------------
[04/25 21:57:57    676s] [NR-eGR]           Total       435975  232998 
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] [NR-eGR] Total half perimeter of net bounding box: 373589um
[04/25 21:57:57    676s] [NR-eGR] Total length: 435975um, number of vias: 232998
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] [NR-eGR] Total eGR-routed clock nets wire length: 10372um, number of vias: 7019
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] [NR-eGR] Report for selected net(s) only.
[04/25 21:57:57    676s] [NR-eGR]                  Length (um)  Vias 
[04/25 21:57:57    676s] [NR-eGR] -----------------------------------
[04/25 21:57:57    676s] [NR-eGR]  Metal1   (1H)             0  2806 
[04/25 21:57:57    676s] [NR-eGR]  Metal2   (2V)          4745  4131 
[04/25 21:57:57    676s] [NR-eGR]  Metal3   (3H)          5362    80 
[04/25 21:57:57    676s] [NR-eGR]  Metal4   (4V)           254     2 
[04/25 21:57:57    676s] [NR-eGR]  Metal5   (5H)            11     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal6   (6V)             0     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal7   (7H)             0     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal8   (8V)             0     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal9   (9H)             0     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal10  (10V)            0     0 
[04/25 21:57:57    676s] [NR-eGR]  Metal11  (11H)            0     0 
[04/25 21:57:57    676s] [NR-eGR] -----------------------------------
[04/25 21:57:57    676s] [NR-eGR]           Total        10372  7019 
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] [NR-eGR] Total half perimeter of net bounding box: 628um
[04/25 21:57:57    676s] [NR-eGR] Total length: 10372um, number of vias: 7019
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] [NR-eGR] Total routed clock nets wire length: 10372um, number of vias: 7019
[04/25 21:57:57    676s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:57:57    676s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2565.87 MB )
[04/25 21:57:57    676s] Saved RC grid cleaned up.
[04/25 21:57:57    676s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.88 sec, Curr Mem: 2552.87 MB )
[04/25 21:57:57    676s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:57:57    676s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:57:57    676s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:57:57    676s] (I)       Early Global Route kernel              100.00%  615.04 sec  615.91 sec  0.88 sec  0.86 sec 
[04/25 21:57:57    676s] (I)       +-Import and model                      28.44%  615.04 sec  615.29 sec  0.25 sec  0.23 sec 
[04/25 21:57:57    676s] (I)       | +-Create place DB                     10.19%  615.04 sec  615.13 sec  0.09 sec  0.08 sec 
[04/25 21:57:57    676s] (I)       | | +-Import place data                 10.17%  615.04 sec  615.13 sec  0.09 sec  0.08 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read instances and placement     2.31%  615.04 sec  615.06 sec  0.02 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read nets                        7.82%  615.06 sec  615.13 sec  0.07 sec  0.06 sec 
[04/25 21:57:57    676s] (I)       | +-Create route DB                     16.99%  615.13 sec  615.28 sec  0.15 sec  0.14 sec 
[04/25 21:57:57    676s] (I)       | | +-Import route data (1T)            16.85%  615.13 sec  615.28 sec  0.15 sec  0.14 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read blockages ( Layer 2-11 )    6.02%  615.15 sec  615.20 sec  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read routing blockages         0.00%  615.15 sec  615.15 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read instance blockages        0.47%  615.15 sec  615.15 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read PG blockages              5.06%  615.15 sec  615.20 sec  0.04 sec  0.04 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read clock blockages           0.05%  615.20 sec  615.20 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read other blockages           0.04%  615.20 sec  615.20 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read halo blockages            0.06%  615.20 sec  615.20 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Read boundary cut boxes        0.00%  615.20 sec  615.20 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read blackboxes                  0.00%  615.20 sec  615.20 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read prerouted                   1.70%  615.20 sec  615.21 sec  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read unlegalized nets            0.42%  615.22 sec  615.22 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Read nets                        0.04%  615.22 sec  615.22 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Set up via pillars               0.00%  615.22 sec  615.22 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Initialize 3D grid graph         0.28%  615.22 sec  615.22 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Model blockage capacity          6.17%  615.22 sec  615.28 sec  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)       | | | | +-Initialize 3D capacity         5.86%  615.22 sec  615.27 sec  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)       | | | +-Move terms for access (1T)       0.30%  615.28 sec  615.28 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | +-Read aux data                        0.00%  615.28 sec  615.28 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | +-Others data preparation              0.02%  615.28 sec  615.28 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | +-Create route kernel                  0.83%  615.28 sec  615.29 sec  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       +-Global Routing                        50.20%  615.29 sec  615.73 sec  0.44 sec  0.44 sec 
[04/25 21:57:57    676s] (I)       | +-Initialization                       0.05%  615.29 sec  615.29 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | +-Net group 1                         48.40%  615.29 sec  615.71 sec  0.42 sec  0.43 sec 
[04/25 21:57:57    676s] (I)       | | +-Generate topology                 44.72%  615.29 sec  615.68 sec  0.39 sec  0.39 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1a                           0.23%  615.69 sec  615.69 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Pattern routing (1T)             0.07%  615.69 sec  615.69 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Add via demand to 2D             0.03%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1b                           0.11%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1c                           0.00%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1d                           0.00%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1e                           0.02%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Route legalization               0.00%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1f                           0.00%  615.69 sec  615.69 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1g                           0.46%  615.69 sec  615.70 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | | +-Post Routing                     0.45%  615.69 sec  615.70 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Phase 1h                           0.48%  615.70 sec  615.70 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | | +-Post Routing                     0.46%  615.70 sec  615.70 sec  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | | +-Layer assignment (1T)              1.03%  615.71 sec  615.71 sec  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       +-Export 3D cong map                     1.05%  615.73 sec  615.74 sec  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)       | +-Export 2D cong map                   0.08%  615.74 sec  615.74 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       +-Extract Global 3D Wires                0.02%  615.74 sec  615.74 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       +-Track Assignment (1T)                  5.47%  615.74 sec  615.79 sec  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)       | +-Initialization                       0.00%  615.74 sec  615.74 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | +-Track Assignment Kernel              5.42%  615.74 sec  615.79 sec  0.05 sec  0.04 sec 
[04/25 21:57:57    676s] (I)       | +-Free Memory                          0.00%  615.79 sec  615.79 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       +-Export                                12.98%  615.79 sec  615.90 sec  0.11 sec  0.12 sec 
[04/25 21:57:57    676s] (I)       | +-Export DB wires                      0.43%  615.79 sec  615.79 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Export all nets                    0.34%  615.79 sec  615.79 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | | +-Set wire vias                      0.04%  615.79 sec  615.79 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       | +-Report wirelength                    5.43%  615.79 sec  615.84 sec  0.05 sec  0.06 sec 
[04/25 21:57:57    676s] (I)       | +-Update net boxes                     7.03%  615.84 sec  615.90 sec  0.06 sec  0.06 sec 
[04/25 21:57:57    676s] (I)       | +-Update timing                        0.00%  615.90 sec  615.90 sec  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)       +-Postprocess design                     1.12%  615.90 sec  615.91 sec  0.01 sec  0.00 sec 
[04/25 21:57:57    676s] (I)      ===================== Summary by functions =====================
[04/25 21:57:57    676s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:57:57    676s] (I)      ----------------------------------------------------------------
[04/25 21:57:57    676s] (I)        0  Early Global Route kernel      100.00%  0.88 sec  0.86 sec 
[04/25 21:57:57    676s] (I)        1  Global Routing                  50.20%  0.44 sec  0.44 sec 
[04/25 21:57:57    676s] (I)        1  Import and model                28.44%  0.25 sec  0.23 sec 
[04/25 21:57:57    676s] (I)        1  Export                          12.98%  0.11 sec  0.12 sec 
[04/25 21:57:57    676s] (I)        1  Track Assignment (1T)            5.47%  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)        1  Postprocess design               1.12%  0.01 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        1  Export 3D cong map               1.05%  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Net group 1                     48.40%  0.42 sec  0.43 sec 
[04/25 21:57:57    676s] (I)        2  Create route DB                 16.99%  0.15 sec  0.14 sec 
[04/25 21:57:57    676s] (I)        2  Create place DB                 10.19%  0.09 sec  0.08 sec 
[04/25 21:57:57    676s] (I)        2  Update net boxes                 7.03%  0.06 sec  0.06 sec 
[04/25 21:57:57    676s] (I)        2  Report wirelength                5.43%  0.05 sec  0.06 sec 
[04/25 21:57:57    676s] (I)        2  Track Assignment Kernel          5.42%  0.05 sec  0.04 sec 
[04/25 21:57:57    676s] (I)        2  Create route kernel              0.83%  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        2  Export DB wires                  0.43%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Initialization                   0.05%  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Generate topology               44.72%  0.39 sec  0.39 sec 
[04/25 21:57:57    676s] (I)        3  Import route data (1T)          16.85%  0.15 sec  0.14 sec 
[04/25 21:57:57    676s] (I)        3  Import place data               10.17%  0.09 sec  0.08 sec 
[04/25 21:57:57    676s] (I)        3  Layer assignment (1T)            1.03%  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1h                         0.48%  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1g                         0.46%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Export all nets                  0.34%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1a                         0.23%  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Read nets                        7.85%  0.07 sec  0.07 sec 
[04/25 21:57:57    676s] (I)        4  Model blockage capacity          6.17%  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)        4  Read blockages ( Layer 2-11 )    6.02%  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)        4  Read instances and placement     2.31%  0.02 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        4  Read prerouted                   1.70%  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        4  Post Routing                     0.91%  0.01 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        4  Read unlegalized nets            0.42%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Move terms for access (1T)       0.30%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Pattern routing (1T)             0.07%  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        5  Initialize 3D capacity           5.86%  0.05 sec  0.05 sec 
[04/25 21:57:57    676s] (I)        5  Read PG blockages                5.06%  0.04 sec  0.04 sec 
[04/25 21:57:57    676s] (I)        5  Read instance blockages          0.47%  0.00 sec  0.01 sec 
[04/25 21:57:57    676s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:57:57    676s]         Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/25 21:57:57    676s]       Routing using eGR only done.
[04/25 21:57:57    676s] Net route status summary:
[04/25 21:57:57    676s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:57    676s]   Non-clock: 29373 (unrouted=92, trialRouted=29017, noStatus=264, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:57    676s] 
[04/25 21:57:57    676s] CCOPT: Done with clock implementation routing.
[04/25 21:57:57    676s] 
[04/25 21:57:57    676s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/25 21:57:57    676s]     Clock implementation routing done.
[04/25 21:57:57    676s]     Leaving CCOpt scope - extractRC...
[04/25 21:57:57    676s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/25 21:57:57    676s] Extraction called for design 'tpu_top' of instances=25130 and nets=29374 using extraction engine 'pre_route' .
[04/25 21:57:57    676s] pre_route RC Extraction called for design tpu_top.
[04/25 21:57:57    676s] RC Extraction called in multi-corner(1) mode.
[04/25 21:57:57    676s] RCMode: PreRoute
[04/25 21:57:57    676s]       RC Corner Indexes            0   
[04/25 21:57:57    676s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:57:57    676s] Resistance Scaling Factor    : 1.00000 
[04/25 21:57:57    676s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:57:57    676s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:57:57    676s] Shrink Factor                : 0.90000
[04/25 21:57:57    676s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:57:57    676s] Using capacitance table file ...
[04/25 21:57:57    676s] 
[04/25 21:57:57    676s] Trim Metal Layers:
[04/25 21:57:57    676s] LayerId::1 widthSet size::4
[04/25 21:57:57    676s] LayerId::2 widthSet size::4
[04/25 21:57:57    676s] LayerId::3 widthSet size::4
[04/25 21:57:57    676s] LayerId::4 widthSet size::4
[04/25 21:57:57    676s] LayerId::5 widthSet size::4
[04/25 21:57:57    676s] LayerId::6 widthSet size::4
[04/25 21:57:57    676s] LayerId::7 widthSet size::5
[04/25 21:57:57    676s] LayerId::8 widthSet size::5
[04/25 21:57:57    676s] LayerId::9 widthSet size::5
[04/25 21:57:57    676s] LayerId::10 widthSet size::4
[04/25 21:57:57    676s] LayerId::11 widthSet size::3
[04/25 21:57:57    676s] eee: pegSigSF::1.070000
[04/25 21:57:57    676s] Updating RC grid for preRoute extraction ...
[04/25 21:57:57    676s] Initializing multi-corner capacitance tables ... 
[04/25 21:57:57    677s] Initializing multi-corner resistance tables ...
[04/25 21:57:57    677s] Creating RPSQ from WeeR and WRes ...
[04/25 21:57:57    677s] eee: l::1 avDens::0.099183 usedTrk::3392.073735 availTrk::34200.000000 sigTrk::3392.073735
[04/25 21:57:57    677s] eee: l::2 avDens::0.229367 usedTrk::7550.195804 availTrk::32917.500000 sigTrk::7550.195804
[04/25 21:57:57    677s] eee: l::3 avDens::0.272364 usedTrk::9633.504672 availTrk::35370.000000 sigTrk::9633.504672
[04/25 21:57:57    677s] eee: l::4 avDens::0.159749 usedTrk::5354.135102 availTrk::33516.000000 sigTrk::5354.135102
[04/25 21:57:57    677s] eee: l::5 avDens::0.082455 usedTrk::2382.114758 availTrk::28890.000000 sigTrk::2382.114758
[04/25 21:57:57    677s] eee: l::6 avDens::0.034574 usedTrk::570.530411 availTrk::16501.500000 sigTrk::570.530411
[04/25 21:57:57    677s] eee: l::7 avDens::0.047623 usedTrk::270.023975 availTrk::5670.000000 sigTrk::270.023975
[04/25 21:57:57    677s] eee: l::8 avDens::0.011349 usedTrk::1.940643 availTrk::171.000000 sigTrk::1.940643
[04/25 21:57:57    677s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:57:57    677s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:57:57    677s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:57:57    677s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:57:57    677s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254178 uaWl=1.000000 uaWlH=0.340108 aWlH=0.000000 lMod=0 pMax=0.834500 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:57:57    677s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2552.867M)
[04/25 21:57:57    677s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/25 21:57:57    677s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:57:57    677s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 21:57:57    677s] OPERPROF: Starting DPlace-Init at level 1, MEM:2552.9M, EPOCH TIME: 1745632677.858071
[04/25 21:57:57    677s] Processing tracks to init pin-track alignment.
[04/25 21:57:57    677s] z: 2, totalTracks: 1
[04/25 21:57:57    677s] z: 4, totalTracks: 1
[04/25 21:57:57    677s] z: 6, totalTracks: 1
[04/25 21:57:57    677s] z: 8, totalTracks: 1
[04/25 21:57:57    677s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:57    677s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2552.9M, EPOCH TIME: 1745632677.874644
[04/25 21:57:57    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:57    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:57    677s] 
[04/25 21:57:57    677s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:57    677s] 
[04/25 21:57:57    677s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:57    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2552.9M, EPOCH TIME: 1745632677.907965
[04/25 21:57:57    677s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2552.9M, EPOCH TIME: 1745632677.908093
[04/25 21:57:57    677s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2568.9M, EPOCH TIME: 1745632677.908591
[04/25 21:57:57    677s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2568.9MB).
[04/25 21:57:57    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2568.9M, EPOCH TIME: 1745632677.911626
[04/25 21:57:57    677s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:57    677s]     Legalizer reserving space for clock trees
[04/25 21:57:57    677s]     Calling post conditioning for eGRPC...
[04/25 21:57:57    677s]       eGRPC...
[04/25 21:57:57    677s]         eGRPC active optimizations:
[04/25 21:57:57    677s]          - Move Down
[04/25 21:57:57    677s]          - Downsizing before DRV sizing
[04/25 21:57:57    677s]          - DRV fixing with sizing
[04/25 21:57:57    677s]          - Move to fanout
[04/25 21:57:57    677s]          - Cloning
[04/25 21:57:57    677s]         
[04/25 21:57:57    677s]         Detected clock skew data from CCOPT
[04/25 21:57:57    677s]         Reset bufferability constraints...
[04/25 21:57:57    677s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/25 21:57:57    677s]         Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:57:57    677s] End AAE Lib Interpolated Model. (MEM=2572.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:57:57    677s]         Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:57    677s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:57    677s]         Clock DAG stats eGRPC initial state:
[04/25 21:57:57    677s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:57    677s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:57    677s]           misc counts      : r=1, pp=4
[04/25 21:57:57    677s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:57    677s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:57    677s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:57    677s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:57    677s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:57    677s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:57    677s]         Clock DAG net violations eGRPC initial state:
[04/25 21:57:57    677s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:57    677s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/25 21:57:57    677s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:57    677s]         Clock DAG hash eGRPC initial state: 17355499635069615104 1473490538265101624
[04/25 21:57:57    677s]         CTS services accumulated run-time stats eGRPC initial state:
[04/25 21:57:57    677s]           delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:57    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:57    677s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]         eGRPC Moving buffers...
[04/25 21:57:58    677s]           Clock DAG hash before 'eGRPC Moving buffers': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           Violation analysis...
[04/25 21:57:58    677s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:58    677s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/25 21:57:58    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:58    677s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:58    677s]             misc counts      : r=1, pp=4
[04/25 21:57:58    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:58    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:58    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]           Clock DAG net violations after 'eGRPC Moving buffers':
[04/25 21:57:58    677s]             Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:58    677s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/25 21:57:58    677s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:58    677s]           Clock DAG hash after 'eGRPC Moving buffers': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:58    677s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:58    677s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/25 21:57:58    677s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           No valid skewGroupMode. Not removing long paths
[04/25 21:57:58    677s]           Modifying slew-target multiplier from 1 to 0.9
[04/25 21:57:58    677s]           Downsizing prefiltering...
[04/25 21:57:58    677s]           Downsizing prefiltering done.
[04/25 21:57:58    677s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:58    677s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[04/25 21:57:58    677s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/25 21:57:58    677s]           Reverting slew-target multiplier from 0.9 to 1
[04/25 21:57:58    677s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 21:57:58    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:58    677s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:58    677s]             misc counts      : r=1, pp=4
[04/25 21:57:58    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:58    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:58    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 21:57:58    677s]             Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:58    677s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 21:57:58    677s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:58    677s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:58    677s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:58    677s]         eGRPC Fixing DRVs...
[04/25 21:57:58    677s]           Clock DAG hash before 'eGRPC Fixing DRVs': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:57:58    677s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 21:57:58    677s]           
[04/25 21:57:58    677s]           Statistics: Fix DRVs (cell sizing):
[04/25 21:57:58    677s]           ===================================
[04/25 21:57:58    677s]           
[04/25 21:57:58    677s]           Cell changes by Net Type:
[04/25 21:57:58    677s]           
[04/25 21:57:58    677s]           -------------------------------------------------------------------------------------------------
[04/25 21:57:58    677s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/25 21:57:58    677s]           -------------------------------------------------------------------------------------------------
[04/25 21:57:58    677s]           top                0            0           0            0                    0                0
[04/25 21:57:58    677s]           trunk              0            0           0            0                    0                0
[04/25 21:57:58    677s]           leaf               0            0           0            0                    0                0
[04/25 21:57:58    677s]           -------------------------------------------------------------------------------------------------
[04/25 21:57:58    677s]           Total              0            0           0            0                    0                0
[04/25 21:57:58    677s]           -------------------------------------------------------------------------------------------------
[04/25 21:57:58    677s]           
[04/25 21:57:58    677s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/25 21:57:58    677s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/25 21:57:58    677s]           
[04/25 21:57:58    677s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/25 21:57:58    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:58    677s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:58    677s]             misc counts      : r=1, pp=4
[04/25 21:57:58    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:58    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:58    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:58    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[04/25 21:57:58    677s]             Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:58    677s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/25 21:57:58    677s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:58    677s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/25 21:57:58    677s]             delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    677s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:57:58    677s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Slew Diagnostics: After DRV fixing
[04/25 21:57:58    677s]         ==================================
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Global Causes:
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         -------------------------------------
[04/25 21:57:58    677s]         Cause
[04/25 21:57:58    677s]         -------------------------------------
[04/25 21:57:58    677s]         DRV fixing with buffering is disabled
[04/25 21:57:58    677s]         -------------------------------------
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Top 5 overslews:
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         ---------------------------------
[04/25 21:57:58    677s]         Overslew    Causes    Driving Pin
[04/25 21:57:58    677s]         ---------------------------------
[04/25 21:57:58    677s]           (empty table)
[04/25 21:57:58    677s]         ---------------------------------
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]         Cause    Occurences
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]           (empty table)
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]         Cause    Occurences
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]           (empty table)
[04/25 21:57:58    677s]         -------------------
[04/25 21:57:58    677s]         
[04/25 21:57:58    677s]         Reconnecting optimized routes...
[04/25 21:57:58    677s]         Reset timing graph...
[04/25 21:57:58    677s] Ignoring AAE DB Resetting ...
[04/25 21:57:58    677s]         Reset timing graph done.
[04/25 21:57:58    677s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:58    677s]         Violation analysis...
[04/25 21:57:58    677s]         Clock instances to consider for cloning: 0
[04/25 21:57:58    677s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:57:58    677s]         Reset timing graph...
[04/25 21:57:58    677s] Ignoring AAE DB Resetting ...
[04/25 21:57:58    677s]         Reset timing graph done.
[04/25 21:57:58    677s]         Set dirty flag on 0 instances, 0 nets
[04/25 21:57:58    677s]         Clock DAG stats before routing clock trees:
[04/25 21:57:58    677s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:57:58    677s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:57:58    677s]           misc counts      : r=1, pp=4
[04/25 21:57:58    677s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:57:58    677s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:57:58    677s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:57:58    677s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:57:58    677s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:57:58    677s]         Clock DAG net violations before routing clock trees:
[04/25 21:57:58    677s]           Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:57:58    677s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/25 21:57:58    677s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:57:58    677s]         Clock DAG hash before routing clock trees: 17355499635069615104 1473490538265101624
[04/25 21:57:58    677s]         CTS services accumulated run-time stats before routing clock trees:
[04/25 21:57:58    677s]           delay calculator: calls=9397, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:57:58    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:57:58    677s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:57:58    678s]       eGRPC done.
[04/25 21:57:58    678s]     Calling post conditioning for eGRPC done.
[04/25 21:57:58    678s]   eGR Post Conditioning loop iteration 0 done.
[04/25 21:57:58    678s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/25 21:57:58    678s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:57:58    678s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2611.0M, EPOCH TIME: 1745632678.305044
[04/25 21:57:58    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.067, MEM:2569.0M, EPOCH TIME: 1745632678.372020
[04/25 21:57:58    678s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:57:58    678s]   Leaving CCOpt scope - ClockRefiner...
[04/25 21:57:58    678s]   Assigned high priority to 0 instances.
[04/25 21:57:58    678s]   Soft fixed 0 clock instances.
[04/25 21:57:58    678s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/25 21:57:58    678s]   Performing Single Pass Refine Place.
[04/25 21:57:58    678s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2569.0M, EPOCH TIME: 1745632678.376902
[04/25 21:57:58    678s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2569.0M, EPOCH TIME: 1745632678.377034
[04/25 21:57:58    678s] Processing tracks to init pin-track alignment.
[04/25 21:57:58    678s] z: 2, totalTracks: 1
[04/25 21:57:58    678s] z: 4, totalTracks: 1
[04/25 21:57:58    678s] z: 6, totalTracks: 1
[04/25 21:57:58    678s] z: 8, totalTracks: 1
[04/25 21:57:58    678s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:57:58    678s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2569.0M, EPOCH TIME: 1745632678.392498
[04/25 21:57:58    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:58    678s] 
[04/25 21:57:58    678s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:58    678s] 
[04/25 21:57:58    678s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:57:58    678s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2569.0M, EPOCH TIME: 1745632678.425192
[04/25 21:57:58    678s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2569.0M, EPOCH TIME: 1745632678.425357
[04/25 21:57:58    678s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2569.0M, EPOCH TIME: 1745632678.425684
[04/25 21:57:58    678s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2569.0MB).
[04/25 21:57:58    678s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.052, MEM:2569.0M, EPOCH TIME: 1745632678.428953
[04/25 21:57:58    678s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.052, MEM:2569.0M, EPOCH TIME: 1745632678.428999
[04/25 21:57:58    678s] TDRefine: refinePlace mode is spiral
[04/25 21:57:58    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.12
[04/25 21:57:58    678s] OPERPROF: Starting RefinePlace at level 1, MEM:2569.0M, EPOCH TIME: 1745632678.429085
[04/25 21:57:58    678s] *** Starting place_detail (0:11:18 mem=2569.0M) ***
[04/25 21:57:58    678s] Total net bbox length = 3.736e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:58    678s] 
[04/25 21:57:58    678s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:57:58    678s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:58    678s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:58    678s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:58    678s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2569.0M, EPOCH TIME: 1745632678.457471
[04/25 21:57:58    678s] Starting refinePlace ...
[04/25 21:57:58    678s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:58    678s] One DDP V2 for no tweak run.
[04/25 21:57:58    678s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:58    678s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2569.0M, EPOCH TIME: 1745632678.501154
[04/25 21:57:58    678s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:57:58    678s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2569.0M, EPOCH TIME: 1745632678.501327
[04/25 21:57:58    678s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2569.0M, EPOCH TIME: 1745632678.501721
[04/25 21:57:58    678s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2569.0M, EPOCH TIME: 1745632678.501793
[04/25 21:57:58    678s] DDP markSite nrRow 182 nrJob 182
[04/25 21:57:58    678s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2569.0M, EPOCH TIME: 1745632678.502364
[04/25 21:57:58    678s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2569.0M, EPOCH TIME: 1745632678.502413
[04/25 21:57:58    678s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:57:58    678s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2572.5MB) @(0:11:18 - 0:11:18).
[04/25 21:57:58    678s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:58    678s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:57:58    678s] 
[04/25 21:57:58    678s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:57:59    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:57:59    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:57:59    679s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:57:59    679s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:57:59    679s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:57:59    679s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2548.5MB) @(0:11:18 - 0:11:19).
[04/25 21:57:59    679s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:57:59    679s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2548.5MB
[04/25 21:57:59    679s] Statistics of distance of Instance movement in refine placement:
[04/25 21:57:59    679s]   maximum (X+Y) =         0.00 um
[04/25 21:57:59    679s]   mean    (X+Y) =         0.00 um
[04/25 21:57:59    679s] Total instances moved : 0
[04/25 21:57:59    679s] Summary Report:
[04/25 21:57:59    679s] Instances move: 0 (out of 25130 movable)
[04/25 21:57:59    679s] Instances flipped: 0
[04/25 21:57:59    679s] Mean displacement: 0.00 um
[04/25 21:57:59    679s] Max displacement: 0.00 um 
[04/25 21:57:59    679s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.110, REAL:1.116, MEM:2548.5M, EPOCH TIME: 1745632679.573140
[04/25 21:57:59    679s] Total net bbox length = 3.736e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:57:59    679s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2548.5MB
[04/25 21:57:59    679s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2548.5MB) @(0:11:18 - 0:11:19).
[04/25 21:57:59    679s] *** Finished place_detail (0:11:19 mem=2548.5M) ***
[04/25 21:57:59    679s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.12
[04/25 21:57:59    679s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.156, MEM:2548.5M, EPOCH TIME: 1745632679.585354
[04/25 21:57:59    679s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2548.5M, EPOCH TIME: 1745632679.585418
[04/25 21:57:59    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25130).
[04/25 21:57:59    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:59    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:59    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:57:59    679s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.072, MEM:2545.5M, EPOCH TIME: 1745632679.657319
[04/25 21:57:59    679s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 21:57:59    679s]   ClockRefiner summary
[04/25 21:57:59    679s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:57:59    679s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2806).
[04/25 21:57:59    679s]   Revert refine place priority changes on 0 instances.
[04/25 21:57:59    679s]   Restoring place_status_cts on 0 clock instances.
[04/25 21:57:59    679s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/25 21:57:59    679s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.5 real=0:00:03.5)
[04/25 21:57:59    679s]   CCOpt::Phase::Routing...
[04/25 21:57:59    679s]   Clock implementation routing...
[04/25 21:57:59    679s]     Leaving CCOpt scope - Routing Tools...
[04/25 21:57:59    679s] Net route status summary:
[04/25 21:57:59    679s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:59    679s]   Non-clock: 29373 (unrouted=92, trialRouted=29017, noStatus=264, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:57:59    679s]     Routing using eGR in eGR->NR Step...
[04/25 21:57:59    679s]       Early Global Route - eGR->Nr High Frequency step...
[04/25 21:57:59    679s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 21:57:59    679s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/25 21:57:59    679s] (ccopt eGR): Start to route 1 all nets
[04/25 21:57:59    679s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2545.49 MB )
[04/25 21:57:59    679s] (I)      ==================== Layers =====================
[04/25 21:57:59    679s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:59    679s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:57:59    679s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:59    679s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:57:59    679s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:57:59    679s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:59    679s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:57:59    679s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:57:59    679s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:57:59    679s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:57:59    679s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:57:59    679s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:57:59    679s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:57:59    679s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:57:59    679s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:57:59    679s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:57:59    679s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:57:59    679s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:57:59    679s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:57:59    679s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:57:59    679s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:57:59    679s] (I)      Started Import and model ( Curr Mem: 2545.49 MB )
[04/25 21:57:59    679s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:57:59    679s] (I)      == Non-default Options ==
[04/25 21:57:59    679s] (I)      Clean congestion better                            : true
[04/25 21:57:59    679s] (I)      Estimate vias on DPT layer                         : true
[04/25 21:57:59    679s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 21:57:59    679s] (I)      Layer constraints as soft constraints              : true
[04/25 21:57:59    679s] (I)      Soft top layer                                     : true
[04/25 21:57:59    679s] (I)      Skip prospective layer relax nets                  : true
[04/25 21:57:59    679s] (I)      Better NDR handling                                : true
[04/25 21:57:59    679s] (I)      Improved NDR modeling in LA                        : true
[04/25 21:57:59    679s] (I)      Routing cost fix for NDR handling                  : true
[04/25 21:57:59    679s] (I)      Block tracks for preroutes                         : true
[04/25 21:57:59    679s] (I)      Assign IRoute by net group key                     : true
[04/25 21:57:59    679s] (I)      Block unroutable channels                          : true
[04/25 21:57:59    679s] (I)      Block unroutable channels 3D                       : true
[04/25 21:57:59    679s] (I)      Bound layer relaxed segment wl                     : true
[04/25 21:57:59    679s] (I)      Blocked pin reach length threshold                 : 2
[04/25 21:57:59    679s] (I)      Check blockage within NDR space in TA              : true
[04/25 21:57:59    679s] (I)      Skip must join for term with via pillar            : true
[04/25 21:57:59    679s] (I)      Model find APA for IO pin                          : true
[04/25 21:57:59    679s] (I)      On pin location for off pin term                   : true
[04/25 21:57:59    679s] (I)      Handle EOL spacing                                 : true
[04/25 21:57:59    679s] (I)      Merge PG vias by gap                               : true
[04/25 21:57:59    679s] (I)      Maximum routing layer                              : 11
[04/25 21:57:59    679s] (I)      Route selected nets only                           : true
[04/25 21:57:59    679s] (I)      Refine MST                                         : true
[04/25 21:57:59    679s] (I)      Honor PRL                                          : true
[04/25 21:57:59    679s] (I)      Strong congestion aware                            : true
[04/25 21:57:59    679s] (I)      Improved initial location for IRoutes              : true
[04/25 21:57:59    679s] (I)      Multi panel TA                                     : true
[04/25 21:57:59    679s] (I)      Penalize wire overlap                              : true
[04/25 21:57:59    679s] (I)      Expand small instance blockage                     : true
[04/25 21:57:59    679s] (I)      Reduce via in TA                                   : true
[04/25 21:57:59    679s] (I)      SS-aware routing                                   : true
[04/25 21:57:59    679s] (I)      Improve tree edge sharing                          : true
[04/25 21:57:59    679s] (I)      Improve 2D via estimation                          : true
[04/25 21:57:59    679s] (I)      Refine Steiner tree                                : true
[04/25 21:57:59    679s] (I)      Build spine tree                                   : true
[04/25 21:57:59    679s] (I)      Model pass through capacity                        : true
[04/25 21:57:59    679s] (I)      Extend blockages by a half GCell                   : true
[04/25 21:57:59    679s] (I)      Consider pin shapes                                : true
[04/25 21:57:59    679s] (I)      Consider pin shapes for all nodes                  : true
[04/25 21:57:59    679s] (I)      Consider NR APA                                    : true
[04/25 21:57:59    679s] (I)      Consider IO pin shape                              : true
[04/25 21:57:59    679s] (I)      Fix pin connection bug                             : true
[04/25 21:57:59    679s] (I)      Consider layer RC for local wires                  : true
[04/25 21:57:59    679s] (I)      Route to clock mesh pin                            : true
[04/25 21:57:59    679s] (I)      LA-aware pin escape length                         : 2
[04/25 21:57:59    679s] (I)      Connect multiple ports                             : true
[04/25 21:57:59    679s] (I)      Split for must join                                : true
[04/25 21:57:59    679s] (I)      Number of threads                                  : 1
[04/25 21:57:59    679s] (I)      Routing effort level                               : 10000
[04/25 21:57:59    679s] (I)      Prefer layer length threshold                      : 8
[04/25 21:57:59    679s] (I)      Overflow penalty cost                              : 10
[04/25 21:57:59    679s] (I)      A-star cost                                        : 0.300000
[04/25 21:57:59    679s] (I)      Misalignment cost                                  : 10.000000
[04/25 21:57:59    679s] (I)      Threshold for short IRoute                         : 6
[04/25 21:57:59    679s] (I)      Via cost during post routing                       : 1.000000
[04/25 21:57:59    679s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 21:57:59    679s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 21:57:59    679s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 21:57:59    679s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 21:57:59    679s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 21:57:59    679s] (I)      PG-aware similar topology routing                  : true
[04/25 21:57:59    679s] (I)      Maze routing via cost fix                          : true
[04/25 21:57:59    679s] (I)      Apply PRL on PG terms                              : true
[04/25 21:57:59    679s] (I)      Apply PRL on obs objects                           : true
[04/25 21:57:59    679s] (I)      Handle range-type spacing rules                    : true
[04/25 21:57:59    679s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 21:57:59    679s] (I)      Parallel spacing query fix                         : true
[04/25 21:57:59    679s] (I)      Force source to root IR                            : true
[04/25 21:57:59    679s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 21:57:59    679s] (I)      Do not relax to DPT layer                          : true
[04/25 21:57:59    679s] (I)      No DPT in post routing                             : true
[04/25 21:57:59    679s] (I)      Modeling PG via merging fix                        : true
[04/25 21:57:59    679s] (I)      Shield aware TA                                    : true
[04/25 21:57:59    679s] (I)      Strong shield aware TA                             : true
[04/25 21:57:59    679s] (I)      Overflow calculation fix in LA                     : true
[04/25 21:57:59    679s] (I)      Post routing fix                                   : true
[04/25 21:57:59    679s] (I)      Strong post routing                                : true
[04/25 21:57:59    679s] (I)      NDR via pillar fix                                 : true
[04/25 21:57:59    679s] (I)      Violation on path threshold                        : 1
[04/25 21:57:59    679s] (I)      Pass through capacity modeling                     : true
[04/25 21:57:59    679s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 21:57:59    679s] (I)      Select term pin box for io pin                     : true
[04/25 21:57:59    679s] (I)      Penalize NDR sharing                               : true
[04/25 21:57:59    679s] (I)      Enable special modeling                            : false
[04/25 21:57:59    679s] (I)      Keep fixed segments                                : true
[04/25 21:57:59    679s] (I)      Reorder net groups by key                          : true
[04/25 21:57:59    679s] (I)      Increase net scenic ratio                          : true
[04/25 21:57:59    679s] (I)      Method to set GCell size                           : row
[04/25 21:57:59    679s] (I)      Connect multiple ports and must join fix           : true
[04/25 21:57:59    679s] (I)      Avoid high resistance layers                       : true
[04/25 21:57:59    679s] (I)      Model find APA for IO pin fix                      : true
[04/25 21:57:59    679s] (I)      Avoid connecting non-metal layers                  : true
[04/25 21:57:59    679s] (I)      Use track pitch for NDR                            : true
[04/25 21:57:59    679s] (I)      Enable layer relax to lower layer                  : true
[04/25 21:57:59    679s] (I)      Enable layer relax to upper layer                  : true
[04/25 21:57:59    679s] (I)      Top layer relaxation fix                           : true
[04/25 21:57:59    679s] (I)      Handle non-default track width                     : false
[04/25 21:57:59    679s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:57:59    679s] (I)      Use row-based GCell size
[04/25 21:57:59    679s] (I)      Use row-based GCell align
[04/25 21:57:59    679s] (I)      layer 0 area = 80000
[04/25 21:57:59    679s] (I)      layer 1 area = 80000
[04/25 21:57:59    679s] (I)      layer 2 area = 80000
[04/25 21:57:59    679s] (I)      layer 3 area = 80000
[04/25 21:57:59    679s] (I)      layer 4 area = 80000
[04/25 21:57:59    679s] (I)      layer 5 area = 80000
[04/25 21:57:59    679s] (I)      layer 6 area = 80000
[04/25 21:57:59    679s] (I)      layer 7 area = 80000
[04/25 21:57:59    679s] (I)      layer 8 area = 80000
[04/25 21:57:59    679s] (I)      layer 9 area = 400000
[04/25 21:57:59    679s] (I)      layer 10 area = 400000
[04/25 21:57:59    679s] (I)      GCell unit size   : 3420
[04/25 21:57:59    679s] (I)      GCell multiplier  : 1
[04/25 21:57:59    679s] (I)      GCell row height  : 3420
[04/25 21:57:59    679s] (I)      Actual row height : 3420
[04/25 21:57:59    679s] (I)      GCell align ref   : 20000 20140
[04/25 21:57:59    679s] [NR-eGR] Track table information for default rule: 
[04/25 21:57:59    679s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:57:59    679s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:57:59    679s] (I)      ==================== Default via =====================
[04/25 21:57:59    679s] (I)      +----+------------------+----------------------------+
[04/25 21:57:59    679s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/25 21:57:59    679s] (I)      +----+------------------+----------------------------+
[04/25 21:57:59    679s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/25 21:57:59    679s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/25 21:57:59    679s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/25 21:57:59    679s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/25 21:57:59    679s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/25 21:57:59    679s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/25 21:57:59    679s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/25 21:57:59    679s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/25 21:57:59    679s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/25 21:57:59    679s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/25 21:57:59    679s] (I)      +----+------------------+----------------------------+
[04/25 21:57:59    679s] [NR-eGR] Read 6255 PG shapes
[04/25 21:57:59    679s] [NR-eGR] Read 0 clock shapes
[04/25 21:57:59    679s] [NR-eGR] Read 0 other shapes
[04/25 21:57:59    679s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:57:59    679s] [NR-eGR] #Instance Blockages : 0
[04/25 21:57:59    679s] [NR-eGR] #PG Blockages       : 6255
[04/25 21:57:59    679s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:57:59    679s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:57:59    679s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:57:59    679s] [NR-eGR] #Other Blockages    : 0
[04/25 21:57:59    679s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:57:59    679s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 21:57:59    679s] [NR-eGR] Read 29282 nets ( ignored 29281 )
[04/25 21:57:59    679s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 21:57:59    679s] (I)      early_global_route_priority property id does not exist.
[04/25 21:57:59    679s] (I)      Read Num Blocks=112162  Num Prerouted Wires=0  Num CS=0
[04/25 21:57:59    679s] (I)      Layer 1 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 2 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 3 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 4 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 5 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 6 (H) : #blockages 13176 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 7 (V) : #blockages 11803 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 8 (H) : #blockages 24888 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 9 (V) : #blockages 516 : #preroutes 0
[04/25 21:57:59    679s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/25 21:57:59    679s] (I)      Moved 1 terms for better access 
[04/25 21:57:59    679s] (I)      Number of ignored nets                =      0
[04/25 21:57:59    679s] (I)      Number of connected nets              =      0
[04/25 21:57:59    679s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:57:59    679s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:57:59    679s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:57:59    679s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:57:59    679s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 21:57:59    679s] (I)      Ndr track 0 does not exist
[04/25 21:57:59    679s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:57:59    679s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:57:59    679s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:57:59    679s] (I)      Site width          :   400  (dbu)
[04/25 21:57:59    679s] (I)      Row height          :  3420  (dbu)
[04/25 21:57:59    679s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:57:59    679s] (I)      GCell width         :  3420  (dbu)
[04/25 21:57:59    679s] (I)      GCell height        :  3420  (dbu)
[04/25 21:57:59    679s] (I)      Grid                :   194   193    11
[04/25 21:57:59    679s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:57:59    679s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:57:59    679s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:57:59    679s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:57:59    679s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:57:59    679s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:57:59    679s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:57:59    679s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:57:59    679s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:57:59    679s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:57:59    679s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:57:59    679s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:57:59    679s] (I)      --------------------------------------------------------
[04/25 21:57:59    679s] 
[04/25 21:57:59    679s] [NR-eGR] ============ Routing rule table ============
[04/25 21:57:59    679s] [NR-eGR] Rule id: 0  Nets: 1
[04/25 21:57:59    679s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:57:59    679s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:57:59    679s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:57:59    679s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:57:59    679s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:57:59    679s] [NR-eGR] ========================================
[04/25 21:57:59    679s] [NR-eGR] 
[04/25 21:57:59    679s] (I)      =============== Blocked Tracks ===============
[04/25 21:57:59    679s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:59    679s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:57:59    679s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:59    679s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:57:59    679s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:57:59    679s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:57:59    679s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:57:59    679s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:57:59    679s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:57:59    679s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:57:59    679s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:57:59    679s] (I)      |     9 |  338336 |    30740 |         9.09% |
[04/25 21:57:59    679s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:57:59    679s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:57:59    679s] (I)      +-------+---------+----------+---------------+
[04/25 21:57:59    679s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2558.36 MB )
[04/25 21:57:59    679s] (I)      Reset routing kernel
[04/25 21:57:59    679s] (I)      Started Global Routing ( Curr Mem: 2558.36 MB )
[04/25 21:57:59    679s] (I)      totalPins=2807  totalGlobalPin=2807 (100.00%)
[04/25 21:58:00    680s] (I)      total 2D Cap : 2717785 = (1433578 H, 1284207 V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1a Route ============
[04/25 21:58:00    680s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1b Route ============
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.868410e+03um
[04/25 21:58:00    680s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:58:00    680s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1c Route ============
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1d Route ============
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1e Route ============
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.868410e+03um
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1f Route ============
[04/25 21:58:00    680s] (I)      Usage: 5771 = (3002 H, 2769 V) = (0.21% H, 0.22% V) = (5.133e+03um H, 4.735e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1g Route ============
[04/25 21:58:00    680s] (I)      Usage: 5759 = (3006 H, 2753 V) = (0.21% H, 0.21% V) = (5.140e+03um H, 4.708e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] (I)      ============  Phase 1h Route ============
[04/25 21:58:00    680s] (I)      Usage: 5758 = (3005 H, 2753 V) = (0.21% H, 0.21% V) = (5.139e+03um H, 4.708e+03um V)
[04/25 21:58:00    680s] (I)      
[04/25 21:58:00    680s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:58:00    680s] [NR-eGR]                        OverCon            
[04/25 21:58:00    680s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:58:00    680s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 21:58:00    680s] [NR-eGR] ----------------------------------------------
[04/25 21:58:00    680s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR] ----------------------------------------------
[04/25 21:58:00    680s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 21:58:00    680s] [NR-eGR] 
[04/25 21:58:00    680s] (I)      Finished Global Routing ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2566.37 MB )
[04/25 21:58:00    680s] (I)      total 2D Cap : 2753045 = (1448298 H, 1304747 V)
[04/25 21:58:00    680s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:58:00    680s] (I)      ============= Track Assignment ============
[04/25 21:58:00    680s] (I)      Started Track Assignment (1T) ( Curr Mem: 2566.37 MB )
[04/25 21:58:00    680s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:58:00    680s] (I)      Run Multi-thread track assignment
[04/25 21:58:00    680s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2566.37 MB )
[04/25 21:58:00    680s] (I)      Started Export ( Curr Mem: 2566.37 MB )
[04/25 21:58:00    680s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:58:00    680s] [NR-eGR] -------------------------------------
[04/25 21:58:00    680s] [NR-eGR]  Metal1   (1H)             0   89145 
[04/25 21:58:00    680s] [NR-eGR]  Metal2   (2V)        128210  128783 
[04/25 21:58:00    680s] [NR-eGR]  Metal3   (3H)        162750   10969 
[04/25 21:58:00    680s] [NR-eGR]  Metal4   (4V)         90067    3375 
[04/25 21:58:00    680s] [NR-eGR]  Metal5   (5H)         40543     547 
[04/25 21:58:00    680s] [NR-eGR]  Metal6   (6V)          9756     175 
[04/25 21:58:00    680s] [NR-eGR]  Metal7   (7H)          4617       4 
[04/25 21:58:00    680s] [NR-eGR]  Metal8   (8V)            33       0 
[04/25 21:58:00    680s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:58:00    680s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:58:00    680s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:58:00    680s] [NR-eGR] -------------------------------------
[04/25 21:58:00    680s] [NR-eGR]           Total       435975  232998 
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] [NR-eGR] Total half perimeter of net bounding box: 373589um
[04/25 21:58:00    680s] [NR-eGR] Total length: 435975um, number of vias: 232998
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] [NR-eGR] Total eGR-routed clock nets wire length: 10372um, number of vias: 7019
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] [NR-eGR] Report for selected net(s) only.
[04/25 21:58:00    680s] [NR-eGR]                  Length (um)  Vias 
[04/25 21:58:00    680s] [NR-eGR] -----------------------------------
[04/25 21:58:00    680s] [NR-eGR]  Metal1   (1H)             0  2806 
[04/25 21:58:00    680s] [NR-eGR]  Metal2   (2V)          4745  4131 
[04/25 21:58:00    680s] [NR-eGR]  Metal3   (3H)          5362    80 
[04/25 21:58:00    680s] [NR-eGR]  Metal4   (4V)           254     2 
[04/25 21:58:00    680s] [NR-eGR]  Metal5   (5H)            11     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal6   (6V)             0     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal7   (7H)             0     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal8   (8V)             0     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal9   (9H)             0     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal10  (10V)            0     0 
[04/25 21:58:00    680s] [NR-eGR]  Metal11  (11H)            0     0 
[04/25 21:58:00    680s] [NR-eGR] -----------------------------------
[04/25 21:58:00    680s] [NR-eGR]           Total        10372  7019 
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] [NR-eGR] Total half perimeter of net bounding box: 628um
[04/25 21:58:00    680s] [NR-eGR] Total length: 10372um, number of vias: 7019
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] [NR-eGR] Total routed clock nets wire length: 10372um, number of vias: 7019
[04/25 21:58:00    680s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:00    680s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2566.37 MB )
[04/25 21:58:00    680s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.86 sec, Curr Mem: 2552.37 MB )
[04/25 21:58:00    680s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:58:00    680s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:58:00    680s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:58:00    680s] (I)       Early Global Route kernel              100.00%  618.52 sec  619.38 sec  0.86 sec  0.86 sec 
[04/25 21:58:00    680s] (I)       +-Import and model                      28.38%  618.52 sec  618.77 sec  0.24 sec  0.24 sec 
[04/25 21:58:00    680s] (I)       | +-Create place DB                      9.65%  618.52 sec  618.60 sec  0.08 sec  0.08 sec 
[04/25 21:58:00    680s] (I)       | | +-Import place data                  9.64%  618.52 sec  618.60 sec  0.08 sec  0.08 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read instances and placement     2.44%  618.52 sec  618.54 sec  0.02 sec  0.02 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read nets                        7.15%  618.54 sec  618.60 sec  0.06 sec  0.06 sec 
[04/25 21:58:00    680s] (I)       | +-Create route DB                     17.48%  618.60 sec  618.75 sec  0.15 sec  0.15 sec 
[04/25 21:58:00    680s] (I)       | | +-Import route data (1T)            17.35%  618.61 sec  618.75 sec  0.15 sec  0.15 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read blockages ( Layer 2-11 )    6.15%  618.62 sec  618.67 sec  0.05 sec  0.04 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read routing blockages         0.00%  618.62 sec  618.62 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read instance blockages        0.48%  618.62 sec  618.63 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read PG blockages              5.18%  618.63 sec  618.67 sec  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read clock blockages           0.04%  618.67 sec  618.67 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read other blockages           0.04%  618.67 sec  618.67 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read halo blockages            0.06%  618.67 sec  618.67 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Read boundary cut boxes        0.00%  618.67 sec  618.67 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read blackboxes                  0.00%  618.67 sec  618.67 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read prerouted                   1.70%  618.67 sec  618.69 sec  0.01 sec  0.02 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read unlegalized nets            0.60%  618.69 sec  618.69 sec  0.01 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Read nets                        0.04%  618.69 sec  618.69 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | | +-Set up via pillars               0.00%  618.70 sec  618.70 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Initialize 3D grid graph         0.28%  618.70 sec  618.70 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | | +-Model blockage capacity          6.25%  618.70 sec  618.75 sec  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)       | | | | +-Initialize 3D capacity         5.94%  618.70 sec  618.75 sec  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)       | | | +-Move terms for access (1T)       0.30%  618.75 sec  618.75 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Read aux data                        0.00%  618.75 sec  618.75 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Others data preparation              0.02%  618.75 sec  618.75 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Create route kernel                  0.82%  618.75 sec  618.76 sec  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       +-Global Routing                        51.12%  618.77 sec  619.20 sec  0.44 sec  0.44 sec 
[04/25 21:58:00    680s] (I)       | +-Initialization                       0.05%  618.77 sec  618.77 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Net group 1                         49.38%  618.77 sec  619.19 sec  0.42 sec  0.42 sec 
[04/25 21:58:00    680s] (I)       | | +-Generate topology                 45.40%  618.77 sec  619.16 sec  0.39 sec  0.39 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1a                           0.23%  619.16 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Pattern routing (1T)             0.08%  619.16 sec  619.16 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Add via demand to 2D             0.03%  619.16 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1b                           0.11%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1c                           0.00%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1d                           0.00%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1e                           0.02%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Route legalization               0.00%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1f                           0.00%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1g                           0.48%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | | +-Post Routing                     0.47%  619.17 sec  619.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | | +-Phase 1h                           0.49%  619.17 sec  619.18 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | | +-Post Routing                     0.47%  619.17 sec  619.18 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | +-Layer assignment (1T)              1.30%  619.18 sec  619.19 sec  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       +-Export 3D cong map                     1.05%  619.21 sec  619.21 sec  0.01 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Export 2D cong map                   0.08%  619.21 sec  619.21 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       +-Extract Global 3D Wires                0.02%  619.21 sec  619.21 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       +-Track Assignment (1T)                  5.00%  619.21 sec  619.26 sec  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)       | +-Initialization                       0.00%  619.21 sec  619.21 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Track Assignment Kernel              4.93%  619.21 sec  619.26 sec  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)       | +-Free Memory                          0.00%  619.26 sec  619.26 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       +-Export                                13.12%  619.26 sec  619.37 sec  0.11 sec  0.12 sec 
[04/25 21:58:00    680s] (I)       | +-Export DB wires                      0.42%  619.26 sec  619.26 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | +-Export all nets                    0.33%  619.26 sec  619.26 sec  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)       | | +-Set wire vias                      0.04%  619.26 sec  619.26 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       | +-Report wirelength                    5.63%  619.26 sec  619.31 sec  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)       | +-Update net boxes                     6.99%  619.31 sec  619.37 sec  0.06 sec  0.06 sec 
[04/25 21:58:00    680s] (I)       | +-Update timing                        0.00%  619.37 sec  619.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)       +-Postprocess design                     0.66%  619.37 sec  619.38 sec  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)      ===================== Summary by functions =====================
[04/25 21:58:00    680s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:58:00    680s] (I)      ----------------------------------------------------------------
[04/25 21:58:00    680s] (I)        0  Early Global Route kernel      100.00%  0.86 sec  0.86 sec 
[04/25 21:58:00    680s] (I)        1  Global Routing                  51.12%  0.44 sec  0.44 sec 
[04/25 21:58:00    680s] (I)        1  Import and model                28.38%  0.24 sec  0.24 sec 
[04/25 21:58:00    680s] (I)        1  Export                          13.12%  0.11 sec  0.12 sec 
[04/25 21:58:00    680s] (I)        1  Track Assignment (1T)            5.00%  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)        1  Export 3D cong map               1.05%  0.01 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        1  Postprocess design               0.66%  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Net group 1                     49.38%  0.42 sec  0.42 sec 
[04/25 21:58:00    680s] (I)        2  Create route DB                 17.48%  0.15 sec  0.15 sec 
[04/25 21:58:00    680s] (I)        2  Create place DB                  9.65%  0.08 sec  0.08 sec 
[04/25 21:58:00    680s] (I)        2  Update net boxes                 6.99%  0.06 sec  0.06 sec 
[04/25 21:58:00    680s] (I)        2  Report wirelength                5.63%  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)        2  Track Assignment Kernel          4.93%  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)        2  Create route kernel              0.82%  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        2  Export DB wires                  0.42%  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Generate topology               45.40%  0.39 sec  0.39 sec 
[04/25 21:58:00    680s] (I)        3  Import route data (1T)          17.35%  0.15 sec  0.15 sec 
[04/25 21:58:00    680s] (I)        3  Import place data                9.64%  0.08 sec  0.08 sec 
[04/25 21:58:00    680s] (I)        3  Layer assignment (1T)            1.30%  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1h                         0.49%  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1g                         0.48%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Export all nets                  0.33%  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1a                         0.23%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Read nets                        7.18%  0.06 sec  0.07 sec 
[04/25 21:58:00    680s] (I)        4  Model blockage capacity          6.25%  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)        4  Read blockages ( Layer 2-11 )    6.15%  0.05 sec  0.04 sec 
[04/25 21:58:00    680s] (I)        4  Read instances and placement     2.44%  0.02 sec  0.02 sec 
[04/25 21:58:00    680s] (I)        4  Read prerouted                   1.70%  0.01 sec  0.02 sec 
[04/25 21:58:00    680s] (I)        4  Post Routing                     0.94%  0.01 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        4  Read unlegalized nets            0.60%  0.01 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Move terms for access (1T)       0.30%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.01 sec 
[04/25 21:58:00    680s] (I)        4  Pattern routing (1T)             0.08%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Initialize 3D capacity           5.94%  0.05 sec  0.05 sec 
[04/25 21:58:00    680s] (I)        5  Read PG blockages                5.18%  0.04 sec  0.04 sec 
[04/25 21:58:00    680s] (I)        5  Read instance blockages          0.48%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:58:00    680s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/25 21:58:00    680s]     Routing using eGR in eGR->NR Step done.
[04/25 21:58:00    680s]     Routing using NR in eGR->NR Step...
[04/25 21:58:00    680s] 
[04/25 21:58:00    680s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[04/25 21:58:00    680s]   All net are default rule.
[04/25 21:58:00    680s]   Preferred NanoRoute mode settings: Current
[04/25 21:58:00    680s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/25 21:58:00    680s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[04/25 21:58:00    680s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/25 21:58:00    680s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[04/25 21:58:00    680s]       Clock detailed routing...
[04/25 21:58:00    680s]         NanoRoute...
[04/25 21:58:00    680s] 
[04/25 21:58:00    680s] route_global_detail
[04/25 21:58:00    680s] 
[04/25 21:58:00    680s] #Start route_global_detail on Fri Apr 25 21:58:00 2025
[04/25 21:58:00    680s] #
[04/25 21:58:00    680s] ### Time Record (route_global_detail) is installed.
[04/25 21:58:00    680s] ### Time Record (Pre Callback) is installed.
[04/25 21:58:00    680s] ### Time Record (Pre Callback) is uninstalled.
[04/25 21:58:00    680s] ### Time Record (DB Import) is installed.
[04/25 21:58:00    680s] ### Time Record (Timing Data Generation) is installed.
[04/25 21:58:00    680s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 21:58:00    680s] ### Net info: total nets: 29374
[04/25 21:58:00    680s] ### Net info: dirty nets: 0
[04/25 21:58:00    680s] ### Net info: marked as disconnected nets: 0
[04/25 21:58:00    680s] #num needed restored net=0
[04/25 21:58:00    680s] #need_extraction net=0 (total=29374)
[04/25 21:58:00    680s] ### Net info: fully routed nets: 1
[04/25 21:58:00    680s] ### Net info: trivial (< 2 pins) nets: 92
[04/25 21:58:00    680s] ### Net info: unrouted nets: 29281
[04/25 21:58:00    680s] ### Net info: re-extraction nets: 0
[04/25 21:58:00    680s] ### Net info: selected nets: 1
[04/25 21:58:00    680s] ### Net info: ignored nets: 0
[04/25 21:58:00    680s] ### Net info: skip routing nets: 0
[04/25 21:58:01    680s] ### import design signature (3): route=1227381522 fixed_route=965227145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=711552038 dirty_area=0 del_dirty_area=0 cell=738806355 placement=1864687465 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/25 21:58:01    680s] ### Time Record (DB Import) is uninstalled.
[04/25 21:58:01    680s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/25 21:58:01    680s] #
[04/25 21:58:01    680s] #Wire/Via statistics before line assignment ...
[04/25 21:58:01    680s] #Total wire length = 10372 um.
[04/25 21:58:01    680s] #Total half perimeter of net bounding box = 628 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal1 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal2 = 4745 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal3 = 5362 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal4 = 254 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal5 = 11 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal6 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal7 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal8 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal9 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal10 = 0 um.
[04/25 21:58:01    680s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 21:58:01    680s] #Total number of vias = 7019
[04/25 21:58:01    680s] #Up-Via Summary (total 7019):
[04/25 21:58:01    680s] #           
[04/25 21:58:01    680s] #-----------------------
[04/25 21:58:01    680s] # Metal1           2806
[04/25 21:58:01    680s] # Metal2           4131
[04/25 21:58:01    680s] # Metal3             80
[04/25 21:58:01    680s] # Metal4              2
[04/25 21:58:01    680s] #-----------------------
[04/25 21:58:01    680s] #                  7019 
[04/25 21:58:01    680s] #
[04/25 21:58:01    680s] ### Time Record (Data Preparation) is installed.
[04/25 21:58:01    680s] #Start routing data preparation on Fri Apr 25 21:58:01 2025
[04/25 21:58:01    680s] #
[04/25 21:58:01    681s] #Minimum voltage of a net in the design = 0.000.
[04/25 21:58:01    681s] #Maximum voltage of a net in the design = 1.100.
[04/25 21:58:01    681s] #Voltage range [0.000 - 1.100] has 29354 nets.
[04/25 21:58:01    681s] #Voltage range [0.000 - 0.000] has 19 nets.
[04/25 21:58:01    681s] #Voltage range [0.900 - 1.100] has 1 net.
[04/25 21:58:01    681s] #Build and mark too close pins for the same net.
[04/25 21:58:01    681s] ### Time Record (Cell Pin Access) is installed.
[04/25 21:58:01    681s] #Initial pin access analysis.
[04/25 21:58:05    684s] #Detail pin access analysis.
[04/25 21:58:05    684s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 21:58:05    685s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/25 21:58:05    685s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 21:58:05    685s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 21:58:05    685s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/25 21:58:05    685s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/25 21:58:05    685s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[04/25 21:58:05    685s] #pin_access_rlayer=2(Metal2)
[04/25 21:58:05    685s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/25 21:58:05    685s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/25 21:58:05    685s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.91 (MB), peak = 2142.82 (MB)
[04/25 21:58:05    685s] #Regenerating Ggrids automatically.
[04/25 21:58:05    685s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[04/25 21:58:05    685s] #Using automatically generated G-grids.
[04/25 21:58:06    686s] #Done routing data preparation.
[04/25 21:58:06    686s] #cpu time = 00:00:06, [04/25 21:58:06    686s] ### Time Record (Data Preparation) is uninstalled.
elapsed time = 00:00:06, memory = 1796.01 (MB), peak = 2142.82 (MB)
[04/25 21:58:06    686s] 
[04/25 21:58:06    686s] Trim Metal Layers:
[04/25 21:58:06    686s] LayerId::1 widthSet size::4
[04/25 21:58:06    686s] LayerId::2 widthSet size::4
[04/25 21:58:06    686s] LayerId::3 widthSet size::4
[04/25 21:58:06    686s] LayerId::4 widthSet size::4
[04/25 21:58:06    686s] LayerId::5 widthSet size::4
[04/25 21:58:06    686s] LayerId::6 widthSet size::4
[04/25 21:58:06    686s] LayerId::7 widthSet size::5
[04/25 21:58:06    686s] LayerId::8 widthSet size::5
[04/25 21:58:06    686s] LayerId::9 widthSet size::5
[04/25 21:58:06    686s] LayerId::10 widthSet size::4
[04/25 21:58:06    686s] LayerId::11 widthSet size::3
[04/25 21:58:06    686s] Updating RC grid for preRoute extraction ...
[04/25 21:58:06    686s] eee: pegSigSF::1.070000
[04/25 21:58:06    686s] Initializing multi-corner capacitance tables ... 
[04/25 21:58:07    687s] Initializing multi-corner resistance tables ...
[04/25 21:58:07    687s] Creating RPSQ from WeeR and WRes ...
[04/25 21:58:07    687s] eee: l::1 avDens::0.099183 usedTrk::3392.072978 availTrk::34200.000000 sigTrk::3392.072978
[04/25 21:58:07    687s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:07    687s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:58:07    687s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:58:07    687s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:07    687s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.219028 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.834500 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:58:07    687s] ### Successfully loaded pre-route RC model
[04/25 21:58:07    687s] ### Time Record (Line Assignment) is installed.
[04/25 21:58:07    687s] #
[04/25 21:58:07    687s] #Distribution of nets:
[04/25 21:58:07    687s] #Largest net has 2807 pins
[04/25 21:58:07    687s] #  
[04/25 21:58:07    687s] # #pin range           #net       %
[04/25 21:58:07    687s] #------------------------------------
[04/25 21:58:07    687s] #          2           21889 ( 74.5%)
[04/25 21:58:07    687s] #          3            3545 ( 12.1%)
[04/25 21:58:07    687s] #          4            1566 (  5.3%)
[04/25 21:58:07    687s] #          5             367 (  1.2%)
[04/25 21:58:07    687s] #          6             263 (  0.9%)
[04/25 21:58:07    687s] #          7             249 (  0.8%)
[04/25 21:58:07    687s] #          8             142 (  0.5%)
[04/25 21:58:07    687s] #          9             143 (  0.5%)
[04/25 21:58:07    687s] #  10  -  19             886 (  3.0%)
[04/25 21:58:07    687s] #  20  -  29              76 (  0.3%)
[04/25 21:58:07    687s] #  30  -  39              64 (  0.2%)
[04/25 21:58:07    687s] #  40  -  49              51 (  0.2%)
[04/25 21:58:07    687s] #  50  -  59              20 (  0.1%)
[04/25 21:58:07    687s] #  60  -  69              16 (  0.1%)
[04/25 21:58:07    687s] #  70  -  79               4 (  0.0%)
[04/25 21:58:07    687s] #     >=2000               1 (  0.0%)
[04/25 21:58:07    687s] #
[04/25 21:58:07    687s] #Total: 29374 nets, 29282 non-trivial nets
[04/25 21:58:07    687s] #                              #net       %
[04/25 21:58:07    687s] #-------------------------------------------
[04/25 21:58:07    687s] #  Fully global routed            1 ( 0.0%)
[04/25 21:58:07    687s] #  Clock                          1
[04/25 21:58:07    687s] #  Prefer layer range             1
[04/25 21:58:07    687s] #
[04/25 21:58:07    687s] #Nets in 1 layer range:
[04/25 21:58:07    687s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[04/25 21:58:07    687s] #---------------------------------------------------------
[04/25 21:58:07    687s] #          *  Metal3          -------           1 (  0.0%)
[04/25 21:58:07    687s] #
[04/25 21:58:07    687s] #1 net selected.
[04/25 21:58:07    687s] #
[04/25 21:58:07    687s] ### 
[04/25 21:58:07    687s] ### Net length summary before Line Assignment:
[04/25 21:58:07    687s] ### Layer     H-Len   V-Len         Total       #Up-Via
[04/25 21:58:07    687s] ### ---------------------------------------------------
[04/25 21:58:07    687s] ### Metal1        0       0       0(  0%)    2806( 22%)
[04/25 21:58:07    687s] ### Metal2        0    4675    4675( 45%)    9721( 77%)
[04/25 21:58:07    687s] ### Metal3     5431       0    5431( 52%)      82(  1%)
[04/25 21:58:07    687s] ### Metal4        0     253     253(  2%)       2(  0%)
[04/25 21:58:07    687s] ### Metal5       11       0      11(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal6        0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal7        0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal8        0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal9        0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal10       0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### Metal11       0       0       0(  0%)       0(  0%)
[04/25 21:58:07    687s] ### ---------------------------------------------------
[04/25 21:58:07    687s] ###            5442    4929   10371         12611      
[04/25 21:58:08    688s] ### 
[04/25 21:58:08    688s] ### Net length and overlap summary after Line Assignment:
[04/25 21:58:08    688s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/25 21:58:08    688s] ### ----------------------------------------------------------------------------
[04/25 21:58:08    688s] ### Metal1        0       0       0(  0%)    2806( 38%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal2        0    4736    4736( 46%)    4574( 61%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal3     5280       0    5280( 51%)      74(  1%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal4        0     253     253(  2%)       2(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal5       12       0      12(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/25 21:58:08    688s] ### ----------------------------------------------------------------------------
[04/25 21:58:08    688s] ###            5293    4989   10283          7456          0           0        
[04/25 21:58:08    688s] #
[04/25 21:58:08    688s] #Line Assignment statistics:
[04/25 21:58:08    688s] #Cpu time = 00:00:01
[04/25 21:58:08    688s] #Elapsed time = 00:00:01
[04/25 21:58:08    688s] #Increased memory = 8.72 (MB)
[04/25 21:58:08    688s] #Total memory = 1909.79 (MB)
[04/25 21:58:08    688s] #Peak memory = 2142.82 (MB)
[04/25 21:58:08    688s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
[04/25 21:58:08    688s] ### Time Record (Line Assignment) is uninstalled.
[04/25 21:58:08    688s] #
[04/25 21:58:08    688s] #Wire/Via statistics after line assignment ...
[04/25 21:58:08    688s] #Total wire length = 10283 um.
[04/25 21:58:08    688s] #Total half perimeter of net bounding box = 628 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal1 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal2 = 4736 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal3 = 5281 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal4 = 253 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal5 = 13 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal6 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal7 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal8 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal9 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal10 = 0 um.
[04/25 21:58:08    688s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 21:58:08    688s] #Total number of vias = 7456
[04/25 21:58:08    688s] #Up-Via Summary (total 7456):
[04/25 21:58:08    688s] #           
[04/25 21:58:08    688s] #-----------------------
[04/25 21:58:08    688s] # Metal1           2806
[04/25 21:58:08    688s] # Metal2           4574
[04/25 21:58:08    688s] # Metal3             74
[04/25 21:58:08    688s] # Metal4              2
[04/25 21:58:08    688s] #-----------------------
[04/25 21:58:08    688s] #                  7456 
[04/25 21:58:08    688s] #
[04/25 21:58:08    688s] #Routing data preparation, pin analysis, line assignment statistics:
[04/25 21:58:08    688s] #Cpu time = 00:00:08
[04/25 21:58:08    688s] #Elapsed time = 00:00:08
[04/25 21:58:08    688s] #Increased memory = 60.44 (MB)
[04/25 21:58:08    688s] #Total memory = 1840.35 (MB)
[04/25 21:58:08    688s] #Peak memory = 2142.82 (MB)
[04/25 21:58:08    688s] #RTESIG:78da9593b14ec330108699798a53da2148b4f8ec18bb030b122ba00aba56a175a308c746
[04/25 21:58:08    688s] #       b103f4edb902426a15c5c49b9d4fffdd7d8e27d3d5dd12328e7354b3c0945c23dc2fb960
[04/25 21:58:08    688s] #       82e91917b2b8e2b8a64fcfb7d9f964faf0f8c421833284ba72ebc66fcdcdc6facd2bc4ba
[04/25 21:58:08    688s] #       a95df5738219e421b6b4bf842e98168289917617bf010a62db19c85fbcb7bd84d2b02b6d
[04/25 21:58:08    688s] #       f843b67b5736f506b6665776369ed05814c7785f4db100ce20af5d3495697b19c1d898b2
[04/25 21:58:08    688s] #       8222137348ad208bfecd5b5fedc17a12f451b76658cfa2e0a3a66788c9f111c5f551b389
[04/25 21:58:08    688s] #       4c94380e1f97ae2569219e4418d735fd2d73f290f08b5249107aaed96141beb3be8cfda4
[04/25 21:58:08    688s] #       527415df9a86eda3a2e6500eff29348086ec5d24a2f4e1facd676c4d333caad614e7bc1b
[04/25 21:58:08    688s] #       a438729112c20f6a936f81eafd035aa834c44f9fcc3174f6052f8d5c86
[04/25 21:58:08    688s] #
[04/25 21:58:08    688s] #Skip comparing routing design signature in db-snapshot flow
[04/25 21:58:08    688s] ### Time Record (Detail Routing) is installed.
[04/25 21:58:08    688s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 21:58:08    688s] #
[04/25 21:58:08    688s] #Start Detail Routing..
[04/25 21:58:09    688s] #start initial detail routing ...
[04/25 21:58:09    688s] ### Design has 1 dirty net
[04/25 21:58:15    695s] ### Routing stats: routing = 90.50% drc-check-only = 3.65%
[04/25 21:58:15    695s] #   number of violations = 0
[04/25 21:58:15    695s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1841.71 (MB), peak = 2142.82 (MB)
[04/25 21:58:15    695s] #Complete Detail Routing.
[04/25 21:58:15    695s] #Total wire length = 10353 um.
[04/25 21:58:15    695s] #Total half perimeter of net bounding box = 628 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal1 = 7 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal2 = 4774 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal3 = 5299 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal4 = 261 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal5 = 13 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal6 = 0 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal7 = 0 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal8 = 0 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal9 = 0 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal10 = 0 um.
[04/25 21:58:15    695s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 21:58:15    695s] #Total number of vias = 5596
[04/25 21:58:15    695s] #Up-Via Summary (total 5596):
[04/25 21:58:15    695s] #           
[04/25 21:58:15    695s] #-----------------------
[04/25 21:58:15    695s] # Metal1           2806
[04/25 21:58:15    695s] # Metal2           2711
[04/25 21:58:15    695s] # Metal3             77
[04/25 21:58:15    695s] # Metal4              2
[04/25 21:58:15    695s] #-----------------------
[04/25 21:58:15    695s] #                  5596 
[04/25 21:58:15    695s] #
[04/25 21:58:15    695s] #Total number of DRC violations = 0
[04/25 21:58:15    695s] ### Time Record (Detail Routing) is uninstalled.
[04/25 21:58:15    695s] #Cpu time = 00:00:07
[04/25 21:58:15    695s] #Elapsed time = 00:00:07
[04/25 21:58:15    695s] #Increased memory = 1.38 (MB)
[04/25 21:58:15    695s] #Total memory = 1841.73 (MB)
[04/25 21:58:15    695s] #Peak memory = 2142.82 (MB)
[04/25 21:58:15    695s] #Skip updating routing design signature in db-snapshot flow
[04/25 21:58:15    695s] #route_detail Statistics:
[04/25 21:58:15    695s] #Cpu time = 00:00:07
[04/25 21:58:15    695s] #Elapsed time = 00:00:07
[04/25 21:58:15    695s] #Increased memory = 1.38 (MB)
[04/25 21:58:15    695s] #Total memory = 1841.73 (MB)
[04/25 21:58:15    695s] #Peak memory = 2142.82 (MB)
[04/25 21:58:15    695s] ### Time Record (DB Export) is installed.
[04/25 21:58:15    695s] ### export design design signature (8): route=481096196 fixed_route=965227145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1175223807 dirty_area=0 del_dirty_area=0 cell=738806355 placement=1864687465 pin_access=1895651767 inst_pattern=1 via=610195162 routing_via=995836026
[04/25 21:58:16    695s] ### Time Record (DB Export) is uninstalled.
[04/25 21:58:16    695s] ### Time Record (Post Callback) is installed.
[04/25 21:58:16    695s] ### Time Record (Post Callback) is uninstalled.
[04/25 21:58:16    695s] #
[04/25 21:58:16    695s] #route_global_detail statistics:
[04/25 21:58:16    695s] #Cpu time = 00:00:15
[04/25 21:58:16    695s] #Elapsed time = 00:00:15
[04/25 21:58:16    695s] #Increased memory = 64.64 (MB)
[04/25 21:58:16    695s] #Total memory = 1845.62 (MB)
[04/25 21:58:16    695s] #Peak memory = 2142.82 (MB)
[04/25 21:58:16    695s] #Number of warnings = 0
[04/25 21:58:16    695s] #Total number of warnings = 0
[04/25 21:58:16    695s] #Number of fails = 0
[04/25 21:58:16    695s] #Total number of fails = 0
[04/25 21:58:16    695s] #Complete route_global_detail on Fri Apr 25 21:58:16 2025
[04/25 21:58:16    695s] #
[04/25 21:58:16    695s] ### Time Record (route_global_detail) is uninstalled.
[04/25 21:58:16    695s] ### 
[04/25 21:58:16    695s] ###   Scalability Statistics
[04/25 21:58:16    695s] ### 
[04/25 21:58:16    695s] ### --------------------------------+----------------+----------------+----------------+
[04/25 21:58:16    695s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[04/25 21:58:16    695s] ### --------------------------------+----------------+----------------+----------------+
[04/25 21:58:16    695s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 21:58:16    695s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/25 21:58:16    695s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/25 21:58:16    695s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 21:58:16    695s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/25 21:58:16    695s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[04/25 21:58:16    695s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/25 21:58:16    695s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[04/25 21:58:16    695s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[04/25 21:58:16    695s] ###   Entire Command                |        00:00:15|        00:00:15|             1.0|
[04/25 21:58:16    695s] ### --------------------------------+----------------+----------------+----------------+
[04/25 21:58:16    695s] ### 
[04/25 21:58:16    695s]         NanoRoute done. (took cpu=0:00:15.5 real=0:00:15.5)
[04/25 21:58:16    695s]       Clock detailed routing done.
[04/25 21:58:16    695s] Skipping check of guided vs. routed net lengths.
[04/25 21:58:16    695s] Set FIXED routing status on 1 net(s)
[04/25 21:58:16    695s]       Route Remaining Unrouted Nets...
[04/25 21:58:16    695s] Running route_early_global to complete any remaining unrouted nets.
[04/25 21:58:16    695s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2609.6M, EPOCH TIME: 1745632696.182163
[04/25 21:58:16    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:16    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:16    695s] All LLGs are deleted
[04/25 21:58:16    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:16    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:16    695s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.6M, EPOCH TIME: 1745632696.182343
[04/25 21:58:16    695s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2609.6M, EPOCH TIME: 1745632696.182428
[04/25 21:58:16    695s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2609.6M, EPOCH TIME: 1745632696.182901
[04/25 21:58:16    695s] {MMLU 0 0 29282}
[04/25 21:58:16    695s] ### Creating LA Mngr. totSessionCpu=0:11:36 mem=2609.6M
[04/25 21:58:16    695s] ### Creating LA Mngr, finished. totSessionCpu=0:11:36 mem=2609.6M
[04/25 21:58:16    695s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2609.63 MB )
[04/25 21:58:16    695s] (I)      ==================== Layers =====================
[04/25 21:58:16    695s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:58:16    695s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:58:16    695s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:58:16    695s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:58:16    695s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:58:16    695s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:58:16    695s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:58:16    695s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:58:16    695s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:58:16    695s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:58:16    695s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:58:16    695s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:58:16    695s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:58:16    695s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:58:16    695s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:58:16    695s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:58:16    695s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:58:16    695s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:58:16    695s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:58:16    695s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:58:16    695s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:58:16    695s] (I)      Started Import and model ( Curr Mem: 2609.63 MB )
[04/25 21:58:16    695s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:16    696s] (I)      == Non-default Options ==
[04/25 21:58:16    696s] (I)      Maximum routing layer                              : 11
[04/25 21:58:16    696s] (I)      Number of threads                                  : 1
[04/25 21:58:16    696s] (I)      Method to set GCell size                           : row
[04/25 21:58:16    696s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:58:16    696s] (I)      Use row-based GCell size
[04/25 21:58:16    696s] (I)      Use row-based GCell align
[04/25 21:58:16    696s] (I)      layer 0 area = 80000
[04/25 21:58:16    696s] (I)      layer 1 area = 80000
[04/25 21:58:16    696s] (I)      layer 2 area = 80000
[04/25 21:58:16    696s] (I)      layer 3 area = 80000
[04/25 21:58:16    696s] (I)      layer 4 area = 80000
[04/25 21:58:16    696s] (I)      layer 5 area = 80000
[04/25 21:58:16    696s] (I)      layer 6 area = 80000
[04/25 21:58:16    696s] (I)      layer 7 area = 80000
[04/25 21:58:16    696s] (I)      layer 8 area = 80000
[04/25 21:58:16    696s] (I)      layer 9 area = 400000
[04/25 21:58:16    696s] (I)      layer 10 area = 400000
[04/25 21:58:16    696s] (I)      GCell unit size   : 3420
[04/25 21:58:16    696s] (I)      GCell multiplier  : 1
[04/25 21:58:16    696s] (I)      GCell row height  : 3420
[04/25 21:58:16    696s] (I)      Actual row height : 3420
[04/25 21:58:16    696s] (I)      GCell align ref   : 20000 20140
[04/25 21:58:16    696s] [NR-eGR] Track table information for default rule: 
[04/25 21:58:16    696s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:58:16    696s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:58:16    696s] (I)      ================== Default via ===================
[04/25 21:58:16    696s] (I)      +----+------------------+------------------------+
[04/25 21:58:16    696s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/25 21:58:16    696s] (I)      +----+------------------+------------------------+
[04/25 21:58:16    696s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/25 21:58:16    696s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/25 21:58:16    696s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/25 21:58:16    696s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/25 21:58:16    696s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/25 21:58:16    696s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/25 21:58:16    696s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/25 21:58:16    696s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/25 21:58:16    696s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/25 21:58:16    696s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/25 21:58:16    696s] (I)      +----+------------------+------------------------+
[04/25 21:58:16    696s] [NR-eGR] Read 201300 PG shapes
[04/25 21:58:16    696s] [NR-eGR] Read 0 clock shapes
[04/25 21:58:16    696s] [NR-eGR] Read 0 other shapes
[04/25 21:58:16    696s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:58:16    696s] [NR-eGR] #Instance Blockages : 0
[04/25 21:58:16    696s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:58:16    696s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:58:16    696s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:58:16    696s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:58:16    696s] [NR-eGR] #Other Blockages    : 0
[04/25 21:58:16    696s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:58:16    696s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5686
[04/25 21:58:16    696s] [NR-eGR] Read 29282 nets ( ignored 1 )
[04/25 21:58:16    696s] (I)      early_global_route_priority property id does not exist.
[04/25 21:58:16    696s] (I)      Read Num Blocks=201300  Num Prerouted Wires=5686  Num CS=0
[04/25 21:58:16    696s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 4820
[04/25 21:58:16    696s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 834
[04/25 21:58:16    696s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 31
[04/25 21:58:16    696s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 1
[04/25 21:58:16    696s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:58:16    696s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:58:16    696s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:58:16    696s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:58:16    696s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:58:16    696s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:58:16    696s] (I)      Number of ignored nets                =      1
[04/25 21:58:16    696s] (I)      Number of connected nets              =      0
[04/25 21:58:16    696s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:58:16    696s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:58:16    696s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:58:16    696s] (I)      Ndr track 0 does not exist
[04/25 21:58:16    696s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:58:16    696s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:58:16    696s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:58:16    696s] (I)      Site width          :   400  (dbu)
[04/25 21:58:16    696s] (I)      Row height          :  3420  (dbu)
[04/25 21:58:16    696s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:58:16    696s] (I)      GCell width         :  3420  (dbu)
[04/25 21:58:16    696s] (I)      GCell height        :  3420  (dbu)
[04/25 21:58:16    696s] (I)      Grid                :   194   193    11
[04/25 21:58:16    696s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:58:16    696s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:58:16    696s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:58:16    696s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:58:16    696s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:58:16    696s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:58:16    696s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:58:16    696s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:58:16    696s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:58:16    696s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:58:16    696s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:58:16    696s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:58:16    696s] (I)      --------------------------------------------------------
[04/25 21:58:16    696s] 
[04/25 21:58:16    696s] [NR-eGR] ============ Routing rule table ============
[04/25 21:58:16    696s] [NR-eGR] Rule id: 0  Nets: 29281
[04/25 21:58:16    696s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:58:16    696s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:58:16    696s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:58:16    696s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:58:16    696s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:58:16    696s] [NR-eGR] ========================================
[04/25 21:58:16    696s] [NR-eGR] 
[04/25 21:58:16    696s] (I)      =============== Blocked Tracks ===============
[04/25 21:58:16    696s] (I)      +-------+---------+----------+---------------+
[04/25 21:58:16    696s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:58:16    696s] (I)      +-------+---------+----------+---------------+
[04/25 21:58:16    696s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:58:16    696s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:58:16    696s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:58:16    696s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:58:16    696s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:58:16    696s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:58:16    696s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:58:16    696s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:58:16    696s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:58:16    696s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:58:16    696s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:58:16    696s] (I)      +-------+---------+----------+---------------+
[04/25 21:58:16    696s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2629.66 MB )
[04/25 21:58:16    696s] (I)      Reset routing kernel
[04/25 21:58:16    696s] (I)      Started Global Routing ( Curr Mem: 2629.66 MB )
[04/25 21:58:16    696s] (I)      totalPins=86924  totalGlobalPin=82380 (94.77%)
[04/25 21:58:16    696s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1a Route ============
[04/25 21:58:16    696s] [NR-eGR] Layer group 1: route 29281 net(s) in layer range [2, 11]
[04/25 21:58:16    696s] (I)      Usage: 234650 = (113463 H, 121187 V) = (8.01% H, 9.44% V) = (1.940e+05um H, 2.072e+05um V)
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1b Route ============
[04/25 21:58:16    696s] (I)      Usage: 234650 = (113463 H, 121187 V) = (8.01% H, 9.44% V) = (1.940e+05um H, 2.072e+05um V)
[04/25 21:58:16    696s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.012515e+05um
[04/25 21:58:16    696s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:58:16    696s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1c Route ============
[04/25 21:58:16    696s] (I)      Usage: 234650 = (113463 H, 121187 V) = (8.01% H, 9.44% V) = (1.940e+05um H, 2.072e+05um V)
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1d Route ============
[04/25 21:58:16    696s] (I)      Usage: 234650 = (113463 H, 121187 V) = (8.01% H, 9.44% V) = (1.940e+05um H, 2.072e+05um V)
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1e Route ============
[04/25 21:58:16    696s] (I)      Usage: 234650 = (113463 H, 121187 V) = (8.01% H, 9.44% V) = (1.940e+05um H, 2.072e+05um V)
[04/25 21:58:16    696s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.012515e+05um
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] (I)      ============  Phase 1l Route ============
[04/25 21:58:16    696s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:58:16    696s] (I)      Layer  2:     300164     99026        10           0      318470    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  3:     323100     92918         4           0      335241    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  4:     300164     54720         0           0      318470    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  5:     323100     24457         0           0      335241    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  6:     300164      5750         0           0      318470    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  7:     323100      2826         0           0      335241    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  8:     300164         0         0           0      318470    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:58:16    696s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:58:16    696s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:58:16    696s] (I)      Total:       2716055    279697        14        6329     2869998    ( 0.22%) 
[04/25 21:58:16    696s] (I)      
[04/25 21:58:16    696s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:58:16    696s] [NR-eGR]                        OverCon            
[04/25 21:58:16    696s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:58:16    696s] [NR-eGR]        Layer               (1)    OverCon
[04/25 21:58:16    696s] [NR-eGR] ----------------------------------------------
[04/25 21:58:16    696s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal3 ( 3)         4( 0.01%)   ( 0.01%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR] ----------------------------------------------
[04/25 21:58:16    696s] [NR-eGR]        Total        14( 0.00%)   ( 0.00%) 
[04/25 21:58:16    696s] [NR-eGR] 
[04/25 21:58:16    696s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2635.66 MB )
[04/25 21:58:16    696s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:58:16    696s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:58:16    696s] (I)      ============= Track Assignment ============
[04/25 21:58:16    696s] (I)      Started Track Assignment (1T) ( Curr Mem: 2635.66 MB )
[04/25 21:58:16    696s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:58:16    696s] (I)      Run Multi-thread track assignment
[04/25 21:58:17    696s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.27 sec, Curr Mem: 2635.66 MB )
[04/25 21:58:17    696s] (I)      Started Export ( Curr Mem: 2635.66 MB )
[04/25 21:58:17    696s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:58:17    696s] [NR-eGR] -------------------------------------
[04/25 21:58:17    696s] [NR-eGR]  Metal1   (1H)             7   89172 
[04/25 21:58:17    696s] [NR-eGR]  Metal2   (2V)        126215  127012 
[04/25 21:58:17    696s] [NR-eGR]  Metal3   (3H)        160712   11110 
[04/25 21:58:17    696s] [NR-eGR]  Metal4   (4V)         92144    3441 
[04/25 21:58:17    696s] [NR-eGR]  Metal5   (5H)         41701     550 
[04/25 21:58:17    696s] [NR-eGR]  Metal6   (6V)          9762     190 
[04/25 21:58:17    696s] [NR-eGR]  Metal7   (7H)          4852       2 
[04/25 21:58:17    696s] [NR-eGR]  Metal8   (8V)             0       0 
[04/25 21:58:17    696s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:58:17    696s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:58:17    696s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:58:17    696s] [NR-eGR] -------------------------------------
[04/25 21:58:17    696s] [NR-eGR]           Total       435394  231477 
[04/25 21:58:17    696s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:17    696s] [NR-eGR] Total half perimeter of net bounding box: 373589um
[04/25 21:58:17    696s] [NR-eGR] Total length: 435394um, number of vias: 231477
[04/25 21:58:17    696s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:17    696s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/25 21:58:17    696s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:58:17    697s] (I)      Finished Export ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2635.66 MB )
[04/25 21:58:17    697s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 2622.66 MB )
[04/25 21:58:17    697s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:58:17    697s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:58:17    697s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:58:17    697s] (I)       Early Global Route kernel              100.00%  634.99 sec  636.15 sec  1.16 sec  1.15 sec 
[04/25 21:58:17    697s] (I)       +-Import and model                      21.10%  634.99 sec  635.24 sec  0.24 sec  0.24 sec 
[04/25 21:58:17    697s] (I)       | +-Create place DB                      8.69%  634.99 sec  635.10 sec  0.10 sec  0.10 sec 
[04/25 21:58:17    697s] (I)       | | +-Import place data                  8.68%  634.99 sec  635.10 sec  0.10 sec  0.10 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read instances and placement     1.84%  634.99 sec  635.02 sec  0.02 sec  0.02 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read nets                        6.79%  635.02 sec  635.10 sec  0.08 sec  0.08 sec 
[04/25 21:58:17    697s] (I)       | +-Create route DB                     11.29%  635.10 sec  635.23 sec  0.13 sec  0.12 sec 
[04/25 21:58:17    697s] (I)       | | +-Import route data (1T)            11.25%  635.10 sec  635.23 sec  0.13 sec  0.12 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.25%  635.11 sec  635.15 sec  0.04 sec  0.04 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read routing blockages         0.00%  635.11 sec  635.11 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read instance blockages        0.35%  635.11 sec  635.12 sec  0.00 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read PG blockages              2.48%  635.12 sec  635.15 sec  0.03 sec  0.03 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read clock blockages           0.03%  635.15 sec  635.15 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read other blockages           0.03%  635.15 sec  635.15 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read halo blockages            0.04%  635.15 sec  635.15 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Read boundary cut boxes        0.00%  635.15 sec  635.15 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read blackboxes                  0.00%  635.15 sec  635.15 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read prerouted                   0.35%  635.15 sec  635.15 sec  0.00 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read unlegalized nets            0.29%  635.15 sec  635.16 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Read nets                        1.09%  635.16 sec  635.17 sec  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | | | +-Set up via pillars               0.04%  635.17 sec  635.17 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Initialize 3D grid graph         0.05%  635.18 sec  635.18 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Model blockage capacity          4.07%  635.18 sec  635.22 sec  0.05 sec  0.04 sec 
[04/25 21:58:17    697s] (I)       | | | | +-Initialize 3D capacity         3.88%  635.18 sec  635.22 sec  0.05 sec  0.04 sec 
[04/25 21:58:17    697s] (I)       | +-Read aux data                        0.00%  635.23 sec  635.23 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | +-Others data preparation              0.17%  635.23 sec  635.23 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | +-Create route kernel                  0.64%  635.23 sec  635.24 sec  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       +-Global Routing                        30.52%  635.24 sec  635.59 sec  0.35 sec  0.35 sec 
[04/25 21:58:17    697s] (I)       | +-Initialization                       0.97%  635.24 sec  635.25 sec  0.01 sec  0.02 sec 
[04/25 21:58:17    697s] (I)       | +-Net group 1                         27.81%  635.25 sec  635.57 sec  0.32 sec  0.32 sec 
[04/25 21:58:17    697s] (I)       | | +-Generate topology                  1.89%  635.25 sec  635.27 sec  0.02 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1a                           8.01%  635.28 sec  635.37 sec  0.09 sec  0.09 sec 
[04/25 21:58:17    697s] (I)       | | | +-Pattern routing (1T)             6.63%  635.28 sec  635.36 sec  0.08 sec  0.07 sec 
[04/25 21:58:17    697s] (I)       | | | +-Add via demand to 2D             1.23%  635.36 sec  635.37 sec  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1b                           0.04%  635.37 sec  635.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1c                           0.00%  635.37 sec  635.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1d                           0.00%  635.37 sec  635.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1e                           0.02%  635.37 sec  635.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | | +-Route legalization               0.00%  635.37 sec  635.37 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | | +-Phase 1l                          17.17%  635.38 sec  635.57 sec  0.20 sec  0.21 sec 
[04/25 21:58:17    697s] (I)       | | | +-Layer assignment (1T)           16.87%  635.38 sec  635.57 sec  0.20 sec  0.21 sec 
[04/25 21:58:17    697s] (I)       | +-Clean cong LA                        0.00%  635.57 sec  635.57 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       +-Export 3D cong map                     0.77%  635.59 sec  635.60 sec  0.01 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       | +-Export 2D cong map                   0.06%  635.60 sec  635.60 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       +-Extract Global 3D Wires                0.61%  635.60 sec  635.61 sec  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       +-Track Assignment (1T)                 23.52%  635.61 sec  635.89 sec  0.27 sec  0.28 sec 
[04/25 21:58:17    697s] (I)       | +-Initialization                       0.24%  635.61 sec  635.61 sec  0.00 sec  0.01 sec 
[04/25 21:58:17    697s] (I)       | +-Track Assignment Kernel             22.64%  635.61 sec  635.88 sec  0.26 sec  0.26 sec 
[04/25 21:58:17    697s] (I)       | +-Free Memory                          0.01%  635.88 sec  635.89 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       +-Export                                21.54%  635.89 sec  636.14 sec  0.25 sec  0.25 sec 
[04/25 21:58:17    697s] (I)       | +-Export DB wires                     12.80%  635.89 sec  636.03 sec  0.15 sec  0.15 sec 
[04/25 21:58:17    697s] (I)       | | +-Export all nets                    9.39%  635.89 sec  636.00 sec  0.11 sec  0.11 sec 
[04/25 21:58:17    697s] (I)       | | +-Set wire vias                      2.54%  636.00 sec  636.03 sec  0.03 sec  0.03 sec 
[04/25 21:58:17    697s] (I)       | +-Report wirelength                    3.83%  636.03 sec  636.08 sec  0.04 sec  0.04 sec 
[04/25 21:58:17    697s] (I)       | +-Update net boxes                     4.85%  636.08 sec  636.14 sec  0.06 sec  0.06 sec 
[04/25 21:58:17    697s] (I)       | +-Update timing                        0.00%  636.14 sec  636.14 sec  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)       +-Postprocess design                     0.91%  636.14 sec  636.15 sec  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)      ===================== Summary by functions =====================
[04/25 21:58:17    697s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:58:17    697s] (I)      ----------------------------------------------------------------
[04/25 21:58:17    697s] (I)        0  Early Global Route kernel      100.00%  1.16 sec  1.15 sec 
[04/25 21:58:17    697s] (I)        1  Global Routing                  30.52%  0.35 sec  0.35 sec 
[04/25 21:58:17    697s] (I)        1  Track Assignment (1T)           23.52%  0.27 sec  0.28 sec 
[04/25 21:58:17    697s] (I)        1  Export                          21.54%  0.25 sec  0.25 sec 
[04/25 21:58:17    697s] (I)        1  Import and model                21.10%  0.24 sec  0.24 sec 
[04/25 21:58:17    697s] (I)        1  Postprocess design               0.91%  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        1  Export 3D cong map               0.77%  0.01 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        1  Extract Global 3D Wires          0.61%  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        2  Net group 1                     27.81%  0.32 sec  0.32 sec 
[04/25 21:58:17    697s] (I)        2  Track Assignment Kernel         22.64%  0.26 sec  0.26 sec 
[04/25 21:58:17    697s] (I)        2  Export DB wires                 12.80%  0.15 sec  0.15 sec 
[04/25 21:58:17    697s] (I)        2  Create route DB                 11.29%  0.13 sec  0.12 sec 
[04/25 21:58:17    697s] (I)        2  Create place DB                  8.69%  0.10 sec  0.10 sec 
[04/25 21:58:17    697s] (I)        2  Update net boxes                 4.85%  0.06 sec  0.06 sec 
[04/25 21:58:17    697s] (I)        2  Report wirelength                3.83%  0.04 sec  0.04 sec 
[04/25 21:58:17    697s] (I)        2  Initialization                   1.21%  0.01 sec  0.03 sec 
[04/25 21:58:17    697s] (I)        2  Create route kernel              0.64%  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1l                        17.17%  0.20 sec  0.21 sec 
[04/25 21:58:17    697s] (I)        3  Import route data (1T)          11.25%  0.13 sec  0.12 sec 
[04/25 21:58:17    697s] (I)        3  Export all nets                  9.39%  0.11 sec  0.11 sec 
[04/25 21:58:17    697s] (I)        3  Import place data                8.68%  0.10 sec  0.10 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1a                         8.01%  0.09 sec  0.09 sec 
[04/25 21:58:17    697s] (I)        3  Set wire vias                    2.54%  0.03 sec  0.03 sec 
[04/25 21:58:17    697s] (I)        3  Generate topology                1.89%  0.02 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        4  Layer assignment (1T)           16.87%  0.20 sec  0.21 sec 
[04/25 21:58:17    697s] (I)        4  Read nets                        7.88%  0.09 sec  0.09 sec 
[04/25 21:58:17    697s] (I)        4  Pattern routing (1T)             6.63%  0.08 sec  0.07 sec 
[04/25 21:58:17    697s] (I)        4  Model blockage capacity          4.07%  0.05 sec  0.04 sec 
[04/25 21:58:17    697s] (I)        4  Read blockages ( Layer 2-11 )    3.25%  0.04 sec  0.04 sec 
[04/25 21:58:17    697s] (I)        4  Read instances and placement     1.84%  0.02 sec  0.02 sec 
[04/25 21:58:17    697s] (I)        4  Add via demand to 2D             1.23%  0.01 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        4  Read prerouted                   0.35%  0.00 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        5  Initialize 3D capacity           3.88%  0.05 sec  0.04 sec 
[04/25 21:58:17    697s] (I)        5  Read PG blockages                2.48%  0.03 sec  0.03 sec 
[04/25 21:58:17    697s] (I)        5  Read instance blockages          0.35%  0.00 sec  0.01 sec 
[04/25 21:58:17    697s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:58:17    697s] 
[04/25 21:58:17    697s] Creating Lib Analyzer ...
[04/25 21:58:17    697s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:58:17    697s] 
[04/25 21:58:17    697s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:58:17    697s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:58:17    697s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:58:17    697s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:58:17    697s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:58:17    697s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:58:17    697s] Summary for sequential cells identification: 
[04/25 21:58:17    697s]   Identified SBFF number: 104
[04/25 21:58:17    697s]   Identified MBFF number: 0
[04/25 21:58:17    697s]   Identified SB Latch number: 0
[04/25 21:58:17    697s]   Identified MB Latch number: 0
[04/25 21:58:17    697s]   Not identified SBFF number: 16
[04/25 21:58:17    697s]   Not identified MBFF number: 0
[04/25 21:58:17    697s]   Not identified SB Latch number: 0
[04/25 21:58:17    697s]   Not identified MB Latch number: 0
[04/25 21:58:17    697s]   Number of sequential cells which are not FFs: 32
[04/25 21:58:17    697s]  Visiting view : wc
[04/25 21:58:17    697s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/25 21:58:17    697s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:58:17    697s]  Visiting view : bc
[04/25 21:58:17    697s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/25 21:58:17    697s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:58:17    697s] TLC MultiMap info (StdDelay):
[04/25 21:58:17    697s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:58:17    697s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/25 21:58:17    697s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:58:17    697s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/25 21:58:17    697s]  Setting StdDelay to: 38.8ps
[04/25 21:58:17    697s] 
[04/25 21:58:17    697s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:58:17    697s] 
[04/25 21:58:17    697s] Trim Metal Layers:
[04/25 21:58:17    697s] LayerId::1 widthSet size::4
[04/25 21:58:17    697s] LayerId::2 widthSet size::4
[04/25 21:58:17    697s] LayerId::3 widthSet size::4
[04/25 21:58:17    697s] LayerId::4 widthSet size::4
[04/25 21:58:17    697s] LayerId::5 widthSet size::4
[04/25 21:58:17    697s] LayerId::6 widthSet size::4
[04/25 21:58:17    697s] LayerId::7 widthSet size::5
[04/25 21:58:17    697s] LayerId::8 widthSet size::5
[04/25 21:58:17    697s] LayerId::9 widthSet size::5
[04/25 21:58:17    697s] LayerId::10 widthSet size::4
[04/25 21:58:17    697s] LayerId::11 widthSet size::3
[04/25 21:58:17    697s] eee: pegSigSF::1.070000
[04/25 21:58:17    697s] Updating RC grid for preRoute extraction ...
[04/25 21:58:17    697s] Initializing multi-corner capacitance tables ... 
[04/25 21:58:17    697s] Initializing multi-corner resistance tables ...
[04/25 21:58:17    697s] Creating RPSQ from WeeR and WRes ...
[04/25 21:58:17    697s] eee: l::1 avDens::0.099195 usedTrk::3392.480580 availTrk::34200.000000 sigTrk::3392.480580
[04/25 21:58:17    697s] eee: l::2 avDens::0.225893 usedTrk::7435.847969 availTrk::32917.500000 sigTrk::7435.847969
[04/25 21:58:17    697s] eee: l::3 avDens::0.269044 usedTrk::9516.085653 availTrk::35370.000000 sigTrk::9516.085653
[04/25 21:58:17    697s] eee: l::4 avDens::0.163266 usedTrk::5472.029429 availTrk::33516.000000 sigTrk::5472.029429
[04/25 21:58:17    697s] eee: l::5 avDens::0.084498 usedTrk::2448.755401 availTrk::28980.000000 sigTrk::2448.755401
[04/25 21:58:17    697s] eee: l::6 avDens::0.033723 usedTrk::570.897661 availTrk::16929.000000 sigTrk::570.897661
[04/25 21:58:17    697s] eee: l::7 avDens::0.058381 usedTrk::283.733918 availTrk::4860.000000 sigTrk::283.733918
[04/25 21:58:17    697s] eee: l::8 avDens::0.000260 usedTrk::0.022222 availTrk::85.500000 sigTrk::0.022222
[04/25 21:58:17    697s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:17    697s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:58:17    697s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:58:17    697s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:17    697s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255198 uaWl=1.000000 uaWlH=0.348640 aWlH=0.000000 lMod=0 pMax=0.836100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:58:18    697s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:58:18    697s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:58:18    697s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:58:18    697s] 
[04/25 21:58:18    697s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:18    698s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:38 mem=2634.7M
[04/25 21:58:18    698s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:38 mem=2634.7M
[04/25 21:58:18    698s] Creating Lib Analyzer, finished. 
[04/25 21:58:18    698s] Extraction called for design 'tpu_top' of instances=25130 and nets=29374 using extraction engine 'pre_route' .
[04/25 21:58:18    698s] pre_route RC Extraction called for design tpu_top.
[04/25 21:58:18    698s] RC Extraction called in multi-corner(1) mode.
[04/25 21:58:18    698s] RCMode: PreRoute
[04/25 21:58:18    698s]       RC Corner Indexes            0   
[04/25 21:58:18    698s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:58:18    698s] Resistance Scaling Factor    : 1.00000 
[04/25 21:58:18    698s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:58:18    698s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:58:18    698s] Shrink Factor                : 0.90000
[04/25 21:58:18    698s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:58:18    698s] Using capacitance table file ...
[04/25 21:58:18    698s] 
[04/25 21:58:18    698s] Trim Metal Layers:
[04/25 21:58:18    698s] LayerId::1 widthSet size::4
[04/25 21:58:18    698s] LayerId::2 widthSet size::4
[04/25 21:58:18    698s] LayerId::3 widthSet size::4
[04/25 21:58:18    698s] LayerId::4 widthSet size::4
[04/25 21:58:18    698s] LayerId::5 widthSet size::4
[04/25 21:58:18    698s] LayerId::6 widthSet size::4
[04/25 21:58:18    698s] LayerId::7 widthSet size::5
[04/25 21:58:18    698s] LayerId::8 widthSet size::5
[04/25 21:58:18    698s] LayerId::9 widthSet size::5
[04/25 21:58:18    698s] LayerId::10 widthSet size::4
[04/25 21:58:18    698s] LayerId::11 widthSet size::3
[04/25 21:58:18    698s] eee: pegSigSF::1.070000
[04/25 21:58:18    698s] Updating RC grid for preRoute extraction ...
[04/25 21:58:18    698s] Initializing multi-corner capacitance tables ... 
[04/25 21:58:19    698s] Initializing multi-corner resistance tables ...
[04/25 21:58:19    698s] Creating RPSQ from WeeR and WRes ...
[04/25 21:58:19    698s] eee: l::1 avDens::0.099195 usedTrk::3392.480580 availTrk::34200.000000 sigTrk::3392.480580
[04/25 21:58:19    698s] eee: l::2 avDens::0.225893 usedTrk::7435.847969 availTrk::32917.500000 sigTrk::7435.847969
[04/25 21:58:19    698s] eee: l::3 avDens::0.269044 usedTrk::9516.085653 availTrk::35370.000000 sigTrk::9516.085653
[04/25 21:58:19    698s] eee: l::4 avDens::0.163266 usedTrk::5472.029429 availTrk::33516.000000 sigTrk::5472.029429
[04/25 21:58:19    698s] eee: l::5 avDens::0.084498 usedTrk::2448.755401 availTrk::28980.000000 sigTrk::2448.755401
[04/25 21:58:19    698s] eee: l::6 avDens::0.033723 usedTrk::570.897661 availTrk::16929.000000 sigTrk::570.897661
[04/25 21:58:19    698s] eee: l::7 avDens::0.058381 usedTrk::283.733918 availTrk::4860.000000 sigTrk::283.733918
[04/25 21:58:19    698s] eee: l::8 avDens::0.000260 usedTrk::0.022222 availTrk::85.500000 sigTrk::0.022222
[04/25 21:58:19    698s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:19    698s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:58:19    698s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:58:19    698s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:19    698s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255198 uaWl=1.000000 uaWlH=0.348640 aWlH=0.000000 lMod=0 pMax=0.836100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:58:19    699s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2632.688M)
[04/25 21:58:19    699s] Compute RC Scale Done ...
[04/25 21:58:19    699s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.7 real=0:00:03.7)
[04/25 21:58:19    699s]     Routing using NR in eGR->NR Step done.
[04/25 21:58:19    699s] Net route status summary:
[04/25 21:58:19    699s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:58:19    699s]   Non-clock: 29373 (unrouted=92, trialRouted=29281, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:58:19    699s] 
[04/25 21:58:19    699s] CCOPT: Done with clock implementation routing.
[04/25 21:58:19    699s] 
[04/25 21:58:19    699s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:20.3 real=0:00:20.2)
[04/25 21:58:19    699s]   Clock implementation routing done.
[04/25 21:58:19    699s]   Leaving CCOpt scope - extractRC...
[04/25 21:58:19    699s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/25 21:58:19    699s] Extraction called for design 'tpu_top' of instances=25130 and nets=29374 using extraction engine 'pre_route' .
[04/25 21:58:19    699s] pre_route RC Extraction called for design tpu_top.
[04/25 21:58:19    699s] RC Extraction called in multi-corner(1) mode.
[04/25 21:58:19    699s] RCMode: PreRoute
[04/25 21:58:19    699s]       RC Corner Indexes            0   
[04/25 21:58:19    699s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:58:19    699s] Resistance Scaling Factor    : 1.00000 
[04/25 21:58:19    699s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:58:19    699s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:58:19    699s] Shrink Factor                : 0.90000
[04/25 21:58:19    699s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:58:19    699s] Using capacitance table file ...
[04/25 21:58:19    699s] 
[04/25 21:58:19    699s] Trim Metal Layers:
[04/25 21:58:19    699s] LayerId::1 widthSet size::4
[04/25 21:58:19    699s] LayerId::2 widthSet size::4
[04/25 21:58:19    699s] LayerId::3 widthSet size::4
[04/25 21:58:19    699s] LayerId::4 widthSet size::4
[04/25 21:58:19    699s] LayerId::5 widthSet size::4
[04/25 21:58:19    699s] LayerId::6 widthSet size::4
[04/25 21:58:19    699s] LayerId::7 widthSet size::5
[04/25 21:58:19    699s] LayerId::8 widthSet size::5
[04/25 21:58:19    699s] LayerId::9 widthSet size::5
[04/25 21:58:19    699s] LayerId::10 widthSet size::4
[04/25 21:58:19    699s] LayerId::11 widthSet size::3
[04/25 21:58:19    699s] eee: pegSigSF::1.070000
[04/25 21:58:19    699s] Updating RC grid for preRoute extraction ...
[04/25 21:58:19    699s] Initializing multi-corner capacitance tables ... 
[04/25 21:58:20    700s] Initializing multi-corner resistance tables ...
[04/25 21:58:20    700s] Creating RPSQ from WeeR and WRes ...
[04/25 21:58:20    700s] eee: l::1 avDens::0.099195 usedTrk::3392.480580 availTrk::34200.000000 sigTrk::3392.480580
[04/25 21:58:20    700s] eee: l::2 avDens::0.225893 usedTrk::7435.847969 availTrk::32917.500000 sigTrk::7435.847969
[04/25 21:58:20    700s] eee: l::3 avDens::0.269044 usedTrk::9516.085653 availTrk::35370.000000 sigTrk::9516.085653
[04/25 21:58:20    700s] eee: l::4 avDens::0.163266 usedTrk::5472.029429 availTrk::33516.000000 sigTrk::5472.029429
[04/25 21:58:20    700s] eee: l::5 avDens::0.084498 usedTrk::2448.755401 availTrk::28980.000000 sigTrk::2448.755401
[04/25 21:58:20    700s] eee: l::6 avDens::0.033723 usedTrk::570.897661 availTrk::16929.000000 sigTrk::570.897661
[04/25 21:58:20    700s] eee: l::7 avDens::0.058381 usedTrk::283.733918 availTrk::4860.000000 sigTrk::283.733918
[04/25 21:58:20    700s] eee: l::8 avDens::0.000260 usedTrk::0.022222 availTrk::85.500000 sigTrk::0.022222
[04/25 21:58:20    700s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:58:20    700s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:58:20    700s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:58:20    700s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:20    700s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255198 uaWl=1.000000 uaWlH=0.348640 aWlH=0.000000 lMod=0 pMax=0.836100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:58:20    700s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2630.766M)
[04/25 21:58:20    700s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/25 21:58:20    700s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/25 21:58:20    700s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:58:20    700s] End AAE Lib Interpolated Model. (MEM=2634.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:58:20    700s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:20    700s]   Clock DAG stats after routing clock trees:
[04/25 21:58:20    700s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:58:20    700s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:58:20    700s]     misc counts      : r=1, pp=4
[04/25 21:58:20    700s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:58:20    700s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:58:20    700s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:58:20    700s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:58:20    700s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]   Clock DAG net violations after routing clock trees:
[04/25 21:58:20    700s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:58:20    700s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/25 21:58:20    700s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:58:20    700s]   Clock DAG hash after routing clock trees: 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]   CTS services accumulated run-time stats after routing clock trees:
[04/25 21:58:20    700s]     delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]   CCOpt::Phase::Routing done. (took cpu=0:00:21.1 real=0:00:21.0)
[04/25 21:58:20    700s]   CCOpt::Phase::PostConditioning...
[04/25 21:58:20    700s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 21:58:20    700s] OPERPROF: Starting DPlace-Init at level 1, MEM:2682.5M, EPOCH TIME: 1745632700.713821
[04/25 21:58:20    700s] Processing tracks to init pin-track alignment.
[04/25 21:58:20    700s] z: 2, totalTracks: 1
[04/25 21:58:20    700s] z: 4, totalTracks: 1
[04/25 21:58:20    700s] z: 6, totalTracks: 1
[04/25 21:58:20    700s] z: 8, totalTracks: 1
[04/25 21:58:20    700s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:58:20    700s] All LLGs are deleted
[04/25 21:58:20    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:20    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:20    700s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2682.5M, EPOCH TIME: 1745632700.726382
[04/25 21:58:20    700s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2682.5M, EPOCH TIME: 1745632700.726745
[04/25 21:58:20    700s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2682.5M, EPOCH TIME: 1745632700.731853
[04/25 21:58:20    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:20    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:20    700s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2682.5M, EPOCH TIME: 1745632700.733547
[04/25 21:58:20    700s] Max number of tech site patterns supported in site array is 256.
[04/25 21:58:20    700s] Core basic site is CoreSite
[04/25 21:58:20    700s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2682.5M, EPOCH TIME: 1745632700.759073
[04/25 21:58:20    700s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:58:20    700s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:58:20    700s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:2682.5M, EPOCH TIME: 1745632700.770411
[04/25 21:58:20    700s] Fast DP-INIT is on for default
[04/25 21:58:20    700s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:58:20    700s] Atter site array init, number of instance map data is 0.
[04/25 21:58:20    700s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.043, MEM:2682.5M, EPOCH TIME: 1745632700.776641
[04/25 21:58:20    700s] 
[04/25 21:58:20    700s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:20    700s] 
[04/25 21:58:20    700s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:58:20    700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2682.5M, EPOCH TIME: 1745632700.786875
[04/25 21:58:20    700s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2682.5M, EPOCH TIME: 1745632700.787025
[04/25 21:58:20    700s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2682.5M, EPOCH TIME: 1745632700.787343
[04/25 21:58:20    700s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2682.5MB).
[04/25 21:58:20    700s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:2682.5M, EPOCH TIME: 1745632700.790488
[04/25 21:58:20    700s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:58:20    700s]   Removing CTS place status from clock tree and sinks.
[04/25 21:58:20    700s]   Removed CTS place status from 0 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[04/25 21:58:20    700s]   Legalizer reserving space for clock trees
[04/25 21:58:20    700s]   PostConditioning...
[04/25 21:58:20    700s]     PostConditioning active optimizations:
[04/25 21:58:20    700s]      - DRV fixing with initial upsizing, sizing and buffering
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Detected clock skew data from CCOPT
[04/25 21:58:20    700s]     Reset bufferability constraints...
[04/25 21:58:20    700s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/25 21:58:20    700s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:20    700s]     PostConditioning Upsizing To Fix DRVs...
[04/25 21:58:20    700s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/25 21:58:20    700s]         delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:58:20    700s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Statistics: Fix DRVs (initial upsizing):
[04/25 21:58:20    700s]       ========================================
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Cell changes by Net Type:
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       top                0            0           0            0                    0                0
[04/25 21:58:20    700s]       trunk              0            0           0            0                    0                0
[04/25 21:58:20    700s]       leaf               0            0           0            0                    0                0
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       Total              0            0           0            0                    0                0
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/25 21:58:20    700s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/25 21:58:20    700s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:58:20    700s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:58:20    700s]         misc counts      : r=1, pp=4
[04/25 21:58:20    700s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:58:20    700s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:58:20    700s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:58:20    700s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:58:20    700s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[04/25 21:58:20    700s]         Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:58:20    700s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/25 21:58:20    700s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:58:20    700s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/25 21:58:20    700s]         delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:58:20    700s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:58:20    700s]     PostConditioning Fixing DRVs...
[04/25 21:58:20    700s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/25 21:58:20    700s]         delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:58:20    700s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Statistics: Fix DRVs (cell sizing):
[04/25 21:58:20    700s]       ===================================
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Cell changes by Net Type:
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       top                0            0           0            0                    0                0
[04/25 21:58:20    700s]       trunk              0            0           0            0                    0                0
[04/25 21:58:20    700s]       leaf               0            0           0            0                    0                0
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       Total              0            0           0            0                    0                0
[04/25 21:58:20    700s]       -------------------------------------------------------------------------------------------------
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/25 21:58:20    700s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/25 21:58:20    700s]       
[04/25 21:58:20    700s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/25 21:58:20    700s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:58:20    700s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:58:20    700s]         misc counts      : r=1, pp=4
[04/25 21:58:20    700s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:58:20    700s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:58:20    700s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:58:20    700s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:58:20    700s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[04/25 21:58:20    700s]         Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:58:20    700s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/25 21:58:20    700s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:58:20    700s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/25 21:58:20    700s]         delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 21:58:20    700s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:20    700s]     Buffering to fix DRVs...
[04/25 21:58:20    700s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/25 21:58:20    700s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/25 21:58:20    700s]     Inserted 0 buffers and inverters.
[04/25 21:58:20    700s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/25 21:58:20    700s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/25 21:58:20    700s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/25 21:58:20    700s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:58:20    700s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:58:20    700s]       misc counts      : r=1, pp=4
[04/25 21:58:20    700s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:58:20    700s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:58:20    700s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:58:20    700s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:58:20    700s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:20    700s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/25 21:58:20    700s]       Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:58:20    700s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/25 21:58:20    700s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:58:20    700s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17355499635069615104 1473490538265101624
[04/25 21:58:20    700s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/25 21:58:20    700s]       delay calculator: calls=9398, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:20    700s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:20    700s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:20    700s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Slew Diagnostics: After DRV fixing
[04/25 21:58:20    700s]     ==================================
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Global Causes:
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     -----
[04/25 21:58:20    700s]     Cause
[04/25 21:58:20    700s]     -----
[04/25 21:58:20    700s]       (empty table)
[04/25 21:58:20    700s]     -----
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Top 5 overslews:
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     ---------------------------------
[04/25 21:58:20    700s]     Overslew    Causes    Driving Pin
[04/25 21:58:20    700s]     ---------------------------------
[04/25 21:58:20    700s]       (empty table)
[04/25 21:58:20    700s]     ---------------------------------
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]     Cause    Occurences
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]       (empty table)
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Violation diagnostics counts from the 0 nodes that have violations:
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]     Cause    Occurences
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]       (empty table)
[04/25 21:58:20    700s]     -------------------
[04/25 21:58:20    700s]     
[04/25 21:58:20    700s]     Reconnecting optimized routes...
[04/25 21:58:20    700s]     Reset timing graph...
[04/25 21:58:21    700s] Ignoring AAE DB Resetting ...
[04/25 21:58:21    700s]     Reset timing graph done.
[04/25 21:58:21    700s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:58:21    700s]     Set dirty flag on 0 instances, 0 nets
[04/25 21:58:21    700s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/25 21:58:21    700s]   PostConditioning done.
[04/25 21:58:21    700s] Net route status summary:
[04/25 21:58:21    700s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:58:21    700s]   Non-clock: 29373 (unrouted=92, trialRouted=29281, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=92, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 21:58:21    700s]   Update timing and DAG stats after post-conditioning...
[04/25 21:58:21    700s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:21    700s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 21:58:21    700s] End AAE Lib Interpolated Model. (MEM=2672.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:58:21    700s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:21    700s]   Clock DAG stats after post-conditioning:
[04/25 21:58:21    700s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 21:58:21    700s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/25 21:58:21    700s]     misc counts      : r=1, pp=4
[04/25 21:58:21    700s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 21:58:21    700s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 21:58:21    700s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/25 21:58:21    700s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/25 21:58:21    700s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:21    700s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 21:58:21    700s]   Clock DAG net violations after post-conditioning:
[04/25 21:58:21    700s]     Fanout : {count=1, worst=[2706]} avg=2706 sd=0 sum=2706
[04/25 21:58:21    700s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/25 21:58:21    700s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/25 21:58:21    700s]   Clock DAG hash after post-conditioning: 17355499635069615104 1473490538265101624
[04/25 21:58:21    700s]   CTS services accumulated run-time stats after post-conditioning:
[04/25 21:58:21    700s]     delay calculator: calls=9399, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:21    700s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:21    700s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:21    700s]   Setting CTS place status to fixed for clock tree and sinks.
[04/25 21:58:21    700s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
[04/25 21:58:21    700s]   numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/25 21:58:21    700s]   Post-balance tidy up or trial balance steps...
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG stats at end of CTS:
[04/25 21:58:21    700s]   ==============================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   -------------------------------------------------------
[04/25 21:58:21    700s]   Cell type                 Count    Area     Capacitance
[04/25 21:58:21    700s]   -------------------------------------------------------
[04/25 21:58:21    700s]   Buffers                     0      0.000       0.000
[04/25 21:58:21    700s]   Inverters                   0      0.000       0.000
[04/25 21:58:21    700s]   Integrated Clock Gates      0      0.000       0.000
[04/25 21:58:21    700s]   Discrete Clock Gates        0      0.000       0.000
[04/25 21:58:21    700s]   Clock Logic                 0      0.000       0.000
[04/25 21:58:21    700s]   All                         0      0.000       0.000
[04/25 21:58:21    700s]   -------------------------------------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG sink counts at end of CTS:
[04/25 21:58:21    700s]   ====================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   -------------------------
[04/25 21:58:21    700s]   Sink type           Count
[04/25 21:58:21    700s]   -------------------------
[04/25 21:58:21    700s]   Regular               0
[04/25 21:58:21    700s]   Enable Latch          0
[04/25 21:58:21    700s]   Load Capacitance      0
[04/25 21:58:21    700s]   Antenna Diode         0
[04/25 21:58:21    700s]   Node Sink             0
[04/25 21:58:21    700s]   Total                 0
[04/25 21:58:21    700s]   -------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG wire lengths at end of CTS:
[04/25 21:58:21    700s]   =====================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   --------------------
[04/25 21:58:21    700s]   Type     Wire Length
[04/25 21:58:21    700s]   --------------------
[04/25 21:58:21    700s]   Top         0.000
[04/25 21:58:21    700s]   Trunk       0.000
[04/25 21:58:21    700s]   Leaf        0.000
[04/25 21:58:21    700s]   Total       0.000
[04/25 21:58:21    700s]   --------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG hp wire lengths at end of CTS:
[04/25 21:58:21    700s]   ========================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   -----------------------
[04/25 21:58:21    700s]   Type     hp Wire Length
[04/25 21:58:21    700s]   -----------------------
[04/25 21:58:21    700s]   Top          0.000
[04/25 21:58:21    700s]   Trunk        0.000
[04/25 21:58:21    700s]   Leaf         0.000
[04/25 21:58:21    700s]   Total        0.000
[04/25 21:58:21    700s]   -----------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG capacitances at end of CTS:
[04/25 21:58:21    700s]   =====================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   --------------------------------
[04/25 21:58:21    700s]   Type     Gate     Wire     Total
[04/25 21:58:21    700s]   --------------------------------
[04/25 21:58:21    700s]   Top      0.000    0.000    0.000
[04/25 21:58:21    700s]   Trunk    0.000    0.000    0.000
[04/25 21:58:21    700s]   Leaf     0.000    0.000    0.000
[04/25 21:58:21    700s]   Total    0.000    0.000    0.000
[04/25 21:58:21    700s]   --------------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG sink capacitances at end of CTS:
[04/25 21:58:21    700s]   ==========================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   -----------------------------------------------
[04/25 21:58:21    700s]   Total    Average    Std. Dev.    Min      Max
[04/25 21:58:21    700s]   -----------------------------------------------
[04/25 21:58:21    700s]   0.000     0.000       0.000      0.000    0.000
[04/25 21:58:21    700s]   -----------------------------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG net violations at end of CTS:
[04/25 21:58:21    700s]   =======================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   -----------------------------------------------------------------------------
[04/25 21:58:21    700s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[04/25 21:58:21    700s]   -----------------------------------------------------------------------------
[04/25 21:58:21    700s]   Fanout      -        1       2706          0        2706    [2706]
[04/25 21:58:21    700s]   -----------------------------------------------------------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/25 21:58:21    700s]   ====================================================================
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:58:21    700s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/25 21:58:21    700s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:58:21    700s]   Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[04/25 21:58:21    700s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Clock DAG hash at end of CTS: 17355499635069615104 1473490538265101624
[04/25 21:58:21    700s]   CTS services accumulated run-time stats at end of CTS:
[04/25 21:58:21    700s]     delay calculator: calls=9399, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 21:58:21    700s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 21:58:21    700s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Found a total of 0 clock tree pins with a slew violation.
[04/25 21:58:21    700s]   
[04/25 21:58:21    700s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 21:58:21    700s] Implementing clock schedule done.
[04/25 21:58:21    700s] 
[04/25 21:58:21    700s] Implementation violations summary
[04/25 21:58:21    700s] =================================
[04/25 21:58:21    700s] 
[04/25 21:58:21    700s] Potential slack lost in implementation : 0.000ns
[04/25 21:58:21    700s] 
[04/25 21:58:21    700s] 
[04/25 21:58:21    701s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/25 21:58:21    701s] Ignoring AAE DB Resetting ...
[04/25 21:58:21    701s] Updating timing graph...
[04/25 21:58:21    701s]   
[04/25 21:58:21    701s]   Leaving CCOpt scope - BuildTimeGraph...
[04/25 21:58:21    701s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:58:21    701s] #################################################################################
[04/25 21:58:21    701s] # Design Stage: PreRoute
[04/25 21:58:21    701s] # Design Name: tpu_top
[04/25 21:58:21    701s] # Design Mode: 45nm
[04/25 21:58:21    701s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:58:21    701s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:58:21    701s] # Signoff Settings: SI Off 
[04/25 21:58:21    701s] #################################################################################
[04/25 21:58:22    702s] Calculate delays in BcWc mode...
[04/25 21:58:22    702s] Topological Sorting (REAL = 0:00:00.0, MEM = 2694.0M, InitMEM = 2694.0M)
[04/25 21:58:22    702s] Start delay calculation (fullDC) (1 T). (MEM=2694)
[04/25 21:58:22    702s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[04/25 21:58:22    702s] End AAE Lib Interpolated Model. (MEM=2694 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:58:26    706s] Total number of fetched objects 29282
[04/25 21:58:26    706s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:58:27    706s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/25 21:58:27    706s] End delay calculation. (MEM=2709.68 CPU=0:00:03.7 REAL=0:00:04.0)
[04/25 21:58:27    706s] End delay calculation (fullDC). (MEM=2709.68 CPU=0:00:04.6 REAL=0:00:05.0)
[04/25 21:58:27    706s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 2709.7M) ***
[04/25 21:58:27    706s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.8 real=0:00:05.8)
[04/25 21:58:27    706s] Updating timing graph done.
[04/25 21:58:27    706s] Updating latch analysis...
[04/25 21:58:27    706s]   Leaving CCOpt scope - Updating latch analysis...
[04/25 21:58:27    707s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/25 21:58:27    707s] Updating latch analysis done.
[04/25 21:58:27    707s] CCOptDebug: After implementation: reg2reg* WNS -0.020ns TNS -0.077ns; HEPG WNS -0.020ns TNS -0.077ns; all paths WNS -0.020ns TNS -0.077ns; Real time 0:02:21
[04/25 21:58:27    707s] clean pInstBBox. size 0
[04/25 21:58:27    707s] register pInstBBox. size 2806
[04/25 21:58:27    707s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 21:58:27    707s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2700.1M, EPOCH TIME: 1745632707.693514
[04/25 21:58:27    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2806).
[04/25 21:58:27    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.076, MEM:2615.1M, EPOCH TIME: 1745632707.769414
[04/25 21:58:27    707s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 21:58:27    707s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:58:27    707s] ### Creating PhyDesignMc. totSessionCpu=0:11:48 mem=2609.1M
[04/25 21:58:27    707s] OPERPROF: Starting DPlace-Init at level 1, MEM:2609.1M, EPOCH TIME: 1745632707.778329
[04/25 21:58:27    707s] Processing tracks to init pin-track alignment.
[04/25 21:58:27    707s] z: 2, totalTracks: 1
[04/25 21:58:27    707s] z: 4, totalTracks: 1
[04/25 21:58:27    707s] z: 6, totalTracks: 1
[04/25 21:58:27    707s] z: 8, totalTracks: 1
[04/25 21:58:27    707s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:58:27    707s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2609.1M, EPOCH TIME: 1745632707.794146
[04/25 21:58:27    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] 
[04/25 21:58:27    707s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:27    707s] 
[04/25 21:58:27    707s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:58:27    707s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2609.1M, EPOCH TIME: 1745632707.825712
[04/25 21:58:27    707s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2609.1M, EPOCH TIME: 1745632707.825858
[04/25 21:58:27    707s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1745632707.826358
[04/25 21:58:27    707s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2625.1MB).
[04/25 21:58:27    707s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2625.1M, EPOCH TIME: 1745632707.829548
[04/25 21:58:27    707s] TotalInstCnt at PhyDesignMc Initialization: 25130
[04/25 21:58:27    707s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:48 mem=2625.1M
[04/25 21:58:27    707s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.1M, EPOCH TIME: 1745632707.866426
[04/25 21:58:27    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:27    707s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2625.1M, EPOCH TIME: 1745632707.936142
[04/25 21:58:27    707s] TotalInstCnt at PhyDesignMc Destruction: 25130
[04/25 21:58:27    707s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 21:58:27    707s] Type 'man IMPSP-9025' for more detail.
[04/25 21:58:27    707s] Info: Done creating the CCOpt slew target map.
[04/25 21:58:27    707s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[04/25 21:58:27    707s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[04/25 21:58:27    707s] Begin: GigaOpt Route Type Constraints Refinement
[04/25 21:58:27    707s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.23
[04/25 21:58:27    707s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:47.7/0:12:43.7 (0.9), mem = 2625.1M
[04/25 21:58:27    707s] ### Creating RouteCongInterface, started
[04/25 21:58:28    707s] 
[04/25 21:58:28    707s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:58:28    707s] 
[04/25 21:58:28    707s] #optDebug: {0, 1.000}
[04/25 21:58:28    707s] ### Creating RouteCongInterface, finished
[04/25 21:58:28    707s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.23
[04/25 21:58:28    707s] Updated routing constraints on 0 nets.
[04/25 21:58:28    707s] Bottom Preferred Layer:
[04/25 21:58:28    707s]     None
[04/25 21:58:28    707s] Via Pillar Rule:
[04/25 21:58:28    707s]     None
[04/25 21:58:28    707s] Finished writing unified metrics of routing constraints.
[04/25 21:58:28    707s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:11:47.8/0:12:43.9 (0.9), mem = 2625.1M
[04/25 21:58:28    707s] 
[04/25 21:58:28    707s] =============================================================================================
[04/25 21:58:28    707s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[04/25 21:58:28    707s] =============================================================================================
[04/25 21:58:28    707s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:58:28    707s] ---------------------------------------------------------------------------------------------
[04/25 21:58:28    707s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  80.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:58:28    707s] [ MISC                   ]          0:00:00.0  (  19.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 21:58:28    707s] ---------------------------------------------------------------------------------------------
[04/25 21:58:28    707s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:58:28    707s] ---------------------------------------------------------------------------------------------
[04/25 21:58:28    707s] 
[04/25 21:58:28    707s] End: GigaOpt Route Type Constraints Refinement
[04/25 21:58:28    707s] Deleting Lib Analyzer.
[04/25 21:58:28    707s] Begin: GigaOpt Optimization in WNS mode
[04/25 21:58:28    707s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:58:28    707s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 21:58:28    707s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:58:28    707s] Info: 1 net with fixed/cover wires excluded.
[04/25 21:58:28    707s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:58:28    707s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:58:28    707s] *** WnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:48.0/0:12:44.0 (0.9), mem = 2625.1M
[04/25 21:58:28    707s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.24
[04/25 21:58:28    707s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:58:28    707s] ### Creating PhyDesignMc. totSessionCpu=0:11:48 mem=2625.1M
[04/25 21:58:28    707s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:58:28    707s] OPERPROF: Starting DPlace-Init at level 1, MEM:2625.1M, EPOCH TIME: 1745632708.194304
[04/25 21:58:28    707s] Processing tracks to init pin-track alignment.
[04/25 21:58:28    707s] z: 2, totalTracks: 1
[04/25 21:58:28    707s] z: 4, totalTracks: 1
[04/25 21:58:28    707s] z: 6, totalTracks: 1
[04/25 21:58:28    707s] z: 8, totalTracks: 1
[04/25 21:58:28    707s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:58:28    707s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2625.1M, EPOCH TIME: 1745632708.209520
[04/25 21:58:28    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:28    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:28    708s] 
[04/25 21:58:28    708s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:28    708s] 
[04/25 21:58:28    708s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:58:28    708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2625.1M, EPOCH TIME: 1745632708.242180
[04/25 21:58:28    708s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2625.1M, EPOCH TIME: 1745632708.242329
[04/25 21:58:28    708s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1745632708.242700
[04/25 21:58:28    708s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2625.1MB).
[04/25 21:58:28    708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2625.1M, EPOCH TIME: 1745632708.245976
[04/25 21:58:28    708s] TotalInstCnt at PhyDesignMc Initialization: 25130
[04/25 21:58:28    708s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:48 mem=2625.1M
[04/25 21:58:28    708s] ### Creating RouteCongInterface, started
[04/25 21:58:28    708s] 
[04/25 21:58:28    708s] Creating Lib Analyzer ...
[04/25 21:58:28    708s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:58:28    708s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:58:28    708s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:58:28    708s] 
[04/25 21:58:28    708s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:29    708s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:49 mem=2625.1M
[04/25 21:58:29    708s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:49 mem=2625.1M
[04/25 21:58:29    708s] Creating Lib Analyzer, finished. 
[04/25 21:58:29    708s] 
[04/25 21:58:29    708s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:58:29    708s] 
[04/25 21:58:29    708s] #optDebug: {0, 1.000}
[04/25 21:58:29    708s] ### Creating RouteCongInterface, finished
[04/25 21:58:29    708s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:58:29    708s] ### Creating LA Mngr. totSessionCpu=0:11:49 mem=2625.1M
[04/25 21:58:29    708s] ### Creating LA Mngr, finished. totSessionCpu=0:11:49 mem=2625.1M
[04/25 21:58:29    709s] *info: 1 don't touch net excluded
[04/25 21:58:29    709s] *info: 1 clock net excluded
[04/25 21:58:29    709s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:58:29    709s] *info: 72 no-driver nets excluded.
[04/25 21:58:29    709s] *info: 1 net with fixed/cover wires excluded.
[04/25 21:58:29    709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.5
[04/25 21:58:29    709s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/25 21:58:30    709s] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.076 Density 65.39
[04/25 21:58:30    709s] Optimizer WNS Pass 0
[04/25 21:58:30    709s] OptDebug: Start of Optimizer WNS Pass 0:
[04/25 21:58:30    709s] +----------+------+------+
[04/25 21:58:30    709s] |Path Group|   WNS|   TNS|
[04/25 21:58:30    709s] +----------+------+------+
[04/25 21:58:30    709s] |default   | 0.021| 0.000|
[04/25 21:58:30    709s] |reg2reg   |-0.020|-0.076|
[04/25 21:58:30    709s] |HEPG      |-0.020|-0.076|
[04/25 21:58:30    709s] |All Paths |-0.020|-0.076|
[04/25 21:58:30    709s] +----------+------+------+
[04/25 21:58:30    709s] 
[04/25 21:58:30    709s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.020ns TNS -0.077ns; HEPG WNS -0.020ns TNS -0.077ns; all paths WNS -0.020ns TNS -0.077ns; Real time 0:02:24
[04/25 21:58:30    709s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2698.4M, EPOCH TIME: 1745632710.206451
[04/25 21:58:30    709s] Found 0 hard placement blockage before merging.
[04/25 21:58:30    709s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2698.4M, EPOCH TIME: 1745632710.206886
[04/25 21:58:30    710s] Active Path Group: reg2reg  
[04/25 21:58:30    710s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:30    710s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:58:30    710s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:30    710s] |  -0.020|   -0.020|  -0.076|   -0.076|   65.39%|   0:00:00.0| 2698.4M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][0][20]/D     |
[04/25 21:58:32    712s] |   0.007|    0.007|   0.000|    0.000|   65.40%|   0:00:02.0| 2719.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][3][20]/D     |
[04/25 21:58:37    716s] |   0.028|    0.021|   0.000|    0.000|   65.43%|   0:00:05.0| 2746.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][1][20]/D     |
[04/25 21:58:45    725s] |   0.048|    0.021|   0.000|    0.000|   65.48%|   0:00:08.0| 2746.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/25 21:58:45    725s] |   0.048|    0.021|   0.000|    0.000|   65.48%|   0:00:00.0| 2746.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/25 21:58:45    725s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:45    725s] 
[04/25 21:58:45    725s] *** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:15.0 mem=2746.5M) ***
[04/25 21:58:45    725s] Active Path Group: default 
[04/25 21:58:45    725s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:45    725s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:58:45    725s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:45    725s] |   0.021|    0.021|   0.000|    0.000|   65.48%|   0:00:00.0| 2746.5M|        wc|  default| systolic/matrix_mul_2D_reg[3][5][20]/D     |
[04/25 21:58:45    725s] |   0.058|    0.048|   0.000|    0.000|   65.48%|   0:00:00.0| 2746.5M|        NA|       NA| NA                                         |
[04/25 21:58:45    725s] |   0.058|    0.048|   0.000|    0.000|   65.48%|   0:00:00.0| 2746.5M|        wc|       NA| NA                                         |
[04/25 21:58:45    725s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:58:45    725s] 
[04/25 21:58:45    725s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2746.5M) ***
[04/25 21:58:45    725s] 
[04/25 21:58:45    725s] *** Finished Optimize Step Cumulative (cpu=0:00:15.5 real=0:00:15.0 mem=2746.5M) ***
[04/25 21:58:45    725s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:58:45    725s] OptDebug: End of Optimizer WNS Pass 0:
[04/25 21:58:45    725s] +----------+-----+-----+
[04/25 21:58:45    725s] |Path Group|  WNS|  TNS|
[04/25 21:58:45    725s] +----------+-----+-----+
[04/25 21:58:45    725s] |default   |0.060|0.000|
[04/25 21:58:45    725s] |reg2reg   |0.048|0.000|
[04/25 21:58:45    725s] |HEPG      |0.048|0.000|
[04/25 21:58:45    725s] |All Paths |0.048|0.000|
[04/25 21:58:45    725s] +----------+-----+-----+
[04/25 21:58:45    725s] 
[04/25 21:58:45    725s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.048ns TNS 0.000ns; HEPG WNS 0.048ns TNS 0.000ns; all paths WNS 0.048ns TNS 0.000ns; Real time 0:02:39
[04/25 21:58:45    725s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 65.48
[04/25 21:58:45    725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.5
[04/25 21:58:45    725s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2746.5M, EPOCH TIME: 1745632725.844704
[04/25 21:58:45    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25140).
[04/25 21:58:45    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:45    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:45    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:45    725s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.104, MEM:2746.5M, EPOCH TIME: 1745632725.948914
[04/25 21:58:45    725s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2746.5M, EPOCH TIME: 1745632725.954131
[04/25 21:58:45    725s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2746.5M, EPOCH TIME: 1745632725.954222
[04/25 21:58:45    725s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2746.5M, EPOCH TIME: 1745632725.973412
[04/25 21:58:45    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:45    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:46    725s] 
[04/25 21:58:46    725s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:46    725s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2746.5M, EPOCH TIME: 1745632726.007209
[04/25 21:58:46    725s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2746.5M, EPOCH TIME: 1745632726.007305
[04/25 21:58:46    725s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1745632726.007677
[04/25 21:58:46    725s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.057, MEM:2746.5M, EPOCH TIME: 1745632726.010823
[04/25 21:58:46    725s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.057, MEM:2746.5M, EPOCH TIME: 1745632726.010870
[04/25 21:58:46    725s] TDRefine: refinePlace mode is spiral
[04/25 21:58:46    725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.13
[04/25 21:58:46    725s] OPERPROF: Starting RefinePlace at level 1, MEM:2746.5M, EPOCH TIME: 1745632726.010962
[04/25 21:58:46    725s] *** Starting place_detail (0:12:06 mem=2746.5M) ***
[04/25 21:58:46    725s] Total net bbox length = 3.737e+05 (1.799e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:58:46    725s] 
[04/25 21:58:46    725s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:46    725s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:58:46    725s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:46    725s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:46    725s] User Input Parameters:
[04/25 21:58:46    725s] - Congestion Driven    : Off
[04/25 21:58:46    725s] - Timing Driven        : Off
[04/25 21:58:46    725s] - Area-Violation Based : Off
[04/25 21:58:46    725s] - Start Rollback Level : -5
[04/25 21:58:46    725s] - Legalized            : On
[04/25 21:58:46    725s] - Window Based         : Off
[04/25 21:58:46    725s] - eDen incr mode       : Off
[04/25 21:58:46    725s] - Small incr mode      : On
[04/25 21:58:46    725s] 
[04/25 21:58:46    725s] Starting Small incrNP...
[04/25 21:58:46    725s] 
[04/25 21:58:46    725s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2746.5M, EPOCH TIME: 1745632726.064009
[04/25 21:58:46    725s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2746.5M, EPOCH TIME: 1745632726.067955
[04/25 21:58:46    725s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.006, MEM:2746.5M, EPOCH TIME: 1745632726.074229
[04/25 21:58:46    725s] default core: bins with density > 0.750 = 20.78 % ( 75 / 361 )
[04/25 21:58:46    725s] Density distribution unevenness ratio (U70) = 4.364%
[04/25 21:58:46    725s] Density distribution unevenness ratio (U80) = 0.015%
[04/25 21:58:46    725s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 21:58:46    725s] Density distribution unevenness ratio = 9.547%
[04/25 21:58:46    725s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:2746.5M, EPOCH TIME: 1745632726.074332
[04/25 21:58:46    725s] cost 0.831395, thresh 1.000000
[04/25 21:58:46    725s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2746.5M)
[04/25 21:58:46    725s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:58:46    725s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2746.5M, EPOCH TIME: 1745632726.075047
[04/25 21:58:46    725s] Starting refinePlace ...
[04/25 21:58:46    725s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:46    725s] One DDP V2 for no tweak run.
[04/25 21:58:46    725s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:46    725s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2746.5M, EPOCH TIME: 1745632726.121610
[04/25 21:58:46    725s] DDP initSite1 nrRow 182 nrJob 182
[04/25 21:58:46    725s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2746.5M, EPOCH TIME: 1745632726.121777
[04/25 21:58:46    725s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M, EPOCH TIME: 1745632726.122132
[04/25 21:58:46    725s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2746.5M, EPOCH TIME: 1745632726.122183
[04/25 21:58:46    725s] DDP markSite nrRow 182 nrJob 182
[04/25 21:58:46    725s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2746.5M, EPOCH TIME: 1745632726.122817
[04/25 21:58:46    725s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2746.5M, EPOCH TIME: 1745632726.122867
[04/25 21:58:46    725s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/25 21:58:46    725s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2750.0M, EPOCH TIME: 1745632726.152361
[04/25 21:58:46    725s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2750.0M, EPOCH TIME: 1745632726.152428
[04/25 21:58:46    725s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2750.0M, EPOCH TIME: 1745632726.155869
[04/25 21:58:46    725s] ** Cut row section cpu time 0:00:00.0.
[04/25 21:58:46    725s]  ** Cut row section real time 0:00:00.0.
[04/25 21:58:46    725s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2750.0M, EPOCH TIME: 1745632726.156003
[04/25 21:58:46    726s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 21:58:46    726s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2750.0MB) @(0:12:06 - 0:12:06).
[04/25 21:58:46    726s] Move report: preRPlace moves 160 insts, mean move: 0.29 um, max move: 0.80 um 
[04/25 21:58:46    726s] 	Max move on inst (systolic/FE_OFC5558_FE_RN_128_0): (53.20, 187.91) --> (54.00, 187.91)
[04/25 21:58:46    726s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/25 21:58:46    726s] wireLenOptFixPriorityInst 2806 inst fixed
[04/25 21:58:46    726s] 
[04/25 21:58:46    726s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:58:47    727s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:58:47    727s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:58:47    727s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:58:47    727s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:58:47    727s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:58:47    727s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2734.0MB) @(0:12:06 - 0:12:07).
[04/25 21:58:47    727s] Move report: Detail placement moves 160 insts, mean move: 0.29 um, max move: 0.80 um 
[04/25 21:58:47    727s] 	Max move on inst (systolic/FE_OFC5558_FE_RN_128_0): (53.20, 187.91) --> (54.00, 187.91)
[04/25 21:58:47    727s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2734.0MB
[04/25 21:58:47    727s] Statistics of distance of Instance movement in refine placement:
[04/25 21:58:47    727s]   maximum (X+Y) =         0.80 um
[04/25 21:58:47    727s]   inst (systolic/FE_OFC5558_FE_RN_128_0) with max move: (53.2, 187.91) -> (54, 187.91)
[04/25 21:58:47    727s]   mean    (X+Y) =         0.29 um
[04/25 21:58:47    727s] Total instances moved : 160
[04/25 21:58:47    727s] Summary Report:
[04/25 21:58:47    727s] Instances move: 160 (out of 25140 movable)
[04/25 21:58:47    727s] Instances flipped: 0
[04/25 21:58:47    727s] Mean displacement: 0.29 um
[04/25 21:58:47    727s] Max displacement: 0.80 um (Instance: systolic/FE_OFC5558_FE_RN_128_0) (53.2, 187.91) -> (54, 187.91)
[04/25 21:58:47    727s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/25 21:58:47    727s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.560, REAL:1.561, MEM:2734.0M, EPOCH TIME: 1745632727.636513
[04/25 21:58:47    727s] Total net bbox length = 3.737e+05 (1.799e+05 1.938e+05) (ext = 1.818e+04)
[04/25 21:58:47    727s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2734.0MB
[04/25 21:58:47    727s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2734.0MB) @(0:12:06 - 0:12:07).
[04/25 21:58:47    727s] *** Finished place_detail (0:12:07 mem=2734.0M) ***
[04/25 21:58:47    727s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.13
[04/25 21:58:47    727s] OPERPROF: Finished RefinePlace at level 1, CPU:1.640, REAL:1.637, MEM:2734.0M, EPOCH TIME: 1745632727.648355
[04/25 21:58:47    727s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2734.0M, EPOCH TIME: 1745632727.780844
[04/25 21:58:47    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25140).
[04/25 21:58:47    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:47    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:47    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:47    727s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.087, MEM:2731.0M, EPOCH TIME: 1745632727.867945
[04/25 21:58:47    727s] *** maximum move = 0.80 um ***
[04/25 21:58:47    727s] *** Finished re-routing un-routed nets (2731.0M) ***
[04/25 21:58:47    727s] OPERPROF: Starting DPlace-Init at level 1, MEM:2731.0M, EPOCH TIME: 1745632727.911658
[04/25 21:58:47    727s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2731.0M, EPOCH TIME: 1745632727.928981
[04/25 21:58:47    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:47    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:47    727s] 
[04/25 21:58:47    727s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:47    727s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2731.0M, EPOCH TIME: 1745632727.962761
[04/25 21:58:47    727s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2731.0M, EPOCH TIME: 1745632727.962876
[04/25 21:58:47    727s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2747.0M, EPOCH TIME: 1745632727.963411
[04/25 21:58:47    727s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:2747.0M, EPOCH TIME: 1745632727.966467
[04/25 21:58:48    727s] 
[04/25 21:58:48    727s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2747.0M) ***
[04/25 21:58:48    727s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.5
[04/25 21:58:48    728s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 65.48
[04/25 21:58:48    728s] OptDebug: End of Setup Fixing:
[04/25 21:58:48    728s] +----------+-----+-----+
[04/25 21:58:48    728s] |Path Group|  WNS|  TNS|
[04/25 21:58:48    728s] +----------+-----+-----+
[04/25 21:58:48    728s] |default   |0.060|0.000|
[04/25 21:58:48    728s] |reg2reg   |0.048|0.000|
[04/25 21:58:48    728s] |HEPG      |0.048|0.000|
[04/25 21:58:48    728s] |All Paths |0.048|0.000|
[04/25 21:58:48    728s] +----------+-----+-----+
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] Bottom Preferred Layer:
[04/25 21:58:48    728s]     None
[04/25 21:58:48    728s] Via Pillar Rule:
[04/25 21:58:48    728s]     None
[04/25 21:58:48    728s] Finished writing unified metrics of routing constraints.
[04/25 21:58:48    728s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.5
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] *** Finish post-CTS Setup Fixing (cpu=0:00:18.8 real=0:00:19.0 mem=2747.0M) ***
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] Total-nets :: 29292, Stn-nets :: 73, ratio :: 0.249215 %, Total-len 435345, Stn-len 2039.54
[04/25 21:58:48    728s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2727.9M, EPOCH TIME: 1745632728.339618
[04/25 21:58:48    728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2649.9M, EPOCH TIME: 1745632728.420719
[04/25 21:58:48    728s] TotalInstCnt at PhyDesignMc Destruction: 25140
[04/25 21:58:48    728s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.24
[04/25 21:58:48    728s] *** WnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:20.3/0:00:20.2 (1.0), totSession cpu/real = 0:12:08.2/0:13:04.2 (0.9), mem = 2649.9M
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] =============================================================================================
[04/25 21:58:48    728s]  Step TAT Report : WnsOpt #2 / ccopt_design #1                                  21.17-s075_1
[04/25 21:58:48    728s] =============================================================================================
[04/25 21:58:48    728s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:58:48    728s] ---------------------------------------------------------------------------------------------
[04/25 21:58:48    728s] [ SlackTraversorInit     ]      2   0:00:00.8  (   3.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:58:48    728s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:58:48    728s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:48    728s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:58:48    728s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:58:48    728s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:58:48    728s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:48    728s] [ TransformInit          ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:58:48    728s] [ OptimizationStep       ]      2   0:00:00.2  (   0.8 % )     0:00:15.4 /  0:00:15.5    1.0
[04/25 21:58:48    728s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:15.3 /  0:00:15.3    1.0
[04/25 21:58:48    728s] [ OptGetWeight           ]      7   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:58:48    728s] [ OptEval                ]      7   0:00:12.0  (  59.1 % )     0:00:12.0 /  0:00:12.0    1.0
[04/25 21:58:48    728s] [ OptCommit              ]      7   0:00:02.2  (  10.9 % )     0:00:02.2 /  0:00:02.2    1.0
[04/25 21:58:48    728s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:58:48    728s] [ IncrDelayCalc          ]     36   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:58:48    728s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 21:58:48    728s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:48    728s] [ SetupOptSlackGraph     ]      7   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:58:48    728s] [ RefinePlace            ]      1   0:00:02.3  (  11.2 % )     0:00:02.3 /  0:00:02.3    1.0
[04/25 21:58:48    728s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:58:48    728s] [ IncrTimingUpdate       ]     13   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:58:48    728s] [ MISC                   ]          0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:58:48    728s] ---------------------------------------------------------------------------------------------
[04/25 21:58:48    728s]  WnsOpt #2 TOTAL                    0:00:20.2  ( 100.0 % )     0:00:20.2 /  0:00:20.3    1.0
[04/25 21:58:48    728s] ---------------------------------------------------------------------------------------------
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] End: GigaOpt Optimization in WNS mode
[04/25 21:58:48    728s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 21:58:48    728s] Deleting Lib Analyzer.
[04/25 21:58:48    728s] **INFO: Flow update: Design timing is met.
[04/25 21:58:48    728s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/25 21:58:48    728s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/25 21:58:48    728s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:58:48    728s] Info: 1 net with fixed/cover wires excluded.
[04/25 21:58:48    728s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:58:48    728s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:58:48    728s] ### Creating LA Mngr. totSessionCpu=0:12:08 mem=2645.9M
[04/25 21:58:48    728s] ### Creating LA Mngr, finished. totSessionCpu=0:12:08 mem=2645.9M
[04/25 21:58:48    728s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 21:58:48    728s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:58:48    728s] ### Creating PhyDesignMc. totSessionCpu=0:12:08 mem=2703.2M
[04/25 21:58:48    728s] OPERPROF: Starting DPlace-Init at level 1, MEM:2703.2M, EPOCH TIME: 1745632728.681502
[04/25 21:58:48    728s] Processing tracks to init pin-track alignment.
[04/25 21:58:48    728s] z: 2, totalTracks: 1
[04/25 21:58:48    728s] z: 4, totalTracks: 1
[04/25 21:58:48    728s] z: 6, totalTracks: 1
[04/25 21:58:48    728s] z: 8, totalTracks: 1
[04/25 21:58:48    728s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:58:48    728s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2703.2M, EPOCH TIME: 1745632728.699030
[04/25 21:58:48    728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:58:48    728s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2703.2M, EPOCH TIME: 1745632728.733175
[04/25 21:58:48    728s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2703.2M, EPOCH TIME: 1745632728.733327
[04/25 21:58:48    728s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2703.2M, EPOCH TIME: 1745632728.733587
[04/25 21:58:48    728s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2703.2MB).
[04/25 21:58:48    728s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:2703.2M, EPOCH TIME: 1745632728.736660
[04/25 21:58:48    728s] TotalInstCnt at PhyDesignMc Initialization: 25140
[04/25 21:58:48    728s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:09 mem=2703.2M
[04/25 21:58:48    728s] Begin: Area Reclaim Optimization
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] Creating Lib Analyzer ...
[04/25 21:58:48    728s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:08.7/0:13:04.7 (0.9), mem = 2703.2M
[04/25 21:58:48    728s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/25 21:58:48    728s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/25 21:58:48    728s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 21:58:48    728s] 
[04/25 21:58:48    728s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:58:49    729s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:09 mem=2709.2M
[04/25 21:58:49    729s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:09 mem=2709.2M
[04/25 21:58:49    729s] Creating Lib Analyzer, finished. 
[04/25 21:58:49    729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.25
[04/25 21:58:49    729s] ### Creating RouteCongInterface, started
[04/25 21:58:49    729s] 
[04/25 21:58:49    729s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:58:49    729s] 
[04/25 21:58:49    729s] #optDebug: {0, 1.000}
[04/25 21:58:49    729s] ### Creating RouteCongInterface, finished
[04/25 21:58:49    729s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:58:49    729s] ### Creating LA Mngr. totSessionCpu=0:12:09 mem=2709.2M
[04/25 21:58:49    729s] ### Creating LA Mngr, finished. totSessionCpu=0:12:09 mem=2709.2M
[04/25 21:58:49    729s] Usable buffer cells for single buffer setup transform:
[04/25 21:58:49    729s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/25 21:58:49    729s] Number of usable buffer cells above: 11
[04/25 21:58:49    729s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2709.2M, EPOCH TIME: 1745632729.754937
[04/25 21:58:49    729s] Found 0 hard placement blockage before merging.
[04/25 21:58:49    729s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2709.2M, EPOCH TIME: 1745632729.755435
[04/25 21:58:49    729s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.48
[04/25 21:58:49    729s] +---------+---------+--------+--------+------------+--------+
[04/25 21:58:49    729s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 21:58:49    729s] +---------+---------+--------+--------+------------+--------+
[04/25 21:58:49    729s] |   65.48%|        -|   0.000|   0.000|   0:00:00.0| 2709.2M|
[04/25 21:58:51    731s] |   65.48%|        1|   0.000|   0.000|   0:00:02.0| 2728.3M|
[04/25 21:58:51    731s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:58:51    731s] |   65.48%|        0|   0.000|   0.000|   0:00:00.0| 2728.3M|
[04/25 21:58:54    733s] |   65.45%|       22|   0.000|   0.000|   0:00:03.0| 2728.3M|
[04/25 21:58:56    736s] |   65.35%|      146|   0.000|   0.000|   0:00:02.0| 2728.3M|
[04/25 21:58:56    736s] |   65.34%|       14|   0.000|   0.000|   0:00:00.0| 2728.3M|
[04/25 21:58:56    736s] |   65.34%|        0|   0.000|   0.000|   0:00:00.0| 2728.3M|
[04/25 21:58:56    736s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/25 21:58:56    736s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/25 21:58:56    736s] |   65.34%|        0|   0.000|   0.000|   0:00:00.0| 2728.3M|
[04/25 21:58:56    736s] +---------+---------+--------+--------+------------+--------+
[04/25 21:58:56    736s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.34
[04/25 21:58:56    736s] 
[04/25 21:58:56    736s] ** Summary: Restruct = 1 Buffer Deletion = 19 Declone = 3 Resize = 157 **
[04/25 21:58:56    736s] --------------------------------------------------------------
[04/25 21:58:56    736s] |                                   | Total     | Sequential |
[04/25 21:58:56    736s] --------------------------------------------------------------
[04/25 21:58:56    736s] | Num insts resized                 |     144  |      10    |
[04/25 21:58:56    736s] | Num insts undone                  |       3  |       0    |
[04/25 21:58:56    736s] | Num insts Downsized               |     144  |      10    |
[04/25 21:58:56    736s] | Num insts Samesized               |       0  |       0    |
[04/25 21:58:56    736s] | Num insts Upsized                 |       0  |       0    |
[04/25 21:58:56    736s] | Num multiple commits+uncommits    |      13  |       -    |
[04/25 21:58:56    736s] --------------------------------------------------------------
[04/25 21:58:56    736s] Finished writing unified metrics of routing constraints.
[04/25 21:58:56    736s] Bottom Preferred Layer:
[04/25 21:58:56    736s]     None
[04/25 21:58:56    736s] Via Pillar Rule:
[04/25 21:58:56    736s]     None
[04/25 21:58:56    736s] 
[04/25 21:58:56    736s] Number of times islegalLocAvaiable called = 281 skipped = 0, called in commitmove = 160, skipped in commitmove = 0
[04/25 21:58:56    736s] End: Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
[04/25 21:58:56    736s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2728.3M, EPOCH TIME: 1745632736.932784
[04/25 21:58:56    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25117).
[04/25 21:58:56    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:57    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:57    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:57    736s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2728.3M, EPOCH TIME: 1745632737.014408
[04/25 21:58:57    736s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2728.3M, EPOCH TIME: 1745632737.019451
[04/25 21:58:57    736s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2728.3M, EPOCH TIME: 1745632737.019567
[04/25 21:58:57    736s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2728.3M, EPOCH TIME: 1745632737.035891
[04/25 21:58:57    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:57    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:57    736s] 
[04/25 21:58:57    736s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:57    736s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2728.3M, EPOCH TIME: 1745632737.069212
[04/25 21:58:57    736s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2728.3M, EPOCH TIME: 1745632737.069320
[04/25 21:58:57    736s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2728.3M, EPOCH TIME: 1745632737.069654
[04/25 21:58:57    736s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2728.3M, EPOCH TIME: 1745632737.072664
[04/25 21:58:57    736s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.000, MEM:2728.3M, EPOCH TIME: 1745632737.072954
[04/25 21:58:57    736s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.053, MEM:2728.3M, EPOCH TIME: 1745632737.073043
[04/25 21:58:57    736s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.054, MEM:2728.3M, EPOCH TIME: 1745632737.073087
[04/25 21:58:57    736s] TDRefine: refinePlace mode is spiral
[04/25 21:58:57    736s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.14
[04/25 21:58:57    736s] OPERPROF: Starting RefinePlace at level 1, MEM:2728.3M, EPOCH TIME: 1745632737.073176
[04/25 21:58:57    736s] *** Starting place_detail (0:12:17 mem=2728.3M) ***
[04/25 21:58:57    736s] Total net bbox length = 3.735e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:58:57    736s] 
[04/25 21:58:57    736s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:57    736s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:58:57    736s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:57    736s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:57    736s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2728.3M, EPOCH TIME: 1745632737.104843
[04/25 21:58:57    736s] Starting refinePlace ...
[04/25 21:58:57    736s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:57    736s] One DDP V2 for no tweak run.
[04/25 21:58:57    736s] 
[04/25 21:58:57    736s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:58:58    737s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:58:58    737s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:58:58    738s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um spiral
[04/25 21:58:58    738s] 	Max move on inst (systolic/g77275__2398): (292.40, 264.86) --> (292.60, 264.86)
[04/25 21:58:58    738s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/25 21:58:58    738s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:58:58    738s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2712.2MB) @(0:12:17 - 0:12:18).
[04/25 21:58:58    738s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[04/25 21:58:58    738s] 	Max move on inst (systolic/g77275__2398): (292.40, 264.86) --> (292.60, 264.86)
[04/25 21:58:58    738s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2712.2MB
[04/25 21:58:58    738s] Statistics of distance of Instance movement in refine placement:
[04/25 21:58:58    738s]   maximum (X+Y) =         0.20 um
[04/25 21:58:58    738s]   inst (systolic/g77275__2398) with max move: (292.4, 264.86) -> (292.6, 264.86)
[04/25 21:58:58    738s]   mean    (X+Y) =         0.20 um
[04/25 21:58:58    738s] Total instances moved : 1
[04/25 21:58:58    738s] Summary Report:
[04/25 21:58:58    738s] Instances move: 1 (out of 25117 movable)
[04/25 21:58:58    738s] Instances flipped: 0
[04/25 21:58:58    738s] Mean displacement: 0.20 um
[04/25 21:58:58    738s] Max displacement: 0.20 um (Instance: systolic/g77275__2398) (292.4, 264.86) -> (292.6, 264.86)
[04/25 21:58:58    738s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[04/25 21:58:58    738s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.110, REAL:1.116, MEM:2712.2M, EPOCH TIME: 1745632738.221254
[04/25 21:58:58    738s] Total net bbox length = 3.735e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:58:58    738s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2712.2MB
[04/25 21:58:58    738s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2712.2MB) @(0:12:17 - 0:12:18).
[04/25 21:58:58    738s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.14
[04/25 21:58:58    738s] *** Finished place_detail (0:12:18 mem=2712.2M) ***
[04/25 21:58:58    738s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.158, MEM:2712.2M, EPOCH TIME: 1745632738.231368
[04/25 21:58:58    738s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2712.2M, EPOCH TIME: 1745632738.343911
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25117).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2712.2M, EPOCH TIME: 1745632738.416185
[04/25 21:58:58    738s] *** maximum move = 0.20 um ***
[04/25 21:58:58    738s] *** Finished re-routing un-routed nets (2712.2M) ***
[04/25 21:58:58    738s] OPERPROF: Starting DPlace-Init at level 1, MEM:2712.2M, EPOCH TIME: 1745632738.456112
[04/25 21:58:58    738s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2712.2M, EPOCH TIME: 1745632738.472395
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:58    738s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2712.2M, EPOCH TIME: 1745632738.506992
[04/25 21:58:58    738s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2712.2M, EPOCH TIME: 1745632738.507140
[04/25 21:58:58    738s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2728.3M, EPOCH TIME: 1745632738.507678
[04/25 21:58:58    738s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2728.3M, EPOCH TIME: 1745632738.510761
[04/25 21:58:58    738s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:2728.3M, EPOCH TIME: 1745632738.511059
[04/25 21:58:58    738s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:2728.3M, EPOCH TIME: 1745632738.511148
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2728.3M) ***
[04/25 21:58:58    738s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:58:58    738s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.25
[04/25 21:58:58    738s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:09.8 (1.0), totSession cpu/real = 0:12:18.5/0:13:14.4 (0.9), mem = 2728.3M
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s] =============================================================================================
[04/25 21:58:58    738s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.17-s075_1
[04/25 21:58:58    738s] =============================================================================================
[04/25 21:58:58    738s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:58:58    738s] ---------------------------------------------------------------------------------------------
[04/25 21:58:58    738s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.1    1.0
[04/25 21:58:58    738s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   6.6 % )     0:00:00.6 /  0:00:00.7    1.0
[04/25 21:58:58    738s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:58    738s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:58:58    738s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:58:58    738s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:58    738s] [ OptimizationStep       ]      1   0:00:00.5  (   5.6 % )     0:00:06.9 /  0:00:07.0    1.0
[04/25 21:58:58    738s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.8 % )     0:00:06.4 /  0:00:06.4    1.0
[04/25 21:58:58    738s] [ OptGetWeight           ]    170   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:58:58    738s] [ OptEval                ]    170   0:00:04.6  (  46.9 % )     0:00:04.6 /  0:00:04.6    1.0
[04/25 21:58:58    738s] [ OptCommit              ]    170   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.3
[04/25 21:58:58    738s] [ PostCommitDelayUpdate  ]    173   0:00:00.1  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/25 21:58:58    738s] [ IncrDelayCalc          ]    153   0:00:00.8  (   8.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:58:58    738s] [ RefinePlace            ]      1   0:00:01.7  (  17.4 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 21:58:58    738s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 21:58:58    738s] [ IncrTimingUpdate       ]     42   0:00:00.7  (   6.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 21:58:58    738s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:58:58    738s] ---------------------------------------------------------------------------------------------
[04/25 21:58:58    738s]  AreaOpt #2 TOTAL                   0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:09.8    1.0
[04/25 21:58:58    738s] ---------------------------------------------------------------------------------------------
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2709.2M, EPOCH TIME: 1745632738.658832
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2652.2M, EPOCH TIME: 1745632738.726261
[04/25 21:58:58    738s] TotalInstCnt at PhyDesignMc Destruction: 25117
[04/25 21:58:58    738s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2652.18M, totSessionCpu=0:12:19).
[04/25 21:58:58    738s] postCtsLateCongRepair #1 0
[04/25 21:58:58    738s] postCtsLateCongRepair #1 0
[04/25 21:58:58    738s] Starting local wire reclaim
[04/25 21:58:58    738s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2652.2M, EPOCH TIME: 1745632738.744878
[04/25 21:58:58    738s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2652.2M, EPOCH TIME: 1745632738.744975
[04/25 21:58:58    738s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2652.2M, EPOCH TIME: 1745632738.745058
[04/25 21:58:58    738s] Processing tracks to init pin-track alignment.
[04/25 21:58:58    738s] z: 2, totalTracks: 1
[04/25 21:58:58    738s] z: 4, totalTracks: 1
[04/25 21:58:58    738s] z: 6, totalTracks: 1
[04/25 21:58:58    738s] z: 8, totalTracks: 1
[04/25 21:58:58    738s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:58:58    738s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2652.2M, EPOCH TIME: 1745632738.761164
[04/25 21:58:58    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:58:58    738s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2652.2M, EPOCH TIME: 1745632738.796057
[04/25 21:58:58    738s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2652.2M, EPOCH TIME: 1745632738.796202
[04/25 21:58:58    738s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.000, MEM:2652.2M, EPOCH TIME: 1745632738.796637
[04/25 21:58:58    738s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2652.2MB).
[04/25 21:58:58    738s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.055, MEM:2652.2M, EPOCH TIME: 1745632738.799851
[04/25 21:58:58    738s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.055, MEM:2652.2M, EPOCH TIME: 1745632738.799897
[04/25 21:58:58    738s] TDRefine: refinePlace mode is spiral
[04/25 21:58:58    738s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.15
[04/25 21:58:58    738s] OPERPROF:   Starting RefinePlace at level 2, MEM:2652.2M, EPOCH TIME: 1745632738.799991
[04/25 21:58:58    738s] *** Starting place_detail (0:12:19 mem=2652.2M) ***
[04/25 21:58:58    738s] Total net bbox length = 3.735e+05 (1.798e+05 1.937e+05) (ext = 1.818e+04)
[04/25 21:58:58    738s] 
[04/25 21:58:58    738s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:58:58    738s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:58    738s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:58    738s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2652.2M, EPOCH TIME: 1745632738.832706
[04/25 21:58:58    738s] Starting refinePlace ...
[04/25 21:58:58    738s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:58:58    738s] One DDP V2 for no tweak run.
[04/25 21:58:58    738s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2652.2M, EPOCH TIME: 1745632738.840899
[04/25 21:58:58    738s] OPERPROF:         Starting spMPad at level 5, MEM:2670.6M, EPOCH TIME: 1745632738.898835
[04/25 21:58:58    738s] OPERPROF:           Starting spContextMPad at level 6, MEM:2670.6M, EPOCH TIME: 1745632738.900629
[04/25 21:58:58    738s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2670.6M, EPOCH TIME: 1745632738.900688
[04/25 21:58:58    738s] MP Top (25117): mp=1.050. U=0.653.
[04/25 21:58:58    738s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.009, MEM:2670.6M, EPOCH TIME: 1745632738.907854
[04/25 21:58:58    738s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2670.6M, EPOCH TIME: 1745632738.911713
[04/25 21:58:58    738s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2670.6M, EPOCH TIME: 1745632738.911842
[04/25 21:58:58    738s] OPERPROF:             Starting InitSKP at level 7, MEM:2670.6M, EPOCH TIME: 1745632738.912248
[04/25 21:58:58    738s] no activity file in design. spp won't run.
[04/25 21:58:58    738s] no activity file in design. spp won't run.
[04/25 21:59:00    740s] *** Finished SKP initialization (cpu=0:00:01.4, real=0:00:02.0)***
[04/25 21:59:00    740s] OPERPROF:             Finished InitSKP at level 7, CPU:1.400, REAL:1.395, MEM:2697.7M, EPOCH TIME: 1745632740.307634
[04/25 21:59:00    740s] Timing cost in AAE based: 158051.4312504520930815
[04/25 21:59:00    740s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.740, REAL:1.735, MEM:2716.2M, EPOCH TIME: 1745632740.647154
[04/25 21:59:00    740s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.750, REAL:1.740, MEM:2716.2M, EPOCH TIME: 1745632740.651445
[04/25 21:59:00    740s] SKP cleared!
[04/25 21:59:00    740s] AAE Timing clean up.
[04/25 21:59:00    740s] Tweakage: fix icg 1, fix clk 0.
[04/25 21:59:00    740s] Tweakage: density cost 1, scale 0.4.
[04/25 21:59:00    740s] Tweakage: activity cost 0, scale 1.0.
[04/25 21:59:00    740s] Tweakage: timing cost on, scale 1.0.
[04/25 21:59:00    740s] OPERPROF:         Starting CoreOperation at level 5, MEM:2716.2M, EPOCH TIME: 1745632740.661995
[04/25 21:59:00    740s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2716.2M, EPOCH TIME: 1745632740.690984
[04/25 21:59:01    741s] Tweakage swap 1066 pairs.
[04/25 21:59:02    742s] Tweakage swap 580 pairs.
[04/25 21:59:04    743s] Tweakage swap 482 pairs.
[04/25 21:59:05    744s] Tweakage swap 249 pairs.
[04/25 21:59:06    746s] Tweakage swap 66 pairs.
[04/25 21:59:07    747s] Tweakage swap 45 pairs.
[04/25 21:59:08    748s] Tweakage swap 28 pairs.
[04/25 21:59:09    749s] Tweakage swap 34 pairs.
[04/25 21:59:10    750s] Tweakage swap 5 pairs.
[04/25 21:59:11    751s] Tweakage swap 5 pairs.
[04/25 21:59:12    752s] Tweakage swap 2 pairs.
[04/25 21:59:13    753s] Tweakage swap 10 pairs.
[04/25 21:59:14    754s] Tweakage swap 537 pairs.
[04/25 21:59:14    754s] Tweakage swap 297 pairs.
[04/25 21:59:15    755s] Tweakage swap 227 pairs.
[04/25 21:59:16    756s] Tweakage swap 107 pairs.
[04/25 21:59:16    756s] Tweakage swap 81 pairs.
[04/25 21:59:17    757s] Tweakage swap 43 pairs.
[04/25 21:59:18    758s] Tweakage swap 31 pairs.
[04/25 21:59:18    758s] Tweakage swap 12 pairs.
[04/25 21:59:19    759s] Tweakage swap 12 pairs.
[04/25 21:59:20    759s] Tweakage swap 10 pairs.
[04/25 21:59:20    760s] Tweakage swap 2 pairs.
[04/25 21:59:21    761s] Tweakage swap 2 pairs.
[04/25 21:59:21    761s] Tweakage move 1070 insts.
[04/25 21:59:21    761s] Tweakage move 248 insts.
[04/25 21:59:21    761s] Tweakage move 56 insts.
[04/25 21:59:21    761s] Tweakage move 16 insts.
[04/25 21:59:21    761s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:21.220, REAL:21.187, MEM:2716.2M, EPOCH TIME: 1745632761.877899
[04/25 21:59:21    761s] OPERPROF:         Finished CoreOperation at level 5, CPU:21.260, REAL:21.227, MEM:2716.2M, EPOCH TIME: 1745632761.888616
[04/25 21:59:21    761s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:23.100, REAL:23.067, MEM:2716.2M, EPOCH TIME: 1745632761.907888
[04/25 21:59:21    761s] Move report: Congestion aware Tweak moves 5506 insts, mean move: 2.84 um, max move: 34.22 um 
[04/25 21:59:21    761s] 	Max move on inst (systolic/FE_OFC5836_data_queue_4__0__7): (184.40, 206.72) --> (153.60, 210.14)
[04/25 21:59:21    761s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:23.1, real=0:00:23.0, mem=2716.2mb) @(0:12:19 - 0:12:42).
[04/25 21:59:21    761s] 
[04/25 21:59:21    761s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:59:22    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:59:22    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:59:22    762s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 21:59:22    762s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[04/25 21:59:22    762s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:59:22    762s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2684.2MB) @(0:12:42 - 0:12:43).
[04/25 21:59:22    762s] Move report: Detail placement moves 5506 insts, mean move: 2.84 um, max move: 34.22 um 
[04/25 21:59:22    762s] 	Max move on inst (systolic/FE_OFC5836_data_queue_4__0__7): (184.40, 206.72) --> (153.60, 210.14)
[04/25 21:59:22    762s] 	Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 2684.2MB
[04/25 21:59:22    762s] Statistics of distance of Instance movement in refine placement:
[04/25 21:59:22    762s]   maximum (X+Y) =        34.22 um
[04/25 21:59:22    762s]   inst (systolic/FE_OFC5836_data_queue_4__0__7) with max move: (184.4, 206.72) -> (153.6, 210.14)
[04/25 21:59:22    762s]   mean    (X+Y) =         2.84 um
[04/25 21:59:22    762s] Summary Report:
[04/25 21:59:22    762s] Instances move: 5506 (out of 25117 movable)
[04/25 21:59:22    762s] Instances flipped: 0
[04/25 21:59:22    762s] Mean displacement: 2.84 um
[04/25 21:59:22    762s] Max displacement: 34.22 um (Instance: systolic/FE_OFC5836_data_queue_4__0__7) (184.4, 206.72) -> (153.6, 210.14)
[04/25 21:59:22    762s] Total instances moved : 5506
[04/25 21:59:22    762s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[04/25 21:59:22    762s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:24.170, REAL:24.136, MEM:2684.2M, EPOCH TIME: 1745632762.968888
[04/25 21:59:22    762s] Total net bbox length = 3.721e+05 (1.786e+05 1.934e+05) (ext = 1.816e+04)
[04/25 21:59:22    762s] Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 2684.2MB
[04/25 21:59:22    762s] [CPU] RefinePlace/total (cpu=0:00:24.2, real=0:00:24.0, mem=2684.2MB) @(0:12:19 - 0:12:43).
[04/25 21:59:22    762s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.15
[04/25 21:59:22    762s] *** Finished place_detail (0:12:43 mem=2684.2M) ***
[04/25 21:59:22    762s] OPERPROF:   Finished RefinePlace at level 2, CPU:24.210, REAL:24.178, MEM:2684.2M, EPOCH TIME: 1745632762.978225
[04/25 21:59:22    762s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2684.2M, EPOCH TIME: 1745632762.978291
[04/25 21:59:22    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25117).
[04/25 21:59:22    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:23    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:23    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:23    762s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.086, MEM:2628.2M, EPOCH TIME: 1745632763.064509
[04/25 21:59:23    762s] OPERPROF: Finished RefinePlace2 at level 1, CPU:24.360, REAL:24.320, MEM:2628.2M, EPOCH TIME: 1745632763.064708
[04/25 21:59:23    763s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:59:23    763s] #################################################################################
[04/25 21:59:23    763s] # Design Stage: PreRoute
[04/25 21:59:23    763s] # Design Name: tpu_top
[04/25 21:59:23    763s] # Design Mode: 45nm
[04/25 21:59:23    763s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:59:23    763s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:59:23    763s] # Signoff Settings: SI Off 
[04/25 21:59:23    763s] #################################################################################
[04/25 21:59:24    764s] Calculate delays in BcWc mode...
[04/25 21:59:24    764s] Topological Sorting (REAL = 0:00:00.0, MEM = 2620.2M, InitMEM = 2620.2M)
[04/25 21:59:24    764s] Start delay calculation (fullDC) (1 T). (MEM=2620.17)
[04/25 21:59:24    764s] End AAE Lib Interpolated Model. (MEM=2620.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:59:28    768s] Total number of fetched objects 29269
[04/25 21:59:28    768s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:59:29    768s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/25 21:59:29    768s] End delay calculation. (MEM=2667.86 CPU=0:00:03.9 REAL=0:00:04.0)
[04/25 21:59:29    768s] End delay calculation (fullDC). (MEM=2667.86 CPU=0:00:04.8 REAL=0:00:05.0)
[04/25 21:59:29    768s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2667.9M) ***
[04/25 21:59:30    770s] eGR doReRoute: optGuide
[04/25 21:59:30    770s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2667.9M, EPOCH TIME: 1745632770.128610
[04/25 21:59:30    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:30    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:30    770s] All LLGs are deleted
[04/25 21:59:30    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:30    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:30    770s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2667.9M, EPOCH TIME: 1745632770.128793
[04/25 21:59:30    770s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2667.9M, EPOCH TIME: 1745632770.128920
[04/25 21:59:30    770s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:2617.9M, EPOCH TIME: 1745632770.131499
[04/25 21:59:30    770s] {MMLU 0 0 29269}
[04/25 21:59:30    770s] ### Creating LA Mngr. totSessionCpu=0:12:50 mem=2617.9M
[04/25 21:59:30    770s] ### Creating LA Mngr, finished. totSessionCpu=0:12:50 mem=2617.9M
[04/25 21:59:30    770s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2617.86 MB )
[04/25 21:59:30    770s] (I)      ==================== Layers =====================
[04/25 21:59:30    770s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:30    770s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:59:30    770s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:30    770s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:59:30    770s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:59:30    770s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:30    770s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:59:30    770s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:59:30    770s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:59:30    770s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:59:30    770s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:59:30    770s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:59:30    770s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:59:30    770s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:59:30    770s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:59:30    770s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:59:30    770s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:59:30    770s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:59:30    770s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:59:30    770s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:59:30    770s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:30    770s] (I)      Started Import and model ( Curr Mem: 2617.86 MB )
[04/25 21:59:30    770s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:59:30    770s] (I)      == Non-default Options ==
[04/25 21:59:30    770s] (I)      Maximum routing layer                              : 11
[04/25 21:59:30    770s] (I)      Number of threads                                  : 1
[04/25 21:59:30    770s] (I)      Method to set GCell size                           : row
[04/25 21:59:30    770s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:59:30    770s] (I)      Use row-based GCell size
[04/25 21:59:30    770s] (I)      Use row-based GCell align
[04/25 21:59:30    770s] (I)      layer 0 area = 80000
[04/25 21:59:30    770s] (I)      layer 1 area = 80000
[04/25 21:59:30    770s] (I)      layer 2 area = 80000
[04/25 21:59:30    770s] (I)      layer 3 area = 80000
[04/25 21:59:30    770s] (I)      layer 4 area = 80000
[04/25 21:59:30    770s] (I)      layer 5 area = 80000
[04/25 21:59:30    770s] (I)      layer 6 area = 80000
[04/25 21:59:30    770s] (I)      layer 7 area = 80000
[04/25 21:59:30    770s] (I)      layer 8 area = 80000
[04/25 21:59:30    770s] (I)      layer 9 area = 400000
[04/25 21:59:30    770s] (I)      layer 10 area = 400000
[04/25 21:59:30    770s] (I)      GCell unit size   : 3420
[04/25 21:59:30    770s] (I)      GCell multiplier  : 1
[04/25 21:59:30    770s] (I)      GCell row height  : 3420
[04/25 21:59:30    770s] (I)      Actual row height : 3420
[04/25 21:59:30    770s] (I)      GCell align ref   : 20000 20140
[04/25 21:59:30    770s] [NR-eGR] Track table information for default rule: 
[04/25 21:59:30    770s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:59:30    770s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:59:30    770s] (I)      ================== Default via ===================
[04/25 21:59:30    770s] (I)      +----+------------------+------------------------+
[04/25 21:59:30    770s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/25 21:59:30    770s] (I)      +----+------------------+------------------------+
[04/25 21:59:30    770s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/25 21:59:30    770s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/25 21:59:30    770s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/25 21:59:30    770s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/25 21:59:30    770s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/25 21:59:30    770s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/25 21:59:30    770s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/25 21:59:30    770s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/25 21:59:30    770s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/25 21:59:30    770s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/25 21:59:30    770s] (I)      +----+------------------+------------------------+
[04/25 21:59:30    770s] [NR-eGR] Read 201300 PG shapes
[04/25 21:59:30    770s] [NR-eGR] Read 0 clock shapes
[04/25 21:59:30    770s] [NR-eGR] Read 0 other shapes
[04/25 21:59:30    770s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:59:30    770s] [NR-eGR] #Instance Blockages : 0
[04/25 21:59:30    770s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:59:30    770s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:59:30    770s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:59:30    770s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:59:30    770s] [NR-eGR] #Other Blockages    : 0
[04/25 21:59:30    770s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:59:30    770s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5686
[04/25 21:59:30    770s] [NR-eGR] Read 29269 nets ( ignored 1 )
[04/25 21:59:30    770s] (I)      early_global_route_priority property id does not exist.
[04/25 21:59:30    770s] (I)      Read Num Blocks=201300  Num Prerouted Wires=5686  Num CS=0
[04/25 21:59:30    770s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 4820
[04/25 21:59:30    770s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 834
[04/25 21:59:30    770s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 31
[04/25 21:59:30    770s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 1
[04/25 21:59:30    770s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:59:30    770s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:59:30    770s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:59:30    770s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:59:30    770s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:59:30    770s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:59:30    770s] (I)      Number of ignored nets                =      1
[04/25 21:59:30    770s] (I)      Number of connected nets              =      0
[04/25 21:59:30    770s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:59:30    770s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:59:30    770s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:59:30    770s] (I)      Ndr track 0 does not exist
[04/25 21:59:30    770s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:59:30    770s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:59:30    770s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:59:30    770s] (I)      Site width          :   400  (dbu)
[04/25 21:59:30    770s] (I)      Row height          :  3420  (dbu)
[04/25 21:59:30    770s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:59:30    770s] (I)      GCell width         :  3420  (dbu)
[04/25 21:59:30    770s] (I)      GCell height        :  3420  (dbu)
[04/25 21:59:30    770s] (I)      Grid                :   194   193    11
[04/25 21:59:30    770s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:59:30    770s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:59:30    770s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:59:30    770s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:59:30    770s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:59:30    770s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:59:30    770s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:59:30    770s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:59:30    770s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:59:30    770s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:59:30    770s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:59:30    770s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:59:30    770s] (I)      --------------------------------------------------------
[04/25 21:59:30    770s] 
[04/25 21:59:30    770s] [NR-eGR] ============ Routing rule table ============
[04/25 21:59:30    770s] [NR-eGR] Rule id: 0  Nets: 29268
[04/25 21:59:30    770s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:59:30    770s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:59:30    770s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:59:30    770s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:59:30    770s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:59:30    770s] [NR-eGR] ========================================
[04/25 21:59:30    770s] [NR-eGR] 
[04/25 21:59:30    770s] (I)      =============== Blocked Tracks ===============
[04/25 21:59:30    770s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:30    770s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:59:30    770s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:30    770s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:59:30    770s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:59:30    770s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:59:30    770s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:59:30    770s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:59:30    770s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:59:30    770s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:59:30    770s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:59:30    770s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:59:30    770s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:59:30    770s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:59:30    770s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:30    770s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2637.89 MB )
[04/25 21:59:30    770s] (I)      Reset routing kernel
[04/25 21:59:30    770s] (I)      Started Global Routing ( Curr Mem: 2637.89 MB )
[04/25 21:59:30    770s] (I)      totalPins=86897  totalGlobalPin=82041 (94.41%)
[04/25 21:59:30    770s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1a Route ============
[04/25 21:59:30    770s] [NR-eGR] Layer group 1: route 29268 net(s) in layer range [2, 11]
[04/25 21:59:30    770s] (I)      Usage: 233838 = (112727 H, 121111 V) = (7.95% H, 9.43% V) = (1.928e+05um H, 2.071e+05um V)
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1b Route ============
[04/25 21:59:30    770s] (I)      Usage: 233838 = (112727 H, 121111 V) = (7.95% H, 9.43% V) = (1.928e+05um H, 2.071e+05um V)
[04/25 21:59:30    770s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.998630e+05um
[04/25 21:59:30    770s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:59:30    770s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1c Route ============
[04/25 21:59:30    770s] (I)      Usage: 233838 = (112727 H, 121111 V) = (7.95% H, 9.43% V) = (1.928e+05um H, 2.071e+05um V)
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1d Route ============
[04/25 21:59:30    770s] (I)      Usage: 233838 = (112727 H, 121111 V) = (7.95% H, 9.43% V) = (1.928e+05um H, 2.071e+05um V)
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1e Route ============
[04/25 21:59:30    770s] (I)      Usage: 233838 = (112727 H, 121111 V) = (7.95% H, 9.43% V) = (1.928e+05um H, 2.071e+05um V)
[04/25 21:59:30    770s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.998630e+05um
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] (I)      ============  Phase 1l Route ============
[04/25 21:59:30    770s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:59:30    770s] (I)      Layer  2:     300164     99822        20           0      318470    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  3:     323100     92780         3           0      335241    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  4:     300164     53675         0           0      318470    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  5:     323100     24125         0           0      335241    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  6:     300164      5716         0           0      318470    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  7:     323100      2607         0           0      335241    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  8:     300164        72         0           0      318470    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:59:30    770s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:59:30    770s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:59:30    770s] (I)      Total:       2716055    278797        23        6329     2869998    ( 0.22%) 
[04/25 21:59:30    770s] (I)      
[04/25 21:59:30    770s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:59:30    770s] [NR-eGR]                        OverCon            
[04/25 21:59:30    770s] [NR-eGR]                         #Gcell     %Gcell
[04/25 21:59:30    770s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 21:59:30    770s] [NR-eGR] ----------------------------------------------
[04/25 21:59:30    770s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal2 ( 2)        19( 0.05%)   ( 0.05%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:30    770s] [NR-eGR] ----------------------------------------------
[04/25 21:59:30    770s] [NR-eGR]        Total        22( 0.01%)   ( 0.01%) 
[04/25 21:59:30    770s] [NR-eGR] 
[04/25 21:59:30    770s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2651.89 MB )
[04/25 21:59:30    770s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:59:30    770s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:59:30    770s] (I)      ============= Track Assignment ============
[04/25 21:59:30    770s] (I)      Started Track Assignment (1T) ( Curr Mem: 2651.89 MB )
[04/25 21:59:30    770s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 21:59:30    770s] (I)      Run Multi-thread track assignment
[04/25 21:59:31    770s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2651.89 MB )
[04/25 21:59:31    770s] (I)      Started Export ( Curr Mem: 2651.89 MB )
[04/25 21:59:31    771s] [NR-eGR]                  Length (um)    Vias 
[04/25 21:59:31    771s] [NR-eGR] -------------------------------------
[04/25 21:59:31    771s] [NR-eGR]  Metal1   (1H)             7   89145 
[04/25 21:59:31    771s] [NR-eGR]  Metal2   (2V)        127712  126308 
[04/25 21:59:31    771s] [NR-eGR]  Metal3   (3H)        160349   11154 
[04/25 21:59:31    771s] [NR-eGR]  Metal4   (4V)         90349    3445 
[04/25 21:59:31    771s] [NR-eGR]  Metal5   (5H)         41142     553 
[04/25 21:59:31    771s] [NR-eGR]  Metal6   (6V)          9693     195 
[04/25 21:59:31    771s] [NR-eGR]  Metal7   (7H)          4466       4 
[04/25 21:59:31    771s] [NR-eGR]  Metal8   (8V)           123       0 
[04/25 21:59:31    771s] [NR-eGR]  Metal9   (9H)             0       0 
[04/25 21:59:31    771s] [NR-eGR]  Metal10  (10V)            0       0 
[04/25 21:59:31    771s] [NR-eGR]  Metal11  (11H)            0       0 
[04/25 21:59:31    771s] [NR-eGR] -------------------------------------
[04/25 21:59:31    771s] [NR-eGR]           Total       433839  230804 
[04/25 21:59:31    771s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:59:31    771s] [NR-eGR] Total half perimeter of net bounding box: 372068um
[04/25 21:59:31    771s] [NR-eGR] Total length: 433839um, number of vias: 230804
[04/25 21:59:31    771s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:59:31    771s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/25 21:59:31    771s] [NR-eGR] --------------------------------------------------------------------------
[04/25 21:59:31    771s] (I)      Finished Export ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 2642.38 MB )
[04/25 21:59:31    771s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.35 sec, Real: 1.36 sec, Curr Mem: 2622.38 MB )
[04/25 21:59:31    771s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:59:31    771s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:59:31    771s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:59:31    771s] (I)       Early Global Route kernel              100.00%  708.94 sec  710.30 sec  1.36 sec  1.35 sec 
[04/25 21:59:31    771s] (I)       +-Import and model                      17.63%  708.94 sec  709.18 sec  0.24 sec  0.23 sec 
[04/25 21:59:31    771s] (I)       | +-Create place DB                      6.30%  708.94 sec  709.03 sec  0.09 sec  0.08 sec 
[04/25 21:59:31    771s] (I)       | | +-Import place data                  6.29%  708.94 sec  709.03 sec  0.09 sec  0.08 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read instances and placement     1.57%  708.94 sec  708.96 sec  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read nets                        4.68%  708.96 sec  709.03 sec  0.06 sec  0.06 sec 
[04/25 21:59:31    771s] (I)       | +-Create route DB                     10.34%  709.03 sec  709.17 sec  0.14 sec  0.14 sec 
[04/25 21:59:31    771s] (I)       | | +-Import route data (1T)            10.31%  709.03 sec  709.17 sec  0.14 sec  0.14 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read blockages ( Layer 2-11 )    2.75%  709.04 sec  709.08 sec  0.04 sec  0.04 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read routing blockages         0.00%  709.04 sec  709.04 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read instance blockages        0.29%  709.04 sec  709.05 sec  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read PG blockages              2.10%  709.05 sec  709.07 sec  0.03 sec  0.03 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read clock blockages           0.03%  709.07 sec  709.07 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read other blockages           0.03%  709.07 sec  709.08 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read halo blockages            0.05%  709.08 sec  709.08 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Read boundary cut boxes        0.00%  709.08 sec  709.08 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read blackboxes                  0.00%  709.08 sec  709.08 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read prerouted                   1.35%  709.08 sec  709.10 sec  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read unlegalized nets            0.35%  709.10 sec  709.10 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | +-Read nets                        0.84%  709.10 sec  709.11 sec  0.01 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | | | +-Set up via pillars               0.03%  709.12 sec  709.12 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | +-Initialize 3D grid graph         0.05%  709.12 sec  709.12 sec  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       | | | +-Model blockage capacity          3.40%  709.12 sec  709.17 sec  0.05 sec  0.04 sec 
[04/25 21:59:31    771s] (I)       | | | | +-Initialize 3D capacity         3.25%  709.12 sec  709.16 sec  0.04 sec  0.04 sec 
[04/25 21:59:31    771s] (I)       | +-Read aux data                        0.00%  709.17 sec  709.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | +-Others data preparation              0.16%  709.17 sec  709.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | +-Create route kernel                  0.56%  709.17 sec  709.18 sec  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       +-Global Routing                        25.64%  709.18 sec  709.53 sec  0.35 sec  0.34 sec 
[04/25 21:59:31    771s] (I)       | +-Initialization                       0.83%  709.18 sec  709.19 sec  0.01 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | +-Net group 1                         23.30%  709.19 sec  709.51 sec  0.32 sec  0.31 sec 
[04/25 21:59:31    771s] (I)       | | +-Generate topology                  1.51%  709.19 sec  709.22 sec  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1a                           5.91%  709.22 sec  709.30 sec  0.08 sec  0.08 sec 
[04/25 21:59:31    771s] (I)       | | | +-Pattern routing (1T)             4.66%  709.22 sec  709.29 sec  0.06 sec  0.06 sec 
[04/25 21:59:31    771s] (I)       | | | +-Add via demand to 2D             1.14%  709.29 sec  709.30 sec  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1b                           0.03%  709.30 sec  709.30 sec  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1c                           0.00%  709.30 sec  709.30 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1d                           0.00%  709.30 sec  709.30 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1e                           0.02%  709.30 sec  709.30 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | | +-Route legalization               0.00%  709.30 sec  709.30 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       | | +-Phase 1l                          15.28%  709.30 sec  709.51 sec  0.21 sec  0.20 sec 
[04/25 21:59:31    771s] (I)       | | | +-Layer assignment (1T)           15.02%  709.31 sec  709.51 sec  0.20 sec  0.20 sec 
[04/25 21:59:31    771s] (I)       | +-Clean cong LA                        0.00%  709.51 sec  709.51 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       +-Export 3D cong map                     0.69%  709.53 sec  709.54 sec  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       | +-Export 2D cong map                   0.05%  709.54 sec  709.54 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       +-Extract Global 3D Wires                0.46%  709.58 sec  709.58 sec  0.01 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       +-Track Assignment (1T)                 22.46%  709.58 sec  709.89 sec  0.31 sec  0.31 sec 
[04/25 21:59:31    771s] (I)       | +-Initialization                       0.20%  709.58 sec  709.59 sec  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)       | +-Track Assignment Kernel             21.74%  709.59 sec  709.88 sec  0.30 sec  0.29 sec 
[04/25 21:59:31    771s] (I)       | +-Free Memory                          0.01%  709.89 sec  709.89 sec  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)       +-Export                                28.61%  709.89 sec  710.28 sec  0.39 sec  0.40 sec 
[04/25 21:59:31    771s] (I)       | +-Export DB wires                      9.47%  709.89 sec  710.02 sec  0.13 sec  0.13 sec 
[04/25 21:59:31    771s] (I)       | | +-Export all nets                    6.74%  709.90 sec  709.99 sec  0.09 sec  0.09 sec 
[04/25 21:59:31    771s] (I)       | | +-Set wire vias                      1.98%  709.99 sec  710.02 sec  0.03 sec  0.03 sec 
[04/25 21:59:31    771s] (I)       | +-Report wirelength                    3.66%  710.02 sec  710.07 sec  0.05 sec  0.05 sec 
[04/25 21:59:31    771s] (I)       | +-Update net boxes                     4.41%  710.07 sec  710.13 sec  0.06 sec  0.06 sec 
[04/25 21:59:31    771s] (I)       | +-Update timing                       11.02%  710.13 sec  710.28 sec  0.15 sec  0.16 sec 
[04/25 21:59:31    771s] (I)       +-Postprocess design                     1.06%  710.28 sec  710.29 sec  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)      ===================== Summary by functions =====================
[04/25 21:59:31    771s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:59:31    771s] (I)      ----------------------------------------------------------------
[04/25 21:59:31    771s] (I)        0  Early Global Route kernel      100.00%  1.36 sec  1.35 sec 
[04/25 21:59:31    771s] (I)        1  Export                          28.61%  0.39 sec  0.40 sec 
[04/25 21:59:31    771s] (I)        1  Global Routing                  25.64%  0.35 sec  0.34 sec 
[04/25 21:59:31    771s] (I)        1  Track Assignment (1T)           22.46%  0.31 sec  0.31 sec 
[04/25 21:59:31    771s] (I)        1  Import and model                17.63%  0.24 sec  0.23 sec 
[04/25 21:59:31    771s] (I)        1  Postprocess design               1.06%  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        1  Export 3D cong map               0.69%  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        1  Extract Global 3D Wires          0.46%  0.01 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        2  Net group 1                     23.30%  0.32 sec  0.31 sec 
[04/25 21:59:31    771s] (I)        2  Track Assignment Kernel         21.74%  0.30 sec  0.29 sec 
[04/25 21:59:31    771s] (I)        2  Update timing                   11.02%  0.15 sec  0.16 sec 
[04/25 21:59:31    771s] (I)        2  Create route DB                 10.34%  0.14 sec  0.14 sec 
[04/25 21:59:31    771s] (I)        2  Export DB wires                  9.47%  0.13 sec  0.13 sec 
[04/25 21:59:31    771s] (I)        2  Create place DB                  6.30%  0.09 sec  0.08 sec 
[04/25 21:59:31    771s] (I)        2  Update net boxes                 4.41%  0.06 sec  0.06 sec 
[04/25 21:59:31    771s] (I)        2  Report wirelength                3.66%  0.05 sec  0.05 sec 
[04/25 21:59:31    771s] (I)        2  Initialization                   1.02%  0.01 sec  0.03 sec 
[04/25 21:59:31    771s] (I)        2  Create route kernel              0.56%  0.01 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1l                        15.28%  0.21 sec  0.20 sec 
[04/25 21:59:31    771s] (I)        3  Import route data (1T)          10.31%  0.14 sec  0.14 sec 
[04/25 21:59:31    771s] (I)        3  Export all nets                  6.74%  0.09 sec  0.09 sec 
[04/25 21:59:31    771s] (I)        3  Import place data                6.29%  0.09 sec  0.08 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1a                         5.91%  0.08 sec  0.08 sec 
[04/25 21:59:31    771s] (I)        3  Set wire vias                    1.98%  0.03 sec  0.03 sec 
[04/25 21:59:31    771s] (I)        3  Generate topology                1.51%  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        4  Layer assignment (1T)           15.02%  0.20 sec  0.20 sec 
[04/25 21:59:31    771s] (I)        4  Read nets                        5.53%  0.08 sec  0.08 sec 
[04/25 21:59:31    771s] (I)        4  Pattern routing (1T)             4.66%  0.06 sec  0.06 sec 
[04/25 21:59:31    771s] (I)        4  Model blockage capacity          3.40%  0.05 sec  0.04 sec 
[04/25 21:59:31    771s] (I)        4  Read blockages ( Layer 2-11 )    2.75%  0.04 sec  0.04 sec 
[04/25 21:59:31    771s] (I)        4  Read instances and placement     1.57%  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)        4  Read prerouted                   1.35%  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)        4  Add via demand to 2D             1.14%  0.02 sec  0.02 sec 
[04/25 21:59:31    771s] (I)        4  Read unlegalized nets            0.35%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        5  Initialize 3D capacity           3.25%  0.04 sec  0.04 sec 
[04/25 21:59:31    771s] (I)        5  Read PG blockages                2.10%  0.03 sec  0.03 sec 
[04/25 21:59:31    771s] (I)        5  Read instance blockages          0.29%  0.00 sec  0.01 sec 
[04/25 21:59:31    771s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:59:31    771s] Extraction called for design 'tpu_top' of instances=25117 and nets=29361 using extraction engine 'pre_route' .
[04/25 21:59:31    771s] pre_route RC Extraction called for design tpu_top.
[04/25 21:59:31    771s] RC Extraction called in multi-corner(1) mode.
[04/25 21:59:31    771s] RCMode: PreRoute
[04/25 21:59:31    771s]       RC Corner Indexes            0   
[04/25 21:59:31    771s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:59:31    771s] Resistance Scaling Factor    : 1.00000 
[04/25 21:59:31    771s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:59:31    771s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:59:31    771s] Shrink Factor                : 0.90000
[04/25 21:59:31    771s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:59:31    771s] Using capacitance table file ...
[04/25 21:59:31    771s] 
[04/25 21:59:31    771s] Trim Metal Layers:
[04/25 21:59:31    771s] LayerId::1 widthSet size::4
[04/25 21:59:31    771s] LayerId::2 widthSet size::4
[04/25 21:59:31    771s] LayerId::3 widthSet size::4
[04/25 21:59:31    771s] LayerId::4 widthSet size::4
[04/25 21:59:31    771s] LayerId::5 widthSet size::4
[04/25 21:59:31    771s] LayerId::6 widthSet size::4
[04/25 21:59:31    771s] LayerId::7 widthSet size::5
[04/25 21:59:31    771s] LayerId::8 widthSet size::5
[04/25 21:59:31    771s] LayerId::9 widthSet size::5
[04/25 21:59:31    771s] LayerId::10 widthSet size::4
[04/25 21:59:31    771s] LayerId::11 widthSet size::3
[04/25 21:59:31    771s] eee: pegSigSF::1.070000
[04/25 21:59:31    771s] Updating RC grid for preRoute extraction ...
[04/25 21:59:31    771s] Initializing multi-corner capacitance tables ... 
[04/25 21:59:31    771s] Initializing multi-corner resistance tables ...
[04/25 21:59:31    771s] Creating RPSQ from WeeR and WRes ...
[04/25 21:59:32    771s] eee: l::1 avDens::0.099195 usedTrk::3392.480580 availTrk::34200.000000 sigTrk::3392.480580
[04/25 21:59:32    771s] eee: l::2 avDens::0.228460 usedTrk::7520.317645 availTrk::32917.500000 sigTrk::7520.317645
[04/25 21:59:32    771s] eee: l::3 avDens::0.268399 usedTrk::9493.255113 availTrk::35370.000000 sigTrk::9493.255113
[04/25 21:59:32    771s] eee: l::4 avDens::0.160181 usedTrk::5368.617863 availTrk::33516.000000 sigTrk::5368.617863
[04/25 21:59:32    771s] eee: l::5 avDens::0.082761 usedTrk::2413.316377 availTrk::29160.000000 sigTrk::2413.316377
[04/25 21:59:32    771s] eee: l::6 avDens::0.030551 usedTrk::566.824268 availTrk::18553.500000 sigTrk::566.824268
[04/25 21:59:32    771s] eee: l::7 avDens::0.053738 usedTrk::261.164910 availTrk::4860.000000 sigTrk::261.164910
[04/25 21:59:32    771s] eee: l::8 avDens::0.008380 usedTrk::7.165205 availTrk::855.000000 sigTrk::7.165205
[04/25 21:59:32    771s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:59:32    771s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:59:32    771s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:59:32    771s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:59:32    771s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256070 uaWl=1.000000 uaWlH=0.343574 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:59:32    772s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2609.375M)
[04/25 21:59:32    772s] Compute RC Scale Done ...
[04/25 21:59:32    772s] OPERPROF: Starting HotSpotCal at level 1, MEM:2628.5M, EPOCH TIME: 1745632772.752180
[04/25 21:59:32    772s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:32    772s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:59:32    772s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:32    772s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:59:32    772s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:59:32    772s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:32    772s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:59:32    772s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2644.5M, EPOCH TIME: 1745632772.756144
[04/25 21:59:32    772s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/25 21:59:32    772s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/25 21:59:32    772s] Begin: GigaOpt Route Type Constraints Refinement
[04/25 21:59:32    772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.26
[04/25 21:59:32    772s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:52.6/0:13:48.5 (0.9), mem = 2644.5M
[04/25 21:59:32    772s] ### Creating RouteCongInterface, started
[04/25 21:59:32    772s] 
[04/25 21:59:32    772s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 21:59:32    772s] 
[04/25 21:59:32    772s] #optDebug: {0, 1.000}
[04/25 21:59:32    772s] ### Creating RouteCongInterface, finished
[04/25 21:59:32    772s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.26
[04/25 21:59:32    772s] Updated routing constraints on 0 nets.
[04/25 21:59:32    772s] Bottom Preferred Layer:
[04/25 21:59:32    772s]     None
[04/25 21:59:32    772s] Via Pillar Rule:
[04/25 21:59:32    772s]     None
[04/25 21:59:32    772s] Finished writing unified metrics of routing constraints.
[04/25 21:59:32    772s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:52.7/0:13:48.7 (0.9), mem = 2644.5M
[04/25 21:59:32    772s] 
[04/25 21:59:32    772s] =============================================================================================
[04/25 21:59:32    772s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[04/25 21:59:32    772s] =============================================================================================
[04/25 21:59:32    772s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:59:32    772s] ---------------------------------------------------------------------------------------------
[04/25 21:59:32    772s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  84.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:59:32    772s] [ MISC                   ]          0:00:00.0  (  15.9 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 21:59:32    772s] ---------------------------------------------------------------------------------------------
[04/25 21:59:32    772s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:59:32    772s] ---------------------------------------------------------------------------------------------
[04/25 21:59:32    772s] 
[04/25 21:59:32    772s] End: GigaOpt Route Type Constraints Refinement
[04/25 21:59:32    772s] skip EGR on cluster skew clock nets.
[04/25 21:59:32    772s] OPTC: user 20.0
[04/25 21:59:32    772s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:59:33    772s] #################################################################################
[04/25 21:59:33    772s] # Design Stage: PreRoute
[04/25 21:59:33    772s] # Design Name: tpu_top
[04/25 21:59:33    772s] # Design Mode: 45nm
[04/25 21:59:33    772s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:59:33    772s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:59:33    772s] # Signoff Settings: SI Off 
[04/25 21:59:33    772s] #################################################################################
[04/25 21:59:33    773s] Calculate delays in BcWc mode...
[04/25 21:59:33    773s] Topological Sorting (REAL = 0:00:00.0, MEM = 2654.0M, InitMEM = 2654.0M)
[04/25 21:59:33    773s] Start delay calculation (fullDC) (1 T). (MEM=2653.97)
[04/25 21:59:34    773s] End AAE Lib Interpolated Model. (MEM=2653.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:59:38    778s] Total number of fetched objects 29269
[04/25 21:59:38    778s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:59:38    778s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:59:38    778s] End delay calculation. (MEM=2668.12 CPU=0:00:03.7 REAL=0:00:04.0)
[04/25 21:59:38    778s] End delay calculation (fullDC). (MEM=2668.12 CPU=0:00:04.6 REAL=0:00:05.0)
[04/25 21:59:38    778s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2668.1M) ***
[04/25 21:59:38    778s] Begin: GigaOpt postEco DRV Optimization
[04/25 21:59:38    778s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/25 21:59:38    778s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/25 21:59:38    778s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:58.8/0:13:54.7 (0.9), mem = 2668.1M
[04/25 21:59:38    778s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:59:38    778s] Info: 1 net with fixed/cover wires excluded.
[04/25 21:59:38    778s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:59:38    778s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:59:38    778s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.27
[04/25 21:59:38    778s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:59:38    778s] ### Creating PhyDesignMc. totSessionCpu=0:12:59 mem=2668.1M
[04/25 21:59:38    778s] OPERPROF: Starting DPlace-Init at level 1, MEM:2668.1M, EPOCH TIME: 1745632778.979303
[04/25 21:59:38    778s] Processing tracks to init pin-track alignment.
[04/25 21:59:38    778s] z: 2, totalTracks: 1
[04/25 21:59:38    778s] z: 4, totalTracks: 1
[04/25 21:59:38    778s] z: 6, totalTracks: 1
[04/25 21:59:38    778s] z: 8, totalTracks: 1
[04/25 21:59:38    778s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:59:38    778s] All LLGs are deleted
[04/25 21:59:38    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:38    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:38    778s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2668.1M, EPOCH TIME: 1745632778.991615
[04/25 21:59:38    778s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2668.1M, EPOCH TIME: 1745632778.991924
[04/25 21:59:38    778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2668.1M, EPOCH TIME: 1745632778.997477
[04/25 21:59:38    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:38    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:38    778s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2668.1M, EPOCH TIME: 1745632778.999167
[04/25 21:59:38    778s] Max number of tech site patterns supported in site array is 256.
[04/25 21:59:38    778s] Core basic site is CoreSite
[04/25 21:59:39    778s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2668.1M, EPOCH TIME: 1745632779.023255
[04/25 21:59:39    778s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 21:59:39    778s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 21:59:39    778s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:2668.1M, EPOCH TIME: 1745632779.040707
[04/25 21:59:39    778s] Fast DP-INIT is on for default
[04/25 21:59:39    778s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 21:59:39    778s] Atter site array init, number of instance map data is 0.
[04/25 21:59:39    778s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.048, MEM:2668.1M, EPOCH TIME: 1745632779.046818
[04/25 21:59:39    778s] 
[04/25 21:59:39    778s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:39    778s] 
[04/25 21:59:39    778s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:59:39    778s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2668.1M, EPOCH TIME: 1745632779.051159
[04/25 21:59:39    778s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2668.1M, EPOCH TIME: 1745632779.051214
[04/25 21:59:39    778s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2684.1M, EPOCH TIME: 1745632779.051793
[04/25 21:59:39    778s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2684.1MB).
[04/25 21:59:39    778s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2684.1M, EPOCH TIME: 1745632779.054822
[04/25 21:59:39    779s] TotalInstCnt at PhyDesignMc Initialization: 25117
[04/25 21:59:39    779s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:59 mem=2684.1M
[04/25 21:59:39    779s] ### Creating RouteCongInterface, started
[04/25 21:59:39    779s] 
[04/25 21:59:39    779s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 21:59:39    779s] 
[04/25 21:59:39    779s] #optDebug: {0, 1.000}
[04/25 21:59:39    779s] ### Creating RouteCongInterface, finished
[04/25 21:59:39    779s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:59:39    779s] ### Creating LA Mngr. totSessionCpu=0:12:59 mem=2684.1M
[04/25 21:59:39    779s] ### Creating LA Mngr, finished. totSessionCpu=0:12:59 mem=2684.1M
[04/25 21:59:39    779s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 21:59:39    779s] [GPS-DRV] maxDensity (design): 0.95
[04/25 21:59:39    779s] [GPS-DRV] maxLocalDensity: 0.98
[04/25 21:59:39    779s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/25 21:59:39    779s] [GPS-DRV] All active and enabled setup views
[04/25 21:59:39    779s] [GPS-DRV]     wc
[04/25 21:59:39    779s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:59:39    779s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 21:59:39    779s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 21:59:39    779s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 21:59:39    779s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/25 21:59:39    779s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2703.2M, EPOCH TIME: 1745632779.949441
[04/25 21:59:39    779s] Found 0 hard placement blockage before merging.
[04/25 21:59:39    779s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2703.2M, EPOCH TIME: 1745632779.949741
[04/25 21:59:40    780s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:59:40    780s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 21:59:40    780s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:59:40    780s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 21:59:40    780s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:59:40    780s] Info: violation cost 93.590652 (cap = 0.000000, tran = 93.590652, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:59:40    780s] |   204|   762|    -0.81|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.54|       0|       0|       0| 65.34%|          |         |
[04/25 21:59:42    782s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:59:42    782s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.26|     168|       6|      58| 65.67%| 0:00:02.0|  2765.4M|
[04/25 21:59:42    782s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 21:59:42    782s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.26|       0|       0|       0| 65.67%| 0:00:00.0|  2765.4M|
[04/25 21:59:42    782s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 21:59:42    782s] Bottom Preferred Layer:
[04/25 21:59:42    782s]     None
[04/25 21:59:42    782s] Via Pillar Rule:
[04/25 21:59:42    782s]     None
[04/25 21:59:42    782s] Finished writing unified metrics of routing constraints.
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=2765.4M) ***
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:59:42    782s] Total-nets :: 29443, Stn-nets :: 6, ratio :: 0.0203784 %, Total-len 433895, Stn-len 818.39
[04/25 21:59:42    782s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2746.3M, EPOCH TIME: 1745632782.254088
[04/25 21:59:42    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25291).
[04/25 21:59:42    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:42    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:42    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:42    782s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.068, MEM:2659.3M, EPOCH TIME: 1745632782.321964
[04/25 21:59:42    782s] TotalInstCnt at PhyDesignMc Destruction: 25291
[04/25 21:59:42    782s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.27
[04/25 21:59:42    782s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:13:02.2/0:13:58.1 (0.9), mem = 2659.3M
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] =============================================================================================
[04/25 21:59:42    782s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[04/25 21:59:42    782s] =============================================================================================
[04/25 21:59:42    782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:59:42    782s] ---------------------------------------------------------------------------------------------
[04/25 21:59:42    782s] [ SlackTraversorInit     ]      1   0:00:00.6  (  16.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 21:59:42    782s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:42    782s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/25 21:59:42    782s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:59:42    782s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:59:42    782s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:42    782s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 21:59:42    782s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 21:59:42    782s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:42    782s] [ OptEval                ]      3   0:00:00.8  (  24.2 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:59:42    782s] [ OptCommit              ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:59:42    782s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:59:42    782s] [ IncrDelayCalc          ]     20   0:00:00.3  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:59:42    782s] [ DrvFindVioNets         ]      3   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:59:42    782s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:59:42    782s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 21:59:42    782s] [ MISC                   ]          0:00:00.8  (  24.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 21:59:42    782s] ---------------------------------------------------------------------------------------------
[04/25 21:59:42    782s]  DrvOpt #3 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/25 21:59:42    782s] ---------------------------------------------------------------------------------------------
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] End: GigaOpt postEco DRV Optimization
[04/25 21:59:42    782s] GigaOpt: WNS changes after routing: 0.000 -> -0.043 (bump = 0.043)
[04/25 21:59:42    782s] GigaOpt: WNS bump threshold: -38.8
[04/25 21:59:42    782s] Begin: GigaOpt postEco optimization
[04/25 21:59:42    782s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/25 21:59:42    782s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/25 21:59:42    782s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/25 21:59:42    782s] Info: 1 net with fixed/cover wires excluded.
[04/25 21:59:42    782s] Info: 1 ideal net excluded from IPO operation.
[04/25 21:59:42    782s] Info: 1 clock net  excluded from IPO operation.
[04/25 21:59:42    782s] *** WnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:02.6/0:13:58.5 (0.9), mem = 2659.3M
[04/25 21:59:42    782s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.88511.28
[04/25 21:59:42    782s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 21:59:42    782s] ### Creating PhyDesignMc. totSessionCpu=0:13:03 mem=2659.3M
[04/25 21:59:42    782s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 21:59:42    782s] OPERPROF: Starting DPlace-Init at level 1, MEM:2659.3M, EPOCH TIME: 1745632782.709181
[04/25 21:59:42    782s] Processing tracks to init pin-track alignment.
[04/25 21:59:42    782s] z: 2, totalTracks: 1
[04/25 21:59:42    782s] z: 4, totalTracks: 1
[04/25 21:59:42    782s] z: 6, totalTracks: 1
[04/25 21:59:42    782s] z: 8, totalTracks: 1
[04/25 21:59:42    782s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 21:59:42    782s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2659.3M, EPOCH TIME: 1745632782.724261
[04/25 21:59:42    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:42    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 21:59:42    782s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2659.3M, EPOCH TIME: 1745632782.756283
[04/25 21:59:42    782s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2659.3M, EPOCH TIME: 1745632782.756405
[04/25 21:59:42    782s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2659.3M, EPOCH TIME: 1745632782.756712
[04/25 21:59:42    782s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2659.3MB).
[04/25 21:59:42    782s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2659.3M, EPOCH TIME: 1745632782.759793
[04/25 21:59:42    782s] TotalInstCnt at PhyDesignMc Initialization: 25291
[04/25 21:59:42    782s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:03 mem=2659.3M
[04/25 21:59:42    782s] ### Creating RouteCongInterface, started
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 21:59:42    782s] 
[04/25 21:59:42    782s] #optDebug: {0, 1.000}
[04/25 21:59:42    782s] ### Creating RouteCongInterface, finished
[04/25 21:59:42    782s] {MG  {7 0 3.8 0.100232}  {10 0 16.5 0.42596} }
[04/25 21:59:42    782s] ### Creating LA Mngr. totSessionCpu=0:13:03 mem=2659.3M
[04/25 21:59:42    782s] ### Creating LA Mngr, finished. totSessionCpu=0:13:03 mem=2659.3M
[04/25 21:59:43    783s] *info: 1 don't touch net excluded
[04/25 21:59:43    783s] *info: 1 clock net excluded
[04/25 21:59:43    783s] *info: 1 ideal net excluded from IPO operation.
[04/25 21:59:43    783s] *info: 72 no-driver nets excluded.
[04/25 21:59:43    783s] *info: 1 net with fixed/cover wires excluded.
[04/25 21:59:43    783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.88511.6
[04/25 21:59:43    783s] PathGroup :  reg2reg  TargetSlack : 0 
[04/25 21:59:43    783s] ** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -0.258 Density 65.67
[04/25 21:59:43    783s] Optimizer WNS Pass 0
[04/25 21:59:43    783s] OptDebug: Start of Optimizer WNS Pass 0:
[04/25 21:59:43    783s] +----------+------+------+
[04/25 21:59:43    783s] |Path Group|   WNS|   TNS|
[04/25 21:59:43    783s] +----------+------+------+
[04/25 21:59:43    783s] |default   | 0.022| 0.000|
[04/25 21:59:43    783s] |reg2reg   |-0.043|-0.258|
[04/25 21:59:43    783s] |HEPG      |-0.043|-0.258|
[04/25 21:59:43    783s] |All Paths |-0.043|-0.258|
[04/25 21:59:43    783s] +----------+------+------+
[04/25 21:59:43    783s] 
[04/25 21:59:43    783s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.043ns TNS -0.258ns; HEPG WNS -0.043ns TNS -0.258ns; all paths WNS -0.043ns TNS -0.258ns; Real time 0:03:37
[04/25 21:59:43    783s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2716.5M, EPOCH TIME: 1745632783.548785
[04/25 21:59:43    783s] Found 0 hard placement blockage before merging.
[04/25 21:59:43    783s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2716.5M, EPOCH TIME: 1745632783.549183
[04/25 21:59:43    783s] Active Path Group: reg2reg  
[04/25 21:59:43    783s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:59:43    783s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/25 21:59:43    783s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:59:43    783s] |  -0.043|   -0.043|  -0.258|   -0.258|   65.67%|   0:00:00.0| 2716.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][0][20]/D     |
[04/25 21:59:43    783s] INFO (IMPSP-237): Unable to unplace systolic/FE_OFC1830_add_103_51_I4_I1_n_0 - no resize TGrid at inst's location.
[04/25 21:59:44    784s] |   0.000|    0.001|   0.000|    0.000|   65.67%|   0:00:01.0| 2757.7M|        wc|       NA| NA                                         |
[04/25 21:59:44    784s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/25 21:59:44    784s] 
[04/25 21:59:44    784s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2757.7M) ***
[04/25 21:59:45    784s] 
[04/25 21:59:45    784s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=2757.7M) ***
[04/25 21:59:45    784s] Deleting 0 temporary hard placement blockage(s).
[04/25 21:59:45    784s] OptDebug: End of Optimizer WNS Pass 0:
[04/25 21:59:45    784s] +----------+-----+-----+
[04/25 21:59:45    784s] |Path Group|  WNS|  TNS|
[04/25 21:59:45    784s] +----------+-----+-----+
[04/25 21:59:45    784s] |default   |0.022|0.000|
[04/25 21:59:45    784s] |reg2reg   |0.001|0.000|
[04/25 21:59:45    784s] |HEPG      |0.001|0.000|
[04/25 21:59:45    784s] |All Paths |0.001|0.000|
[04/25 21:59:45    784s] +----------+-----+-----+
[04/25 21:59:45    784s] 
[04/25 21:59:45    784s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:03:39
[04/25 21:59:45    784s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.88511.6
[04/25 21:59:45    784s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.67
[04/25 21:59:45    784s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2757.7M, EPOCH TIME: 1745632785.045701
[04/25 21:59:45    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25291).
[04/25 21:59:45    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:45    785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:45    785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:45    785s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2757.7M, EPOCH TIME: 1745632785.115917
[04/25 21:59:45    785s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2757.7M, EPOCH TIME: 1745632785.120435
[04/25 21:59:45    785s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2757.7M, EPOCH TIME: 1745632785.120549
[04/25 21:59:45    785s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2757.7M, EPOCH TIME: 1745632785.135789
[04/25 21:59:45    785s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:45    785s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:45    785s] 
[04/25 21:59:45    785s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:45    785s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:2757.7M, EPOCH TIME: 1745632785.167366
[04/25 21:59:45    785s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2757.7M, EPOCH TIME: 1745632785.167495
[04/25 21:59:45    785s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2757.7M, EPOCH TIME: 1745632785.167818
[04/25 21:59:45    785s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.050, MEM:2757.7M, EPOCH TIME: 1745632785.170865
[04/25 21:59:45    785s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.050, MEM:2757.7M, EPOCH TIME: 1745632785.170910
[04/25 21:59:45    785s] TDRefine: refinePlace mode is spiral
[04/25 21:59:45    785s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.88511.16
[04/25 21:59:45    785s] OPERPROF: Starting RefinePlace at level 1, MEM:2757.7M, EPOCH TIME: 1745632785.170992
[04/25 21:59:45    785s] *** Starting place_detail (0:13:05 mem=2757.7M) ***
[04/25 21:59:45    785s] Total net bbox length = 3.727e+05 (1.790e+05 1.937e+05) (ext = 1.816e+04)
[04/25 21:59:45    785s] 
[04/25 21:59:45    785s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:45    785s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 21:59:45    785s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:59:45    785s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:59:45    785s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2757.7M, EPOCH TIME: 1745632785.198899
[04/25 21:59:45    785s] Starting refinePlace ...
[04/25 21:59:45    785s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:59:45    785s] One DDP V2 for no tweak run.
[04/25 21:59:45    785s] 
[04/25 21:59:45    785s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/25 21:59:46    786s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fbb726a9e90.
[04/25 21:59:46    786s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/25 21:59:46    786s] Move report: legalization moves 382 insts, mean move: 1.37 um, max move: 5.71 um spiral
[04/25 21:59:46    786s] 	Max move on inst (systolic/g77197__6783): (43.80, 114.38) --> (39.80, 116.09)
[04/25 21:59:46    786s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/25 21:59:46    786s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 21:59:46    786s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2744.8MB) @(0:13:05 - 0:13:06).
[04/25 21:59:46    786s] Move report: Detail placement moves 382 insts, mean move: 1.37 um, max move: 5.71 um 
[04/25 21:59:46    786s] 	Max move on inst (systolic/g77197__6783): (43.80, 114.38) --> (39.80, 116.09)
[04/25 21:59:46    786s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2744.8MB
[04/25 21:59:46    786s] Statistics of distance of Instance movement in refine placement:
[04/25 21:59:46    786s]   maximum (X+Y) =         5.71 um
[04/25 21:59:46    786s]   inst (systolic/g77197__6783) with max move: (43.8, 114.38) -> (39.8, 116.09)
[04/25 21:59:46    786s]   mean    (X+Y) =         1.37 um
[04/25 21:59:46    786s] Summary Report:
[04/25 21:59:46    786s] Instances move: 382 (out of 25291 movable)
[04/25 21:59:46    786s] Instances flipped: 0
[04/25 21:59:46    786s] Mean displacement: 1.37 um
[04/25 21:59:46    786s] Max displacement: 5.71 um (Instance: systolic/g77197__6783) (43.8, 114.38) -> (39.8, 116.09)
[04/25 21:59:46    786s] Total instances moved : 382
[04/25 21:59:46    786s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND4XL
[04/25 21:59:46    786s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.960, REAL:0.951, MEM:2744.8M, EPOCH TIME: 1745632786.149584
[04/25 21:59:46    786s] Total net bbox length = 3.731e+05 (1.792e+05 1.939e+05) (ext = 1.816e+04)
[04/25 21:59:46    786s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2744.8MB
[04/25 21:59:46    786s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2744.8MB) @(0:13:05 - 0:13:06).
[04/25 21:59:46    786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.88511.16
[04/25 21:59:46    786s] *** Finished place_detail (0:13:06 mem=2744.8M) ***
[04/25 21:59:46    786s] OPERPROF: Finished RefinePlace at level 1, CPU:0.990, REAL:0.986, MEM:2744.8M, EPOCH TIME: 1745632786.157165
[04/25 21:59:46    786s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2744.8M, EPOCH TIME: 1745632786.261896
[04/25 21:59:46    786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25291).
[04/25 21:59:46    786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2741.8M, EPOCH TIME: 1745632786.334470
[04/25 21:59:46    786s] *** maximum move = 5.71 um ***
[04/25 21:59:46    786s] *** Finished re-routing un-routed nets (2741.8M) ***
[04/25 21:59:46    786s] OPERPROF: Starting DPlace-Init at level 1, MEM:2741.8M, EPOCH TIME: 1745632786.373419
[04/25 21:59:46    786s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2741.8M, EPOCH TIME: 1745632786.388777
[04/25 21:59:46    786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:46    786s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2741.8M, EPOCH TIME: 1745632786.420139
[04/25 21:59:46    786s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2741.8M, EPOCH TIME: 1745632786.420262
[04/25 21:59:46    786s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2757.8M, EPOCH TIME: 1745632786.420770
[04/25 21:59:46    786s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2757.8M, EPOCH TIME: 1745632786.423857
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2757.8M) ***
[04/25 21:59:46    786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.88511.6
[04/25 21:59:46    786s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.67
[04/25 21:59:46    786s] OptDebug: End of Setup Fixing:
[04/25 21:59:46    786s] +----------+-----+-----+
[04/25 21:59:46    786s] |Path Group|  WNS|  TNS|
[04/25 21:59:46    786s] +----------+-----+-----+
[04/25 21:59:46    786s] |default   |0.022|0.000|
[04/25 21:59:46    786s] |reg2reg   |0.001|0.000|
[04/25 21:59:46    786s] |HEPG      |0.001|0.000|
[04/25 21:59:46    786s] |All Paths |0.001|0.000|
[04/25 21:59:46    786s] +----------+-----+-----+
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] Bottom Preferred Layer:
[04/25 21:59:46    786s]     None
[04/25 21:59:46    786s] Via Pillar Rule:
[04/25 21:59:46    786s]     None
[04/25 21:59:46    786s] Finished writing unified metrics of routing constraints.
[04/25 21:59:46    786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.88511.6
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=2757.8M) ***
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] Total-nets :: 29443, Stn-nets :: 17, ratio :: 0.0577387 %, Total-len 433890, Stn-len 1384.72
[04/25 21:59:46    786s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2738.7M, EPOCH TIME: 1745632786.731215
[04/25 21:59:46    786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:46    786s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.068, MEM:2657.7M, EPOCH TIME: 1745632786.798771
[04/25 21:59:46    786s] TotalInstCnt at PhyDesignMc Destruction: 25291
[04/25 21:59:46    786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.88511.28
[04/25 21:59:46    786s] *** WnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:13:06.7/0:14:02.6 (0.9), mem = 2657.7M
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] =============================================================================================
[04/25 21:59:46    786s]  Step TAT Report : WnsOpt #3 / ccopt_design #1                                  21.17-s075_1
[04/25 21:59:46    786s] =============================================================================================
[04/25 21:59:46    786s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 21:59:46    786s] ---------------------------------------------------------------------------------------------
[04/25 21:59:46    786s] [ SlackTraversorInit     ]      2   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:59:46    786s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:46    786s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 21:59:46    786s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 21:59:46    786s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:59:46    786s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:46    786s] [ TransformInit          ]      1   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 21:59:46    786s] [ OptimizationStep       ]      1   0:00:00.1  (   1.8 % )     0:00:01.3 /  0:00:01.3    1.0
[04/25 21:59:46    786s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:01.3    1.0
[04/25 21:59:46    786s] [ OptGetWeight           ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 21:59:46    786s] [ OptEval                ]      3   0:00:00.7  (  18.1 % )     0:00:00.7 /  0:00:00.8    1.0
[04/25 21:59:46    786s] [ OptCommit              ]      3   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.1
[04/25 21:59:46    786s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 21:59:46    786s] [ IncrDelayCalc          ]     14   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 21:59:46    786s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:46    786s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 21:59:46    786s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/25 21:59:46    786s] [ RefinePlace            ]      1   0:00:01.5  (  36.3 % )     0:00:01.5 /  0:00:01.5    1.0
[04/25 21:59:46    786s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 21:59:46    786s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 21:59:46    786s] [ MISC                   ]          0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 21:59:46    786s] ---------------------------------------------------------------------------------------------
[04/25 21:59:46    786s]  WnsOpt #3 TOTAL                    0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[04/25 21:59:46    786s] ---------------------------------------------------------------------------------------------
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] End: GigaOpt postEco optimization
[04/25 21:59:46    786s] **INFO: Flow update: Design timing is met.
[04/25 21:59:46    786s] **INFO: Flow update: Design timing is met.
[04/25 21:59:46    786s] *** Steiner Routed Nets: 0.058%; Threshold: 100; Threshold for Hold: 100
[04/25 21:59:46    786s] ### Creating LA Mngr. totSessionCpu=0:13:07 mem=2657.7M
[04/25 21:59:46    786s] ### Creating LA Mngr, finished. totSessionCpu=0:13:07 mem=2657.7M
[04/25 21:59:46    786s] Re-routed 0 nets
[04/25 21:59:46    786s] **INFO: Flow update: Design timing is met.
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] GigaOpt + CCOpt summary information
[04/25 21:59:46    786s] ===================================
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] ------------------------------------------------------------------------------------------------------------------------
[04/25 21:59:46    786s] Label                            reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS     All TNS     Real time
[04/25 21:59:46    786s] ------------------------------------------------------------------------------------------------------------------------
[04/25 21:59:46    786s] After initial cluster                 -              -            -           -           -           -        0:00:45.0
[04/25 21:59:46    786s] Before implementation             -0.012ns       -0.012ns      -0.012ns    -0.012ns    -0.012ns    -0.012ns    0:01:39
[04/25 21:59:46    786s] After implementation              -0.020ns       -0.077ns      -0.020ns    -0.077ns    -0.020ns    -0.077ns    0:02:21
[04/25 21:59:46    786s] Start of Optimizer WNS Pass 0     -0.020ns       -0.077ns      -0.020ns    -0.077ns    -0.020ns    -0.077ns    0:02:24
[04/25 21:59:46    786s] End of Optimizer WNS Pass 0        0.048ns        0.000ns       0.048ns     0.000ns     0.048ns     0.000ns    0:02:39
[04/25 21:59:46    786s] Start of Optimizer WNS Pass 0     -0.043ns       -0.258ns      -0.043ns    -0.258ns    -0.043ns    -0.258ns    0:03:37
[04/25 21:59:46    786s] End of Optimizer WNS Pass 0        0.001ns        0.000ns       0.001ns     0.000ns     0.001ns     0.000ns    0:03:39
[04/25 21:59:46    786s] ------------------------------------------------------------------------------------------------------------------------
[04/25 21:59:46    786s] 
[04/25 21:59:46    786s] #optDebug: fT-D <X 1 0 0 0>
[04/25 21:59:46    786s] #optDebug: fT-D <X 1 0 0 0>
[04/25 21:59:46    786s] Register exp ratio and priority group on 0 nets on 29443 nets : 
[04/25 21:59:47    786s] 
[04/25 21:59:47    786s] Active setup views:
[04/25 21:59:47    786s]  wc
[04/25 21:59:47    786s]   Dominating endpoints: 0
[04/25 21:59:47    786s]   Dominating TNS: -0.000
[04/25 21:59:47    786s] 
[04/25 21:59:47    787s] Extraction called for design 'tpu_top' of instances=25291 and nets=29535 using extraction engine 'pre_route' .
[04/25 21:59:47    787s] pre_route RC Extraction called for design tpu_top.
[04/25 21:59:47    787s] RC Extraction called in multi-corner(1) mode.
[04/25 21:59:47    787s] RCMode: PreRoute
[04/25 21:59:47    787s]       RC Corner Indexes            0   
[04/25 21:59:47    787s] Capacitance Scaling Factor   : 1.00000 
[04/25 21:59:47    787s] Resistance Scaling Factor    : 1.00000 
[04/25 21:59:47    787s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 21:59:47    787s] Clock Res. Scaling Factor    : 1.00000 
[04/25 21:59:47    787s] Shrink Factor                : 0.90000
[04/25 21:59:47    787s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 21:59:47    787s] Using capacitance table file ...
[04/25 21:59:47    787s] RC Grid backup saved.
[04/25 21:59:47    787s] 
[04/25 21:59:47    787s] Trim Metal Layers:
[04/25 21:59:47    787s] LayerId::1 widthSet size::4
[04/25 21:59:47    787s] LayerId::2 widthSet size::4
[04/25 21:59:47    787s] LayerId::3 widthSet size::4
[04/25 21:59:47    787s] LayerId::4 widthSet size::4
[04/25 21:59:47    787s] LayerId::5 widthSet size::4
[04/25 21:59:47    787s] LayerId::6 widthSet size::4
[04/25 21:59:47    787s] LayerId::7 widthSet size::5
[04/25 21:59:47    787s] LayerId::8 widthSet size::5
[04/25 21:59:47    787s] LayerId::9 widthSet size::5
[04/25 21:59:47    787s] LayerId::10 widthSet size::4
[04/25 21:59:47    787s] LayerId::11 widthSet size::3
[04/25 21:59:47    787s] S[04/25 21:59:47    787s] eee: pegSigSF::1.070000
kipped RC grid update for preRoute extraction.
[04/25 21:59:47    787s] Initializing multi-corner capacitance tables ... 
[04/25 21:59:47    787s] Initializing multi-corner resistance tables ...
[04/25 21:59:47    787s] Creating RPSQ from WeeR and WRes ...
[04/25 21:59:47    787s] eee: l::1 avDens::0.099195 usedTrk::3392.480580 availTrk::34200.000000 sigTrk::3392.480580
[04/25 21:59:47    787s] eee: l::2 avDens::0.228460 usedTrk::7520.317645 availTrk::32917.500000 sigTrk::7520.317645
[04/25 21:59:47    787s] eee: l::3 avDens::0.268399 usedTrk::9493.255113 availTrk::35370.000000 sigTrk::9493.255113
[04/25 21:59:47    787s] eee: l::4 avDens::0.160181 usedTrk::5368.617863 availTrk::33516.000000 sigTrk::5368.617863
[04/25 21:59:47    787s] eee: l::5 avDens::0.082761 usedTrk::2413.316377 availTrk::29160.000000 sigTrk::2413.316377
[04/25 21:59:47    787s] eee: l::6 avDens::0.030551 usedTrk::566.824268 availTrk::18553.500000 sigTrk::566.824268
[04/25 21:59:47    787s] eee: l::7 avDens::0.053738 usedTrk::261.164910 availTrk::4860.000000 sigTrk::261.164910
[04/25 21:59:47    787s] eee: l::8 avDens::0.008380 usedTrk::7.165205 availTrk::855.000000 sigTrk::7.165205
[04/25 21:59:47    787s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 21:59:47    787s] eee: l::10 avDens::0.188597 usedTrk::2451.011434 availTrk::12996.000000 sigTrk::2451.011434
[04/25 21:59:47    787s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 21:59:47    787s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 21:59:47    787s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256070 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 21:59:47    787s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2642.348M)
[04/25 21:59:47    787s] Starting delay calculation for Setup views
[04/25 21:59:47    787s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 21:59:48    787s] #################################################################################
[04/25 21:59:48    787s] # Design Stage: PreRoute
[04/25 21:59:48    787s] # Design Name: tpu_top
[04/25 21:59:48    787s] # Design Mode: 45nm
[04/25 21:59:48    787s] # Analysis Mode: MMMC Non-OCV 
[04/25 21:59:48    787s] # Parasitics Mode: No SPEF/RCDB 
[04/25 21:59:48    787s] # Signoff Settings: SI Off 
[04/25 21:59:48    787s] #################################################################################
[04/25 21:59:48    788s] Calculate delays in BcWc mode...
[04/25 21:59:48    788s] Topological Sorting (REAL = 0:00:00.0, MEM = 2649.9M, InitMEM = 2649.9M)
[04/25 21:59:48    788s] Start delay calculation (fullDC) (1 T). (MEM=2649.89)
[04/25 21:59:49    788s] End AAE Lib Interpolated Model. (MEM=2649.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 21:59:53    793s] Total number of fetched objects 29443
[04/25 21:59:53    793s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 21:59:53    793s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 21:59:53    793s] End delay calculation. (MEM=2665.57 CPU=0:00:04.0 REAL=0:00:04.0)
[04/25 21:59:53    793s] End delay calculation (fullDC). (MEM=2665.57 CPU=0:00:04.8 REAL=0:00:05.0)
[04/25 21:59:53    793s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2665.6M) ***
[04/25 21:59:54    794s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:13:14 mem=2665.6M)
[04/25 21:59:54    794s] OPTC: user 20.0
[04/25 21:59:54    794s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2665.57 MB )
[04/25 21:59:54    794s] (I)      ==================== Layers =====================
[04/25 21:59:54    794s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:54    794s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 21:59:54    794s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:54    794s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 21:59:54    794s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/25 21:59:54    794s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:54    794s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/25 21:59:54    794s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/25 21:59:54    794s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/25 21:59:54    794s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/25 21:59:54    794s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/25 21:59:54    794s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/25 21:59:54    794s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/25 21:59:54    794s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/25 21:59:54    794s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/25 21:59:54    794s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/25 21:59:54    794s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/25 21:59:54    794s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/25 21:59:54    794s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 21:59:54    794s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/25 21:59:54    794s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 21:59:54    794s] (I)      Started Import and model ( Curr Mem: 2665.57 MB )
[04/25 21:59:54    794s] (I)      Default pattern map key = tpu_top_default.
[04/25 21:59:54    794s] (I)      == Non-default Options ==
[04/25 21:59:54    794s] (I)      Build term to term wires                           : false
[04/25 21:59:54    794s] (I)      Maximum routing layer                              : 11
[04/25 21:59:54    794s] (I)      Number of threads                                  : 1
[04/25 21:59:54    794s] (I)      Method to set GCell size                           : row
[04/25 21:59:54    794s] (I)      Counted 107167 PG shapes. We will not process PG shapes layer by layer.
[04/25 21:59:54    794s] (I)      Use row-based GCell size
[04/25 21:59:54    794s] (I)      Use row-based GCell align
[04/25 21:59:54    794s] (I)      layer 0 area = 80000
[04/25 21:59:54    794s] (I)      layer 1 area = 80000
[04/25 21:59:54    794s] (I)      layer 2 area = 80000
[04/25 21:59:54    794s] (I)      layer 3 area = 80000
[04/25 21:59:54    794s] (I)      layer 4 area = 80000
[04/25 21:59:54    794s] (I)      layer 5 area = 80000
[04/25 21:59:54    794s] (I)      layer 6 area = 80000
[04/25 21:59:54    794s] (I)      layer 7 area = 80000
[04/25 21:59:54    794s] (I)      layer 8 area = 80000
[04/25 21:59:54    794s] (I)      layer 9 area = 400000
[04/25 21:59:54    794s] (I)      layer 10 area = 400000
[04/25 21:59:54    794s] (I)      GCell unit size   : 3420
[04/25 21:59:54    794s] (I)      GCell multiplier  : 1
[04/25 21:59:54    794s] (I)      GCell row height  : 3420
[04/25 21:59:54    794s] (I)      Actual row height : 3420
[04/25 21:59:54    794s] (I)      GCell align ref   : 20000 20140
[04/25 21:59:54    794s] [NR-eGR] Track table information for default rule: 
[04/25 21:59:54    794s] [NR-eGR] Metal1 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal2 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal3 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal4 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal5 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal6 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal7 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal8 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal9 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal10 has single uniform track structure
[04/25 21:59:54    794s] [NR-eGR] Metal11 has single uniform track structure
[04/25 21:59:54    794s] (I)      ================== Default via ===================
[04/25 21:59:54    794s] (I)      +----+------------------+------------------------+
[04/25 21:59:54    794s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/25 21:59:54    794s] (I)      +----+------------------+------------------------+
[04/25 21:59:54    794s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/25 21:59:54    794s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/25 21:59:54    794s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/25 21:59:54    794s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/25 21:59:54    794s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/25 21:59:54    794s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/25 21:59:54    794s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/25 21:59:54    794s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/25 21:59:54    794s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/25 21:59:54    794s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/25 21:59:54    794s] (I)      +----+------------------+------------------------+
[04/25 21:59:54    794s] [NR-eGR] Read 201300 PG shapes
[04/25 21:59:54    794s] [NR-eGR] Read 0 clock shapes
[04/25 21:59:54    794s] [NR-eGR] Read 0 other shapes
[04/25 21:59:54    794s] [NR-eGR] #Routing Blockages  : 0
[04/25 21:59:54    794s] [NR-eGR] #Instance Blockages : 0
[04/25 21:59:54    794s] [NR-eGR] #PG Blockages       : 201300
[04/25 21:59:54    794s] [NR-eGR] #Halo Blockages     : 0
[04/25 21:59:54    794s] [NR-eGR] #Boundary Blockages : 0
[04/25 21:59:54    794s] [NR-eGR] #Clock Blockages    : 0
[04/25 21:59:54    794s] [NR-eGR] #Other Blockages    : 0
[04/25 21:59:54    794s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 21:59:54    794s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5686
[04/25 21:59:54    794s] [NR-eGR] Read 29443 nets ( ignored 1 )
[04/25 21:59:54    794s] (I)      early_global_route_priority property id does not exist.
[04/25 21:59:54    794s] (I)      Read Num Blocks=201300  Num Prerouted Wires=5686  Num CS=0
[04/25 21:59:54    794s] (I)      Layer 1 (V) : #blockages 23606 : #preroutes 4820
[04/25 21:59:54    794s] (I)      Layer 2 (H) : #blockages 23606 : #preroutes 834
[04/25 21:59:54    794s] (I)      Layer 3 (V) : #blockages 23606 : #preroutes 31
[04/25 21:59:54    794s] (I)      Layer 4 (H) : #blockages 23606 : #preroutes 1
[04/25 21:59:54    794s] (I)      Layer 5 (V) : #blockages 23606 : #preroutes 0
[04/25 21:59:54    794s] (I)      Layer 6 (H) : #blockages 23606 : #preroutes 0
[04/25 21:59:54    794s] (I)      Layer 7 (V) : #blockages 23606 : #preroutes 0
[04/25 21:59:54    794s] (I)      Layer 8 (H) : #blockages 23606 : #preroutes 0
[04/25 21:59:54    794s] (I)      Layer 9 (V) : #blockages 12190 : #preroutes 0
[04/25 21:59:54    794s] (I)      Layer 10 (H) : #blockages 262 : #preroutes 0
[04/25 21:59:54    794s] (I)      Number of ignored nets                =      1
[04/25 21:59:54    794s] (I)      Number of connected nets              =      0
[04/25 21:59:54    794s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 21:59:54    794s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 21:59:54    794s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 21:59:54    794s] (I)      Ndr track 0 does not exist
[04/25 21:59:54    794s] (I)      ---------------------Grid Graph Info--------------------
[04/25 21:59:54    794s] (I)      Routing area        : (0, 0) - (666000, 662720)
[04/25 21:59:54    794s] (I)      Core area           : (20000, 20140) - (646000, 642580)
[04/25 21:59:54    794s] (I)      Site width          :   400  (dbu)
[04/25 21:59:54    794s] (I)      Row height          :  3420  (dbu)
[04/25 21:59:54    794s] (I)      GCell row height    :  3420  (dbu)
[04/25 21:59:54    794s] (I)      GCell width         :  3420  (dbu)
[04/25 21:59:54    794s] (I)      GCell height        :  3420  (dbu)
[04/25 21:59:54    794s] (I)      Grid                :   194   193    11
[04/25 21:59:54    794s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 21:59:54    794s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 21:59:54    794s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 21:59:54    794s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 21:59:54    794s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 21:59:54    794s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 21:59:54    794s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/25 21:59:54    794s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/25 21:59:54    794s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/25 21:59:54    794s] (I)      Total num of tracks :  1744  1665  1744  1665  1744  1665  1744  1665  1744   665   696
[04/25 21:59:54    794s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 21:59:54    794s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 21:59:54    794s] (I)      --------------------------------------------------------
[04/25 21:59:54    794s] 
[04/25 21:59:54    794s] [NR-eGR] ============ Routing rule table ============
[04/25 21:59:54    794s] [NR-eGR] Rule id: 0  Nets: 29442
[04/25 21:59:54    794s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 21:59:54    794s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/25 21:59:54    794s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/25 21:59:54    794s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:59:54    794s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/25 21:59:54    794s] [NR-eGR] ========================================
[04/25 21:59:54    794s] [NR-eGR] 
[04/25 21:59:54    794s] (I)      =============== Blocked Tracks ===============
[04/25 21:59:54    794s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:54    794s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 21:59:54    794s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:54    794s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 21:59:54    794s] (I)      |     2 |  321345 |    72282 |        22.49% |
[04/25 21:59:54    794s] (I)      |     3 |  338336 |    29826 |         8.82% |
[04/25 21:59:54    794s] (I)      |     4 |  321345 |    72282 |        22.49% |
[04/25 21:59:54    794s] (I)      |     5 |  338336 |    29826 |         8.82% |
[04/25 21:59:54    794s] (I)      |     6 |  321345 |    72282 |        22.49% |
[04/25 21:59:54    794s] (I)      |     7 |  338336 |    29826 |         8.82% |
[04/25 21:59:54    794s] (I)      |     8 |  321345 |    72282 |        22.49% |
[04/25 21:59:54    794s] (I)      |     9 |  338336 |    30922 |         9.14% |
[04/25 21:59:54    794s] (I)      |    10 |  128345 |    36696 |        28.59% |
[04/25 21:59:54    794s] (I)      |    11 |  135024 |     1860 |         1.38% |
[04/25 21:59:54    794s] (I)      +-------+---------+----------+---------------+
[04/25 21:59:54    794s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2665.57 MB )
[04/25 21:59:54    794s] (I)      Reset routing kernel
[04/25 21:59:54    794s] (I)      Started Global Routing ( Curr Mem: 2665.57 MB )
[04/25 21:59:54    794s] (I)      totalPins=87245  totalGlobalPin=82336 (94.37%)
[04/25 21:59:54    794s] (I)      total 2D Cap : 2701311 = (1417104 H, 1284207 V)
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1a Route ============
[04/25 21:59:54    794s] [NR-eGR] Layer group 1: route 29442 net(s) in layer range [2, 11]
[04/25 21:59:54    794s] (I)      Usage: 234215 = (112980 H, 121235 V) = (7.97% H, 9.44% V) = (1.932e+05um H, 2.073e+05um V)
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1b Route ============
[04/25 21:59:54    794s] (I)      Usage: 234215 = (112980 H, 121235 V) = (7.97% H, 9.44% V) = (1.932e+05um H, 2.073e+05um V)
[04/25 21:59:54    794s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.005077e+05um
[04/25 21:59:54    794s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 21:59:54    794s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1c Route ============
[04/25 21:59:54    794s] (I)      Usage: 234215 = (112980 H, 121235 V) = (7.97% H, 9.44% V) = (1.932e+05um H, 2.073e+05um V)
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1d Route ============
[04/25 21:59:54    794s] (I)      Usage: 234215 = (112980 H, 121235 V) = (7.97% H, 9.44% V) = (1.932e+05um H, 2.073e+05um V)
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1e Route ============
[04/25 21:59:54    794s] (I)      Usage: 234215 = (112980 H, 121235 V) = (7.97% H, 9.44% V) = (1.932e+05um H, 2.073e+05um V)
[04/25 21:59:54    794s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.005077e+05um
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] (I)      ============  Phase 1l Route ============
[04/25 21:59:54    794s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 21:59:54    794s] (I)      Layer  2:     300164     99803        24           0      318470    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  3:     323100     93048         4           0      335241    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  4:     300164     53560         0           0      318470    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  5:     323100     24136         0           0      335241    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  6:     300164      6172         0           0      318470    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  7:     323100      2614         0           0      335241    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  8:     300164        72         0           0      318470    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer  9:     322647         0         0           0      335241    ( 0.00%) 
[04/25 21:59:54    794s] (I)      Layer 10:      90984         0         0        5664      121725    ( 4.45%) 
[04/25 21:59:54    794s] (I)      Layer 11:     132468         0         0         666      133430    ( 0.50%) 
[04/25 21:59:54    794s] (I)      Total:       2716055    279405        28        6329     2869998    ( 0.22%) 
[04/25 21:59:54    794s] (I)      
[04/25 21:59:54    794s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 21:59:54    794s] [NR-eGR]                        OverCon           OverCon            
[04/25 21:59:54    794s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/25 21:59:54    794s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/25 21:59:54    794s] [NR-eGR] ---------------------------------------------------------------
[04/25 21:59:54    794s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal2 ( 2)        19( 0.05%)         1( 0.00%)   ( 0.05%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 21:59:54    794s] [NR-eGR] ---------------------------------------------------------------
[04/25 21:59:54    794s] [NR-eGR]        Total        23( 0.01%)         1( 0.00%)   ( 0.01%) 
[04/25 21:59:54    794s] [NR-eGR] 
[04/25 21:59:54    794s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2673.58 MB )
[04/25 21:59:54    794s] (I)      total 2D Cap : 2738559 = (1433812 H, 1304747 V)
[04/25 21:59:54    794s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 21:59:54    794s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.60 sec, Curr Mem: 2673.58 MB )
[04/25 21:59:54    794s] (I)      ===================================== Runtime Summary ======================================
[04/25 21:59:54    794s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 21:59:54    794s] (I)      --------------------------------------------------------------------------------------------
[04/25 21:59:54    794s] (I)       Early Global Route kernel              100.00%  733.04 sec  733.63 sec  0.60 sec  0.58 sec 
[04/25 21:59:54    794s] (I)       +-Import and model                      39.21%  733.04 sec  733.28 sec  0.23 sec  0.23 sec 
[04/25 21:59:54    794s] (I)       | +-Create place DB                     14.06%  733.04 sec  733.13 sec  0.08 sec  0.08 sec 
[04/25 21:59:54    794s] (I)       | | +-Import place data                 14.04%  733.04 sec  733.13 sec  0.08 sec  0.08 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read instances and placement     3.68%  733.04 sec  733.06 sec  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read nets                       10.29%  733.06 sec  733.13 sec  0.06 sec  0.06 sec 
[04/25 21:59:54    794s] (I)       | +-Create route DB                     22.96%  733.13 sec  733.26 sec  0.14 sec  0.14 sec 
[04/25 21:59:54    794s] (I)       | | +-Import route data (1T)            22.85%  733.13 sec  733.26 sec  0.14 sec  0.13 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.93%  733.14 sec  733.17 sec  0.04 sec  0.04 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read routing blockages         0.00%  733.14 sec  733.14 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read instance blockages        0.67%  733.14 sec  733.14 sec  0.00 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read PG blockages              4.52%  733.14 sec  733.17 sec  0.03 sec  0.03 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read clock blockages           0.06%  733.17 sec  733.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read other blockages           0.06%  733.17 sec  733.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read halo blockages            0.09%  733.17 sec  733.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Read boundary cut boxes        0.00%  733.17 sec  733.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read blackboxes                  0.00%  733.17 sec  733.17 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read prerouted                   3.32%  733.17 sec  733.19 sec  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read unlegalized nets            0.68%  733.20 sec  733.20 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Read nets                        1.60%  733.20 sec  733.21 sec  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       | | | +-Set up via pillars               0.05%  733.21 sec  733.21 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Initialize 3D grid graph         0.25%  733.21 sec  733.22 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Model blockage capacity          7.67%  733.22 sec  733.26 sec  0.05 sec  0.05 sec 
[04/25 21:59:54    794s] (I)       | | | | +-Initialize 3D capacity         7.38%  733.22 sec  733.26 sec  0.04 sec  0.04 sec 
[04/25 21:59:54    794s] (I)       | +-Read aux data                        0.00%  733.26 sec  733.26 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | +-Others data preparation              0.29%  733.26 sec  733.27 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | +-Create route kernel                  1.30%  733.27 sec  733.27 sec  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       +-Global Routing                        57.99%  733.28 sec  733.62 sec  0.35 sec  0.34 sec 
[04/25 21:59:54    794s] (I)       | +-Initialization                       1.89%  733.28 sec  733.29 sec  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       | +-Net group 1                         52.24%  733.29 sec  733.60 sec  0.31 sec  0.32 sec 
[04/25 21:59:54    794s] (I)       | | +-Generate topology                  3.56%  733.29 sec  733.31 sec  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1a                          10.52%  733.32 sec  733.38 sec  0.06 sec  0.06 sec 
[04/25 21:59:54    794s] (I)       | | | +-Pattern routing (1T)             9.03%  733.32 sec  733.37 sec  0.05 sec  0.05 sec 
[04/25 21:59:54    794s] (I)       | | | +-Add via demand to 2D             1.30%  733.37 sec  733.38 sec  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1b                           0.06%  733.38 sec  733.38 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1c                           0.00%  733.38 sec  733.38 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1d                           0.00%  733.38 sec  733.38 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1e                           0.04%  733.38 sec  733.38 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | | +-Route legalization               0.00%  733.38 sec  733.38 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       | | +-Phase 1l                          36.83%  733.38 sec  733.60 sec  0.22 sec  0.22 sec 
[04/25 21:59:54    794s] (I)       | | | +-Layer assignment (1T)           36.21%  733.38 sec  733.60 sec  0.22 sec  0.22 sec 
[04/25 21:59:54    794s] (I)       | +-Clean cong LA                        0.00%  733.60 sec  733.60 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)       +-Export 3D cong map                     1.57%  733.62 sec  733.63 sec  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)       | +-Export 2D cong map                   0.12%  733.63 sec  733.63 sec  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)      ===================== Summary by functions =====================
[04/25 21:59:54    794s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 21:59:54    794s] (I)      ----------------------------------------------------------------
[04/25 21:59:54    794s] (I)        0  Early Global Route kernel      100.00%  0.60 sec  0.58 sec 
[04/25 21:59:54    794s] (I)        1  Global Routing                  57.99%  0.35 sec  0.34 sec 
[04/25 21:59:54    794s] (I)        1  Import and model                39.21%  0.23 sec  0.23 sec 
[04/25 21:59:54    794s] (I)        1  Export 3D cong map               1.57%  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)        2  Net group 1                     52.24%  0.31 sec  0.32 sec 
[04/25 21:59:54    794s] (I)        2  Create route DB                 22.96%  0.14 sec  0.14 sec 
[04/25 21:59:54    794s] (I)        2  Create place DB                 14.06%  0.08 sec  0.08 sec 
[04/25 21:59:54    794s] (I)        2  Initialization                   1.89%  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)        2  Create route kernel              1.30%  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1l                        36.83%  0.22 sec  0.22 sec 
[04/25 21:59:54    794s] (I)        3  Import route data (1T)          22.85%  0.14 sec  0.13 sec 
[04/25 21:59:54    794s] (I)        3  Import place data               14.04%  0.08 sec  0.08 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1a                        10.52%  0.06 sec  0.06 sec 
[04/25 21:59:54    794s] (I)        3  Generate topology                3.56%  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        4  Layer assignment (1T)           36.21%  0.22 sec  0.22 sec 
[04/25 21:59:54    794s] (I)        4  Read nets                       11.89%  0.07 sec  0.07 sec 
[04/25 21:59:54    794s] (I)        4  Pattern routing (1T)             9.03%  0.05 sec  0.05 sec 
[04/25 21:59:54    794s] (I)        4  Model blockage capacity          7.67%  0.05 sec  0.05 sec 
[04/25 21:59:54    794s] (I)        4  Read blockages ( Layer 2-11 )    5.93%  0.04 sec  0.04 sec 
[04/25 21:59:54    794s] (I)        4  Read instances and placement     3.68%  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)        4  Read prerouted                   3.32%  0.02 sec  0.02 sec 
[04/25 21:59:54    794s] (I)        4  Add via demand to 2D             1.30%  0.01 sec  0.01 sec 
[04/25 21:59:54    794s] (I)        4  Read unlegalized nets            0.68%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        4  Initialize 3D grid graph         0.25%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        5  Initialize 3D capacity           7.38%  0.04 sec  0.04 sec 
[04/25 21:59:54    794s] (I)        5  Read PG blockages                4.52%  0.03 sec  0.03 sec 
[04/25 21:59:54    794s] (I)        5  Read instance blockages          0.67%  0.00 sec  0.01 sec 
[04/25 21:59:54    794s] (I)        5  Read halo blockages              0.09%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        5  Read other blockages             0.06%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 21:59:54    794s] OPERPROF: Starting HotSpotCal at level 1, MEM:2673.6M, EPOCH TIME: 1745632794.842737
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:59:54    794s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:59:54    794s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2689.6M, EPOCH TIME: 1745632794.846833
[04/25 21:59:54    794s] [hotspot] Hotspot report including placement blocked areas
[04/25 21:59:54    794s] OPERPROF: Starting HotSpotCal at level 1, MEM:2689.6M, EPOCH TIME: 1745632794.846996
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 21:59:54    794s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 21:59:54    794s] [hotspot] +------------+---------------+---------------+
[04/25 21:59:54    794s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 21:59:54    794s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2689.6M, EPOCH TIME: 1745632794.850020
[04/25 21:59:54    794s] Reported timing to dir ./timingReports
[04/25 21:59:54    794s] **opt_design ... cpu = 0:03:25, real = 0:03:39, mem = 1892.7M, totSessionCpu=0:13:15 **
[04/25 21:59:54    794s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2640.6M, EPOCH TIME: 1745632794.875139
[04/25 21:59:54    794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:54    794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:54    794s] 
[04/25 21:59:54    794s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:54    794s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2640.6M, EPOCH TIME: 1745632794.907523
[04/25 21:59:54    794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:54    794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] ------------------------------------------------------------------
[04/25 21:59:57    796s]      opt_design Final Summary
[04/25 21:59:57    796s] ------------------------------------------------------------------
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] Setup views included:
[04/25 21:59:57    796s]  wc 
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] +--------------------+---------+---------+---------+
[04/25 21:59:57    796s] |     Setup mode     |   all   | reg2reg | default |
[04/25 21:59:57    796s] +--------------------+---------+---------+---------+
[04/25 21:59:57    796s] |           WNS (ns):|  0.001  |  0.001  |  0.022  |
[04/25 21:59:57    796s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[04/25 21:59:57    796s] |    Violating Paths:|    0    |    0    |    0    |
[04/25 21:59:57    796s] |          All Paths:|  3236   |  2808   |  3220   |
[04/25 21:59:57    796s] +--------------------+---------+---------+---------+
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] +----------------+-------------------------------+------------------+
[04/25 21:59:57    796s] |                |              Real             |       Total      |
[04/25 21:59:57    796s] |    DRVs        +------------------+------------+------------------|
[04/25 21:59:57    796s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/25 21:59:57    796s] +----------------+------------------+------------+------------------+
[04/25 21:59:57    796s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:59:57    796s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/25 21:59:57    796s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:59:57    796s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/25 21:59:57    796s] +----------------+------------------+------------+------------------+
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.8M, EPOCH TIME: 1745632797.325659
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:57    796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2639.8M, EPOCH TIME: 1745632797.358464
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] Density: 65.674%
[04/25 21:59:57    796s] Routing Overflow: 0.00% H and 0.00% V
[04/25 21:59:57    796s] ------------------------------------------------------------------
[04/25 21:59:57    796s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.8M, EPOCH TIME: 1745632797.385550
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 21:59:57    796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2639.8M, EPOCH TIME: 1745632797.418490
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] **opt_design ... cpu = 0:03:27, real = 0:03:42, mem = 1893.2M, totSessionCpu=0:13:16 **
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] TimeStamp Deleting Cell Server Begin ...
[04/25 21:59:57    796s] Deleting Lib Analyzer.
[04/25 21:59:57    796s] 
[04/25 21:59:57    796s] TimeStamp Deleting Cell Server End ...
[04/25 21:59:57    796s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/25 21:59:57    796s] Type 'man IMPOPT-3195' for more detail.
[04/25 21:59:57    796s] *** Finished opt_design ***
[04/25 21:59:57    796s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:59:57    796s] UM:*                                       0.000 ns          0.001 ns  final
[04/25 21:59:57    796s] UM: Running design category ...
[04/25 21:59:57    796s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.8M, EPOCH TIME: 1745632797.528178
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2639.8M, EPOCH TIME: 1745632797.557059
[04/25 21:59:57    796s] All LLGs are deleted
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2639.8M, EPOCH TIME: 1745632797.571300
[04/25 21:59:57    796s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2639.8M, EPOCH TIME: 1745632797.571496
[04/25 21:59:57    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:57    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 21:59:58    797s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 21:59:58    797s] 
[04/25 21:59:58    797s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 21:59:58    797s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 21:59:58    797s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 21:59:58    797s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 21:59:58    797s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 21:59:58    797s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 21:59:58    797s] Summary for sequential cells identification: 
[04/25 21:59:58    797s]   Identified SBFF number: 104
[04/25 21:59:58    797s]   Identified MBFF number: 0
[04/25 21:59:58    797s]   Identified SB Latch number: 0
[04/25 21:59:58    797s]   Identified MB Latch number: 0
[04/25 21:59:58    797s]   Not identified SBFF number: 16
[04/25 21:59:58    797s]   Not identified MBFF number: 0
[04/25 21:59:58    797s]   Not identified SB Latch number: 0
[04/25 21:59:58    797s]   Not identified MB Latch number: 0
[04/25 21:59:58    797s]   Number of sequential cells which are not FFs: 32
[04/25 21:59:58    797s]  Visiting view : wc
[04/25 21:59:58    797s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 21:59:58    797s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 21:59:58    797s]  Visiting view : bc
[04/25 21:59:58    797s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 21:59:58    797s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 21:59:58    797s] TLC MultiMap info (StdDelay):
[04/25 21:59:58    797s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 21:59:58    797s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 21:59:58    797s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 21:59:58    797s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 21:59:58    797s]  Setting StdDelay to: 36.8ps
[04/25 21:59:58    797s] 
[04/25 21:59:58    797s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] 	Current design flip-flop statistics
[04/25 21:59:58    797s] 
[04/25 21:59:58    797s] Single-Bit FF Count          :         2806
[04/25 21:59:58    797s] Multi-Bit FF Count           :            0
[04/25 21:59:58    797s] Total Bit Count              :         2806
[04/25 21:59:58    797s] Total FF Count               :         2806
[04/25 21:59:58    797s] Bits Per Flop                :        1.000
[04/25 21:59:58    797s] Total Clock Pin Cap(FF)      :      583.224
[04/25 21:59:58    797s] Multibit Conversion Ratio(%) :         0.00
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s]             Multi-bit cell usage statistics
[04/25 21:59:58    797s] 
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] ============================================================
[04/25 21:59:58    797s] Sequential Multibit cells usage statistics
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] -FlipFlops             2806                    0        0.00                    1.00
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] 
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] Seq_Mbit libcell              Bitwidth        Count
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] Total 0
[04/25 21:59:58    797s] ============================================================
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] Category            Num of Insts Rejected     Reasons
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s] ------------------------------------------------------------
[04/25 21:59:58    797s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 21:59:58    797s] UM:         207.58            223          0.000 ns          0.001 ns  opt_design_postcts
[04/25 21:59:58    797s] Info: final physical memory for 2 CRR processes is 571.81MB.
[04/25 22:00:00    797s] Info: Summary of CRR changes:
[04/25 22:00:00    797s]       - Timing transform commits:       0
[04/25 22:00:00    797s] 
[04/25 22:00:00    797s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:40 real=  0:04:06)
[04/25 22:00:00    797s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[04/25 22:00:00    797s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.8 real=0:00:10.3)
[04/25 22:00:00    797s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:26.8 real=0:00:26.7)
[04/25 22:00:00    797s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:23.8 real=0:00:23.7)
[04/25 22:00:00    797s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:14.0 real=0:00:14.0)
[04/25 22:00:00    797s] Info: Destroy the CCOpt slew target map.
[04/25 22:00:00    797s] clean pInstBBox. size 0
[04/25 22:00:00    797s] 
[04/25 22:00:00    797s] TimeStamp Deleting Cell Server Begin ...
[04/25 22:00:00    797s] 
[04/25 22:00:00    797s] TimeStamp Deleting Cell Server End ...
[04/25 22:00:00    797s] External - opt_design -ccopt done. (took cpu=0:03:44 real=0:03:45)
[04/25 22:00:00    797s] Running CCOpt done.
[04/25 22:00:00    797s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 22:00:00    797s] UM:*                                                                   final
[04/25 22:00:00    797s] Set place::cacheFPlanSiteMark to 0
[04/25 22:00:00    797s] All LLGs are deleted
[04/25 22:00:00    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2639.8M, EPOCH TIME: 1745632800.369089
[04/25 22:00:00    797s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2639.8M, EPOCH TIME: 1745632800.369205
[04/25 22:00:00    797s] Info: pop threads available for lower-level modules during optimization.
[04/25 22:00:00    797s] (ccopt_design): dumping clock statistics to metric
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for max_delay:setup.early...
[04/25 22:00:00    797s] End AAE Lib Interpolated Model. (MEM=2639.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for min_delay:hold.early...
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for min_delay:hold.late...
[04/25 22:00:00    797s] Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 22:00:00    797s] Clock DAG hash : 10991019153361614935 18261320614800873591
[04/25 22:00:00    797s] CTS services accumulated run-time stats :
[04/25 22:00:00    797s]   delay calculator: calls=9403, total_wall_time=0.189s, mean_wall_time=0.020ms
[04/25 22:00:00    797s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 22:00:00    797s]   steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.009ms
[04/25 22:00:00    797s] UM: Running design category ...
[04/25 22:00:00    797s] All LLGs are deleted
[04/25 22:00:00    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2677.9M, EPOCH TIME: 1745632800.510010
[04/25 22:00:00    797s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2677.9M, EPOCH TIME: 1745632800.510369
[04/25 22:00:00    797s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2677.9M, EPOCH TIME: 1745632800.510972
[04/25 22:00:00    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2677.9M, EPOCH TIME: 1745632800.512725
[04/25 22:00:00    797s] Max number of tech site patterns supported in site array is 256.
[04/25 22:00:00    797s] Core basic site is CoreSite
[04/25 22:00:00    797s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2677.9M, EPOCH TIME: 1745632800.536715
[04/25 22:00:00    797s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 22:00:00    797s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 22:00:00    797s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.014, MEM:2677.9M, EPOCH TIME: 1745632800.551073
[04/25 22:00:00    797s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 22:00:00    797s] SiteArray: use 1,634,304 bytes
[04/25 22:00:00    797s] SiteArray: current memory after site array memory allocation 2677.9M
[04/25 22:00:00    797s] SiteArray: FP blocked sites are writable
[04/25 22:00:00    797s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2677.9M, EPOCH TIME: 1745632800.556719
[04/25 22:00:00    797s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.167, MEM:2677.9M, EPOCH TIME: 1745632800.723868
[04/25 22:00:00    797s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 22:00:00    797s] Atter site array init, number of instance map data is 0.
[04/25 22:00:00    797s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.220, REAL:0.214, MEM:2677.9M, EPOCH TIME: 1745632800.727212
[04/25 22:00:00    797s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.218, MEM:2677.9M, EPOCH TIME: 1745632800.728834
[04/25 22:00:00    797s] All LLGs are deleted
[04/25 22:00:00    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2677.9M, EPOCH TIME: 1745632800.745024
[04/25 22:00:00    797s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2677.9M, EPOCH TIME: 1745632800.745221
[04/25 22:00:00    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:00    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 22:00:01    798s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/25 22:00:01    798s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/25 22:00:01    798s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/25 22:00:01    798s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/25 22:00:01    798s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/25 22:00:01    798s] Summary for sequential cells identification: 
[04/25 22:00:01    798s]   Identified SBFF number: 104
[04/25 22:00:01    798s]   Identified MBFF number: 0
[04/25 22:00:01    798s]   Identified SB Latch number: 0
[04/25 22:00:01    798s]   Identified MB Latch number: 0
[04/25 22:00:01    798s]   Not identified SBFF number: 16
[04/25 22:00:01    798s]   Not identified MBFF number: 0
[04/25 22:00:01    798s]   Not identified SB Latch number: 0
[04/25 22:00:01    798s]   Not identified MB Latch number: 0
[04/25 22:00:01    798s]   Number of sequential cells which are not FFs: 32
[04/25 22:00:01    798s]  Visiting view : wc
[04/25 22:00:01    798s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/25 22:00:01    798s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/25 22:00:01    798s]  Visiting view : bc
[04/25 22:00:01    798s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/25 22:00:01    798s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/25 22:00:01    798s] TLC MultiMap info (StdDelay):
[04/25 22:00:01    798s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/25 22:00:01    798s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/25 22:00:01    798s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/25 22:00:01    798s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/25 22:00:01    798s]  Setting StdDelay to: 36.8ps
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] 	Current design flip-flop statistics
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] Single-Bit FF Count          :         2806
[04/25 22:00:01    798s] Multi-Bit FF Count           :            0
[04/25 22:00:01    798s] Total Bit Count              :         2806
[04/25 22:00:01    798s] Total FF Count               :         2806
[04/25 22:00:01    798s] Bits Per Flop                :        1.000
[04/25 22:00:01    798s] Total Clock Pin Cap(FF)      :      583.224
[04/25 22:00:01    798s] Multibit Conversion Ratio(%) :         0.00
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s]             Multi-bit cell usage statistics
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] ============================================================
[04/25 22:00:01    798s] Sequential Multibit cells usage statistics
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] -FlipFlops             2806                    0        0.00                    1.00
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] Seq_Mbit libcell              Bitwidth        Count
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] Total 0
[04/25 22:00:01    798s] ============================================================
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] Category            Num of Insts Rejected     Reasons
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s] ------------------------------------------------------------
[04/25 22:00:01    798s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/25 22:00:01    798s] UM:         209.19            226          0.000 ns          0.001 ns  ccopt_design
[04/25 22:00:01    798s] Runtime done. (took cpu=0:03:54 real=0:03:55)
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] *** Summary of all messages that are not suppressed in this session:
[04/25 22:00:01    798s] Severity  ID               Count  Summary                                  
[04/25 22:00:01    798s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[04/25 22:00:01    798s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 22:00:01    798s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/25 22:00:01    798s] WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
[04/25 22:00:01    798s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/25 22:00:01    798s] WARNING   TCLCMD-513          94  The software could not find a matching o...
[04/25 22:00:01    798s] *** Message Summary: 111 warning(s), 0 error(s)
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] *** ccopt_design #1 [finish] : cpu/real = 0:03:37.9/0:03:54.8 (0.9), totSession cpu/real = 0:13:18.8/0:14:17.5 (0.9), mem = 2677.9M
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] =============================================================================================
[04/25 22:00:01    798s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[04/25 22:00:01    798s] =============================================================================================
[04/25 22:00:01    798s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 22:00:01    798s] ---------------------------------------------------------------------------------------------
[04/25 22:00:01    798s] [ InitOpt                ]      1   0:00:11.2  (   4.8 % )     0:00:18.3 /  0:00:09.3    0.5
[04/25 22:00:01    798s] [ WnsOpt                 ]      3   0:00:23.1  (   9.8 % )     0:00:27.6 /  0:00:27.7    1.0
[04/25 22:00:01    798s] [ GlobalOpt              ]      1   0:00:10.2  (   4.3 % )     0:00:10.2 /  0:00:04.7    0.5
[04/25 22:00:01    798s] [ DrvOpt                 ]      3   0:00:07.6  (   3.3 % )     0:00:09.7 /  0:00:09.7    1.0
[04/25 22:00:01    798s] [ SimplifyNetlist        ]      1   0:00:01.5  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[04/25 22:00:01    798s] [ AreaOpt                ]      2   0:00:21.6  (   9.2 % )     0:00:23.3 /  0:00:23.3    1.0
[04/25 22:00:01    798s] [ ViewPruning            ]     13   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 22:00:01    798s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.2 % )     0:00:10.3 /  0:00:09.3    0.9
[04/25 22:00:01    798s] [ DrvReport              ]      3   0:00:03.0  (   1.3 % )     0:00:03.0 /  0:00:01.9    0.6
[04/25 22:00:01    798s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 22:00:01    798s] [ SlackTraversorInit     ]      5   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[04/25 22:00:01    798s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 22:00:01    798s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.2    1.0
[04/25 22:00:01    798s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 22:00:01    798s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 22:00:01    798s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 22:00:01    798s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 22:00:01    798s] [ ReportCapViolation     ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 22:00:01    798s] [ IncrReplace            ]      1   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 22:00:01    798s] [ RefinePlace            ]      4   0:00:07.5  (   3.2 % )     0:00:07.6 /  0:00:07.6    1.0
[04/25 22:00:01    798s] [ ClockClustering        ]      1   0:00:09.3  (   4.0 % )     0:00:24.1 /  0:00:24.2    1.0
[04/25 22:00:01    798s] [ EarlyGlobalRoute       ]      7   0:00:07.0  (   3.0 % )     0:00:07.0 /  0:00:07.0    1.0
[04/25 22:00:01    798s] [ DetailRoute            ]      1   0:00:07.0  (   3.0 % )     0:00:07.0 /  0:00:07.0    1.0
[04/25 22:00:01    798s] [ ExtractRC              ]      8   0:00:05.5  (   2.4 % )     0:00:05.5 /  0:00:05.6    1.0
[04/25 22:00:01    798s] [ TimingUpdate           ]     33   0:00:04.0  (   1.7 % )     0:00:15.4 /  0:00:15.6    1.0
[04/25 22:00:01    798s] [ FullDelayCalc          ]      9   0:00:48.0  (  20.5 % )     0:00:48.8 /  0:00:49.1    1.0
[04/25 22:00:01    798s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 22:00:01    798s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/25 22:00:01    798s] [ MISC                   ]          0:01:01.9  (  26.4 % )     0:01:01.9 /  0:01:00.2    1.0
[04/25 22:00:01    798s] ---------------------------------------------------------------------------------------------
[04/25 22:00:01    798s]  ccopt_design #1 TOTAL              0:03:54.8  ( 100.0 % )     0:03:54.8 /  0:03:37.9    0.9
[04/25 22:00:01    798s] ---------------------------------------------------------------------------------------------
[04/25 22:00:01    798s] 
[04/25 22:00:01    798s] #% End ccopt_design (date=04/25 22:00:01, total cpu=0:03:38, real=0:03:55, peak res=1984.9M, current mem=1786.4M)
[04/25 22:00:01    798s] @@file 54: write_db postCTSopt  ;
[04/25 22:00:01    798s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 22:00:01    798s] #% Begin save design ... (date=04/25 22:00:01, mem=1786.4M)
[04/25 22:00:01    798s] % Begin Save ccopt configuration ... (date=04/25 22:00:01, mem=1786.4M)
[04/25 22:00:02    799s] % End Save ccopt configuration ... (date=04/25 22:00:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=1786.8M, current mem=1786.8M)
[04/25 22:00:02    799s] % Begin Save netlist data ... (date=04/25 22:00:02, mem=1786.8M)
[04/25 22:00:02    799s] Writing Binary DB to postCTSopt/tpu_top.v.bin in single-threaded mode...
[04/25 22:00:02    799s] % End Save netlist data ... (date=04/25 22:00:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1786.8M, current mem=1786.8M)
[04/25 22:00:02    799s] Saving symbol-table file ...
[04/25 22:00:02    799s] Saving congestion map file postCTSopt/tpu_top.route.congmap.gz ...
[04/25 22:00:02    799s] % Begin Save AAE data ... (date=04/25 22:00:02, mem=1787.4M)
[04/25 22:00:02    799s] Saving AAE Data ...
[04/25 22:00:02    799s] % End Save AAE data ... (date=04/25 22:00:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.4M, current mem=1787.4M)
[04/25 22:00:03    799s] Saving preference file postCTSopt/gui.pref.tcl ...
[04/25 22:00:03    799s] Saving mode setting ...
[04/25 22:00:03    799s] Saving root attributes to be loaded post write_db ...
[04/25 22:00:03    800s] Saving global file ...
[04/25 22:00:03    800s] Saving root attributes to be loaded previous write_db ...
[04/25 22:00:04    801s] % Begin Save floorplan data ... (date=04/25 22:00:04, mem=1790.9M)
[04/25 22:00:04    801s] Saving floorplan file ...
[04/25 22:00:04    801s] % End Save floorplan data ... (date=04/25 22:00:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1790.9M, current mem=1790.9M)
[04/25 22:00:04    801s] Saving PG file postCTSopt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Fri Apr 25 22:00:04 2025)
[04/25 22:00:05    801s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2545.5M) ***
[04/25 22:00:05    801s] Saving Drc markers ...
[04/25 22:00:05    801s] ... No Drc file written since there is no markers found.
[04/25 22:00:05    801s] % Begin Save placement data ... (date=04/25 22:00:05, mem=1790.9M)
[04/25 22:00:05    801s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/25 22:00:05    801s] Save Adaptive View Pruning View Names to Binary file
[04/25 22:00:05    801s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2548.5M) ***
[04/25 22:00:05    801s] % End Save placement data ... (date=04/25 22:00:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1790.9M, current mem=1790.9M)
[04/25 22:00:05    801s] % Begin Save routing data ... (date=04/25 22:00:05, mem=1790.9M)
[04/25 22:00:05    801s] Saving route file ...
[04/25 22:00:05    801s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2545.5M) ***
[04/25 22:00:05    801s] % End Save routing data ... (date=04/25 22:00:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=1791.0M, current mem=1791.0M)
[04/25 22:00:05    801s] Saving property file postCTSopt/tpu_top.prop
[04/25 22:00:05    801s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2548.5M) ***
[04/25 22:00:05    801s] #Saving pin access data to file postCTSopt/tpu_top.apa ...
[04/25 22:00:06    802s] #
[04/25 22:00:06    802s] Saving rc congestion map postCTSopt/tpu_top.congmap.gz ...
[04/25 22:00:06    802s] % Begin Save power constraints data ... (date=04/25 22:00:06, mem=1791.0M)
[04/25 22:00:06    802s] % End Save power constraints data ... (date=04/25 22:00:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1791.0M, current mem=1791.0M)
[04/25 22:00:06    802s] Generated self-contained design postCTSopt
[04/25 22:00:06    802s] #% End save design ... (date=04/25 22:00:06, total cpu=0:00:03.4, real=0:00:05.0, peak res=1791.0M, current mem=1790.9M)
[04/25 22:00:06    802s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 22:00:06    802s] *** Message Summary: 0 warning(s), 0 error(s)
[04/25 22:00:06    802s] 
[04/25 22:00:06    802s] @file 54: # Save post-CTS database
[04/25 22:00:06    802s] @file 55:
[04/25 22:00:06    802s] @file 56: # --- Detailed Routing and RC Extraction ---
[04/25 22:00:06    802s] @file 57: #set_db route_design_with_timing_driven 1
[04/25 22:00:06    802s] @file 58: #set_db route_design_with_si_driven 1
[04/25 22:00:06    802s] @file 59: #set_db design_top_routing_layer Metal11
[04/25 22:00:06    802s] @file 60: #set_db design_bottom_routing_layer Metal1
[04/25 22:00:06    802s] @file 61: #set_db route_design_detail_end_iteration 0
[04/25 22:00:06    802s] @file 62: #set_db route_design_with_timing_driven true
[04/25 22:00:06    802s] @file 63: #set_db route_design_with_si_driven true
[04/25 22:00:06    802s] @@file 64: route_design -global_detail
[04/25 22:00:06    802s] ### Time Record (route_design) is installed.
[04/25 22:00:06    802s] #% Begin route_design (date=04/25 22:00:06, mem=1790.9M)
[04/25 22:00:06    802s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.97 (MB), peak = 2142.82 (MB)
[04/25 22:00:06    802s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/25 22:00:06    802s] #**INFO: setDesignMode -flowEffort extreme
[04/25 22:00:06    802s] #**INFO: setDesignMode -powerEffort none
[04/25 22:00:06    802s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/25 22:00:06    802s] **INFO: User settings:
[04/25 22:00:13    809s] delaycal_enable_high_fanout                                  true
[04/25 22:00:13    809s] delaycal_ignore_net_load                                     false
[04/25 22:00:13    809s] delaycal_socv_accuracy_mode                                  low
[04/25 22:00:13    809s] setAnalysisMode -cts                                         postCTS
[04/25 22:00:13    809s] setDelayCalMode -engine                                      aae
[04/25 22:00:13    809s] design_flow_effort                                           extreme
[04/25 22:00:13    809s] design_process_node                                          45
[04/25 22:00:13    809s] extract_rc_coupling_cap_threshold                            0.1
[04/25 22:00:13    809s] extract_rc_engine                                            pre_route
[04/25 22:00:13    809s] extract_rc_relative_cap_threshold                            1.0
[04/25 22:00:13    809s] extract_rc_shrink_factor                                     0.9
[04/25 22:00:13    809s] extract_rc_total_cap_threshold                               0.0
[04/25 22:00:13    809s] route_design_extract_third_party_compatible                  false
[04/25 22:00:13    809s] route_design_global_exp_timing_driven_std_delay              38.8
[04/25 22:00:13    809s] getAnalysisMode -cts                                         postCTS
[04/25 22:00:13    809s] getDelayCalMode -engine                                      aae
[04/25 22:00:13    809s] getIlmMode -keepHighFanoutCriticalInsts                      false
[04/25 22:00:13    809s] get_power_analysis_mode -report_power_quiet                  false
[04/25 22:00:13    809s] getAnalysisMode -cts                                         postCTS
[04/25 22:00:13    809s] #Failed to read tech file ../QRC_tech/gpdk045.tch. Timing related functionality might be disabled.
[04/25 22:00:13    809s] #No active RC corner or QRC tech file is missing.
[04/25 22:00:13    809s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/25 22:00:13    809s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[04/25 22:00:13    809s] OPERPROF: Starting checkPlace at level 1, MEM:2547.5M, EPOCH TIME: 1745632813.719617
[04/25 22:00:13    809s] Processing tracks to init pin-track alignment.
[04/25 22:00:13    809s] z: 2, totalTracks: 1
[04/25 22:00:13    809s] z: 4, totalTracks: 1
[04/25 22:00:13    809s] z: 6, totalTracks: 1
[04/25 22:00:13    809s] z: 8, totalTracks: 1
[04/25 22:00:13    809s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 22:00:13    809s] All LLGs are deleted
[04/25 22:00:13    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:13    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:13    809s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2547.5M, EPOCH TIME: 1745632813.737493
[04/25 22:00:13    809s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2547.5M, EPOCH TIME: 1745632813.737836
[04/25 22:00:13    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.5M, EPOCH TIME: 1745632813.738433
[04/25 22:00:13    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:13    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:13    809s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2547.5M, EPOCH TIME: 1745632813.740340
[04/25 22:00:13    809s] Max number of tech site patterns supported in site array is 256.
[04/25 22:00:13    809s] Core basic site is CoreSite
[04/25 22:00:13    809s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2547.5M, EPOCH TIME: 1745632813.741269
[04/25 22:00:13    809s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 22:00:13    809s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 22:00:13    809s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:2547.5M, EPOCH TIME: 1745632813.754646
[04/25 22:00:13    809s] SiteArray: non-trimmed site array dimensions = 182 x 1565
[04/25 22:00:13    809s] SiteArray: use 1,634,304 bytes
[04/25 22:00:13    809s] SiteArray: current memory after site array memory allocation 2547.5M
[04/25 22:00:13    809s] SiteArray: FP blocked sites are writable
[04/25 22:00:13    809s] SiteArray: number of non floorplan blocked sites for llg default is 284830
[04/25 22:00:13    809s] Atter site array init, number of instance map data is 0.
[04/25 22:00:13    809s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2547.5M, EPOCH TIME: 1745632813.762602
[04/25 22:00:13    809s] 
[04/25 22:00:13    809s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/25 22:00:13    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2547.5M, EPOCH TIME: 1745632813.764124
[04/25 22:00:13    809s] Begin checking placement ... (start mem=2547.5M, init mem=2547.5M)
[04/25 22:00:13    809s] Begin checking exclusive groups violation ...
[04/25 22:00:13    809s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 22:00:13    809s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 22:00:13    809s] 
[04/25 22:00:13    809s] Running CheckPlace using 1 thread in normal mode...
[04/25 22:00:13    809s] 
[04/25 22:00:13    809s] ...checkPlace normal is done!
[04/25 22:00:13    809s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2547.5M, EPOCH TIME: 1745632813.989137
[04/25 22:00:14    809s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.018, MEM:2547.5M, EPOCH TIME: 1745632814.006844
[04/25 22:00:14    809s] *info: Placed = 25291         
[04/25 22:00:14    809s] *info: Unplaced = 0           
[04/25 22:00:14    809s] Placement Density:65.67%(63974/97412)
[04/25 22:00:14    809s] Placement Density (including fixed std cells):65.67%(63974/97412)
[04/25 22:00:14    809s] All LLGs are deleted
[04/25 22:00:14    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25291).
[04/25 22:00:14    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:14    809s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2547.5M, EPOCH TIME: 1745632814.015113
[04/25 22:00:14    809s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2547.5M, EPOCH TIME: 1745632814.015446
[04/25 22:00:14    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:14    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 22:00:14    809s] Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2547.5M)
[04/25 22:00:14    809s] OPERPROF: Finished checkPlace at level 1, CPU:0.330, REAL:0.297, MEM:2547.5M, EPOCH TIME: 1745632814.016896
[04/25 22:00:14    809s] 
[04/25 22:00:14    809s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/25 22:00:14    809s] *** Changed status on (1) nets in Clock.
[04/25 22:00:14    809s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2547.5M) ***
[04/25 22:00:14    809s] 
[04/25 22:00:14    809s] route_global_detail
[04/25 22:00:14    809s] 
[04/25 22:00:14    809s] #Start route_global_detail on Fri Apr 25 22:00:14 2025
[04/25 22:00:14    809s] #
[04/25 22:00:14    809s] ### Time Record (route_global_detail) is installed.
[04/25 22:00:14    809s] ### Time Record (Pre Callback) is installed.
[04/25 22:00:14    809s] ### Time Record (Pre Callback) is uninstalled.
[04/25 22:00:14    809s] ### Time Record (DB Import) is installed.
[04/25 22:00:14    809s] ### Time Record (Timing Data Generation) is installed.
[04/25 22:00:14    809s] #Generating timing data, please wait...
[04/25 22:00:14    809s] #29443 total nets, 29443 already routed, 29443 will ignore in trialRoute
[04/25 22:00:14    809s] ### run_trial_route starts on Fri Apr 25 22:00:14 2025 with memory = 1768.18 (MB), peak = 2142.82 (MB)
[04/25 22:00:14    810s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:14    810s] ### dump_timing_file starts on Fri Apr 25 22:00:14 2025 with memory = 1739.09 (MB), peak = 2142.82 (MB)
[04/25 22:00:14    810s] ### extractRC starts on Fri Apr 25 22:00:14 2025 with memory = 1739.09 (MB), peak = 2142.82 (MB)
[04/25 22:00:15    810s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 22:00:15    810s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:15    810s] #Dump tif for version 2.1
[04/25 22:00:16    811s] End AAE Lib Interpolated Model. (MEM=2547.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 22:00:20    816s] Total number of fetched objects 29443
[04/25 22:00:20    816s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/25 22:00:20    816s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/25 22:00:20    816s] End delay calculation. (MEM=2571.48 CPU=0:00:03.8 REAL=0:00:03.0)
[04/25 22:00:24    819s] 
[04/25 22:00:24    819s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1739.91 (MB), peak = 2142.82 (MB)
[04/25 22:00:24    819s] ### dump_timing_file cpu:00:00:10, real:00:00:10, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:24    820s] #Done generating timing data.
[04/25 22:00:24    820s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 22:00:24    820s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/25 22:00:24    820s] ### Net info: total nets: 29535
[04/25 22:00:24    820s] ### Net info: dirty nets: 17
[04/25 22:00:24    820s] ### Net info: marked as disconnected nets: 0
[04/25 22:00:24    820s] #num needed restored net=0
[04/25 22:00:24    820s] #need_extraction net=0 (total=29535)
[04/25 22:00:24    820s] ### Net info: fully routed nets: 1
[04/25 22:00:24    820s] ### Net info: trivial (< 2 pins) nets: 92
[04/25 22:00:24    820s] ### Net info: unrouted nets: 29442
[04/25 22:00:24    820s] ### Net info: re-extraction nets: 0
[04/25 22:00:24    820s] ### Net info: ignored nets: 0
[04/25 22:00:24    820s] ### Net info: skip routing nets: 0
[04/25 22:00:24    820s] #Start reading timing information from file .timing_file_88511.tif.gz ...
[04/25 22:00:25    820s] #Read in timing information for 577 ports, 25291 instances from timing file .timing_file_88511.tif.gz.
[04/25 22:00:25    820s] ### import design signature (9): route=1590763954 fixed_route=1998942571 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1221700659 dirty_area=0 del_dirty_area=0 cell=544111260 placement=2144717046 pin_access=1895651767 inst_pattern=1 via=610195162 routing_via=995836026
[04/25 22:00:25    820s] ### Time Record (DB Import) is uninstalled.
[04/25 22:00:25    820s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/25 22:00:25    820s] #RTESIG:78da95d0414f833014c071cffb142fdd0e986cf3bd96d2725de255cda25e17260f460225
[04/25 22:00:25    820s] #       8136d16f2fc6d30c03e9f5fdf2ef6bd79bf7c72308497b32bb1e8d3e113c1da542857627
[04/25 22:00:25    820s] #       958e1f249d86d1db41acd69be7975763a1c8ea9e213ab76dbd85fccb654df501391759a8
[04/25 22:00:25    820s] #       3df4ec7de5cafb5fad1097f03891801055ce73c9dd1642cfdd1f92c672499190e8da8f34
[04/25 22:00:25    820s] #       895402be0bff6d92a6657c515d1b0dcaee2dfe1c888abacdfcf8da09caf9b7256841349c
[04/25 22:00:25    820s] #       57a11110f5be1b6637a449e77326d5202e55799989596b40f0a7efb8e181b20bcd2d38ec
[04/25 22:00:25    820s] #       e75a37a92449bcfac351932620a6d71a8c99ed489cbaebee1b220dfcb7
[04/25 22:00:25    820s] #
[04/25 22:00:25    820s] ### Time Record (Data Preparation) is installed.
[04/25 22:00:25    820s] #RTESIG:78da9590c14e834010863df72926db1e3069ebcc2ccbee5e4d7a55d3a8d70665a124b024
[04/25 22:00:25    820s] #       b024faf6a29e6a28c85cff2fdffc33ebcdebe10882694f7ad7a156278287234b9468762c
[04/25 22:00:25    820s] #       557cc7741aa2977bb15a6f1e9f9eb5813cad3a07d15bd3545bc83e7d5a97ef90b93cedab
[04/25 22:00:25    820s] #       009d0ba1f4c5ed2f2d1197e071c28010953eb8c2b55be83bd7fe416ccc4b8c844497fc88
[04/25 22:00:25    820s] #       93482610dafebf4e52b40c5f64575a81347b83df03515e356918af9d20cfdf96a00151bb
[04/25 22:00:25    820s] #       acec6b015117da21bb426a3bafd356813897c57946668c06e13e42eb6a37a0cef7f53570
[04/25 22:00:25    820s] #       e8e71b3f4d59c9207eca4def6562bc78f628631310731eab673d8c53bb6ebe00af4c0979
[04/25 22:00:25    820s] #
[04/25 22:00:25    820s] ### Time Record (Data Preparation) is uninstalled.
[04/25 22:00:25    820s] ### Time Record (Global Routing) is installed.
[04/25 22:00:25    820s] ### Time Record (Global Routing) is uninstalled.
[04/25 22:00:25    820s] #Total number of trivial nets (e.g. < 2 pins) = 92 (skipped).
[04/25 22:00:25    820s] #Total number of routable nets = 29443.
[04/25 22:00:25    820s] #Total number of nets in the design = 29535.
[04/25 22:00:25    820s] #29443 routable nets do not have any wires.
[04/25 22:00:25    820s] #29443 nets will be global routed.
[04/25 22:00:25    820s] ### Time Record (Data Preparation) is installed.
[04/25 22:00:25    820s] #Start routing data preparation on Fri Apr 25 22:00:25 2025
[04/25 22:00:25    820s] #
[04/25 22:00:25    820s] #Minimum voltage of a net in the design = 0.000.
[04/25 22:00:25    820s] #Maximum voltage of a net in the design = 1.100.
[04/25 22:00:25    820s] #Voltage range [0.000 - 1.100] has 29515 nets.
[04/25 22:00:25    820s] #Voltage range [0.000 - 0.000] has 19 nets.
[04/25 22:00:25    820s] #Voltage range [0.900 - 1.100] has 1 net.
[04/25 22:00:25    820s] #Build and mark too close pins for the same net.
[04/25 22:00:25    820s] ### Time Record (Cell Pin Access) is installed.
[04/25 22:00:25    820s] #Rebuild pin access data for design.
[04/25 22:00:25    820s] #Initial pin access analysis.
[04/25 22:00:29    824s] #Detail pin access analysis.
[04/25 22:00:29    824s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 22:00:29    825s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/25 22:00:29    825s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/25 22:00:29    825s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 22:00:29    825s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/25 22:00:29    825s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/25 22:00:29    825s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[04/25 22:00:29    825s] #pin_access_rlayer=2(Metal2)
[04/25 22:00:29    825s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/25 22:00:29    825s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/25 22:00:29    825s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.30 (MB), peak = 2142.82 (MB)
[04/25 22:00:30    825s] #Regenerating Ggrids automatically.
[04/25 22:00:30    825s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[04/25 22:00:30    825s] #Using automatically generated G-grids.
[04/25 22:00:31    826s] #Done routing data preparation.
[04/25 22:00:31    826s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1750.87 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #Finished routing data preparation on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #Cpu time = 00:00:06
[04/25 22:00:31    826s] #Elapsed time = 00:00:06
[04/25 22:00:31    826s] #Increased memory = 9.23 (MB)
[04/25 22:00:31    826s] #Total memory = 1750.91 (MB)
[04/25 22:00:31    826s] #Peak memory = 2142.82 (MB)
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] ### Time Record (Data Preparation) is uninstalled.
[04/25 22:00:31    826s] ### Time Record (Global Routing) is installed.
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #Start global routing on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #Start global routing initialization on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #WARNING (NRGR-269) Net clk has fanout > 1000, this may cause long routing runtime.
[04/25 22:00:31    826s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[04/25 22:00:31    826s] #Number of eco nets is 1
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] #Start global routing data preparation on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] ### build_merged_routing_blockage_rect_list starts on Fri Apr 25 22:00:31 2025 with memory = 1750.96 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    826s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    826s] #Start routing resource analysis on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    826s] #
[04/25 22:00:31    826s] ### init_is_bin_blocked starts on Fri Apr 25 22:00:31 2025 with memory = 1750.98 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    826s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    826s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr 25 22:00:31 2025 with memory = 1753.23 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### adjust_flow_cap starts on Fri Apr 25 22:00:31 2025 with memory = 1753.32 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### adjust_flow_per_partial_route_obs starts on Fri Apr 25 22:00:31 2025 with memory = 1753.32 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### set_via_blocked starts on Fri Apr 25 22:00:31 2025 with memory = 1753.32 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### copy_flow starts on Fri Apr 25 22:00:31 2025 with memory = 1753.32 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] #Routing resource analysis is done on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] ### report_flow_cap starts on Fri Apr 25 22:00:31 2025 with memory = 1753.33 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] #  Resource Analysis:
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/25 22:00:31    827s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/25 22:00:31    827s] #  --------------------------------------------------------------
[04/25 22:00:31    827s] #  Metal1         H         322        1422       13572    72.14%
[04/25 22:00:31    827s] #  Metal2         V        1353         312       13572     0.00%
[04/25 22:00:31    827s] #  Metal3         H        1514         230       13572     0.00%
[04/25 22:00:31    827s] #  Metal4         V        1353         312       13572     0.00%
[04/25 22:00:31    827s] #  Metal5         H        1521         223       13572     0.00%
[04/25 22:00:31    827s] #  Metal6         V        1353         312       13572     0.00%
[04/25 22:00:31    827s] #  Metal7         H        1521         223       13572     0.00%
[04/25 22:00:31    827s] #  Metal8         V        1353         312       13572     0.00%
[04/25 22:00:31    827s] #  Metal9         H        1514         230       13572     0.00%
[04/25 22:00:31    827s] #  Metal10        V         474         191       13572     0.00%
[04/25 22:00:31    827s] #  Metal11        H         687          10       13572     0.00%
[04/25 22:00:31    827s] #  --------------------------------------------------------------
[04/25 22:00:31    827s] #  Total                  12967      21.68%      149292     6.56%
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### analyze_m2_tracks starts on Fri Apr 25 22:00:31 2025 with memory = 1753.34 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### report_initial_resource starts on Fri Apr 25 22:00:31 2025 with memory = 1753.34 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### mark_pg_pins_accessibility starts on Fri Apr 25 22:00:31 2025 with memory = 1753.34 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### set_net_region starts on Fri Apr 25 22:00:31 2025 with memory = 1753.34 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #Global routing data preparation is done on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.35 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] ### prepare_level starts on Fri Apr 25 22:00:31 2025 with memory = 1753.36 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init level 1 starts on Fri Apr 25 22:00:31 2025 with memory = 1753.37 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### Level 1 hgrid = 117 X 116
[04/25 22:00:31    827s] ### init level 2 starts on Fri Apr 25 22:00:31 2025 with memory = 1753.41 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### Level 2 hgrid = 30 X 29  (large_net only)
[04/25 22:00:31    827s] ### prepare_level_flow starts on Fri Apr 25 22:00:31 2025 with memory = 1753.80 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init_flow_edge starts on Fri Apr 25 22:00:31 2025 with memory = 1753.81 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### init_flow_edge starts on Fri Apr 25 22:00:31 2025 with memory = 1754.46 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #Global routing initialization is done on Fri Apr 25 22:00:31 2025
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1754.48 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] ### routing large nets 
[04/25 22:00:31    827s] #start global routing iteration 1...
[04/25 22:00:31    827s] ### init_flow_edge starts on Fri Apr 25 22:00:31 2025 with memory = 1754.50 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### routing at level 2 (topmost level) iter 0
[04/25 22:00:31    827s] ### Uniform Hboxes (7x7)
[04/25 22:00:31    827s] ### routing at level 1 iter 0 for 0 hboxes
[04/25 22:00:31    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.07 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] #
[04/25 22:00:31    827s] #start global routing iteration 2...
[04/25 22:00:31    827s] ### init_flow_edge starts on Fri Apr 25 22:00:31 2025 with memory = 1769.09 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### cal_flow starts on Fri Apr 25 22:00:31 2025 with memory = 1769.13 (MB), peak = 2142.82 (MB)
[04/25 22:00:31    827s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/25 22:00:31    827s] ### routing at level 1 (topmost level) iter 0
[04/25 22:00:50    845s] ### measure_qor starts on Fri Apr 25 22:00:50 2025 with memory = 1850.59 (MB), peak = 2142.82 (MB)
[04/25 22:00:50    845s] ### measure_congestion starts on Fri Apr 25 22:00:50 2025 with memory = 1850.59 (MB), peak = 2142.82 (MB)
[04/25 22:00:50    845s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:50    845s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:50    845s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1815.29 (MB), peak = 2142.82 (MB)
[04/25 22:00:50    845s] #
[04/25 22:00:50    845s] #start global routing iteration 3...
[04/25 22:00:50    846s] ### routing at level 1 (topmost level) iter 1
[04/25 22:00:53    848s] ### measure_qor starts on Fri Apr 25 22:00:53 2025 with memory = 1839.74 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] ### measure_congestion starts on Fri Apr 25 22:00:53 2025 with memory = 1839.74 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    848s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    848s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1822.85 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] ### route_end starts on Fri Apr 25 22:00:53 2025 with memory = 1822.86 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] #Total number of trivial nets (e.g. < 2 pins) = 92 (skipped).
[04/25 22:00:53    848s] #Total number of routable nets = 29443.
[04/25 22:00:53    848s] #Total number of nets in the design = 29535.
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] #29443 routable nets have routed wires.
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] #Routed nets constraints summary:
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #        Rules   Unconstrained  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #      Default           29443  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #        Total           29443  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] #Routing constraints summary of the whole design:
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #        Rules   Unconstrained  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #      Default           29443  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #        Total           29443  
[04/25 22:00:53    848s] #-----------------------------
[04/25 22:00:53    848s] #
[04/25 22:00:53    848s] ### adjust_flow_per_partial_route_obs starts on Fri Apr 25 22:00:53 2025 with memory = 1822.88 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    848s] ### cal_base_flow starts on Fri Apr 25 22:00:53 2025 with memory = 1822.88 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] ### init_flow_edge starts on Fri Apr 25 22:00:53 2025 with memory = 1822.88 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    848s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    848s] ### cal_flow starts on Fri Apr 25 22:00:53 2025 with memory = 1822.88 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### report_overcon starts on Fri Apr 25 22:00:53 2025 with memory = 1822.88 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #                 OverCon       OverCon       OverCon          
[04/25 22:00:53    849s] #                  #Gcell        #Gcell[04/25 22:00:53    849s]   Flow/Cap        #Gcell    %Gcell
[04/25 22:00:53    849s] #     Layer           (1)           (2)           (3)   OverCon
[04/25 22:00:53    849s] #  ----------------------     0.66  ----------------------------------------------------
[04/25 22:00:53    849s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal2       41(0.30%)     0.58       21(0.15%)      2(0.01%)   (0.47%)
[04/25 22:00:53    849s] #  Metal3       35(0.26%)     0.53       10(0.07%)      8(0.06%)   (0.39%)
[04/25 22:00:53    849s] #  Metal4        0(0.00%)     0.40        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal5        0(0.00%)     0.25        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal6       0.26        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal7        0(0.00%)     0.15        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal8        0(0.00%)     0.20        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal9        0(0.00%)     0.13        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal10       0(0.00%)     0.28        0(0.00%)      0(0.00%)   (0.00%)
[04/25 22:00:53    849s] #  Metal11       0(0.00%)     0.00        0(0.00%)      0(0.00%)   (0.00%)
--------------[04/25 22:00:53    849s] #  ------------------------------------------------------------
[04/25 22:00:53    849s] #     Total     76(0.05%)     31(0.02%)     10(0.01%)   (0.08%)
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[04/25 22:00:53    849s] #  Overflow after GR: 0.04% H + 0.04% V
[04/25 22:00:53    849s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### cal_base_flow starts on Fri Apr 25 22:00:53 2025 with memory = 1822.89 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### init_flow_edge starts on Fri Apr 25 22:00:53 2025 with memory = 1822.89 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### cal_flow starts on Fri Apr 25 22:00:53 2025 with memory = 1822.89 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### generate_cong_map_content starts on Fri Apr 25 22:00:53 2025 with memory = 1822.89 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### Sync with Inovus CongMap starts on Fri Apr 25 22:00:53 2025 with memory = 1823.24 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] #Hotspot report including placement blocked areas
[04/25 22:00:53    849s] OPERPROF: Starting HotSpotCal at level 1, MEM:2566.7M, EPOCH TIME: 1745632853.529324
[04/25 22:00:53    849s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/25 22:00:53    849s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/25 22:00:53    849s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/25 22:00:53    849s] [hotspot] |   Metal1(H)    |              1.00 |              8.00 |   232.56    27.36   239.40    34.20 |
[04/25 22:00:53    849s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal3(H)    |              6.00 |             12.00 |   266.75   171.00   280.44   198.36 |
[04/25 22:00:53    849s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[04/25 22:00:53    849s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/25 22:00:53    849s] [hotspot] |      worst     | (Metal3)     6.00 | (Metal3)    12.00 |                                     |
[04/25 22:00:53    849s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/25 22:00:53    849s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 22:00:53    849s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 22:00:53    849s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/25 22:00:53    849s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/25 22:00:53    849s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/25 22:00:53    849s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.028, MEM:2582.7M, EPOCH TIME: 1745632853.556909
[04/25 22:00:53    849s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### update starts on Fri Apr 25 22:00:53 2025 with memory = 1822.79 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] #Complete Global Routing.
[04/25 22:00:53    849s] #Total wire length = 404216 um.
[04/25 22:00:53    849s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal1 = 1273 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal2 = 81533 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal3 = 120867 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal4 = 87729 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal5 = 61929 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal6 = 35038 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal7 = 10232 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal8 = 3924 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal9 = 1667 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal10 = 23 um.
[04/25 22:00:53    849s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:00:53    849s] #Total number of vias = 163552
[04/25 22:00:53    849s] #Up-Via Summary (total 163552):
[04/25 22:00:53    849s] #           
[04/25 22:00:53    849s] #-----------------------
[04/25 22:00:53    849s] # Metal1          83525
[04/25 22:00:53    849s] # Metal2          55987
[04/25 22:00:53    849s] # Metal3          15093
[04/25 22:00:53    849s] # Metal4           5973
[04/25 22:00:53    849s] # Metal5           1951
[04/25 22:00:53    849s] # Metal6            682
[04/25 22:00:53    849s] # Metal7            257
[04/25 22:00:53    849s] # Metal8             82
[04/25 22:00:53    849s] # Metal9              2
[04/25 22:00:53    849s] #-----------------------
[04/25 22:00:53    849s] #                163552 
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### report_overcon starts on Fri Apr 25 22:00:53 2025 with memory = 1822.79 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### report_overcon starts on Fri Apr 25 22:00:53 2025 with memory = 1822.79 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] #Max overcon = 3 tracks.
[04/25 22:00:53    849s] #Total overcon = 0.08%.
[04/25 22:00:53    849s] #Worst layer Gcell overcon rate = 0.39%.
[04/25 22:00:53    849s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### global_route design signature (12): route=1395112725 net_attr=1582247415
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #Global routing statistics:
[04/25 22:00:53    849s] #Cpu time = 00:00:23
[04/25 22:00:53    849s] #Elapsed time = 00:00:23
[04/25 22:00:53    849s] #Increased memory = 71.88 (MB)
[04/25 22:00:53    849s] #Total memory = 1822.80 (MB)
[04/25 22:00:53    849s] #Peak memory = 2142.82 (MB)
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #Finished global routing on [04/25 22:00:53    849s] ### Time Record (Global Routing) is uninstalled.
Fri Apr 25 22:00:53 2025
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] #
[04/25 22:00:53    849s] ### Time Record (Data Preparation) is installed.
[04/25 22:00:53    849s] ### Time Record (Data Preparation) is uninstalled.
[04/25 22:00:53    849s] ### track-assign external-init starts on Fri Apr 25 22:00:53 2025 with memory = 1820.57 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### Time Record (Track Assignment) is installed.
[04/25 22:00:53    849s] ### Time Record (Track Assignment) is uninstalled.
[04/25 22:00:53    849s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.57 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### track-assign engine-init starts on Fri Apr 25 22:00:53 2025 with memory = 1820.57 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] ### Time Record (Track Assignment) is installed.
[04/25 22:00:53    849s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:53    849s] ### track-assign core-engine starts on Fri Apr 25 22:00:53 2025 with memory = 1820.63 (MB), peak = 2142.82 (MB)
[04/25 22:00:53    849s] #Start Track Assignment.
[04/25 22:00:56    851s] #Done with 36977 horizontal wires in 4 hboxes and 32056 vertical wires in 4 hboxes.
[04/25 22:00:58    854s] #Done with 7891 horizontal wires in 4 hboxes and 6973 vertical wires in 4 hboxes.
[04/25 22:00:59    855s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[04/25 22:00:59    855s] #
[04/25 22:00:59    855s] #Track assignment summary:
[04/25 22:00:59    855s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/25 22:00:59    855s] #------------------------------------------------------------------------
[04/25 22:00:59    855s] # Metal1      1229.98 	  0.00%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal2     75240.20 	  0.12%  	  0.00% 	  0.02%
[04/25 22:00:59    855s] # Metal3    113445.57 	  0.24%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal4     86783.89 	  0.04%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal5     61821.52 	  0.02%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal6     34979.44 	  0.01%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal7     10200.01 	  0.02%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal8      3916.21 	  0.00%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal9      1670.52 	  0.00%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal10       22.45 	  0.00%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 22:00:59    855s] #------------------------------------------------------------------------
[04/25 22:00:59    855s] # All      389309.80  	  0.11% 	  0.00% 	  0.00%
[04/25 22:00:59    855s] #Complete Track Assignment.
[04/25 22:00:59    855s] #Total wire length = 397380 um.
[04/25 22:00:59    855s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal1 = 1231 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal2 = 78835 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal3 = 118043 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal4 = 86815 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal5 = 61751 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal6 = 34925 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal7 = 10183 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal8 = 3908 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal9 = 1667 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal10 = 22 um.
[04/25 22:00:59    855s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:00:59    855s] #Total number of vias = 163552
[04/25 22:00:59    855s] #Up-Via Summary (total 163552):
[04/25 22:00:59    855s] #           
[04/25 22:00:59    855s] #-----------------------
[04/25 22:00:59    855s] # Metal1          83525
[04/25 22:00:59    855s] # Metal2          55987
[04/25 22:00:59    855s] # Metal3          15093
[04/25 22:00:59    855s] # Metal4           5973
[04/25 22:00:59    855s] # Metal5           1951
[04/25 22:00:59    855s] # Metal6            682
[04/25 22:00:59    855s] # Metal7            257
[04/25 22:00:59    855s] # Metal8             82
[04/25 22:00:59    855s] # Metal9              2
[04/25 22:00:59    855s] #-----------------------
[04/25 22:00:59    855s] #                163552 
[04/25 22:00:59    855s] #
[04/25 22:00:59    855s] ### track_assign design signature (15): route=813762994
[04/25 22:00:59    855s] ### track-assign core-engine cpu:00:00:06, real:00:00:06, mem:1.8 GB, peak:2.1 GB
[04/25 22:00:59    855s] ### Time Record (Track Assignment) is uninstalled.
[04/25 22:00:59    855s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1820.53 (MB), peak = 2142.82 (MB)
[04/25 22:00:59    855s] #
[04/25 22:00:59    855s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/25 22:00:59    855s] #Cpu time = 00:00:34
[04/25 22:00:59    855s] #Elapsed time = 00:00:34
[04/25 22:00:59    855s] #Increased memory = 78.88 (MB)
[04/25 22:00:59    855s] #Total memory = 1820.53 (MB)
[04/25 22:00:59    855s] #Peak memory = 2142.82 (MB)
[04/25 22:00:59    855s] ### Time Record (Detail Routing) is installed.
[04/25 22:00:59    855s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 22:00:59    855s] #
[04/25 22:00:59    855s] #Start Detail Routing..
[04/25 22:00:59    855s] #start initial detail routing ...
[04/25 22:00:59    855s] ### Design has 0 dirty nets, 26171 dirty-areas)
[04/25 22:02:50    966s] #   number of violations = 157
[04/25 22:02:50    966s] #
[04/25 22:02:50    966s] #    By Layer and Type :
[04/25 22:02:50    966s] #	         MetSpc   EOLSpc    Short   Totals
[04/25 22:02:50    966s] #	Metal1        6        8       24       38
[04/25 22:02:50    966s] #	Metal2        1        0      118      119
[04/25 22:02:50    966s] #	Totals        7        8      142      157
[04/25 22:02:50    966s] #6566 out of 25291 instances (26.0%) need to be verified(marked ipoed), dirty area = 10.9%.
[04/25 22:03:00    975s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:00    975s] #   number of violations = 157
[04/25 22:03:00    975s] #
[04/25 22:03:00    975s] #    By Layer and Type :
[04/25 22:03:00    975s] #	         MetSpc   EOLSpc    Short   Totals
[04/25 22:03:00    975s] #	Metal1        6        8       24       38
[04/25 22:03:00    975s] #	Metal2        1        0      118      119
[04/25 22:03:00    975s] #	Totals        7        8      142      157
[04/25 22:03:00    975s] #cpu time = 00:02:00, elapsed time = 00:02:00, memory = 1813.66 (MB), peak = 2142.82 (MB)
[04/25 22:03:02    978s] #start 1st optimization iteration ...
[04/25 22:03:06    982s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:06    982s] #   number of violations = 77
[04/25 22:03:06    982s] #
[04/25 22:03:06    982s] #    By Layer and Type :
[04/25 22:03:06    982s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[04/25 22:03:06    982s] #	Metal1        6        3        8        0       17
[04/25 22:03:06    982s] #	Metal2       27        0       32        1       60
[04/25 22:03:06    982s] #	Totals       33        3       40        1       77
[04/25 22:03:06    982s] #    number of process antenna violations = 8
[04/25 22:03:06    982s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1815.75 (MB), peak = 2142.82 (MB)
[04/25 22:03:06    982s] #start 2nd optimization iteration ...
[04/25 22:03:08    984s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:08    984s] #   number of violations = 77
[04/25 22:03:08    984s] #
[04/25 22:03:08    984s] #    By Layer and Type :
[04/25 22:03:08    984s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[04/25 22:03:08    984s] #	Metal1        6        3        8        0       17
[04/25 22:03:08    984s] #	Metal2       30        0       29        1       60
[04/25 22:03:08    984s] #	Totals       36        3       37        1       77
[04/25 22:03:08    984s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1817.64 (MB), peak = 2142.82 (MB)
[04/25 22:03:08    984s] #start 3rd optimization iteration ...
[04/25 22:03:11    987s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:11    987s] #   number of violations = 9
[04/25 22:03:11    987s] #
[04/25 22:03:11    987s] #    By Layer and Type :
[04/25 22:03:11    987s] #	         MetSpc    Short   Totals
[04/25 22:03:11    987s] #	Metal1        0        0        0
[04/25 22:03:11    987s] #	Metal2        8        1        9
[04/25 22:03:11    987s] #	Totals        8        1        9
[04/25 22:03:11    987s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1816.30 (MB), peak = 2142.82 (MB)
[04/25 22:03:11    987s] #start 4th optimization iteration ...
[04/25 22:03:12    988s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:12    988s] #   number of violations = 5
[04/25 22:03:12    988s] #
[04/25 22:03:12    988s] #    By Layer and Type :
[04/25 22:03:12    988s] #	         MetSpc   Totals
[04/25 22:03:12    988s] #	Metal1        0        0
[04/25 22:03:12    988s] #	Metal2        5        5
[04/25 22:03:12    988s] #	Totals        5        5
[04/25 22:03:12    988s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1815.65 (MB), peak = 2142.82 (MB)
[04/25 22:03:12    988s] #start 5th optimization iteration ...
[04/25 22:03:13    989s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:13    989s] #   number of violations = 2
[04/25 22:03:13    989s] #
[04/25 22:03:13    989s] #    By Layer and Type :
[04/25 22:03:13    989s] #	         MetSpc   Totals
[04/25 22:03:13    989s] #	Metal1        0        0
[04/25 22:03:13    989s] #	Metal2        2        2
[04/25 22:03:13    989s] #	Totals        2        2
[04/25 22:03:13    989s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1815.82 (MB), peak = 2142.82 (MB)
[04/25 22:03:13    989s] #start 6th optimization iteration ...
[04/25 22:03:13    989s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:13    989s] #   number of violations = 3
[04/25 22:03:13    989s] #
[04/25 22:03:13    989s] #    By Layer and Type :
[04/25 22:03:13    989s] #	         MetSpc   Totals
[04/25 22:03:13    989s] #	Metal1        0        0
[04/25 22:03:13    989s] #	Metal2        3        3
[04/25 22:03:13    989s] #	Totals        3        3
[04/25 22:03:13    989s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.85 (MB), peak = 2142.82 (MB)
[04/25 22:03:13    989s] #start 7th optimization iteration ...
[04/25 22:03:13    989s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:13    989s] #   number of violations = 2
[04/25 22:03:13    989s] #
[04/25 22:03:13    989s] #    By Layer and Type :
[04/25 22:03:13    989s] #	         MetSpc   Totals
[04/25 22:03:13    989s] #	Metal1        0        0
[04/25 22:03:13    989s] #	Metal2        2        2
[04/25 22:03:13    989s] #	Totals        2        2
[04/25 22:03:13    989s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.24 (MB), peak = 2142.82 (MB)
[04/25 22:03:14    989s] #start 8th optimization iteration ...
[04/25 22:03:14    989s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:14    989s] #   number of violations = 2
[04/25 22:03:14    989s] #
[04/25 22:03:14    989s] #    By Layer and Type :
[04/25 22:03:14    989s] #	         MetSpc   Totals
[04/25 22:03:14    989s] #	Metal1        0        0
[04/25 22:03:14    989s] #	Metal2        2        2
[04/25 22:03:14    989s] #	Totals        2        2
[04/25 22:03:14    989s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.93 (MB), peak = 2142.82 (MB)
[04/25 22:03:14    989s] #start 9th optimization iteration ...
[04/25 22:03:14    990s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:14    990s] #   number of violations = 2
[04/25 22:03:14    990s] #
[04/25 22:03:14    990s] #    By Layer and Type :
[04/25 22:03:14    990s] #	         MetSpc   Totals
[04/25 22:03:14    990s] #	Metal1        0        0
[04/25 22:03:14    990s] #	Metal2        2        2
[04/25 22:03:14    990s] #	Totals        2        2
[04/25 22:03:14    990s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.81 (MB), peak = 2142.82 (MB)
[04/25 22:03:14    990s] #start 10th optimization iteration ...
[04/25 22:03:14    990s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:14    990s] #   number of violations = 2
[04/25 22:03:14    990s] #
[04/25 22:03:14    990s] #    By Layer and Type :
[04/25 22:03:14    990s] #	         MetSpc   Totals
[04/25 22:03:14    990s] #	Metal1        0        0
[04/25 22:03:14    990s] #	Metal2        2        2
[04/25 22:03:14    990s] #	Totals        2        2
[04/25 22:03:14    990s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.68 (MB), peak = 2142.82 (MB)
[04/25 22:03:14    990s] #start 11th optimization iteration ...
[04/25 22:03:14    990s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:14    990s] #   number of violations = 1
[04/25 22:03:14    990s] #
[04/25 22:03:14    990s] #    By Layer and Type :
[04/25 22:03:14    990s] #	         MetSpc   Totals
[04/25 22:03:14    990s] #	Metal1        0        0
[04/25 22:03:14    990s] #	Metal2        1        1
[04/25 22:03:14    990s] #	Totals        1        1
[04/25 22:03:14    990s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.84 (MB), peak = 2142.82 (MB)
[04/25 22:03:14    990s] #start 12th optimization iteration ...
[04/25 22:03:15    991s] ### Routing stats: routing = 99.43% drc-check-only = 0.27% dirty-area = 94.05%
[04/25 22:03:15    991s] #   number of violations = 0
[04/25 22:03:15    991s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.73 (MB), peak = 2142.82 (MB)
[04/25 22:03:15    991s] #Complete Detail Routing.
[04/25 22:03:15    991s] #Total wire length = 428902 um.
[04/25 22:03:15    991s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal1 = 9342 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal2 = 106593 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal3 = 119119 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal4 = 87242 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal5 = 57429 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal6 = 33952 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal7 = 9348 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal8 = 4086 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal9 = 1755 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal10 = 35 um.
[04/25 22:03:15    991s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:03:15    991s] #Total number of vias = 172130
[04/25 22:03:15    991s] #Up-Via Summary (total 172130):
[04/25 22:03:15    991s] #           
[04/25 22:03:15    991s] #-----------------------
[04/25 22:03:15    991s] # Metal1          89013
[04/25 22:03:15    991s] # Metal2          60271
[04/25 22:03:15    991s] # Metal3          15020
[04/25 22:03:15    991s] # Metal4           5161
[04/25 22:03:15    991s] # Metal5           1706
[04/25 22:03:15    991s] # Metal6            615
[04/25 22:03:15    991s] # Metal7            258
[04/25 22:03:15    991s] # Metal8             84
[04/25 22:03:15    991s] # Metal9              2
[04/25 22:03:15    991s] #-----------------------
[04/25 22:03:15    991s] #                172130 
[04/25 22:03:15    991s] #
[04/25 22:03:15    991s] #Total number of DRC violations = 0
[04/25 22:03:15    991s] ### Time Record (Detail Routing) is uninstalled.
[04/25 22:03:15    991s] ### Time Record (Antenna Fixing) is installed.
[04/25 22:03:15    991s] #Cpu time = 00:02:16
[04/25 22:03:15    991s] #Elapsed time = 00:02:16
[04/25 22:03:15    991s] #Increased memory = -5.58 (MB)
[04/25 22:03:15    991s] #Total memory = 1814.95 (MB)
[04/25 22:03:15    991s] #Peak memory = 2142.82 (MB)
[04/25 22:03:15    991s] #
[04/25 22:03:15    991s] #start routing for process antenna violation fix ...
[04/25 22:03:15    991s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 22:03:18    994s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1821.63 (MB), peak = 2142.82 (MB)
[04/25 22:03:18    994s] #
[04/25 22:03:18    994s] #Total wire length = 428902 um.
[04/25 22:03:18    994s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal1 = 9342 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal2 = 106593 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal3 = 119119 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal4 = 87231 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal5 = 57419 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal6 = 33963 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal7 = 9359 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal8 = 4086 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal9 = 1755 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal10 = 35 um.
[04/25 22:03:18    994s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:03:18    994s] #Total number of vias = 172146
[04/25 22:03:18    994s] #Up-Via Summary (total 172146):
[04/25 22:03:18    994s] #           
[04/25 22:03:18    994s] #-----------------------
[04/25 22:03:18    994s] # Metal1          89013
[04/25 22:03:18    994s] # Metal2          60271
[04/25 22:03:18    994s] # Metal3          15020
[04/25 22:03:18    994s] # Metal4           5165
[04/25 22:03:18    994s] # Metal5           1714
[04/25 22:03:18    994s] # Metal6            619
[04/25 22:03:18    994s] # Metal7            258
[04/25 22:03:18    994s] # Metal8             84
[04/25 22:03:18    994s] # Metal9              2
[04/25 22:03:18    994s] #-----------------------
[04/25 22:03:18    994s] #                172146 
[04/25 22:03:18    994s] #
[04/25 22:03:18    994s] #Total number of DRC violations = 0
[04/25 22:03:18    994s] #Total number of process antenna violations = 0
[04/25 22:03:18    994s] #Total number of net violated process antenna rule = 0
[04/25 22:03:18    994s] #
[04/25 22:03:20    996s] #
[04/25 22:03:20    996s] #Total wire length = 428902 um.
[04/25 22:03:20    996s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal1 = 9342 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal2 = 106593 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal3 = 119119 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal4 = 87231 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal5 = 57419 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal6 = 33963 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal7 = 9359 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal8 = 4086 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal9 = 1755 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal10 = 35 um.
[04/25 22:03:20    996s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:03:20    996s] #Total number of vias = 172146
[04/25 22:03:20    996s] #Up-Via Summary (total 172146):
[04/25 22:03:20    996s] #           
[04/25 22:03:20    996s] #-----------------------
[04/25 22:03:20    996s] # Metal1          89013
[04/25 22:03:20    996s] # Metal2          60271
[04/25 22:03:20    996s] # Metal3          15020
[04/25 22:03:20    996s] # Metal4           5165
[04/25 22:03:20    996s] # Metal5           1714
[04/25 22:03:20    996s] # Metal6            619
[04/25 22:03:20    996s] # Metal7            258
[04/25 22:03:20    996s] # Metal8             84
[04/25 22:03:20    996s] # Metal9              2
[04/25 22:03:20    996s] #-----------------------
[04/25 22:03:20    996s] #                172146 
[04/25 22:03:20    996s] #
[04/25 22:03:20    996s] #Total number of DRC violations = 0
[04/25 22:03:20    996s] #Total number of process antenna violations = 0
[04/25 22:03:20    996s] #Total number of net violated process antenna rule = 0
[04/25 22:03:20    996s] ### Time Record (Antenna Fixing) is uninstalled.
[04/25 22:03:20    996s] #
[04/25 22:03:20    996s] ### Time Record (Post Route Wire Spreading) is installed.
[04/25 22:03:20    996s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 22:03:20    996s] #
[04/25 22:03:20    996s] #Start Post Route wire spreading..
[04/25 22:03:20    996s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 22:03:20    996s] #
[04/25 22:03:20    996s] #Start DRC checking..
[04/25 22:03:30   1006s] #   number of violations = 0
[04/25 22:03:30   1006s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1819.70 (MB), peak = 2142.82 (MB)
[04/25 22:03:30   1006s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/25 22:03:30   1006s] #Total number of DRC violations = 0
[04/25 22:03:30   1006s] #Total number of process antenna violations = 0
[04/25 22:03:30   1006s] #Total number of net violated process antenna rule = 0
[04/25 22:03:30   1006s] #
[04/25 22:03:30   1006s] #Start data preparation for wire spreading...
[04/25 22:03:30   1006s] #
[04/25 22:03:30   1006s] #Data preparation is done on Fri Apr 25 22:03:30 2025
[04/25 22:03:30   1006s] #
[04/25 22:03:30   1006s] ### track-assign engine-init starts on Fri Apr 25 22:03:30 2025 with memory = 1819.70 (MB), peak = 2142.82 (MB)
[04/25 22:03:30   1006s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/25 22:03:30   1006s] #
[04/25 22:03:30   1006s] #Start Post Route Wire Spread.
[04/25 22:03:33   1009s] #Done with 5832 horizontal wires in 7 hboxes and 4479 vertical wires in 7 hboxes.
[04/25 22:03:34   1009s] #Complete Post Route Wire Spread.
[04/25 22:03:34   1009s] #
[04/25 22:03:34   1009s] #Total wire length = 433560 um.
[04/25 22:03:34   1009s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal1 = 9392 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal2 = 107045 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal3 = 120821 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal4 = 88820 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal5 = 57994 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal6 = 34144 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal7 = 9436 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal8 = 4115 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal9 = 1758 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal10 = 35 um.
[04/25 22:03:34   1009s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:03:34   1009s] #Total number of vias = 172146
[04/25 22:03:34   1009s] #Up-Via Summary (total 172146):
[04/25 22:03:34   1009s] #           
[04/25 22:03:34   1009s] #-----------------------
[04/25 22:03:34   1009s] # Metal1          89013
[04/25 22:03:34   1009s] # Metal2          60271
[04/25 22:03:34   1009s] # Metal3          15020
[04/25 22:03:34   1009s] # Metal4           5165
[04/25 22:03:34   1009s] # Metal5           1714
[04/25 22:03:34   1009s] # Metal6            619
[04/25 22:03:34   1009s] # Metal7            258
[04/25 22:03:34   1009s] # Metal8             84
[04/25 22:03:34   1009s] # Metal9              2
[04/25 22:03:34   1009s] #-----------------------
[04/25 22:03:34   1009s] #                172146 
[04/25 22:03:34   1009s] #
[04/25 22:03:34   1010s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/25 22:03:34   1010s] #
[04/25 22:03:34   1010s] #Start DRC checking..
[04/25 22:03:44   1020s] #   number of violations = 0
[04/25 22:03:44   1020s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1819.90 (MB), peak = 2142.82 (MB)
[04/25 22:03:44   1020s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/25 22:03:44   1020s] #Total number of DRC violations = 0
[04/25 22:03:44   1020s] #Total number of process antenna violations = 0
[04/25 22:03:44   1020s] #Total number of net violated process antenna rule = 0
[04/25 22:03:46   1022s] #   number of violations = 0
[04/25 22:03:46   1022s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1819.60 (MB), peak = 2142.82 (MB)
[04/25 22:03:46   1022s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/25 22:03:46   1022s] #Total number of DRC violations = 0
[04/25 22:03:46   1022s] #Total number of process antenna violations = 0
[04/25 22:03:46   1022s] #Total number of net violated process antenna rule = 0
[04/25 22:03:46   1022s] #Post Route wire spread is done.
[04/25 22:03:46   1022s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/25 22:03:46   1022s] #Total wire length = 433560 um.
[04/25 22:03:46   1022s] #Total half perimeter of net bounding box = 404816 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal1 = 9392 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal2 = 107045 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal3 = 120821 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal4 = 88820 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal5 = 57994 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal6 = 34144 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal7 = 9436 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal8 = 4115 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal9 = 1758 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal10 = 35 um.
[04/25 22:03:46   1022s] #Total wire length on LAYER Metal11 = 0 um.
[04/25 22:03:46   1022s] #Total number of vias = 172146
[04/25 22:03:46   1022s] #Up-Via Summary (total 172146):
[04/25 22:03:46   1022s] #           
[04/25 22:03:46   1022s] #-----------------------
[04/25 22:03:46   1022s] # Metal1          89013
[04/25 22:03:46   1022s] # Metal2          60271
[04/25 22:03:46   1022s] # Metal3          15020
[04/25 22:03:46   1022s] # Metal4           5165
[04/25 22:03:46   1022s] # Metal5           1714
[04/25 22:03:46   1022s] # Metal6            619
[04/25 22:03:46   1022s] # Metal7            258
[04/25 22:03:46   1022s] # Metal8             84
[04/25 22:03:46   1022s] # Metal9              2
[04/25 22:03:46   1022s] #-----------------------
[04/25 22:03:46   1022s] #                172146 
[04/25 22:03:46   1022s] #
[04/25 22:03:46   1022s] #route_detail Statistics:
[04/25 22:03:46   1022s] #Cpu time = 00:02:47
[04/25 22:03:46   1022s] #Elapsed time = 00:02:47
[04/25 22:03:46   1022s] #Increased memory = -0.93 (MB)
[04/25 22:03:46   1022s] #Total memory = 1819.60 (MB)
[04/25 22:03:46   1022s] #Peak memory = 2142.82 (MB)
[04/25 22:03:46   1022s] ### global_detail_route design signature (62): route=2133106448 flt_obj=0 vio=1905142130 shield_wire=1
[04/25 22:03:46   1022s] ### Time Record (DB Export) is installed.
[04/25 22:03:47   1022s] ### export design design signature (63): route=2133106448 fixed_route=1998942571 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1788598221 dirty_area=0 del_dirty_area=0 cell=544111260 placement=2144717046 pin_access=1773602600 inst_pattern=1 via=610195162 routing_via=995836026
[04/25 22:03:47   1023s] ### Time Record (DB Export) is uninstalled.
[04/25 22:03:47   1023s] ### Time Record (Post Callback) is installed.
[04/25 22:03:47   1023s] ### Time Record (Post Callback) is uninstalled.
[04/25 22:03:47   1023s] #
[04/25 22:03:47   1023s] #route_global_detail statistics:
[04/25 22:03:47   1023s] #Cpu time = 00:03:34
[04/25 22:03:47   1023s] #Elapsed time = 00:03:34
[04/25 22:03:47   1023s] #Increased memory = 17.70 (MB)
[04/25 22:03:47   1023s] #Total memory = 1808.92 (MB)
[04/25 22:03:47   1023s] #Peak memory = 2142.82 (MB)
[04/25 22:03:47   1023s] #Number of warnings = 3
[04/25 22:03:47   1023s] #Total number of warnings = 4
[04/25 22:03:47   1023s] #Number of fails = 0
[04/25 22:03:47   1023s] #Total number of fails = 0
[04/25 22:03:47   1023s] #Complete route_global_detail on Fri Apr 25 22:03:47 2025
[04/25 22:03:47   1023s] #
[04/25 22:03:47   1023s] ### Time Record (route_global_detail) is uninstalled.
[04/25 22:03:47   1023s] #Default setup view is reset to wc.
[04/25 22:03:47   1023s] #Default setup view is reset to wc.
[04/25 22:03:47   1023s] AAE_INFO: Post Route call back at the end of routeDesign
[04/25 22:03:47   1023s] #route_design: cpu time = 00:03:41, elapsed time = 00:03:41, memory = 1788.72 (MB), peak = 2142.82 (MB)
[04/25 22:03:47   1023s] ### Time Record (route_design) is uninstalled.
[04/25 22:03:47   1023s] ### 
[04/25 22:03:47   1023s] ###   Scalability Statistics
[04/25 22:03:47   1023s] ### 
[04/25 22:03:47   1023s] ### --------------------------------+----------------+----------------+----------------+
[04/25 22:03:47   1023s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[04/25 22:03:47   1023s] ### --------------------------------+----------------+----------------+----------------+
[04/25 22:03:47   1023s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 22:03:47   1023s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/25 22:03:47   1023s] ###   Timing Data Generation        |        00:00:10|        00:00:10|             1.0|
[04/25 22:03:47   1023s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/25 22:03:47   1023s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[04/25 22:03:47   1023s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[04/25 22:03:47   1023s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/25 22:03:47   1023s] ###   Global Routing                |        00:00:23|        00:00:23|             1.0|
[04/25 22:03:47   1023s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[04/25 22:03:47   1023s] ###   Detail Routing                |        00:02:16|        00:02:16|             1.0|
[04/25 22:03:47   1023s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             1.0|
[04/25 22:03:47   1023s] ###   Post Route Wire Spreading     |        00:00:26|        00:00:26|             1.0|
[04/25 22:03:47   1023s] ###   Entire Command                |        00:03:41|        00:03:41|             1.0|
[04/25 22:03:47   1023s] ### --------------------------------+----------------+----------------+----------------+
[04/25 22:03:47   1023s] ### 
[04/25 22:03:47   1023s] #% End route_design (date=04/25 22:03:47, total cpu=0:03:41, real=0:03:41, peak res=1899.0M, current mem=1788.7M)
[04/25 22:03:47   1023s] @@file 65: reset_parasitics
[04/25 22:03:47   1023s] Reset Parastics called with the command reset_parasitics[04/25 22:03:47   1023s] @@file 66: extract_rc
[04/25 22:03:47   1023s] Extraction called for design 'tpu_top' of instances=25291 and nets=29535 using extraction engine 'pre_route' .
[04/25 22:03:47   1023s] pre_route RC Extraction called for design tpu_top.
[04/25 22:03:47   1023s] RC Extraction called in multi-corner(1) mode.
[04/25 22:03:47   1023s] RCMode: PreRoute
[04/25 22:03:47   1023s]       RC Corner Indexes            0   
[04/25 22:03:47   1023s] Capacitance Scaling Factor   : 1.00000 
[04/25 22:03:47   1023s] Resistance Scaling Factor    : 1.00000 
[04/25 22:03:47   1023s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 22:03:47   1023s] Clock Res. Scaling Factor    : 1.00000 
[04/25 22:03:47   1023s] Shrink Factor                : 0.90000
[04/25 22:03:47   1023s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 22:03:47   1023s] Using capacitance table file ...

[04/25 22:03:47   1023s] Trim Metal Layers:
[04/25 22:03:47   1023s] LayerId::1 widthSet size::4
[04/25 22:03:47   1023s] LayerId::2 widthSet size::4
[04/25 22:03:47   1023s] LayerId::3 widthSet size::4
[04/25 22:03:47   1023s] LayerId::4 widthSet size::4
[04/25 22:03:47   1023s] LayerId::5 widthSet size::4
[04/25 22:03:47   1023s] LayerId::6 widthSet size::4
[04/25 22:03:47   1023s] LayerId::7 widthSet size::5
[04/25 22:03:47   1023s] LayerId::8 widthSet size::5
[04/25 22:03:47   1023s] LayerId::9 widthSet size::5
[04/25 22:03:47   1023s] LayerId::10 widthSet size::4
[04/25 22:03:47   1023s] LayerId::11 widthSet size::3
[04/25 22:03:47   1023s] eee: pegSigSF::1.070000
[04/25 22:03:47   1023s] Updating RC grid for preRoute extraction ...
[04/25 22:03:47   1023s] Initializing multi-corner capacitance tables ... 
[04/25 22:03:48   1024s] Initializing multi-corner resistance tables ...
[04/25 22:03:48   1024s] Creating RPSQ from WeeR and WRes ...
[04/25 22:03:48   1024s] eee: l::1 avDens::0.112825 usedTrk::3970.304942 availTrk::35190.000000 sigTrk::3970.304942
[04/25 22:03:48   1024s] eee: l::2 avDens::0.190548 usedTrk::6386.392232 availTrk::33516.000000 sigTrk::6386.392232
[04/25 22:03:48   1024s] eee: l::3 avDens::0.202281 usedTrk::7172.878532 availTrk::35460.000000 sigTrk::7172.878532
[04/25 22:03:48   1024s] eee: l::4 avDens::0.171102 usedTrk::5237.275160 availTrk::30609.000000 sigTrk::5237.275160
[04/25 22:03:48   1024s] eee: l::5 avDens::0.118139 usedTrk::3391.770962 availTrk::28710.000000 sigTrk::3391.770962
[04/25 22:03:48   1024s] eee: l::6 avDens::0.086493 usedTrk::1996.695903 availTrk::23085.000000 sigTrk::1996.695903
[04/25 22:03:48   1024s] eee: l::7 avDens::0.092896 usedTrk::551.801755 availTrk::5940.000000 sigTrk::551.801755
[04/25 22:03:48   1024s] eee: l::8 avDens::0.067020 usedTrk::240.670178 availTrk::3591.000000 sigTrk::240.670178
[04/25 22:03:48   1024s] eee: l::9 avDens::0.060113 usedTrk::102.792981 availTrk::1710.000000 sigTrk::102.792981
[04/25 22:03:48   1024s] eee: l::10 avDens::0.188756 usedTrk::2453.074007 availTrk::12996.000000 sigTrk::2453.074007
[04/25 22:03:48   1024s] eee: l::11 avDens::0.051468 usedTrk::74.114357 availTrk::1440.000000 sigTrk::74.114357
[04/25 22:03:48   1024s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/25 22:03:48   1024s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.234521 uaWl=1.000000 uaWlH=0.459083 aWlH=0.000000 lMod=0 pMax=0.861000 pMod=80 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/25 22:03:48   1024s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2582.578M)
[04/25 22:03:48   1024s] @file 67:
[04/25 22:03:48   1024s] #@ End verbose source: runPnR.tcl
[04/25 22:03:48   1024s] 0
[04/25 22:03:48   1024s] @innovus 2> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report tpu_top.drc.rpt ; set_db check_drc_limit 1000
[04/25 22:06:11   1033s] @innovus 3> check_drc 
[04/25 22:06:11   1033s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/25 22:06:11   1033s] #-check_same_via_cell true               # bool, default=false, user setting
[04/25 22:06:11   1033s] #-report tpu_top.drc.rpt                 # string, default="", user setting
[04/25 22:06:11   1033s]  *** Starting Verify DRC (MEM: 3491.3) ***
[04/25 22:06:11   1033s] 
[04/25 22:06:12   1033s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1773602600 inst_pattern=1 via=610195162 routing_via=995836026
[04/25 22:06:12   1033s]   VERIFY DRC ...... Starting Verification
[04/25 22:06:12   1033s]   VERIFY DRC ...... Initializing
[04/25 22:06:12   1033s]   VERIFY DRC ...... Deleting Existing Violations
[04/25 22:06:12   1033s]   VERIFY DRC ...... Creating Sub-Areas
[04/25 22:06:12   1033s]   VERIFY DRC ...... Using new threading
[04/25 22:06:12   1033s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 16
[04/25 22:06:12   1033s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/25 22:06:12   1033s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 16
[04/25 22:06:12   1034s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/25 22:06:12   1034s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 16
[04/25 22:06:13   1034s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/25 22:06:13   1034s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 333.000 83.520} 4 of 16
[04/25 22:06:13   1034s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/25 22:06:13   1034s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 5 of 16
[04/25 22:06:13   1035s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/25 22:06:13   1035s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 6 of 16
[04/25 22:06:14   1036s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/25 22:06:14   1036s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 7 of 16
[04/25 22:06:15   1036s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/25 22:06:15   1036s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 333.000 167.040} 8 of 16
[04/25 22:06:15   1037s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/25 22:06:15   1037s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 9 of 16
[04/25 22:06:16   1037s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/25 22:06:16   1037s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 10 of 16
[04/25 22:06:16   1038s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/25 22:06:16   1038s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 11 of 16
[04/25 22:06:17   1038s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/25 22:06:17   1038s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 333.000 250.560} 12 of 16
[04/25 22:06:17   1039s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/25 22:06:17   1039s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 331.360} 13 of 16
[04/25 22:06:18   1039s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/25 22:06:18   1039s]   VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 331.360} 14 of 16
[04/25 22:06:18   1040s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/25 22:06:18   1040s]   VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 331.360} 15 of 16
[04/25 22:06:19   1040s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/25 22:06:19   1040s]   VERIFY DRC ...... Sub-Area: {250.560 250.560 333.000 331.360} 16 of 16
[04/25 22:06:19   1040s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/25 22:06:19   1040s] 
[04/25 22:06:19   1040s]   Verification Complete : 0 Viols.
[04/25 22:06:19   1040s] 
[04/25 22:06:19   1040s]  *** End Verify DRC (CPU: 0:00:07.4  ELAPSED TIME: 7.00  MEM: 264.1M) ***
[04/25 22:06:19   1040s] 
[04/25 22:06:19   1040s] @innovus 4> set_db check_drc_area {0 0 0 0}
[04/25 22:06:19   1040s] @innovus 5> check_connectivity -type all -error 1000 -warning 50
[04/25 22:06:27   1042s] VERIFY_CONNECTIVITY use new engine.
[04/25 22:06:27   1042s] 
[04/25 22:06:27   1042s] ******** Start: VERIFY CONNECTIVITY ********
[04/25 22:06:27   1042s] Start Time: Fri Apr 25 22:06:27 2025
[04/25 22:06:27   1042s] 
[04/25 22:06:27   1042s] Design Name: tpu_top
[04/25 22:06:27   1042s] Database Units: 2000
[04/25 22:06:27   1042s] Design Boundary: (0.0000, 0.0000) (333.0000, 331.3600)
[04/25 22:06:27   1042s] Error Limit = 1000; Warning Limit = 50
[04/25 22:06:27   1042s] Check all nets
[04/25 22:06:27   1042s] **** 22:06:27 **** Processed 5000 nets.
[04/25 22:06:28   1042s] **** 22:06:28 **** Processed 10000 nets.
[04/25 22:06:28   1042s] **** 22:06:28 **** Processed 15000 nets.
[04/25 22:06:28   1043s] **** 22:06:28 **** Processed 20000 nets.
[04/25 22:06:28   1043s] **** 22:06:28 **** Processed 25000 nets.
[04/25 22:06:29   1043s] 
[04/25 22:06:29   1043s] Begin Summary 
[04/25 22:06:29   1043s]   Found no problems or warnings.
[04/25 22:06:29   1043s] End Summary
[04/25 22:06:29   1043s] 
[04/25 22:06:29   1043s] End Time: Fri Apr 25 22:06:29 2025
[04/25 22:06:29   1043s] Time Elapsed: 0:00:02.0
[04/25 22:06:29   1043s] 
[04/25 22:06:29   1043s] ******** End: VERIFY CONNECTIVITY ********
[04/25 22:06:29   1043s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/25 22:06:29   1043s]   (CPU Time: 0:00:01.5  MEM: -0.367M)
[04/25 22:06:29   1043s] 
[04/25 22:06:29   1043s] @innovus 6> 
[04/25 22:06:48   1046s] --------------------------------------------------------------------------------
[04/25 22:06:48   1046s] Exiting Innovus on Fri Apr 25 22:06:48 2025
[04/25 22:06:48   1046s]   Total CPU time:     0:18:07
[04/25 22:06:48   1046s]   Total real time:    0:21:08
[04/25 22:06:48   1046s]   Peak memory (main): 2272.81MB
[04/25 22:06:48   1046s] 
[04/25 22:06:48   1046s] 
[04/25 22:06:48   1046s] *** Memory Usage v#1 (Current mem = 3749.363M, initial mem = 486.016M) ***
[04/25 22:06:48   1046s] 
[04/25 22:06:48   1046s] *** Summary of all messages that are not suppressed in this session:
[04/25 22:06:48   1046s] Severity  ID               Count  Summary                                  
[04/25 22:06:48   1046s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/25 22:06:48   1046s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/25 22:06:48   1046s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/25 22:06:48   1046s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[04/25 22:06:48   1046s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/25 22:06:48   1046s] WARNING   IMPPP-354            1  The power planner did not generate the %...
[04/25 22:06:48   1046s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/25 22:06:48   1046s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[04/25 22:06:48   1046s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/25 22:06:48   1046s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[04/25 22:06:48   1046s] WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
[04/25 22:06:48   1046s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/25 22:06:48   1046s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[04/25 22:06:48   1046s] WARNING   TCLCMD-513         188  The software could not find a matching o...
[04/25 22:06:48   1046s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/25 22:06:48   1046s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[04/25 22:06:48   1046s] *** Message Summary: 224 warning(s), 0 error(s)
[04/25 22:06:48   1046s] 
[04/25 22:06:48   1046s] --- Ending "Innovus" (totcpu=0:17:26, real=0:21:05, mem=3749.4M) ---
