// Seed: 3650394131
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    output wire id_9,
    input uwire id_10,
    input wire id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wand id_15,
    input wor id_16,
    input wire id_17,
    output tri1 id_18,
    input tri1 id_19,
    output wand id_20,
    input tri0 id_21,
    input wand id_22,
    input wand id_23,
    input wire id_24
    , id_35,
    output wor id_25,
    input supply0 id_26,
    input wand id_27,
    input tri1 id_28,
    output wor id_29,
    output uwire id_30,
    input wor id_31,
    input wor id_32,
    output supply0 id_33
);
  supply1 id_36 = 1;
  assign module_1.id_7 = 0;
  wire id_37;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    output wand id_11,
    output uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input supply1 id_15
);
  wire [-1  -  -1 : -1] id_17;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5,
      id_13,
      id_12,
      id_2,
      id_7,
      id_9,
      id_9,
      id_10,
      id_0,
      id_14,
      id_12,
      id_2,
      id_2,
      id_1,
      id_4,
      id_12,
      id_15,
      id_3,
      id_6,
      id_0,
      id_10,
      id_14,
      id_6,
      id_0,
      id_1,
      id_1,
      id_4,
      id_15,
      id_11
  );
endmodule
