--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 11.794 ns
From           : reset
To             : Idecode:ID|register_array[13][17]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.011 ns
From           : Idecode:ID|DD_write_register_address[0]
To             : Zero_out
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.387 ns
From           : reset
To             : control:CTL|ALUop[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : 31.723 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 27.36 MHz ( period = 36.554 ns )
From           : Idecode:ID|register_array[2][29]
To             : Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : 0.670 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : Ifetch:IFE|Instruction[10]
To             : Idecode:ID|Sign_extend[10]
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

