# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser_cpu_regs.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/sim/pswitch_parser_ip.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/identifier_ip/sim/identifier_ip.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/barrier_ip/hdl/barrier.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/barrier_ip/sim/barrier_ip.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip0/sim/axis_sim_record_ip0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip1/sim/axis_sim_record_ip1.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip2/sim/axis_sim_record_ip2.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip3/sim/axis_sim_record_ip3.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_record_ip4/sim/axis_sim_record_ip4.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_xbar_0/sim/control_sub_xbar_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/sim/control_sub_axi_clock_converter_0_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_s00_data_fifo_0/sim/control_sub_s00_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m00_data_fifo_0/sim/control_sub_m00_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m01_data_fifo_0/sim/control_sub_m01_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m02_data_fifo_0/sim/control_sub_m02_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m03_data_fifo_0/sim/control_sub_m03_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m04_data_fifo_0/sim/control_sub_m04_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m05_data_fifo_0/sim/control_sub_m05_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m06_data_fifo_0/sim/control_sub_m06_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_m07_data_fifo_0/sim/control_sub_m07_data_fifo_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_auto_pc_0/sim/control_sub_auto_pc_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/ip/control_sub_s00_mmu_0/sim/control_sub_s00_mmu_0.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../reference_switch_lite.ip_user_files/bd/control_sub/hdl/control_sub.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../../hdl/axi_clocking.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../../hdl/nf_datapath.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../../hdl/top_sim.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"
verilog xil_defaultlib  "../../../../hdl/top_tb.v" -i "../../../../../test/project" --include "../../../reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip" --include "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl" --include "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/7e3a/hdl" -d "SIMULATION=1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
