;redcode
;assert 1
	SPL 0, <336
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, #2
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	CMP @-127, 100
	SUB @128, 1
	SLT @-127, 110
	SLT @-127, 110
	JMZ 10, 9
	SUB 879, @12
	MOV -1, <20
	MOV -1, <20
	ADD -1, <-20
	CMP -207, <-120
	SUB #-1, <-1
	MOV -1, <-20
	SUB -207, <-120
	JMP @12, #200
	SUB @-127, 100
	MOV #72, @200
	DJN 0, #2
	SUB @621, 106
	SPL 0, #2
	SPL <0, #6
	MOV <-30, 9
	ADD 49, @0
	ADD #49, @0
	MOV 121, 510
	SUB 12, @10
	MOV 121, 510
	DJN 0, #2
	JMP 879, 12
	SPL 0, <336
	SUB @128, 1
	SUB @-127, 100
	SPL <0, #2
	SUB @121, 106
	ADD #49, @0
	CMP -202, <-120
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, #2
	SLT #12, @16
