--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.708ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (SLICE_X15Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns (1.637 - 1.804)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X15Y56.SR      net (fanout=278)      3.495   reset_Homade
    SLICE_X15Y56.CLK     Trck                  0.313   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (0.721ns logic, 3.495ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (SLICE_X15Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns (1.637 - 1.804)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X15Y56.SR      net (fanout=278)      3.495   reset_Homade
    SLICE_X15Y56.CLK     Trck                  0.289   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (0.697ns logic, 3.495ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay2_4 (SLICE_X11Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 0)
  Clock Path Skew:      -0.158ns (1.646 - 1.804)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X11Y56.SR      net (fanout=278)      3.512   reset_Homade
    SLICE_X11Y56.CLK     Trck                  0.267   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.675ns logic, 3.512ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X15Y51.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X15Y51.C5      net (fanout=2)        0.060   Inst_debounce4/delay2<2>
    SLICE_X15Y51.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X31Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X31Y22.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X31Y22.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X15Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X15Y51.B5      net (fanout=2)        0.073   Inst_debounce4/delay2<1>
    SLICE_X15Y51.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 3684765 paths analyzed, 13309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.933ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (SLICE_X0Y60.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.468 - 0.464)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_Homade to my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X0Y61.D1       net (fanout=278)      4.964   reset_Homade
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.335   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (1.153ns logic, 5.361ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpop (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.291 - 0.280)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpop to my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y61.CQ       Tcko                  0.408   my_Master/HCU_Master/stpop
                                                       my_Master/HCU_Master/stpop
    SLICE_X0Y61.C4       net (fanout=6)        0.954   my_Master/HCU_Master/stpop
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.335   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.948ns logic, 1.233ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpush (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpush to my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/stpush
    SLICE_X0Y61.D4       net (fanout=2)        0.236   my_Master/HCU_Master/stpush
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.335   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (1.153ns logic, 0.633ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (SLICE_X0Y60.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.468 - 0.464)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_Homade to my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X0Y61.D1       net (fanout=278)      4.964   reset_Homade
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.315   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (1.133ns logic, 5.361ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpop (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.291 - 0.280)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpop to my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y61.CQ       Tcko                  0.408   my_Master/HCU_Master/stpop
                                                       my_Master/HCU_Master/stpop
    SLICE_X0Y61.C4       net (fanout=6)        0.954   my_Master/HCU_Master/stpop
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.315   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.928ns logic, 1.233ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpush (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpush to my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/stpush
    SLICE_X0Y61.D4       net (fanout=2)        0.236   my_Master/HCU_Master/stpush
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.315   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.766ns (1.133ns logic, 0.633ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (SLICE_X0Y60.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.468 - 0.464)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_Homade to my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.AQ      Tcko                  0.408   reset_Homade
                                                       reset_Homade
    SLICE_X0Y61.D1       net (fanout=278)      4.964   reset_Homade
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.314   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.132ns logic, 5.361ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpop (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.291 - 0.280)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpop to my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y61.CQ       Tcko                  0.408   my_Master/HCU_Master/stpop
                                                       my_Master/HCU_Master/stpop
    SLICE_X0Y61.C4       net (fanout=6)        0.954   my_Master/HCU_Master/stpop
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.314   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.927ns logic, 1.233ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/stpush (FF)
  Destination:          my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/stpush to my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.408   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/stpush
    SLICE_X0Y61.D4       net (fanout=2)        0.236   my_Master/HCU_Master/stpush
    SLICE_X0Y61.D        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C6       net (fanout=1)        0.118   my_Master/HCU_Master/Inst_returnstack/_n0053_inv1
    SLICE_X0Y61.C        Tilo                  0.205   my_Master/HCU_Master/stpush
                                                       my_Master/HCU_Master/Inst_returnstack/_n0053_inv2
    SLICE_X0Y60.CE       net (fanout=1)        0.279   my_Master/HCU_Master/Inst_returnstack/_n0053_inv
    SLICE_X0Y60.CLK      Tceck                 0.314   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (1.132ns logic, 0.633ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X15Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay1_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (0.952 - 0.730)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay1_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.200   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    SLICE_X15Y57.A5      net (fanout=3)        0.195   Inst_debounce4/delay1<4>
    SLICE_X15Y57.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.355ns logic, 0.195ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X17Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (0.955 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.CMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_2
    SLICE_X17Y50.A6      net (fanout=1)        0.148   Inst_debounce4/delay3<2>
    SLICE_X17Y50.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.459ns logic, 0.148ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/state_FSM_FFd1 (SLICE_X15Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay1_4 (FF)
  Destination:          My_arbitre/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (0.952 - 0.730)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay1_4 to My_arbitre/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.200   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    SLICE_X15Y57.A5      net (fanout=3)        0.195   Inst_debounce4/delay1<4>
    SLICE_X15Y57.CLK     Tah         (-Th)    -0.215   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/state_FSM_FFd1-In11
                                                       My_arbitre/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.415ns logic, 0.195ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<18>/CLK
  Logical resource: my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[18].bank/Mram_RAM64bit/DP/CLK
  Location pin: SLICE_X2Y2.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Xslaves[1].Yslaves[0].One_salve/Instbus<18>/CLK
  Logical resource: my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[18].bank/Mram_RAM64bit/SP/CLK
  Location pin: SLICE_X2Y2.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.466ns|            0|            0|            0|      3685240|
| TS_clk_gen_clk0               |     10.000ns|      4.708ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     14.933ns|          N/A|            0|            0|      3684765|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.147|    6.647|    6.695|    6.933|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3685240 paths, 0 nets, and 34107 connections

Design statistics:
   Minimum period:  14.933ns{1}   (Maximum frequency:  66.966MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 16:14:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



