
*** Running vivado
    with args -log waelderMain.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source waelderMain.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec 30 11:36:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source waelderMain.tcl -notrace
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 504.758 ; gain = 210.801
Command: synth_design -top waelderMain -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28420
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1010.836 ; gain = 502.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'waelderMain' [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:36]
WARNING: [Synth 8-614] signal 'pc' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'ir' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'd_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'e_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'h_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'l_reg' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
WARNING: [Synth 8-614] signal 'alu_result' is read in the process but is not in the sensitivity list [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'waelderMain' (0#1) [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:36]
WARNING: [Synth 8-3848] Net data_out in module/entity waelderMain does not have driver. [C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.srcs/sources_1/new/waelderMain.vhd:32]
WARNING: [Synth 8-3330] design waelderMain has an empty top module
WARNING: [Synth 8-7129] Port data_out[7] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module waelderMain is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.129 ; gain = 608.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.129 ; gain = 608.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.129 ; gain = 608.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1117.129 ; gain = 608.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design waelderMain has an empty top module
WARNING: [Synth 8-7129] Port data_out[7] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module waelderMain is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module waelderMain is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:06 . Memory (MB): peak = 1247.207 ; gain = 738.504
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:06 . Memory (MB): peak = 1272.070 ; gain = 763.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:06 . Memory (MB): peak = 1272.070 ; gain = 763.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1492.371 ; gain = 983.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1507.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 25fb9464
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:26 . Memory (MB): peak = 1617.949 ; gain = 1113.191
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/OneDrive/Dokumente/Schule/.Diplomarbeit/WaelederCpuGit/WaelderCPU/waelderCPU_Vivado/waelderCPU.runs/synth_1/waelderMain.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file waelderMain_utilization_synth.rpt -pb waelderMain_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 11:38:46 2025...
