Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd".
    Found 1-bit register for signal <FlagZ>.
    Found 8-bit register for signal <Index_Reg>.
    Found 8-bit register for signal <reg_a>.
    Found 8-bit register for signal <reg_b>.
    Found 8-bit register for signal <reg_acc>.
    Found 8-bit register for signal <Alu_op[4]_dff_30_OUT>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_10>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_11>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_12>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_13>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_14>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_15>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_16>.
    Found 1-bit register for signal <Alu_op[4]_Clk_DFF_17>.
    Found 8-bit adder for signal <reg_a[7]_reg_b[7]_add_0_OUT> created at line 60.
    Found 8-bit adder for signal <reg_a[7]_GND_5_o_add_18_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT<7:0>> created at line 69.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_16_OUT<7:0>> created at line 1308.
    Found 32x2-bit Read Only RAM for signal <_n0348>
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 44
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 44
    Found 8-bit comparator equal for signal <reg_a[7]_reg_b[7]_equal_11_o> created at line 112
    Found 8-bit comparator greater for signal <reg_a[7]_reg_b[7]_LessThan_12_o> created at line 120
    Found 8-bit comparator greater for signal <reg_b[7]_reg_a[7]_LessThan_13_o> created at line 128
    Found 8-bit comparator lessequal for signal <n0010> created at line 136
    Found 8-bit comparator lessequal for signal <n0012> created at line 136
    Found 8-bit comparator lessequal for signal <n0017> created at line 144
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 14
 1-bit register                                        : 9
 8-bit register                                        : 5
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 21
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ALU>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0348> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Alu_op>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ALU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 21
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Alu_op[4]_Clk_DFF_10> in Unit <ALU> is equivalent to the following 7 FFs/Latches, which will be removed : <Alu_op[4]_Clk_DFF_11> <Alu_op[4]_Clk_DFF_12> <Alu_op[4]_Clk_DFF_13> <Alu_op[4]_Clk_DFF_14> <Alu_op[4]_Clk_DFF_15> <Alu_op[4]_Clk_DFF_16> <Alu_op[4]_Clk_DFF_17> 

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 28
#      LUT4                        : 13
#      LUT5                        : 26
#      LUT6                        : 43
#      MUXCY                       : 7
#      MUXF7                       : 10
#      XORCY                       : 8
# FlipFlops/Latches                : 42
#      FD                          : 8
#      FDCE                        : 33
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 6
#      IOBUF                       : 8
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  18224     0%  
 Number of Slice LUTs:                  120  out of   9112     1%  
    Number used as Logic:               120  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    125
   Number with an unused Flip Flop:      83  out of    125    66%  
   Number with an unused LUT:             5  out of    125     4%  
   Number of fully used LUT-FF pairs:    37  out of    125    29%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.533ns (Maximum Frequency: 220.617MHz)
   Minimum input arrival time before clock: 5.839ns
   Maximum output required time after clock: 4.604ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.533ns (frequency: 220.617MHz)
  Total number of paths / destination ports: 1502 / 41
-------------------------------------------------------------------------
Delay:               4.533ns (Levels of Logic = 11)
  Source:            reg_a_1 (FF)
  Destination:       reg_acc_7 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: reg_a_1 to reg_acc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.137  reg_a_1 (reg_a_1)
     LUT3:I0->O            1   0.205   0.808  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_A101_SW1 (N40)
     LUT6:I3->O           14   0.205   0.958  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_A1021 (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_A102)
     LUT6:I5->O            1   0.205   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_lut<0> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<0> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<1> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<2> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<3> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<4> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<5> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<6> (Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Mmux_Alu_op[4]_reg_acc[7]_wide_mux_20_OUT_rs_xor<7> (Alu_op[4]_reg_acc[7]_wide_mux_20_OUT<7>)
     FDCE:D                    0.102          reg_acc_7
    ----------------------------------------
    Total                      4.533ns (1.630ns logic, 2.903ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 1500 / 109
-------------------------------------------------------------------------
Offset:              5.839ns (Levels of Logic = 5)
  Source:            Alu_op<0> (PAD)
  Destination:       FlagZ (FF)
  Destination Clock: Clk rising

  Data Path: Alu_op<0> to FlagZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  Alu_op_0_IBUF (Alu_op_0_IBUF)
     LUT2:I1->O            1   0.205   0.944  Mmux_Alu_op[4]_FlagZ_Mux_21_o16_SW0_SW0 (N82)
     LUT6:I0->O            1   0.203   0.684  Mmux_Alu_op[4]_FlagZ_Mux_21_o16_SW0 (N75)
     LUT6:I4->O            1   0.203   0.580  Mmux_Alu_op[4]_FlagZ_Mux_21_o16 (Mmux_Alu_op[4]_FlagZ_Mux_21_o15)
     LUT6:I5->O            1   0.205   0.000  Mmux_Alu_op[4]_FlagZ_Mux_21_o19 (Alu_op[4]_FlagZ_Mux_21_o)
     FDCE:D                    0.102          FlagZ
    ----------------------------------------
    Total                      5.839ns (2.140ns logic, 3.699ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              4.604ns (Levels of Logic = 2)
  Source:            Alu_op[4]_Clk_DFF_10 (FF)
  Destination:       Databus<7> (PAD)
  Source Clock:      Clk rising

  Data Path: Alu_op[4]_Clk_DFF_10 to Databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Alu_op[4]_Clk_DFF_10 (Alu_op[4]_Clk_DFF_10)
     INV:I->O              8   0.206   0.802  Alu_op[4]_Clk_DFF_10_inv1_INV_0 (Alu_op[4]_Clk_DFF_10_inv)
     IOBUF:T->IO               2.571          Databus_7_IOBUF (Databus<7>)
    ----------------------------------------
    Total                      4.604ns (3.224ns logic, 1.380ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.533|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.15 secs
 
--> 

Total memory usage is 290252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

