
VCU-APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002325c  080201e0  080201e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013110  08043440  08043440  00033440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08056550  08056550  00050498  2**0
                  CONTENTS
  4 .ARM          00000008  08056550  08056550  00046550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08056558  08056558  00050498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08056558  08056558  00046558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0805655c  0805655c  0004655c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000498  20000000  08056560  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c50  20000498  080569f8  00050498  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200090e8  080569f8  000590e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050498  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051300  00000000  00000000  000504c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009984  00000000  00000000  000a17c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002f80  00000000  00000000  000ab150  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000333e6  00000000  00000000  000ae0d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00039fd6  00000000  00000000  000e14b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000f4dc4  00000000  00000000  0011b48c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00210250  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00002b88  00000000  00000000  002102d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  0000d090  00000000  00000000  00212e58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080201e0 <__do_global_dtors_aux>:
 80201e0:	b510      	push	{r4, lr}
 80201e2:	4c05      	ldr	r4, [pc, #20]	; (80201f8 <__do_global_dtors_aux+0x18>)
 80201e4:	7823      	ldrb	r3, [r4, #0]
 80201e6:	b933      	cbnz	r3, 80201f6 <__do_global_dtors_aux+0x16>
 80201e8:	4b04      	ldr	r3, [pc, #16]	; (80201fc <__do_global_dtors_aux+0x1c>)
 80201ea:	b113      	cbz	r3, 80201f2 <__do_global_dtors_aux+0x12>
 80201ec:	4804      	ldr	r0, [pc, #16]	; (8020200 <__do_global_dtors_aux+0x20>)
 80201ee:	f3af 8000 	nop.w
 80201f2:	2301      	movs	r3, #1
 80201f4:	7023      	strb	r3, [r4, #0]
 80201f6:	bd10      	pop	{r4, pc}
 80201f8:	20000498 	.word	0x20000498
 80201fc:	00000000 	.word	0x00000000
 8020200:	08043424 	.word	0x08043424

08020204 <frame_dummy>:
 8020204:	b508      	push	{r3, lr}
 8020206:	4b03      	ldr	r3, [pc, #12]	; (8020214 <frame_dummy+0x10>)
 8020208:	b11b      	cbz	r3, 8020212 <frame_dummy+0xe>
 802020a:	4903      	ldr	r1, [pc, #12]	; (8020218 <frame_dummy+0x14>)
 802020c:	4803      	ldr	r0, [pc, #12]	; (802021c <frame_dummy+0x18>)
 802020e:	f3af 8000 	nop.w
 8020212:	bd08      	pop	{r3, pc}
 8020214:	00000000 	.word	0x00000000
 8020218:	2000049c 	.word	0x2000049c
 802021c:	08043424 	.word	0x08043424

08020220 <strcmp>:
 8020220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020228:	2a01      	cmp	r2, #1
 802022a:	bf28      	it	cs
 802022c:	429a      	cmpcs	r2, r3
 802022e:	d0f7      	beq.n	8020220 <strcmp>
 8020230:	1ad0      	subs	r0, r2, r3
 8020232:	4770      	bx	lr

08020234 <strlen>:
 8020234:	4603      	mov	r3, r0
 8020236:	f813 2b01 	ldrb.w	r2, [r3], #1
 802023a:	2a00      	cmp	r2, #0
 802023c:	d1fb      	bne.n	8020236 <strlen+0x2>
 802023e:	1a18      	subs	r0, r3, r0
 8020240:	3801      	subs	r0, #1
 8020242:	4770      	bx	lr
	...

08020250 <memchr>:
 8020250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8020254:	2a10      	cmp	r2, #16
 8020256:	db2b      	blt.n	80202b0 <memchr+0x60>
 8020258:	f010 0f07 	tst.w	r0, #7
 802025c:	d008      	beq.n	8020270 <memchr+0x20>
 802025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020262:	3a01      	subs	r2, #1
 8020264:	428b      	cmp	r3, r1
 8020266:	d02d      	beq.n	80202c4 <memchr+0x74>
 8020268:	f010 0f07 	tst.w	r0, #7
 802026c:	b342      	cbz	r2, 80202c0 <memchr+0x70>
 802026e:	d1f6      	bne.n	802025e <memchr+0xe>
 8020270:	b4f0      	push	{r4, r5, r6, r7}
 8020272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802027a:	f022 0407 	bic.w	r4, r2, #7
 802027e:	f07f 0700 	mvns.w	r7, #0
 8020282:	2300      	movs	r3, #0
 8020284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020288:	3c08      	subs	r4, #8
 802028a:	ea85 0501 	eor.w	r5, r5, r1
 802028e:	ea86 0601 	eor.w	r6, r6, r1
 8020292:	fa85 f547 	uadd8	r5, r5, r7
 8020296:	faa3 f587 	sel	r5, r3, r7
 802029a:	fa86 f647 	uadd8	r6, r6, r7
 802029e:	faa5 f687 	sel	r6, r5, r7
 80202a2:	b98e      	cbnz	r6, 80202c8 <memchr+0x78>
 80202a4:	d1ee      	bne.n	8020284 <memchr+0x34>
 80202a6:	bcf0      	pop	{r4, r5, r6, r7}
 80202a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80202ac:	f002 0207 	and.w	r2, r2, #7
 80202b0:	b132      	cbz	r2, 80202c0 <memchr+0x70>
 80202b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80202b6:	3a01      	subs	r2, #1
 80202b8:	ea83 0301 	eor.w	r3, r3, r1
 80202bc:	b113      	cbz	r3, 80202c4 <memchr+0x74>
 80202be:	d1f8      	bne.n	80202b2 <memchr+0x62>
 80202c0:	2000      	movs	r0, #0
 80202c2:	4770      	bx	lr
 80202c4:	3801      	subs	r0, #1
 80202c6:	4770      	bx	lr
 80202c8:	2d00      	cmp	r5, #0
 80202ca:	bf06      	itte	eq
 80202cc:	4635      	moveq	r5, r6
 80202ce:	3803      	subeq	r0, #3
 80202d0:	3807      	subne	r0, #7
 80202d2:	f015 0f01 	tst.w	r5, #1
 80202d6:	d107      	bne.n	80202e8 <memchr+0x98>
 80202d8:	3001      	adds	r0, #1
 80202da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80202de:	bf02      	ittt	eq
 80202e0:	3001      	addeq	r0, #1
 80202e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80202e6:	3001      	addeq	r0, #1
 80202e8:	bcf0      	pop	{r4, r5, r6, r7}
 80202ea:	3801      	subs	r0, #1
 80202ec:	4770      	bx	lr
 80202ee:	bf00      	nop

080202f0 <__aeabi_drsub>:
 80202f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80202f4:	e002      	b.n	80202fc <__adddf3>
 80202f6:	bf00      	nop

080202f8 <__aeabi_dsub>:
 80202f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080202fc <__adddf3>:
 80202fc:	b530      	push	{r4, r5, lr}
 80202fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020306:	ea94 0f05 	teq	r4, r5
 802030a:	bf08      	it	eq
 802030c:	ea90 0f02 	teqeq	r0, r2
 8020310:	bf1f      	itttt	ne
 8020312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020316:	ea55 0c02 	orrsne.w	ip, r5, r2
 802031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020322:	f000 80e2 	beq.w	80204ea <__adddf3+0x1ee>
 8020326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 802032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 802032e:	bfb8      	it	lt
 8020330:	426d      	neglt	r5, r5
 8020332:	dd0c      	ble.n	802034e <__adddf3+0x52>
 8020334:	442c      	add	r4, r5
 8020336:	ea80 0202 	eor.w	r2, r0, r2
 802033a:	ea81 0303 	eor.w	r3, r1, r3
 802033e:	ea82 0000 	eor.w	r0, r2, r0
 8020342:	ea83 0101 	eor.w	r1, r3, r1
 8020346:	ea80 0202 	eor.w	r2, r0, r2
 802034a:	ea81 0303 	eor.w	r3, r1, r3
 802034e:	2d36      	cmp	r5, #54	; 0x36
 8020350:	bf88      	it	hi
 8020352:	bd30      	pophi	{r4, r5, pc}
 8020354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8020360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8020364:	d002      	beq.n	802036c <__adddf3+0x70>
 8020366:	4240      	negs	r0, r0
 8020368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8020370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020378:	d002      	beq.n	8020380 <__adddf3+0x84>
 802037a:	4252      	negs	r2, r2
 802037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020380:	ea94 0f05 	teq	r4, r5
 8020384:	f000 80a7 	beq.w	80204d6 <__adddf3+0x1da>
 8020388:	f1a4 0401 	sub.w	r4, r4, #1
 802038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020390:	db0d      	blt.n	80203ae <__adddf3+0xb2>
 8020392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020396:	fa22 f205 	lsr.w	r2, r2, r5
 802039a:	1880      	adds	r0, r0, r2
 802039c:	f141 0100 	adc.w	r1, r1, #0
 80203a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80203a4:	1880      	adds	r0, r0, r2
 80203a6:	fa43 f305 	asr.w	r3, r3, r5
 80203aa:	4159      	adcs	r1, r3
 80203ac:	e00e      	b.n	80203cc <__adddf3+0xd0>
 80203ae:	f1a5 0520 	sub.w	r5, r5, #32
 80203b2:	f10e 0e20 	add.w	lr, lr, #32
 80203b6:	2a01      	cmp	r2, #1
 80203b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80203bc:	bf28      	it	cs
 80203be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80203c2:	fa43 f305 	asr.w	r3, r3, r5
 80203c6:	18c0      	adds	r0, r0, r3
 80203c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80203cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80203d0:	d507      	bpl.n	80203e2 <__adddf3+0xe6>
 80203d2:	f04f 0e00 	mov.w	lr, #0
 80203d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80203da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80203de:	eb6e 0101 	sbc.w	r1, lr, r1
 80203e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80203e6:	d31b      	bcc.n	8020420 <__adddf3+0x124>
 80203e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80203ec:	d30c      	bcc.n	8020408 <__adddf3+0x10c>
 80203ee:	0849      	lsrs	r1, r1, #1
 80203f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80203f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80203f8:	f104 0401 	add.w	r4, r4, #1
 80203fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020404:	f080 809a 	bcs.w	802053c <__adddf3+0x240>
 8020408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802040c:	bf08      	it	eq
 802040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020412:	f150 0000 	adcs.w	r0, r0, #0
 8020416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802041a:	ea41 0105 	orr.w	r1, r1, r5
 802041e:	bd30      	pop	{r4, r5, pc}
 8020420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8020424:	4140      	adcs	r0, r0
 8020426:	eb41 0101 	adc.w	r1, r1, r1
 802042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 802042e:	f1a4 0401 	sub.w	r4, r4, #1
 8020432:	d1e9      	bne.n	8020408 <__adddf3+0x10c>
 8020434:	f091 0f00 	teq	r1, #0
 8020438:	bf04      	itt	eq
 802043a:	4601      	moveq	r1, r0
 802043c:	2000      	moveq	r0, #0
 802043e:	fab1 f381 	clz	r3, r1
 8020442:	bf08      	it	eq
 8020444:	3320      	addeq	r3, #32
 8020446:	f1a3 030b 	sub.w	r3, r3, #11
 802044a:	f1b3 0220 	subs.w	r2, r3, #32
 802044e:	da0c      	bge.n	802046a <__adddf3+0x16e>
 8020450:	320c      	adds	r2, #12
 8020452:	dd08      	ble.n	8020466 <__adddf3+0x16a>
 8020454:	f102 0c14 	add.w	ip, r2, #20
 8020458:	f1c2 020c 	rsb	r2, r2, #12
 802045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8020460:	fa21 f102 	lsr.w	r1, r1, r2
 8020464:	e00c      	b.n	8020480 <__adddf3+0x184>
 8020466:	f102 0214 	add.w	r2, r2, #20
 802046a:	bfd8      	it	le
 802046c:	f1c2 0c20 	rsble	ip, r2, #32
 8020470:	fa01 f102 	lsl.w	r1, r1, r2
 8020474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020478:	bfdc      	itt	le
 802047a:	ea41 010c 	orrle.w	r1, r1, ip
 802047e:	4090      	lslle	r0, r2
 8020480:	1ae4      	subs	r4, r4, r3
 8020482:	bfa2      	ittt	ge
 8020484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020488:	4329      	orrge	r1, r5
 802048a:	bd30      	popge	{r4, r5, pc}
 802048c:	ea6f 0404 	mvn.w	r4, r4
 8020490:	3c1f      	subs	r4, #31
 8020492:	da1c      	bge.n	80204ce <__adddf3+0x1d2>
 8020494:	340c      	adds	r4, #12
 8020496:	dc0e      	bgt.n	80204b6 <__adddf3+0x1ba>
 8020498:	f104 0414 	add.w	r4, r4, #20
 802049c:	f1c4 0220 	rsb	r2, r4, #32
 80204a0:	fa20 f004 	lsr.w	r0, r0, r4
 80204a4:	fa01 f302 	lsl.w	r3, r1, r2
 80204a8:	ea40 0003 	orr.w	r0, r0, r3
 80204ac:	fa21 f304 	lsr.w	r3, r1, r4
 80204b0:	ea45 0103 	orr.w	r1, r5, r3
 80204b4:	bd30      	pop	{r4, r5, pc}
 80204b6:	f1c4 040c 	rsb	r4, r4, #12
 80204ba:	f1c4 0220 	rsb	r2, r4, #32
 80204be:	fa20 f002 	lsr.w	r0, r0, r2
 80204c2:	fa01 f304 	lsl.w	r3, r1, r4
 80204c6:	ea40 0003 	orr.w	r0, r0, r3
 80204ca:	4629      	mov	r1, r5
 80204cc:	bd30      	pop	{r4, r5, pc}
 80204ce:	fa21 f004 	lsr.w	r0, r1, r4
 80204d2:	4629      	mov	r1, r5
 80204d4:	bd30      	pop	{r4, r5, pc}
 80204d6:	f094 0f00 	teq	r4, #0
 80204da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80204de:	bf06      	itte	eq
 80204e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80204e4:	3401      	addeq	r4, #1
 80204e6:	3d01      	subne	r5, #1
 80204e8:	e74e      	b.n	8020388 <__adddf3+0x8c>
 80204ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204ee:	bf18      	it	ne
 80204f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80204f4:	d029      	beq.n	802054a <__adddf3+0x24e>
 80204f6:	ea94 0f05 	teq	r4, r5
 80204fa:	bf08      	it	eq
 80204fc:	ea90 0f02 	teqeq	r0, r2
 8020500:	d005      	beq.n	802050e <__adddf3+0x212>
 8020502:	ea54 0c00 	orrs.w	ip, r4, r0
 8020506:	bf04      	itt	eq
 8020508:	4619      	moveq	r1, r3
 802050a:	4610      	moveq	r0, r2
 802050c:	bd30      	pop	{r4, r5, pc}
 802050e:	ea91 0f03 	teq	r1, r3
 8020512:	bf1e      	ittt	ne
 8020514:	2100      	movne	r1, #0
 8020516:	2000      	movne	r0, #0
 8020518:	bd30      	popne	{r4, r5, pc}
 802051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802051e:	d105      	bne.n	802052c <__adddf3+0x230>
 8020520:	0040      	lsls	r0, r0, #1
 8020522:	4149      	adcs	r1, r1
 8020524:	bf28      	it	cs
 8020526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 802052a:	bd30      	pop	{r4, r5, pc}
 802052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8020530:	bf3c      	itt	cc
 8020532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8020536:	bd30      	popcc	{r4, r5, pc}
 8020538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8020540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8020544:	f04f 0000 	mov.w	r0, #0
 8020548:	bd30      	pop	{r4, r5, pc}
 802054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802054e:	bf1a      	itte	ne
 8020550:	4619      	movne	r1, r3
 8020552:	4610      	movne	r0, r2
 8020554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8020558:	bf1c      	itt	ne
 802055a:	460b      	movne	r3, r1
 802055c:	4602      	movne	r2, r0
 802055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020562:	bf06      	itte	eq
 8020564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8020568:	ea91 0f03 	teqeq	r1, r3
 802056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8020570:	bd30      	pop	{r4, r5, pc}
 8020572:	bf00      	nop

08020574 <__aeabi_ui2d>:
 8020574:	f090 0f00 	teq	r0, #0
 8020578:	bf04      	itt	eq
 802057a:	2100      	moveq	r1, #0
 802057c:	4770      	bxeq	lr
 802057e:	b530      	push	{r4, r5, lr}
 8020580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020588:	f04f 0500 	mov.w	r5, #0
 802058c:	f04f 0100 	mov.w	r1, #0
 8020590:	e750      	b.n	8020434 <__adddf3+0x138>
 8020592:	bf00      	nop

08020594 <__aeabi_i2d>:
 8020594:	f090 0f00 	teq	r0, #0
 8020598:	bf04      	itt	eq
 802059a:	2100      	moveq	r1, #0
 802059c:	4770      	bxeq	lr
 802059e:	b530      	push	{r4, r5, lr}
 80205a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80205a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80205a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80205ac:	bf48      	it	mi
 80205ae:	4240      	negmi	r0, r0
 80205b0:	f04f 0100 	mov.w	r1, #0
 80205b4:	e73e      	b.n	8020434 <__adddf3+0x138>
 80205b6:	bf00      	nop

080205b8 <__aeabi_f2d>:
 80205b8:	0042      	lsls	r2, r0, #1
 80205ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80205be:	ea4f 0131 	mov.w	r1, r1, rrx
 80205c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80205c6:	bf1f      	itttt	ne
 80205c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80205cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80205d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80205d4:	4770      	bxne	lr
 80205d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80205da:	bf08      	it	eq
 80205dc:	4770      	bxeq	lr
 80205de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80205e2:	bf04      	itt	eq
 80205e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80205e8:	4770      	bxeq	lr
 80205ea:	b530      	push	{r4, r5, lr}
 80205ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80205f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80205f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80205f8:	e71c      	b.n	8020434 <__adddf3+0x138>
 80205fa:	bf00      	nop

080205fc <__aeabi_ul2d>:
 80205fc:	ea50 0201 	orrs.w	r2, r0, r1
 8020600:	bf08      	it	eq
 8020602:	4770      	bxeq	lr
 8020604:	b530      	push	{r4, r5, lr}
 8020606:	f04f 0500 	mov.w	r5, #0
 802060a:	e00a      	b.n	8020622 <__aeabi_l2d+0x16>

0802060c <__aeabi_l2d>:
 802060c:	ea50 0201 	orrs.w	r2, r0, r1
 8020610:	bf08      	it	eq
 8020612:	4770      	bxeq	lr
 8020614:	b530      	push	{r4, r5, lr}
 8020616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802061a:	d502      	bpl.n	8020622 <__aeabi_l2d+0x16>
 802061c:	4240      	negs	r0, r0
 802061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802062e:	f43f aed8 	beq.w	80203e2 <__adddf3+0xe6>
 8020632:	f04f 0203 	mov.w	r2, #3
 8020636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802063a:	bf18      	it	ne
 802063c:	3203      	addne	r2, #3
 802063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8020642:	bf18      	it	ne
 8020644:	3203      	addne	r2, #3
 8020646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802064a:	f1c2 0320 	rsb	r3, r2, #32
 802064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8020652:	fa20 f002 	lsr.w	r0, r0, r2
 8020656:	fa01 fe03 	lsl.w	lr, r1, r3
 802065a:	ea40 000e 	orr.w	r0, r0, lr
 802065e:	fa21 f102 	lsr.w	r1, r1, r2
 8020662:	4414      	add	r4, r2
 8020664:	e6bd      	b.n	80203e2 <__adddf3+0xe6>
 8020666:	bf00      	nop

08020668 <__aeabi_dmul>:
 8020668:	b570      	push	{r4, r5, r6, lr}
 802066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 802066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020676:	bf1d      	ittte	ne
 8020678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802067c:	ea94 0f0c 	teqne	r4, ip
 8020680:	ea95 0f0c 	teqne	r5, ip
 8020684:	f000 f8de 	bleq	8020844 <__aeabi_dmul+0x1dc>
 8020688:	442c      	add	r4, r5
 802068a:	ea81 0603 	eor.w	r6, r1, r3
 802068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802069a:	bf18      	it	ne
 802069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80206a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80206a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80206a8:	d038      	beq.n	802071c <__aeabi_dmul+0xb4>
 80206aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80206ae:	f04f 0500 	mov.w	r5, #0
 80206b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80206b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80206ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80206be:	f04f 0600 	mov.w	r6, #0
 80206c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80206c6:	f09c 0f00 	teq	ip, #0
 80206ca:	bf18      	it	ne
 80206cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80206d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80206d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80206d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80206dc:	d204      	bcs.n	80206e8 <__aeabi_dmul+0x80>
 80206de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80206e2:	416d      	adcs	r5, r5
 80206e4:	eb46 0606 	adc.w	r6, r6, r6
 80206e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80206ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80206f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80206f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80206f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80206fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020700:	bf88      	it	hi
 8020702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020706:	d81e      	bhi.n	8020746 <__aeabi_dmul+0xde>
 8020708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802070c:	bf08      	it	eq
 802070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020712:	f150 0000 	adcs.w	r0, r0, #0
 8020716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802071a:	bd70      	pop	{r4, r5, r6, pc}
 802071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8020720:	ea46 0101 	orr.w	r1, r6, r1
 8020724:	ea40 0002 	orr.w	r0, r0, r2
 8020728:	ea81 0103 	eor.w	r1, r1, r3
 802072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020730:	bfc2      	ittt	gt
 8020732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802073a:	bd70      	popgt	{r4, r5, r6, pc}
 802073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020740:	f04f 0e00 	mov.w	lr, #0
 8020744:	3c01      	subs	r4, #1
 8020746:	f300 80ab 	bgt.w	80208a0 <__aeabi_dmul+0x238>
 802074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802074e:	bfde      	ittt	le
 8020750:	2000      	movle	r0, #0
 8020752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8020756:	bd70      	pople	{r4, r5, r6, pc}
 8020758:	f1c4 0400 	rsb	r4, r4, #0
 802075c:	3c20      	subs	r4, #32
 802075e:	da35      	bge.n	80207cc <__aeabi_dmul+0x164>
 8020760:	340c      	adds	r4, #12
 8020762:	dc1b      	bgt.n	802079c <__aeabi_dmul+0x134>
 8020764:	f104 0414 	add.w	r4, r4, #20
 8020768:	f1c4 0520 	rsb	r5, r4, #32
 802076c:	fa00 f305 	lsl.w	r3, r0, r5
 8020770:	fa20 f004 	lsr.w	r0, r0, r4
 8020774:	fa01 f205 	lsl.w	r2, r1, r5
 8020778:	ea40 0002 	orr.w	r0, r0, r2
 802077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8020780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020788:	fa21 f604 	lsr.w	r6, r1, r4
 802078c:	eb42 0106 	adc.w	r1, r2, r6
 8020790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020794:	bf08      	it	eq
 8020796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802079a:	bd70      	pop	{r4, r5, r6, pc}
 802079c:	f1c4 040c 	rsb	r4, r4, #12
 80207a0:	f1c4 0520 	rsb	r5, r4, #32
 80207a4:	fa00 f304 	lsl.w	r3, r0, r4
 80207a8:	fa20 f005 	lsr.w	r0, r0, r5
 80207ac:	fa01 f204 	lsl.w	r2, r1, r4
 80207b0:	ea40 0002 	orr.w	r0, r0, r2
 80207b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80207bc:	f141 0100 	adc.w	r1, r1, #0
 80207c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207c4:	bf08      	it	eq
 80207c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80207ca:	bd70      	pop	{r4, r5, r6, pc}
 80207cc:	f1c4 0520 	rsb	r5, r4, #32
 80207d0:	fa00 f205 	lsl.w	r2, r0, r5
 80207d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80207d8:	fa20 f304 	lsr.w	r3, r0, r4
 80207dc:	fa01 f205 	lsl.w	r2, r1, r5
 80207e0:	ea43 0302 	orr.w	r3, r3, r2
 80207e4:	fa21 f004 	lsr.w	r0, r1, r4
 80207e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207ec:	fa21 f204 	lsr.w	r2, r1, r4
 80207f0:	ea20 0002 	bic.w	r0, r0, r2
 80207f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80207f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80207fc:	bf08      	it	eq
 80207fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020802:	bd70      	pop	{r4, r5, r6, pc}
 8020804:	f094 0f00 	teq	r4, #0
 8020808:	d10f      	bne.n	802082a <__aeabi_dmul+0x1c2>
 802080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802080e:	0040      	lsls	r0, r0, #1
 8020810:	eb41 0101 	adc.w	r1, r1, r1
 8020814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020818:	bf08      	it	eq
 802081a:	3c01      	subeq	r4, #1
 802081c:	d0f7      	beq.n	802080e <__aeabi_dmul+0x1a6>
 802081e:	ea41 0106 	orr.w	r1, r1, r6
 8020822:	f095 0f00 	teq	r5, #0
 8020826:	bf18      	it	ne
 8020828:	4770      	bxne	lr
 802082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802082e:	0052      	lsls	r2, r2, #1
 8020830:	eb43 0303 	adc.w	r3, r3, r3
 8020834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8020838:	bf08      	it	eq
 802083a:	3d01      	subeq	r5, #1
 802083c:	d0f7      	beq.n	802082e <__aeabi_dmul+0x1c6>
 802083e:	ea43 0306 	orr.w	r3, r3, r6
 8020842:	4770      	bx	lr
 8020844:	ea94 0f0c 	teq	r4, ip
 8020848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802084c:	bf18      	it	ne
 802084e:	ea95 0f0c 	teqne	r5, ip
 8020852:	d00c      	beq.n	802086e <__aeabi_dmul+0x206>
 8020854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020858:	bf18      	it	ne
 802085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802085e:	d1d1      	bne.n	8020804 <__aeabi_dmul+0x19c>
 8020860:	ea81 0103 	eor.w	r1, r1, r3
 8020864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020868:	f04f 0000 	mov.w	r0, #0
 802086c:	bd70      	pop	{r4, r5, r6, pc}
 802086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020872:	bf06      	itte	eq
 8020874:	4610      	moveq	r0, r2
 8020876:	4619      	moveq	r1, r3
 8020878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802087c:	d019      	beq.n	80208b2 <__aeabi_dmul+0x24a>
 802087e:	ea94 0f0c 	teq	r4, ip
 8020882:	d102      	bne.n	802088a <__aeabi_dmul+0x222>
 8020884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020888:	d113      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802088a:	ea95 0f0c 	teq	r5, ip
 802088e:	d105      	bne.n	802089c <__aeabi_dmul+0x234>
 8020890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020894:	bf1c      	itt	ne
 8020896:	4610      	movne	r0, r2
 8020898:	4619      	movne	r1, r3
 802089a:	d10a      	bne.n	80208b2 <__aeabi_dmul+0x24a>
 802089c:	ea81 0103 	eor.w	r1, r1, r3
 80208a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80208a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80208ac:	f04f 0000 	mov.w	r0, #0
 80208b0:	bd70      	pop	{r4, r5, r6, pc}
 80208b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80208b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80208ba:	bd70      	pop	{r4, r5, r6, pc}

080208bc <__aeabi_ddiv>:
 80208bc:	b570      	push	{r4, r5, r6, lr}
 80208be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80208c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80208c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80208ca:	bf1d      	ittte	ne
 80208cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80208d0:	ea94 0f0c 	teqne	r4, ip
 80208d4:	ea95 0f0c 	teqne	r5, ip
 80208d8:	f000 f8a7 	bleq	8020a2a <__aeabi_ddiv+0x16e>
 80208dc:	eba4 0405 	sub.w	r4, r4, r5
 80208e0:	ea81 0e03 	eor.w	lr, r1, r3
 80208e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80208e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80208ec:	f000 8088 	beq.w	8020a00 <__aeabi_ddiv+0x144>
 80208f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80208f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80208f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80208fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8020914:	429d      	cmp	r5, r3
 8020916:	bf08      	it	eq
 8020918:	4296      	cmpeq	r6, r2
 802091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8020922:	d202      	bcs.n	802092a <__aeabi_ddiv+0x6e>
 8020924:	085b      	lsrs	r3, r3, #1
 8020926:	ea4f 0232 	mov.w	r2, r2, rrx
 802092a:	1ab6      	subs	r6, r6, r2
 802092c:	eb65 0503 	sbc.w	r5, r5, r3
 8020930:	085b      	lsrs	r3, r3, #1
 8020932:	ea4f 0232 	mov.w	r2, r2, rrx
 8020936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020946:	bf22      	ittt	cs
 8020948:	1ab6      	subcs	r6, r6, r2
 802094a:	4675      	movcs	r5, lr
 802094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8020950:	085b      	lsrs	r3, r3, #1
 8020952:	ea4f 0232 	mov.w	r2, r2, rrx
 8020956:	ebb6 0e02 	subs.w	lr, r6, r2
 802095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802095e:	bf22      	ittt	cs
 8020960:	1ab6      	subcs	r6, r6, r2
 8020962:	4675      	movcs	r5, lr
 8020964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020968:	085b      	lsrs	r3, r3, #1
 802096a:	ea4f 0232 	mov.w	r2, r2, rrx
 802096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020976:	bf22      	ittt	cs
 8020978:	1ab6      	subcs	r6, r6, r2
 802097a:	4675      	movcs	r5, lr
 802097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020980:	085b      	lsrs	r3, r3, #1
 8020982:	ea4f 0232 	mov.w	r2, r2, rrx
 8020986:	ebb6 0e02 	subs.w	lr, r6, r2
 802098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802098e:	bf22      	ittt	cs
 8020990:	1ab6      	subcs	r6, r6, r2
 8020992:	4675      	movcs	r5, lr
 8020994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020998:	ea55 0e06 	orrs.w	lr, r5, r6
 802099c:	d018      	beq.n	80209d0 <__aeabi_ddiv+0x114>
 802099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80209a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80209a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80209aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80209ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80209b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80209b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80209ba:	d1c0      	bne.n	802093e <__aeabi_ddiv+0x82>
 80209bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209c0:	d10b      	bne.n	80209da <__aeabi_ddiv+0x11e>
 80209c2:	ea41 0100 	orr.w	r1, r1, r0
 80209c6:	f04f 0000 	mov.w	r0, #0
 80209ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80209ce:	e7b6      	b.n	802093e <__aeabi_ddiv+0x82>
 80209d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80209d4:	bf04      	itt	eq
 80209d6:	4301      	orreq	r1, r0
 80209d8:	2000      	moveq	r0, #0
 80209da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80209de:	bf88      	it	hi
 80209e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80209e4:	f63f aeaf 	bhi.w	8020746 <__aeabi_dmul+0xde>
 80209e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80209ec:	bf04      	itt	eq
 80209ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80209f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80209f6:	f150 0000 	adcs.w	r0, r0, #0
 80209fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80209fe:	bd70      	pop	{r4, r5, r6, pc}
 8020a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8020a0c:	bfc2      	ittt	gt
 8020a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020a16:	bd70      	popgt	{r4, r5, r6, pc}
 8020a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020a1c:	f04f 0e00 	mov.w	lr, #0
 8020a20:	3c01      	subs	r4, #1
 8020a22:	e690      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a24:	ea45 0e06 	orr.w	lr, r5, r6
 8020a28:	e68d      	b.n	8020746 <__aeabi_dmul+0xde>
 8020a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8020a2e:	ea94 0f0c 	teq	r4, ip
 8020a32:	bf08      	it	eq
 8020a34:	ea95 0f0c 	teqeq	r5, ip
 8020a38:	f43f af3b 	beq.w	80208b2 <__aeabi_dmul+0x24a>
 8020a3c:	ea94 0f0c 	teq	r4, ip
 8020a40:	d10a      	bne.n	8020a58 <__aeabi_ddiv+0x19c>
 8020a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020a46:	f47f af34 	bne.w	80208b2 <__aeabi_dmul+0x24a>
 8020a4a:	ea95 0f0c 	teq	r5, ip
 8020a4e:	f47f af25 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a52:	4610      	mov	r0, r2
 8020a54:	4619      	mov	r1, r3
 8020a56:	e72c      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a58:	ea95 0f0c 	teq	r5, ip
 8020a5c:	d106      	bne.n	8020a6c <__aeabi_ddiv+0x1b0>
 8020a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020a62:	f43f aefd 	beq.w	8020860 <__aeabi_dmul+0x1f8>
 8020a66:	4610      	mov	r0, r2
 8020a68:	4619      	mov	r1, r3
 8020a6a:	e722      	b.n	80208b2 <__aeabi_dmul+0x24a>
 8020a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a70:	bf18      	it	ne
 8020a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a76:	f47f aec5 	bne.w	8020804 <__aeabi_dmul+0x19c>
 8020a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a7e:	f47f af0d 	bne.w	802089c <__aeabi_dmul+0x234>
 8020a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a86:	f47f aeeb 	bne.w	8020860 <__aeabi_dmul+0x1f8>
 8020a8a:	e712      	b.n	80208b2 <__aeabi_dmul+0x24a>

08020a8c <__gedf2>:
 8020a8c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8020a90:	e006      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a92:	bf00      	nop

08020a94 <__ledf2>:
 8020a94:	f04f 0c01 	mov.w	ip, #1
 8020a98:	e002      	b.n	8020aa0 <__cmpdf2+0x4>
 8020a9a:	bf00      	nop

08020a9c <__cmpdf2>:
 8020a9c:	f04f 0c01 	mov.w	ip, #1
 8020aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020ab0:	bf18      	it	ne
 8020ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020ab6:	d01b      	beq.n	8020af0 <__cmpdf2+0x54>
 8020ab8:	b001      	add	sp, #4
 8020aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020abe:	bf0c      	ite	eq
 8020ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020ac4:	ea91 0f03 	teqne	r1, r3
 8020ac8:	bf02      	ittt	eq
 8020aca:	ea90 0f02 	teqeq	r0, r2
 8020ace:	2000      	moveq	r0, #0
 8020ad0:	4770      	bxeq	lr
 8020ad2:	f110 0f00 	cmn.w	r0, #0
 8020ad6:	ea91 0f03 	teq	r1, r3
 8020ada:	bf58      	it	pl
 8020adc:	4299      	cmppl	r1, r3
 8020ade:	bf08      	it	eq
 8020ae0:	4290      	cmpeq	r0, r2
 8020ae2:	bf2c      	ite	cs
 8020ae4:	17d8      	asrcs	r0, r3, #31
 8020ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020aea:	f040 0001 	orr.w	r0, r0, #1
 8020aee:	4770      	bx	lr
 8020af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020af8:	d102      	bne.n	8020b00 <__cmpdf2+0x64>
 8020afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020afe:	d107      	bne.n	8020b10 <__cmpdf2+0x74>
 8020b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b08:	d1d6      	bne.n	8020ab8 <__cmpdf2+0x1c>
 8020b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020b0e:	d0d3      	beq.n	8020ab8 <__cmpdf2+0x1c>
 8020b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020b14:	4770      	bx	lr
 8020b16:	bf00      	nop

08020b18 <__aeabi_cdrcmple>:
 8020b18:	4684      	mov	ip, r0
 8020b1a:	4610      	mov	r0, r2
 8020b1c:	4662      	mov	r2, ip
 8020b1e:	468c      	mov	ip, r1
 8020b20:	4619      	mov	r1, r3
 8020b22:	4663      	mov	r3, ip
 8020b24:	e000      	b.n	8020b28 <__aeabi_cdcmpeq>
 8020b26:	bf00      	nop

08020b28 <__aeabi_cdcmpeq>:
 8020b28:	b501      	push	{r0, lr}
 8020b2a:	f7ff ffb7 	bl	8020a9c <__cmpdf2>
 8020b2e:	2800      	cmp	r0, #0
 8020b30:	bf48      	it	mi
 8020b32:	f110 0f00 	cmnmi.w	r0, #0
 8020b36:	bd01      	pop	{r0, pc}

08020b38 <__aeabi_dcmpeq>:
 8020b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b3c:	f7ff fff4 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b40:	bf0c      	ite	eq
 8020b42:	2001      	moveq	r0, #1
 8020b44:	2000      	movne	r0, #0
 8020b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b4a:	bf00      	nop

08020b4c <__aeabi_dcmplt>:
 8020b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b50:	f7ff ffea 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b54:	bf34      	ite	cc
 8020b56:	2001      	movcc	r0, #1
 8020b58:	2000      	movcs	r0, #0
 8020b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b5e:	bf00      	nop

08020b60 <__aeabi_dcmple>:
 8020b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b64:	f7ff ffe0 	bl	8020b28 <__aeabi_cdcmpeq>
 8020b68:	bf94      	ite	ls
 8020b6a:	2001      	movls	r0, #1
 8020b6c:	2000      	movhi	r0, #0
 8020b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b72:	bf00      	nop

08020b74 <__aeabi_dcmpge>:
 8020b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b78:	f7ff ffce 	bl	8020b18 <__aeabi_cdrcmple>
 8020b7c:	bf94      	ite	ls
 8020b7e:	2001      	movls	r0, #1
 8020b80:	2000      	movhi	r0, #0
 8020b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b86:	bf00      	nop

08020b88 <__aeabi_dcmpgt>:
 8020b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b8c:	f7ff ffc4 	bl	8020b18 <__aeabi_cdrcmple>
 8020b90:	bf34      	ite	cc
 8020b92:	2001      	movcc	r0, #1
 8020b94:	2000      	movcs	r0, #0
 8020b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b9a:	bf00      	nop

08020b9c <__aeabi_dcmpun>:
 8020b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020ba4:	d102      	bne.n	8020bac <__aeabi_dcmpun+0x10>
 8020ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020baa:	d10a      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020bb4:	d102      	bne.n	8020bbc <__aeabi_dcmpun+0x20>
 8020bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020bba:	d102      	bne.n	8020bc2 <__aeabi_dcmpun+0x26>
 8020bbc:	f04f 0000 	mov.w	r0, #0
 8020bc0:	4770      	bx	lr
 8020bc2:	f04f 0001 	mov.w	r0, #1
 8020bc6:	4770      	bx	lr

08020bc8 <__aeabi_d2iz>:
 8020bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020bd0:	d215      	bcs.n	8020bfe <__aeabi_d2iz+0x36>
 8020bd2:	d511      	bpl.n	8020bf8 <__aeabi_d2iz+0x30>
 8020bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020bdc:	d912      	bls.n	8020c04 <__aeabi_d2iz+0x3c>
 8020bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020bee:	fa23 f002 	lsr.w	r0, r3, r2
 8020bf2:	bf18      	it	ne
 8020bf4:	4240      	negne	r0, r0
 8020bf6:	4770      	bx	lr
 8020bf8:	f04f 0000 	mov.w	r0, #0
 8020bfc:	4770      	bx	lr
 8020bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c02:	d105      	bne.n	8020c10 <__aeabi_d2iz+0x48>
 8020c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8020c08:	bf08      	it	eq
 8020c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8020c0e:	4770      	bx	lr
 8020c10:	f04f 0000 	mov.w	r0, #0
 8020c14:	4770      	bx	lr
 8020c16:	bf00      	nop

08020c18 <__aeabi_d2uiz>:
 8020c18:	004a      	lsls	r2, r1, #1
 8020c1a:	d211      	bcs.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020c20:	d211      	bcs.n	8020c46 <__aeabi_d2uiz+0x2e>
 8020c22:	d50d      	bpl.n	8020c40 <__aeabi_d2uiz+0x28>
 8020c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020c2c:	d40e      	bmi.n	8020c4c <__aeabi_d2uiz+0x34>
 8020c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8020c3e:	4770      	bx	lr
 8020c40:	f04f 0000 	mov.w	r0, #0
 8020c44:	4770      	bx	lr
 8020c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020c4a:	d102      	bne.n	8020c52 <__aeabi_d2uiz+0x3a>
 8020c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020c50:	4770      	bx	lr
 8020c52:	f04f 0000 	mov.w	r0, #0
 8020c56:	4770      	bx	lr

08020c58 <__aeabi_d2f>:
 8020c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8020c60:	bf24      	itt	cs
 8020c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8020c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8020c6a:	d90d      	bls.n	8020c88 <__aeabi_d2f+0x30>
 8020c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8020c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8020c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020c80:	bf08      	it	eq
 8020c82:	f020 0001 	biceq.w	r0, r0, #1
 8020c86:	4770      	bx	lr
 8020c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8020c8c:	d121      	bne.n	8020cd2 <__aeabi_d2f+0x7a>
 8020c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8020c92:	bfbc      	itt	lt
 8020c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8020c98:	4770      	bxlt	lr
 8020c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020ca2:	f1c2 0218 	rsb	r2, r2, #24
 8020ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8020caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8020cae:	fa20 f002 	lsr.w	r0, r0, r2
 8020cb2:	bf18      	it	ne
 8020cb4:	f040 0001 	orrne.w	r0, r0, #1
 8020cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020cc4:	ea40 000c 	orr.w	r0, r0, ip
 8020cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8020ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020cd0:	e7cc      	b.n	8020c6c <__aeabi_d2f+0x14>
 8020cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020cd6:	d107      	bne.n	8020ce8 <__aeabi_d2f+0x90>
 8020cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020cdc:	bf1e      	ittt	ne
 8020cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8020ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8020ce6:	4770      	bxne	lr
 8020ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8020cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8020cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8020cf4:	4770      	bx	lr
 8020cf6:	bf00      	nop

08020cf8 <__aeabi_uldivmod>:
 8020cf8:	b953      	cbnz	r3, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfa:	b94a      	cbnz	r2, 8020d10 <__aeabi_uldivmod+0x18>
 8020cfc:	2900      	cmp	r1, #0
 8020cfe:	bf08      	it	eq
 8020d00:	2800      	cmpeq	r0, #0
 8020d02:	bf1c      	itt	ne
 8020d04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8020d08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8020d0c:	f000 b994 	b.w	8021038 <__aeabi_idiv0>
 8020d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8020d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020d18:	f000 f828 	bl	8020d6c <__udivmoddi4>
 8020d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020d24:	b004      	add	sp, #16
 8020d26:	4770      	bx	lr

08020d28 <__aeabi_d2ulz>:
 8020d28:	b5d0      	push	{r4, r6, r7, lr}
 8020d2a:	2200      	movs	r2, #0
 8020d2c:	4b0d      	ldr	r3, [pc, #52]	; (8020d64 <__aeabi_d2ulz+0x3c>)
 8020d2e:	4606      	mov	r6, r0
 8020d30:	460f      	mov	r7, r1
 8020d32:	f7ff fc99 	bl	8020668 <__aeabi_dmul>
 8020d36:	f7ff ff6f 	bl	8020c18 <__aeabi_d2uiz>
 8020d3a:	4604      	mov	r4, r0
 8020d3c:	f7ff fc1a 	bl	8020574 <__aeabi_ui2d>
 8020d40:	2200      	movs	r2, #0
 8020d42:	4b09      	ldr	r3, [pc, #36]	; (8020d68 <__aeabi_d2ulz+0x40>)
 8020d44:	f7ff fc90 	bl	8020668 <__aeabi_dmul>
 8020d48:	4602      	mov	r2, r0
 8020d4a:	460b      	mov	r3, r1
 8020d4c:	4630      	mov	r0, r6
 8020d4e:	4639      	mov	r1, r7
 8020d50:	f7ff fad2 	bl	80202f8 <__aeabi_dsub>
 8020d54:	f7ff ff60 	bl	8020c18 <__aeabi_d2uiz>
 8020d58:	2200      	movs	r2, #0
 8020d5a:	4623      	mov	r3, r4
 8020d5c:	4310      	orrs	r0, r2
 8020d5e:	4619      	mov	r1, r3
 8020d60:	bdd0      	pop	{r4, r6, r7, pc}
 8020d62:	bf00      	nop
 8020d64:	3df00000 	.word	0x3df00000
 8020d68:	41f00000 	.word	0x41f00000

08020d6c <__udivmoddi4>:
 8020d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020d70:	9e08      	ldr	r6, [sp, #32]
 8020d72:	4604      	mov	r4, r0
 8020d74:	4688      	mov	r8, r1
 8020d76:	2b00      	cmp	r3, #0
 8020d78:	d14b      	bne.n	8020e12 <__udivmoddi4+0xa6>
 8020d7a:	428a      	cmp	r2, r1
 8020d7c:	4615      	mov	r5, r2
 8020d7e:	d967      	bls.n	8020e50 <__udivmoddi4+0xe4>
 8020d80:	fab2 f282 	clz	r2, r2
 8020d84:	b14a      	cbz	r2, 8020d9a <__udivmoddi4+0x2e>
 8020d86:	f1c2 0720 	rsb	r7, r2, #32
 8020d8a:	fa01 f302 	lsl.w	r3, r1, r2
 8020d8e:	fa20 f707 	lsr.w	r7, r0, r7
 8020d92:	4095      	lsls	r5, r2
 8020d94:	ea47 0803 	orr.w	r8, r7, r3
 8020d98:	4094      	lsls	r4, r2
 8020d9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020d9e:	0c23      	lsrs	r3, r4, #16
 8020da0:	fbb8 f7fe 	udiv	r7, r8, lr
 8020da4:	fa1f fc85 	uxth.w	ip, r5
 8020da8:	fb0e 8817 	mls	r8, lr, r7, r8
 8020dac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020db0:	fb07 f10c 	mul.w	r1, r7, ip
 8020db4:	4299      	cmp	r1, r3
 8020db6:	d909      	bls.n	8020dcc <__udivmoddi4+0x60>
 8020db8:	18eb      	adds	r3, r5, r3
 8020dba:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8020dbe:	f080 811b 	bcs.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc2:	4299      	cmp	r1, r3
 8020dc4:	f240 8118 	bls.w	8020ff8 <__udivmoddi4+0x28c>
 8020dc8:	3f02      	subs	r7, #2
 8020dca:	442b      	add	r3, r5
 8020dcc:	1a5b      	subs	r3, r3, r1
 8020dce:	b2a4      	uxth	r4, r4
 8020dd0:	fbb3 f0fe 	udiv	r0, r3, lr
 8020dd4:	fb0e 3310 	mls	r3, lr, r0, r3
 8020dd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020ddc:	fb00 fc0c 	mul.w	ip, r0, ip
 8020de0:	45a4      	cmp	ip, r4
 8020de2:	d909      	bls.n	8020df8 <__udivmoddi4+0x8c>
 8020de4:	192c      	adds	r4, r5, r4
 8020de6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020dea:	f080 8107 	bcs.w	8020ffc <__udivmoddi4+0x290>
 8020dee:	45a4      	cmp	ip, r4
 8020df0:	f240 8104 	bls.w	8020ffc <__udivmoddi4+0x290>
 8020df4:	3802      	subs	r0, #2
 8020df6:	442c      	add	r4, r5
 8020df8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020dfc:	eba4 040c 	sub.w	r4, r4, ip
 8020e00:	2700      	movs	r7, #0
 8020e02:	b11e      	cbz	r6, 8020e0c <__udivmoddi4+0xa0>
 8020e04:	40d4      	lsrs	r4, r2
 8020e06:	2300      	movs	r3, #0
 8020e08:	e9c6 4300 	strd	r4, r3, [r6]
 8020e0c:	4639      	mov	r1, r7
 8020e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e12:	428b      	cmp	r3, r1
 8020e14:	d909      	bls.n	8020e2a <__udivmoddi4+0xbe>
 8020e16:	2e00      	cmp	r6, #0
 8020e18:	f000 80eb 	beq.w	8020ff2 <__udivmoddi4+0x286>
 8020e1c:	2700      	movs	r7, #0
 8020e1e:	e9c6 0100 	strd	r0, r1, [r6]
 8020e22:	4638      	mov	r0, r7
 8020e24:	4639      	mov	r1, r7
 8020e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e2a:	fab3 f783 	clz	r7, r3
 8020e2e:	2f00      	cmp	r7, #0
 8020e30:	d147      	bne.n	8020ec2 <__udivmoddi4+0x156>
 8020e32:	428b      	cmp	r3, r1
 8020e34:	d302      	bcc.n	8020e3c <__udivmoddi4+0xd0>
 8020e36:	4282      	cmp	r2, r0
 8020e38:	f200 80fa 	bhi.w	8021030 <__udivmoddi4+0x2c4>
 8020e3c:	1a84      	subs	r4, r0, r2
 8020e3e:	eb61 0303 	sbc.w	r3, r1, r3
 8020e42:	2001      	movs	r0, #1
 8020e44:	4698      	mov	r8, r3
 8020e46:	2e00      	cmp	r6, #0
 8020e48:	d0e0      	beq.n	8020e0c <__udivmoddi4+0xa0>
 8020e4a:	e9c6 4800 	strd	r4, r8, [r6]
 8020e4e:	e7dd      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020e50:	b902      	cbnz	r2, 8020e54 <__udivmoddi4+0xe8>
 8020e52:	deff      	udf	#255	; 0xff
 8020e54:	fab2 f282 	clz	r2, r2
 8020e58:	2a00      	cmp	r2, #0
 8020e5a:	f040 808f 	bne.w	8020f7c <__udivmoddi4+0x210>
 8020e5e:	1b49      	subs	r1, r1, r5
 8020e60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020e64:	fa1f f885 	uxth.w	r8, r5
 8020e68:	2701      	movs	r7, #1
 8020e6a:	fbb1 fcfe 	udiv	ip, r1, lr
 8020e6e:	0c23      	lsrs	r3, r4, #16
 8020e70:	fb0e 111c 	mls	r1, lr, ip, r1
 8020e74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020e78:	fb08 f10c 	mul.w	r1, r8, ip
 8020e7c:	4299      	cmp	r1, r3
 8020e7e:	d907      	bls.n	8020e90 <__udivmoddi4+0x124>
 8020e80:	18eb      	adds	r3, r5, r3
 8020e82:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8020e86:	d202      	bcs.n	8020e8e <__udivmoddi4+0x122>
 8020e88:	4299      	cmp	r1, r3
 8020e8a:	f200 80cd 	bhi.w	8021028 <__udivmoddi4+0x2bc>
 8020e8e:	4684      	mov	ip, r0
 8020e90:	1a59      	subs	r1, r3, r1
 8020e92:	b2a3      	uxth	r3, r4
 8020e94:	fbb1 f0fe 	udiv	r0, r1, lr
 8020e98:	fb0e 1410 	mls	r4, lr, r0, r1
 8020e9c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8020ea0:	fb08 f800 	mul.w	r8, r8, r0
 8020ea4:	45a0      	cmp	r8, r4
 8020ea6:	d907      	bls.n	8020eb8 <__udivmoddi4+0x14c>
 8020ea8:	192c      	adds	r4, r5, r4
 8020eaa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020eae:	d202      	bcs.n	8020eb6 <__udivmoddi4+0x14a>
 8020eb0:	45a0      	cmp	r8, r4
 8020eb2:	f200 80b6 	bhi.w	8021022 <__udivmoddi4+0x2b6>
 8020eb6:	4618      	mov	r0, r3
 8020eb8:	eba4 0408 	sub.w	r4, r4, r8
 8020ebc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020ec0:	e79f      	b.n	8020e02 <__udivmoddi4+0x96>
 8020ec2:	f1c7 0c20 	rsb	ip, r7, #32
 8020ec6:	40bb      	lsls	r3, r7
 8020ec8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020ecc:	ea4e 0e03 	orr.w	lr, lr, r3
 8020ed0:	fa01 f407 	lsl.w	r4, r1, r7
 8020ed4:	fa20 f50c 	lsr.w	r5, r0, ip
 8020ed8:	fa21 f30c 	lsr.w	r3, r1, ip
 8020edc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020ee0:	4325      	orrs	r5, r4
 8020ee2:	fbb3 f9f8 	udiv	r9, r3, r8
 8020ee6:	0c2c      	lsrs	r4, r5, #16
 8020ee8:	fb08 3319 	mls	r3, r8, r9, r3
 8020eec:	fa1f fa8e 	uxth.w	sl, lr
 8020ef0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020ef4:	fb09 f40a 	mul.w	r4, r9, sl
 8020ef8:	429c      	cmp	r4, r3
 8020efa:	fa02 f207 	lsl.w	r2, r2, r7
 8020efe:	fa00 f107 	lsl.w	r1, r0, r7
 8020f02:	d90b      	bls.n	8020f1c <__udivmoddi4+0x1b0>
 8020f04:	eb1e 0303 	adds.w	r3, lr, r3
 8020f08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8020f0c:	f080 8087 	bcs.w	802101e <__udivmoddi4+0x2b2>
 8020f10:	429c      	cmp	r4, r3
 8020f12:	f240 8084 	bls.w	802101e <__udivmoddi4+0x2b2>
 8020f16:	f1a9 0902 	sub.w	r9, r9, #2
 8020f1a:	4473      	add	r3, lr
 8020f1c:	1b1b      	subs	r3, r3, r4
 8020f1e:	b2ad      	uxth	r5, r5
 8020f20:	fbb3 f0f8 	udiv	r0, r3, r8
 8020f24:	fb08 3310 	mls	r3, r8, r0, r3
 8020f28:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020f2c:	fb00 fa0a 	mul.w	sl, r0, sl
 8020f30:	45a2      	cmp	sl, r4
 8020f32:	d908      	bls.n	8020f46 <__udivmoddi4+0x1da>
 8020f34:	eb1e 0404 	adds.w	r4, lr, r4
 8020f38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020f3c:	d26b      	bcs.n	8021016 <__udivmoddi4+0x2aa>
 8020f3e:	45a2      	cmp	sl, r4
 8020f40:	d969      	bls.n	8021016 <__udivmoddi4+0x2aa>
 8020f42:	3802      	subs	r0, #2
 8020f44:	4474      	add	r4, lr
 8020f46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020f4a:	fba0 8902 	umull	r8, r9, r0, r2
 8020f4e:	eba4 040a 	sub.w	r4, r4, sl
 8020f52:	454c      	cmp	r4, r9
 8020f54:	46c2      	mov	sl, r8
 8020f56:	464b      	mov	r3, r9
 8020f58:	d354      	bcc.n	8021004 <__udivmoddi4+0x298>
 8020f5a:	d051      	beq.n	8021000 <__udivmoddi4+0x294>
 8020f5c:	2e00      	cmp	r6, #0
 8020f5e:	d069      	beq.n	8021034 <__udivmoddi4+0x2c8>
 8020f60:	ebb1 050a 	subs.w	r5, r1, sl
 8020f64:	eb64 0403 	sbc.w	r4, r4, r3
 8020f68:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020f6c:	40fd      	lsrs	r5, r7
 8020f6e:	40fc      	lsrs	r4, r7
 8020f70:	ea4c 0505 	orr.w	r5, ip, r5
 8020f74:	e9c6 5400 	strd	r5, r4, [r6]
 8020f78:	2700      	movs	r7, #0
 8020f7a:	e747      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020f7c:	f1c2 0320 	rsb	r3, r2, #32
 8020f80:	fa20 f703 	lsr.w	r7, r0, r3
 8020f84:	4095      	lsls	r5, r2
 8020f86:	fa01 f002 	lsl.w	r0, r1, r2
 8020f8a:	fa21 f303 	lsr.w	r3, r1, r3
 8020f8e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020f92:	4338      	orrs	r0, r7
 8020f94:	0c01      	lsrs	r1, r0, #16
 8020f96:	fbb3 f7fe 	udiv	r7, r3, lr
 8020f9a:	fa1f f885 	uxth.w	r8, r5
 8020f9e:	fb0e 3317 	mls	r3, lr, r7, r3
 8020fa2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fa6:	fb07 f308 	mul.w	r3, r7, r8
 8020faa:	428b      	cmp	r3, r1
 8020fac:	fa04 f402 	lsl.w	r4, r4, r2
 8020fb0:	d907      	bls.n	8020fc2 <__udivmoddi4+0x256>
 8020fb2:	1869      	adds	r1, r5, r1
 8020fb4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8020fb8:	d22f      	bcs.n	802101a <__udivmoddi4+0x2ae>
 8020fba:	428b      	cmp	r3, r1
 8020fbc:	d92d      	bls.n	802101a <__udivmoddi4+0x2ae>
 8020fbe:	3f02      	subs	r7, #2
 8020fc0:	4429      	add	r1, r5
 8020fc2:	1acb      	subs	r3, r1, r3
 8020fc4:	b281      	uxth	r1, r0
 8020fc6:	fbb3 f0fe 	udiv	r0, r3, lr
 8020fca:	fb0e 3310 	mls	r3, lr, r0, r3
 8020fce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020fd2:	fb00 f308 	mul.w	r3, r0, r8
 8020fd6:	428b      	cmp	r3, r1
 8020fd8:	d907      	bls.n	8020fea <__udivmoddi4+0x27e>
 8020fda:	1869      	adds	r1, r5, r1
 8020fdc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8020fe0:	d217      	bcs.n	8021012 <__udivmoddi4+0x2a6>
 8020fe2:	428b      	cmp	r3, r1
 8020fe4:	d915      	bls.n	8021012 <__udivmoddi4+0x2a6>
 8020fe6:	3802      	subs	r0, #2
 8020fe8:	4429      	add	r1, r5
 8020fea:	1ac9      	subs	r1, r1, r3
 8020fec:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020ff0:	e73b      	b.n	8020e6a <__udivmoddi4+0xfe>
 8020ff2:	4637      	mov	r7, r6
 8020ff4:	4630      	mov	r0, r6
 8020ff6:	e709      	b.n	8020e0c <__udivmoddi4+0xa0>
 8020ff8:	4607      	mov	r7, r0
 8020ffa:	e6e7      	b.n	8020dcc <__udivmoddi4+0x60>
 8020ffc:	4618      	mov	r0, r3
 8020ffe:	e6fb      	b.n	8020df8 <__udivmoddi4+0x8c>
 8021000:	4541      	cmp	r1, r8
 8021002:	d2ab      	bcs.n	8020f5c <__udivmoddi4+0x1f0>
 8021004:	ebb8 0a02 	subs.w	sl, r8, r2
 8021008:	eb69 020e 	sbc.w	r2, r9, lr
 802100c:	3801      	subs	r0, #1
 802100e:	4613      	mov	r3, r2
 8021010:	e7a4      	b.n	8020f5c <__udivmoddi4+0x1f0>
 8021012:	4660      	mov	r0, ip
 8021014:	e7e9      	b.n	8020fea <__udivmoddi4+0x27e>
 8021016:	4618      	mov	r0, r3
 8021018:	e795      	b.n	8020f46 <__udivmoddi4+0x1da>
 802101a:	4667      	mov	r7, ip
 802101c:	e7d1      	b.n	8020fc2 <__udivmoddi4+0x256>
 802101e:	4681      	mov	r9, r0
 8021020:	e77c      	b.n	8020f1c <__udivmoddi4+0x1b0>
 8021022:	3802      	subs	r0, #2
 8021024:	442c      	add	r4, r5
 8021026:	e747      	b.n	8020eb8 <__udivmoddi4+0x14c>
 8021028:	f1ac 0c02 	sub.w	ip, ip, #2
 802102c:	442b      	add	r3, r5
 802102e:	e72f      	b.n	8020e90 <__udivmoddi4+0x124>
 8021030:	4638      	mov	r0, r7
 8021032:	e708      	b.n	8020e46 <__udivmoddi4+0xda>
 8021034:	4637      	mov	r7, r6
 8021036:	e6e9      	b.n	8020e0c <__udivmoddi4+0xa0>

08021038 <__aeabi_idiv0>:
 8021038:	4770      	bx	lr
 802103a:	bf00      	nop

0802103c <BAT_DMA_Init>:

/* Public functions declaration ------------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value);

/* Public functions implementation ---------------------------------------------*/
void BAT_DMA_Init(void) {
 802103c:	b580      	push	{r7, lr}
 802103e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*) DMA_BUFFER, DMA_SZ);
 8021040:	2232      	movs	r2, #50	; 0x32
 8021042:	4903      	ldr	r1, [pc, #12]	; (8021050 <BAT_DMA_Init+0x14>)
 8021044:	4803      	ldr	r0, [pc, #12]	; (8021054 <BAT_DMA_Init+0x18>)
 8021046:	f00b fa17 	bl	802c478 <HAL_ADC_Start_DMA>
}
 802104a:	bf00      	nop
 802104c:	bd80      	pop	{r7, pc}
 802104e:	bf00      	nop
 8021050:	200004b8 	.word	0x200004b8
 8021054:	20008700 	.word	0x20008700

08021058 <HAL_ADC_ConvHalfCpltCallback>:
    LOG_Str("Battery:Voltage = ");
    LOG_Int(BACKUP_VOLTAGE);
    LOG_StrLn(" mV");
}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8021058:	b580      	push	{r7, lr}
 802105a:	b084      	sub	sp, #16
 802105c:	af00      	add	r7, sp, #0
 802105e:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 8021060:	2300      	movs	r3, #0
 8021062:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = 0; i < (DMA_SZ / 2); i++) {
 8021064:	2300      	movs	r3, #0
 8021066:	81fb      	strh	r3, [r7, #14]
 8021068:	e00a      	b.n	8021080 <HAL_ADC_ConvHalfCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 802106a:	89fb      	ldrh	r3, [r7, #14]
 802106c:	4a0f      	ldr	r2, [pc, #60]	; (80210ac <HAL_ADC_ConvHalfCpltCallback+0x54>)
 802106e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021072:	461a      	mov	r2, r3
 8021074:	68bb      	ldr	r3, [r7, #8]
 8021076:	4413      	add	r3, r2
 8021078:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (DMA_SZ / 2); i++) {
 802107a:	89fb      	ldrh	r3, [r7, #14]
 802107c:	3301      	adds	r3, #1
 802107e:	81fb      	strh	r3, [r7, #14]
 8021080:	89fb      	ldrh	r3, [r7, #14]
 8021082:	2b18      	cmp	r3, #24
 8021084:	d9f1      	bls.n	802106a <HAL_ADC_ConvHalfCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 8021086:	68bb      	ldr	r3, [r7, #8]
 8021088:	4a09      	ldr	r2, [pc, #36]	; (80210b0 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 802108a:	fba2 2303 	umull	r2, r3, r2, r3
 802108e:	08db      	lsrs	r3, r3, #3
 8021090:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 8021092:	68bb      	ldr	r3, [r7, #8]
 8021094:	b29b      	uxth	r3, r3
 8021096:	461a      	mov	r2, r3
 8021098:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 802109c:	4805      	ldr	r0, [pc, #20]	; (80210b4 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 802109e:	f000 f857 	bl	8021150 <MovingAverage>
}
 80210a2:	bf00      	nop
 80210a4:	3710      	adds	r7, #16
 80210a6:	46bd      	mov	sp, r7
 80210a8:	bd80      	pop	{r7, pc}
 80210aa:	bf00      	nop
 80210ac:	200004b8 	.word	0x200004b8
 80210b0:	51eb851f 	.word	0x51eb851f
 80210b4:	2000051c 	.word	0x2000051c

080210b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80210b8:	b580      	push	{r7, lr}
 80210ba:	b084      	sub	sp, #16
 80210bc:	af00      	add	r7, sp, #0
 80210be:	6078      	str	r0, [r7, #4]
    uint16_t i;
    uint32_t temp = 0;
 80210c0:	2300      	movs	r3, #0
 80210c2:	60bb      	str	r3, [r7, #8]

    // sum all buffer sample
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210c4:	2318      	movs	r3, #24
 80210c6:	81fb      	strh	r3, [r7, #14]
 80210c8:	e00a      	b.n	80210e0 <HAL_ADC_ConvCpltCallback+0x28>
        temp += DMA_BUFFER[i];
 80210ca:	89fb      	ldrh	r3, [r7, #14]
 80210cc:	4a1a      	ldr	r2, [pc, #104]	; (8021138 <HAL_ADC_ConvCpltCallback+0x80>)
 80210ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80210d2:	461a      	mov	r2, r3
 80210d4:	68bb      	ldr	r3, [r7, #8]
 80210d6:	4413      	add	r3, r2
 80210d8:	60bb      	str	r3, [r7, #8]
    for (i = ((DMA_SZ / 2) - 1); i < DMA_SZ; i++) {
 80210da:	89fb      	ldrh	r3, [r7, #14]
 80210dc:	3301      	adds	r3, #1
 80210de:	81fb      	strh	r3, [r7, #14]
 80210e0:	89fb      	ldrh	r3, [r7, #14]
 80210e2:	2b31      	cmp	r3, #49	; 0x31
 80210e4:	d9f1      	bls.n	80210ca <HAL_ADC_ConvCpltCallback+0x12>
    }
    // calculate the average
    temp = temp / (DMA_SZ / 2);
 80210e6:	68bb      	ldr	r3, [r7, #8]
 80210e8:	4a14      	ldr	r2, [pc, #80]	; (802113c <HAL_ADC_ConvCpltCallback+0x84>)
 80210ea:	fba2 2303 	umull	r2, r3, r2, r3
 80210ee:	08db      	lsrs	r3, r3, #3
 80210f0:	60bb      	str	r3, [r7, #8]

    // calculate the moving average
    temp = MovingAverage(AVERAGE_BUFFER, AVERAGE_SZ, temp);
 80210f2:	68bb      	ldr	r3, [r7, #8]
 80210f4:	b29b      	uxth	r3, r3
 80210f6:	461a      	mov	r2, r3
 80210f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80210fc:	4810      	ldr	r0, [pc, #64]	; (8021140 <HAL_ADC_ConvCpltCallback+0x88>)
 80210fe:	f000 f827 	bl	8021150 <MovingAverage>
 8021102:	4603      	mov	r3, r0
 8021104:	60bb      	str	r3, [r7, #8]
    // change to battery value
    BACKUP_VOLTAGE = (temp * BAT_MAX_VOLTAGE) / ADC_MAX_VALUE;
 8021106:	68bb      	ldr	r3, [r7, #8]
 8021108:	ee07 3a90 	vmov	s15, r3
 802110c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021110:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8021144 <HAL_ADC_ConvCpltCallback+0x8c>
 8021114:	ee27 7a87 	vmul.f32	s14, s15, s14
 8021118:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8021148 <HAL_ADC_ConvCpltCallback+0x90>
 802111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8021120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8021124:	ee17 3a90 	vmov	r3, s15
 8021128:	b29a      	uxth	r2, r3
 802112a:	4b08      	ldr	r3, [pc, #32]	; (802114c <HAL_ADC_ConvCpltCallback+0x94>)
 802112c:	801a      	strh	r2, [r3, #0]
}
 802112e:	bf00      	nop
 8021130:	3710      	adds	r7, #16
 8021132:	46bd      	mov	sp, r7
 8021134:	bd80      	pop	{r7, pc}
 8021136:	bf00      	nop
 8021138:	200004b8 	.word	0x200004b8
 802113c:	51eb851f 	.word	0x51eb851f
 8021140:	2000051c 	.word	0x2000051c
 8021144:	45834000 	.word	0x45834000
 8021148:	457ff000 	.word	0x457ff000
 802114c:	200004b4 	.word	0x200004b4

08021150 <MovingAverage>:

/* Private functions implementation ---------------------------------------------*/
static uint16_t MovingAverage(uint16_t *pBuffer, uint16_t len, uint16_t value) {
 8021150:	b480      	push	{r7}
 8021152:	b083      	sub	sp, #12
 8021154:	af00      	add	r7, sp, #0
 8021156:	6078      	str	r0, [r7, #4]
 8021158:	460b      	mov	r3, r1
 802115a:	807b      	strh	r3, [r7, #2]
 802115c:	4613      	mov	r3, r2
 802115e:	803b      	strh	r3, [r7, #0]
    static uint32_t sum = 0, pos = 0;
    static uint16_t length = 0;

    //Subtract the oldest number from the prev sum, add the new number
    sum = sum - pBuffer[pos] + value;
 8021160:	4b1c      	ldr	r3, [pc, #112]	; (80211d4 <MovingAverage+0x84>)
 8021162:	681b      	ldr	r3, [r3, #0]
 8021164:	4a1c      	ldr	r2, [pc, #112]	; (80211d8 <MovingAverage+0x88>)
 8021166:	6812      	ldr	r2, [r2, #0]
 8021168:	0052      	lsls	r2, r2, #1
 802116a:	6879      	ldr	r1, [r7, #4]
 802116c:	440a      	add	r2, r1
 802116e:	8812      	ldrh	r2, [r2, #0]
 8021170:	1a9a      	subs	r2, r3, r2
 8021172:	883b      	ldrh	r3, [r7, #0]
 8021174:	4413      	add	r3, r2
 8021176:	4a17      	ldr	r2, [pc, #92]	; (80211d4 <MovingAverage+0x84>)
 8021178:	6013      	str	r3, [r2, #0]
    //Assign the nextNum to the position in the array
    pBuffer[pos] = value;
 802117a:	4b17      	ldr	r3, [pc, #92]	; (80211d8 <MovingAverage+0x88>)
 802117c:	681b      	ldr	r3, [r3, #0]
 802117e:	005b      	lsls	r3, r3, #1
 8021180:	687a      	ldr	r2, [r7, #4]
 8021182:	4413      	add	r3, r2
 8021184:	883a      	ldrh	r2, [r7, #0]
 8021186:	801a      	strh	r2, [r3, #0]
    //Increment position
    pos++;
 8021188:	4b13      	ldr	r3, [pc, #76]	; (80211d8 <MovingAverage+0x88>)
 802118a:	681b      	ldr	r3, [r3, #0]
 802118c:	3301      	adds	r3, #1
 802118e:	4a12      	ldr	r2, [pc, #72]	; (80211d8 <MovingAverage+0x88>)
 8021190:	6013      	str	r3, [r2, #0]
    if (pos >= len) {
 8021192:	887a      	ldrh	r2, [r7, #2]
 8021194:	4b10      	ldr	r3, [pc, #64]	; (80211d8 <MovingAverage+0x88>)
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	429a      	cmp	r2, r3
 802119a:	d802      	bhi.n	80211a2 <MovingAverage+0x52>
        pos = 0;
 802119c:	4b0e      	ldr	r3, [pc, #56]	; (80211d8 <MovingAverage+0x88>)
 802119e:	2200      	movs	r2, #0
 80211a0:	601a      	str	r2, [r3, #0]
    }
    // calculate filled array
    if (length < len) {
 80211a2:	4b0e      	ldr	r3, [pc, #56]	; (80211dc <MovingAverage+0x8c>)
 80211a4:	881b      	ldrh	r3, [r3, #0]
 80211a6:	887a      	ldrh	r2, [r7, #2]
 80211a8:	429a      	cmp	r2, r3
 80211aa:	d905      	bls.n	80211b8 <MovingAverage+0x68>
        length++;
 80211ac:	4b0b      	ldr	r3, [pc, #44]	; (80211dc <MovingAverage+0x8c>)
 80211ae:	881b      	ldrh	r3, [r3, #0]
 80211b0:	3301      	adds	r3, #1
 80211b2:	b29a      	uxth	r2, r3
 80211b4:	4b09      	ldr	r3, [pc, #36]	; (80211dc <MovingAverage+0x8c>)
 80211b6:	801a      	strh	r2, [r3, #0]
    }
    //return the average
    return sum / length;
 80211b8:	4b06      	ldr	r3, [pc, #24]	; (80211d4 <MovingAverage+0x84>)
 80211ba:	681b      	ldr	r3, [r3, #0]
 80211bc:	4a07      	ldr	r2, [pc, #28]	; (80211dc <MovingAverage+0x8c>)
 80211be:	8812      	ldrh	r2, [r2, #0]
 80211c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80211c4:	b29b      	uxth	r3, r3
}
 80211c6:	4618      	mov	r0, r3
 80211c8:	370c      	adds	r7, #12
 80211ca:	46bd      	mov	sp, r7
 80211cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211d0:	4770      	bx	lr
 80211d2:	bf00      	nop
 80211d4:	20000cec 	.word	0x20000cec
 80211d8:	20000cf0 	.word	0x20000cf0
 80211dc:	20000cf4 	.word	0x20000cf4

080211e0 <FINGER_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void FINGER_Check_Buffer(void);
static void FINGER_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void FINGER_USART_IrqHandler(void) {
 80211e0:	b580      	push	{r7, lr}
 80211e2:	b082      	sub	sp, #8
 80211e4:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 80211e6:	4b0c      	ldr	r3, [pc, #48]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211e8:	681b      	ldr	r3, [r3, #0]
 80211ea:	681b      	ldr	r3, [r3, #0]
 80211ec:	f003 0310 	and.w	r3, r3, #16
 80211f0:	2b10      	cmp	r3, #16
 80211f2:	d10c      	bne.n	802120e <FINGER_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80211f4:	2300      	movs	r3, #0
 80211f6:	607b      	str	r3, [r7, #4]
 80211f8:	4b07      	ldr	r3, [pc, #28]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 80211fa:	681b      	ldr	r3, [r3, #0]
 80211fc:	681b      	ldr	r3, [r3, #0]
 80211fe:	607b      	str	r3, [r7, #4]
 8021200:	4b05      	ldr	r3, [pc, #20]	; (8021218 <FINGER_USART_IrqHandler+0x38>)
 8021202:	681b      	ldr	r3, [r3, #0]
 8021204:	685b      	ldr	r3, [r3, #4]
 8021206:	607b      	str	r3, [r7, #4]
 8021208:	687b      	ldr	r3, [r7, #4]

        FINGER_Check_Buffer();
 802120a:	f001 f923 	bl	8022454 <FINGER_Check_Buffer>
    }
}
 802120e:	bf00      	nop
 8021210:	3708      	adds	r7, #8
 8021212:	46bd      	mov	sp, r7
 8021214:	bd80      	pop	{r7, pc}
 8021216:	bf00      	nop
 8021218:	20008898 	.word	0x20008898

0802121c <FINGER_DMA_IrqHandler>:

void FINGER_DMA_IrqHandler(void) {
 802121c:	b580      	push	{r7, lr}
 802121e:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_HT)) {
 8021220:	4b9a      	ldr	r3, [pc, #616]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021222:	681b      	ldr	r3, [r3, #0]
 8021224:	681b      	ldr	r3, [r3, #0]
 8021226:	f003 0308 	and.w	r3, r3, #8
 802122a:	2b00      	cmp	r3, #0
 802122c:	f000 81bc 	beq.w	80215a8 <FINGER_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_uart4_rx));
 8021230:	4b96      	ldr	r3, [pc, #600]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	461a      	mov	r2, r3
 8021236:	4b96      	ldr	r3, [pc, #600]	; (8021490 <FINGER_DMA_IrqHandler+0x274>)
 8021238:	429a      	cmp	r2, r3
 802123a:	d960      	bls.n	80212fe <FINGER_DMA_IrqHandler+0xe2>
 802123c:	4b93      	ldr	r3, [pc, #588]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802123e:	681b      	ldr	r3, [r3, #0]
 8021240:	4a94      	ldr	r2, [pc, #592]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021242:	4293      	cmp	r3, r2
 8021244:	d057      	beq.n	80212f6 <FINGER_DMA_IrqHandler+0xda>
 8021246:	4b91      	ldr	r3, [pc, #580]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021248:	681b      	ldr	r3, [r3, #0]
 802124a:	4a93      	ldr	r2, [pc, #588]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802124c:	4293      	cmp	r3, r2
 802124e:	d050      	beq.n	80212f2 <FINGER_DMA_IrqHandler+0xd6>
 8021250:	4b8e      	ldr	r3, [pc, #568]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021252:	681b      	ldr	r3, [r3, #0]
 8021254:	4a91      	ldr	r2, [pc, #580]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021256:	4293      	cmp	r3, r2
 8021258:	d049      	beq.n	80212ee <FINGER_DMA_IrqHandler+0xd2>
 802125a:	4b8c      	ldr	r3, [pc, #560]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802125c:	681b      	ldr	r3, [r3, #0]
 802125e:	4a90      	ldr	r2, [pc, #576]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 8021260:	4293      	cmp	r3, r2
 8021262:	d042      	beq.n	80212ea <FINGER_DMA_IrqHandler+0xce>
 8021264:	4b89      	ldr	r3, [pc, #548]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021266:	681b      	ldr	r3, [r3, #0]
 8021268:	4a8e      	ldr	r2, [pc, #568]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 802126a:	4293      	cmp	r3, r2
 802126c:	d03a      	beq.n	80212e4 <FINGER_DMA_IrqHandler+0xc8>
 802126e:	4b87      	ldr	r3, [pc, #540]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021270:	681b      	ldr	r3, [r3, #0]
 8021272:	4a8d      	ldr	r2, [pc, #564]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021274:	4293      	cmp	r3, r2
 8021276:	d032      	beq.n	80212de <FINGER_DMA_IrqHandler+0xc2>
 8021278:	4b84      	ldr	r3, [pc, #528]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802127a:	681b      	ldr	r3, [r3, #0]
 802127c:	4a8b      	ldr	r2, [pc, #556]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802127e:	4293      	cmp	r3, r2
 8021280:	d02a      	beq.n	80212d8 <FINGER_DMA_IrqHandler+0xbc>
 8021282:	4b82      	ldr	r3, [pc, #520]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021284:	681b      	ldr	r3, [r3, #0]
 8021286:	4a8a      	ldr	r2, [pc, #552]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021288:	4293      	cmp	r3, r2
 802128a:	d022      	beq.n	80212d2 <FINGER_DMA_IrqHandler+0xb6>
 802128c:	4b7f      	ldr	r3, [pc, #508]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802128e:	681b      	ldr	r3, [r3, #0]
 8021290:	4a88      	ldr	r2, [pc, #544]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021292:	4293      	cmp	r3, r2
 8021294:	d01a      	beq.n	80212cc <FINGER_DMA_IrqHandler+0xb0>
 8021296:	4b7d      	ldr	r3, [pc, #500]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021298:	681b      	ldr	r3, [r3, #0]
 802129a:	4a87      	ldr	r2, [pc, #540]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802129c:	4293      	cmp	r3, r2
 802129e:	d012      	beq.n	80212c6 <FINGER_DMA_IrqHandler+0xaa>
 80212a0:	4b7a      	ldr	r3, [pc, #488]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212a2:	681b      	ldr	r3, [r3, #0]
 80212a4:	4a85      	ldr	r2, [pc, #532]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 80212a6:	4293      	cmp	r3, r2
 80212a8:	d00a      	beq.n	80212c0 <FINGER_DMA_IrqHandler+0xa4>
 80212aa:	4b78      	ldr	r3, [pc, #480]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80212ac:	681b      	ldr	r3, [r3, #0]
 80212ae:	4a84      	ldr	r2, [pc, #528]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 80212b0:	4293      	cmp	r3, r2
 80212b2:	d102      	bne.n	80212ba <FINGER_DMA_IrqHandler+0x9e>
 80212b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212b8:	e01e      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80212be:	e01b      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212c4:	e018      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212ca:	e015      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80212d0:	e012      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212d6:	e00f      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212dc:	e00c      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e2:	e009      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80212e8:	e006      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ea:	2310      	movs	r3, #16
 80212ec:	e004      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212ee:	2310      	movs	r3, #16
 80212f0:	e002      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f2:	2310      	movs	r3, #16
 80212f4:	e000      	b.n	80212f8 <FINGER_DMA_IrqHandler+0xdc>
 80212f6:	2310      	movs	r3, #16
 80212f8:	4a72      	ldr	r2, [pc, #456]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80212fa:	60d3      	str	r3, [r2, #12]
 80212fc:	e150      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80212fe:	4b63      	ldr	r3, [pc, #396]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021300:	681b      	ldr	r3, [r3, #0]
 8021302:	461a      	mov	r2, r3
 8021304:	4b70      	ldr	r3, [pc, #448]	; (80214c8 <FINGER_DMA_IrqHandler+0x2ac>)
 8021306:	429a      	cmp	r2, r3
 8021308:	d960      	bls.n	80213cc <FINGER_DMA_IrqHandler+0x1b0>
 802130a:	4b60      	ldr	r3, [pc, #384]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802130c:	681b      	ldr	r3, [r3, #0]
 802130e:	4a61      	ldr	r2, [pc, #388]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 8021310:	4293      	cmp	r3, r2
 8021312:	d057      	beq.n	80213c4 <FINGER_DMA_IrqHandler+0x1a8>
 8021314:	4b5d      	ldr	r3, [pc, #372]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021316:	681b      	ldr	r3, [r3, #0]
 8021318:	4a5f      	ldr	r2, [pc, #380]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 802131a:	4293      	cmp	r3, r2
 802131c:	d050      	beq.n	80213c0 <FINGER_DMA_IrqHandler+0x1a4>
 802131e:	4b5b      	ldr	r3, [pc, #364]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021320:	681b      	ldr	r3, [r3, #0]
 8021322:	4a5e      	ldr	r2, [pc, #376]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 8021324:	4293      	cmp	r3, r2
 8021326:	d049      	beq.n	80213bc <FINGER_DMA_IrqHandler+0x1a0>
 8021328:	4b58      	ldr	r3, [pc, #352]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802132a:	681b      	ldr	r3, [r3, #0]
 802132c:	4a5c      	ldr	r2, [pc, #368]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 802132e:	4293      	cmp	r3, r2
 8021330:	d042      	beq.n	80213b8 <FINGER_DMA_IrqHandler+0x19c>
 8021332:	4b56      	ldr	r3, [pc, #344]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021334:	681b      	ldr	r3, [r3, #0]
 8021336:	4a5b      	ldr	r2, [pc, #364]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021338:	4293      	cmp	r3, r2
 802133a:	d03a      	beq.n	80213b2 <FINGER_DMA_IrqHandler+0x196>
 802133c:	4b53      	ldr	r3, [pc, #332]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802133e:	681b      	ldr	r3, [r3, #0]
 8021340:	4a59      	ldr	r2, [pc, #356]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021342:	4293      	cmp	r3, r2
 8021344:	d032      	beq.n	80213ac <FINGER_DMA_IrqHandler+0x190>
 8021346:	4b51      	ldr	r3, [pc, #324]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021348:	681b      	ldr	r3, [r3, #0]
 802134a:	4a58      	ldr	r2, [pc, #352]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802134c:	4293      	cmp	r3, r2
 802134e:	d02a      	beq.n	80213a6 <FINGER_DMA_IrqHandler+0x18a>
 8021350:	4b4e      	ldr	r3, [pc, #312]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021352:	681b      	ldr	r3, [r3, #0]
 8021354:	4a56      	ldr	r2, [pc, #344]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021356:	4293      	cmp	r3, r2
 8021358:	d022      	beq.n	80213a0 <FINGER_DMA_IrqHandler+0x184>
 802135a:	4b4c      	ldr	r3, [pc, #304]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802135c:	681b      	ldr	r3, [r3, #0]
 802135e:	4a55      	ldr	r2, [pc, #340]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021360:	4293      	cmp	r3, r2
 8021362:	d01a      	beq.n	802139a <FINGER_DMA_IrqHandler+0x17e>
 8021364:	4b49      	ldr	r3, [pc, #292]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021366:	681b      	ldr	r3, [r3, #0]
 8021368:	4a53      	ldr	r2, [pc, #332]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802136a:	4293      	cmp	r3, r2
 802136c:	d012      	beq.n	8021394 <FINGER_DMA_IrqHandler+0x178>
 802136e:	4b47      	ldr	r3, [pc, #284]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021370:	681b      	ldr	r3, [r3, #0]
 8021372:	4a52      	ldr	r2, [pc, #328]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021374:	4293      	cmp	r3, r2
 8021376:	d00a      	beq.n	802138e <FINGER_DMA_IrqHandler+0x172>
 8021378:	4b44      	ldr	r3, [pc, #272]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802137a:	681b      	ldr	r3, [r3, #0]
 802137c:	4a50      	ldr	r2, [pc, #320]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802137e:	4293      	cmp	r3, r2
 8021380:	d102      	bne.n	8021388 <FINGER_DMA_IrqHandler+0x16c>
 8021382:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021386:	e01e      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021388:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802138c:	e01b      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802138e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021392:	e018      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 8021394:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021398:	e015      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 802139a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802139e:	e012      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213a4:	e00f      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213aa:	e00c      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b0:	e009      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213b6:	e006      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213b8:	2310      	movs	r3, #16
 80213ba:	e004      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213bc:	2310      	movs	r3, #16
 80213be:	e002      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c0:	2310      	movs	r3, #16
 80213c2:	e000      	b.n	80213c6 <FINGER_DMA_IrqHandler+0x1aa>
 80213c4:	2310      	movs	r3, #16
 80213c6:	4a3f      	ldr	r2, [pc, #252]	; (80214c4 <FINGER_DMA_IrqHandler+0x2a8>)
 80213c8:	6093      	str	r3, [r2, #8]
 80213ca:	e0e9      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80213cc:	4b2f      	ldr	r3, [pc, #188]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	461a      	mov	r2, r3
 80213d2:	4b3e      	ldr	r3, [pc, #248]	; (80214cc <FINGER_DMA_IrqHandler+0x2b0>)
 80213d4:	429a      	cmp	r2, r3
 80213d6:	f240 8083 	bls.w	80214e0 <FINGER_DMA_IrqHandler+0x2c4>
 80213da:	4b2c      	ldr	r3, [pc, #176]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213dc:	681b      	ldr	r3, [r3, #0]
 80213de:	4a2d      	ldr	r2, [pc, #180]	; (8021494 <FINGER_DMA_IrqHandler+0x278>)
 80213e0:	4293      	cmp	r3, r2
 80213e2:	d079      	beq.n	80214d8 <FINGER_DMA_IrqHandler+0x2bc>
 80213e4:	4b29      	ldr	r3, [pc, #164]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	4a2b      	ldr	r2, [pc, #172]	; (8021498 <FINGER_DMA_IrqHandler+0x27c>)
 80213ea:	4293      	cmp	r3, r2
 80213ec:	d072      	beq.n	80214d4 <FINGER_DMA_IrqHandler+0x2b8>
 80213ee:	4b27      	ldr	r3, [pc, #156]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213f0:	681b      	ldr	r3, [r3, #0]
 80213f2:	4a2a      	ldr	r2, [pc, #168]	; (802149c <FINGER_DMA_IrqHandler+0x280>)
 80213f4:	4293      	cmp	r3, r2
 80213f6:	d06b      	beq.n	80214d0 <FINGER_DMA_IrqHandler+0x2b4>
 80213f8:	4b24      	ldr	r3, [pc, #144]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 80213fa:	681b      	ldr	r3, [r3, #0]
 80213fc:	4a28      	ldr	r2, [pc, #160]	; (80214a0 <FINGER_DMA_IrqHandler+0x284>)
 80213fe:	4293      	cmp	r3, r2
 8021400:	d042      	beq.n	8021488 <FINGER_DMA_IrqHandler+0x26c>
 8021402:	4b22      	ldr	r3, [pc, #136]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021404:	681b      	ldr	r3, [r3, #0]
 8021406:	4a27      	ldr	r2, [pc, #156]	; (80214a4 <FINGER_DMA_IrqHandler+0x288>)
 8021408:	4293      	cmp	r3, r2
 802140a:	d03a      	beq.n	8021482 <FINGER_DMA_IrqHandler+0x266>
 802140c:	4b1f      	ldr	r3, [pc, #124]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802140e:	681b      	ldr	r3, [r3, #0]
 8021410:	4a25      	ldr	r2, [pc, #148]	; (80214a8 <FINGER_DMA_IrqHandler+0x28c>)
 8021412:	4293      	cmp	r3, r2
 8021414:	d032      	beq.n	802147c <FINGER_DMA_IrqHandler+0x260>
 8021416:	4b1d      	ldr	r3, [pc, #116]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021418:	681b      	ldr	r3, [r3, #0]
 802141a:	4a24      	ldr	r2, [pc, #144]	; (80214ac <FINGER_DMA_IrqHandler+0x290>)
 802141c:	4293      	cmp	r3, r2
 802141e:	d02a      	beq.n	8021476 <FINGER_DMA_IrqHandler+0x25a>
 8021420:	4b1a      	ldr	r3, [pc, #104]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021422:	681b      	ldr	r3, [r3, #0]
 8021424:	4a22      	ldr	r2, [pc, #136]	; (80214b0 <FINGER_DMA_IrqHandler+0x294>)
 8021426:	4293      	cmp	r3, r2
 8021428:	d022      	beq.n	8021470 <FINGER_DMA_IrqHandler+0x254>
 802142a:	4b18      	ldr	r3, [pc, #96]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802142c:	681b      	ldr	r3, [r3, #0]
 802142e:	4a21      	ldr	r2, [pc, #132]	; (80214b4 <FINGER_DMA_IrqHandler+0x298>)
 8021430:	4293      	cmp	r3, r2
 8021432:	d01a      	beq.n	802146a <FINGER_DMA_IrqHandler+0x24e>
 8021434:	4b15      	ldr	r3, [pc, #84]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021436:	681b      	ldr	r3, [r3, #0]
 8021438:	4a1f      	ldr	r2, [pc, #124]	; (80214b8 <FINGER_DMA_IrqHandler+0x29c>)
 802143a:	4293      	cmp	r3, r2
 802143c:	d012      	beq.n	8021464 <FINGER_DMA_IrqHandler+0x248>
 802143e:	4b13      	ldr	r3, [pc, #76]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 8021440:	681b      	ldr	r3, [r3, #0]
 8021442:	4a1e      	ldr	r2, [pc, #120]	; (80214bc <FINGER_DMA_IrqHandler+0x2a0>)
 8021444:	4293      	cmp	r3, r2
 8021446:	d00a      	beq.n	802145e <FINGER_DMA_IrqHandler+0x242>
 8021448:	4b10      	ldr	r3, [pc, #64]	; (802148c <FINGER_DMA_IrqHandler+0x270>)
 802144a:	681b      	ldr	r3, [r3, #0]
 802144c:	4a1c      	ldr	r2, [pc, #112]	; (80214c0 <FINGER_DMA_IrqHandler+0x2a4>)
 802144e:	4293      	cmp	r3, r2
 8021450:	d102      	bne.n	8021458 <FINGER_DMA_IrqHandler+0x23c>
 8021452:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021456:	e040      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021458:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802145c:	e03d      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802145e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021462:	e03a      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021464:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021468:	e037      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802146a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802146e:	e034      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021474:	e031      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802147a:	e02e      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802147c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021480:	e02b      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021486:	e028      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 8021488:	2310      	movs	r3, #16
 802148a:	e026      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 802148c:	20008464 	.word	0x20008464
 8021490:	40026458 	.word	0x40026458
 8021494:	40026010 	.word	0x40026010
 8021498:	40026410 	.word	0x40026410
 802149c:	40026070 	.word	0x40026070
 80214a0:	40026470 	.word	0x40026470
 80214a4:	40026028 	.word	0x40026028
 80214a8:	40026428 	.word	0x40026428
 80214ac:	40026088 	.word	0x40026088
 80214b0:	40026488 	.word	0x40026488
 80214b4:	40026040 	.word	0x40026040
 80214b8:	40026440 	.word	0x40026440
 80214bc:	400260a0 	.word	0x400260a0
 80214c0:	400264a0 	.word	0x400264a0
 80214c4:	40026400 	.word	0x40026400
 80214c8:	400260b8 	.word	0x400260b8
 80214cc:	40026058 	.word	0x40026058
 80214d0:	2310      	movs	r3, #16
 80214d2:	e002      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d4:	2310      	movs	r3, #16
 80214d6:	e000      	b.n	80214da <FINGER_DMA_IrqHandler+0x2be>
 80214d8:	2310      	movs	r3, #16
 80214da:	4a9b      	ldr	r2, [pc, #620]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 80214dc:	60d3      	str	r3, [r2, #12]
 80214de:	e05f      	b.n	80215a0 <FINGER_DMA_IrqHandler+0x384>
 80214e0:	4b9a      	ldr	r3, [pc, #616]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214e2:	681b      	ldr	r3, [r3, #0]
 80214e4:	4a9a      	ldr	r2, [pc, #616]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80214e6:	4293      	cmp	r3, r2
 80214e8:	d057      	beq.n	802159a <FINGER_DMA_IrqHandler+0x37e>
 80214ea:	4b98      	ldr	r3, [pc, #608]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214ec:	681b      	ldr	r3, [r3, #0]
 80214ee:	4a99      	ldr	r2, [pc, #612]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80214f0:	4293      	cmp	r3, r2
 80214f2:	d050      	beq.n	8021596 <FINGER_DMA_IrqHandler+0x37a>
 80214f4:	4b95      	ldr	r3, [pc, #596]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80214f6:	681b      	ldr	r3, [r3, #0]
 80214f8:	4a97      	ldr	r2, [pc, #604]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80214fa:	4293      	cmp	r3, r2
 80214fc:	d049      	beq.n	8021592 <FINGER_DMA_IrqHandler+0x376>
 80214fe:	4b93      	ldr	r3, [pc, #588]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021500:	681b      	ldr	r3, [r3, #0]
 8021502:	4a96      	ldr	r2, [pc, #600]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 8021504:	4293      	cmp	r3, r2
 8021506:	d042      	beq.n	802158e <FINGER_DMA_IrqHandler+0x372>
 8021508:	4b90      	ldr	r3, [pc, #576]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802150a:	681b      	ldr	r3, [r3, #0]
 802150c:	4a94      	ldr	r2, [pc, #592]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 802150e:	4293      	cmp	r3, r2
 8021510:	d03a      	beq.n	8021588 <FINGER_DMA_IrqHandler+0x36c>
 8021512:	4b8e      	ldr	r3, [pc, #568]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021514:	681b      	ldr	r3, [r3, #0]
 8021516:	4a93      	ldr	r2, [pc, #588]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 8021518:	4293      	cmp	r3, r2
 802151a:	d032      	beq.n	8021582 <FINGER_DMA_IrqHandler+0x366>
 802151c:	4b8b      	ldr	r3, [pc, #556]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802151e:	681b      	ldr	r3, [r3, #0]
 8021520:	4a91      	ldr	r2, [pc, #580]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021522:	4293      	cmp	r3, r2
 8021524:	d02a      	beq.n	802157c <FINGER_DMA_IrqHandler+0x360>
 8021526:	4b89      	ldr	r3, [pc, #548]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021528:	681b      	ldr	r3, [r3, #0]
 802152a:	4a90      	ldr	r2, [pc, #576]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 802152c:	4293      	cmp	r3, r2
 802152e:	d022      	beq.n	8021576 <FINGER_DMA_IrqHandler+0x35a>
 8021530:	4b86      	ldr	r3, [pc, #536]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021532:	681b      	ldr	r3, [r3, #0]
 8021534:	4a8e      	ldr	r2, [pc, #568]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 8021536:	4293      	cmp	r3, r2
 8021538:	d01a      	beq.n	8021570 <FINGER_DMA_IrqHandler+0x354>
 802153a:	4b84      	ldr	r3, [pc, #528]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802153c:	681b      	ldr	r3, [r3, #0]
 802153e:	4a8d      	ldr	r2, [pc, #564]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021540:	4293      	cmp	r3, r2
 8021542:	d012      	beq.n	802156a <FINGER_DMA_IrqHandler+0x34e>
 8021544:	4b81      	ldr	r3, [pc, #516]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021546:	681b      	ldr	r3, [r3, #0]
 8021548:	4a8b      	ldr	r2, [pc, #556]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802154a:	4293      	cmp	r3, r2
 802154c:	d00a      	beq.n	8021564 <FINGER_DMA_IrqHandler+0x348>
 802154e:	4b7f      	ldr	r3, [pc, #508]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021550:	681b      	ldr	r3, [r3, #0]
 8021552:	4a8a      	ldr	r2, [pc, #552]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021554:	4293      	cmp	r3, r2
 8021556:	d102      	bne.n	802155e <FINGER_DMA_IrqHandler+0x342>
 8021558:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802155c:	e01e      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802155e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8021562:	e01b      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021564:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021568:	e018      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802156a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802156e:	e015      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021570:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8021574:	e012      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802157a:	e00f      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802157c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021580:	e00c      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021586:	e009      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802158c:	e006      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802158e:	2310      	movs	r3, #16
 8021590:	e004      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021592:	2310      	movs	r3, #16
 8021594:	e002      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 8021596:	2310      	movs	r3, #16
 8021598:	e000      	b.n	802159c <FINGER_DMA_IrqHandler+0x380>
 802159a:	2310      	movs	r3, #16
 802159c:	4a6a      	ldr	r2, [pc, #424]	; (8021748 <FINGER_DMA_IrqHandler+0x52c>)
 802159e:	6093      	str	r3, [r2, #8]

        FINGER_Check_Buffer();
 80215a0:	f000 ff58 	bl	8022454 <FINGER_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
    }
}
 80215a4:	f000 bf0a 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_uart4_rx, DMA_IT_TC)) {
 80215a8:	4b68      	ldr	r3, [pc, #416]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215aa:	681b      	ldr	r3, [r3, #0]
 80215ac:	681b      	ldr	r3, [r3, #0]
 80215ae:	f003 0310 	and.w	r3, r3, #16
 80215b2:	2b00      	cmp	r3, #0
 80215b4:	f000 81bd 	beq.w	8021932 <FINGER_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart4_rx));
 80215b8:	4b64      	ldr	r3, [pc, #400]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ba:	681b      	ldr	r3, [r3, #0]
 80215bc:	461a      	mov	r2, r3
 80215be:	4b70      	ldr	r3, [pc, #448]	; (8021780 <FINGER_DMA_IrqHandler+0x564>)
 80215c0:	429a      	cmp	r2, r3
 80215c2:	d960      	bls.n	8021686 <FINGER_DMA_IrqHandler+0x46a>
 80215c4:	4b61      	ldr	r3, [pc, #388]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215c6:	681b      	ldr	r3, [r3, #0]
 80215c8:	4a61      	ldr	r2, [pc, #388]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 80215ca:	4293      	cmp	r3, r2
 80215cc:	d057      	beq.n	802167e <FINGER_DMA_IrqHandler+0x462>
 80215ce:	4b5f      	ldr	r3, [pc, #380]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215d0:	681b      	ldr	r3, [r3, #0]
 80215d2:	4a60      	ldr	r2, [pc, #384]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80215d4:	4293      	cmp	r3, r2
 80215d6:	d050      	beq.n	802167a <FINGER_DMA_IrqHandler+0x45e>
 80215d8:	4b5c      	ldr	r3, [pc, #368]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215da:	681b      	ldr	r3, [r3, #0]
 80215dc:	4a5e      	ldr	r2, [pc, #376]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80215de:	4293      	cmp	r3, r2
 80215e0:	d049      	beq.n	8021676 <FINGER_DMA_IrqHandler+0x45a>
 80215e2:	4b5a      	ldr	r3, [pc, #360]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215e4:	681b      	ldr	r3, [r3, #0]
 80215e6:	4a5d      	ldr	r2, [pc, #372]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80215e8:	4293      	cmp	r3, r2
 80215ea:	d042      	beq.n	8021672 <FINGER_DMA_IrqHandler+0x456>
 80215ec:	4b57      	ldr	r3, [pc, #348]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	4a5b      	ldr	r2, [pc, #364]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80215f2:	4293      	cmp	r3, r2
 80215f4:	d03a      	beq.n	802166c <FINGER_DMA_IrqHandler+0x450>
 80215f6:	4b55      	ldr	r3, [pc, #340]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80215f8:	681b      	ldr	r3, [r3, #0]
 80215fa:	4a5a      	ldr	r2, [pc, #360]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80215fc:	4293      	cmp	r3, r2
 80215fe:	d032      	beq.n	8021666 <FINGER_DMA_IrqHandler+0x44a>
 8021600:	4b52      	ldr	r3, [pc, #328]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021602:	681b      	ldr	r3, [r3, #0]
 8021604:	4a58      	ldr	r2, [pc, #352]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 8021606:	4293      	cmp	r3, r2
 8021608:	d02a      	beq.n	8021660 <FINGER_DMA_IrqHandler+0x444>
 802160a:	4b50      	ldr	r3, [pc, #320]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802160c:	681b      	ldr	r3, [r3, #0]
 802160e:	4a57      	ldr	r2, [pc, #348]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 8021610:	4293      	cmp	r3, r2
 8021612:	d022      	beq.n	802165a <FINGER_DMA_IrqHandler+0x43e>
 8021614:	4b4d      	ldr	r3, [pc, #308]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021616:	681b      	ldr	r3, [r3, #0]
 8021618:	4a55      	ldr	r2, [pc, #340]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 802161a:	4293      	cmp	r3, r2
 802161c:	d01a      	beq.n	8021654 <FINGER_DMA_IrqHandler+0x438>
 802161e:	4b4b      	ldr	r3, [pc, #300]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021620:	681b      	ldr	r3, [r3, #0]
 8021622:	4a54      	ldr	r2, [pc, #336]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 8021624:	4293      	cmp	r3, r2
 8021626:	d012      	beq.n	802164e <FINGER_DMA_IrqHandler+0x432>
 8021628:	4b48      	ldr	r3, [pc, #288]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 802162a:	681b      	ldr	r3, [r3, #0]
 802162c:	4a52      	ldr	r2, [pc, #328]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 802162e:	4293      	cmp	r3, r2
 8021630:	d00a      	beq.n	8021648 <FINGER_DMA_IrqHandler+0x42c>
 8021632:	4b46      	ldr	r3, [pc, #280]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021634:	681b      	ldr	r3, [r3, #0]
 8021636:	4a51      	ldr	r2, [pc, #324]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021638:	4293      	cmp	r3, r2
 802163a:	d102      	bne.n	8021642 <FINGER_DMA_IrqHandler+0x426>
 802163c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021640:	e01e      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021642:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021646:	e01b      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021648:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802164c:	e018      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802164e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021652:	e015      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021654:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021658:	e012      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802165a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802165e:	e00f      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021660:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021664:	e00c      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021666:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802166a:	e009      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802166c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021670:	e006      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021672:	2320      	movs	r3, #32
 8021674:	e004      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 8021676:	2320      	movs	r3, #32
 8021678:	e002      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167a:	2320      	movs	r3, #32
 802167c:	e000      	b.n	8021680 <FINGER_DMA_IrqHandler+0x464>
 802167e:	2320      	movs	r3, #32
 8021680:	4a40      	ldr	r2, [pc, #256]	; (8021784 <FINGER_DMA_IrqHandler+0x568>)
 8021682:	60d3      	str	r3, [r2, #12]
 8021684:	e151      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 8021686:	4b31      	ldr	r3, [pc, #196]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021688:	681b      	ldr	r3, [r3, #0]
 802168a:	461a      	mov	r2, r3
 802168c:	4b3e      	ldr	r3, [pc, #248]	; (8021788 <FINGER_DMA_IrqHandler+0x56c>)
 802168e:	429a      	cmp	r2, r3
 8021690:	f240 8084 	bls.w	802179c <FINGER_DMA_IrqHandler+0x580>
 8021694:	4b2d      	ldr	r3, [pc, #180]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021696:	681b      	ldr	r3, [r3, #0]
 8021698:	4a2d      	ldr	r2, [pc, #180]	; (8021750 <FINGER_DMA_IrqHandler+0x534>)
 802169a:	4293      	cmp	r3, r2
 802169c:	d07a      	beq.n	8021794 <FINGER_DMA_IrqHandler+0x578>
 802169e:	4b2b      	ldr	r3, [pc, #172]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216a0:	681b      	ldr	r3, [r3, #0]
 80216a2:	4a2c      	ldr	r2, [pc, #176]	; (8021754 <FINGER_DMA_IrqHandler+0x538>)
 80216a4:	4293      	cmp	r3, r2
 80216a6:	d073      	beq.n	8021790 <FINGER_DMA_IrqHandler+0x574>
 80216a8:	4b28      	ldr	r3, [pc, #160]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	4a2a      	ldr	r2, [pc, #168]	; (8021758 <FINGER_DMA_IrqHandler+0x53c>)
 80216ae:	4293      	cmp	r3, r2
 80216b0:	d06c      	beq.n	802178c <FINGER_DMA_IrqHandler+0x570>
 80216b2:	4b26      	ldr	r3, [pc, #152]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216b4:	681b      	ldr	r3, [r3, #0]
 80216b6:	4a29      	ldr	r2, [pc, #164]	; (802175c <FINGER_DMA_IrqHandler+0x540>)
 80216b8:	4293      	cmp	r3, r2
 80216ba:	d042      	beq.n	8021742 <FINGER_DMA_IrqHandler+0x526>
 80216bc:	4b23      	ldr	r3, [pc, #140]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216be:	681b      	ldr	r3, [r3, #0]
 80216c0:	4a27      	ldr	r2, [pc, #156]	; (8021760 <FINGER_DMA_IrqHandler+0x544>)
 80216c2:	4293      	cmp	r3, r2
 80216c4:	d03a      	beq.n	802173c <FINGER_DMA_IrqHandler+0x520>
 80216c6:	4b21      	ldr	r3, [pc, #132]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216c8:	681b      	ldr	r3, [r3, #0]
 80216ca:	4a26      	ldr	r2, [pc, #152]	; (8021764 <FINGER_DMA_IrqHandler+0x548>)
 80216cc:	4293      	cmp	r3, r2
 80216ce:	d032      	beq.n	8021736 <FINGER_DMA_IrqHandler+0x51a>
 80216d0:	4b1e      	ldr	r3, [pc, #120]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216d2:	681b      	ldr	r3, [r3, #0]
 80216d4:	4a24      	ldr	r2, [pc, #144]	; (8021768 <FINGER_DMA_IrqHandler+0x54c>)
 80216d6:	4293      	cmp	r3, r2
 80216d8:	d02a      	beq.n	8021730 <FINGER_DMA_IrqHandler+0x514>
 80216da:	4b1c      	ldr	r3, [pc, #112]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216dc:	681b      	ldr	r3, [r3, #0]
 80216de:	4a23      	ldr	r2, [pc, #140]	; (802176c <FINGER_DMA_IrqHandler+0x550>)
 80216e0:	4293      	cmp	r3, r2
 80216e2:	d022      	beq.n	802172a <FINGER_DMA_IrqHandler+0x50e>
 80216e4:	4b19      	ldr	r3, [pc, #100]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216e6:	681b      	ldr	r3, [r3, #0]
 80216e8:	4a21      	ldr	r2, [pc, #132]	; (8021770 <FINGER_DMA_IrqHandler+0x554>)
 80216ea:	4293      	cmp	r3, r2
 80216ec:	d01a      	beq.n	8021724 <FINGER_DMA_IrqHandler+0x508>
 80216ee:	4b17      	ldr	r3, [pc, #92]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216f0:	681b      	ldr	r3, [r3, #0]
 80216f2:	4a20      	ldr	r2, [pc, #128]	; (8021774 <FINGER_DMA_IrqHandler+0x558>)
 80216f4:	4293      	cmp	r3, r2
 80216f6:	d012      	beq.n	802171e <FINGER_DMA_IrqHandler+0x502>
 80216f8:	4b14      	ldr	r3, [pc, #80]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 80216fa:	681b      	ldr	r3, [r3, #0]
 80216fc:	4a1e      	ldr	r2, [pc, #120]	; (8021778 <FINGER_DMA_IrqHandler+0x55c>)
 80216fe:	4293      	cmp	r3, r2
 8021700:	d00a      	beq.n	8021718 <FINGER_DMA_IrqHandler+0x4fc>
 8021702:	4b12      	ldr	r3, [pc, #72]	; (802174c <FINGER_DMA_IrqHandler+0x530>)
 8021704:	681b      	ldr	r3, [r3, #0]
 8021706:	4a1d      	ldr	r2, [pc, #116]	; (802177c <FINGER_DMA_IrqHandler+0x560>)
 8021708:	4293      	cmp	r3, r2
 802170a:	d102      	bne.n	8021712 <FINGER_DMA_IrqHandler+0x4f6>
 802170c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021710:	e041      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8021716:	e03e      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021718:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802171c:	e03b      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802171e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021722:	e038      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021724:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021728:	e035      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802172e:	e032      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021730:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021734:	e02f      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021736:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802173a:	e02c      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 802173c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021740:	e029      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021742:	2320      	movs	r3, #32
 8021744:	e027      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021746:	bf00      	nop
 8021748:	40026000 	.word	0x40026000
 802174c:	20008464 	.word	0x20008464
 8021750:	40026010 	.word	0x40026010
 8021754:	40026410 	.word	0x40026410
 8021758:	40026070 	.word	0x40026070
 802175c:	40026470 	.word	0x40026470
 8021760:	40026028 	.word	0x40026028
 8021764:	40026428 	.word	0x40026428
 8021768:	40026088 	.word	0x40026088
 802176c:	40026488 	.word	0x40026488
 8021770:	40026040 	.word	0x40026040
 8021774:	40026440 	.word	0x40026440
 8021778:	400260a0 	.word	0x400260a0
 802177c:	400264a0 	.word	0x400264a0
 8021780:	40026458 	.word	0x40026458
 8021784:	40026400 	.word	0x40026400
 8021788:	400260b8 	.word	0x400260b8
 802178c:	2320      	movs	r3, #32
 802178e:	e002      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021790:	2320      	movs	r3, #32
 8021792:	e000      	b.n	8021796 <FINGER_DMA_IrqHandler+0x57a>
 8021794:	2320      	movs	r3, #32
 8021796:	4a9b      	ldr	r2, [pc, #620]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 8021798:	6093      	str	r3, [r2, #8]
 802179a:	e0c6      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802179c:	4b9a      	ldr	r3, [pc, #616]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802179e:	681b      	ldr	r3, [r3, #0]
 80217a0:	461a      	mov	r2, r3
 80217a2:	4b9a      	ldr	r3, [pc, #616]	; (8021a0c <FINGER_DMA_IrqHandler+0x7f0>)
 80217a4:	429a      	cmp	r2, r3
 80217a6:	d960      	bls.n	802186a <FINGER_DMA_IrqHandler+0x64e>
 80217a8:	4b97      	ldr	r3, [pc, #604]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217aa:	681b      	ldr	r3, [r3, #0]
 80217ac:	4a98      	ldr	r2, [pc, #608]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 80217ae:	4293      	cmp	r3, r2
 80217b0:	d057      	beq.n	8021862 <FINGER_DMA_IrqHandler+0x646>
 80217b2:	4b95      	ldr	r3, [pc, #596]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217b4:	681b      	ldr	r3, [r3, #0]
 80217b6:	4a97      	ldr	r2, [pc, #604]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 80217b8:	4293      	cmp	r3, r2
 80217ba:	d050      	beq.n	802185e <FINGER_DMA_IrqHandler+0x642>
 80217bc:	4b92      	ldr	r3, [pc, #584]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217be:	681b      	ldr	r3, [r3, #0]
 80217c0:	4a95      	ldr	r2, [pc, #596]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 80217c2:	4293      	cmp	r3, r2
 80217c4:	d049      	beq.n	802185a <FINGER_DMA_IrqHandler+0x63e>
 80217c6:	4b90      	ldr	r3, [pc, #576]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217c8:	681b      	ldr	r3, [r3, #0]
 80217ca:	4a94      	ldr	r2, [pc, #592]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 80217cc:	4293      	cmp	r3, r2
 80217ce:	d042      	beq.n	8021856 <FINGER_DMA_IrqHandler+0x63a>
 80217d0:	4b8d      	ldr	r3, [pc, #564]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217d2:	681b      	ldr	r3, [r3, #0]
 80217d4:	4a92      	ldr	r2, [pc, #584]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 80217d6:	4293      	cmp	r3, r2
 80217d8:	d03a      	beq.n	8021850 <FINGER_DMA_IrqHandler+0x634>
 80217da:	4b8b      	ldr	r3, [pc, #556]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217dc:	681b      	ldr	r3, [r3, #0]
 80217de:	4a91      	ldr	r2, [pc, #580]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80217e0:	4293      	cmp	r3, r2
 80217e2:	d032      	beq.n	802184a <FINGER_DMA_IrqHandler+0x62e>
 80217e4:	4b88      	ldr	r3, [pc, #544]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217e6:	681b      	ldr	r3, [r3, #0]
 80217e8:	4a8f      	ldr	r2, [pc, #572]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80217ea:	4293      	cmp	r3, r2
 80217ec:	d02a      	beq.n	8021844 <FINGER_DMA_IrqHandler+0x628>
 80217ee:	4b86      	ldr	r3, [pc, #536]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217f0:	681b      	ldr	r3, [r3, #0]
 80217f2:	4a8e      	ldr	r2, [pc, #568]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80217f4:	4293      	cmp	r3, r2
 80217f6:	d022      	beq.n	802183e <FINGER_DMA_IrqHandler+0x622>
 80217f8:	4b83      	ldr	r3, [pc, #524]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80217fa:	681b      	ldr	r3, [r3, #0]
 80217fc:	4a8c      	ldr	r2, [pc, #560]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80217fe:	4293      	cmp	r3, r2
 8021800:	d01a      	beq.n	8021838 <FINGER_DMA_IrqHandler+0x61c>
 8021802:	4b81      	ldr	r3, [pc, #516]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021804:	681b      	ldr	r3, [r3, #0]
 8021806:	4a8b      	ldr	r2, [pc, #556]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 8021808:	4293      	cmp	r3, r2
 802180a:	d012      	beq.n	8021832 <FINGER_DMA_IrqHandler+0x616>
 802180c:	4b7e      	ldr	r3, [pc, #504]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802180e:	681b      	ldr	r3, [r3, #0]
 8021810:	4a89      	ldr	r2, [pc, #548]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 8021812:	4293      	cmp	r3, r2
 8021814:	d00a      	beq.n	802182c <FINGER_DMA_IrqHandler+0x610>
 8021816:	4b7c      	ldr	r3, [pc, #496]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021818:	681b      	ldr	r3, [r3, #0]
 802181a:	4a88      	ldr	r2, [pc, #544]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 802181c:	4293      	cmp	r3, r2
 802181e:	d102      	bne.n	8021826 <FINGER_DMA_IrqHandler+0x60a>
 8021820:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021824:	e01e      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021826:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802182a:	e01b      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802182c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021830:	e018      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021832:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8021836:	e015      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021838:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802183c:	e012      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802183e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021842:	e00f      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021848:	e00c      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802184a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802184e:	e009      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021850:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021854:	e006      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021856:	2320      	movs	r3, #32
 8021858:	e004      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185a:	2320      	movs	r3, #32
 802185c:	e002      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 802185e:	2320      	movs	r3, #32
 8021860:	e000      	b.n	8021864 <FINGER_DMA_IrqHandler+0x648>
 8021862:	2320      	movs	r3, #32
 8021864:	4a76      	ldr	r2, [pc, #472]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021866:	60d3      	str	r3, [r2, #12]
 8021868:	e05f      	b.n	802192a <FINGER_DMA_IrqHandler+0x70e>
 802186a:	4b67      	ldr	r3, [pc, #412]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802186c:	681b      	ldr	r3, [r3, #0]
 802186e:	4a68      	ldr	r2, [pc, #416]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021870:	4293      	cmp	r3, r2
 8021872:	d057      	beq.n	8021924 <FINGER_DMA_IrqHandler+0x708>
 8021874:	4b64      	ldr	r3, [pc, #400]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021876:	681b      	ldr	r3, [r3, #0]
 8021878:	4a66      	ldr	r2, [pc, #408]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 802187a:	4293      	cmp	r3, r2
 802187c:	d050      	beq.n	8021920 <FINGER_DMA_IrqHandler+0x704>
 802187e:	4b62      	ldr	r3, [pc, #392]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021880:	681b      	ldr	r3, [r3, #0]
 8021882:	4a65      	ldr	r2, [pc, #404]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 8021884:	4293      	cmp	r3, r2
 8021886:	d049      	beq.n	802191c <FINGER_DMA_IrqHandler+0x700>
 8021888:	4b5f      	ldr	r3, [pc, #380]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802188a:	681b      	ldr	r3, [r3, #0]
 802188c:	4a63      	ldr	r2, [pc, #396]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 802188e:	4293      	cmp	r3, r2
 8021890:	d042      	beq.n	8021918 <FINGER_DMA_IrqHandler+0x6fc>
 8021892:	4b5d      	ldr	r3, [pc, #372]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021894:	681b      	ldr	r3, [r3, #0]
 8021896:	4a62      	ldr	r2, [pc, #392]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 8021898:	4293      	cmp	r3, r2
 802189a:	d03a      	beq.n	8021912 <FINGER_DMA_IrqHandler+0x6f6>
 802189c:	4b5a      	ldr	r3, [pc, #360]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802189e:	681b      	ldr	r3, [r3, #0]
 80218a0:	4a60      	ldr	r2, [pc, #384]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 80218a2:	4293      	cmp	r3, r2
 80218a4:	d032      	beq.n	802190c <FINGER_DMA_IrqHandler+0x6f0>
 80218a6:	4b58      	ldr	r3, [pc, #352]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218a8:	681b      	ldr	r3, [r3, #0]
 80218aa:	4a5f      	ldr	r2, [pc, #380]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 80218ac:	4293      	cmp	r3, r2
 80218ae:	d02a      	beq.n	8021906 <FINGER_DMA_IrqHandler+0x6ea>
 80218b0:	4b55      	ldr	r3, [pc, #340]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218b2:	681b      	ldr	r3, [r3, #0]
 80218b4:	4a5d      	ldr	r2, [pc, #372]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 80218b6:	4293      	cmp	r3, r2
 80218b8:	d022      	beq.n	8021900 <FINGER_DMA_IrqHandler+0x6e4>
 80218ba:	4b53      	ldr	r3, [pc, #332]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218bc:	681b      	ldr	r3, [r3, #0]
 80218be:	4a5c      	ldr	r2, [pc, #368]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 80218c0:	4293      	cmp	r3, r2
 80218c2:	d01a      	beq.n	80218fa <FINGER_DMA_IrqHandler+0x6de>
 80218c4:	4b50      	ldr	r3, [pc, #320]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218c6:	681b      	ldr	r3, [r3, #0]
 80218c8:	4a5a      	ldr	r2, [pc, #360]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80218ca:	4293      	cmp	r3, r2
 80218cc:	d012      	beq.n	80218f4 <FINGER_DMA_IrqHandler+0x6d8>
 80218ce:	4b4e      	ldr	r3, [pc, #312]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218d0:	681b      	ldr	r3, [r3, #0]
 80218d2:	4a59      	ldr	r2, [pc, #356]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80218d4:	4293      	cmp	r3, r2
 80218d6:	d00a      	beq.n	80218ee <FINGER_DMA_IrqHandler+0x6d2>
 80218d8:	4b4b      	ldr	r3, [pc, #300]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80218da:	681b      	ldr	r3, [r3, #0]
 80218dc:	4a57      	ldr	r2, [pc, #348]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80218de:	4293      	cmp	r3, r2
 80218e0:	d102      	bne.n	80218e8 <FINGER_DMA_IrqHandler+0x6cc>
 80218e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218e6:	e01e      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80218ec:	e01b      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f2:	e018      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218f8:	e015      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 80218fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80218fe:	e012      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021900:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021904:	e00f      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021906:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802190a:	e00c      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802190c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021910:	e009      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021912:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8021916:	e006      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021918:	2320      	movs	r3, #32
 802191a:	e004      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 802191c:	2320      	movs	r3, #32
 802191e:	e002      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021920:	2320      	movs	r3, #32
 8021922:	e000      	b.n	8021926 <FINGER_DMA_IrqHandler+0x70a>
 8021924:	2320      	movs	r3, #32
 8021926:	4a46      	ldr	r2, [pc, #280]	; (8021a40 <FINGER_DMA_IrqHandler+0x824>)
 8021928:	6093      	str	r3, [r2, #8]
        FINGER_Check_Buffer();
 802192a:	f000 fd93 	bl	8022454 <FINGER_Check_Buffer>
}
 802192e:	f000 bd45 	b.w	80223bc <FINGER_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_uart4_rx));
 8021932:	4b35      	ldr	r3, [pc, #212]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021934:	681b      	ldr	r3, [r3, #0]
 8021936:	461a      	mov	r2, r3
 8021938:	4b42      	ldr	r3, [pc, #264]	; (8021a44 <FINGER_DMA_IrqHandler+0x828>)
 802193a:	429a      	cmp	r2, r3
 802193c:	f240 8084 	bls.w	8021a48 <FINGER_DMA_IrqHandler+0x82c>
 8021940:	4b31      	ldr	r3, [pc, #196]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021942:	681b      	ldr	r3, [r3, #0]
 8021944:	4a32      	ldr	r2, [pc, #200]	; (8021a10 <FINGER_DMA_IrqHandler+0x7f4>)
 8021946:	4293      	cmp	r3, r2
 8021948:	d057      	beq.n	80219fa <FINGER_DMA_IrqHandler+0x7de>
 802194a:	4b2f      	ldr	r3, [pc, #188]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802194c:	681b      	ldr	r3, [r3, #0]
 802194e:	4a31      	ldr	r2, [pc, #196]	; (8021a14 <FINGER_DMA_IrqHandler+0x7f8>)
 8021950:	4293      	cmp	r3, r2
 8021952:	d050      	beq.n	80219f6 <FINGER_DMA_IrqHandler+0x7da>
 8021954:	4b2c      	ldr	r3, [pc, #176]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021956:	681b      	ldr	r3, [r3, #0]
 8021958:	4a2f      	ldr	r2, [pc, #188]	; (8021a18 <FINGER_DMA_IrqHandler+0x7fc>)
 802195a:	4293      	cmp	r3, r2
 802195c:	d049      	beq.n	80219f2 <FINGER_DMA_IrqHandler+0x7d6>
 802195e:	4b2a      	ldr	r3, [pc, #168]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021960:	681b      	ldr	r3, [r3, #0]
 8021962:	4a2e      	ldr	r2, [pc, #184]	; (8021a1c <FINGER_DMA_IrqHandler+0x800>)
 8021964:	4293      	cmp	r3, r2
 8021966:	d042      	beq.n	80219ee <FINGER_DMA_IrqHandler+0x7d2>
 8021968:	4b27      	ldr	r3, [pc, #156]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802196a:	681b      	ldr	r3, [r3, #0]
 802196c:	4a2c      	ldr	r2, [pc, #176]	; (8021a20 <FINGER_DMA_IrqHandler+0x804>)
 802196e:	4293      	cmp	r3, r2
 8021970:	d03a      	beq.n	80219e8 <FINGER_DMA_IrqHandler+0x7cc>
 8021972:	4b25      	ldr	r3, [pc, #148]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021974:	681b      	ldr	r3, [r3, #0]
 8021976:	4a2b      	ldr	r2, [pc, #172]	; (8021a24 <FINGER_DMA_IrqHandler+0x808>)
 8021978:	4293      	cmp	r3, r2
 802197a:	d032      	beq.n	80219e2 <FINGER_DMA_IrqHandler+0x7c6>
 802197c:	4b22      	ldr	r3, [pc, #136]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802197e:	681b      	ldr	r3, [r3, #0]
 8021980:	4a29      	ldr	r2, [pc, #164]	; (8021a28 <FINGER_DMA_IrqHandler+0x80c>)
 8021982:	4293      	cmp	r3, r2
 8021984:	d02a      	beq.n	80219dc <FINGER_DMA_IrqHandler+0x7c0>
 8021986:	4b20      	ldr	r3, [pc, #128]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021988:	681b      	ldr	r3, [r3, #0]
 802198a:	4a28      	ldr	r2, [pc, #160]	; (8021a2c <FINGER_DMA_IrqHandler+0x810>)
 802198c:	4293      	cmp	r3, r2
 802198e:	d022      	beq.n	80219d6 <FINGER_DMA_IrqHandler+0x7ba>
 8021990:	4b1d      	ldr	r3, [pc, #116]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 8021992:	681b      	ldr	r3, [r3, #0]
 8021994:	4a26      	ldr	r2, [pc, #152]	; (8021a30 <FINGER_DMA_IrqHandler+0x814>)
 8021996:	4293      	cmp	r3, r2
 8021998:	d01a      	beq.n	80219d0 <FINGER_DMA_IrqHandler+0x7b4>
 802199a:	4b1b      	ldr	r3, [pc, #108]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 802199c:	681b      	ldr	r3, [r3, #0]
 802199e:	4a25      	ldr	r2, [pc, #148]	; (8021a34 <FINGER_DMA_IrqHandler+0x818>)
 80219a0:	4293      	cmp	r3, r2
 80219a2:	d012      	beq.n	80219ca <FINGER_DMA_IrqHandler+0x7ae>
 80219a4:	4b18      	ldr	r3, [pc, #96]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219a6:	681b      	ldr	r3, [r3, #0]
 80219a8:	4a23      	ldr	r2, [pc, #140]	; (8021a38 <FINGER_DMA_IrqHandler+0x81c>)
 80219aa:	4293      	cmp	r3, r2
 80219ac:	d00a      	beq.n	80219c4 <FINGER_DMA_IrqHandler+0x7a8>
 80219ae:	4b16      	ldr	r3, [pc, #88]	; (8021a08 <FINGER_DMA_IrqHandler+0x7ec>)
 80219b0:	681b      	ldr	r3, [r3, #0]
 80219b2:	4a22      	ldr	r2, [pc, #136]	; (8021a3c <FINGER_DMA_IrqHandler+0x820>)
 80219b4:	4293      	cmp	r3, r2
 80219b6:	d102      	bne.n	80219be <FINGER_DMA_IrqHandler+0x7a2>
 80219b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219bc:	e01e      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219c2:	e01b      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219c8:	e018      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219ce:	e015      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80219d4:	e012      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219da:	e00f      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e0:	e00c      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219e6:	e009      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80219ec:	e006      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219ee:	2308      	movs	r3, #8
 80219f0:	e004      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f2:	2308      	movs	r3, #8
 80219f4:	e002      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219f6:	2308      	movs	r3, #8
 80219f8:	e000      	b.n	80219fc <FINGER_DMA_IrqHandler+0x7e0>
 80219fa:	2308      	movs	r3, #8
 80219fc:	4a01      	ldr	r2, [pc, #4]	; (8021a04 <FINGER_DMA_IrqHandler+0x7e8>)
 80219fe:	60d3      	str	r3, [r2, #12]
 8021a00:	e173      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021a02:	bf00      	nop
 8021a04:	40026400 	.word	0x40026400
 8021a08:	20008464 	.word	0x20008464
 8021a0c:	40026058 	.word	0x40026058
 8021a10:	40026010 	.word	0x40026010
 8021a14:	40026410 	.word	0x40026410
 8021a18:	40026070 	.word	0x40026070
 8021a1c:	40026470 	.word	0x40026470
 8021a20:	40026028 	.word	0x40026028
 8021a24:	40026428 	.word	0x40026428
 8021a28:	40026088 	.word	0x40026088
 8021a2c:	40026488 	.word	0x40026488
 8021a30:	40026040 	.word	0x40026040
 8021a34:	40026440 	.word	0x40026440
 8021a38:	400260a0 	.word	0x400260a0
 8021a3c:	400264a0 	.word	0x400264a0
 8021a40:	40026000 	.word	0x40026000
 8021a44:	40026458 	.word	0x40026458
 8021a48:	4b95      	ldr	r3, [pc, #596]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a4a:	681b      	ldr	r3, [r3, #0]
 8021a4c:	461a      	mov	r2, r3
 8021a4e:	4b95      	ldr	r3, [pc, #596]	; (8021ca4 <FINGER_DMA_IrqHandler+0xa88>)
 8021a50:	429a      	cmp	r2, r3
 8021a52:	d960      	bls.n	8021b16 <FINGER_DMA_IrqHandler+0x8fa>
 8021a54:	4b92      	ldr	r3, [pc, #584]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a56:	681b      	ldr	r3, [r3, #0]
 8021a58:	4a93      	ldr	r2, [pc, #588]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021a5a:	4293      	cmp	r3, r2
 8021a5c:	d057      	beq.n	8021b0e <FINGER_DMA_IrqHandler+0x8f2>
 8021a5e:	4b90      	ldr	r3, [pc, #576]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a60:	681b      	ldr	r3, [r3, #0]
 8021a62:	4a92      	ldr	r2, [pc, #584]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021a64:	4293      	cmp	r3, r2
 8021a66:	d050      	beq.n	8021b0a <FINGER_DMA_IrqHandler+0x8ee>
 8021a68:	4b8d      	ldr	r3, [pc, #564]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a6a:	681b      	ldr	r3, [r3, #0]
 8021a6c:	4a90      	ldr	r2, [pc, #576]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021a6e:	4293      	cmp	r3, r2
 8021a70:	d049      	beq.n	8021b06 <FINGER_DMA_IrqHandler+0x8ea>
 8021a72:	4b8b      	ldr	r3, [pc, #556]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a74:	681b      	ldr	r3, [r3, #0]
 8021a76:	4a8f      	ldr	r2, [pc, #572]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021a78:	4293      	cmp	r3, r2
 8021a7a:	d042      	beq.n	8021b02 <FINGER_DMA_IrqHandler+0x8e6>
 8021a7c:	4b88      	ldr	r3, [pc, #544]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a7e:	681b      	ldr	r3, [r3, #0]
 8021a80:	4a8d      	ldr	r2, [pc, #564]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021a82:	4293      	cmp	r3, r2
 8021a84:	d03a      	beq.n	8021afc <FINGER_DMA_IrqHandler+0x8e0>
 8021a86:	4b86      	ldr	r3, [pc, #536]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a88:	681b      	ldr	r3, [r3, #0]
 8021a8a:	4a8c      	ldr	r2, [pc, #560]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021a8c:	4293      	cmp	r3, r2
 8021a8e:	d032      	beq.n	8021af6 <FINGER_DMA_IrqHandler+0x8da>
 8021a90:	4b83      	ldr	r3, [pc, #524]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a92:	681b      	ldr	r3, [r3, #0]
 8021a94:	4a8a      	ldr	r2, [pc, #552]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021a96:	4293      	cmp	r3, r2
 8021a98:	d02a      	beq.n	8021af0 <FINGER_DMA_IrqHandler+0x8d4>
 8021a9a:	4b81      	ldr	r3, [pc, #516]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021a9c:	681b      	ldr	r3, [r3, #0]
 8021a9e:	4a89      	ldr	r2, [pc, #548]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021aa0:	4293      	cmp	r3, r2
 8021aa2:	d022      	beq.n	8021aea <FINGER_DMA_IrqHandler+0x8ce>
 8021aa4:	4b7e      	ldr	r3, [pc, #504]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aa6:	681b      	ldr	r3, [r3, #0]
 8021aa8:	4a87      	ldr	r2, [pc, #540]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021aaa:	4293      	cmp	r3, r2
 8021aac:	d01a      	beq.n	8021ae4 <FINGER_DMA_IrqHandler+0x8c8>
 8021aae:	4b7c      	ldr	r3, [pc, #496]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ab0:	681b      	ldr	r3, [r3, #0]
 8021ab2:	4a86      	ldr	r2, [pc, #536]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021ab4:	4293      	cmp	r3, r2
 8021ab6:	d012      	beq.n	8021ade <FINGER_DMA_IrqHandler+0x8c2>
 8021ab8:	4b79      	ldr	r3, [pc, #484]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021aba:	681b      	ldr	r3, [r3, #0]
 8021abc:	4a84      	ldr	r2, [pc, #528]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021abe:	4293      	cmp	r3, r2
 8021ac0:	d00a      	beq.n	8021ad8 <FINGER_DMA_IrqHandler+0x8bc>
 8021ac2:	4b77      	ldr	r3, [pc, #476]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021ac4:	681b      	ldr	r3, [r3, #0]
 8021ac6:	4a83      	ldr	r2, [pc, #524]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021ac8:	4293      	cmp	r3, r2
 8021aca:	d102      	bne.n	8021ad2 <FINGER_DMA_IrqHandler+0x8b6>
 8021acc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ad0:	e01e      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ad6:	e01b      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ad8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021adc:	e018      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ade:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae2:	e015      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021ae4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ae8:	e012      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021aee:	e00f      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021af4:	e00c      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021af6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021afa:	e009      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021b00:	e006      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b02:	2308      	movs	r3, #8
 8021b04:	e004      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b06:	2308      	movs	r3, #8
 8021b08:	e002      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0a:	2308      	movs	r3, #8
 8021b0c:	e000      	b.n	8021b10 <FINGER_DMA_IrqHandler+0x8f4>
 8021b0e:	2308      	movs	r3, #8
 8021b10:	4a71      	ldr	r2, [pc, #452]	; (8021cd8 <FINGER_DMA_IrqHandler+0xabc>)
 8021b12:	6093      	str	r3, [r2, #8]
 8021b14:	e0e9      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021b16:	4b62      	ldr	r3, [pc, #392]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b18:	681b      	ldr	r3, [r3, #0]
 8021b1a:	461a      	mov	r2, r3
 8021b1c:	4b6f      	ldr	r3, [pc, #444]	; (8021cdc <FINGER_DMA_IrqHandler+0xac0>)
 8021b1e:	429a      	cmp	r2, r3
 8021b20:	d960      	bls.n	8021be4 <FINGER_DMA_IrqHandler+0x9c8>
 8021b22:	4b5f      	ldr	r3, [pc, #380]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b24:	681b      	ldr	r3, [r3, #0]
 8021b26:	4a60      	ldr	r2, [pc, #384]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021b28:	4293      	cmp	r3, r2
 8021b2a:	d057      	beq.n	8021bdc <FINGER_DMA_IrqHandler+0x9c0>
 8021b2c:	4b5c      	ldr	r3, [pc, #368]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b2e:	681b      	ldr	r3, [r3, #0]
 8021b30:	4a5e      	ldr	r2, [pc, #376]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021b32:	4293      	cmp	r3, r2
 8021b34:	d050      	beq.n	8021bd8 <FINGER_DMA_IrqHandler+0x9bc>
 8021b36:	4b5a      	ldr	r3, [pc, #360]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b38:	681b      	ldr	r3, [r3, #0]
 8021b3a:	4a5d      	ldr	r2, [pc, #372]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021b3c:	4293      	cmp	r3, r2
 8021b3e:	d049      	beq.n	8021bd4 <FINGER_DMA_IrqHandler+0x9b8>
 8021b40:	4b57      	ldr	r3, [pc, #348]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b42:	681b      	ldr	r3, [r3, #0]
 8021b44:	4a5b      	ldr	r2, [pc, #364]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021b46:	4293      	cmp	r3, r2
 8021b48:	d042      	beq.n	8021bd0 <FINGER_DMA_IrqHandler+0x9b4>
 8021b4a:	4b55      	ldr	r3, [pc, #340]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b4c:	681b      	ldr	r3, [r3, #0]
 8021b4e:	4a5a      	ldr	r2, [pc, #360]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021b50:	4293      	cmp	r3, r2
 8021b52:	d03a      	beq.n	8021bca <FINGER_DMA_IrqHandler+0x9ae>
 8021b54:	4b52      	ldr	r3, [pc, #328]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b56:	681b      	ldr	r3, [r3, #0]
 8021b58:	4a58      	ldr	r2, [pc, #352]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021b5a:	4293      	cmp	r3, r2
 8021b5c:	d032      	beq.n	8021bc4 <FINGER_DMA_IrqHandler+0x9a8>
 8021b5e:	4b50      	ldr	r3, [pc, #320]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b60:	681b      	ldr	r3, [r3, #0]
 8021b62:	4a57      	ldr	r2, [pc, #348]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021b64:	4293      	cmp	r3, r2
 8021b66:	d02a      	beq.n	8021bbe <FINGER_DMA_IrqHandler+0x9a2>
 8021b68:	4b4d      	ldr	r3, [pc, #308]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b6a:	681b      	ldr	r3, [r3, #0]
 8021b6c:	4a55      	ldr	r2, [pc, #340]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021b6e:	4293      	cmp	r3, r2
 8021b70:	d022      	beq.n	8021bb8 <FINGER_DMA_IrqHandler+0x99c>
 8021b72:	4b4b      	ldr	r3, [pc, #300]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b74:	681b      	ldr	r3, [r3, #0]
 8021b76:	4a54      	ldr	r2, [pc, #336]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021b78:	4293      	cmp	r3, r2
 8021b7a:	d01a      	beq.n	8021bb2 <FINGER_DMA_IrqHandler+0x996>
 8021b7c:	4b48      	ldr	r3, [pc, #288]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b7e:	681b      	ldr	r3, [r3, #0]
 8021b80:	4a52      	ldr	r2, [pc, #328]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021b82:	4293      	cmp	r3, r2
 8021b84:	d012      	beq.n	8021bac <FINGER_DMA_IrqHandler+0x990>
 8021b86:	4b46      	ldr	r3, [pc, #280]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b88:	681b      	ldr	r3, [r3, #0]
 8021b8a:	4a51      	ldr	r2, [pc, #324]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021b8c:	4293      	cmp	r3, r2
 8021b8e:	d00a      	beq.n	8021ba6 <FINGER_DMA_IrqHandler+0x98a>
 8021b90:	4b43      	ldr	r3, [pc, #268]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021b92:	681b      	ldr	r3, [r3, #0]
 8021b94:	4a4f      	ldr	r2, [pc, #316]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021b96:	4293      	cmp	r3, r2
 8021b98:	d102      	bne.n	8021ba0 <FINGER_DMA_IrqHandler+0x984>
 8021b9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021b9e:	e01e      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021ba4:	e01b      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021ba6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021baa:	e018      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb0:	e015      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021bb6:	e012      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bbc:	e00f      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc2:	e00c      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bc8:	e009      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021bce:	e006      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd0:	2308      	movs	r3, #8
 8021bd2:	e004      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd4:	2308      	movs	r3, #8
 8021bd6:	e002      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bd8:	2308      	movs	r3, #8
 8021bda:	e000      	b.n	8021bde <FINGER_DMA_IrqHandler+0x9c2>
 8021bdc:	2308      	movs	r3, #8
 8021bde:	4a40      	ldr	r2, [pc, #256]	; (8021ce0 <FINGER_DMA_IrqHandler+0xac4>)
 8021be0:	60d3      	str	r3, [r2, #12]
 8021be2:	e082      	b.n	8021cea <FINGER_DMA_IrqHandler+0xace>
 8021be4:	4b2e      	ldr	r3, [pc, #184]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021be6:	681b      	ldr	r3, [r3, #0]
 8021be8:	4a2f      	ldr	r2, [pc, #188]	; (8021ca8 <FINGER_DMA_IrqHandler+0xa8c>)
 8021bea:	4293      	cmp	r3, r2
 8021bec:	d07a      	beq.n	8021ce4 <FINGER_DMA_IrqHandler+0xac8>
 8021bee:	4b2c      	ldr	r3, [pc, #176]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bf0:	681b      	ldr	r3, [r3, #0]
 8021bf2:	4a2e      	ldr	r2, [pc, #184]	; (8021cac <FINGER_DMA_IrqHandler+0xa90>)
 8021bf4:	4293      	cmp	r3, r2
 8021bf6:	d050      	beq.n	8021c9a <FINGER_DMA_IrqHandler+0xa7e>
 8021bf8:	4b29      	ldr	r3, [pc, #164]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021bfa:	681b      	ldr	r3, [r3, #0]
 8021bfc:	4a2c      	ldr	r2, [pc, #176]	; (8021cb0 <FINGER_DMA_IrqHandler+0xa94>)
 8021bfe:	4293      	cmp	r3, r2
 8021c00:	d049      	beq.n	8021c96 <FINGER_DMA_IrqHandler+0xa7a>
 8021c02:	4b27      	ldr	r3, [pc, #156]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c04:	681b      	ldr	r3, [r3, #0]
 8021c06:	4a2b      	ldr	r2, [pc, #172]	; (8021cb4 <FINGER_DMA_IrqHandler+0xa98>)
 8021c08:	4293      	cmp	r3, r2
 8021c0a:	d042      	beq.n	8021c92 <FINGER_DMA_IrqHandler+0xa76>
 8021c0c:	4b24      	ldr	r3, [pc, #144]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c0e:	681b      	ldr	r3, [r3, #0]
 8021c10:	4a29      	ldr	r2, [pc, #164]	; (8021cb8 <FINGER_DMA_IrqHandler+0xa9c>)
 8021c12:	4293      	cmp	r3, r2
 8021c14:	d03a      	beq.n	8021c8c <FINGER_DMA_IrqHandler+0xa70>
 8021c16:	4b22      	ldr	r3, [pc, #136]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c18:	681b      	ldr	r3, [r3, #0]
 8021c1a:	4a28      	ldr	r2, [pc, #160]	; (8021cbc <FINGER_DMA_IrqHandler+0xaa0>)
 8021c1c:	4293      	cmp	r3, r2
 8021c1e:	d032      	beq.n	8021c86 <FINGER_DMA_IrqHandler+0xa6a>
 8021c20:	4b1f      	ldr	r3, [pc, #124]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c22:	681b      	ldr	r3, [r3, #0]
 8021c24:	4a26      	ldr	r2, [pc, #152]	; (8021cc0 <FINGER_DMA_IrqHandler+0xaa4>)
 8021c26:	4293      	cmp	r3, r2
 8021c28:	d02a      	beq.n	8021c80 <FINGER_DMA_IrqHandler+0xa64>
 8021c2a:	4b1d      	ldr	r3, [pc, #116]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c2c:	681b      	ldr	r3, [r3, #0]
 8021c2e:	4a25      	ldr	r2, [pc, #148]	; (8021cc4 <FINGER_DMA_IrqHandler+0xaa8>)
 8021c30:	4293      	cmp	r3, r2
 8021c32:	d022      	beq.n	8021c7a <FINGER_DMA_IrqHandler+0xa5e>
 8021c34:	4b1a      	ldr	r3, [pc, #104]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c36:	681b      	ldr	r3, [r3, #0]
 8021c38:	4a23      	ldr	r2, [pc, #140]	; (8021cc8 <FINGER_DMA_IrqHandler+0xaac>)
 8021c3a:	4293      	cmp	r3, r2
 8021c3c:	d01a      	beq.n	8021c74 <FINGER_DMA_IrqHandler+0xa58>
 8021c3e:	4b18      	ldr	r3, [pc, #96]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c40:	681b      	ldr	r3, [r3, #0]
 8021c42:	4a22      	ldr	r2, [pc, #136]	; (8021ccc <FINGER_DMA_IrqHandler+0xab0>)
 8021c44:	4293      	cmp	r3, r2
 8021c46:	d012      	beq.n	8021c6e <FINGER_DMA_IrqHandler+0xa52>
 8021c48:	4b15      	ldr	r3, [pc, #84]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c4a:	681b      	ldr	r3, [r3, #0]
 8021c4c:	4a20      	ldr	r2, [pc, #128]	; (8021cd0 <FINGER_DMA_IrqHandler+0xab4>)
 8021c4e:	4293      	cmp	r3, r2
 8021c50:	d00a      	beq.n	8021c68 <FINGER_DMA_IrqHandler+0xa4c>
 8021c52:	4b13      	ldr	r3, [pc, #76]	; (8021ca0 <FINGER_DMA_IrqHandler+0xa84>)
 8021c54:	681b      	ldr	r3, [r3, #0]
 8021c56:	4a1f      	ldr	r2, [pc, #124]	; (8021cd4 <FINGER_DMA_IrqHandler+0xab8>)
 8021c58:	4293      	cmp	r3, r2
 8021c5a:	d102      	bne.n	8021c62 <FINGER_DMA_IrqHandler+0xa46>
 8021c5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c60:	e041      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8021c66:	e03e      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c6c:	e03b      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c72:	e038      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021c78:	e035      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c7e:	e032      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c84:	e02f      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c8a:	e02c      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021c90:	e029      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c92:	2308      	movs	r3, #8
 8021c94:	e027      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c96:	2308      	movs	r3, #8
 8021c98:	e025      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9a:	2308      	movs	r3, #8
 8021c9c:	e023      	b.n	8021ce6 <FINGER_DMA_IrqHandler+0xaca>
 8021c9e:	bf00      	nop
 8021ca0:	20008464 	.word	0x20008464
 8021ca4:	400260b8 	.word	0x400260b8
 8021ca8:	40026010 	.word	0x40026010
 8021cac:	40026410 	.word	0x40026410
 8021cb0:	40026070 	.word	0x40026070
 8021cb4:	40026470 	.word	0x40026470
 8021cb8:	40026028 	.word	0x40026028
 8021cbc:	40026428 	.word	0x40026428
 8021cc0:	40026088 	.word	0x40026088
 8021cc4:	40026488 	.word	0x40026488
 8021cc8:	40026040 	.word	0x40026040
 8021ccc:	40026440 	.word	0x40026440
 8021cd0:	400260a0 	.word	0x400260a0
 8021cd4:	400264a0 	.word	0x400264a0
 8021cd8:	40026400 	.word	0x40026400
 8021cdc:	40026058 	.word	0x40026058
 8021ce0:	40026000 	.word	0x40026000
 8021ce4:	2308      	movs	r3, #8
 8021ce6:	4a96      	ldr	r2, [pc, #600]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021ce8:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_uart4_rx));
 8021cea:	4b96      	ldr	r3, [pc, #600]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cec:	681b      	ldr	r3, [r3, #0]
 8021cee:	461a      	mov	r2, r3
 8021cf0:	4b95      	ldr	r3, [pc, #596]	; (8021f48 <FINGER_DMA_IrqHandler+0xd2c>)
 8021cf2:	429a      	cmp	r2, r3
 8021cf4:	d95c      	bls.n	8021db0 <FINGER_DMA_IrqHandler+0xb94>
 8021cf6:	4b93      	ldr	r3, [pc, #588]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021cf8:	681b      	ldr	r3, [r3, #0]
 8021cfa:	4a94      	ldr	r2, [pc, #592]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021cfc:	4293      	cmp	r3, r2
 8021cfe:	d053      	beq.n	8021da8 <FINGER_DMA_IrqHandler+0xb8c>
 8021d00:	4b90      	ldr	r3, [pc, #576]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	4a92      	ldr	r2, [pc, #584]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021d06:	4293      	cmp	r3, r2
 8021d08:	d04c      	beq.n	8021da4 <FINGER_DMA_IrqHandler+0xb88>
 8021d0a:	4b8e      	ldr	r3, [pc, #568]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d0c:	681b      	ldr	r3, [r3, #0]
 8021d0e:	4a91      	ldr	r2, [pc, #580]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021d10:	4293      	cmp	r3, r2
 8021d12:	d045      	beq.n	8021da0 <FINGER_DMA_IrqHandler+0xb84>
 8021d14:	4b8b      	ldr	r3, [pc, #556]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d16:	681b      	ldr	r3, [r3, #0]
 8021d18:	4a8f      	ldr	r2, [pc, #572]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021d1a:	4293      	cmp	r3, r2
 8021d1c:	d03e      	beq.n	8021d9c <FINGER_DMA_IrqHandler+0xb80>
 8021d1e:	4b89      	ldr	r3, [pc, #548]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d20:	681b      	ldr	r3, [r3, #0]
 8021d22:	4a8e      	ldr	r2, [pc, #568]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021d24:	4293      	cmp	r3, r2
 8021d26:	d037      	beq.n	8021d98 <FINGER_DMA_IrqHandler+0xb7c>
 8021d28:	4b86      	ldr	r3, [pc, #536]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d2a:	681b      	ldr	r3, [r3, #0]
 8021d2c:	4a8c      	ldr	r2, [pc, #560]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021d2e:	4293      	cmp	r3, r2
 8021d30:	d030      	beq.n	8021d94 <FINGER_DMA_IrqHandler+0xb78>
 8021d32:	4b84      	ldr	r3, [pc, #528]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	4a8b      	ldr	r2, [pc, #556]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021d38:	4293      	cmp	r3, r2
 8021d3a:	d029      	beq.n	8021d90 <FINGER_DMA_IrqHandler+0xb74>
 8021d3c:	4b81      	ldr	r3, [pc, #516]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d3e:	681b      	ldr	r3, [r3, #0]
 8021d40:	4a89      	ldr	r2, [pc, #548]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021d42:	4293      	cmp	r3, r2
 8021d44:	d022      	beq.n	8021d8c <FINGER_DMA_IrqHandler+0xb70>
 8021d46:	4b7f      	ldr	r3, [pc, #508]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d48:	681b      	ldr	r3, [r3, #0]
 8021d4a:	4a88      	ldr	r2, [pc, #544]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021d4c:	4293      	cmp	r3, r2
 8021d4e:	d01a      	beq.n	8021d86 <FINGER_DMA_IrqHandler+0xb6a>
 8021d50:	4b7c      	ldr	r3, [pc, #496]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d52:	681b      	ldr	r3, [r3, #0]
 8021d54:	4a86      	ldr	r2, [pc, #536]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021d56:	4293      	cmp	r3, r2
 8021d58:	d012      	beq.n	8021d80 <FINGER_DMA_IrqHandler+0xb64>
 8021d5a:	4b7a      	ldr	r3, [pc, #488]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d5c:	681b      	ldr	r3, [r3, #0]
 8021d5e:	4a85      	ldr	r2, [pc, #532]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021d60:	4293      	cmp	r3, r2
 8021d62:	d00a      	beq.n	8021d7a <FINGER_DMA_IrqHandler+0xb5e>
 8021d64:	4b77      	ldr	r3, [pc, #476]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021d66:	681b      	ldr	r3, [r3, #0]
 8021d68:	4a83      	ldr	r2, [pc, #524]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021d6a:	4293      	cmp	r3, r2
 8021d6c:	d102      	bne.n	8021d74 <FINGER_DMA_IrqHandler+0xb58>
 8021d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d72:	e01a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021d78:	e017      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d7e:	e014      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d84:	e011      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021d8a:	e00e      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d8c:	2340      	movs	r3, #64	; 0x40
 8021d8e:	e00c      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d90:	2340      	movs	r3, #64	; 0x40
 8021d92:	e00a      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d94:	2340      	movs	r3, #64	; 0x40
 8021d96:	e008      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d98:	2340      	movs	r3, #64	; 0x40
 8021d9a:	e006      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021d9c:	2301      	movs	r3, #1
 8021d9e:	e004      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da0:	2301      	movs	r3, #1
 8021da2:	e002      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da4:	2301      	movs	r3, #1
 8021da6:	e000      	b.n	8021daa <FINGER_DMA_IrqHandler+0xb8e>
 8021da8:	2301      	movs	r3, #1
 8021daa:	4a74      	ldr	r2, [pc, #464]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021dac:	60d3      	str	r3, [r2, #12]
 8021dae:	e147      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021db0:	4b64      	ldr	r3, [pc, #400]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021db2:	681b      	ldr	r3, [r3, #0]
 8021db4:	461a      	mov	r2, r3
 8021db6:	4b72      	ldr	r3, [pc, #456]	; (8021f80 <FINGER_DMA_IrqHandler+0xd64>)
 8021db8:	429a      	cmp	r2, r3
 8021dba:	d95c      	bls.n	8021e76 <FINGER_DMA_IrqHandler+0xc5a>
 8021dbc:	4b61      	ldr	r3, [pc, #388]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dbe:	681b      	ldr	r3, [r3, #0]
 8021dc0:	4a62      	ldr	r2, [pc, #392]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021dc2:	4293      	cmp	r3, r2
 8021dc4:	d053      	beq.n	8021e6e <FINGER_DMA_IrqHandler+0xc52>
 8021dc6:	4b5f      	ldr	r3, [pc, #380]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dc8:	681b      	ldr	r3, [r3, #0]
 8021dca:	4a61      	ldr	r2, [pc, #388]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021dcc:	4293      	cmp	r3, r2
 8021dce:	d04c      	beq.n	8021e6a <FINGER_DMA_IrqHandler+0xc4e>
 8021dd0:	4b5c      	ldr	r3, [pc, #368]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dd2:	681b      	ldr	r3, [r3, #0]
 8021dd4:	4a5f      	ldr	r2, [pc, #380]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021dd6:	4293      	cmp	r3, r2
 8021dd8:	d045      	beq.n	8021e66 <FINGER_DMA_IrqHandler+0xc4a>
 8021dda:	4b5a      	ldr	r3, [pc, #360]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ddc:	681b      	ldr	r3, [r3, #0]
 8021dde:	4a5e      	ldr	r2, [pc, #376]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021de0:	4293      	cmp	r3, r2
 8021de2:	d03e      	beq.n	8021e62 <FINGER_DMA_IrqHandler+0xc46>
 8021de4:	4b57      	ldr	r3, [pc, #348]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021de6:	681b      	ldr	r3, [r3, #0]
 8021de8:	4a5c      	ldr	r2, [pc, #368]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021dea:	4293      	cmp	r3, r2
 8021dec:	d037      	beq.n	8021e5e <FINGER_DMA_IrqHandler+0xc42>
 8021dee:	4b55      	ldr	r3, [pc, #340]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021df0:	681b      	ldr	r3, [r3, #0]
 8021df2:	4a5b      	ldr	r2, [pc, #364]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021df4:	4293      	cmp	r3, r2
 8021df6:	d030      	beq.n	8021e5a <FINGER_DMA_IrqHandler+0xc3e>
 8021df8:	4b52      	ldr	r3, [pc, #328]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021dfa:	681b      	ldr	r3, [r3, #0]
 8021dfc:	4a59      	ldr	r2, [pc, #356]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021dfe:	4293      	cmp	r3, r2
 8021e00:	d029      	beq.n	8021e56 <FINGER_DMA_IrqHandler+0xc3a>
 8021e02:	4b50      	ldr	r3, [pc, #320]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e04:	681b      	ldr	r3, [r3, #0]
 8021e06:	4a58      	ldr	r2, [pc, #352]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021e08:	4293      	cmp	r3, r2
 8021e0a:	d022      	beq.n	8021e52 <FINGER_DMA_IrqHandler+0xc36>
 8021e0c:	4b4d      	ldr	r3, [pc, #308]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e0e:	681b      	ldr	r3, [r3, #0]
 8021e10:	4a56      	ldr	r2, [pc, #344]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021e12:	4293      	cmp	r3, r2
 8021e14:	d01a      	beq.n	8021e4c <FINGER_DMA_IrqHandler+0xc30>
 8021e16:	4b4b      	ldr	r3, [pc, #300]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e18:	681b      	ldr	r3, [r3, #0]
 8021e1a:	4a55      	ldr	r2, [pc, #340]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021e1c:	4293      	cmp	r3, r2
 8021e1e:	d012      	beq.n	8021e46 <FINGER_DMA_IrqHandler+0xc2a>
 8021e20:	4b48      	ldr	r3, [pc, #288]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e22:	681b      	ldr	r3, [r3, #0]
 8021e24:	4a53      	ldr	r2, [pc, #332]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021e26:	4293      	cmp	r3, r2
 8021e28:	d00a      	beq.n	8021e40 <FINGER_DMA_IrqHandler+0xc24>
 8021e2a:	4b46      	ldr	r3, [pc, #280]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e2c:	681b      	ldr	r3, [r3, #0]
 8021e2e:	4a52      	ldr	r2, [pc, #328]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021e30:	4293      	cmp	r3, r2
 8021e32:	d102      	bne.n	8021e3a <FINGER_DMA_IrqHandler+0xc1e>
 8021e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e38:	e01a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021e3e:	e017      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e44:	e014      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e4a:	e011      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021e50:	e00e      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e52:	2340      	movs	r3, #64	; 0x40
 8021e54:	e00c      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e56:	2340      	movs	r3, #64	; 0x40
 8021e58:	e00a      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5a:	2340      	movs	r3, #64	; 0x40
 8021e5c:	e008      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e5e:	2340      	movs	r3, #64	; 0x40
 8021e60:	e006      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e62:	2301      	movs	r3, #1
 8021e64:	e004      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e66:	2301      	movs	r3, #1
 8021e68:	e002      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6a:	2301      	movs	r3, #1
 8021e6c:	e000      	b.n	8021e70 <FINGER_DMA_IrqHandler+0xc54>
 8021e6e:	2301      	movs	r3, #1
 8021e70:	4a42      	ldr	r2, [pc, #264]	; (8021f7c <FINGER_DMA_IrqHandler+0xd60>)
 8021e72:	6093      	str	r3, [r2, #8]
 8021e74:	e0e4      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021e76:	4b33      	ldr	r3, [pc, #204]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e78:	681b      	ldr	r3, [r3, #0]
 8021e7a:	461a      	mov	r2, r3
 8021e7c:	4b41      	ldr	r3, [pc, #260]	; (8021f84 <FINGER_DMA_IrqHandler+0xd68>)
 8021e7e:	429a      	cmp	r2, r3
 8021e80:	f240 8082 	bls.w	8021f88 <FINGER_DMA_IrqHandler+0xd6c>
 8021e84:	4b2f      	ldr	r3, [pc, #188]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e86:	681b      	ldr	r3, [r3, #0]
 8021e88:	4a30      	ldr	r2, [pc, #192]	; (8021f4c <FINGER_DMA_IrqHandler+0xd30>)
 8021e8a:	4293      	cmp	r3, r2
 8021e8c:	d053      	beq.n	8021f36 <FINGER_DMA_IrqHandler+0xd1a>
 8021e8e:	4b2d      	ldr	r3, [pc, #180]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e90:	681b      	ldr	r3, [r3, #0]
 8021e92:	4a2f      	ldr	r2, [pc, #188]	; (8021f50 <FINGER_DMA_IrqHandler+0xd34>)
 8021e94:	4293      	cmp	r3, r2
 8021e96:	d04c      	beq.n	8021f32 <FINGER_DMA_IrqHandler+0xd16>
 8021e98:	4b2a      	ldr	r3, [pc, #168]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021e9a:	681b      	ldr	r3, [r3, #0]
 8021e9c:	4a2d      	ldr	r2, [pc, #180]	; (8021f54 <FINGER_DMA_IrqHandler+0xd38>)
 8021e9e:	4293      	cmp	r3, r2
 8021ea0:	d045      	beq.n	8021f2e <FINGER_DMA_IrqHandler+0xd12>
 8021ea2:	4b28      	ldr	r3, [pc, #160]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ea4:	681b      	ldr	r3, [r3, #0]
 8021ea6:	4a2c      	ldr	r2, [pc, #176]	; (8021f58 <FINGER_DMA_IrqHandler+0xd3c>)
 8021ea8:	4293      	cmp	r3, r2
 8021eaa:	d03e      	beq.n	8021f2a <FINGER_DMA_IrqHandler+0xd0e>
 8021eac:	4b25      	ldr	r3, [pc, #148]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eae:	681b      	ldr	r3, [r3, #0]
 8021eb0:	4a2a      	ldr	r2, [pc, #168]	; (8021f5c <FINGER_DMA_IrqHandler+0xd40>)
 8021eb2:	4293      	cmp	r3, r2
 8021eb4:	d037      	beq.n	8021f26 <FINGER_DMA_IrqHandler+0xd0a>
 8021eb6:	4b23      	ldr	r3, [pc, #140]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eb8:	681b      	ldr	r3, [r3, #0]
 8021eba:	4a29      	ldr	r2, [pc, #164]	; (8021f60 <FINGER_DMA_IrqHandler+0xd44>)
 8021ebc:	4293      	cmp	r3, r2
 8021ebe:	d030      	beq.n	8021f22 <FINGER_DMA_IrqHandler+0xd06>
 8021ec0:	4b20      	ldr	r3, [pc, #128]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ec2:	681b      	ldr	r3, [r3, #0]
 8021ec4:	4a27      	ldr	r2, [pc, #156]	; (8021f64 <FINGER_DMA_IrqHandler+0xd48>)
 8021ec6:	4293      	cmp	r3, r2
 8021ec8:	d029      	beq.n	8021f1e <FINGER_DMA_IrqHandler+0xd02>
 8021eca:	4b1e      	ldr	r3, [pc, #120]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ecc:	681b      	ldr	r3, [r3, #0]
 8021ece:	4a26      	ldr	r2, [pc, #152]	; (8021f68 <FINGER_DMA_IrqHandler+0xd4c>)
 8021ed0:	4293      	cmp	r3, r2
 8021ed2:	d022      	beq.n	8021f1a <FINGER_DMA_IrqHandler+0xcfe>
 8021ed4:	4b1b      	ldr	r3, [pc, #108]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ed6:	681b      	ldr	r3, [r3, #0]
 8021ed8:	4a24      	ldr	r2, [pc, #144]	; (8021f6c <FINGER_DMA_IrqHandler+0xd50>)
 8021eda:	4293      	cmp	r3, r2
 8021edc:	d01a      	beq.n	8021f14 <FINGER_DMA_IrqHandler+0xcf8>
 8021ede:	4b19      	ldr	r3, [pc, #100]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ee0:	681b      	ldr	r3, [r3, #0]
 8021ee2:	4a23      	ldr	r2, [pc, #140]	; (8021f70 <FINGER_DMA_IrqHandler+0xd54>)
 8021ee4:	4293      	cmp	r3, r2
 8021ee6:	d012      	beq.n	8021f0e <FINGER_DMA_IrqHandler+0xcf2>
 8021ee8:	4b16      	ldr	r3, [pc, #88]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021eea:	681b      	ldr	r3, [r3, #0]
 8021eec:	4a21      	ldr	r2, [pc, #132]	; (8021f74 <FINGER_DMA_IrqHandler+0xd58>)
 8021eee:	4293      	cmp	r3, r2
 8021ef0:	d00a      	beq.n	8021f08 <FINGER_DMA_IrqHandler+0xcec>
 8021ef2:	4b14      	ldr	r3, [pc, #80]	; (8021f44 <FINGER_DMA_IrqHandler+0xd28>)
 8021ef4:	681b      	ldr	r3, [r3, #0]
 8021ef6:	4a20      	ldr	r2, [pc, #128]	; (8021f78 <FINGER_DMA_IrqHandler+0xd5c>)
 8021ef8:	4293      	cmp	r3, r2
 8021efa:	d102      	bne.n	8021f02 <FINGER_DMA_IrqHandler+0xce6>
 8021efc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f00:	e01a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8021f06:	e017      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f0c:	e014      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f12:	e011      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021f18:	e00e      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1a:	2340      	movs	r3, #64	; 0x40
 8021f1c:	e00c      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f1e:	2340      	movs	r3, #64	; 0x40
 8021f20:	e00a      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f22:	2340      	movs	r3, #64	; 0x40
 8021f24:	e008      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f26:	2340      	movs	r3, #64	; 0x40
 8021f28:	e006      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2a:	2301      	movs	r3, #1
 8021f2c:	e004      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f2e:	2301      	movs	r3, #1
 8021f30:	e002      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f32:	2301      	movs	r3, #1
 8021f34:	e000      	b.n	8021f38 <FINGER_DMA_IrqHandler+0xd1c>
 8021f36:	2301      	movs	r3, #1
 8021f38:	4a01      	ldr	r2, [pc, #4]	; (8021f40 <FINGER_DMA_IrqHandler+0xd24>)
 8021f3a:	60d3      	str	r3, [r2, #12]
 8021f3c:	e080      	b.n	8022040 <FINGER_DMA_IrqHandler+0xe24>
 8021f3e:	bf00      	nop
 8021f40:	40026000 	.word	0x40026000
 8021f44:	20008464 	.word	0x20008464
 8021f48:	40026458 	.word	0x40026458
 8021f4c:	40026010 	.word	0x40026010
 8021f50:	40026410 	.word	0x40026410
 8021f54:	40026070 	.word	0x40026070
 8021f58:	40026470 	.word	0x40026470
 8021f5c:	40026028 	.word	0x40026028
 8021f60:	40026428 	.word	0x40026428
 8021f64:	40026088 	.word	0x40026088
 8021f68:	40026488 	.word	0x40026488
 8021f6c:	40026040 	.word	0x40026040
 8021f70:	40026440 	.word	0x40026440
 8021f74:	400260a0 	.word	0x400260a0
 8021f78:	400264a0 	.word	0x400264a0
 8021f7c:	40026400 	.word	0x40026400
 8021f80:	400260b8 	.word	0x400260b8
 8021f84:	40026058 	.word	0x40026058
 8021f88:	4b95      	ldr	r3, [pc, #596]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f8a:	681b      	ldr	r3, [r3, #0]
 8021f8c:	4a95      	ldr	r2, [pc, #596]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8021f8e:	4293      	cmp	r3, r2
 8021f90:	d053      	beq.n	802203a <FINGER_DMA_IrqHandler+0xe1e>
 8021f92:	4b93      	ldr	r3, [pc, #588]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f94:	681b      	ldr	r3, [r3, #0]
 8021f96:	4a94      	ldr	r2, [pc, #592]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 8021f98:	4293      	cmp	r3, r2
 8021f9a:	d04c      	beq.n	8022036 <FINGER_DMA_IrqHandler+0xe1a>
 8021f9c:	4b90      	ldr	r3, [pc, #576]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021f9e:	681b      	ldr	r3, [r3, #0]
 8021fa0:	4a92      	ldr	r2, [pc, #584]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8021fa2:	4293      	cmp	r3, r2
 8021fa4:	d045      	beq.n	8022032 <FINGER_DMA_IrqHandler+0xe16>
 8021fa6:	4b8e      	ldr	r3, [pc, #568]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fa8:	681b      	ldr	r3, [r3, #0]
 8021faa:	4a91      	ldr	r2, [pc, #580]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8021fac:	4293      	cmp	r3, r2
 8021fae:	d03e      	beq.n	802202e <FINGER_DMA_IrqHandler+0xe12>
 8021fb0:	4b8b      	ldr	r3, [pc, #556]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fb2:	681b      	ldr	r3, [r3, #0]
 8021fb4:	4a8f      	ldr	r2, [pc, #572]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 8021fb6:	4293      	cmp	r3, r2
 8021fb8:	d037      	beq.n	802202a <FINGER_DMA_IrqHandler+0xe0e>
 8021fba:	4b89      	ldr	r3, [pc, #548]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fbc:	681b      	ldr	r3, [r3, #0]
 8021fbe:	4a8e      	ldr	r2, [pc, #568]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8021fc0:	4293      	cmp	r3, r2
 8021fc2:	d030      	beq.n	8022026 <FINGER_DMA_IrqHandler+0xe0a>
 8021fc4:	4b86      	ldr	r3, [pc, #536]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fc6:	681b      	ldr	r3, [r3, #0]
 8021fc8:	4a8c      	ldr	r2, [pc, #560]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 8021fca:	4293      	cmp	r3, r2
 8021fcc:	d029      	beq.n	8022022 <FINGER_DMA_IrqHandler+0xe06>
 8021fce:	4b84      	ldr	r3, [pc, #528]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fd0:	681b      	ldr	r3, [r3, #0]
 8021fd2:	4a8b      	ldr	r2, [pc, #556]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8021fd4:	4293      	cmp	r3, r2
 8021fd6:	d022      	beq.n	802201e <FINGER_DMA_IrqHandler+0xe02>
 8021fd8:	4b81      	ldr	r3, [pc, #516]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fda:	681b      	ldr	r3, [r3, #0]
 8021fdc:	4a89      	ldr	r2, [pc, #548]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8021fde:	4293      	cmp	r3, r2
 8021fe0:	d01a      	beq.n	8022018 <FINGER_DMA_IrqHandler+0xdfc>
 8021fe2:	4b7f      	ldr	r3, [pc, #508]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fe4:	681b      	ldr	r3, [r3, #0]
 8021fe6:	4a88      	ldr	r2, [pc, #544]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 8021fe8:	4293      	cmp	r3, r2
 8021fea:	d012      	beq.n	8022012 <FINGER_DMA_IrqHandler+0xdf6>
 8021fec:	4b7c      	ldr	r3, [pc, #496]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021fee:	681b      	ldr	r3, [r3, #0]
 8021ff0:	4a86      	ldr	r2, [pc, #536]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8021ff2:	4293      	cmp	r3, r2
 8021ff4:	d00a      	beq.n	802200c <FINGER_DMA_IrqHandler+0xdf0>
 8021ff6:	4b7a      	ldr	r3, [pc, #488]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8021ff8:	681b      	ldr	r3, [r3, #0]
 8021ffa:	4a85      	ldr	r2, [pc, #532]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8021ffc:	4293      	cmp	r3, r2
 8021ffe:	d102      	bne.n	8022006 <FINGER_DMA_IrqHandler+0xdea>
 8022000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022004:	e01a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022006:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802200a:	e017      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802200c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022010:	e014      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022012:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022016:	e011      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022018:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802201c:	e00e      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802201e:	2340      	movs	r3, #64	; 0x40
 8022020:	e00c      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022022:	2340      	movs	r3, #64	; 0x40
 8022024:	e00a      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022026:	2340      	movs	r3, #64	; 0x40
 8022028:	e008      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202a:	2340      	movs	r3, #64	; 0x40
 802202c:	e006      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802202e:	2301      	movs	r3, #1
 8022030:	e004      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022032:	2301      	movs	r3, #1
 8022034:	e002      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 8022036:	2301      	movs	r3, #1
 8022038:	e000      	b.n	802203c <FINGER_DMA_IrqHandler+0xe20>
 802203a:	2301      	movs	r3, #1
 802203c:	4a75      	ldr	r2, [pc, #468]	; (8022214 <FINGER_DMA_IrqHandler+0xff8>)
 802203e:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_uart4_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_uart4_rx));
 8022040:	4b67      	ldr	r3, [pc, #412]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022042:	681b      	ldr	r3, [r3, #0]
 8022044:	461a      	mov	r2, r3
 8022046:	4b74      	ldr	r3, [pc, #464]	; (8022218 <FINGER_DMA_IrqHandler+0xffc>)
 8022048:	429a      	cmp	r2, r3
 802204a:	d960      	bls.n	802210e <FINGER_DMA_IrqHandler+0xef2>
 802204c:	4b64      	ldr	r3, [pc, #400]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802204e:	681b      	ldr	r3, [r3, #0]
 8022050:	4a64      	ldr	r2, [pc, #400]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022052:	4293      	cmp	r3, r2
 8022054:	d057      	beq.n	8022106 <FINGER_DMA_IrqHandler+0xeea>
 8022056:	4b62      	ldr	r3, [pc, #392]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022058:	681b      	ldr	r3, [r3, #0]
 802205a:	4a63      	ldr	r2, [pc, #396]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802205c:	4293      	cmp	r3, r2
 802205e:	d050      	beq.n	8022102 <FINGER_DMA_IrqHandler+0xee6>
 8022060:	4b5f      	ldr	r3, [pc, #380]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022062:	681b      	ldr	r3, [r3, #0]
 8022064:	4a61      	ldr	r2, [pc, #388]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022066:	4293      	cmp	r3, r2
 8022068:	d049      	beq.n	80220fe <FINGER_DMA_IrqHandler+0xee2>
 802206a:	4b5d      	ldr	r3, [pc, #372]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802206c:	681b      	ldr	r3, [r3, #0]
 802206e:	4a60      	ldr	r2, [pc, #384]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022070:	4293      	cmp	r3, r2
 8022072:	d042      	beq.n	80220fa <FINGER_DMA_IrqHandler+0xede>
 8022074:	4b5a      	ldr	r3, [pc, #360]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022076:	681b      	ldr	r3, [r3, #0]
 8022078:	4a5e      	ldr	r2, [pc, #376]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802207a:	4293      	cmp	r3, r2
 802207c:	d03a      	beq.n	80220f4 <FINGER_DMA_IrqHandler+0xed8>
 802207e:	4b58      	ldr	r3, [pc, #352]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022080:	681b      	ldr	r3, [r3, #0]
 8022082:	4a5d      	ldr	r2, [pc, #372]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022084:	4293      	cmp	r3, r2
 8022086:	d032      	beq.n	80220ee <FINGER_DMA_IrqHandler+0xed2>
 8022088:	4b55      	ldr	r3, [pc, #340]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802208a:	681b      	ldr	r3, [r3, #0]
 802208c:	4a5b      	ldr	r2, [pc, #364]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802208e:	4293      	cmp	r3, r2
 8022090:	d02a      	beq.n	80220e8 <FINGER_DMA_IrqHandler+0xecc>
 8022092:	4b53      	ldr	r3, [pc, #332]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022094:	681b      	ldr	r3, [r3, #0]
 8022096:	4a5a      	ldr	r2, [pc, #360]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022098:	4293      	cmp	r3, r2
 802209a:	d022      	beq.n	80220e2 <FINGER_DMA_IrqHandler+0xec6>
 802209c:	4b50      	ldr	r3, [pc, #320]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802209e:	681b      	ldr	r3, [r3, #0]
 80220a0:	4a58      	ldr	r2, [pc, #352]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 80220a2:	4293      	cmp	r3, r2
 80220a4:	d01a      	beq.n	80220dc <FINGER_DMA_IrqHandler+0xec0>
 80220a6:	4b4e      	ldr	r3, [pc, #312]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220a8:	681b      	ldr	r3, [r3, #0]
 80220aa:	4a57      	ldr	r2, [pc, #348]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 80220ac:	4293      	cmp	r3, r2
 80220ae:	d012      	beq.n	80220d6 <FINGER_DMA_IrqHandler+0xeba>
 80220b0:	4b4b      	ldr	r3, [pc, #300]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220b2:	681b      	ldr	r3, [r3, #0]
 80220b4:	4a55      	ldr	r2, [pc, #340]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 80220b6:	4293      	cmp	r3, r2
 80220b8:	d00a      	beq.n	80220d0 <FINGER_DMA_IrqHandler+0xeb4>
 80220ba:	4b49      	ldr	r3, [pc, #292]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 80220bc:	681b      	ldr	r3, [r3, #0]
 80220be:	4a54      	ldr	r2, [pc, #336]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 80220c0:	4293      	cmp	r3, r2
 80220c2:	d102      	bne.n	80220ca <FINGER_DMA_IrqHandler+0xeae>
 80220c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220c8:	e01e      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80220ce:	e01b      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220d4:	e018      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220da:	e015      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80220e0:	e012      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220e6:	e00f      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220ec:	e00c      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f2:	e009      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80220f8:	e006      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fa:	2304      	movs	r3, #4
 80220fc:	e004      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 80220fe:	2304      	movs	r3, #4
 8022100:	e002      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022102:	2304      	movs	r3, #4
 8022104:	e000      	b.n	8022108 <FINGER_DMA_IrqHandler+0xeec>
 8022106:	2304      	movs	r3, #4
 8022108:	4a44      	ldr	r2, [pc, #272]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 802210a:	60d3      	str	r3, [r2, #12]
 802210c:	e151      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 802210e:	4b34      	ldr	r3, [pc, #208]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022110:	681b      	ldr	r3, [r3, #0]
 8022112:	461a      	mov	r2, r3
 8022114:	4b42      	ldr	r3, [pc, #264]	; (8022220 <FINGER_DMA_IrqHandler+0x1004>)
 8022116:	429a      	cmp	r2, r3
 8022118:	f240 8084 	bls.w	8022224 <FINGER_DMA_IrqHandler+0x1008>
 802211c:	4b30      	ldr	r3, [pc, #192]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802211e:	681b      	ldr	r3, [r3, #0]
 8022120:	4a30      	ldr	r2, [pc, #192]	; (80221e4 <FINGER_DMA_IrqHandler+0xfc8>)
 8022122:	4293      	cmp	r3, r2
 8022124:	d057      	beq.n	80221d6 <FINGER_DMA_IrqHandler+0xfba>
 8022126:	4b2e      	ldr	r3, [pc, #184]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022128:	681b      	ldr	r3, [r3, #0]
 802212a:	4a2f      	ldr	r2, [pc, #188]	; (80221e8 <FINGER_DMA_IrqHandler+0xfcc>)
 802212c:	4293      	cmp	r3, r2
 802212e:	d050      	beq.n	80221d2 <FINGER_DMA_IrqHandler+0xfb6>
 8022130:	4b2b      	ldr	r3, [pc, #172]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022132:	681b      	ldr	r3, [r3, #0]
 8022134:	4a2d      	ldr	r2, [pc, #180]	; (80221ec <FINGER_DMA_IrqHandler+0xfd0>)
 8022136:	4293      	cmp	r3, r2
 8022138:	d049      	beq.n	80221ce <FINGER_DMA_IrqHandler+0xfb2>
 802213a:	4b29      	ldr	r3, [pc, #164]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802213c:	681b      	ldr	r3, [r3, #0]
 802213e:	4a2c      	ldr	r2, [pc, #176]	; (80221f0 <FINGER_DMA_IrqHandler+0xfd4>)
 8022140:	4293      	cmp	r3, r2
 8022142:	d042      	beq.n	80221ca <FINGER_DMA_IrqHandler+0xfae>
 8022144:	4b26      	ldr	r3, [pc, #152]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022146:	681b      	ldr	r3, [r3, #0]
 8022148:	4a2a      	ldr	r2, [pc, #168]	; (80221f4 <FINGER_DMA_IrqHandler+0xfd8>)
 802214a:	4293      	cmp	r3, r2
 802214c:	d03a      	beq.n	80221c4 <FINGER_DMA_IrqHandler+0xfa8>
 802214e:	4b24      	ldr	r3, [pc, #144]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022150:	681b      	ldr	r3, [r3, #0]
 8022152:	4a29      	ldr	r2, [pc, #164]	; (80221f8 <FINGER_DMA_IrqHandler+0xfdc>)
 8022154:	4293      	cmp	r3, r2
 8022156:	d032      	beq.n	80221be <FINGER_DMA_IrqHandler+0xfa2>
 8022158:	4b21      	ldr	r3, [pc, #132]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	4a27      	ldr	r2, [pc, #156]	; (80221fc <FINGER_DMA_IrqHandler+0xfe0>)
 802215e:	4293      	cmp	r3, r2
 8022160:	d02a      	beq.n	80221b8 <FINGER_DMA_IrqHandler+0xf9c>
 8022162:	4b1f      	ldr	r3, [pc, #124]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022164:	681b      	ldr	r3, [r3, #0]
 8022166:	4a26      	ldr	r2, [pc, #152]	; (8022200 <FINGER_DMA_IrqHandler+0xfe4>)
 8022168:	4293      	cmp	r3, r2
 802216a:	d022      	beq.n	80221b2 <FINGER_DMA_IrqHandler+0xf96>
 802216c:	4b1c      	ldr	r3, [pc, #112]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802216e:	681b      	ldr	r3, [r3, #0]
 8022170:	4a24      	ldr	r2, [pc, #144]	; (8022204 <FINGER_DMA_IrqHandler+0xfe8>)
 8022172:	4293      	cmp	r3, r2
 8022174:	d01a      	beq.n	80221ac <FINGER_DMA_IrqHandler+0xf90>
 8022176:	4b1a      	ldr	r3, [pc, #104]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022178:	681b      	ldr	r3, [r3, #0]
 802217a:	4a23      	ldr	r2, [pc, #140]	; (8022208 <FINGER_DMA_IrqHandler+0xfec>)
 802217c:	4293      	cmp	r3, r2
 802217e:	d012      	beq.n	80221a6 <FINGER_DMA_IrqHandler+0xf8a>
 8022180:	4b17      	ldr	r3, [pc, #92]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 8022182:	681b      	ldr	r3, [r3, #0]
 8022184:	4a21      	ldr	r2, [pc, #132]	; (802220c <FINGER_DMA_IrqHandler+0xff0>)
 8022186:	4293      	cmp	r3, r2
 8022188:	d00a      	beq.n	80221a0 <FINGER_DMA_IrqHandler+0xf84>
 802218a:	4b15      	ldr	r3, [pc, #84]	; (80221e0 <FINGER_DMA_IrqHandler+0xfc4>)
 802218c:	681b      	ldr	r3, [r3, #0]
 802218e:	4a20      	ldr	r2, [pc, #128]	; (8022210 <FINGER_DMA_IrqHandler+0xff4>)
 8022190:	4293      	cmp	r3, r2
 8022192:	d102      	bne.n	802219a <FINGER_DMA_IrqHandler+0xf7e>
 8022194:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022198:	e01e      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 802219a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802219e:	e01b      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221a4:	e018      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221aa:	e015      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80221b0:	e012      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221b6:	e00f      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221bc:	e00c      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c2:	e009      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80221c8:	e006      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ca:	2304      	movs	r3, #4
 80221cc:	e004      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221ce:	2304      	movs	r3, #4
 80221d0:	e002      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d2:	2304      	movs	r3, #4
 80221d4:	e000      	b.n	80221d8 <FINGER_DMA_IrqHandler+0xfbc>
 80221d6:	2304      	movs	r3, #4
 80221d8:	4a10      	ldr	r2, [pc, #64]	; (802221c <FINGER_DMA_IrqHandler+0x1000>)
 80221da:	6093      	str	r3, [r2, #8]
 80221dc:	e0e9      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80221de:	bf00      	nop
 80221e0:	20008464 	.word	0x20008464
 80221e4:	40026010 	.word	0x40026010
 80221e8:	40026410 	.word	0x40026410
 80221ec:	40026070 	.word	0x40026070
 80221f0:	40026470 	.word	0x40026470
 80221f4:	40026028 	.word	0x40026028
 80221f8:	40026428 	.word	0x40026428
 80221fc:	40026088 	.word	0x40026088
 8022200:	40026488 	.word	0x40026488
 8022204:	40026040 	.word	0x40026040
 8022208:	40026440 	.word	0x40026440
 802220c:	400260a0 	.word	0x400260a0
 8022210:	400264a0 	.word	0x400264a0
 8022214:	40026000 	.word	0x40026000
 8022218:	40026458 	.word	0x40026458
 802221c:	40026400 	.word	0x40026400
 8022220:	400260b8 	.word	0x400260b8
 8022224:	4b66      	ldr	r3, [pc, #408]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022226:	681b      	ldr	r3, [r3, #0]
 8022228:	461a      	mov	r2, r3
 802222a:	4b66      	ldr	r3, [pc, #408]	; (80223c4 <FINGER_DMA_IrqHandler+0x11a8>)
 802222c:	429a      	cmp	r2, r3
 802222e:	d960      	bls.n	80222f2 <FINGER_DMA_IrqHandler+0x10d6>
 8022230:	4b63      	ldr	r3, [pc, #396]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022232:	681b      	ldr	r3, [r3, #0]
 8022234:	4a64      	ldr	r2, [pc, #400]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 8022236:	4293      	cmp	r3, r2
 8022238:	d057      	beq.n	80222ea <FINGER_DMA_IrqHandler+0x10ce>
 802223a:	4b61      	ldr	r3, [pc, #388]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802223c:	681b      	ldr	r3, [r3, #0]
 802223e:	4a63      	ldr	r2, [pc, #396]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022240:	4293      	cmp	r3, r2
 8022242:	d050      	beq.n	80222e6 <FINGER_DMA_IrqHandler+0x10ca>
 8022244:	4b5e      	ldr	r3, [pc, #376]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	4a61      	ldr	r2, [pc, #388]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802224a:	4293      	cmp	r3, r2
 802224c:	d049      	beq.n	80222e2 <FINGER_DMA_IrqHandler+0x10c6>
 802224e:	4b5c      	ldr	r3, [pc, #368]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022250:	681b      	ldr	r3, [r3, #0]
 8022252:	4a60      	ldr	r2, [pc, #384]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022254:	4293      	cmp	r3, r2
 8022256:	d042      	beq.n	80222de <FINGER_DMA_IrqHandler+0x10c2>
 8022258:	4b59      	ldr	r3, [pc, #356]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802225a:	681b      	ldr	r3, [r3, #0]
 802225c:	4a5e      	ldr	r2, [pc, #376]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 802225e:	4293      	cmp	r3, r2
 8022260:	d03a      	beq.n	80222d8 <FINGER_DMA_IrqHandler+0x10bc>
 8022262:	4b57      	ldr	r3, [pc, #348]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022264:	681b      	ldr	r3, [r3, #0]
 8022266:	4a5d      	ldr	r2, [pc, #372]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 8022268:	4293      	cmp	r3, r2
 802226a:	d032      	beq.n	80222d2 <FINGER_DMA_IrqHandler+0x10b6>
 802226c:	4b54      	ldr	r3, [pc, #336]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802226e:	681b      	ldr	r3, [r3, #0]
 8022270:	4a5b      	ldr	r2, [pc, #364]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022272:	4293      	cmp	r3, r2
 8022274:	d02a      	beq.n	80222cc <FINGER_DMA_IrqHandler+0x10b0>
 8022276:	4b52      	ldr	r3, [pc, #328]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022278:	681b      	ldr	r3, [r3, #0]
 802227a:	4a5a      	ldr	r2, [pc, #360]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802227c:	4293      	cmp	r3, r2
 802227e:	d022      	beq.n	80222c6 <FINGER_DMA_IrqHandler+0x10aa>
 8022280:	4b4f      	ldr	r3, [pc, #316]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022282:	681b      	ldr	r3, [r3, #0]
 8022284:	4a58      	ldr	r2, [pc, #352]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022286:	4293      	cmp	r3, r2
 8022288:	d01a      	beq.n	80222c0 <FINGER_DMA_IrqHandler+0x10a4>
 802228a:	4b4d      	ldr	r3, [pc, #308]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802228c:	681b      	ldr	r3, [r3, #0]
 802228e:	4a57      	ldr	r2, [pc, #348]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022290:	4293      	cmp	r3, r2
 8022292:	d012      	beq.n	80222ba <FINGER_DMA_IrqHandler+0x109e>
 8022294:	4b4a      	ldr	r3, [pc, #296]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022296:	681b      	ldr	r3, [r3, #0]
 8022298:	4a55      	ldr	r2, [pc, #340]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802229a:	4293      	cmp	r3, r2
 802229c:	d00a      	beq.n	80222b4 <FINGER_DMA_IrqHandler+0x1098>
 802229e:	4b48      	ldr	r3, [pc, #288]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222a0:	681b      	ldr	r3, [r3, #0]
 80222a2:	4a54      	ldr	r2, [pc, #336]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 80222a4:	4293      	cmp	r3, r2
 80222a6:	d102      	bne.n	80222ae <FINGER_DMA_IrqHandler+0x1092>
 80222a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222ac:	e01e      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80222b2:	e01b      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222b8:	e018      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222be:	e015      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80222c4:	e012      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222ca:	e00f      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d0:	e00c      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222d6:	e009      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80222dc:	e006      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222de:	2304      	movs	r3, #4
 80222e0:	e004      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e2:	2304      	movs	r3, #4
 80222e4:	e002      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222e6:	2304      	movs	r3, #4
 80222e8:	e000      	b.n	80222ec <FINGER_DMA_IrqHandler+0x10d0>
 80222ea:	2304      	movs	r3, #4
 80222ec:	4a42      	ldr	r2, [pc, #264]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80222ee:	60d3      	str	r3, [r2, #12]
 80222f0:	e05f      	b.n	80223b2 <FINGER_DMA_IrqHandler+0x1196>
 80222f2:	4b33      	ldr	r3, [pc, #204]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222f4:	681b      	ldr	r3, [r3, #0]
 80222f6:	4a34      	ldr	r2, [pc, #208]	; (80223c8 <FINGER_DMA_IrqHandler+0x11ac>)
 80222f8:	4293      	cmp	r3, r2
 80222fa:	d057      	beq.n	80223ac <FINGER_DMA_IrqHandler+0x1190>
 80222fc:	4b30      	ldr	r3, [pc, #192]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 80222fe:	681b      	ldr	r3, [r3, #0]
 8022300:	4a32      	ldr	r2, [pc, #200]	; (80223cc <FINGER_DMA_IrqHandler+0x11b0>)
 8022302:	4293      	cmp	r3, r2
 8022304:	d050      	beq.n	80223a8 <FINGER_DMA_IrqHandler+0x118c>
 8022306:	4b2e      	ldr	r3, [pc, #184]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	4a31      	ldr	r2, [pc, #196]	; (80223d0 <FINGER_DMA_IrqHandler+0x11b4>)
 802230c:	4293      	cmp	r3, r2
 802230e:	d049      	beq.n	80223a4 <FINGER_DMA_IrqHandler+0x1188>
 8022310:	4b2b      	ldr	r3, [pc, #172]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022312:	681b      	ldr	r3, [r3, #0]
 8022314:	4a2f      	ldr	r2, [pc, #188]	; (80223d4 <FINGER_DMA_IrqHandler+0x11b8>)
 8022316:	4293      	cmp	r3, r2
 8022318:	d042      	beq.n	80223a0 <FINGER_DMA_IrqHandler+0x1184>
 802231a:	4b29      	ldr	r3, [pc, #164]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802231c:	681b      	ldr	r3, [r3, #0]
 802231e:	4a2e      	ldr	r2, [pc, #184]	; (80223d8 <FINGER_DMA_IrqHandler+0x11bc>)
 8022320:	4293      	cmp	r3, r2
 8022322:	d03a      	beq.n	802239a <FINGER_DMA_IrqHandler+0x117e>
 8022324:	4b26      	ldr	r3, [pc, #152]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022326:	681b      	ldr	r3, [r3, #0]
 8022328:	4a2c      	ldr	r2, [pc, #176]	; (80223dc <FINGER_DMA_IrqHandler+0x11c0>)
 802232a:	4293      	cmp	r3, r2
 802232c:	d032      	beq.n	8022394 <FINGER_DMA_IrqHandler+0x1178>
 802232e:	4b24      	ldr	r3, [pc, #144]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022330:	681b      	ldr	r3, [r3, #0]
 8022332:	4a2b      	ldr	r2, [pc, #172]	; (80223e0 <FINGER_DMA_IrqHandler+0x11c4>)
 8022334:	4293      	cmp	r3, r2
 8022336:	d02a      	beq.n	802238e <FINGER_DMA_IrqHandler+0x1172>
 8022338:	4b21      	ldr	r3, [pc, #132]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802233a:	681b      	ldr	r3, [r3, #0]
 802233c:	4a29      	ldr	r2, [pc, #164]	; (80223e4 <FINGER_DMA_IrqHandler+0x11c8>)
 802233e:	4293      	cmp	r3, r2
 8022340:	d022      	beq.n	8022388 <FINGER_DMA_IrqHandler+0x116c>
 8022342:	4b1f      	ldr	r3, [pc, #124]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022344:	681b      	ldr	r3, [r3, #0]
 8022346:	4a28      	ldr	r2, [pc, #160]	; (80223e8 <FINGER_DMA_IrqHandler+0x11cc>)
 8022348:	4293      	cmp	r3, r2
 802234a:	d01a      	beq.n	8022382 <FINGER_DMA_IrqHandler+0x1166>
 802234c:	4b1c      	ldr	r3, [pc, #112]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 802234e:	681b      	ldr	r3, [r3, #0]
 8022350:	4a26      	ldr	r2, [pc, #152]	; (80223ec <FINGER_DMA_IrqHandler+0x11d0>)
 8022352:	4293      	cmp	r3, r2
 8022354:	d012      	beq.n	802237c <FINGER_DMA_IrqHandler+0x1160>
 8022356:	4b1a      	ldr	r3, [pc, #104]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022358:	681b      	ldr	r3, [r3, #0]
 802235a:	4a25      	ldr	r2, [pc, #148]	; (80223f0 <FINGER_DMA_IrqHandler+0x11d4>)
 802235c:	4293      	cmp	r3, r2
 802235e:	d00a      	beq.n	8022376 <FINGER_DMA_IrqHandler+0x115a>
 8022360:	4b17      	ldr	r3, [pc, #92]	; (80223c0 <FINGER_DMA_IrqHandler+0x11a4>)
 8022362:	681b      	ldr	r3, [r3, #0]
 8022364:	4a23      	ldr	r2, [pc, #140]	; (80223f4 <FINGER_DMA_IrqHandler+0x11d8>)
 8022366:	4293      	cmp	r3, r2
 8022368:	d102      	bne.n	8022370 <FINGER_DMA_IrqHandler+0x1154>
 802236a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802236e:	e01e      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022370:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8022374:	e01b      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022376:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802237a:	e018      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802237c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022380:	e015      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022382:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8022386:	e012      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022388:	f44f 7380 	mov.w	r3, #256	; 0x100
 802238c:	e00f      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802238e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022392:	e00c      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 8022394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8022398:	e009      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 802239a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802239e:	e006      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a0:	2304      	movs	r3, #4
 80223a2:	e004      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a4:	2304      	movs	r3, #4
 80223a6:	e002      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223a8:	2304      	movs	r3, #4
 80223aa:	e000      	b.n	80223ae <FINGER_DMA_IrqHandler+0x1192>
 80223ac:	2304      	movs	r3, #4
 80223ae:	4a12      	ldr	r2, [pc, #72]	; (80223f8 <FINGER_DMA_IrqHandler+0x11dc>)
 80223b0:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 80223b2:	2280      	movs	r2, #128	; 0x80
 80223b4:	4911      	ldr	r1, [pc, #68]	; (80223fc <FINGER_DMA_IrqHandler+0x11e0>)
 80223b6:	4812      	ldr	r0, [pc, #72]	; (8022400 <FINGER_DMA_IrqHandler+0x11e4>)
 80223b8:	f014 f93e 	bl	8036638 <HAL_UART_Receive_DMA>
}
 80223bc:	bf00      	nop
 80223be:	bd80      	pop	{r7, pc}
 80223c0:	20008464 	.word	0x20008464
 80223c4:	40026058 	.word	0x40026058
 80223c8:	40026010 	.word	0x40026010
 80223cc:	40026410 	.word	0x40026410
 80223d0:	40026070 	.word	0x40026070
 80223d4:	40026470 	.word	0x40026470
 80223d8:	40026028 	.word	0x40026028
 80223dc:	40026428 	.word	0x40026428
 80223e0:	40026088 	.word	0x40026088
 80223e4:	40026488 	.word	0x40026488
 80223e8:	40026040 	.word	0x40026040
 80223ec:	40026440 	.word	0x40026440
 80223f0:	400260a0 	.word	0x400260a0
 80223f4:	400264a0 	.word	0x400264a0
 80223f8:	40026000 	.word	0x40026000
 80223fc:	20000cf8 	.word	0x20000cf8
 8022400:	20008898 	.word	0x20008898

08022404 <FINGER_DMA_Init>:

void FINGER_DMA_Init(void) {
 8022404:	b580      	push	{r7, lr}
 8022406:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);        // enable idle line interrupt
 8022408:	4b0f      	ldr	r3, [pc, #60]	; (8022448 <FINGER_DMA_Init+0x44>)
 802240a:	681b      	ldr	r3, [r3, #0]
 802240c:	68da      	ldr	r2, [r3, #12]
 802240e:	4b0e      	ldr	r3, [pc, #56]	; (8022448 <FINGER_DMA_Init+0x44>)
 8022410:	681b      	ldr	r3, [r3, #0]
 8022412:	f042 0210 	orr.w	r2, r2, #16
 8022416:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 8022418:	4b0c      	ldr	r3, [pc, #48]	; (802244c <FINGER_DMA_Init+0x48>)
 802241a:	681b      	ldr	r3, [r3, #0]
 802241c:	681a      	ldr	r2, [r3, #0]
 802241e:	4b0b      	ldr	r3, [pc, #44]	; (802244c <FINGER_DMA_Init+0x48>)
 8022420:	681b      	ldr	r3, [r3, #0]
 8022422:	f042 0210 	orr.w	r2, r2, #16
 8022426:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_HT);    // enable half complete interrupt
 8022428:	4b08      	ldr	r3, [pc, #32]	; (802244c <FINGER_DMA_Init+0x48>)
 802242a:	681b      	ldr	r3, [r3, #0]
 802242c:	681a      	ldr	r2, [r3, #0]
 802242e:	4b07      	ldr	r3, [pc, #28]	; (802244c <FINGER_DMA_Init+0x48>)
 8022430:	681b      	ldr	r3, [r3, #0]
 8022432:	f042 0208 	orr.w	r2, r2, #8
 8022436:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart4, (uint8_t*) FINGER_DMA_RX, FINGER_DMA_RX_SZ);
 8022438:	2280      	movs	r2, #128	; 0x80
 802243a:	4905      	ldr	r1, [pc, #20]	; (8022450 <FINGER_DMA_Init+0x4c>)
 802243c:	4802      	ldr	r0, [pc, #8]	; (8022448 <FINGER_DMA_Init+0x44>)
 802243e:	f014 f8fb 	bl	8036638 <HAL_UART_Receive_DMA>
}
 8022442:	bf00      	nop
 8022444:	bd80      	pop	{r7, pc}
 8022446:	bf00      	nop
 8022448:	20008898 	.word	0x20008898
 802244c:	20008464 	.word	0x20008464
 8022450:	20000cf8 	.word	0x20000cf8

08022454 <FINGER_Check_Buffer>:

static void FINGER_Check_Buffer(void) {
 8022454:	b580      	push	{r7, lr}
 8022456:	b082      	sub	sp, #8
 8022458:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = FINGER_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 802245a:	4b1e      	ldr	r3, [pc, #120]	; (80224d4 <FINGER_Check_Buffer+0x80>)
 802245c:	681b      	ldr	r3, [r3, #0]
 802245e:	685b      	ldr	r3, [r3, #4]
 8022460:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8022464:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 8022466:	4b1c      	ldr	r3, [pc, #112]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022468:	681b      	ldr	r3, [r3, #0]
 802246a:	687a      	ldr	r2, [r7, #4]
 802246c:	429a      	cmp	r2, r3
 802246e:	d023      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 8022470:	4b19      	ldr	r3, [pc, #100]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022472:	681b      	ldr	r3, [r3, #0]
 8022474:	687a      	ldr	r2, [r7, #4]
 8022476:	429a      	cmp	r2, r3
 8022478:	d90b      	bls.n	8022492 <FINGER_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], pos - old_pos);
 802247a:	4b17      	ldr	r3, [pc, #92]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802247c:	681b      	ldr	r3, [r3, #0]
 802247e:	4a17      	ldr	r2, [pc, #92]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022480:	1898      	adds	r0, r3, r2
 8022482:	4b15      	ldr	r3, [pc, #84]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022484:	681b      	ldr	r3, [r3, #0]
 8022486:	687a      	ldr	r2, [r7, #4]
 8022488:	1ad3      	subs	r3, r2, r3
 802248a:	4619      	mov	r1, r3
 802248c:	f000 f828 	bl	80224e0 <FINGER_Fill_Buffer>
 8022490:	e012      	b.n	80224b8 <FINGER_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            FINGER_Fill_Buffer(&FINGER_DMA_RX[old_pos], FINGER_DMA_RX_SZ - old_pos);
 8022492:	4b11      	ldr	r3, [pc, #68]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 8022494:	681b      	ldr	r3, [r3, #0]
 8022496:	4a11      	ldr	r2, [pc, #68]	; (80224dc <FINGER_Check_Buffer+0x88>)
 8022498:	441a      	add	r2, r3
 802249a:	4b0f      	ldr	r3, [pc, #60]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 802249c:	681b      	ldr	r3, [r3, #0]
 802249e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80224a2:	4619      	mov	r1, r3
 80224a4:	4610      	mov	r0, r2
 80224a6:	f000 f81b 	bl	80224e0 <FINGER_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 80224aa:	687b      	ldr	r3, [r7, #4]
 80224ac:	2b00      	cmp	r3, #0
 80224ae:	d003      	beq.n	80224b8 <FINGER_Check_Buffer+0x64>
                FINGER_Fill_Buffer(&FINGER_DMA_RX[0], pos);
 80224b0:	6879      	ldr	r1, [r7, #4]
 80224b2:	480a      	ldr	r0, [pc, #40]	; (80224dc <FINGER_Check_Buffer+0x88>)
 80224b4:	f000 f814 	bl	80224e0 <FINGER_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 80224b8:	4a07      	ldr	r2, [pc, #28]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224ba:	687b      	ldr	r3, [r7, #4]
 80224bc:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == FINGER_DMA_RX_SZ) {
 80224be:	4b06      	ldr	r3, [pc, #24]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c0:	681b      	ldr	r3, [r3, #0]
 80224c2:	2b80      	cmp	r3, #128	; 0x80
 80224c4:	d102      	bne.n	80224cc <FINGER_Check_Buffer+0x78>
        old_pos = 0;
 80224c6:	4b04      	ldr	r3, [pc, #16]	; (80224d8 <FINGER_Check_Buffer+0x84>)
 80224c8:	2200      	movs	r2, #0
 80224ca:	601a      	str	r2, [r3, #0]
    }
}
 80224cc:	bf00      	nop
 80224ce:	3708      	adds	r7, #8
 80224d0:	46bd      	mov	sp, r7
 80224d2:	bd80      	pop	{r7, pc}
 80224d4:	20008464 	.word	0x20008464
 80224d8:	20000d7c 	.word	0x20000d7c
 80224dc:	20000cf8 	.word	0x20000cf8

080224e0 <FINGER_Fill_Buffer>:

static void FINGER_Fill_Buffer(const void *data, size_t len) {
 80224e0:	b580      	push	{r7, lr}
 80224e2:	b082      	sub	sp, #8
 80224e4:	af00      	add	r7, sp, #0
 80224e6:	6078      	str	r0, [r7, #4]
 80224e8:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&FINGER_UART_RX[finger_write], data, len);
 80224ea:	4b09      	ldr	r3, [pc, #36]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224ec:	681b      	ldr	r3, [r3, #0]
 80224ee:	4a09      	ldr	r2, [pc, #36]	; (8022514 <FINGER_Fill_Buffer+0x34>)
 80224f0:	4413      	add	r3, r2
 80224f2:	683a      	ldr	r2, [r7, #0]
 80224f4:	6879      	ldr	r1, [r7, #4]
 80224f6:	4618      	mov	r0, r3
 80224f8:	f01d fa1d 	bl	803f936 <memcpy>
    finger_write += len;
 80224fc:	4b04      	ldr	r3, [pc, #16]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 80224fe:	681a      	ldr	r2, [r3, #0]
 8022500:	683b      	ldr	r3, [r7, #0]
 8022502:	4413      	add	r3, r2
 8022504:	4a02      	ldr	r2, [pc, #8]	; (8022510 <FINGER_Fill_Buffer+0x30>)
 8022506:	6013      	str	r3, [r2, #0]
}
 8022508:	bf00      	nop
 802250a:	3708      	adds	r7, #8
 802250c:	46bd      	mov	sp, r7
 802250e:	bd80      	pop	{r7, pc}
 8022510:	20000d78 	.word	0x20000d78
 8022514:	20008064 	.word	0x20008064

08022518 <FINGER_Reset_Buffer>:

void FINGER_Reset_Buffer(void) {
 8022518:	b580      	push	{r7, lr}
 802251a:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(FINGER_UART_RX, 0x00, finger_write);
 802251c:	4b05      	ldr	r3, [pc, #20]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802251e:	681b      	ldr	r3, [r3, #0]
 8022520:	461a      	mov	r2, r3
 8022522:	2100      	movs	r1, #0
 8022524:	4804      	ldr	r0, [pc, #16]	; (8022538 <FINGER_Reset_Buffer+0x20>)
 8022526:	f01d fa11 	bl	803f94c <memset>
    finger_write = 0;
 802252a:	4b02      	ldr	r3, [pc, #8]	; (8022534 <FINGER_Reset_Buffer+0x1c>)
 802252c:	2200      	movs	r2, #0
 802252e:	601a      	str	r2, [r3, #0]
}
 8022530:	bf00      	nop
 8022532:	bd80      	pop	{r7, pc}
 8022534:	20000d78 	.word	0x20000d78
 8022538:	20008064 	.word	0x20008064

0802253c <FINGER_Transmit8>:

uint8_t FINGER_Transmit8(uint8_t *pData) {
 802253c:	b580      	push	{r7, lr}
 802253e:	b082      	sub	sp, #8
 8022540:	af00      	add	r7, sp, #0
 8022542:	6078      	str	r0, [r7, #4]
    return (HAL_UART_Transmit(&huart4, pData, 1, HAL_MAX_DELAY) == HAL_OK);
 8022544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8022548:	2201      	movs	r2, #1
 802254a:	6879      	ldr	r1, [r7, #4]
 802254c:	4806      	ldr	r0, [pc, #24]	; (8022568 <FINGER_Transmit8+0x2c>)
 802254e:	f013 ffda 	bl	8036506 <HAL_UART_Transmit>
 8022552:	4603      	mov	r3, r0
 8022554:	2b00      	cmp	r3, #0
 8022556:	bf0c      	ite	eq
 8022558:	2301      	moveq	r3, #1
 802255a:	2300      	movne	r3, #0
 802255c:	b2db      	uxtb	r3, r3
}
 802255e:	4618      	mov	r0, r3
 8022560:	3708      	adds	r7, #8
 8022562:	46bd      	mov	sp, r7
 8022564:	bd80      	pop	{r7, pc}
 8022566:	bf00      	nop
 8022568:	20008898 	.word	0x20008898

0802256c <UBLOX_USART_IrqHandler>:
static void UBLOX_Check_Buffer(uint8_t idle);
static void UBLOX_Fill_Buffer(const void *data, size_t len);
static void UBLOX_Reset_Buffer(void);

/* Public functions implementation ---------------------------------------------*/
void UBLOX_USART_IrqHandler(void) {
 802256c:	b580      	push	{r7, lr}
 802256e:	b082      	sub	sp, #8
 8022570:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 8022572:	4b0c      	ldr	r3, [pc, #48]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022574:	681b      	ldr	r3, [r3, #0]
 8022576:	681b      	ldr	r3, [r3, #0]
 8022578:	f003 0310 	and.w	r3, r3, #16
 802257c:	2b10      	cmp	r3, #16
 802257e:	d10d      	bne.n	802259c <UBLOX_USART_IrqHandler+0x30>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8022580:	2300      	movs	r3, #0
 8022582:	607b      	str	r3, [r7, #4]
 8022584:	4b07      	ldr	r3, [pc, #28]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 8022586:	681b      	ldr	r3, [r3, #0]
 8022588:	681b      	ldr	r3, [r3, #0]
 802258a:	607b      	str	r3, [r7, #4]
 802258c:	4b05      	ldr	r3, [pc, #20]	; (80225a4 <UBLOX_USART_IrqHandler+0x38>)
 802258e:	681b      	ldr	r3, [r3, #0]
 8022590:	685b      	ldr	r3, [r3, #4]
 8022592:	607b      	str	r3, [r7, #4]
 8022594:	687b      	ldr	r3, [r7, #4]

        UBLOX_Check_Buffer(1);
 8022596:	2001      	movs	r0, #1
 8022598:	f001 f922 	bl	80237e0 <UBLOX_Check_Buffer>
    }
}
 802259c:	bf00      	nop
 802259e:	3708      	adds	r7, #8
 80225a0:	46bd      	mov	sp, r7
 80225a2:	bd80      	pop	{r7, pc}
 80225a4:	20008938 	.word	0x20008938

080225a8 <UBLOX_DMA_IrqHandler>:

void UBLOX_DMA_IrqHandler(void) {
 80225a8:	b580      	push	{r7, lr}
 80225aa:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_HT)) {
 80225ac:	4b9a      	ldr	r3, [pc, #616]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ae:	681b      	ldr	r3, [r3, #0]
 80225b0:	681b      	ldr	r3, [r3, #0]
 80225b2:	f003 0308 	and.w	r3, r3, #8
 80225b6:	2b00      	cmp	r3, #0
 80225b8:	f000 81bd 	beq.w	8022936 <UBLOX_DMA_IrqHandler+0x38e>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart2_rx));
 80225bc:	4b96      	ldr	r3, [pc, #600]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225be:	681b      	ldr	r3, [r3, #0]
 80225c0:	461a      	mov	r2, r3
 80225c2:	4b96      	ldr	r3, [pc, #600]	; (802281c <UBLOX_DMA_IrqHandler+0x274>)
 80225c4:	429a      	cmp	r2, r3
 80225c6:	d960      	bls.n	802268a <UBLOX_DMA_IrqHandler+0xe2>
 80225c8:	4b93      	ldr	r3, [pc, #588]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225ca:	681b      	ldr	r3, [r3, #0]
 80225cc:	4a94      	ldr	r2, [pc, #592]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 80225ce:	4293      	cmp	r3, r2
 80225d0:	d057      	beq.n	8022682 <UBLOX_DMA_IrqHandler+0xda>
 80225d2:	4b91      	ldr	r3, [pc, #580]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225d4:	681b      	ldr	r3, [r3, #0]
 80225d6:	4a93      	ldr	r2, [pc, #588]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80225d8:	4293      	cmp	r3, r2
 80225da:	d050      	beq.n	802267e <UBLOX_DMA_IrqHandler+0xd6>
 80225dc:	4b8e      	ldr	r3, [pc, #568]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225de:	681b      	ldr	r3, [r3, #0]
 80225e0:	4a91      	ldr	r2, [pc, #580]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80225e2:	4293      	cmp	r3, r2
 80225e4:	d049      	beq.n	802267a <UBLOX_DMA_IrqHandler+0xd2>
 80225e6:	4b8c      	ldr	r3, [pc, #560]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225e8:	681b      	ldr	r3, [r3, #0]
 80225ea:	4a90      	ldr	r2, [pc, #576]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80225ec:	4293      	cmp	r3, r2
 80225ee:	d042      	beq.n	8022676 <UBLOX_DMA_IrqHandler+0xce>
 80225f0:	4b89      	ldr	r3, [pc, #548]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225f2:	681b      	ldr	r3, [r3, #0]
 80225f4:	4a8e      	ldr	r2, [pc, #568]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80225f6:	4293      	cmp	r3, r2
 80225f8:	d03a      	beq.n	8022670 <UBLOX_DMA_IrqHandler+0xc8>
 80225fa:	4b87      	ldr	r3, [pc, #540]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80225fc:	681b      	ldr	r3, [r3, #0]
 80225fe:	4a8d      	ldr	r2, [pc, #564]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 8022600:	4293      	cmp	r3, r2
 8022602:	d032      	beq.n	802266a <UBLOX_DMA_IrqHandler+0xc2>
 8022604:	4b84      	ldr	r3, [pc, #528]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022606:	681b      	ldr	r3, [r3, #0]
 8022608:	4a8b      	ldr	r2, [pc, #556]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 802260a:	4293      	cmp	r3, r2
 802260c:	d02a      	beq.n	8022664 <UBLOX_DMA_IrqHandler+0xbc>
 802260e:	4b82      	ldr	r3, [pc, #520]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022610:	681b      	ldr	r3, [r3, #0]
 8022612:	4a8a      	ldr	r2, [pc, #552]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 8022614:	4293      	cmp	r3, r2
 8022616:	d022      	beq.n	802265e <UBLOX_DMA_IrqHandler+0xb6>
 8022618:	4b7f      	ldr	r3, [pc, #508]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802261a:	681b      	ldr	r3, [r3, #0]
 802261c:	4a88      	ldr	r2, [pc, #544]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 802261e:	4293      	cmp	r3, r2
 8022620:	d01a      	beq.n	8022658 <UBLOX_DMA_IrqHandler+0xb0>
 8022622:	4b7d      	ldr	r3, [pc, #500]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022624:	681b      	ldr	r3, [r3, #0]
 8022626:	4a87      	ldr	r2, [pc, #540]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 8022628:	4293      	cmp	r3, r2
 802262a:	d012      	beq.n	8022652 <UBLOX_DMA_IrqHandler+0xaa>
 802262c:	4b7a      	ldr	r3, [pc, #488]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802262e:	681b      	ldr	r3, [r3, #0]
 8022630:	4a85      	ldr	r2, [pc, #532]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022632:	4293      	cmp	r3, r2
 8022634:	d00a      	beq.n	802264c <UBLOX_DMA_IrqHandler+0xa4>
 8022636:	4b78      	ldr	r3, [pc, #480]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022638:	681b      	ldr	r3, [r3, #0]
 802263a:	4a84      	ldr	r2, [pc, #528]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802263c:	4293      	cmp	r3, r2
 802263e:	d102      	bne.n	8022646 <UBLOX_DMA_IrqHandler+0x9e>
 8022640:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022644:	e01e      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022646:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 802264a:	e01b      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802264c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022650:	e018      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022652:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022656:	e015      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022658:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802265c:	e012      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022662:	e00f      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022668:	e00c      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802266a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802266e:	e009      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022674:	e006      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022676:	2310      	movs	r3, #16
 8022678:	e004      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267a:	2310      	movs	r3, #16
 802267c:	e002      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 802267e:	2310      	movs	r3, #16
 8022680:	e000      	b.n	8022684 <UBLOX_DMA_IrqHandler+0xdc>
 8022682:	2310      	movs	r3, #16
 8022684:	4a72      	ldr	r2, [pc, #456]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022686:	60d3      	str	r3, [r2, #12]
 8022688:	e150      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802268a:	4b63      	ldr	r3, [pc, #396]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802268c:	681b      	ldr	r3, [r3, #0]
 802268e:	461a      	mov	r2, r3
 8022690:	4b70      	ldr	r3, [pc, #448]	; (8022854 <UBLOX_DMA_IrqHandler+0x2ac>)
 8022692:	429a      	cmp	r2, r3
 8022694:	d960      	bls.n	8022758 <UBLOX_DMA_IrqHandler+0x1b0>
 8022696:	4b60      	ldr	r3, [pc, #384]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022698:	681b      	ldr	r3, [r3, #0]
 802269a:	4a61      	ldr	r2, [pc, #388]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802269c:	4293      	cmp	r3, r2
 802269e:	d057      	beq.n	8022750 <UBLOX_DMA_IrqHandler+0x1a8>
 80226a0:	4b5d      	ldr	r3, [pc, #372]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226a2:	681b      	ldr	r3, [r3, #0]
 80226a4:	4a5f      	ldr	r2, [pc, #380]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 80226a6:	4293      	cmp	r3, r2
 80226a8:	d050      	beq.n	802274c <UBLOX_DMA_IrqHandler+0x1a4>
 80226aa:	4b5b      	ldr	r3, [pc, #364]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ac:	681b      	ldr	r3, [r3, #0]
 80226ae:	4a5e      	ldr	r2, [pc, #376]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 80226b0:	4293      	cmp	r3, r2
 80226b2:	d049      	beq.n	8022748 <UBLOX_DMA_IrqHandler+0x1a0>
 80226b4:	4b58      	ldr	r3, [pc, #352]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226b6:	681b      	ldr	r3, [r3, #0]
 80226b8:	4a5c      	ldr	r2, [pc, #368]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 80226ba:	4293      	cmp	r3, r2
 80226bc:	d042      	beq.n	8022744 <UBLOX_DMA_IrqHandler+0x19c>
 80226be:	4b56      	ldr	r3, [pc, #344]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226c0:	681b      	ldr	r3, [r3, #0]
 80226c2:	4a5b      	ldr	r2, [pc, #364]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 80226c4:	4293      	cmp	r3, r2
 80226c6:	d03a      	beq.n	802273e <UBLOX_DMA_IrqHandler+0x196>
 80226c8:	4b53      	ldr	r3, [pc, #332]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226ca:	681b      	ldr	r3, [r3, #0]
 80226cc:	4a59      	ldr	r2, [pc, #356]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 80226ce:	4293      	cmp	r3, r2
 80226d0:	d032      	beq.n	8022738 <UBLOX_DMA_IrqHandler+0x190>
 80226d2:	4b51      	ldr	r3, [pc, #324]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226d4:	681b      	ldr	r3, [r3, #0]
 80226d6:	4a58      	ldr	r2, [pc, #352]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80226d8:	4293      	cmp	r3, r2
 80226da:	d02a      	beq.n	8022732 <UBLOX_DMA_IrqHandler+0x18a>
 80226dc:	4b4e      	ldr	r3, [pc, #312]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226de:	681b      	ldr	r3, [r3, #0]
 80226e0:	4a56      	ldr	r2, [pc, #344]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80226e2:	4293      	cmp	r3, r2
 80226e4:	d022      	beq.n	802272c <UBLOX_DMA_IrqHandler+0x184>
 80226e6:	4b4c      	ldr	r3, [pc, #304]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226e8:	681b      	ldr	r3, [r3, #0]
 80226ea:	4a55      	ldr	r2, [pc, #340]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80226ec:	4293      	cmp	r3, r2
 80226ee:	d01a      	beq.n	8022726 <UBLOX_DMA_IrqHandler+0x17e>
 80226f0:	4b49      	ldr	r3, [pc, #292]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226f2:	681b      	ldr	r3, [r3, #0]
 80226f4:	4a53      	ldr	r2, [pc, #332]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80226f6:	4293      	cmp	r3, r2
 80226f8:	d012      	beq.n	8022720 <UBLOX_DMA_IrqHandler+0x178>
 80226fa:	4b47      	ldr	r3, [pc, #284]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	4a52      	ldr	r2, [pc, #328]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 8022700:	4293      	cmp	r3, r2
 8022702:	d00a      	beq.n	802271a <UBLOX_DMA_IrqHandler+0x172>
 8022704:	4b44      	ldr	r3, [pc, #272]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022706:	681b      	ldr	r3, [r3, #0]
 8022708:	4a50      	ldr	r2, [pc, #320]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 802270a:	4293      	cmp	r3, r2
 802270c:	d102      	bne.n	8022714 <UBLOX_DMA_IrqHandler+0x16c>
 802270e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022712:	e01e      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022714:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8022718:	e01b      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802271a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802271e:	e018      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022720:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022724:	e015      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022726:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802272a:	e012      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802272c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022730:	e00f      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022736:	e00c      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802273c:	e009      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802273e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022742:	e006      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022744:	2310      	movs	r3, #16
 8022746:	e004      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022748:	2310      	movs	r3, #16
 802274a:	e002      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 802274c:	2310      	movs	r3, #16
 802274e:	e000      	b.n	8022752 <UBLOX_DMA_IrqHandler+0x1aa>
 8022750:	2310      	movs	r3, #16
 8022752:	4a3f      	ldr	r2, [pc, #252]	; (8022850 <UBLOX_DMA_IrqHandler+0x2a8>)
 8022754:	6093      	str	r3, [r2, #8]
 8022756:	e0e9      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 8022758:	4b2f      	ldr	r3, [pc, #188]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802275a:	681b      	ldr	r3, [r3, #0]
 802275c:	461a      	mov	r2, r3
 802275e:	4b3e      	ldr	r3, [pc, #248]	; (8022858 <UBLOX_DMA_IrqHandler+0x2b0>)
 8022760:	429a      	cmp	r2, r3
 8022762:	f240 8083 	bls.w	802286c <UBLOX_DMA_IrqHandler+0x2c4>
 8022766:	4b2c      	ldr	r3, [pc, #176]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022768:	681b      	ldr	r3, [r3, #0]
 802276a:	4a2d      	ldr	r2, [pc, #180]	; (8022820 <UBLOX_DMA_IrqHandler+0x278>)
 802276c:	4293      	cmp	r3, r2
 802276e:	d079      	beq.n	8022864 <UBLOX_DMA_IrqHandler+0x2bc>
 8022770:	4b29      	ldr	r3, [pc, #164]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022772:	681b      	ldr	r3, [r3, #0]
 8022774:	4a2b      	ldr	r2, [pc, #172]	; (8022824 <UBLOX_DMA_IrqHandler+0x27c>)
 8022776:	4293      	cmp	r3, r2
 8022778:	d072      	beq.n	8022860 <UBLOX_DMA_IrqHandler+0x2b8>
 802277a:	4b27      	ldr	r3, [pc, #156]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802277c:	681b      	ldr	r3, [r3, #0]
 802277e:	4a2a      	ldr	r2, [pc, #168]	; (8022828 <UBLOX_DMA_IrqHandler+0x280>)
 8022780:	4293      	cmp	r3, r2
 8022782:	d06b      	beq.n	802285c <UBLOX_DMA_IrqHandler+0x2b4>
 8022784:	4b24      	ldr	r3, [pc, #144]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022786:	681b      	ldr	r3, [r3, #0]
 8022788:	4a28      	ldr	r2, [pc, #160]	; (802282c <UBLOX_DMA_IrqHandler+0x284>)
 802278a:	4293      	cmp	r3, r2
 802278c:	d042      	beq.n	8022814 <UBLOX_DMA_IrqHandler+0x26c>
 802278e:	4b22      	ldr	r3, [pc, #136]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 8022790:	681b      	ldr	r3, [r3, #0]
 8022792:	4a27      	ldr	r2, [pc, #156]	; (8022830 <UBLOX_DMA_IrqHandler+0x288>)
 8022794:	4293      	cmp	r3, r2
 8022796:	d03a      	beq.n	802280e <UBLOX_DMA_IrqHandler+0x266>
 8022798:	4b1f      	ldr	r3, [pc, #124]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 802279a:	681b      	ldr	r3, [r3, #0]
 802279c:	4a25      	ldr	r2, [pc, #148]	; (8022834 <UBLOX_DMA_IrqHandler+0x28c>)
 802279e:	4293      	cmp	r3, r2
 80227a0:	d032      	beq.n	8022808 <UBLOX_DMA_IrqHandler+0x260>
 80227a2:	4b1d      	ldr	r3, [pc, #116]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227a4:	681b      	ldr	r3, [r3, #0]
 80227a6:	4a24      	ldr	r2, [pc, #144]	; (8022838 <UBLOX_DMA_IrqHandler+0x290>)
 80227a8:	4293      	cmp	r3, r2
 80227aa:	d02a      	beq.n	8022802 <UBLOX_DMA_IrqHandler+0x25a>
 80227ac:	4b1a      	ldr	r3, [pc, #104]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227ae:	681b      	ldr	r3, [r3, #0]
 80227b0:	4a22      	ldr	r2, [pc, #136]	; (802283c <UBLOX_DMA_IrqHandler+0x294>)
 80227b2:	4293      	cmp	r3, r2
 80227b4:	d022      	beq.n	80227fc <UBLOX_DMA_IrqHandler+0x254>
 80227b6:	4b18      	ldr	r3, [pc, #96]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227b8:	681b      	ldr	r3, [r3, #0]
 80227ba:	4a21      	ldr	r2, [pc, #132]	; (8022840 <UBLOX_DMA_IrqHandler+0x298>)
 80227bc:	4293      	cmp	r3, r2
 80227be:	d01a      	beq.n	80227f6 <UBLOX_DMA_IrqHandler+0x24e>
 80227c0:	4b15      	ldr	r3, [pc, #84]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227c2:	681b      	ldr	r3, [r3, #0]
 80227c4:	4a1f      	ldr	r2, [pc, #124]	; (8022844 <UBLOX_DMA_IrqHandler+0x29c>)
 80227c6:	4293      	cmp	r3, r2
 80227c8:	d012      	beq.n	80227f0 <UBLOX_DMA_IrqHandler+0x248>
 80227ca:	4b13      	ldr	r3, [pc, #76]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227cc:	681b      	ldr	r3, [r3, #0]
 80227ce:	4a1e      	ldr	r2, [pc, #120]	; (8022848 <UBLOX_DMA_IrqHandler+0x2a0>)
 80227d0:	4293      	cmp	r3, r2
 80227d2:	d00a      	beq.n	80227ea <UBLOX_DMA_IrqHandler+0x242>
 80227d4:	4b10      	ldr	r3, [pc, #64]	; (8022818 <UBLOX_DMA_IrqHandler+0x270>)
 80227d6:	681b      	ldr	r3, [r3, #0]
 80227d8:	4a1c      	ldr	r2, [pc, #112]	; (802284c <UBLOX_DMA_IrqHandler+0x2a4>)
 80227da:	4293      	cmp	r3, r2
 80227dc:	d102      	bne.n	80227e4 <UBLOX_DMA_IrqHandler+0x23c>
 80227de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227e2:	e040      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80227e8:	e03d      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227ee:	e03a      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227f4:	e037      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80227fa:	e034      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 80227fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022800:	e031      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022806:	e02e      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802280c:	e02b      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 802280e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022812:	e028      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022814:	2310      	movs	r3, #16
 8022816:	e026      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022818:	200084c4 	.word	0x200084c4
 802281c:	40026458 	.word	0x40026458
 8022820:	40026010 	.word	0x40026010
 8022824:	40026410 	.word	0x40026410
 8022828:	40026070 	.word	0x40026070
 802282c:	40026470 	.word	0x40026470
 8022830:	40026028 	.word	0x40026028
 8022834:	40026428 	.word	0x40026428
 8022838:	40026088 	.word	0x40026088
 802283c:	40026488 	.word	0x40026488
 8022840:	40026040 	.word	0x40026040
 8022844:	40026440 	.word	0x40026440
 8022848:	400260a0 	.word	0x400260a0
 802284c:	400264a0 	.word	0x400264a0
 8022850:	40026400 	.word	0x40026400
 8022854:	400260b8 	.word	0x400260b8
 8022858:	40026058 	.word	0x40026058
 802285c:	2310      	movs	r3, #16
 802285e:	e002      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022860:	2310      	movs	r3, #16
 8022862:	e000      	b.n	8022866 <UBLOX_DMA_IrqHandler+0x2be>
 8022864:	2310      	movs	r3, #16
 8022866:	4a9b      	ldr	r2, [pc, #620]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 8022868:	60d3      	str	r3, [r2, #12]
 802286a:	e05f      	b.n	802292c <UBLOX_DMA_IrqHandler+0x384>
 802286c:	4b9a      	ldr	r3, [pc, #616]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802286e:	681b      	ldr	r3, [r3, #0]
 8022870:	4a9a      	ldr	r2, [pc, #616]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022872:	4293      	cmp	r3, r2
 8022874:	d057      	beq.n	8022926 <UBLOX_DMA_IrqHandler+0x37e>
 8022876:	4b98      	ldr	r3, [pc, #608]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022878:	681b      	ldr	r3, [r3, #0]
 802287a:	4a99      	ldr	r2, [pc, #612]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 802287c:	4293      	cmp	r3, r2
 802287e:	d050      	beq.n	8022922 <UBLOX_DMA_IrqHandler+0x37a>
 8022880:	4b95      	ldr	r3, [pc, #596]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022882:	681b      	ldr	r3, [r3, #0]
 8022884:	4a97      	ldr	r2, [pc, #604]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022886:	4293      	cmp	r3, r2
 8022888:	d049      	beq.n	802291e <UBLOX_DMA_IrqHandler+0x376>
 802288a:	4b93      	ldr	r3, [pc, #588]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802288c:	681b      	ldr	r3, [r3, #0]
 802288e:	4a96      	ldr	r2, [pc, #600]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022890:	4293      	cmp	r3, r2
 8022892:	d042      	beq.n	802291a <UBLOX_DMA_IrqHandler+0x372>
 8022894:	4b90      	ldr	r3, [pc, #576]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022896:	681b      	ldr	r3, [r3, #0]
 8022898:	4a94      	ldr	r2, [pc, #592]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 802289a:	4293      	cmp	r3, r2
 802289c:	d03a      	beq.n	8022914 <UBLOX_DMA_IrqHandler+0x36c>
 802289e:	4b8e      	ldr	r3, [pc, #568]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228a0:	681b      	ldr	r3, [r3, #0]
 80228a2:	4a93      	ldr	r2, [pc, #588]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 80228a4:	4293      	cmp	r3, r2
 80228a6:	d032      	beq.n	802290e <UBLOX_DMA_IrqHandler+0x366>
 80228a8:	4b8b      	ldr	r3, [pc, #556]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228aa:	681b      	ldr	r3, [r3, #0]
 80228ac:	4a91      	ldr	r2, [pc, #580]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 80228ae:	4293      	cmp	r3, r2
 80228b0:	d02a      	beq.n	8022908 <UBLOX_DMA_IrqHandler+0x360>
 80228b2:	4b89      	ldr	r3, [pc, #548]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228b4:	681b      	ldr	r3, [r3, #0]
 80228b6:	4a90      	ldr	r2, [pc, #576]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 80228b8:	4293      	cmp	r3, r2
 80228ba:	d022      	beq.n	8022902 <UBLOX_DMA_IrqHandler+0x35a>
 80228bc:	4b86      	ldr	r3, [pc, #536]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228be:	681b      	ldr	r3, [r3, #0]
 80228c0:	4a8e      	ldr	r2, [pc, #568]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80228c2:	4293      	cmp	r3, r2
 80228c4:	d01a      	beq.n	80228fc <UBLOX_DMA_IrqHandler+0x354>
 80228c6:	4b84      	ldr	r3, [pc, #528]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228c8:	681b      	ldr	r3, [r3, #0]
 80228ca:	4a8d      	ldr	r2, [pc, #564]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80228cc:	4293      	cmp	r3, r2
 80228ce:	d012      	beq.n	80228f6 <UBLOX_DMA_IrqHandler+0x34e>
 80228d0:	4b81      	ldr	r3, [pc, #516]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228d2:	681b      	ldr	r3, [r3, #0]
 80228d4:	4a8b      	ldr	r2, [pc, #556]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80228d6:	4293      	cmp	r3, r2
 80228d8:	d00a      	beq.n	80228f0 <UBLOX_DMA_IrqHandler+0x348>
 80228da:	4b7f      	ldr	r3, [pc, #508]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80228dc:	681b      	ldr	r3, [r3, #0]
 80228de:	4a8a      	ldr	r2, [pc, #552]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80228e0:	4293      	cmp	r3, r2
 80228e2:	d102      	bne.n	80228ea <UBLOX_DMA_IrqHandler+0x342>
 80228e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228e8:	e01e      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80228ee:	e01b      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228f4:	e018      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80228fa:	e015      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 80228fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8022900:	e012      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022906:	e00f      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802290c:	e00c      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802290e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022912:	e009      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022918:	e006      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291a:	2310      	movs	r3, #16
 802291c:	e004      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 802291e:	2310      	movs	r3, #16
 8022920:	e002      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022922:	2310      	movs	r3, #16
 8022924:	e000      	b.n	8022928 <UBLOX_DMA_IrqHandler+0x380>
 8022926:	2310      	movs	r3, #16
 8022928:	4a6a      	ldr	r2, [pc, #424]	; (8022ad4 <UBLOX_DMA_IrqHandler+0x52c>)
 802292a:	6093      	str	r3, [r2, #8]

        UBLOX_Check_Buffer(0);
 802292c:	2000      	movs	r0, #0
 802292e:	f000 ff57 	bl	80237e0 <UBLOX_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
    }
}
 8022932:	f000 bf09 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_rx, DMA_IT_TC)) {
 8022936:	4b68      	ldr	r3, [pc, #416]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022938:	681b      	ldr	r3, [r3, #0]
 802293a:	681b      	ldr	r3, [r3, #0]
 802293c:	f003 0310 	and.w	r3, r3, #16
 8022940:	2b00      	cmp	r3, #0
 8022942:	f000 81bd 	beq.w	8022cc0 <UBLOX_DMA_IrqHandler+0x718>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart2_rx));
 8022946:	4b64      	ldr	r3, [pc, #400]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022948:	681b      	ldr	r3, [r3, #0]
 802294a:	461a      	mov	r2, r3
 802294c:	4b6f      	ldr	r3, [pc, #444]	; (8022b0c <UBLOX_DMA_IrqHandler+0x564>)
 802294e:	429a      	cmp	r2, r3
 8022950:	d960      	bls.n	8022a14 <UBLOX_DMA_IrqHandler+0x46c>
 8022952:	4b61      	ldr	r3, [pc, #388]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022954:	681b      	ldr	r3, [r3, #0]
 8022956:	4a61      	ldr	r2, [pc, #388]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022958:	4293      	cmp	r3, r2
 802295a:	d057      	beq.n	8022a0c <UBLOX_DMA_IrqHandler+0x464>
 802295c:	4b5e      	ldr	r3, [pc, #376]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802295e:	681b      	ldr	r3, [r3, #0]
 8022960:	4a5f      	ldr	r2, [pc, #380]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022962:	4293      	cmp	r3, r2
 8022964:	d050      	beq.n	8022a08 <UBLOX_DMA_IrqHandler+0x460>
 8022966:	4b5c      	ldr	r3, [pc, #368]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022968:	681b      	ldr	r3, [r3, #0]
 802296a:	4a5e      	ldr	r2, [pc, #376]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 802296c:	4293      	cmp	r3, r2
 802296e:	d049      	beq.n	8022a04 <UBLOX_DMA_IrqHandler+0x45c>
 8022970:	4b59      	ldr	r3, [pc, #356]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022972:	681b      	ldr	r3, [r3, #0]
 8022974:	4a5c      	ldr	r2, [pc, #368]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022976:	4293      	cmp	r3, r2
 8022978:	d042      	beq.n	8022a00 <UBLOX_DMA_IrqHandler+0x458>
 802297a:	4b57      	ldr	r3, [pc, #348]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802297c:	681b      	ldr	r3, [r3, #0]
 802297e:	4a5b      	ldr	r2, [pc, #364]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022980:	4293      	cmp	r3, r2
 8022982:	d03a      	beq.n	80229fa <UBLOX_DMA_IrqHandler+0x452>
 8022984:	4b54      	ldr	r3, [pc, #336]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022986:	681b      	ldr	r3, [r3, #0]
 8022988:	4a59      	ldr	r2, [pc, #356]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 802298a:	4293      	cmp	r3, r2
 802298c:	d032      	beq.n	80229f4 <UBLOX_DMA_IrqHandler+0x44c>
 802298e:	4b52      	ldr	r3, [pc, #328]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022990:	681b      	ldr	r3, [r3, #0]
 8022992:	4a58      	ldr	r2, [pc, #352]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022994:	4293      	cmp	r3, r2
 8022996:	d02a      	beq.n	80229ee <UBLOX_DMA_IrqHandler+0x446>
 8022998:	4b4f      	ldr	r3, [pc, #316]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 802299a:	681b      	ldr	r3, [r3, #0]
 802299c:	4a56      	ldr	r2, [pc, #344]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 802299e:	4293      	cmp	r3, r2
 80229a0:	d022      	beq.n	80229e8 <UBLOX_DMA_IrqHandler+0x440>
 80229a2:	4b4d      	ldr	r3, [pc, #308]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229a4:	681b      	ldr	r3, [r3, #0]
 80229a6:	4a55      	ldr	r2, [pc, #340]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 80229a8:	4293      	cmp	r3, r2
 80229aa:	d01a      	beq.n	80229e2 <UBLOX_DMA_IrqHandler+0x43a>
 80229ac:	4b4a      	ldr	r3, [pc, #296]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229ae:	681b      	ldr	r3, [r3, #0]
 80229b0:	4a53      	ldr	r2, [pc, #332]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 80229b2:	4293      	cmp	r3, r2
 80229b4:	d012      	beq.n	80229dc <UBLOX_DMA_IrqHandler+0x434>
 80229b6:	4b48      	ldr	r3, [pc, #288]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229b8:	681b      	ldr	r3, [r3, #0]
 80229ba:	4a52      	ldr	r2, [pc, #328]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 80229bc:	4293      	cmp	r3, r2
 80229be:	d00a      	beq.n	80229d6 <UBLOX_DMA_IrqHandler+0x42e>
 80229c0:	4b45      	ldr	r3, [pc, #276]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 80229c2:	681b      	ldr	r3, [r3, #0]
 80229c4:	4a50      	ldr	r2, [pc, #320]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 80229c6:	4293      	cmp	r3, r2
 80229c8:	d102      	bne.n	80229d0 <UBLOX_DMA_IrqHandler+0x428>
 80229ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229ce:	e01e      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80229d4:	e01b      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229da:	e018      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e0:	e015      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80229e6:	e012      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229ec:	e00f      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f2:	e00c      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229f8:	e009      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 80229fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80229fe:	e006      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a00:	2320      	movs	r3, #32
 8022a02:	e004      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a04:	2320      	movs	r3, #32
 8022a06:	e002      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a08:	2320      	movs	r3, #32
 8022a0a:	e000      	b.n	8022a0e <UBLOX_DMA_IrqHandler+0x466>
 8022a0c:	2320      	movs	r3, #32
 8022a0e:	4a40      	ldr	r2, [pc, #256]	; (8022b10 <UBLOX_DMA_IrqHandler+0x568>)
 8022a10:	60d3      	str	r3, [r2, #12]
 8022a12:	e150      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022a14:	4b30      	ldr	r3, [pc, #192]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a16:	681b      	ldr	r3, [r3, #0]
 8022a18:	461a      	mov	r2, r3
 8022a1a:	4b3e      	ldr	r3, [pc, #248]	; (8022b14 <UBLOX_DMA_IrqHandler+0x56c>)
 8022a1c:	429a      	cmp	r2, r3
 8022a1e:	f240 8083 	bls.w	8022b28 <UBLOX_DMA_IrqHandler+0x580>
 8022a22:	4b2d      	ldr	r3, [pc, #180]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	4a2d      	ldr	r2, [pc, #180]	; (8022adc <UBLOX_DMA_IrqHandler+0x534>)
 8022a28:	4293      	cmp	r3, r2
 8022a2a:	d079      	beq.n	8022b20 <UBLOX_DMA_IrqHandler+0x578>
 8022a2c:	4b2a      	ldr	r3, [pc, #168]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a2e:	681b      	ldr	r3, [r3, #0]
 8022a30:	4a2b      	ldr	r2, [pc, #172]	; (8022ae0 <UBLOX_DMA_IrqHandler+0x538>)
 8022a32:	4293      	cmp	r3, r2
 8022a34:	d072      	beq.n	8022b1c <UBLOX_DMA_IrqHandler+0x574>
 8022a36:	4b28      	ldr	r3, [pc, #160]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a38:	681b      	ldr	r3, [r3, #0]
 8022a3a:	4a2a      	ldr	r2, [pc, #168]	; (8022ae4 <UBLOX_DMA_IrqHandler+0x53c>)
 8022a3c:	4293      	cmp	r3, r2
 8022a3e:	d06b      	beq.n	8022b18 <UBLOX_DMA_IrqHandler+0x570>
 8022a40:	4b25      	ldr	r3, [pc, #148]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a42:	681b      	ldr	r3, [r3, #0]
 8022a44:	4a28      	ldr	r2, [pc, #160]	; (8022ae8 <UBLOX_DMA_IrqHandler+0x540>)
 8022a46:	4293      	cmp	r3, r2
 8022a48:	d042      	beq.n	8022ad0 <UBLOX_DMA_IrqHandler+0x528>
 8022a4a:	4b23      	ldr	r3, [pc, #140]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a4c:	681b      	ldr	r3, [r3, #0]
 8022a4e:	4a27      	ldr	r2, [pc, #156]	; (8022aec <UBLOX_DMA_IrqHandler+0x544>)
 8022a50:	4293      	cmp	r3, r2
 8022a52:	d03a      	beq.n	8022aca <UBLOX_DMA_IrqHandler+0x522>
 8022a54:	4b20      	ldr	r3, [pc, #128]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a56:	681b      	ldr	r3, [r3, #0]
 8022a58:	4a25      	ldr	r2, [pc, #148]	; (8022af0 <UBLOX_DMA_IrqHandler+0x548>)
 8022a5a:	4293      	cmp	r3, r2
 8022a5c:	d032      	beq.n	8022ac4 <UBLOX_DMA_IrqHandler+0x51c>
 8022a5e:	4b1e      	ldr	r3, [pc, #120]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a60:	681b      	ldr	r3, [r3, #0]
 8022a62:	4a24      	ldr	r2, [pc, #144]	; (8022af4 <UBLOX_DMA_IrqHandler+0x54c>)
 8022a64:	4293      	cmp	r3, r2
 8022a66:	d02a      	beq.n	8022abe <UBLOX_DMA_IrqHandler+0x516>
 8022a68:	4b1b      	ldr	r3, [pc, #108]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a6a:	681b      	ldr	r3, [r3, #0]
 8022a6c:	4a22      	ldr	r2, [pc, #136]	; (8022af8 <UBLOX_DMA_IrqHandler+0x550>)
 8022a6e:	4293      	cmp	r3, r2
 8022a70:	d022      	beq.n	8022ab8 <UBLOX_DMA_IrqHandler+0x510>
 8022a72:	4b19      	ldr	r3, [pc, #100]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a74:	681b      	ldr	r3, [r3, #0]
 8022a76:	4a21      	ldr	r2, [pc, #132]	; (8022afc <UBLOX_DMA_IrqHandler+0x554>)
 8022a78:	4293      	cmp	r3, r2
 8022a7a:	d01a      	beq.n	8022ab2 <UBLOX_DMA_IrqHandler+0x50a>
 8022a7c:	4b16      	ldr	r3, [pc, #88]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a7e:	681b      	ldr	r3, [r3, #0]
 8022a80:	4a1f      	ldr	r2, [pc, #124]	; (8022b00 <UBLOX_DMA_IrqHandler+0x558>)
 8022a82:	4293      	cmp	r3, r2
 8022a84:	d012      	beq.n	8022aac <UBLOX_DMA_IrqHandler+0x504>
 8022a86:	4b14      	ldr	r3, [pc, #80]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a88:	681b      	ldr	r3, [r3, #0]
 8022a8a:	4a1e      	ldr	r2, [pc, #120]	; (8022b04 <UBLOX_DMA_IrqHandler+0x55c>)
 8022a8c:	4293      	cmp	r3, r2
 8022a8e:	d00a      	beq.n	8022aa6 <UBLOX_DMA_IrqHandler+0x4fe>
 8022a90:	4b11      	ldr	r3, [pc, #68]	; (8022ad8 <UBLOX_DMA_IrqHandler+0x530>)
 8022a92:	681b      	ldr	r3, [r3, #0]
 8022a94:	4a1c      	ldr	r2, [pc, #112]	; (8022b08 <UBLOX_DMA_IrqHandler+0x560>)
 8022a96:	4293      	cmp	r3, r2
 8022a98:	d102      	bne.n	8022aa0 <UBLOX_DMA_IrqHandler+0x4f8>
 8022a9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022a9e:	e040      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022aa4:	e03d      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022aaa:	e03a      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab0:	e037      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022ab6:	e034      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ab8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022abc:	e031      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac2:	e02e      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ac4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ac8:	e02b      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022aca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ace:	e028      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad0:	2320      	movs	r3, #32
 8022ad2:	e026      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022ad4:	40026000 	.word	0x40026000
 8022ad8:	200084c4 	.word	0x200084c4
 8022adc:	40026010 	.word	0x40026010
 8022ae0:	40026410 	.word	0x40026410
 8022ae4:	40026070 	.word	0x40026070
 8022ae8:	40026470 	.word	0x40026470
 8022aec:	40026028 	.word	0x40026028
 8022af0:	40026428 	.word	0x40026428
 8022af4:	40026088 	.word	0x40026088
 8022af8:	40026488 	.word	0x40026488
 8022afc:	40026040 	.word	0x40026040
 8022b00:	40026440 	.word	0x40026440
 8022b04:	400260a0 	.word	0x400260a0
 8022b08:	400264a0 	.word	0x400264a0
 8022b0c:	40026458 	.word	0x40026458
 8022b10:	40026400 	.word	0x40026400
 8022b14:	400260b8 	.word	0x400260b8
 8022b18:	2320      	movs	r3, #32
 8022b1a:	e002      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b1c:	2320      	movs	r3, #32
 8022b1e:	e000      	b.n	8022b22 <UBLOX_DMA_IrqHandler+0x57a>
 8022b20:	2320      	movs	r3, #32
 8022b22:	4a99      	ldr	r2, [pc, #612]	; (8022d88 <UBLOX_DMA_IrqHandler+0x7e0>)
 8022b24:	6093      	str	r3, [r2, #8]
 8022b26:	e0c6      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022b28:	4b98      	ldr	r3, [pc, #608]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b2a:	681b      	ldr	r3, [r3, #0]
 8022b2c:	461a      	mov	r2, r3
 8022b2e:	4b98      	ldr	r3, [pc, #608]	; (8022d90 <UBLOX_DMA_IrqHandler+0x7e8>)
 8022b30:	429a      	cmp	r2, r3
 8022b32:	d960      	bls.n	8022bf6 <UBLOX_DMA_IrqHandler+0x64e>
 8022b34:	4b95      	ldr	r3, [pc, #596]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b36:	681b      	ldr	r3, [r3, #0]
 8022b38:	4a96      	ldr	r2, [pc, #600]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022b3a:	4293      	cmp	r3, r2
 8022b3c:	d057      	beq.n	8022bee <UBLOX_DMA_IrqHandler+0x646>
 8022b3e:	4b93      	ldr	r3, [pc, #588]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b40:	681b      	ldr	r3, [r3, #0]
 8022b42:	4a95      	ldr	r2, [pc, #596]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022b44:	4293      	cmp	r3, r2
 8022b46:	d050      	beq.n	8022bea <UBLOX_DMA_IrqHandler+0x642>
 8022b48:	4b90      	ldr	r3, [pc, #576]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b4a:	681b      	ldr	r3, [r3, #0]
 8022b4c:	4a93      	ldr	r2, [pc, #588]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022b4e:	4293      	cmp	r3, r2
 8022b50:	d049      	beq.n	8022be6 <UBLOX_DMA_IrqHandler+0x63e>
 8022b52:	4b8e      	ldr	r3, [pc, #568]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b54:	681b      	ldr	r3, [r3, #0]
 8022b56:	4a92      	ldr	r2, [pc, #584]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022b58:	4293      	cmp	r3, r2
 8022b5a:	d042      	beq.n	8022be2 <UBLOX_DMA_IrqHandler+0x63a>
 8022b5c:	4b8b      	ldr	r3, [pc, #556]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b5e:	681b      	ldr	r3, [r3, #0]
 8022b60:	4a90      	ldr	r2, [pc, #576]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022b62:	4293      	cmp	r3, r2
 8022b64:	d03a      	beq.n	8022bdc <UBLOX_DMA_IrqHandler+0x634>
 8022b66:	4b89      	ldr	r3, [pc, #548]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b68:	681b      	ldr	r3, [r3, #0]
 8022b6a:	4a8f      	ldr	r2, [pc, #572]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022b6c:	4293      	cmp	r3, r2
 8022b6e:	d032      	beq.n	8022bd6 <UBLOX_DMA_IrqHandler+0x62e>
 8022b70:	4b86      	ldr	r3, [pc, #536]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b72:	681b      	ldr	r3, [r3, #0]
 8022b74:	4a8d      	ldr	r2, [pc, #564]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022b76:	4293      	cmp	r3, r2
 8022b78:	d02a      	beq.n	8022bd0 <UBLOX_DMA_IrqHandler+0x628>
 8022b7a:	4b84      	ldr	r3, [pc, #528]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b7c:	681b      	ldr	r3, [r3, #0]
 8022b7e:	4a8c      	ldr	r2, [pc, #560]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022b80:	4293      	cmp	r3, r2
 8022b82:	d022      	beq.n	8022bca <UBLOX_DMA_IrqHandler+0x622>
 8022b84:	4b81      	ldr	r3, [pc, #516]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b86:	681b      	ldr	r3, [r3, #0]
 8022b88:	4a8a      	ldr	r2, [pc, #552]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022b8a:	4293      	cmp	r3, r2
 8022b8c:	d01a      	beq.n	8022bc4 <UBLOX_DMA_IrqHandler+0x61c>
 8022b8e:	4b7f      	ldr	r3, [pc, #508]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b90:	681b      	ldr	r3, [r3, #0]
 8022b92:	4a89      	ldr	r2, [pc, #548]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022b94:	4293      	cmp	r3, r2
 8022b96:	d012      	beq.n	8022bbe <UBLOX_DMA_IrqHandler+0x616>
 8022b98:	4b7c      	ldr	r3, [pc, #496]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022b9a:	681b      	ldr	r3, [r3, #0]
 8022b9c:	4a87      	ldr	r2, [pc, #540]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022b9e:	4293      	cmp	r3, r2
 8022ba0:	d00a      	beq.n	8022bb8 <UBLOX_DMA_IrqHandler+0x610>
 8022ba2:	4b7a      	ldr	r3, [pc, #488]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ba4:	681b      	ldr	r3, [r3, #0]
 8022ba6:	4a86      	ldr	r2, [pc, #536]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022ba8:	4293      	cmp	r3, r2
 8022baa:	d102      	bne.n	8022bb2 <UBLOX_DMA_IrqHandler+0x60a>
 8022bac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bb0:	e01e      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022bb6:	e01b      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bbc:	e018      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc2:	e015      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022bc8:	e012      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bce:	e00f      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bd4:	e00c      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022bda:	e009      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022be0:	e006      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be2:	2320      	movs	r3, #32
 8022be4:	e004      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022be6:	2320      	movs	r3, #32
 8022be8:	e002      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bea:	2320      	movs	r3, #32
 8022bec:	e000      	b.n	8022bf0 <UBLOX_DMA_IrqHandler+0x648>
 8022bee:	2320      	movs	r3, #32
 8022bf0:	4a74      	ldr	r2, [pc, #464]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022bf2:	60d3      	str	r3, [r2, #12]
 8022bf4:	e05f      	b.n	8022cb6 <UBLOX_DMA_IrqHandler+0x70e>
 8022bf6:	4b65      	ldr	r3, [pc, #404]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022bf8:	681b      	ldr	r3, [r3, #0]
 8022bfa:	4a66      	ldr	r2, [pc, #408]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022bfc:	4293      	cmp	r3, r2
 8022bfe:	d057      	beq.n	8022cb0 <UBLOX_DMA_IrqHandler+0x708>
 8022c00:	4b62      	ldr	r3, [pc, #392]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c02:	681b      	ldr	r3, [r3, #0]
 8022c04:	4a64      	ldr	r2, [pc, #400]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022c06:	4293      	cmp	r3, r2
 8022c08:	d050      	beq.n	8022cac <UBLOX_DMA_IrqHandler+0x704>
 8022c0a:	4b60      	ldr	r3, [pc, #384]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c0c:	681b      	ldr	r3, [r3, #0]
 8022c0e:	4a63      	ldr	r2, [pc, #396]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022c10:	4293      	cmp	r3, r2
 8022c12:	d049      	beq.n	8022ca8 <UBLOX_DMA_IrqHandler+0x700>
 8022c14:	4b5d      	ldr	r3, [pc, #372]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c16:	681b      	ldr	r3, [r3, #0]
 8022c18:	4a61      	ldr	r2, [pc, #388]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022c1a:	4293      	cmp	r3, r2
 8022c1c:	d042      	beq.n	8022ca4 <UBLOX_DMA_IrqHandler+0x6fc>
 8022c1e:	4b5b      	ldr	r3, [pc, #364]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c20:	681b      	ldr	r3, [r3, #0]
 8022c22:	4a60      	ldr	r2, [pc, #384]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022c24:	4293      	cmp	r3, r2
 8022c26:	d03a      	beq.n	8022c9e <UBLOX_DMA_IrqHandler+0x6f6>
 8022c28:	4b58      	ldr	r3, [pc, #352]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c2a:	681b      	ldr	r3, [r3, #0]
 8022c2c:	4a5e      	ldr	r2, [pc, #376]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022c2e:	4293      	cmp	r3, r2
 8022c30:	d032      	beq.n	8022c98 <UBLOX_DMA_IrqHandler+0x6f0>
 8022c32:	4b56      	ldr	r3, [pc, #344]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c34:	681b      	ldr	r3, [r3, #0]
 8022c36:	4a5d      	ldr	r2, [pc, #372]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022c38:	4293      	cmp	r3, r2
 8022c3a:	d02a      	beq.n	8022c92 <UBLOX_DMA_IrqHandler+0x6ea>
 8022c3c:	4b53      	ldr	r3, [pc, #332]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c3e:	681b      	ldr	r3, [r3, #0]
 8022c40:	4a5b      	ldr	r2, [pc, #364]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022c42:	4293      	cmp	r3, r2
 8022c44:	d022      	beq.n	8022c8c <UBLOX_DMA_IrqHandler+0x6e4>
 8022c46:	4b51      	ldr	r3, [pc, #324]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c48:	681b      	ldr	r3, [r3, #0]
 8022c4a:	4a5a      	ldr	r2, [pc, #360]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022c4c:	4293      	cmp	r3, r2
 8022c4e:	d01a      	beq.n	8022c86 <UBLOX_DMA_IrqHandler+0x6de>
 8022c50:	4b4e      	ldr	r3, [pc, #312]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c52:	681b      	ldr	r3, [r3, #0]
 8022c54:	4a58      	ldr	r2, [pc, #352]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022c56:	4293      	cmp	r3, r2
 8022c58:	d012      	beq.n	8022c80 <UBLOX_DMA_IrqHandler+0x6d8>
 8022c5a:	4b4c      	ldr	r3, [pc, #304]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c5c:	681b      	ldr	r3, [r3, #0]
 8022c5e:	4a57      	ldr	r2, [pc, #348]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022c60:	4293      	cmp	r3, r2
 8022c62:	d00a      	beq.n	8022c7a <UBLOX_DMA_IrqHandler+0x6d2>
 8022c64:	4b49      	ldr	r3, [pc, #292]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022c66:	681b      	ldr	r3, [r3, #0]
 8022c68:	4a55      	ldr	r2, [pc, #340]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022c6a:	4293      	cmp	r3, r2
 8022c6c:	d102      	bne.n	8022c74 <UBLOX_DMA_IrqHandler+0x6cc>
 8022c6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c72:	e01e      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8022c78:	e01b      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c7a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c7e:	e018      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c84:	e015      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c86:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8022c8a:	e012      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c90:	e00f      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c96:	e00c      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022c9c:	e009      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022c9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022ca2:	e006      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca4:	2320      	movs	r3, #32
 8022ca6:	e004      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022ca8:	2320      	movs	r3, #32
 8022caa:	e002      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cac:	2320      	movs	r3, #32
 8022cae:	e000      	b.n	8022cb2 <UBLOX_DMA_IrqHandler+0x70a>
 8022cb0:	2320      	movs	r3, #32
 8022cb2:	4a44      	ldr	r2, [pc, #272]	; (8022dc4 <UBLOX_DMA_IrqHandler+0x81c>)
 8022cb4:	6093      	str	r3, [r2, #8]
        UBLOX_Check_Buffer(0);
 8022cb6:	2000      	movs	r0, #0
 8022cb8:	f000 fd92 	bl	80237e0 <UBLOX_Check_Buffer>
}
 8022cbc:	f000 bd44 	b.w	8023748 <UBLOX_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart2_rx));
 8022cc0:	4b32      	ldr	r3, [pc, #200]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cc2:	681b      	ldr	r3, [r3, #0]
 8022cc4:	461a      	mov	r2, r3
 8022cc6:	4b40      	ldr	r3, [pc, #256]	; (8022dc8 <UBLOX_DMA_IrqHandler+0x820>)
 8022cc8:	429a      	cmp	r2, r3
 8022cca:	f240 8083 	bls.w	8022dd4 <UBLOX_DMA_IrqHandler+0x82c>
 8022cce:	4b2f      	ldr	r3, [pc, #188]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cd0:	681b      	ldr	r3, [r3, #0]
 8022cd2:	4a30      	ldr	r2, [pc, #192]	; (8022d94 <UBLOX_DMA_IrqHandler+0x7ec>)
 8022cd4:	4293      	cmp	r3, r2
 8022cd6:	d079      	beq.n	8022dcc <UBLOX_DMA_IrqHandler+0x824>
 8022cd8:	4b2c      	ldr	r3, [pc, #176]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cda:	681b      	ldr	r3, [r3, #0]
 8022cdc:	4a2e      	ldr	r2, [pc, #184]	; (8022d98 <UBLOX_DMA_IrqHandler+0x7f0>)
 8022cde:	4293      	cmp	r3, r2
 8022ce0:	d050      	beq.n	8022d84 <UBLOX_DMA_IrqHandler+0x7dc>
 8022ce2:	4b2a      	ldr	r3, [pc, #168]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022ce4:	681b      	ldr	r3, [r3, #0]
 8022ce6:	4a2d      	ldr	r2, [pc, #180]	; (8022d9c <UBLOX_DMA_IrqHandler+0x7f4>)
 8022ce8:	4293      	cmp	r3, r2
 8022cea:	d049      	beq.n	8022d80 <UBLOX_DMA_IrqHandler+0x7d8>
 8022cec:	4b27      	ldr	r3, [pc, #156]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cee:	681b      	ldr	r3, [r3, #0]
 8022cf0:	4a2b      	ldr	r2, [pc, #172]	; (8022da0 <UBLOX_DMA_IrqHandler+0x7f8>)
 8022cf2:	4293      	cmp	r3, r2
 8022cf4:	d042      	beq.n	8022d7c <UBLOX_DMA_IrqHandler+0x7d4>
 8022cf6:	4b25      	ldr	r3, [pc, #148]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022cf8:	681b      	ldr	r3, [r3, #0]
 8022cfa:	4a2a      	ldr	r2, [pc, #168]	; (8022da4 <UBLOX_DMA_IrqHandler+0x7fc>)
 8022cfc:	4293      	cmp	r3, r2
 8022cfe:	d03a      	beq.n	8022d76 <UBLOX_DMA_IrqHandler+0x7ce>
 8022d00:	4b22      	ldr	r3, [pc, #136]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d02:	681b      	ldr	r3, [r3, #0]
 8022d04:	4a28      	ldr	r2, [pc, #160]	; (8022da8 <UBLOX_DMA_IrqHandler+0x800>)
 8022d06:	4293      	cmp	r3, r2
 8022d08:	d032      	beq.n	8022d70 <UBLOX_DMA_IrqHandler+0x7c8>
 8022d0a:	4b20      	ldr	r3, [pc, #128]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d0c:	681b      	ldr	r3, [r3, #0]
 8022d0e:	4a27      	ldr	r2, [pc, #156]	; (8022dac <UBLOX_DMA_IrqHandler+0x804>)
 8022d10:	4293      	cmp	r3, r2
 8022d12:	d02a      	beq.n	8022d6a <UBLOX_DMA_IrqHandler+0x7c2>
 8022d14:	4b1d      	ldr	r3, [pc, #116]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d16:	681b      	ldr	r3, [r3, #0]
 8022d18:	4a25      	ldr	r2, [pc, #148]	; (8022db0 <UBLOX_DMA_IrqHandler+0x808>)
 8022d1a:	4293      	cmp	r3, r2
 8022d1c:	d022      	beq.n	8022d64 <UBLOX_DMA_IrqHandler+0x7bc>
 8022d1e:	4b1b      	ldr	r3, [pc, #108]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d20:	681b      	ldr	r3, [r3, #0]
 8022d22:	4a24      	ldr	r2, [pc, #144]	; (8022db4 <UBLOX_DMA_IrqHandler+0x80c>)
 8022d24:	4293      	cmp	r3, r2
 8022d26:	d01a      	beq.n	8022d5e <UBLOX_DMA_IrqHandler+0x7b6>
 8022d28:	4b18      	ldr	r3, [pc, #96]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d2a:	681b      	ldr	r3, [r3, #0]
 8022d2c:	4a22      	ldr	r2, [pc, #136]	; (8022db8 <UBLOX_DMA_IrqHandler+0x810>)
 8022d2e:	4293      	cmp	r3, r2
 8022d30:	d012      	beq.n	8022d58 <UBLOX_DMA_IrqHandler+0x7b0>
 8022d32:	4b16      	ldr	r3, [pc, #88]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d34:	681b      	ldr	r3, [r3, #0]
 8022d36:	4a21      	ldr	r2, [pc, #132]	; (8022dbc <UBLOX_DMA_IrqHandler+0x814>)
 8022d38:	4293      	cmp	r3, r2
 8022d3a:	d00a      	beq.n	8022d52 <UBLOX_DMA_IrqHandler+0x7aa>
 8022d3c:	4b13      	ldr	r3, [pc, #76]	; (8022d8c <UBLOX_DMA_IrqHandler+0x7e4>)
 8022d3e:	681b      	ldr	r3, [r3, #0]
 8022d40:	4a1f      	ldr	r2, [pc, #124]	; (8022dc0 <UBLOX_DMA_IrqHandler+0x818>)
 8022d42:	4293      	cmp	r3, r2
 8022d44:	d102      	bne.n	8022d4c <UBLOX_DMA_IrqHandler+0x7a4>
 8022d46:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d4a:	e040      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022d50:	e03d      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d56:	e03a      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d5c:	e037      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022d62:	e034      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d68:	e031      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d6e:	e02e      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d74:	e02b      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022d7a:	e028      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d7c:	2308      	movs	r3, #8
 8022d7e:	e026      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d80:	2308      	movs	r3, #8
 8022d82:	e024      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d84:	2308      	movs	r3, #8
 8022d86:	e022      	b.n	8022dce <UBLOX_DMA_IrqHandler+0x826>
 8022d88:	40026400 	.word	0x40026400
 8022d8c:	200084c4 	.word	0x200084c4
 8022d90:	40026058 	.word	0x40026058
 8022d94:	40026010 	.word	0x40026010
 8022d98:	40026410 	.word	0x40026410
 8022d9c:	40026070 	.word	0x40026070
 8022da0:	40026470 	.word	0x40026470
 8022da4:	40026028 	.word	0x40026028
 8022da8:	40026428 	.word	0x40026428
 8022dac:	40026088 	.word	0x40026088
 8022db0:	40026488 	.word	0x40026488
 8022db4:	40026040 	.word	0x40026040
 8022db8:	40026440 	.word	0x40026440
 8022dbc:	400260a0 	.word	0x400260a0
 8022dc0:	400264a0 	.word	0x400264a0
 8022dc4:	40026000 	.word	0x40026000
 8022dc8:	40026458 	.word	0x40026458
 8022dcc:	2308      	movs	r3, #8
 8022dce:	4a97      	ldr	r2, [pc, #604]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022dd0:	60d3      	str	r3, [r2, #12]
 8022dd2:	e150      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022dd4:	4b96      	ldr	r3, [pc, #600]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dd6:	681b      	ldr	r3, [r3, #0]
 8022dd8:	461a      	mov	r2, r3
 8022dda:	4b96      	ldr	r3, [pc, #600]	; (8023034 <UBLOX_DMA_IrqHandler+0xa8c>)
 8022ddc:	429a      	cmp	r2, r3
 8022dde:	d960      	bls.n	8022ea2 <UBLOX_DMA_IrqHandler+0x8fa>
 8022de0:	4b93      	ldr	r3, [pc, #588]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022de2:	681b      	ldr	r3, [r3, #0]
 8022de4:	4a94      	ldr	r2, [pc, #592]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022de6:	4293      	cmp	r3, r2
 8022de8:	d057      	beq.n	8022e9a <UBLOX_DMA_IrqHandler+0x8f2>
 8022dea:	4b91      	ldr	r3, [pc, #580]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022dec:	681b      	ldr	r3, [r3, #0]
 8022dee:	4a93      	ldr	r2, [pc, #588]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022df0:	4293      	cmp	r3, r2
 8022df2:	d050      	beq.n	8022e96 <UBLOX_DMA_IrqHandler+0x8ee>
 8022df4:	4b8e      	ldr	r3, [pc, #568]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022df6:	681b      	ldr	r3, [r3, #0]
 8022df8:	4a91      	ldr	r2, [pc, #580]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022dfa:	4293      	cmp	r3, r2
 8022dfc:	d049      	beq.n	8022e92 <UBLOX_DMA_IrqHandler+0x8ea>
 8022dfe:	4b8c      	ldr	r3, [pc, #560]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e00:	681b      	ldr	r3, [r3, #0]
 8022e02:	4a90      	ldr	r2, [pc, #576]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022e04:	4293      	cmp	r3, r2
 8022e06:	d042      	beq.n	8022e8e <UBLOX_DMA_IrqHandler+0x8e6>
 8022e08:	4b89      	ldr	r3, [pc, #548]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e0a:	681b      	ldr	r3, [r3, #0]
 8022e0c:	4a8e      	ldr	r2, [pc, #568]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022e0e:	4293      	cmp	r3, r2
 8022e10:	d03a      	beq.n	8022e88 <UBLOX_DMA_IrqHandler+0x8e0>
 8022e12:	4b87      	ldr	r3, [pc, #540]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e14:	681b      	ldr	r3, [r3, #0]
 8022e16:	4a8d      	ldr	r2, [pc, #564]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022e18:	4293      	cmp	r3, r2
 8022e1a:	d032      	beq.n	8022e82 <UBLOX_DMA_IrqHandler+0x8da>
 8022e1c:	4b84      	ldr	r3, [pc, #528]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e1e:	681b      	ldr	r3, [r3, #0]
 8022e20:	4a8b      	ldr	r2, [pc, #556]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022e22:	4293      	cmp	r3, r2
 8022e24:	d02a      	beq.n	8022e7c <UBLOX_DMA_IrqHandler+0x8d4>
 8022e26:	4b82      	ldr	r3, [pc, #520]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e28:	681b      	ldr	r3, [r3, #0]
 8022e2a:	4a8a      	ldr	r2, [pc, #552]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022e2c:	4293      	cmp	r3, r2
 8022e2e:	d022      	beq.n	8022e76 <UBLOX_DMA_IrqHandler+0x8ce>
 8022e30:	4b7f      	ldr	r3, [pc, #508]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e32:	681b      	ldr	r3, [r3, #0]
 8022e34:	4a88      	ldr	r2, [pc, #544]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022e36:	4293      	cmp	r3, r2
 8022e38:	d01a      	beq.n	8022e70 <UBLOX_DMA_IrqHandler+0x8c8>
 8022e3a:	4b7d      	ldr	r3, [pc, #500]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e3c:	681b      	ldr	r3, [r3, #0]
 8022e3e:	4a87      	ldr	r2, [pc, #540]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022e40:	4293      	cmp	r3, r2
 8022e42:	d012      	beq.n	8022e6a <UBLOX_DMA_IrqHandler+0x8c2>
 8022e44:	4b7a      	ldr	r3, [pc, #488]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e46:	681b      	ldr	r3, [r3, #0]
 8022e48:	4a85      	ldr	r2, [pc, #532]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022e4a:	4293      	cmp	r3, r2
 8022e4c:	d00a      	beq.n	8022e64 <UBLOX_DMA_IrqHandler+0x8bc>
 8022e4e:	4b78      	ldr	r3, [pc, #480]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022e50:	681b      	ldr	r3, [r3, #0]
 8022e52:	4a84      	ldr	r2, [pc, #528]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022e54:	4293      	cmp	r3, r2
 8022e56:	d102      	bne.n	8022e5e <UBLOX_DMA_IrqHandler+0x8b6>
 8022e58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e5c:	e01e      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022e62:	e01b      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e68:	e018      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e6a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e6e:	e015      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022e74:	e012      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e7a:	e00f      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e80:	e00c      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e86:	e009      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022e8c:	e006      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e8e:	2308      	movs	r3, #8
 8022e90:	e004      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e92:	2308      	movs	r3, #8
 8022e94:	e002      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e96:	2308      	movs	r3, #8
 8022e98:	e000      	b.n	8022e9c <UBLOX_DMA_IrqHandler+0x8f4>
 8022e9a:	2308      	movs	r3, #8
 8022e9c:	4a63      	ldr	r2, [pc, #396]	; (802302c <UBLOX_DMA_IrqHandler+0xa84>)
 8022e9e:	6093      	str	r3, [r2, #8]
 8022ea0:	e0e9      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022ea2:	4b63      	ldr	r3, [pc, #396]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ea4:	681b      	ldr	r3, [r3, #0]
 8022ea6:	461a      	mov	r2, r3
 8022ea8:	4b6f      	ldr	r3, [pc, #444]	; (8023068 <UBLOX_DMA_IrqHandler+0xac0>)
 8022eaa:	429a      	cmp	r2, r3
 8022eac:	d960      	bls.n	8022f70 <UBLOX_DMA_IrqHandler+0x9c8>
 8022eae:	4b60      	ldr	r3, [pc, #384]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eb0:	681b      	ldr	r3, [r3, #0]
 8022eb2:	4a61      	ldr	r2, [pc, #388]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022eb4:	4293      	cmp	r3, r2
 8022eb6:	d057      	beq.n	8022f68 <UBLOX_DMA_IrqHandler+0x9c0>
 8022eb8:	4b5d      	ldr	r3, [pc, #372]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eba:	681b      	ldr	r3, [r3, #0]
 8022ebc:	4a5f      	ldr	r2, [pc, #380]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022ebe:	4293      	cmp	r3, r2
 8022ec0:	d050      	beq.n	8022f64 <UBLOX_DMA_IrqHandler+0x9bc>
 8022ec2:	4b5b      	ldr	r3, [pc, #364]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ec4:	681b      	ldr	r3, [r3, #0]
 8022ec6:	4a5e      	ldr	r2, [pc, #376]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022ec8:	4293      	cmp	r3, r2
 8022eca:	d049      	beq.n	8022f60 <UBLOX_DMA_IrqHandler+0x9b8>
 8022ecc:	4b58      	ldr	r3, [pc, #352]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ece:	681b      	ldr	r3, [r3, #0]
 8022ed0:	4a5c      	ldr	r2, [pc, #368]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022ed2:	4293      	cmp	r3, r2
 8022ed4:	d042      	beq.n	8022f5c <UBLOX_DMA_IrqHandler+0x9b4>
 8022ed6:	4b56      	ldr	r3, [pc, #344]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ed8:	681b      	ldr	r3, [r3, #0]
 8022eda:	4a5b      	ldr	r2, [pc, #364]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022edc:	4293      	cmp	r3, r2
 8022ede:	d03a      	beq.n	8022f56 <UBLOX_DMA_IrqHandler+0x9ae>
 8022ee0:	4b53      	ldr	r3, [pc, #332]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ee2:	681b      	ldr	r3, [r3, #0]
 8022ee4:	4a59      	ldr	r2, [pc, #356]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022ee6:	4293      	cmp	r3, r2
 8022ee8:	d032      	beq.n	8022f50 <UBLOX_DMA_IrqHandler+0x9a8>
 8022eea:	4b51      	ldr	r3, [pc, #324]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022eec:	681b      	ldr	r3, [r3, #0]
 8022eee:	4a58      	ldr	r2, [pc, #352]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022ef0:	4293      	cmp	r3, r2
 8022ef2:	d02a      	beq.n	8022f4a <UBLOX_DMA_IrqHandler+0x9a2>
 8022ef4:	4b4e      	ldr	r3, [pc, #312]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022ef6:	681b      	ldr	r3, [r3, #0]
 8022ef8:	4a56      	ldr	r2, [pc, #344]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022efa:	4293      	cmp	r3, r2
 8022efc:	d022      	beq.n	8022f44 <UBLOX_DMA_IrqHandler+0x99c>
 8022efe:	4b4c      	ldr	r3, [pc, #304]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f00:	681b      	ldr	r3, [r3, #0]
 8022f02:	4a55      	ldr	r2, [pc, #340]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022f04:	4293      	cmp	r3, r2
 8022f06:	d01a      	beq.n	8022f3e <UBLOX_DMA_IrqHandler+0x996>
 8022f08:	4b49      	ldr	r3, [pc, #292]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f0a:	681b      	ldr	r3, [r3, #0]
 8022f0c:	4a53      	ldr	r2, [pc, #332]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022f0e:	4293      	cmp	r3, r2
 8022f10:	d012      	beq.n	8022f38 <UBLOX_DMA_IrqHandler+0x990>
 8022f12:	4b47      	ldr	r3, [pc, #284]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f14:	681b      	ldr	r3, [r3, #0]
 8022f16:	4a52      	ldr	r2, [pc, #328]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022f18:	4293      	cmp	r3, r2
 8022f1a:	d00a      	beq.n	8022f32 <UBLOX_DMA_IrqHandler+0x98a>
 8022f1c:	4b44      	ldr	r3, [pc, #272]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f1e:	681b      	ldr	r3, [r3, #0]
 8022f20:	4a50      	ldr	r2, [pc, #320]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022f22:	4293      	cmp	r3, r2
 8022f24:	d102      	bne.n	8022f2c <UBLOX_DMA_IrqHandler+0x984>
 8022f26:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f2a:	e01e      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022f30:	e01b      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f36:	e018      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f3c:	e015      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022f42:	e012      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f48:	e00f      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f4e:	e00c      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f54:	e009      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8022f5a:	e006      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f5c:	2308      	movs	r3, #8
 8022f5e:	e004      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f60:	2308      	movs	r3, #8
 8022f62:	e002      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f64:	2308      	movs	r3, #8
 8022f66:	e000      	b.n	8022f6a <UBLOX_DMA_IrqHandler+0x9c2>
 8022f68:	2308      	movs	r3, #8
 8022f6a:	4a40      	ldr	r2, [pc, #256]	; (802306c <UBLOX_DMA_IrqHandler+0xac4>)
 8022f6c:	60d3      	str	r3, [r2, #12]
 8022f6e:	e082      	b.n	8023076 <UBLOX_DMA_IrqHandler+0xace>
 8022f70:	4b2f      	ldr	r3, [pc, #188]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f72:	681b      	ldr	r3, [r3, #0]
 8022f74:	4a30      	ldr	r2, [pc, #192]	; (8023038 <UBLOX_DMA_IrqHandler+0xa90>)
 8022f76:	4293      	cmp	r3, r2
 8022f78:	d07a      	beq.n	8023070 <UBLOX_DMA_IrqHandler+0xac8>
 8022f7a:	4b2d      	ldr	r3, [pc, #180]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f7c:	681b      	ldr	r3, [r3, #0]
 8022f7e:	4a2f      	ldr	r2, [pc, #188]	; (802303c <UBLOX_DMA_IrqHandler+0xa94>)
 8022f80:	4293      	cmp	r3, r2
 8022f82:	d050      	beq.n	8023026 <UBLOX_DMA_IrqHandler+0xa7e>
 8022f84:	4b2a      	ldr	r3, [pc, #168]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f86:	681b      	ldr	r3, [r3, #0]
 8022f88:	4a2d      	ldr	r2, [pc, #180]	; (8023040 <UBLOX_DMA_IrqHandler+0xa98>)
 8022f8a:	4293      	cmp	r3, r2
 8022f8c:	d049      	beq.n	8023022 <UBLOX_DMA_IrqHandler+0xa7a>
 8022f8e:	4b28      	ldr	r3, [pc, #160]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f90:	681b      	ldr	r3, [r3, #0]
 8022f92:	4a2c      	ldr	r2, [pc, #176]	; (8023044 <UBLOX_DMA_IrqHandler+0xa9c>)
 8022f94:	4293      	cmp	r3, r2
 8022f96:	d042      	beq.n	802301e <UBLOX_DMA_IrqHandler+0xa76>
 8022f98:	4b25      	ldr	r3, [pc, #148]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022f9a:	681b      	ldr	r3, [r3, #0]
 8022f9c:	4a2a      	ldr	r2, [pc, #168]	; (8023048 <UBLOX_DMA_IrqHandler+0xaa0>)
 8022f9e:	4293      	cmp	r3, r2
 8022fa0:	d03a      	beq.n	8023018 <UBLOX_DMA_IrqHandler+0xa70>
 8022fa2:	4b23      	ldr	r3, [pc, #140]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fa4:	681b      	ldr	r3, [r3, #0]
 8022fa6:	4a29      	ldr	r2, [pc, #164]	; (802304c <UBLOX_DMA_IrqHandler+0xaa4>)
 8022fa8:	4293      	cmp	r3, r2
 8022faa:	d032      	beq.n	8023012 <UBLOX_DMA_IrqHandler+0xa6a>
 8022fac:	4b20      	ldr	r3, [pc, #128]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fae:	681b      	ldr	r3, [r3, #0]
 8022fb0:	4a27      	ldr	r2, [pc, #156]	; (8023050 <UBLOX_DMA_IrqHandler+0xaa8>)
 8022fb2:	4293      	cmp	r3, r2
 8022fb4:	d02a      	beq.n	802300c <UBLOX_DMA_IrqHandler+0xa64>
 8022fb6:	4b1e      	ldr	r3, [pc, #120]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fb8:	681b      	ldr	r3, [r3, #0]
 8022fba:	4a26      	ldr	r2, [pc, #152]	; (8023054 <UBLOX_DMA_IrqHandler+0xaac>)
 8022fbc:	4293      	cmp	r3, r2
 8022fbe:	d022      	beq.n	8023006 <UBLOX_DMA_IrqHandler+0xa5e>
 8022fc0:	4b1b      	ldr	r3, [pc, #108]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fc2:	681b      	ldr	r3, [r3, #0]
 8022fc4:	4a24      	ldr	r2, [pc, #144]	; (8023058 <UBLOX_DMA_IrqHandler+0xab0>)
 8022fc6:	4293      	cmp	r3, r2
 8022fc8:	d01a      	beq.n	8023000 <UBLOX_DMA_IrqHandler+0xa58>
 8022fca:	4b19      	ldr	r3, [pc, #100]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fcc:	681b      	ldr	r3, [r3, #0]
 8022fce:	4a23      	ldr	r2, [pc, #140]	; (802305c <UBLOX_DMA_IrqHandler+0xab4>)
 8022fd0:	4293      	cmp	r3, r2
 8022fd2:	d012      	beq.n	8022ffa <UBLOX_DMA_IrqHandler+0xa52>
 8022fd4:	4b16      	ldr	r3, [pc, #88]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fd6:	681b      	ldr	r3, [r3, #0]
 8022fd8:	4a21      	ldr	r2, [pc, #132]	; (8023060 <UBLOX_DMA_IrqHandler+0xab8>)
 8022fda:	4293      	cmp	r3, r2
 8022fdc:	d00a      	beq.n	8022ff4 <UBLOX_DMA_IrqHandler+0xa4c>
 8022fde:	4b14      	ldr	r3, [pc, #80]	; (8023030 <UBLOX_DMA_IrqHandler+0xa88>)
 8022fe0:	681b      	ldr	r3, [r3, #0]
 8022fe2:	4a20      	ldr	r2, [pc, #128]	; (8023064 <UBLOX_DMA_IrqHandler+0xabc>)
 8022fe4:	4293      	cmp	r3, r2
 8022fe6:	d102      	bne.n	8022fee <UBLOX_DMA_IrqHandler+0xa46>
 8022fe8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022fec:	e041      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8022ff2:	e03e      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ff4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ff8:	e03b      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8022ffa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8022ffe:	e038      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023000:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023004:	e035      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023006:	f44f 7300 	mov.w	r3, #512	; 0x200
 802300a:	e032      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802300c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023010:	e02f      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023016:	e02c      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023018:	f44f 7300 	mov.w	r3, #512	; 0x200
 802301c:	e029      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802301e:	2308      	movs	r3, #8
 8023020:	e027      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023022:	2308      	movs	r3, #8
 8023024:	e025      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 8023026:	2308      	movs	r3, #8
 8023028:	e023      	b.n	8023072 <UBLOX_DMA_IrqHandler+0xaca>
 802302a:	bf00      	nop
 802302c:	40026400 	.word	0x40026400
 8023030:	200084c4 	.word	0x200084c4
 8023034:	400260b8 	.word	0x400260b8
 8023038:	40026010 	.word	0x40026010
 802303c:	40026410 	.word	0x40026410
 8023040:	40026070 	.word	0x40026070
 8023044:	40026470 	.word	0x40026470
 8023048:	40026028 	.word	0x40026028
 802304c:	40026428 	.word	0x40026428
 8023050:	40026088 	.word	0x40026088
 8023054:	40026488 	.word	0x40026488
 8023058:	40026040 	.word	0x40026040
 802305c:	40026440 	.word	0x40026440
 8023060:	400260a0 	.word	0x400260a0
 8023064:	400264a0 	.word	0x400264a0
 8023068:	40026058 	.word	0x40026058
 802306c:	40026000 	.word	0x40026000
 8023070:	2308      	movs	r3, #8
 8023072:	4a96      	ldr	r2, [pc, #600]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 8023074:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart2_rx));
 8023076:	4b96      	ldr	r3, [pc, #600]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023078:	681b      	ldr	r3, [r3, #0]
 802307a:	461a      	mov	r2, r3
 802307c:	4b95      	ldr	r3, [pc, #596]	; (80232d4 <UBLOX_DMA_IrqHandler+0xd2c>)
 802307e:	429a      	cmp	r2, r3
 8023080:	d95c      	bls.n	802313c <UBLOX_DMA_IrqHandler+0xb94>
 8023082:	4b93      	ldr	r3, [pc, #588]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023084:	681b      	ldr	r3, [r3, #0]
 8023086:	4a94      	ldr	r2, [pc, #592]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023088:	4293      	cmp	r3, r2
 802308a:	d053      	beq.n	8023134 <UBLOX_DMA_IrqHandler+0xb8c>
 802308c:	4b90      	ldr	r3, [pc, #576]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802308e:	681b      	ldr	r3, [r3, #0]
 8023090:	4a92      	ldr	r2, [pc, #584]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023092:	4293      	cmp	r3, r2
 8023094:	d04c      	beq.n	8023130 <UBLOX_DMA_IrqHandler+0xb88>
 8023096:	4b8e      	ldr	r3, [pc, #568]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023098:	681b      	ldr	r3, [r3, #0]
 802309a:	4a91      	ldr	r2, [pc, #580]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802309c:	4293      	cmp	r3, r2
 802309e:	d045      	beq.n	802312c <UBLOX_DMA_IrqHandler+0xb84>
 80230a0:	4b8b      	ldr	r3, [pc, #556]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230a2:	681b      	ldr	r3, [r3, #0]
 80230a4:	4a8f      	ldr	r2, [pc, #572]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 80230a6:	4293      	cmp	r3, r2
 80230a8:	d03e      	beq.n	8023128 <UBLOX_DMA_IrqHandler+0xb80>
 80230aa:	4b89      	ldr	r3, [pc, #548]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ac:	681b      	ldr	r3, [r3, #0]
 80230ae:	4a8e      	ldr	r2, [pc, #568]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 80230b0:	4293      	cmp	r3, r2
 80230b2:	d037      	beq.n	8023124 <UBLOX_DMA_IrqHandler+0xb7c>
 80230b4:	4b86      	ldr	r3, [pc, #536]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230b6:	681b      	ldr	r3, [r3, #0]
 80230b8:	4a8c      	ldr	r2, [pc, #560]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 80230ba:	4293      	cmp	r3, r2
 80230bc:	d030      	beq.n	8023120 <UBLOX_DMA_IrqHandler+0xb78>
 80230be:	4b84      	ldr	r3, [pc, #528]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230c0:	681b      	ldr	r3, [r3, #0]
 80230c2:	4a8b      	ldr	r2, [pc, #556]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 80230c4:	4293      	cmp	r3, r2
 80230c6:	d029      	beq.n	802311c <UBLOX_DMA_IrqHandler+0xb74>
 80230c8:	4b81      	ldr	r3, [pc, #516]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230ca:	681b      	ldr	r3, [r3, #0]
 80230cc:	4a89      	ldr	r2, [pc, #548]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 80230ce:	4293      	cmp	r3, r2
 80230d0:	d022      	beq.n	8023118 <UBLOX_DMA_IrqHandler+0xb70>
 80230d2:	4b7f      	ldr	r3, [pc, #508]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230d4:	681b      	ldr	r3, [r3, #0]
 80230d6:	4a88      	ldr	r2, [pc, #544]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 80230d8:	4293      	cmp	r3, r2
 80230da:	d01a      	beq.n	8023112 <UBLOX_DMA_IrqHandler+0xb6a>
 80230dc:	4b7c      	ldr	r3, [pc, #496]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230de:	681b      	ldr	r3, [r3, #0]
 80230e0:	4a86      	ldr	r2, [pc, #536]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80230e2:	4293      	cmp	r3, r2
 80230e4:	d012      	beq.n	802310c <UBLOX_DMA_IrqHandler+0xb64>
 80230e6:	4b7a      	ldr	r3, [pc, #488]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230e8:	681b      	ldr	r3, [r3, #0]
 80230ea:	4a85      	ldr	r2, [pc, #532]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80230ec:	4293      	cmp	r3, r2
 80230ee:	d00a      	beq.n	8023106 <UBLOX_DMA_IrqHandler+0xb5e>
 80230f0:	4b77      	ldr	r3, [pc, #476]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80230f2:	681b      	ldr	r3, [r3, #0]
 80230f4:	4a83      	ldr	r2, [pc, #524]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80230f6:	4293      	cmp	r3, r2
 80230f8:	d102      	bne.n	8023100 <UBLOX_DMA_IrqHandler+0xb58>
 80230fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80230fe:	e01a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023100:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023104:	e017      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802310a:	e014      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802310c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023110:	e011      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023112:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023116:	e00e      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023118:	2340      	movs	r3, #64	; 0x40
 802311a:	e00c      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802311c:	2340      	movs	r3, #64	; 0x40
 802311e:	e00a      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023120:	2340      	movs	r3, #64	; 0x40
 8023122:	e008      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023124:	2340      	movs	r3, #64	; 0x40
 8023126:	e006      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023128:	2301      	movs	r3, #1
 802312a:	e004      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 802312c:	2301      	movs	r3, #1
 802312e:	e002      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023130:	2301      	movs	r3, #1
 8023132:	e000      	b.n	8023136 <UBLOX_DMA_IrqHandler+0xb8e>
 8023134:	2301      	movs	r3, #1
 8023136:	4a74      	ldr	r2, [pc, #464]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 8023138:	60d3      	str	r3, [r2, #12]
 802313a:	e147      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 802313c:	4b64      	ldr	r3, [pc, #400]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802313e:	681b      	ldr	r3, [r3, #0]
 8023140:	461a      	mov	r2, r3
 8023142:	4b72      	ldr	r3, [pc, #456]	; (802330c <UBLOX_DMA_IrqHandler+0xd64>)
 8023144:	429a      	cmp	r2, r3
 8023146:	d95c      	bls.n	8023202 <UBLOX_DMA_IrqHandler+0xc5a>
 8023148:	4b61      	ldr	r3, [pc, #388]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802314a:	681b      	ldr	r3, [r3, #0]
 802314c:	4a62      	ldr	r2, [pc, #392]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 802314e:	4293      	cmp	r3, r2
 8023150:	d053      	beq.n	80231fa <UBLOX_DMA_IrqHandler+0xc52>
 8023152:	4b5f      	ldr	r3, [pc, #380]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023154:	681b      	ldr	r3, [r3, #0]
 8023156:	4a61      	ldr	r2, [pc, #388]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023158:	4293      	cmp	r3, r2
 802315a:	d04c      	beq.n	80231f6 <UBLOX_DMA_IrqHandler+0xc4e>
 802315c:	4b5c      	ldr	r3, [pc, #368]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802315e:	681b      	ldr	r3, [r3, #0]
 8023160:	4a5f      	ldr	r2, [pc, #380]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 8023162:	4293      	cmp	r3, r2
 8023164:	d045      	beq.n	80231f2 <UBLOX_DMA_IrqHandler+0xc4a>
 8023166:	4b5a      	ldr	r3, [pc, #360]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023168:	681b      	ldr	r3, [r3, #0]
 802316a:	4a5e      	ldr	r2, [pc, #376]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 802316c:	4293      	cmp	r3, r2
 802316e:	d03e      	beq.n	80231ee <UBLOX_DMA_IrqHandler+0xc46>
 8023170:	4b57      	ldr	r3, [pc, #348]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023172:	681b      	ldr	r3, [r3, #0]
 8023174:	4a5c      	ldr	r2, [pc, #368]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 8023176:	4293      	cmp	r3, r2
 8023178:	d037      	beq.n	80231ea <UBLOX_DMA_IrqHandler+0xc42>
 802317a:	4b55      	ldr	r3, [pc, #340]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802317c:	681b      	ldr	r3, [r3, #0]
 802317e:	4a5b      	ldr	r2, [pc, #364]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023180:	4293      	cmp	r3, r2
 8023182:	d030      	beq.n	80231e6 <UBLOX_DMA_IrqHandler+0xc3e>
 8023184:	4b52      	ldr	r3, [pc, #328]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023186:	681b      	ldr	r3, [r3, #0]
 8023188:	4a59      	ldr	r2, [pc, #356]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 802318a:	4293      	cmp	r3, r2
 802318c:	d029      	beq.n	80231e2 <UBLOX_DMA_IrqHandler+0xc3a>
 802318e:	4b50      	ldr	r3, [pc, #320]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023190:	681b      	ldr	r3, [r3, #0]
 8023192:	4a58      	ldr	r2, [pc, #352]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 8023194:	4293      	cmp	r3, r2
 8023196:	d022      	beq.n	80231de <UBLOX_DMA_IrqHandler+0xc36>
 8023198:	4b4d      	ldr	r3, [pc, #308]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802319a:	681b      	ldr	r3, [r3, #0]
 802319c:	4a56      	ldr	r2, [pc, #344]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 802319e:	4293      	cmp	r3, r2
 80231a0:	d01a      	beq.n	80231d8 <UBLOX_DMA_IrqHandler+0xc30>
 80231a2:	4b4b      	ldr	r3, [pc, #300]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231a4:	681b      	ldr	r3, [r3, #0]
 80231a6:	4a55      	ldr	r2, [pc, #340]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 80231a8:	4293      	cmp	r3, r2
 80231aa:	d012      	beq.n	80231d2 <UBLOX_DMA_IrqHandler+0xc2a>
 80231ac:	4b48      	ldr	r3, [pc, #288]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231ae:	681b      	ldr	r3, [r3, #0]
 80231b0:	4a53      	ldr	r2, [pc, #332]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 80231b2:	4293      	cmp	r3, r2
 80231b4:	d00a      	beq.n	80231cc <UBLOX_DMA_IrqHandler+0xc24>
 80231b6:	4b46      	ldr	r3, [pc, #280]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 80231b8:	681b      	ldr	r3, [r3, #0]
 80231ba:	4a52      	ldr	r2, [pc, #328]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 80231bc:	4293      	cmp	r3, r2
 80231be:	d102      	bne.n	80231c6 <UBLOX_DMA_IrqHandler+0xc1e>
 80231c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231c4:	e01a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80231ca:	e017      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d0:	e014      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231d6:	e011      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80231dc:	e00e      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231de:	2340      	movs	r3, #64	; 0x40
 80231e0:	e00c      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e2:	2340      	movs	r3, #64	; 0x40
 80231e4:	e00a      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231e6:	2340      	movs	r3, #64	; 0x40
 80231e8:	e008      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ea:	2340      	movs	r3, #64	; 0x40
 80231ec:	e006      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231ee:	2301      	movs	r3, #1
 80231f0:	e004      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f2:	2301      	movs	r3, #1
 80231f4:	e002      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231f6:	2301      	movs	r3, #1
 80231f8:	e000      	b.n	80231fc <UBLOX_DMA_IrqHandler+0xc54>
 80231fa:	2301      	movs	r3, #1
 80231fc:	4a42      	ldr	r2, [pc, #264]	; (8023308 <UBLOX_DMA_IrqHandler+0xd60>)
 80231fe:	6093      	str	r3, [r2, #8]
 8023200:	e0e4      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 8023202:	4b33      	ldr	r3, [pc, #204]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023204:	681b      	ldr	r3, [r3, #0]
 8023206:	461a      	mov	r2, r3
 8023208:	4b41      	ldr	r3, [pc, #260]	; (8023310 <UBLOX_DMA_IrqHandler+0xd68>)
 802320a:	429a      	cmp	r2, r3
 802320c:	f240 8082 	bls.w	8023314 <UBLOX_DMA_IrqHandler+0xd6c>
 8023210:	4b2f      	ldr	r3, [pc, #188]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023212:	681b      	ldr	r3, [r3, #0]
 8023214:	4a30      	ldr	r2, [pc, #192]	; (80232d8 <UBLOX_DMA_IrqHandler+0xd30>)
 8023216:	4293      	cmp	r3, r2
 8023218:	d053      	beq.n	80232c2 <UBLOX_DMA_IrqHandler+0xd1a>
 802321a:	4b2d      	ldr	r3, [pc, #180]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802321c:	681b      	ldr	r3, [r3, #0]
 802321e:	4a2f      	ldr	r2, [pc, #188]	; (80232dc <UBLOX_DMA_IrqHandler+0xd34>)
 8023220:	4293      	cmp	r3, r2
 8023222:	d04c      	beq.n	80232be <UBLOX_DMA_IrqHandler+0xd16>
 8023224:	4b2a      	ldr	r3, [pc, #168]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023226:	681b      	ldr	r3, [r3, #0]
 8023228:	4a2d      	ldr	r2, [pc, #180]	; (80232e0 <UBLOX_DMA_IrqHandler+0xd38>)
 802322a:	4293      	cmp	r3, r2
 802322c:	d045      	beq.n	80232ba <UBLOX_DMA_IrqHandler+0xd12>
 802322e:	4b28      	ldr	r3, [pc, #160]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023230:	681b      	ldr	r3, [r3, #0]
 8023232:	4a2c      	ldr	r2, [pc, #176]	; (80232e4 <UBLOX_DMA_IrqHandler+0xd3c>)
 8023234:	4293      	cmp	r3, r2
 8023236:	d03e      	beq.n	80232b6 <UBLOX_DMA_IrqHandler+0xd0e>
 8023238:	4b25      	ldr	r3, [pc, #148]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802323a:	681b      	ldr	r3, [r3, #0]
 802323c:	4a2a      	ldr	r2, [pc, #168]	; (80232e8 <UBLOX_DMA_IrqHandler+0xd40>)
 802323e:	4293      	cmp	r3, r2
 8023240:	d037      	beq.n	80232b2 <UBLOX_DMA_IrqHandler+0xd0a>
 8023242:	4b23      	ldr	r3, [pc, #140]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023244:	681b      	ldr	r3, [r3, #0]
 8023246:	4a29      	ldr	r2, [pc, #164]	; (80232ec <UBLOX_DMA_IrqHandler+0xd44>)
 8023248:	4293      	cmp	r3, r2
 802324a:	d030      	beq.n	80232ae <UBLOX_DMA_IrqHandler+0xd06>
 802324c:	4b20      	ldr	r3, [pc, #128]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802324e:	681b      	ldr	r3, [r3, #0]
 8023250:	4a27      	ldr	r2, [pc, #156]	; (80232f0 <UBLOX_DMA_IrqHandler+0xd48>)
 8023252:	4293      	cmp	r3, r2
 8023254:	d029      	beq.n	80232aa <UBLOX_DMA_IrqHandler+0xd02>
 8023256:	4b1e      	ldr	r3, [pc, #120]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023258:	681b      	ldr	r3, [r3, #0]
 802325a:	4a26      	ldr	r2, [pc, #152]	; (80232f4 <UBLOX_DMA_IrqHandler+0xd4c>)
 802325c:	4293      	cmp	r3, r2
 802325e:	d022      	beq.n	80232a6 <UBLOX_DMA_IrqHandler+0xcfe>
 8023260:	4b1b      	ldr	r3, [pc, #108]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023262:	681b      	ldr	r3, [r3, #0]
 8023264:	4a24      	ldr	r2, [pc, #144]	; (80232f8 <UBLOX_DMA_IrqHandler+0xd50>)
 8023266:	4293      	cmp	r3, r2
 8023268:	d01a      	beq.n	80232a0 <UBLOX_DMA_IrqHandler+0xcf8>
 802326a:	4b19      	ldr	r3, [pc, #100]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 802326c:	681b      	ldr	r3, [r3, #0]
 802326e:	4a23      	ldr	r2, [pc, #140]	; (80232fc <UBLOX_DMA_IrqHandler+0xd54>)
 8023270:	4293      	cmp	r3, r2
 8023272:	d012      	beq.n	802329a <UBLOX_DMA_IrqHandler+0xcf2>
 8023274:	4b16      	ldr	r3, [pc, #88]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023276:	681b      	ldr	r3, [r3, #0]
 8023278:	4a21      	ldr	r2, [pc, #132]	; (8023300 <UBLOX_DMA_IrqHandler+0xd58>)
 802327a:	4293      	cmp	r3, r2
 802327c:	d00a      	beq.n	8023294 <UBLOX_DMA_IrqHandler+0xcec>
 802327e:	4b14      	ldr	r3, [pc, #80]	; (80232d0 <UBLOX_DMA_IrqHandler+0xd28>)
 8023280:	681b      	ldr	r3, [r3, #0]
 8023282:	4a20      	ldr	r2, [pc, #128]	; (8023304 <UBLOX_DMA_IrqHandler+0xd5c>)
 8023284:	4293      	cmp	r3, r2
 8023286:	d102      	bne.n	802328e <UBLOX_DMA_IrqHandler+0xce6>
 8023288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802328c:	e01a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802328e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023292:	e017      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 8023294:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023298:	e014      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 802329a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802329e:	e011      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80232a4:	e00e      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232a6:	2340      	movs	r3, #64	; 0x40
 80232a8:	e00c      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232aa:	2340      	movs	r3, #64	; 0x40
 80232ac:	e00a      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ae:	2340      	movs	r3, #64	; 0x40
 80232b0:	e008      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b2:	2340      	movs	r3, #64	; 0x40
 80232b4:	e006      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232b6:	2301      	movs	r3, #1
 80232b8:	e004      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232ba:	2301      	movs	r3, #1
 80232bc:	e002      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232be:	2301      	movs	r3, #1
 80232c0:	e000      	b.n	80232c4 <UBLOX_DMA_IrqHandler+0xd1c>
 80232c2:	2301      	movs	r3, #1
 80232c4:	4a01      	ldr	r2, [pc, #4]	; (80232cc <UBLOX_DMA_IrqHandler+0xd24>)
 80232c6:	60d3      	str	r3, [r2, #12]
 80232c8:	e080      	b.n	80233cc <UBLOX_DMA_IrqHandler+0xe24>
 80232ca:	bf00      	nop
 80232cc:	40026000 	.word	0x40026000
 80232d0:	200084c4 	.word	0x200084c4
 80232d4:	40026458 	.word	0x40026458
 80232d8:	40026010 	.word	0x40026010
 80232dc:	40026410 	.word	0x40026410
 80232e0:	40026070 	.word	0x40026070
 80232e4:	40026470 	.word	0x40026470
 80232e8:	40026028 	.word	0x40026028
 80232ec:	40026428 	.word	0x40026428
 80232f0:	40026088 	.word	0x40026088
 80232f4:	40026488 	.word	0x40026488
 80232f8:	40026040 	.word	0x40026040
 80232fc:	40026440 	.word	0x40026440
 8023300:	400260a0 	.word	0x400260a0
 8023304:	400264a0 	.word	0x400264a0
 8023308:	40026400 	.word	0x40026400
 802330c:	400260b8 	.word	0x400260b8
 8023310:	40026058 	.word	0x40026058
 8023314:	4b95      	ldr	r3, [pc, #596]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023316:	681b      	ldr	r3, [r3, #0]
 8023318:	4a95      	ldr	r2, [pc, #596]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 802331a:	4293      	cmp	r3, r2
 802331c:	d053      	beq.n	80233c6 <UBLOX_DMA_IrqHandler+0xe1e>
 802331e:	4b93      	ldr	r3, [pc, #588]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023320:	681b      	ldr	r3, [r3, #0]
 8023322:	4a94      	ldr	r2, [pc, #592]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 8023324:	4293      	cmp	r3, r2
 8023326:	d04c      	beq.n	80233c2 <UBLOX_DMA_IrqHandler+0xe1a>
 8023328:	4b90      	ldr	r3, [pc, #576]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802332a:	681b      	ldr	r3, [r3, #0]
 802332c:	4a92      	ldr	r2, [pc, #584]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 802332e:	4293      	cmp	r3, r2
 8023330:	d045      	beq.n	80233be <UBLOX_DMA_IrqHandler+0xe16>
 8023332:	4b8e      	ldr	r3, [pc, #568]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023334:	681b      	ldr	r3, [r3, #0]
 8023336:	4a91      	ldr	r2, [pc, #580]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 8023338:	4293      	cmp	r3, r2
 802333a:	d03e      	beq.n	80233ba <UBLOX_DMA_IrqHandler+0xe12>
 802333c:	4b8b      	ldr	r3, [pc, #556]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802333e:	681b      	ldr	r3, [r3, #0]
 8023340:	4a8f      	ldr	r2, [pc, #572]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023342:	4293      	cmp	r3, r2
 8023344:	d037      	beq.n	80233b6 <UBLOX_DMA_IrqHandler+0xe0e>
 8023346:	4b89      	ldr	r3, [pc, #548]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023348:	681b      	ldr	r3, [r3, #0]
 802334a:	4a8e      	ldr	r2, [pc, #568]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 802334c:	4293      	cmp	r3, r2
 802334e:	d030      	beq.n	80233b2 <UBLOX_DMA_IrqHandler+0xe0a>
 8023350:	4b86      	ldr	r3, [pc, #536]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023352:	681b      	ldr	r3, [r3, #0]
 8023354:	4a8c      	ldr	r2, [pc, #560]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 8023356:	4293      	cmp	r3, r2
 8023358:	d029      	beq.n	80233ae <UBLOX_DMA_IrqHandler+0xe06>
 802335a:	4b84      	ldr	r3, [pc, #528]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802335c:	681b      	ldr	r3, [r3, #0]
 802335e:	4a8b      	ldr	r2, [pc, #556]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023360:	4293      	cmp	r3, r2
 8023362:	d022      	beq.n	80233aa <UBLOX_DMA_IrqHandler+0xe02>
 8023364:	4b81      	ldr	r3, [pc, #516]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023366:	681b      	ldr	r3, [r3, #0]
 8023368:	4a89      	ldr	r2, [pc, #548]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802336a:	4293      	cmp	r3, r2
 802336c:	d01a      	beq.n	80233a4 <UBLOX_DMA_IrqHandler+0xdfc>
 802336e:	4b7f      	ldr	r3, [pc, #508]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023370:	681b      	ldr	r3, [r3, #0]
 8023372:	4a88      	ldr	r2, [pc, #544]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023374:	4293      	cmp	r3, r2
 8023376:	d012      	beq.n	802339e <UBLOX_DMA_IrqHandler+0xdf6>
 8023378:	4b7c      	ldr	r3, [pc, #496]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802337a:	681b      	ldr	r3, [r3, #0]
 802337c:	4a86      	ldr	r2, [pc, #536]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 802337e:	4293      	cmp	r3, r2
 8023380:	d00a      	beq.n	8023398 <UBLOX_DMA_IrqHandler+0xdf0>
 8023382:	4b7a      	ldr	r3, [pc, #488]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023384:	681b      	ldr	r3, [r3, #0]
 8023386:	4a85      	ldr	r2, [pc, #532]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 8023388:	4293      	cmp	r3, r2
 802338a:	d102      	bne.n	8023392 <UBLOX_DMA_IrqHandler+0xdea>
 802338c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023390:	e01a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023392:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023396:	e017      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 8023398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802339c:	e014      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 802339e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a2:	e011      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80233a8:	e00e      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233aa:	2340      	movs	r3, #64	; 0x40
 80233ac:	e00c      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ae:	2340      	movs	r3, #64	; 0x40
 80233b0:	e00a      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b2:	2340      	movs	r3, #64	; 0x40
 80233b4:	e008      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233b6:	2340      	movs	r3, #64	; 0x40
 80233b8:	e006      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233ba:	2301      	movs	r3, #1
 80233bc:	e004      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233be:	2301      	movs	r3, #1
 80233c0:	e002      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c2:	2301      	movs	r3, #1
 80233c4:	e000      	b.n	80233c8 <UBLOX_DMA_IrqHandler+0xe20>
 80233c6:	2301      	movs	r3, #1
 80233c8:	4a75      	ldr	r2, [pc, #468]	; (80235a0 <UBLOX_DMA_IrqHandler+0xff8>)
 80233ca:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart2_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart2_rx));
 80233cc:	4b67      	ldr	r3, [pc, #412]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ce:	681b      	ldr	r3, [r3, #0]
 80233d0:	461a      	mov	r2, r3
 80233d2:	4b74      	ldr	r3, [pc, #464]	; (80235a4 <UBLOX_DMA_IrqHandler+0xffc>)
 80233d4:	429a      	cmp	r2, r3
 80233d6:	d960      	bls.n	802349a <UBLOX_DMA_IrqHandler+0xef2>
 80233d8:	4b64      	ldr	r3, [pc, #400]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233da:	681b      	ldr	r3, [r3, #0]
 80233dc:	4a64      	ldr	r2, [pc, #400]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80233de:	4293      	cmp	r3, r2
 80233e0:	d057      	beq.n	8023492 <UBLOX_DMA_IrqHandler+0xeea>
 80233e2:	4b62      	ldr	r3, [pc, #392]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233e4:	681b      	ldr	r3, [r3, #0]
 80233e6:	4a63      	ldr	r2, [pc, #396]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80233e8:	4293      	cmp	r3, r2
 80233ea:	d050      	beq.n	802348e <UBLOX_DMA_IrqHandler+0xee6>
 80233ec:	4b5f      	ldr	r3, [pc, #380]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233ee:	681b      	ldr	r3, [r3, #0]
 80233f0:	4a61      	ldr	r2, [pc, #388]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80233f2:	4293      	cmp	r3, r2
 80233f4:	d049      	beq.n	802348a <UBLOX_DMA_IrqHandler+0xee2>
 80233f6:	4b5d      	ldr	r3, [pc, #372]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80233f8:	681b      	ldr	r3, [r3, #0]
 80233fa:	4a60      	ldr	r2, [pc, #384]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80233fc:	4293      	cmp	r3, r2
 80233fe:	d042      	beq.n	8023486 <UBLOX_DMA_IrqHandler+0xede>
 8023400:	4b5a      	ldr	r3, [pc, #360]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023402:	681b      	ldr	r3, [r3, #0]
 8023404:	4a5e      	ldr	r2, [pc, #376]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 8023406:	4293      	cmp	r3, r2
 8023408:	d03a      	beq.n	8023480 <UBLOX_DMA_IrqHandler+0xed8>
 802340a:	4b58      	ldr	r3, [pc, #352]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802340c:	681b      	ldr	r3, [r3, #0]
 802340e:	4a5d      	ldr	r2, [pc, #372]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 8023410:	4293      	cmp	r3, r2
 8023412:	d032      	beq.n	802347a <UBLOX_DMA_IrqHandler+0xed2>
 8023414:	4b55      	ldr	r3, [pc, #340]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023416:	681b      	ldr	r3, [r3, #0]
 8023418:	4a5b      	ldr	r2, [pc, #364]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 802341a:	4293      	cmp	r3, r2
 802341c:	d02a      	beq.n	8023474 <UBLOX_DMA_IrqHandler+0xecc>
 802341e:	4b53      	ldr	r3, [pc, #332]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023420:	681b      	ldr	r3, [r3, #0]
 8023422:	4a5a      	ldr	r2, [pc, #360]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 8023424:	4293      	cmp	r3, r2
 8023426:	d022      	beq.n	802346e <UBLOX_DMA_IrqHandler+0xec6>
 8023428:	4b50      	ldr	r3, [pc, #320]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802342a:	681b      	ldr	r3, [r3, #0]
 802342c:	4a58      	ldr	r2, [pc, #352]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 802342e:	4293      	cmp	r3, r2
 8023430:	d01a      	beq.n	8023468 <UBLOX_DMA_IrqHandler+0xec0>
 8023432:	4b4e      	ldr	r3, [pc, #312]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023434:	681b      	ldr	r3, [r3, #0]
 8023436:	4a57      	ldr	r2, [pc, #348]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023438:	4293      	cmp	r3, r2
 802343a:	d012      	beq.n	8023462 <UBLOX_DMA_IrqHandler+0xeba>
 802343c:	4b4b      	ldr	r3, [pc, #300]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802343e:	681b      	ldr	r3, [r3, #0]
 8023440:	4a55      	ldr	r2, [pc, #340]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023442:	4293      	cmp	r3, r2
 8023444:	d00a      	beq.n	802345c <UBLOX_DMA_IrqHandler+0xeb4>
 8023446:	4b49      	ldr	r3, [pc, #292]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023448:	681b      	ldr	r3, [r3, #0]
 802344a:	4a54      	ldr	r2, [pc, #336]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802344c:	4293      	cmp	r3, r2
 802344e:	d102      	bne.n	8023456 <UBLOX_DMA_IrqHandler+0xeae>
 8023450:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023454:	e01e      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023456:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802345a:	e01b      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802345c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023460:	e018      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023462:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023466:	e015      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023468:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802346c:	e012      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023472:	e00f      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023478:	e00c      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802347a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802347e:	e009      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023484:	e006      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023486:	2304      	movs	r3, #4
 8023488:	e004      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348a:	2304      	movs	r3, #4
 802348c:	e002      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 802348e:	2304      	movs	r3, #4
 8023490:	e000      	b.n	8023494 <UBLOX_DMA_IrqHandler+0xeec>
 8023492:	2304      	movs	r3, #4
 8023494:	4a44      	ldr	r2, [pc, #272]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023496:	60d3      	str	r3, [r2, #12]
 8023498:	e151      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802349a:	4b34      	ldr	r3, [pc, #208]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802349c:	681b      	ldr	r3, [r3, #0]
 802349e:	461a      	mov	r2, r3
 80234a0:	4b42      	ldr	r3, [pc, #264]	; (80235ac <UBLOX_DMA_IrqHandler+0x1004>)
 80234a2:	429a      	cmp	r2, r3
 80234a4:	f240 8084 	bls.w	80235b0 <UBLOX_DMA_IrqHandler+0x1008>
 80234a8:	4b30      	ldr	r3, [pc, #192]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234aa:	681b      	ldr	r3, [r3, #0]
 80234ac:	4a30      	ldr	r2, [pc, #192]	; (8023570 <UBLOX_DMA_IrqHandler+0xfc8>)
 80234ae:	4293      	cmp	r3, r2
 80234b0:	d057      	beq.n	8023562 <UBLOX_DMA_IrqHandler+0xfba>
 80234b2:	4b2e      	ldr	r3, [pc, #184]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234b4:	681b      	ldr	r3, [r3, #0]
 80234b6:	4a2f      	ldr	r2, [pc, #188]	; (8023574 <UBLOX_DMA_IrqHandler+0xfcc>)
 80234b8:	4293      	cmp	r3, r2
 80234ba:	d050      	beq.n	802355e <UBLOX_DMA_IrqHandler+0xfb6>
 80234bc:	4b2b      	ldr	r3, [pc, #172]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234be:	681b      	ldr	r3, [r3, #0]
 80234c0:	4a2d      	ldr	r2, [pc, #180]	; (8023578 <UBLOX_DMA_IrqHandler+0xfd0>)
 80234c2:	4293      	cmp	r3, r2
 80234c4:	d049      	beq.n	802355a <UBLOX_DMA_IrqHandler+0xfb2>
 80234c6:	4b29      	ldr	r3, [pc, #164]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234c8:	681b      	ldr	r3, [r3, #0]
 80234ca:	4a2c      	ldr	r2, [pc, #176]	; (802357c <UBLOX_DMA_IrqHandler+0xfd4>)
 80234cc:	4293      	cmp	r3, r2
 80234ce:	d042      	beq.n	8023556 <UBLOX_DMA_IrqHandler+0xfae>
 80234d0:	4b26      	ldr	r3, [pc, #152]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234d2:	681b      	ldr	r3, [r3, #0]
 80234d4:	4a2a      	ldr	r2, [pc, #168]	; (8023580 <UBLOX_DMA_IrqHandler+0xfd8>)
 80234d6:	4293      	cmp	r3, r2
 80234d8:	d03a      	beq.n	8023550 <UBLOX_DMA_IrqHandler+0xfa8>
 80234da:	4b24      	ldr	r3, [pc, #144]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234dc:	681b      	ldr	r3, [r3, #0]
 80234de:	4a29      	ldr	r2, [pc, #164]	; (8023584 <UBLOX_DMA_IrqHandler+0xfdc>)
 80234e0:	4293      	cmp	r3, r2
 80234e2:	d032      	beq.n	802354a <UBLOX_DMA_IrqHandler+0xfa2>
 80234e4:	4b21      	ldr	r3, [pc, #132]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234e6:	681b      	ldr	r3, [r3, #0]
 80234e8:	4a27      	ldr	r2, [pc, #156]	; (8023588 <UBLOX_DMA_IrqHandler+0xfe0>)
 80234ea:	4293      	cmp	r3, r2
 80234ec:	d02a      	beq.n	8023544 <UBLOX_DMA_IrqHandler+0xf9c>
 80234ee:	4b1f      	ldr	r3, [pc, #124]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234f0:	681b      	ldr	r3, [r3, #0]
 80234f2:	4a26      	ldr	r2, [pc, #152]	; (802358c <UBLOX_DMA_IrqHandler+0xfe4>)
 80234f4:	4293      	cmp	r3, r2
 80234f6:	d022      	beq.n	802353e <UBLOX_DMA_IrqHandler+0xf96>
 80234f8:	4b1c      	ldr	r3, [pc, #112]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 80234fa:	681b      	ldr	r3, [r3, #0]
 80234fc:	4a24      	ldr	r2, [pc, #144]	; (8023590 <UBLOX_DMA_IrqHandler+0xfe8>)
 80234fe:	4293      	cmp	r3, r2
 8023500:	d01a      	beq.n	8023538 <UBLOX_DMA_IrqHandler+0xf90>
 8023502:	4b1a      	ldr	r3, [pc, #104]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023504:	681b      	ldr	r3, [r3, #0]
 8023506:	4a23      	ldr	r2, [pc, #140]	; (8023594 <UBLOX_DMA_IrqHandler+0xfec>)
 8023508:	4293      	cmp	r3, r2
 802350a:	d012      	beq.n	8023532 <UBLOX_DMA_IrqHandler+0xf8a>
 802350c:	4b17      	ldr	r3, [pc, #92]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 802350e:	681b      	ldr	r3, [r3, #0]
 8023510:	4a21      	ldr	r2, [pc, #132]	; (8023598 <UBLOX_DMA_IrqHandler+0xff0>)
 8023512:	4293      	cmp	r3, r2
 8023514:	d00a      	beq.n	802352c <UBLOX_DMA_IrqHandler+0xf84>
 8023516:	4b15      	ldr	r3, [pc, #84]	; (802356c <UBLOX_DMA_IrqHandler+0xfc4>)
 8023518:	681b      	ldr	r3, [r3, #0]
 802351a:	4a20      	ldr	r2, [pc, #128]	; (802359c <UBLOX_DMA_IrqHandler+0xff4>)
 802351c:	4293      	cmp	r3, r2
 802351e:	d102      	bne.n	8023526 <UBLOX_DMA_IrqHandler+0xf7e>
 8023520:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023524:	e01e      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023526:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802352a:	e01b      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802352c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023530:	e018      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023532:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023536:	e015      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023538:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802353c:	e012      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802353e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023542:	e00f      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023548:	e00c      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802354a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802354e:	e009      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023554:	e006      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023556:	2304      	movs	r3, #4
 8023558:	e004      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355a:	2304      	movs	r3, #4
 802355c:	e002      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 802355e:	2304      	movs	r3, #4
 8023560:	e000      	b.n	8023564 <UBLOX_DMA_IrqHandler+0xfbc>
 8023562:	2304      	movs	r3, #4
 8023564:	4a10      	ldr	r2, [pc, #64]	; (80235a8 <UBLOX_DMA_IrqHandler+0x1000>)
 8023566:	6093      	str	r3, [r2, #8]
 8023568:	e0e9      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802356a:	bf00      	nop
 802356c:	200084c4 	.word	0x200084c4
 8023570:	40026010 	.word	0x40026010
 8023574:	40026410 	.word	0x40026410
 8023578:	40026070 	.word	0x40026070
 802357c:	40026470 	.word	0x40026470
 8023580:	40026028 	.word	0x40026028
 8023584:	40026428 	.word	0x40026428
 8023588:	40026088 	.word	0x40026088
 802358c:	40026488 	.word	0x40026488
 8023590:	40026040 	.word	0x40026040
 8023594:	40026440 	.word	0x40026440
 8023598:	400260a0 	.word	0x400260a0
 802359c:	400264a0 	.word	0x400264a0
 80235a0:	40026000 	.word	0x40026000
 80235a4:	40026458 	.word	0x40026458
 80235a8:	40026400 	.word	0x40026400
 80235ac:	400260b8 	.word	0x400260b8
 80235b0:	4b66      	ldr	r3, [pc, #408]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235b2:	681b      	ldr	r3, [r3, #0]
 80235b4:	461a      	mov	r2, r3
 80235b6:	4b66      	ldr	r3, [pc, #408]	; (8023750 <UBLOX_DMA_IrqHandler+0x11a8>)
 80235b8:	429a      	cmp	r2, r3
 80235ba:	d960      	bls.n	802367e <UBLOX_DMA_IrqHandler+0x10d6>
 80235bc:	4b63      	ldr	r3, [pc, #396]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235be:	681b      	ldr	r3, [r3, #0]
 80235c0:	4a64      	ldr	r2, [pc, #400]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 80235c2:	4293      	cmp	r3, r2
 80235c4:	d057      	beq.n	8023676 <UBLOX_DMA_IrqHandler+0x10ce>
 80235c6:	4b61      	ldr	r3, [pc, #388]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235c8:	681b      	ldr	r3, [r3, #0]
 80235ca:	4a63      	ldr	r2, [pc, #396]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 80235cc:	4293      	cmp	r3, r2
 80235ce:	d050      	beq.n	8023672 <UBLOX_DMA_IrqHandler+0x10ca>
 80235d0:	4b5e      	ldr	r3, [pc, #376]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235d2:	681b      	ldr	r3, [r3, #0]
 80235d4:	4a61      	ldr	r2, [pc, #388]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 80235d6:	4293      	cmp	r3, r2
 80235d8:	d049      	beq.n	802366e <UBLOX_DMA_IrqHandler+0x10c6>
 80235da:	4b5c      	ldr	r3, [pc, #368]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235dc:	681b      	ldr	r3, [r3, #0]
 80235de:	4a60      	ldr	r2, [pc, #384]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80235e0:	4293      	cmp	r3, r2
 80235e2:	d042      	beq.n	802366a <UBLOX_DMA_IrqHandler+0x10c2>
 80235e4:	4b59      	ldr	r3, [pc, #356]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235e6:	681b      	ldr	r3, [r3, #0]
 80235e8:	4a5e      	ldr	r2, [pc, #376]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80235ea:	4293      	cmp	r3, r2
 80235ec:	d03a      	beq.n	8023664 <UBLOX_DMA_IrqHandler+0x10bc>
 80235ee:	4b57      	ldr	r3, [pc, #348]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235f0:	681b      	ldr	r3, [r3, #0]
 80235f2:	4a5d      	ldr	r2, [pc, #372]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80235f4:	4293      	cmp	r3, r2
 80235f6:	d032      	beq.n	802365e <UBLOX_DMA_IrqHandler+0x10b6>
 80235f8:	4b54      	ldr	r3, [pc, #336]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80235fa:	681b      	ldr	r3, [r3, #0]
 80235fc:	4a5b      	ldr	r2, [pc, #364]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80235fe:	4293      	cmp	r3, r2
 8023600:	d02a      	beq.n	8023658 <UBLOX_DMA_IrqHandler+0x10b0>
 8023602:	4b52      	ldr	r3, [pc, #328]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023604:	681b      	ldr	r3, [r3, #0]
 8023606:	4a5a      	ldr	r2, [pc, #360]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 8023608:	4293      	cmp	r3, r2
 802360a:	d022      	beq.n	8023652 <UBLOX_DMA_IrqHandler+0x10aa>
 802360c:	4b4f      	ldr	r3, [pc, #316]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802360e:	681b      	ldr	r3, [r3, #0]
 8023610:	4a58      	ldr	r2, [pc, #352]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 8023612:	4293      	cmp	r3, r2
 8023614:	d01a      	beq.n	802364c <UBLOX_DMA_IrqHandler+0x10a4>
 8023616:	4b4d      	ldr	r3, [pc, #308]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023618:	681b      	ldr	r3, [r3, #0]
 802361a:	4a57      	ldr	r2, [pc, #348]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 802361c:	4293      	cmp	r3, r2
 802361e:	d012      	beq.n	8023646 <UBLOX_DMA_IrqHandler+0x109e>
 8023620:	4b4a      	ldr	r3, [pc, #296]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023622:	681b      	ldr	r3, [r3, #0]
 8023624:	4a55      	ldr	r2, [pc, #340]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 8023626:	4293      	cmp	r3, r2
 8023628:	d00a      	beq.n	8023640 <UBLOX_DMA_IrqHandler+0x1098>
 802362a:	4b48      	ldr	r3, [pc, #288]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802362c:	681b      	ldr	r3, [r3, #0]
 802362e:	4a54      	ldr	r2, [pc, #336]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 8023630:	4293      	cmp	r3, r2
 8023632:	d102      	bne.n	802363a <UBLOX_DMA_IrqHandler+0x1092>
 8023634:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023638:	e01e      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802363a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802363e:	e01b      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023640:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023644:	e018      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023646:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802364a:	e015      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802364c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023650:	e012      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023656:	e00f      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023658:	f44f 7380 	mov.w	r3, #256	; 0x100
 802365c:	e00c      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802365e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023662:	e009      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023668:	e006      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366a:	2304      	movs	r3, #4
 802366c:	e004      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 802366e:	2304      	movs	r3, #4
 8023670:	e002      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023672:	2304      	movs	r3, #4
 8023674:	e000      	b.n	8023678 <UBLOX_DMA_IrqHandler+0x10d0>
 8023676:	2304      	movs	r3, #4
 8023678:	4a42      	ldr	r2, [pc, #264]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802367a:	60d3      	str	r3, [r2, #12]
 802367c:	e05f      	b.n	802373e <UBLOX_DMA_IrqHandler+0x1196>
 802367e:	4b33      	ldr	r3, [pc, #204]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023680:	681b      	ldr	r3, [r3, #0]
 8023682:	4a34      	ldr	r2, [pc, #208]	; (8023754 <UBLOX_DMA_IrqHandler+0x11ac>)
 8023684:	4293      	cmp	r3, r2
 8023686:	d057      	beq.n	8023738 <UBLOX_DMA_IrqHandler+0x1190>
 8023688:	4b30      	ldr	r3, [pc, #192]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802368a:	681b      	ldr	r3, [r3, #0]
 802368c:	4a32      	ldr	r2, [pc, #200]	; (8023758 <UBLOX_DMA_IrqHandler+0x11b0>)
 802368e:	4293      	cmp	r3, r2
 8023690:	d050      	beq.n	8023734 <UBLOX_DMA_IrqHandler+0x118c>
 8023692:	4b2e      	ldr	r3, [pc, #184]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 8023694:	681b      	ldr	r3, [r3, #0]
 8023696:	4a31      	ldr	r2, [pc, #196]	; (802375c <UBLOX_DMA_IrqHandler+0x11b4>)
 8023698:	4293      	cmp	r3, r2
 802369a:	d049      	beq.n	8023730 <UBLOX_DMA_IrqHandler+0x1188>
 802369c:	4b2b      	ldr	r3, [pc, #172]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 802369e:	681b      	ldr	r3, [r3, #0]
 80236a0:	4a2f      	ldr	r2, [pc, #188]	; (8023760 <UBLOX_DMA_IrqHandler+0x11b8>)
 80236a2:	4293      	cmp	r3, r2
 80236a4:	d042      	beq.n	802372c <UBLOX_DMA_IrqHandler+0x1184>
 80236a6:	4b29      	ldr	r3, [pc, #164]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236a8:	681b      	ldr	r3, [r3, #0]
 80236aa:	4a2e      	ldr	r2, [pc, #184]	; (8023764 <UBLOX_DMA_IrqHandler+0x11bc>)
 80236ac:	4293      	cmp	r3, r2
 80236ae:	d03a      	beq.n	8023726 <UBLOX_DMA_IrqHandler+0x117e>
 80236b0:	4b26      	ldr	r3, [pc, #152]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236b2:	681b      	ldr	r3, [r3, #0]
 80236b4:	4a2c      	ldr	r2, [pc, #176]	; (8023768 <UBLOX_DMA_IrqHandler+0x11c0>)
 80236b6:	4293      	cmp	r3, r2
 80236b8:	d032      	beq.n	8023720 <UBLOX_DMA_IrqHandler+0x1178>
 80236ba:	4b24      	ldr	r3, [pc, #144]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236bc:	681b      	ldr	r3, [r3, #0]
 80236be:	4a2b      	ldr	r2, [pc, #172]	; (802376c <UBLOX_DMA_IrqHandler+0x11c4>)
 80236c0:	4293      	cmp	r3, r2
 80236c2:	d02a      	beq.n	802371a <UBLOX_DMA_IrqHandler+0x1172>
 80236c4:	4b21      	ldr	r3, [pc, #132]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236c6:	681b      	ldr	r3, [r3, #0]
 80236c8:	4a29      	ldr	r2, [pc, #164]	; (8023770 <UBLOX_DMA_IrqHandler+0x11c8>)
 80236ca:	4293      	cmp	r3, r2
 80236cc:	d022      	beq.n	8023714 <UBLOX_DMA_IrqHandler+0x116c>
 80236ce:	4b1f      	ldr	r3, [pc, #124]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236d0:	681b      	ldr	r3, [r3, #0]
 80236d2:	4a28      	ldr	r2, [pc, #160]	; (8023774 <UBLOX_DMA_IrqHandler+0x11cc>)
 80236d4:	4293      	cmp	r3, r2
 80236d6:	d01a      	beq.n	802370e <UBLOX_DMA_IrqHandler+0x1166>
 80236d8:	4b1c      	ldr	r3, [pc, #112]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236da:	681b      	ldr	r3, [r3, #0]
 80236dc:	4a26      	ldr	r2, [pc, #152]	; (8023778 <UBLOX_DMA_IrqHandler+0x11d0>)
 80236de:	4293      	cmp	r3, r2
 80236e0:	d012      	beq.n	8023708 <UBLOX_DMA_IrqHandler+0x1160>
 80236e2:	4b1a      	ldr	r3, [pc, #104]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236e4:	681b      	ldr	r3, [r3, #0]
 80236e6:	4a25      	ldr	r2, [pc, #148]	; (802377c <UBLOX_DMA_IrqHandler+0x11d4>)
 80236e8:	4293      	cmp	r3, r2
 80236ea:	d00a      	beq.n	8023702 <UBLOX_DMA_IrqHandler+0x115a>
 80236ec:	4b17      	ldr	r3, [pc, #92]	; (802374c <UBLOX_DMA_IrqHandler+0x11a4>)
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	4a23      	ldr	r2, [pc, #140]	; (8023780 <UBLOX_DMA_IrqHandler+0x11d8>)
 80236f2:	4293      	cmp	r3, r2
 80236f4:	d102      	bne.n	80236fc <UBLOX_DMA_IrqHandler+0x1154>
 80236f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80236fa:	e01e      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 80236fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8023700:	e01b      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023702:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023706:	e018      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023708:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802370c:	e015      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802370e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023712:	e012      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023714:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023718:	e00f      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802371a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802371e:	e00c      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023724:	e009      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023726:	f44f 7380 	mov.w	r3, #256	; 0x100
 802372a:	e006      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 802372c:	2304      	movs	r3, #4
 802372e:	e004      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023730:	2304      	movs	r3, #4
 8023732:	e002      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023734:	2304      	movs	r3, #4
 8023736:	e000      	b.n	802373a <UBLOX_DMA_IrqHandler+0x1192>
 8023738:	2304      	movs	r3, #4
 802373a:	4a12      	ldr	r2, [pc, #72]	; (8023784 <UBLOX_DMA_IrqHandler+0x11dc>)
 802373c:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 802373e:	2280      	movs	r2, #128	; 0x80
 8023740:	4911      	ldr	r1, [pc, #68]	; (8023788 <UBLOX_DMA_IrqHandler+0x11e0>)
 8023742:	4812      	ldr	r0, [pc, #72]	; (802378c <UBLOX_DMA_IrqHandler+0x11e4>)
 8023744:	f012 ff78 	bl	8036638 <HAL_UART_Receive_DMA>
}
 8023748:	bf00      	nop
 802374a:	bd80      	pop	{r7, pc}
 802374c:	200084c4 	.word	0x200084c4
 8023750:	40026058 	.word	0x40026058
 8023754:	40026010 	.word	0x40026010
 8023758:	40026410 	.word	0x40026410
 802375c:	40026070 	.word	0x40026070
 8023760:	40026470 	.word	0x40026470
 8023764:	40026028 	.word	0x40026028
 8023768:	40026428 	.word	0x40026428
 802376c:	40026088 	.word	0x40026088
 8023770:	40026488 	.word	0x40026488
 8023774:	40026040 	.word	0x40026040
 8023778:	40026440 	.word	0x40026440
 802377c:	400260a0 	.word	0x400260a0
 8023780:	400264a0 	.word	0x400264a0
 8023784:	40026000 	.word	0x40026000
 8023788:	20000d80 	.word	0x20000d80
 802378c:	20008938 	.word	0x20008938

08023790 <UBLOX_DMA_Init>:

void UBLOX_DMA_Init(void) {
 8023790:	b580      	push	{r7, lr}
 8023792:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);        // enable idle line interrupt
 8023794:	4b0f      	ldr	r3, [pc, #60]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 8023796:	681b      	ldr	r3, [r3, #0]
 8023798:	68da      	ldr	r2, [r3, #12]
 802379a:	4b0e      	ldr	r3, [pc, #56]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 802379c:	681b      	ldr	r3, [r3, #0]
 802379e:	f042 0210 	orr.w	r2, r2, #16
 80237a2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 80237a4:	4b0c      	ldr	r3, [pc, #48]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237a6:	681b      	ldr	r3, [r3, #0]
 80237a8:	681a      	ldr	r2, [r3, #0]
 80237aa:	4b0b      	ldr	r3, [pc, #44]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237ac:	681b      	ldr	r3, [r3, #0]
 80237ae:	f042 0210 	orr.w	r2, r2, #16
 80237b2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);    // enable half complete interrupt
 80237b4:	4b08      	ldr	r3, [pc, #32]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237b6:	681b      	ldr	r3, [r3, #0]
 80237b8:	681a      	ldr	r2, [r3, #0]
 80237ba:	4b07      	ldr	r3, [pc, #28]	; (80237d8 <UBLOX_DMA_Init+0x48>)
 80237bc:	681b      	ldr	r3, [r3, #0]
 80237be:	f042 0208 	orr.w	r2, r2, #8
 80237c2:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart2, (uint8_t*) UBLOX_DMA_RX, UBLOX_DMA_RX_SZ);
 80237c4:	2280      	movs	r2, #128	; 0x80
 80237c6:	4905      	ldr	r1, [pc, #20]	; (80237dc <UBLOX_DMA_Init+0x4c>)
 80237c8:	4802      	ldr	r0, [pc, #8]	; (80237d4 <UBLOX_DMA_Init+0x44>)
 80237ca:	f012 ff35 	bl	8036638 <HAL_UART_Receive_DMA>
}
 80237ce:	bf00      	nop
 80237d0:	bd80      	pop	{r7, pc}
 80237d2:	bf00      	nop
 80237d4:	20008938 	.word	0x20008938
 80237d8:	200084c4 	.word	0x200084c4
 80237dc:	20000d80 	.word	0x20000d80

080237e0 <UBLOX_Check_Buffer>:

static void UBLOX_Check_Buffer(uint8_t idle) {
 80237e0:	b580      	push	{r7, lr}
 80237e2:	b084      	sub	sp, #16
 80237e4:	af00      	add	r7, sp, #0
 80237e6:	4603      	mov	r3, r0
 80237e8:	71fb      	strb	r3, [r7, #7]
    static uint8_t clear = 1;
    static size_t old_pos;
    size_t pos;

    // Auto clear
    if (clear) {
 80237ea:	4b24      	ldr	r3, [pc, #144]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237ec:	781b      	ldrb	r3, [r3, #0]
 80237ee:	2b00      	cmp	r3, #0
 80237f0:	d004      	beq.n	80237fc <UBLOX_Check_Buffer+0x1c>
        clear = 0;
 80237f2:	4b22      	ldr	r3, [pc, #136]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237f4:	2200      	movs	r2, #0
 80237f6:	701a      	strb	r2, [r3, #0]
        UBLOX_Reset_Buffer();
 80237f8:	f000 f864 	bl	80238c4 <UBLOX_Reset_Buffer>
    }
    clear = idle;
 80237fc:	4a1f      	ldr	r2, [pc, #124]	; (802387c <UBLOX_Check_Buffer+0x9c>)
 80237fe:	79fb      	ldrb	r3, [r7, #7]
 8023800:	7013      	strb	r3, [r2, #0]

    /* Calculate current position in buffer */
    pos = UBLOX_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8023802:	4b1f      	ldr	r3, [pc, #124]	; (8023880 <UBLOX_Check_Buffer+0xa0>)
 8023804:	681b      	ldr	r3, [r3, #0]
 8023806:	685b      	ldr	r3, [r3, #4]
 8023808:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802380c:	60fb      	str	r3, [r7, #12]
    if (pos != old_pos) { /* Check change in received data */
 802380e:	4b1d      	ldr	r3, [pc, #116]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023810:	681b      	ldr	r3, [r3, #0]
 8023812:	68fa      	ldr	r2, [r7, #12]
 8023814:	429a      	cmp	r2, r3
 8023816:	d023      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
        if (pos > old_pos) { /* Current position is over previous one */
 8023818:	4b1a      	ldr	r3, [pc, #104]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802381a:	681b      	ldr	r3, [r3, #0]
 802381c:	68fa      	ldr	r2, [r7, #12]
 802381e:	429a      	cmp	r2, r3
 8023820:	d90b      	bls.n	802383a <UBLOX_Check_Buffer+0x5a>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], pos - old_pos);
 8023822:	4b18      	ldr	r3, [pc, #96]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023824:	681b      	ldr	r3, [r3, #0]
 8023826:	4a18      	ldr	r2, [pc, #96]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023828:	1898      	adds	r0, r3, r2
 802382a:	4b16      	ldr	r3, [pc, #88]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802382c:	681b      	ldr	r3, [r3, #0]
 802382e:	68fa      	ldr	r2, [r7, #12]
 8023830:	1ad3      	subs	r3, r2, r3
 8023832:	4619      	mov	r1, r3
 8023834:	f000 f82a 	bl	802388c <UBLOX_Fill_Buffer>
 8023838:	e012      	b.n	8023860 <UBLOX_Check_Buffer+0x80>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            UBLOX_Fill_Buffer(&UBLOX_DMA_RX[old_pos], UBLOX_DMA_RX_SZ - old_pos);
 802383a:	4b12      	ldr	r3, [pc, #72]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 802383c:	681b      	ldr	r3, [r3, #0]
 802383e:	4a12      	ldr	r2, [pc, #72]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 8023840:	441a      	add	r2, r3
 8023842:	4b10      	ldr	r3, [pc, #64]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023844:	681b      	ldr	r3, [r3, #0]
 8023846:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 802384a:	4619      	mov	r1, r3
 802384c:	4610      	mov	r0, r2
 802384e:	f000 f81d 	bl	802388c <UBLOX_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 8023852:	68fb      	ldr	r3, [r7, #12]
 8023854:	2b00      	cmp	r3, #0
 8023856:	d003      	beq.n	8023860 <UBLOX_Check_Buffer+0x80>
                UBLOX_Fill_Buffer(&UBLOX_DMA_RX[0], pos);
 8023858:	68f9      	ldr	r1, [r7, #12]
 802385a:	480b      	ldr	r0, [pc, #44]	; (8023888 <UBLOX_Check_Buffer+0xa8>)
 802385c:	f000 f816 	bl	802388c <UBLOX_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 8023860:	4a08      	ldr	r2, [pc, #32]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023862:	68fb      	ldr	r3, [r7, #12]
 8023864:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == UBLOX_DMA_RX_SZ) {
 8023866:	4b07      	ldr	r3, [pc, #28]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023868:	681b      	ldr	r3, [r3, #0]
 802386a:	2b80      	cmp	r3, #128	; 0x80
 802386c:	d102      	bne.n	8023874 <UBLOX_Check_Buffer+0x94>
        old_pos = 0;
 802386e:	4b05      	ldr	r3, [pc, #20]	; (8023884 <UBLOX_Check_Buffer+0xa4>)
 8023870:	2200      	movs	r2, #0
 8023872:	601a      	str	r2, [r3, #0]
    }
}
 8023874:	bf00      	nop
 8023876:	3710      	adds	r7, #16
 8023878:	46bd      	mov	sp, r7
 802387a:	bd80      	pop	{r7, pc}
 802387c:	20000000 	.word	0x20000000
 8023880:	200084c4 	.word	0x200084c4
 8023884:	20000e04 	.word	0x20000e04
 8023888:	20000d80 	.word	0x20000d80

0802388c <UBLOX_Fill_Buffer>:

static void UBLOX_Fill_Buffer(const void *data, size_t len) {
 802388c:	b580      	push	{r7, lr}
 802388e:	b082      	sub	sp, #8
 8023890:	af00      	add	r7, sp, #0
 8023892:	6078      	str	r0, [r7, #4]
 8023894:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&UBLOX_UART_RX[ublox_write], data, len);
 8023896:	4b09      	ldr	r3, [pc, #36]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 8023898:	681b      	ldr	r3, [r3, #0]
 802389a:	4a09      	ldr	r2, [pc, #36]	; (80238c0 <UBLOX_Fill_Buffer+0x34>)
 802389c:	4413      	add	r3, r2
 802389e:	683a      	ldr	r2, [r7, #0]
 80238a0:	6879      	ldr	r1, [r7, #4]
 80238a2:	4618      	mov	r0, r3
 80238a4:	f01c f847 	bl	803f936 <memcpy>
    ublox_write += len;
 80238a8:	4b04      	ldr	r3, [pc, #16]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238aa:	681a      	ldr	r2, [r3, #0]
 80238ac:	683b      	ldr	r3, [r7, #0]
 80238ae:	4413      	add	r3, r2
 80238b0:	4a02      	ldr	r2, [pc, #8]	; (80238bc <UBLOX_Fill_Buffer+0x30>)
 80238b2:	6013      	str	r3, [r2, #0]
}
 80238b4:	bf00      	nop
 80238b6:	3708      	adds	r7, #8
 80238b8:	46bd      	mov	sp, r7
 80238ba:	bd80      	pop	{r7, pc}
 80238bc:	20000e00 	.word	0x20000e00
 80238c0:	20008164 	.word	0x20008164

080238c4 <UBLOX_Reset_Buffer>:

static void UBLOX_Reset_Buffer(void) {
 80238c4:	b580      	push	{r7, lr}
 80238c6:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(UBLOX_UART_RX, 0x00, ublox_write);
 80238c8:	4b05      	ldr	r3, [pc, #20]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238ca:	681b      	ldr	r3, [r3, #0]
 80238cc:	461a      	mov	r2, r3
 80238ce:	2100      	movs	r1, #0
 80238d0:	4804      	ldr	r0, [pc, #16]	; (80238e4 <UBLOX_Reset_Buffer+0x20>)
 80238d2:	f01c f83b 	bl	803f94c <memset>
    ublox_write = 0;
 80238d6:	4b02      	ldr	r3, [pc, #8]	; (80238e0 <UBLOX_Reset_Buffer+0x1c>)
 80238d8:	2200      	movs	r2, #0
 80238da:	601a      	str	r2, [r3, #0]
}
 80238dc:	bf00      	nop
 80238de:	bd80      	pop	{r7, pc}
 80238e0:	20000e00 	.word	0x20000e00
 80238e4:	20008164 	.word	0x20008164

080238e8 <AES_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation -------------------------------------------*/
void AES_Init(void) {
 80238e8:	b580      	push	{r7, lr}
 80238ea:	af00      	add	r7, sp, #0
    lock();
 80238ec:	f000 f85a 	bl	80239a4 <lock>
    HAL_CRYP_GetConfig(&hcryp, &config);
 80238f0:	4907      	ldr	r1, [pc, #28]	; (8023910 <AES_Init+0x28>)
 80238f2:	4808      	ldr	r0, [pc, #32]	; (8023914 <AES_Init+0x2c>)
 80238f4:	f00a f9ed 	bl	802dcd2 <HAL_CRYP_GetConfig>
    config.pKey = AesKey;
 80238f8:	4b05      	ldr	r3, [pc, #20]	; (8023910 <AES_Init+0x28>)
 80238fa:	4a07      	ldr	r2, [pc, #28]	; (8023918 <AES_Init+0x30>)
 80238fc:	609a      	str	r2, [r3, #8]
    HAL_CRYP_SetConfig(&hcryp, &config);
 80238fe:	4904      	ldr	r1, [pc, #16]	; (8023910 <AES_Init+0x28>)
 8023900:	4804      	ldr	r0, [pc, #16]	; (8023914 <AES_Init+0x2c>)
 8023902:	f00a f964 	bl	802dbce <HAL_CRYP_SetConfig>
    unlock();
 8023906:	f000 f85b 	bl	80239c0 <unlock>
}
 802390a:	bf00      	nop
 802390c:	bd80      	pop	{r7, pc}
 802390e:	bf00      	nop
 8023910:	20000e08 	.word	0x20000e08
 8023914:	200089ac 	.word	0x200089ac
 8023918:	20008364 	.word	0x20008364

0802391c <AES_Encrypt>:

uint8_t AES_Encrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 802391c:	b580      	push	{r7, lr}
 802391e:	b088      	sub	sp, #32
 8023920:	af02      	add	r7, sp, #8
 8023922:	60f8      	str	r0, [r7, #12]
 8023924:	60b9      	str	r1, [r7, #8]
 8023926:	4613      	mov	r3, r2
 8023928:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802392a:	f000 f83b 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Encrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 802392e:	88fa      	ldrh	r2, [r7, #6]
 8023930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023934:	9300      	str	r3, [sp, #0]
 8023936:	68fb      	ldr	r3, [r7, #12]
 8023938:	68b9      	ldr	r1, [r7, #8]
 802393a:	4808      	ldr	r0, [pc, #32]	; (802395c <AES_Encrypt+0x40>)
 802393c:	f00a fa2a 	bl	802dd94 <HAL_CRYP_Encrypt>
 8023940:	4603      	mov	r3, r0
 8023942:	2b00      	cmp	r3, #0
 8023944:	bf0c      	ite	eq
 8023946:	2301      	moveq	r3, #1
 8023948:	2300      	movne	r3, #0
 802394a:	b2db      	uxtb	r3, r3
 802394c:	75fb      	strb	r3, [r7, #23]
    unlock();
 802394e:	f000 f837 	bl	80239c0 <unlock>

    return ret;
 8023952:	7dfb      	ldrb	r3, [r7, #23]
}
 8023954:	4618      	mov	r0, r3
 8023956:	3718      	adds	r7, #24
 8023958:	46bd      	mov	sp, r7
 802395a:	bd80      	pop	{r7, pc}
 802395c:	200089ac 	.word	0x200089ac

08023960 <AES_Decrypt>:

uint8_t AES_Decrypt(uint8_t *pDst, uint8_t *pSrc, uint16_t Sz) {
 8023960:	b580      	push	{r7, lr}
 8023962:	b088      	sub	sp, #32
 8023964:	af02      	add	r7, sp, #8
 8023966:	60f8      	str	r0, [r7, #12]
 8023968:	60b9      	str	r1, [r7, #8]
 802396a:	4613      	mov	r3, r2
 802396c:	80fb      	strh	r3, [r7, #6]
    uint8_t ret;

    lock();
 802396e:	f000 f819 	bl	80239a4 <lock>
    ret = (HAL_CRYP_Decrypt(&hcryp, (uint32_t*) pSrc, Sz, (uint32_t*) pDst, 1000) == HAL_OK);
 8023972:	88fa      	ldrh	r2, [r7, #6]
 8023974:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8023978:	9300      	str	r3, [sp, #0]
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	68b9      	ldr	r1, [r7, #8]
 802397e:	4808      	ldr	r0, [pc, #32]	; (80239a0 <AES_Decrypt+0x40>)
 8023980:	f00a fa9c 	bl	802debc <HAL_CRYP_Decrypt>
 8023984:	4603      	mov	r3, r0
 8023986:	2b00      	cmp	r3, #0
 8023988:	bf0c      	ite	eq
 802398a:	2301      	moveq	r3, #1
 802398c:	2300      	movne	r3, #0
 802398e:	b2db      	uxtb	r3, r3
 8023990:	75fb      	strb	r3, [r7, #23]
    unlock();
 8023992:	f000 f815 	bl	80239c0 <unlock>

    return ret;
 8023996:	7dfb      	ldrb	r3, [r7, #23]
}
 8023998:	4618      	mov	r0, r3
 802399a:	3718      	adds	r7, #24
 802399c:	46bd      	mov	sp, r7
 802399e:	bd80      	pop	{r7, pc}
 80239a0:	200089ac 	.word	0x200089ac

080239a4 <lock>:
        LOG_StrLn("AES:ItWorks!");
    }
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80239a4:	b580      	push	{r7, lr}
 80239a6:	af00      	add	r7, sp, #0
    osMutexAcquire(AesMutexHandle, osWaitForever);
 80239a8:	4b04      	ldr	r3, [pc, #16]	; (80239bc <lock+0x18>)
 80239aa:	681b      	ldr	r3, [r3, #0]
 80239ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80239b0:	4618      	mov	r0, r3
 80239b2:	f014 fa5f 	bl	8037e74 <osMutexAcquire>
}
 80239b6:	bf00      	nop
 80239b8:	bd80      	pop	{r7, pc}
 80239ba:	bf00      	nop
 80239bc:	20008890 	.word	0x20008890

080239c0 <unlock>:

static void unlock(void) {
 80239c0:	b580      	push	{r7, lr}
 80239c2:	af00      	add	r7, sp, #0
    osMutexRelease(AesMutexHandle);
 80239c4:	4b03      	ldr	r3, [pc, #12]	; (80239d4 <unlock+0x14>)
 80239c6:	681b      	ldr	r3, [r3, #0]
 80239c8:	4618      	mov	r0, r3
 80239ca:	f014 fab1 	bl	8037f30 <osMutexRelease>
}
 80239ce:	bf00      	nop
 80239d0:	bd80      	pop	{r7, pc}
 80239d2:	bf00      	nop
 80239d4:	20008890 	.word	0x20008890

080239d8 <CANBUS_Init>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void CANBUS_Init(void) {
 80239d8:	b580      	push	{r7, lr}
 80239da:	af00      	add	r7, sp, #0

    /* Configure the CAN Filter */
    if (!CANBUS_Filter()) {
 80239dc:	f000 f836 	bl	8023a4c <CANBUS_Filter>
 80239e0:	4603      	mov	r3, r0
 80239e2:	2b00      	cmp	r3, #0
 80239e4:	d101      	bne.n	80239ea <CANBUS_Init+0x12>
        /* Start Error */
        Error_Handler();
 80239e6:	f007 fd53 	bl	802b490 <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80239ea:	4809      	ldr	r0, [pc, #36]	; (8023a10 <CANBUS_Init+0x38>)
 80239ec:	f009 faba 	bl	802cf64 <HAL_CAN_Start>
 80239f0:	4603      	mov	r3, r0
 80239f2:	2b00      	cmp	r3, #0
 80239f4:	d001      	beq.n	80239fa <CANBUS_Init+0x22>
        /* Start Error */
        Error_Handler();
 80239f6:	f007 fd4b 	bl	802b490 <Error_Handler>
    }

    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80239fa:	2102      	movs	r1, #2
 80239fc:	4804      	ldr	r0, [pc, #16]	; (8023a10 <CANBUS_Init+0x38>)
 80239fe:	f009 fd17 	bl	802d430 <HAL_CAN_ActivateNotification>
 8023a02:	4603      	mov	r3, r0
 8023a04:	2b00      	cmp	r3, #0
 8023a06:	d001      	beq.n	8023a0c <CANBUS_Init+0x34>
        /* Notification Error */
        Error_Handler();
 8023a08:	f007 fd42 	bl	802b490 <Error_Handler>
    }
}
 8023a0c:	bf00      	nop
 8023a0e:	bd80      	pop	{r7, pc}
 8023a10:	2000897c 	.word	0x2000897c

08023a14 <CANBUS_Header>:

void CANBUS_Header(CAN_TxHeaderTypeDef *TxHeader, uint32_t StdId, uint32_t DLC) {
 8023a14:	b480      	push	{r7}
 8023a16:	b085      	sub	sp, #20
 8023a18:	af00      	add	r7, sp, #0
 8023a1a:	60f8      	str	r0, [r7, #12]
 8023a1c:	60b9      	str	r1, [r7, #8]
 8023a1e:	607a      	str	r2, [r7, #4]
    /* Configure Global Transmission process */
    TxHeader->RTR = CAN_RTR_DATA;
 8023a20:	68fb      	ldr	r3, [r7, #12]
 8023a22:	2200      	movs	r2, #0
 8023a24:	60da      	str	r2, [r3, #12]
    TxHeader->IDE = CAN_ID_STD;
 8023a26:	68fb      	ldr	r3, [r7, #12]
 8023a28:	2200      	movs	r2, #0
 8023a2a:	609a      	str	r2, [r3, #8]
    TxHeader->TransmitGlobalTime = DISABLE;
 8023a2c:	68fb      	ldr	r3, [r7, #12]
 8023a2e:	2200      	movs	r2, #0
 8023a30:	751a      	strb	r2, [r3, #20]
    TxHeader->StdId = StdId;
 8023a32:	68fb      	ldr	r3, [r7, #12]
 8023a34:	68ba      	ldr	r2, [r7, #8]
 8023a36:	601a      	str	r2, [r3, #0]
    TxHeader->DLC = DLC;
 8023a38:	68fb      	ldr	r3, [r7, #12]
 8023a3a:	687a      	ldr	r2, [r7, #4]
 8023a3c:	611a      	str	r2, [r3, #16]
}
 8023a3e:	bf00      	nop
 8023a40:	3714      	adds	r7, #20
 8023a42:	46bd      	mov	sp, r7
 8023a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a48:	4770      	bx	lr
	...

08023a4c <CANBUS_Filter>:

uint8_t CANBUS_Filter(void) {
 8023a4c:	b580      	push	{r7, lr}
 8023a4e:	b08a      	sub	sp, #40	; 0x28
 8023a50:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef sFilterConfig;

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
 8023a52:	2300      	movs	r3, #0
 8023a54:	617b      	str	r3, [r7, #20]
    // set filter to mask mode (not id_list mode)
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8023a56:	2300      	movs	r3, #0
 8023a58:	61bb      	str	r3, [r7, #24]
    // set 32-bit scale configuration
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8023a5a:	2301      	movs	r3, #1
 8023a5c:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 8023a5e:	2300      	movs	r3, #0
 8023a60:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8023a62:	2300      	movs	r3, #0
 8023a64:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 8023a66:	2300      	movs	r3, #0
 8023a68:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8023a6a:	2300      	movs	r3, #0
 8023a6c:	60fb      	str	r3, [r7, #12]
    // assign filter to FIFO 0
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8023a6e:	2300      	movs	r3, #0
 8023a70:	613b      	str	r3, [r7, #16]
    // activate filter
    sFilterConfig.FilterActivation = ENABLE;
 8023a72:	2301      	movs	r3, #1
 8023a74:	623b      	str	r3, [r7, #32]

    return (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) == HAL_OK);
 8023a76:	463b      	mov	r3, r7
 8023a78:	4619      	mov	r1, r3
 8023a7a:	4806      	ldr	r0, [pc, #24]	; (8023a94 <CANBUS_Filter+0x48>)
 8023a7c:	f009 f986 	bl	802cd8c <HAL_CAN_ConfigFilter>
 8023a80:	4603      	mov	r3, r0
 8023a82:	2b00      	cmp	r3, #0
 8023a84:	bf0c      	ite	eq
 8023a86:	2301      	moveq	r3, #1
 8023a88:	2300      	movne	r3, #0
 8023a8a:	b2db      	uxtb	r3, r3
}
 8023a8c:	4618      	mov	r0, r3
 8023a8e:	3728      	adds	r7, #40	; 0x28
 8023a90:	46bd      	mov	sp, r7
 8023a92:	bd80      	pop	{r7, pc}
 8023a94:	2000897c 	.word	0x2000897c

08023a98 <CANBUS_Write>:

/*----------------------------------------------------------------------------
 wite a message to CAN peripheral and transmit it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Write(canbus_tx_t *tx) {
 8023a98:	b580      	push	{r7, lr}
 8023a9a:	b084      	sub	sp, #16
 8023a9c:	af00      	add	r7, sp, #0
 8023a9e:	6078      	str	r0, [r7, #4]
    lock();
 8023aa0:	f000 f870 	bl	8023b84 <lock>

    uint32_t TxMailbox;
    HAL_StatusTypeDef status;

    // check tx mailbox is ready
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 8023aa4:	e002      	b.n	8023aac <CANBUS_Write+0x14>
        _DelayMS(1);
 8023aa6:	2001      	movs	r0, #1
 8023aa8:	f01b fe26 	bl	803f6f8 <_DelayMS>
    while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 8023aac:	480e      	ldr	r0, [pc, #56]	; (8023ae8 <CANBUS_Write+0x50>)
 8023aae:	f009 fb78 	bl	802d1a2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8023ab2:	4603      	mov	r3, r0
 8023ab4:	2b00      	cmp	r3, #0
 8023ab6:	d0f6      	beq.n	8023aa6 <CANBUS_Write+0xe>
    };

    /* Start the Transmission process */
    status = HAL_CAN_AddTxMessage(&hcan1, &(tx->header), tx->data.u8, &TxMailbox);
 8023ab8:	6879      	ldr	r1, [r7, #4]
 8023aba:	687b      	ldr	r3, [r7, #4]
 8023abc:	f103 0218 	add.w	r2, r3, #24
 8023ac0:	f107 0308 	add.w	r3, r7, #8
 8023ac4:	4808      	ldr	r0, [pc, #32]	; (8023ae8 <CANBUS_Write+0x50>)
 8023ac6:	f009 fa91 	bl	802cfec <HAL_CAN_AddTxMessage>
 8023aca:	4603      	mov	r3, r0
 8023acc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
//		CANBUS_TxDebugger();
    }

    unlock();
 8023ace:	f000 f867 	bl	8023ba0 <unlock>
    return (status == HAL_OK);
 8023ad2:	7bfb      	ldrb	r3, [r7, #15]
 8023ad4:	2b00      	cmp	r3, #0
 8023ad6:	bf0c      	ite	eq
 8023ad8:	2301      	moveq	r3, #1
 8023ada:	2300      	movne	r3, #0
 8023adc:	b2db      	uxtb	r3, r3
}
 8023ade:	4618      	mov	r0, r3
 8023ae0:	3710      	adds	r7, #16
 8023ae2:	46bd      	mov	sp, r7
 8023ae4:	bd80      	pop	{r7, pc}
 8023ae6:	bf00      	nop
 8023ae8:	2000897c 	.word	0x2000897c

08023aec <CANBUS_Read>:
    LOG_Enter();
}
/*----------------------------------------------------------------------------
 read a message from CAN peripheral and release it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Read(canbus_rx_t *rx) {
 8023aec:	b580      	push	{r7, lr}
 8023aee:	b084      	sub	sp, #16
 8023af0:	af00      	add	r7, sp, #0
 8023af2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    /* Get RX message */
    status = HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(rx->header), rx->data.u8);
 8023af4:	687a      	ldr	r2, [r7, #4]
 8023af6:	687b      	ldr	r3, [r7, #4]
 8023af8:	3320      	adds	r3, #32
 8023afa:	2100      	movs	r1, #0
 8023afc:	4807      	ldr	r0, [pc, #28]	; (8023b1c <CANBUS_Read+0x30>)
 8023afe:	f009 fb85 	bl	802d20c <HAL_CAN_GetRxMessage>
 8023b02:	4603      	mov	r3, r0
 8023b04:	73fb      	strb	r3, [r7, #15]

    return (status == HAL_OK);
 8023b06:	7bfb      	ldrb	r3, [r7, #15]
 8023b08:	2b00      	cmp	r3, #0
 8023b0a:	bf0c      	ite	eq
 8023b0c:	2301      	moveq	r3, #1
 8023b0e:	2300      	movne	r3, #0
 8023b10:	b2db      	uxtb	r3, r3
}
 8023b12:	4618      	mov	r0, r3
 8023b14:	3710      	adds	r7, #16
 8023b16:	46bd      	mov	sp, r7
 8023b18:	bd80      	pop	{r7, pc}
 8023b1a:	bf00      	nop
 8023b1c:	2000897c 	.word	0x2000897c

08023b20 <CANBUS_ReadID>:
        LOG_Str("RTR");
    }
    LOG_Enter();
}

uint32_t CANBUS_ReadID(void) {
 8023b20:	b480      	push	{r7}
 8023b22:	af00      	add	r7, sp, #0
    if (CB.rx.header.IDE == CAN_ID_STD) {
 8023b24:	4b07      	ldr	r3, [pc, #28]	; (8023b44 <CANBUS_ReadID+0x24>)
 8023b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023b28:	2b00      	cmp	r3, #0
 8023b2a:	d102      	bne.n	8023b32 <CANBUS_ReadID+0x12>
        return CB.rx.header.StdId;
 8023b2c:	4b05      	ldr	r3, [pc, #20]	; (8023b44 <CANBUS_ReadID+0x24>)
 8023b2e:	6a1b      	ldr	r3, [r3, #32]
 8023b30:	e002      	b.n	8023b38 <CANBUS_ReadID+0x18>
    }
    return _R(CB.rx.header.ExtId, 20);
 8023b32:	4b04      	ldr	r3, [pc, #16]	; (8023b44 <CANBUS_ReadID+0x24>)
 8023b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023b36:	0d1b      	lsrs	r3, r3, #20
}
 8023b38:	4618      	mov	r0, r3
 8023b3a:	46bd      	mov	sp, r7
 8023b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023b40:	4770      	bx	lr
 8023b42:	bf00      	nop
 8023b44:	20008378 	.word	0x20008378

08023b48 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8023b48:	b580      	push	{r7, lr}
 8023b4a:	b082      	sub	sp, #8
 8023b4c:	af00      	add	r7, sp, #0
 8023b4e:	6078      	str	r0, [r7, #4]
    // read rx fifo
    if (CANBUS_Read(&(CB.rx))) {
 8023b50:	480a      	ldr	r0, [pc, #40]	; (8023b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8023b52:	f7ff ffcb 	bl	8023aec <CANBUS_Read>
 8023b56:	4603      	mov	r3, r0
 8023b58:	2b00      	cmp	r3, #0
 8023b5a:	d00a      	beq.n	8023b72 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
        // signal only when RTOS started
        if (osKernelGetState() == osKernelRunning) {
 8023b5c:	f013 fcf6 	bl	803754c <osKernelGetState>
 8023b60:	4603      	mov	r3, r0
 8023b62:	2b02      	cmp	r3, #2
 8023b64:	d105      	bne.n	8023b72 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
            osThreadFlagsSet(CanRxTaskHandle, EVT_CAN_RX_IT);
 8023b66:	4b06      	ldr	r3, [pc, #24]	; (8023b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8023b68:	681b      	ldr	r3, [r3, #0]
 8023b6a:	2101      	movs	r1, #1
 8023b6c:	4618      	mov	r0, r3
 8023b6e:	f013 fe13 	bl	8037798 <osThreadFlagsSet>
        }
    }
}
 8023b72:	bf00      	nop
 8023b74:	3708      	adds	r7, #8
 8023b76:	46bd      	mov	sp, r7
 8023b78:	bd80      	pop	{r7, pc}
 8023b7a:	bf00      	nop
 8023b7c:	20008398 	.word	0x20008398
 8023b80:	20008850 	.word	0x20008850

08023b84 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8023b84:	b580      	push	{r7, lr}
 8023b86:	af00      	add	r7, sp, #0
    osMutexAcquire(CanTxMutexHandle, osWaitForever);
 8023b88:	4b04      	ldr	r3, [pc, #16]	; (8023b9c <lock+0x18>)
 8023b8a:	681b      	ldr	r3, [r3, #0]
 8023b8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8023b90:	4618      	mov	r0, r3
 8023b92:	f014 f96f 	bl	8037e74 <osMutexAcquire>
}
 8023b96:	bf00      	nop
 8023b98:	bd80      	pop	{r7, pc}
 8023b9a:	bf00      	nop
 8023b9c:	200085d4 	.word	0x200085d4

08023ba0 <unlock>:

static void unlock(void) {
 8023ba0:	b580      	push	{r7, lr}
 8023ba2:	af00      	add	r7, sp, #0
    osMutexRelease(CanTxMutexHandle);
 8023ba4:	4b03      	ldr	r3, [pc, #12]	; (8023bb4 <unlock+0x14>)
 8023ba6:	681b      	ldr	r3, [r3, #0]
 8023ba8:	4618      	mov	r0, r3
 8023baa:	f014 f9c1 	bl	8037f30 <osMutexRelease>
}
 8023bae:	bf00      	nop
 8023bb0:	bd80      	pop	{r7, pc}
 8023bb2:	bf00      	nop
 8023bb4:	200085d4 	.word	0x200085d4

08023bb8 <cs43l22_Init>:
 * @param OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 8023bb8:	b580      	push	{r7, lr}
 8023bba:	b086      	sub	sp, #24
 8023bbc:	af00      	add	r7, sp, #0
 8023bbe:	607b      	str	r3, [r7, #4]
 8023bc0:	4603      	mov	r3, r0
 8023bc2:	81fb      	strh	r3, [r7, #14]
 8023bc4:	460b      	mov	r3, r1
 8023bc6:	81bb      	strh	r3, [r7, #12]
 8023bc8:	4613      	mov	r3, r2
 8023bca:	72fb      	strb	r3, [r7, #11]
    uint32_t counter = 0;
 8023bcc:	2300      	movs	r3, #0
 8023bce:	617b      	str	r3, [r7, #20]
    theOutputDevice = OutputDevice;
 8023bd0:	4a6b      	ldr	r2, [pc, #428]	; (8023d80 <cs43l22_Init+0x1c8>)
 8023bd2:	89bb      	ldrh	r3, [r7, #12]
 8023bd4:	8013      	strh	r3, [r2, #0]

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8023bd6:	f000 fa53 	bl	8024080 <AUDIO_IO_Init>

    /* Keep Codec powered OFF */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8023bda:	89fb      	ldrh	r3, [r7, #14]
 8023bdc:	b2db      	uxtb	r3, r3
 8023bde:	2201      	movs	r2, #1
 8023be0:	2102      	movs	r1, #2
 8023be2:	4618      	mov	r0, r3
 8023be4:	f000 faba 	bl	802415c <CODEC_IO_Write>
 8023be8:	4603      	mov	r3, r0
 8023bea:	461a      	mov	r2, r3
 8023bec:	697b      	ldr	r3, [r7, #20]
 8023bee:	4413      	add	r3, r2
 8023bf0:	617b      	str	r3, [r7, #20]

    /*Save Output device for mute ON/OFF procedure*/
    switch (OutputDevice) {
 8023bf2:	89bb      	ldrh	r3, [r7, #12]
 8023bf4:	3b01      	subs	r3, #1
 8023bf6:	2b03      	cmp	r3, #3
 8023bf8:	d81a      	bhi.n	8023c30 <cs43l22_Init+0x78>
 8023bfa:	a201      	add	r2, pc, #4	; (adr r2, 8023c00 <cs43l22_Init+0x48>)
 8023bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023c00:	08023c11 	.word	0x08023c11
 8023c04:	08023c19 	.word	0x08023c19
 8023c08:	08023c21 	.word	0x08023c21
 8023c0c:	08023c29 	.word	0x08023c29
        case OUTPUT_DEVICE_SPEAKER:
            OutputDev = 0xFA;
 8023c10:	4b5c      	ldr	r3, [pc, #368]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c12:	22fa      	movs	r2, #250	; 0xfa
 8023c14:	701a      	strb	r2, [r3, #0]
            break;
 8023c16:	e00f      	b.n	8023c38 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_HEADPHONE:
            OutputDev = 0xAF;
 8023c18:	4b5a      	ldr	r3, [pc, #360]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c1a:	22af      	movs	r2, #175	; 0xaf
 8023c1c:	701a      	strb	r2, [r3, #0]
            break;
 8023c1e:	e00b      	b.n	8023c38 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_BOTH:
            OutputDev = 0xAA;
 8023c20:	4b58      	ldr	r3, [pc, #352]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c22:	22aa      	movs	r2, #170	; 0xaa
 8023c24:	701a      	strb	r2, [r3, #0]
            break;
 8023c26:	e007      	b.n	8023c38 <cs43l22_Init+0x80>

        case OUTPUT_DEVICE_AUTO:
            OutputDev = 0x05;
 8023c28:	4b56      	ldr	r3, [pc, #344]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c2a:	2205      	movs	r2, #5
 8023c2c:	701a      	strb	r2, [r3, #0]
            break;
 8023c2e:	e003      	b.n	8023c38 <cs43l22_Init+0x80>

        default:
            OutputDev = 0x05;
 8023c30:	4b54      	ldr	r3, [pc, #336]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c32:	2205      	movs	r2, #5
 8023c34:	701a      	strb	r2, [r3, #0]
            break;
 8023c36:	bf00      	nop
    }

    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023c38:	89fb      	ldrh	r3, [r7, #14]
 8023c3a:	b2d8      	uxtb	r0, r3
 8023c3c:	4b51      	ldr	r3, [pc, #324]	; (8023d84 <cs43l22_Init+0x1cc>)
 8023c3e:	781b      	ldrb	r3, [r3, #0]
 8023c40:	b2db      	uxtb	r3, r3
 8023c42:	461a      	mov	r2, r3
 8023c44:	2104      	movs	r1, #4
 8023c46:	f000 fa89 	bl	802415c <CODEC_IO_Write>
 8023c4a:	4603      	mov	r3, r0
 8023c4c:	461a      	mov	r2, r3
 8023c4e:	697b      	ldr	r3, [r7, #20]
 8023c50:	4413      	add	r3, r2
 8023c52:	617b      	str	r3, [r7, #20]

    /* Clock configuration: Auto detection */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x80);
 8023c54:	89fb      	ldrh	r3, [r7, #14]
 8023c56:	b2db      	uxtb	r3, r3
 8023c58:	2280      	movs	r2, #128	; 0x80
 8023c5a:	2105      	movs	r1, #5
 8023c5c:	4618      	mov	r0, r3
 8023c5e:	f000 fa7d 	bl	802415c <CODEC_IO_Write>
 8023c62:	4603      	mov	r3, r0
 8023c64:	461a      	mov	r2, r3
 8023c66:	697b      	ldr	r3, [r7, #20]
 8023c68:	4413      	add	r3, r2
 8023c6a:	617b      	str	r3, [r7, #20]

    /* Set the Slave Mode and the audio Standard */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8023c6c:	89fb      	ldrh	r3, [r7, #14]
 8023c6e:	b2db      	uxtb	r3, r3
 8023c70:	2204      	movs	r2, #4
 8023c72:	2106      	movs	r1, #6
 8023c74:	4618      	mov	r0, r3
 8023c76:	f000 fa71 	bl	802415c <CODEC_IO_Write>
 8023c7a:	4603      	mov	r3, r0
 8023c7c:	461a      	mov	r2, r3
 8023c7e:	697b      	ldr	r3, [r7, #20]
 8023c80:	4413      	add	r3, r2
 8023c82:	617b      	str	r3, [r7, #20]

    /* Set the Master volume to maximum */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, 0);
 8023c84:	89fb      	ldrh	r3, [r7, #14]
 8023c86:	b2db      	uxtb	r3, r3
 8023c88:	2200      	movs	r2, #0
 8023c8a:	2120      	movs	r1, #32
 8023c8c:	4618      	mov	r0, r3
 8023c8e:	f000 fa65 	bl	802415c <CODEC_IO_Write>
 8023c92:	4603      	mov	r3, r0
 8023c94:	461a      	mov	r2, r3
 8023c96:	697b      	ldr	r3, [r7, #20]
 8023c98:	4413      	add	r3, r2
 8023c9a:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, 0);
 8023c9c:	89fb      	ldrh	r3, [r7, #14]
 8023c9e:	b2db      	uxtb	r3, r3
 8023ca0:	2200      	movs	r2, #0
 8023ca2:	2121      	movs	r1, #33	; 0x21
 8023ca4:	4618      	mov	r0, r3
 8023ca6:	f000 fa59 	bl	802415c <CODEC_IO_Write>
 8023caa:	4603      	mov	r3, r0
 8023cac:	461a      	mov	r2, r3
 8023cae:	697b      	ldr	r3, [r7, #20]
 8023cb0:	4413      	add	r3, r2
 8023cb2:	617b      	str	r3, [r7, #20]

    /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
    if (OutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023cb4:	89bb      	ldrh	r3, [r7, #12]
 8023cb6:	2b02      	cmp	r3, #2
 8023cb8:	d00b      	beq.n	8023cd2 <cs43l22_Init+0x11a>
        /* Set the Speaker Mono mode */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8023cba:	89fb      	ldrh	r3, [r7, #14]
 8023cbc:	b2db      	uxtb	r3, r3
 8023cbe:	2206      	movs	r2, #6
 8023cc0:	210f      	movs	r1, #15
 8023cc2:	4618      	mov	r0, r3
 8023cc4:	f000 fa4a 	bl	802415c <CODEC_IO_Write>
 8023cc8:	4603      	mov	r3, r0
 8023cca:	461a      	mov	r2, r3
 8023ccc:	697b      	ldr	r3, [r7, #20]
 8023cce:	4413      	add	r3, r2
 8023cd0:	617b      	str	r3, [r7, #20]
    }

    /* Set the Speaker/Headphone attenuation level */
    counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8023cd2:	7afa      	ldrb	r2, [r7, #11]
 8023cd4:	89fb      	ldrh	r3, [r7, #14]
 8023cd6:	4611      	mov	r1, r2
 8023cd8:	4618      	mov	r0, r3
 8023cda:	f000 f8a7 	bl	8023e2c <cs43l22_SetVolume>
 8023cde:	4602      	mov	r2, r0
 8023ce0:	697b      	ldr	r3, [r7, #20]
 8023ce2:	4413      	add	r3, r2
 8023ce4:	617b      	str	r3, [r7, #20]
     off the I2S peripheral MCLK clock (which is the operating clock for Codec).
     If this delay is not inserted, then the codec will not shut down properly and
     it results in high noise after shut down. */

    /* Disable the analog soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8023ce6:	89fb      	ldrh	r3, [r7, #14]
 8023ce8:	b2db      	uxtb	r3, r3
 8023cea:	2200      	movs	r2, #0
 8023cec:	210a      	movs	r1, #10
 8023cee:	4618      	mov	r0, r3
 8023cf0:	f000 fa34 	bl	802415c <CODEC_IO_Write>
 8023cf4:	4603      	mov	r3, r0
 8023cf6:	461a      	mov	r2, r3
 8023cf8:	697b      	ldr	r3, [r7, #20]
 8023cfa:	4413      	add	r3, r2
 8023cfc:	617b      	str	r3, [r7, #20]
    /* Disable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8023cfe:	89fb      	ldrh	r3, [r7, #14]
 8023d00:	b2db      	uxtb	r3, r3
 8023d02:	2204      	movs	r2, #4
 8023d04:	210e      	movs	r1, #14
 8023d06:	4618      	mov	r0, r3
 8023d08:	f000 fa28 	bl	802415c <CODEC_IO_Write>
 8023d0c:	4603      	mov	r3, r0
 8023d0e:	461a      	mov	r2, r3
 8023d10:	697b      	ldr	r3, [r7, #20]
 8023d12:	4413      	add	r3, r2
 8023d14:	617b      	str	r3, [r7, #20]
    /* Disable the limiter attack level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8023d16:	89fb      	ldrh	r3, [r7, #14]
 8023d18:	b2db      	uxtb	r3, r3
 8023d1a:	2200      	movs	r2, #0
 8023d1c:	2127      	movs	r1, #39	; 0x27
 8023d1e:	4618      	mov	r0, r3
 8023d20:	f000 fa1c 	bl	802415c <CODEC_IO_Write>
 8023d24:	4603      	mov	r3, r0
 8023d26:	461a      	mov	r2, r3
 8023d28:	697b      	ldr	r3, [r7, #20]
 8023d2a:	4413      	add	r3, r2
 8023d2c:	617b      	str	r3, [r7, #20]
    /* Adjust Bass and Treble levels */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8023d2e:	89fb      	ldrh	r3, [r7, #14]
 8023d30:	b2db      	uxtb	r3, r3
 8023d32:	220f      	movs	r2, #15
 8023d34:	211f      	movs	r1, #31
 8023d36:	4618      	mov	r0, r3
 8023d38:	f000 fa10 	bl	802415c <CODEC_IO_Write>
 8023d3c:	4603      	mov	r3, r0
 8023d3e:	461a      	mov	r2, r3
 8023d40:	697b      	ldr	r3, [r7, #20]
 8023d42:	4413      	add	r3, r2
 8023d44:	617b      	str	r3, [r7, #20]
    /* Adjust PCM volume level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8023d46:	89fb      	ldrh	r3, [r7, #14]
 8023d48:	b2db      	uxtb	r3, r3
 8023d4a:	220a      	movs	r2, #10
 8023d4c:	211a      	movs	r1, #26
 8023d4e:	4618      	mov	r0, r3
 8023d50:	f000 fa04 	bl	802415c <CODEC_IO_Write>
 8023d54:	4603      	mov	r3, r0
 8023d56:	461a      	mov	r2, r3
 8023d58:	697b      	ldr	r3, [r7, #20]
 8023d5a:	4413      	add	r3, r2
 8023d5c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8023d5e:	89fb      	ldrh	r3, [r7, #14]
 8023d60:	b2db      	uxtb	r3, r3
 8023d62:	220a      	movs	r2, #10
 8023d64:	211b      	movs	r1, #27
 8023d66:	4618      	mov	r0, r3
 8023d68:	f000 f9f8 	bl	802415c <CODEC_IO_Write>
 8023d6c:	4603      	mov	r3, r0
 8023d6e:	461a      	mov	r2, r3
 8023d70:	697b      	ldr	r3, [r7, #20]
 8023d72:	4413      	add	r3, r2
 8023d74:	617b      	str	r3, [r7, #20]
    /* Return communication control value */
    return counter;
 8023d76:	697b      	ldr	r3, [r7, #20]
}
 8023d78:	4618      	mov	r0, r3
 8023d7a:	3718      	adds	r7, #24
 8023d7c:	46bd      	mov	sp, r7
 8023d7e:	bd80      	pop	{r7, pc}
 8023d80:	20000e32 	.word	0x20000e32
 8023d84:	20000e34 	.word	0x20000e34

08023d88 <cs43l22_ReadID>:
/**
 * @brief  Get the CS43L22 ID.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval The CS43L22 ID
 */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr) {
 8023d88:	b580      	push	{r7, lr}
 8023d8a:	b084      	sub	sp, #16
 8023d8c:	af00      	add	r7, sp, #0
 8023d8e:	4603      	mov	r3, r0
 8023d90:	80fb      	strh	r3, [r7, #6]
    uint8_t Value;
    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8023d92:	f000 f975 	bl	8024080 <AUDIO_IO_Init>

    Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8023d96:	88fb      	ldrh	r3, [r7, #6]
 8023d98:	b2db      	uxtb	r3, r3
 8023d9a:	2101      	movs	r1, #1
 8023d9c:	4618      	mov	r0, r3
 8023d9e:	f000 f9b1 	bl	8024104 <AUDIO_IO_Read>
 8023da2:	4603      	mov	r3, r0
 8023da4:	73fb      	strb	r3, [r7, #15]
    Value = (Value & CS43L22_ID_MASK);
 8023da6:	7bfb      	ldrb	r3, [r7, #15]
 8023da8:	f023 0307 	bic.w	r3, r3, #7
 8023dac:	73fb      	strb	r3, [r7, #15]

    return ((uint32_t) Value);
 8023dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8023db0:	4618      	mov	r0, r3
 8023db2:	3710      	adds	r7, #16
 8023db4:	46bd      	mov	sp, r7
 8023db6:	bd80      	pop	{r7, pc}

08023db8 <cs43l22_Play>:
 * @brief Start the audio Codec play feature.
 * @note For this codec no Play options are required.
 * @param DeviceAddr: Device address on communication Bus.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t *pBuffer, uint16_t Size) {
 8023db8:	b580      	push	{r7, lr}
 8023dba:	b084      	sub	sp, #16
 8023dbc:	af00      	add	r7, sp, #0
 8023dbe:	4603      	mov	r3, r0
 8023dc0:	6039      	str	r1, [r7, #0]
 8023dc2:	80fb      	strh	r3, [r7, #6]
 8023dc4:	4613      	mov	r3, r2
 8023dc6:	80bb      	strh	r3, [r7, #4]
    uint32_t counter = 0;
 8023dc8:	2300      	movs	r3, #0
 8023dca:	60fb      	str	r3, [r7, #12]

    if (Is_cs43l22_Stop == 1) {
 8023dcc:	4b16      	ldr	r3, [pc, #88]	; (8023e28 <cs43l22_Play+0x70>)
 8023dce:	781b      	ldrb	r3, [r3, #0]
 8023dd0:	2b01      	cmp	r3, #1
 8023dd2:	d123      	bne.n	8023e1c <cs43l22_Play+0x64>
        /* Enable the digital soft ramp */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8023dd4:	88fb      	ldrh	r3, [r7, #6]
 8023dd6:	b2db      	uxtb	r3, r3
 8023dd8:	2206      	movs	r2, #6
 8023dda:	210e      	movs	r1, #14
 8023ddc:	4618      	mov	r0, r3
 8023dde:	f000 f9bd 	bl	802415c <CODEC_IO_Write>
 8023de2:	4603      	mov	r3, r0
 8023de4:	461a      	mov	r2, r3
 8023de6:	68fb      	ldr	r3, [r7, #12]
 8023de8:	4413      	add	r3, r2
 8023dea:	60fb      	str	r3, [r7, #12]

        /* Enable Output device */
        counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8023dec:	88fb      	ldrh	r3, [r7, #6]
 8023dee:	2100      	movs	r1, #0
 8023df0:	4618      	mov	r0, r3
 8023df2:	f000 f865 	bl	8023ec0 <cs43l22_SetMute>
 8023df6:	4602      	mov	r2, r0
 8023df8:	68fb      	ldr	r3, [r7, #12]
 8023dfa:	4413      	add	r3, r2
 8023dfc:	60fb      	str	r3, [r7, #12]

        /* Power on the Codec */
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
 8023dfe:	88fb      	ldrh	r3, [r7, #6]
 8023e00:	b2db      	uxtb	r3, r3
 8023e02:	229e      	movs	r2, #158	; 0x9e
 8023e04:	2102      	movs	r1, #2
 8023e06:	4618      	mov	r0, r3
 8023e08:	f000 f9a8 	bl	802415c <CODEC_IO_Write>
 8023e0c:	4603      	mov	r3, r0
 8023e0e:	461a      	mov	r2, r3
 8023e10:	68fb      	ldr	r3, [r7, #12]
 8023e12:	4413      	add	r3, r2
 8023e14:	60fb      	str	r3, [r7, #12]
        Is_cs43l22_Stop = 0;
 8023e16:	4b04      	ldr	r3, [pc, #16]	; (8023e28 <cs43l22_Play+0x70>)
 8023e18:	2200      	movs	r2, #0
 8023e1a:	701a      	strb	r2, [r3, #0]
    }

    /* Return communication control value */
    return counter;
 8023e1c:	68fb      	ldr	r3, [r7, #12]
}
 8023e1e:	4618      	mov	r0, r3
 8023e20:	3710      	adds	r7, #16
 8023e22:	46bd      	mov	sp, r7
 8023e24:	bd80      	pop	{r7, pc}
 8023e26:	bf00      	nop
 8023e28:	20000001 	.word	0x20000001

08023e2c <cs43l22_SetVolume>:
 * @param Volume: a byte value from 0 to 255 (refer to codec registers
 *                description for more details).
 *
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume) {
 8023e2c:	b5b0      	push	{r4, r5, r7, lr}
 8023e2e:	b084      	sub	sp, #16
 8023e30:	af00      	add	r7, sp, #0
 8023e32:	4603      	mov	r3, r0
 8023e34:	460a      	mov	r2, r1
 8023e36:	80fb      	strh	r3, [r7, #6]
 8023e38:	4613      	mov	r3, r2
 8023e3a:	717b      	strb	r3, [r7, #5]
    uint32_t counter = 0;
 8023e3c:	2300      	movs	r3, #0
 8023e3e:	60bb      	str	r3, [r7, #8]
    uint16_t regA, regB;
    theVolume = Volume;
 8023e40:	4a1d      	ldr	r2, [pc, #116]	; (8023eb8 <cs43l22_SetVolume+0x8c>)
 8023e42:	797b      	ldrb	r3, [r7, #5]
 8023e44:	7013      	strb	r3, [r2, #0]

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023e46:	4b1d      	ldr	r3, [pc, #116]	; (8023ebc <cs43l22_SetVolume+0x90>)
 8023e48:	881b      	ldrh	r3, [r3, #0]
 8023e4a:	2b02      	cmp	r3, #2
 8023e4c:	d004      	beq.n	8023e58 <cs43l22_SetVolume+0x2c>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023e4e:	2324      	movs	r3, #36	; 0x24
 8023e50:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023e52:	2325      	movs	r3, #37	; 0x25
 8023e54:	81bb      	strh	r3, [r7, #12]
 8023e56:	e003      	b.n	8023e60 <cs43l22_SetVolume+0x34>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023e58:	2322      	movs	r3, #34	; 0x22
 8023e5a:	81fb      	strh	r3, [r7, #14]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023e5c:	2323      	movs	r3, #35	; 0x23
 8023e5e:	81bb      	strh	r3, [r7, #12]
    }

    counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(Volume));
 8023e60:	88fb      	ldrh	r3, [r7, #6]
 8023e62:	b2dc      	uxtb	r4, r3
 8023e64:	89fb      	ldrh	r3, [r7, #14]
 8023e66:	b2dd      	uxtb	r5, r3
 8023e68:	797b      	ldrb	r3, [r7, #5]
 8023e6a:	4618      	mov	r0, r3
 8023e6c:	f000 f990 	bl	8024190 <VOLUME_CONVERT>
 8023e70:	4603      	mov	r3, r0
 8023e72:	461a      	mov	r2, r3
 8023e74:	4629      	mov	r1, r5
 8023e76:	4620      	mov	r0, r4
 8023e78:	f000 f970 	bl	802415c <CODEC_IO_Write>
 8023e7c:	4603      	mov	r3, r0
 8023e7e:	461a      	mov	r2, r3
 8023e80:	68bb      	ldr	r3, [r7, #8]
 8023e82:	4413      	add	r3, r2
 8023e84:	60bb      	str	r3, [r7, #8]
    counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(Volume));
 8023e86:	88fb      	ldrh	r3, [r7, #6]
 8023e88:	b2dc      	uxtb	r4, r3
 8023e8a:	89bb      	ldrh	r3, [r7, #12]
 8023e8c:	b2dd      	uxtb	r5, r3
 8023e8e:	797b      	ldrb	r3, [r7, #5]
 8023e90:	4618      	mov	r0, r3
 8023e92:	f000 f97d 	bl	8024190 <VOLUME_CONVERT>
 8023e96:	4603      	mov	r3, r0
 8023e98:	461a      	mov	r2, r3
 8023e9a:	4629      	mov	r1, r5
 8023e9c:	4620      	mov	r0, r4
 8023e9e:	f000 f95d 	bl	802415c <CODEC_IO_Write>
 8023ea2:	4603      	mov	r3, r0
 8023ea4:	461a      	mov	r2, r3
 8023ea6:	68bb      	ldr	r3, [r7, #8]
 8023ea8:	4413      	add	r3, r2
 8023eaa:	60bb      	str	r3, [r7, #8]

    return counter;
 8023eac:	68bb      	ldr	r3, [r7, #8]
}
 8023eae:	4618      	mov	r0, r3
 8023eb0:	3710      	adds	r7, #16
 8023eb2:	46bd      	mov	sp, r7
 8023eb4:	bdb0      	pop	{r4, r5, r7, pc}
 8023eb6:	bf00      	nop
 8023eb8:	20000e30 	.word	0x20000e30
 8023ebc:	20000e32 	.word	0x20000e32

08023ec0 <cs43l22_SetMute>:
 * @param DeviceAddr: Device address on communication Bus.
 * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
 *             mute mode.
 * @retval 0 if correct communication, else wrong communication
 */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd) {
 8023ec0:	b5b0      	push	{r4, r5, r7, lr}
 8023ec2:	b084      	sub	sp, #16
 8023ec4:	af00      	add	r7, sp, #0
 8023ec6:	4603      	mov	r3, r0
 8023ec8:	6039      	str	r1, [r7, #0]
 8023eca:	80fb      	strh	r3, [r7, #6]
    uint32_t counter = 0;
 8023ecc:	2300      	movs	r3, #0
 8023ece:	60fb      	str	r3, [r7, #12]
    uint16_t regA, regB;

    if (theOutputDevice != OUTPUT_DEVICE_HEADPHONE) {
 8023ed0:	4b38      	ldr	r3, [pc, #224]	; (8023fb4 <cs43l22_SetMute+0xf4>)
 8023ed2:	881b      	ldrh	r3, [r3, #0]
 8023ed4:	2b02      	cmp	r3, #2
 8023ed6:	d004      	beq.n	8023ee2 <cs43l22_SetMute+0x22>
        regA = CS43L22_REG_SPEAKER_A_VOL;
 8023ed8:	2324      	movs	r3, #36	; 0x24
 8023eda:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_SPEAKER_B_VOL;
 8023edc:	2325      	movs	r3, #37	; 0x25
 8023ede:	813b      	strh	r3, [r7, #8]
 8023ee0:	e003      	b.n	8023eea <cs43l22_SetMute+0x2a>
    } else {
        regA = CS43L22_REG_HEADPHONE_A_VOL;
 8023ee2:	2322      	movs	r3, #34	; 0x22
 8023ee4:	817b      	strh	r3, [r7, #10]
        regB = CS43L22_REG_HEADPHONE_B_VOL;
 8023ee6:	2323      	movs	r3, #35	; 0x23
 8023ee8:	813b      	strh	r3, [r7, #8]
    }

    /* Set the Mute mode */
    if (Cmd == AUDIO_MUTE_ON) {
 8023eea:	683b      	ldr	r3, [r7, #0]
 8023eec:	2b01      	cmp	r3, #1
 8023eee:	d126      	bne.n	8023f3e <cs43l22_SetMute+0x7e>
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8023ef0:	88fb      	ldrh	r3, [r7, #6]
 8023ef2:	b2db      	uxtb	r3, r3
 8023ef4:	22ff      	movs	r2, #255	; 0xff
 8023ef6:	2104      	movs	r1, #4
 8023ef8:	4618      	mov	r0, r3
 8023efa:	f000 f92f 	bl	802415c <CODEC_IO_Write>
 8023efe:	4603      	mov	r3, r0
 8023f00:	461a      	mov	r2, r3
 8023f02:	68fb      	ldr	r3, [r7, #12]
 8023f04:	4413      	add	r3, r2
 8023f06:	60fb      	str	r3, [r7, #12]
        // mute
        counter += CODEC_IO_Write(DeviceAddr, regA, 0x01);
 8023f08:	88fb      	ldrh	r3, [r7, #6]
 8023f0a:	b2db      	uxtb	r3, r3
 8023f0c:	897a      	ldrh	r2, [r7, #10]
 8023f0e:	b2d1      	uxtb	r1, r2
 8023f10:	2201      	movs	r2, #1
 8023f12:	4618      	mov	r0, r3
 8023f14:	f000 f922 	bl	802415c <CODEC_IO_Write>
 8023f18:	4603      	mov	r3, r0
 8023f1a:	461a      	mov	r2, r3
 8023f1c:	68fb      	ldr	r3, [r7, #12]
 8023f1e:	4413      	add	r3, r2
 8023f20:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, 0x01);
 8023f22:	88fb      	ldrh	r3, [r7, #6]
 8023f24:	b2db      	uxtb	r3, r3
 8023f26:	893a      	ldrh	r2, [r7, #8]
 8023f28:	b2d1      	uxtb	r1, r2
 8023f2a:	2201      	movs	r2, #1
 8023f2c:	4618      	mov	r0, r3
 8023f2e:	f000 f915 	bl	802415c <CODEC_IO_Write>
 8023f32:	4603      	mov	r3, r0
 8023f34:	461a      	mov	r2, r3
 8023f36:	68fb      	ldr	r3, [r7, #12]
 8023f38:	4413      	add	r3, r2
 8023f3a:	60fb      	str	r3, [r7, #12]
 8023f3c:	e035      	b.n	8023faa <cs43l22_SetMute+0xea>
    } else /* AUDIO_MUTE_OFF Disable the Mute */
    {
        // set to max
        counter += CODEC_IO_Write(DeviceAddr, regA, VOLUME_CONVERT(theVolume));
 8023f3e:	88fb      	ldrh	r3, [r7, #6]
 8023f40:	b2dc      	uxtb	r4, r3
 8023f42:	897b      	ldrh	r3, [r7, #10]
 8023f44:	b2dd      	uxtb	r5, r3
 8023f46:	4b1c      	ldr	r3, [pc, #112]	; (8023fb8 <cs43l22_SetMute+0xf8>)
 8023f48:	781b      	ldrb	r3, [r3, #0]
 8023f4a:	4618      	mov	r0, r3
 8023f4c:	f000 f920 	bl	8024190 <VOLUME_CONVERT>
 8023f50:	4603      	mov	r3, r0
 8023f52:	461a      	mov	r2, r3
 8023f54:	4629      	mov	r1, r5
 8023f56:	4620      	mov	r0, r4
 8023f58:	f000 f900 	bl	802415c <CODEC_IO_Write>
 8023f5c:	4603      	mov	r3, r0
 8023f5e:	461a      	mov	r2, r3
 8023f60:	68fb      	ldr	r3, [r7, #12]
 8023f62:	4413      	add	r3, r2
 8023f64:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, regB, VOLUME_CONVERT(theVolume));
 8023f66:	88fb      	ldrh	r3, [r7, #6]
 8023f68:	b2dc      	uxtb	r4, r3
 8023f6a:	893b      	ldrh	r3, [r7, #8]
 8023f6c:	b2dd      	uxtb	r5, r3
 8023f6e:	4b12      	ldr	r3, [pc, #72]	; (8023fb8 <cs43l22_SetMute+0xf8>)
 8023f70:	781b      	ldrb	r3, [r3, #0]
 8023f72:	4618      	mov	r0, r3
 8023f74:	f000 f90c 	bl	8024190 <VOLUME_CONVERT>
 8023f78:	4603      	mov	r3, r0
 8023f7a:	461a      	mov	r2, r3
 8023f7c:	4629      	mov	r1, r5
 8023f7e:	4620      	mov	r0, r4
 8023f80:	f000 f8ec 	bl	802415c <CODEC_IO_Write>
 8023f84:	4603      	mov	r3, r0
 8023f86:	461a      	mov	r2, r3
 8023f88:	68fb      	ldr	r3, [r7, #12]
 8023f8a:	4413      	add	r3, r2
 8023f8c:	60fb      	str	r3, [r7, #12]
        counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8023f8e:	88fb      	ldrh	r3, [r7, #6]
 8023f90:	b2d8      	uxtb	r0, r3
 8023f92:	4b0a      	ldr	r3, [pc, #40]	; (8023fbc <cs43l22_SetMute+0xfc>)
 8023f94:	781b      	ldrb	r3, [r3, #0]
 8023f96:	b2db      	uxtb	r3, r3
 8023f98:	461a      	mov	r2, r3
 8023f9a:	2104      	movs	r1, #4
 8023f9c:	f000 f8de 	bl	802415c <CODEC_IO_Write>
 8023fa0:	4603      	mov	r3, r0
 8023fa2:	461a      	mov	r2, r3
 8023fa4:	68fb      	ldr	r3, [r7, #12]
 8023fa6:	4413      	add	r3, r2
 8023fa8:	60fb      	str	r3, [r7, #12]
    }
    return counter;
 8023faa:	68fb      	ldr	r3, [r7, #12]
}
 8023fac:	4618      	mov	r0, r3
 8023fae:	3710      	adds	r7, #16
 8023fb0:	46bd      	mov	sp, r7
 8023fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8023fb4:	20000e32 	.word	0x20000e32
 8023fb8:	20000e30 	.word	0x20000e30
 8023fbc:	20000e34 	.word	0x20000e34

08023fc0 <cs43l22_SetBeep>:
 */
uint32_t cs43l22_Reset(uint16_t DeviceAddr) {
    return 0;
}

uint32_t cs43l22_SetBeep(uint16_t DeviceAddr, uint8_t Frequency, uint8_t OnTime, uint8_t OffTime) {
 8023fc0:	b590      	push	{r4, r7, lr}
 8023fc2:	b085      	sub	sp, #20
 8023fc4:	af00      	add	r7, sp, #0
 8023fc6:	4604      	mov	r4, r0
 8023fc8:	4608      	mov	r0, r1
 8023fca:	4611      	mov	r1, r2
 8023fcc:	461a      	mov	r2, r3
 8023fce:	4623      	mov	r3, r4
 8023fd0:	80fb      	strh	r3, [r7, #6]
 8023fd2:	4603      	mov	r3, r0
 8023fd4:	717b      	strb	r3, [r7, #5]
 8023fd6:	460b      	mov	r3, r1
 8023fd8:	713b      	strb	r3, [r7, #4]
 8023fda:	4613      	mov	r3, r2
 8023fdc:	70fb      	strb	r3, [r7, #3]
    uint32_t counter = 0;
 8023fde:	2300      	movs	r3, #0
 8023fe0:	60fb      	str	r3, [r7, #12]

    /* Set frequency of beep and on time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_FREQ_ON_TIME, (Frequency << 4) | OnTime);
 8023fe2:	88fb      	ldrh	r3, [r7, #6]
 8023fe4:	b2d8      	uxtb	r0, r3
 8023fe6:	797b      	ldrb	r3, [r7, #5]
 8023fe8:	011b      	lsls	r3, r3, #4
 8023fea:	b25a      	sxtb	r2, r3
 8023fec:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8023ff0:	4313      	orrs	r3, r2
 8023ff2:	b25b      	sxtb	r3, r3
 8023ff4:	b2db      	uxtb	r3, r3
 8023ff6:	461a      	mov	r2, r3
 8023ff8:	211c      	movs	r1, #28
 8023ffa:	f000 f8af 	bl	802415c <CODEC_IO_Write>
 8023ffe:	4603      	mov	r3, r0
 8024000:	461a      	mov	r2, r3
 8024002:	68fb      	ldr	r3, [r7, #12]
 8024004:	4413      	add	r3, r2
 8024006:	60fb      	str	r3, [r7, #12]
    /* Set volume of beep (max), and off time */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_VOL_OFF_TIME, (OffTime << 5) | BEEP_VOL_MAX);
 8024008:	88fb      	ldrh	r3, [r7, #6]
 802400a:	b2d8      	uxtb	r0, r3
 802400c:	78fb      	ldrb	r3, [r7, #3]
 802400e:	015b      	lsls	r3, r3, #5
 8024010:	b25b      	sxtb	r3, r3
 8024012:	f043 0306 	orr.w	r3, r3, #6
 8024016:	b25b      	sxtb	r3, r3
 8024018:	b2db      	uxtb	r3, r3
 802401a:	461a      	mov	r2, r3
 802401c:	211d      	movs	r1, #29
 802401e:	f000 f89d 	bl	802415c <CODEC_IO_Write>
 8024022:	4603      	mov	r3, r0
 8024024:	461a      	mov	r2, r3
 8024026:	68fb      	ldr	r3, [r7, #12]
 8024028:	4413      	add	r3, r2
 802402a:	60fb      	str	r3, [r7, #12]

    return counter;
 802402c:	68fb      	ldr	r3, [r7, #12]
}
 802402e:	4618      	mov	r0, r3
 8024030:	3714      	adds	r7, #20
 8024032:	46bd      	mov	sp, r7
 8024034:	bd90      	pop	{r4, r7, pc}

08024036 <cs43l22_Beep>:

uint32_t cs43l22_Beep(uint16_t DeviceAddr, uint8_t Mode, uint8_t Mix) {
 8024036:	b580      	push	{r7, lr}
 8024038:	b084      	sub	sp, #16
 802403a:	af00      	add	r7, sp, #0
 802403c:	4603      	mov	r3, r0
 802403e:	80fb      	strh	r3, [r7, #6]
 8024040:	460b      	mov	r3, r1
 8024042:	717b      	strb	r3, [r7, #5]
 8024044:	4613      	mov	r3, r2
 8024046:	713b      	strb	r3, [r7, #4]
    uint32_t counter = 0;
 8024048:	2300      	movs	r3, #0
 802404a:	60fb      	str	r3, [r7, #12]

    /* Set mode beep play and mix with serial sound*/
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_BEEP_TONE_CFG, (Mode << 6) | (Mix << 5));
 802404c:	88fb      	ldrh	r3, [r7, #6]
 802404e:	b2d8      	uxtb	r0, r3
 8024050:	797b      	ldrb	r3, [r7, #5]
 8024052:	019b      	lsls	r3, r3, #6
 8024054:	b25a      	sxtb	r2, r3
 8024056:	793b      	ldrb	r3, [r7, #4]
 8024058:	015b      	lsls	r3, r3, #5
 802405a:	b25b      	sxtb	r3, r3
 802405c:	4313      	orrs	r3, r2
 802405e:	b25b      	sxtb	r3, r3
 8024060:	b2db      	uxtb	r3, r3
 8024062:	461a      	mov	r2, r3
 8024064:	211e      	movs	r1, #30
 8024066:	f000 f879 	bl	802415c <CODEC_IO_Write>
 802406a:	4603      	mov	r3, r0
 802406c:	461a      	mov	r2, r3
 802406e:	68fb      	ldr	r3, [r7, #12]
 8024070:	4413      	add	r3, r2
 8024072:	60fb      	str	r3, [r7, #12]

    return counter;
 8024074:	68fb      	ldr	r3, [r7, #12]
}
 8024076:	4618      	mov	r0, r3
 8024078:	3710      	adds	r7, #16
 802407a:	46bd      	mov	sp, r7
 802407c:	bd80      	pop	{r7, pc}
	...

08024080 <AUDIO_IO_Init>:

/********************************* LINK AUDIO *********************************/
/**
 * @brief  Initializes Audio low level.
 */
void AUDIO_IO_Init(void) {
 8024080:	b580      	push	{r7, lr}
 8024082:	af00      	add	r7, sp, #0
    /* Power Down the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8024084:	2200      	movs	r2, #0
 8024086:	2110      	movs	r1, #16
 8024088:	4808      	ldr	r0, [pc, #32]	; (80240ac <AUDIO_IO_Init+0x2c>)
 802408a:	f00c f875 	bl	8030178 <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 802408e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8024092:	f01b fb31 	bl	803f6f8 <_DelayMS>
    /* Power on the codec */
    HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8024096:	2201      	movs	r2, #1
 8024098:	2110      	movs	r1, #16
 802409a:	4804      	ldr	r0, [pc, #16]	; (80240ac <AUDIO_IO_Init+0x2c>)
 802409c:	f00c f86c 	bl	8030178 <HAL_GPIO_WritePin>
    /* Wait for a delay to insure registers erasing */
    _DelayMS(500);
 80240a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80240a4:	f01b fb28 	bl	803f6f8 <_DelayMS>
}
 80240a8:	bf00      	nop
 80240aa:	bd80      	pop	{r7, pc}
 80240ac:	40020c00 	.word	0x40020c00

080240b0 <AUDIO_IO_Write>:
 * @brief  Writes a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 80240b0:	b580      	push	{r7, lr}
 80240b2:	b088      	sub	sp, #32
 80240b4:	af04      	add	r7, sp, #16
 80240b6:	4603      	mov	r3, r0
 80240b8:	71fb      	strb	r3, [r7, #7]
 80240ba:	460b      	mov	r3, r1
 80240bc:	71bb      	strb	r3, [r7, #6]
 80240be:	4613      	mov	r3, r2
 80240c0:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_OK;
 80240c2:	2300      	movs	r3, #0
 80240c4:	73fb      	strb	r3, [r7, #15]

    status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2Cx_TIMEOUT_MAX);
 80240c6:	79fb      	ldrb	r3, [r7, #7]
 80240c8:	b299      	uxth	r1, r3
 80240ca:	79bb      	ldrb	r3, [r7, #6]
 80240cc:	b29a      	uxth	r2, r3
 80240ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80240d2:	9302      	str	r3, [sp, #8]
 80240d4:	2301      	movs	r3, #1
 80240d6:	9301      	str	r3, [sp, #4]
 80240d8:	1d7b      	adds	r3, r7, #5
 80240da:	9300      	str	r3, [sp, #0]
 80240dc:	2301      	movs	r3, #1
 80240de:	4808      	ldr	r0, [pc, #32]	; (8024100 <AUDIO_IO_Write+0x50>)
 80240e0:	f00c facc 	bl	803067c <HAL_I2C_Mem_Write>
 80240e4:	4603      	mov	r3, r0
 80240e6:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 80240e8:	7bfb      	ldrb	r3, [r7, #15]
 80240ea:	2b00      	cmp	r3, #0
 80240ec:	d003      	beq.n	80240f6 <AUDIO_IO_Write+0x46>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 80240ee:	79fb      	ldrb	r3, [r7, #7]
 80240f0:	4618      	mov	r0, r3
 80240f2:	f000 f8b9 	bl	8024268 <I2Cx_Error>
    }
}
 80240f6:	bf00      	nop
 80240f8:	3710      	adds	r7, #16
 80240fa:	46bd      	mov	sp, r7
 80240fc:	bd80      	pop	{r7, pc}
 80240fe:	bf00      	nop
 8024100:	2000857c 	.word	0x2000857c

08024104 <AUDIO_IO_Read>:
 * @brief  Reads a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @retval Data to be read
 */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg) {
 8024104:	b580      	push	{r7, lr}
 8024106:	b088      	sub	sp, #32
 8024108:	af04      	add	r7, sp, #16
 802410a:	4603      	mov	r3, r0
 802410c:	460a      	mov	r2, r1
 802410e:	71fb      	strb	r3, [r7, #7]
 8024110:	4613      	mov	r3, r2
 8024112:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_OK;
 8024114:	2300      	movs	r3, #0
 8024116:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8024118:	2300      	movs	r3, #0
 802411a:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(&hi2c1, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2Cx_TIMEOUT_MAX);
 802411c:	79fb      	ldrb	r3, [r7, #7]
 802411e:	b299      	uxth	r1, r3
 8024120:	79bb      	ldrb	r3, [r7, #6]
 8024122:	b29a      	uxth	r2, r3
 8024124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8024128:	9302      	str	r3, [sp, #8]
 802412a:	2301      	movs	r3, #1
 802412c:	9301      	str	r3, [sp, #4]
 802412e:	f107 030e 	add.w	r3, r7, #14
 8024132:	9300      	str	r3, [sp, #0]
 8024134:	2301      	movs	r3, #1
 8024136:	4808      	ldr	r0, [pc, #32]	; (8024158 <AUDIO_IO_Read+0x54>)
 8024138:	f00c fb9a 	bl	8030870 <HAL_I2C_Mem_Read>
 802413c:	4603      	mov	r3, r0
 802413e:	73fb      	strb	r3, [r7, #15]

    /* Check the communication status */
    if (status != HAL_OK) {
 8024140:	7bfb      	ldrb	r3, [r7, #15]
 8024142:	2b00      	cmp	r3, #0
 8024144:	d003      	beq.n	802414e <AUDIO_IO_Read+0x4a>
        /* Execute user timeout callback */
        I2Cx_Error(Addr);
 8024146:	79fb      	ldrb	r3, [r7, #7]
 8024148:	4618      	mov	r0, r3
 802414a:	f000 f88d 	bl	8024268 <I2Cx_Error>
    }
    return value;
 802414e:	7bbb      	ldrb	r3, [r7, #14]
}
 8024150:	4618      	mov	r0, r3
 8024152:	3710      	adds	r7, #16
 8024154:	46bd      	mov	sp, r7
 8024156:	bd80      	pop	{r7, pc}
 8024158:	2000857c 	.word	0x2000857c

0802415c <CODEC_IO_Write>:
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 * @retval None
 */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 802415c:	b580      	push	{r7, lr}
 802415e:	b084      	sub	sp, #16
 8024160:	af00      	add	r7, sp, #0
 8024162:	4603      	mov	r3, r0
 8024164:	71fb      	strb	r3, [r7, #7]
 8024166:	460b      	mov	r3, r1
 8024168:	71bb      	strb	r3, [r7, #6]
 802416a:	4613      	mov	r3, r2
 802416c:	717b      	strb	r3, [r7, #5]
    uint32_t result = 0;
 802416e:	2300      	movs	r3, #0
 8024170:	60fb      	str	r3, [r7, #12]

    AUDIO_IO_Write(Addr, Reg, Value);
 8024172:	797a      	ldrb	r2, [r7, #5]
 8024174:	79b9      	ldrb	r1, [r7, #6]
 8024176:	79fb      	ldrb	r3, [r7, #7]
 8024178:	4618      	mov	r0, r3
 802417a:	f7ff ff99 	bl	80240b0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
	/* Verify that the data has been correctly written */
	result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */

    return result;
 802417e:	68fb      	ldr	r3, [r7, #12]
 8024180:	b2db      	uxtb	r3, r3
}
 8024182:	4618      	mov	r0, r3
 8024184:	3710      	adds	r7, #16
 8024186:	46bd      	mov	sp, r7
 8024188:	bd80      	pop	{r7, pc}
 802418a:	0000      	movs	r0, r0
 802418c:	0000      	movs	r0, r0
	...

08024190 <VOLUME_CONVERT>:

static uint8_t VOLUME_CONVERT(uint8_t Volume) {
 8024190:	b590      	push	{r4, r7, lr}
 8024192:	b089      	sub	sp, #36	; 0x24
 8024194:	af00      	add	r7, sp, #0
 8024196:	4603      	mov	r3, r0
 8024198:	71fb      	strb	r3, [r7, #7]
    uint64_t Vol, Multiplier = pow(10, 10);
 802419a:	a431      	add	r4, pc, #196	; (adr r4, 8024260 <VOLUME_CONVERT+0xd0>)
 802419c:	e9d4 3400 	ldrd	r3, r4, [r4]
 80241a0:	e9c7 3406 	strd	r3, r4, [r7, #24]
    uint8_t Log, Result;

    // change zero to 1
    Volume = Volume ? Volume : 1;
 80241a4:	79fb      	ldrb	r3, [r7, #7]
 80241a6:	2b00      	cmp	r3, #0
 80241a8:	d001      	beq.n	80241ae <VOLUME_CONVERT+0x1e>
 80241aa:	79fb      	ldrb	r3, [r7, #7]
 80241ac:	e000      	b.n	80241b0 <VOLUME_CONVERT+0x20>
 80241ae:	2301      	movs	r3, #1
 80241b0:	71fb      	strb	r3, [r7, #7]

    // expand resolution
    Vol = Volume > 100 ? Multiplier : (uint64_t) ((Volume * Multiplier) / 100);
 80241b2:	79fb      	ldrb	r3, [r7, #7]
 80241b4:	2b64      	cmp	r3, #100	; 0x64
 80241b6:	d817      	bhi.n	80241e8 <VOLUME_CONVERT+0x58>
 80241b8:	79fb      	ldrb	r3, [r7, #7]
 80241ba:	f04f 0400 	mov.w	r4, #0
 80241be:	69ba      	ldr	r2, [r7, #24]
 80241c0:	fb04 f102 	mul.w	r1, r4, r2
 80241c4:	69fa      	ldr	r2, [r7, #28]
 80241c6:	fb03 f202 	mul.w	r2, r3, r2
 80241ca:	440a      	add	r2, r1
 80241cc:	69b9      	ldr	r1, [r7, #24]
 80241ce:	fba1 0103 	umull	r0, r1, r1, r3
 80241d2:	1853      	adds	r3, r2, r1
 80241d4:	4619      	mov	r1, r3
 80241d6:	f04f 0264 	mov.w	r2, #100	; 0x64
 80241da:	f04f 0300 	mov.w	r3, #0
 80241de:	f7fc fd8b 	bl	8020cf8 <__aeabi_uldivmod>
 80241e2:	4603      	mov	r3, r0
 80241e4:	460c      	mov	r4, r1
 80241e6:	e001      	b.n	80241ec <VOLUME_CONVERT+0x5c>
 80241e8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80241ec:	e9c7 3404 	strd	r3, r4, [r7, #16]

    // convert linear to logarithmic (scale 100)
    Log = (uint8_t) (10 * log10(1 + Vol));
 80241f0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80241f4:	1c59      	adds	r1, r3, #1
 80241f6:	f144 0200 	adc.w	r2, r4, #0
 80241fa:	4608      	mov	r0, r1
 80241fc:	4611      	mov	r1, r2
 80241fe:	f7fc f9fd 	bl	80205fc <__aeabi_ul2d>
 8024202:	4603      	mov	r3, r0
 8024204:	460c      	mov	r4, r1
 8024206:	ec44 3b10 	vmov	d0, r3, r4
 802420a:	f01d fd99 	bl	8041d40 <log10>
 802420e:	ec51 0b10 	vmov	r0, r1, d0
 8024212:	f04f 0200 	mov.w	r2, #0
 8024216:	4b10      	ldr	r3, [pc, #64]	; (8024258 <VOLUME_CONVERT+0xc8>)
 8024218:	f7fc fa26 	bl	8020668 <__aeabi_dmul>
 802421c:	4603      	mov	r3, r0
 802421e:	460c      	mov	r4, r1
 8024220:	4618      	mov	r0, r3
 8024222:	4621      	mov	r1, r4
 8024224:	f7fc fcf8 	bl	8020c18 <__aeabi_d2uiz>
 8024228:	4603      	mov	r3, r0
 802422a:	73fb      	strb	r3, [r7, #15]

    // scale 100 to 255
    Result = Log > 100 ? 255 : (uint8_t) ((Log * 255) / 100);
 802422c:	7bfb      	ldrb	r3, [r7, #15]
 802422e:	2b64      	cmp	r3, #100	; 0x64
 8024230:	d80b      	bhi.n	802424a <VOLUME_CONVERT+0xba>
 8024232:	7bfa      	ldrb	r2, [r7, #15]
 8024234:	4613      	mov	r3, r2
 8024236:	021b      	lsls	r3, r3, #8
 8024238:	1a9b      	subs	r3, r3, r2
 802423a:	4a08      	ldr	r2, [pc, #32]	; (802425c <VOLUME_CONVERT+0xcc>)
 802423c:	fb82 1203 	smull	r1, r2, r2, r3
 8024240:	1152      	asrs	r2, r2, #5
 8024242:	17db      	asrs	r3, r3, #31
 8024244:	1ad3      	subs	r3, r2, r3
 8024246:	b2db      	uxtb	r3, r3
 8024248:	e000      	b.n	802424c <VOLUME_CONVERT+0xbc>
 802424a:	23ff      	movs	r3, #255	; 0xff
 802424c:	73bb      	strb	r3, [r7, #14]

    return Result;
 802424e:	7bbb      	ldrb	r3, [r7, #14]
}
 8024250:	4618      	mov	r0, r3
 8024252:	3724      	adds	r7, #36	; 0x24
 8024254:	46bd      	mov	sp, r7
 8024256:	bd90      	pop	{r4, r7, pc}
 8024258:	40240000 	.word	0x40240000
 802425c:	51eb851f 	.word	0x51eb851f
 8024260:	540be400 	.word	0x540be400
 8024264:	00000002 	.word	0x00000002

08024268 <I2Cx_Error>:

/**
 * @brief  Manages error callback by re-initializing I2C.
 * @param  Addr: I2C Address
 */
static void I2Cx_Error(uint8_t Addr) {
 8024268:	b580      	push	{r7, lr}
 802426a:	b082      	sub	sp, #8
 802426c:	af00      	add	r7, sp, #0
 802426e:	4603      	mov	r3, r0
 8024270:	71fb      	strb	r3, [r7, #7]
    /* De-initialize the I2C communication bus */
    HAL_I2C_MspDeInit(&hi2c1);
 8024272:	4805      	ldr	r0, [pc, #20]	; (8024288 <I2Cx_Error+0x20>)
 8024274:	f007 fb44 	bl	802b900 <HAL_I2C_MspDeInit>

    /* Re-Initialize the I2C communication bus */
    HAL_I2C_MspInit(&hi2c1);
 8024278:	4803      	ldr	r0, [pc, #12]	; (8024288 <I2Cx_Error+0x20>)
 802427a:	f007 fa4b 	bl	802b714 <HAL_I2C_MspInit>
}
 802427e:	bf00      	nop
 8024280:	3708      	adds	r7, #8
 8024282:	46bd      	mov	sp, r7
 8024284:	bd80      	pop	{r7, pc}
 8024286:	bf00      	nop
 8024288:	2000857c 	.word	0x2000857c

0802428c <FZ3387_SET_POWER>:
/* Public variables -----------------------------------------------------------*/
packet_t packet;
finger_t finger;

/* Public functions implementation ---------------------------------------------*/
void FZ3387_SET_POWER(uint8_t state) {
 802428c:	b580      	push	{r7, lr}
 802428e:	b082      	sub	sp, #8
 8024290:	af00      	add	r7, sp, #0
 8024292:	4603      	mov	r3, r0
 8024294:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EXT_FINGER_MCU_PWR_GPIO_Port, EXT_FINGER_MCU_PWR_Pin, !state);
 8024296:	79fb      	ldrb	r3, [r7, #7]
 8024298:	2b00      	cmp	r3, #0
 802429a:	bf0c      	ite	eq
 802429c:	2301      	moveq	r3, #1
 802429e:	2300      	movne	r3, #0
 80242a0:	b2db      	uxtb	r3, r3
 80242a2:	461a      	mov	r2, r3
 80242a4:	2104      	movs	r1, #4
 80242a6:	4805      	ldr	r0, [pc, #20]	; (80242bc <FZ3387_SET_POWER+0x30>)
 80242a8:	f00b ff66 	bl	8030178 <HAL_GPIO_WritePin>
    _DelayMS(500);
 80242ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80242b0:	f01b fa22 	bl	803f6f8 <_DelayMS>
}
 80242b4:	bf00      	nop
 80242b6:	3708      	adds	r7, #8
 80242b8:	46bd      	mov	sp, r7
 80242ba:	bd80      	pop	{r7, pc}
 80242bc:	40020800 	.word	0x40020800

080242c0 <FZ3387_SERIAL_WRITE>:

void FZ3387_SERIAL_WRITE(uint8_t c) {
 80242c0:	b580      	push	{r7, lr}
 80242c2:	b082      	sub	sp, #8
 80242c4:	af00      	add	r7, sp, #0
 80242c6:	4603      	mov	r3, r0
 80242c8:	71fb      	strb	r3, [r7, #7]
    FINGER_Transmit8(&c);
 80242ca:	1dfb      	adds	r3, r7, #7
 80242cc:	4618      	mov	r0, r3
 80242ce:	f7fe f935 	bl	802253c <FINGER_Transmit8>
}
 80242d2:	bf00      	nop
 80242d4:	3708      	adds	r7, #8
 80242d6:	46bd      	mov	sp, r7
 80242d8:	bd80      	pop	{r7, pc}

080242da <FZ3387_SERIAL_WRITE_U16>:

void FZ3387_SERIAL_WRITE_U16(uint16_t cc) {
 80242da:	b580      	push	{r7, lr}
 80242dc:	b082      	sub	sp, #8
 80242de:	af00      	add	r7, sp, #0
 80242e0:	4603      	mov	r3, r0
 80242e2:	80fb      	strh	r3, [r7, #6]
    FZ3387_SERIAL_WRITE((uint8_t) (cc >> 8));
 80242e4:	88fb      	ldrh	r3, [r7, #6]
 80242e6:	0a1b      	lsrs	r3, r3, #8
 80242e8:	b29b      	uxth	r3, r3
 80242ea:	b2db      	uxtb	r3, r3
 80242ec:	4618      	mov	r0, r3
 80242ee:	f7ff ffe7 	bl	80242c0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE((uint8_t) (cc & 0xFF));
 80242f2:	88fb      	ldrh	r3, [r7, #6]
 80242f4:	b2db      	uxtb	r3, r3
 80242f6:	4618      	mov	r0, r3
 80242f8:	f7ff ffe2 	bl	80242c0 <FZ3387_SERIAL_WRITE>
}
 80242fc:	bf00      	nop
 80242fe:	3708      	adds	r7, #8
 8024300:	46bd      	mov	sp, r7
 8024302:	bd80      	pop	{r7, pc}

08024304 <FZ3387_writeStructuredPacket>:
 @brief   Helper function to process a packet and send it over UART to the sensor
 @param   packet A structure containing the bytes to transmit
 */
/**************************************************************************/

void FZ3387_writeStructuredPacket(void) {
 8024304:	b580      	push	{r7, lr}
 8024306:	b082      	sub	sp, #8
 8024308:	af00      	add	r7, sp, #0
    FINGER_Reset_Buffer();
 802430a:	f7fe f905 	bl	8022518 <FINGER_Reset_Buffer>

    FZ3387_SERIAL_WRITE_U16(packet.start_code);
 802430e:	4b2c      	ldr	r3, [pc, #176]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 8024310:	881b      	ldrh	r3, [r3, #0]
 8024312:	4618      	mov	r0, r3
 8024314:	f7ff ffe1 	bl	80242da <FZ3387_SERIAL_WRITE_U16>
    FZ3387_SERIAL_WRITE(packet.address[0]);
 8024318:	4b29      	ldr	r3, [pc, #164]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802431a:	789b      	ldrb	r3, [r3, #2]
 802431c:	4618      	mov	r0, r3
 802431e:	f7ff ffcf 	bl	80242c0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[1]);
 8024322:	4b27      	ldr	r3, [pc, #156]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 8024324:	78db      	ldrb	r3, [r3, #3]
 8024326:	4618      	mov	r0, r3
 8024328:	f7ff ffca 	bl	80242c0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[2]);
 802432c:	4b24      	ldr	r3, [pc, #144]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802432e:	791b      	ldrb	r3, [r3, #4]
 8024330:	4618      	mov	r0, r3
 8024332:	f7ff ffc5 	bl	80242c0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.address[3]);
 8024336:	4b22      	ldr	r3, [pc, #136]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 8024338:	795b      	ldrb	r3, [r3, #5]
 802433a:	4618      	mov	r0, r3
 802433c:	f7ff ffc0 	bl	80242c0 <FZ3387_SERIAL_WRITE>
    FZ3387_SERIAL_WRITE(packet.type);
 8024340:	4b1f      	ldr	r3, [pc, #124]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 8024342:	799b      	ldrb	r3, [r3, #6]
 8024344:	4618      	mov	r0, r3
 8024346:	f7ff ffbb 	bl	80242c0 <FZ3387_SERIAL_WRITE>

    uint16_t wire_length = packet.length + 2;
 802434a:	4b1d      	ldr	r3, [pc, #116]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802434c:	891b      	ldrh	r3, [r3, #8]
 802434e:	3302      	adds	r3, #2
 8024350:	807b      	strh	r3, [r7, #2]
    FZ3387_SERIAL_WRITE_U16(wire_length);
 8024352:	887b      	ldrh	r3, [r7, #2]
 8024354:	4618      	mov	r0, r3
 8024356:	f7ff ffc0 	bl	80242da <FZ3387_SERIAL_WRITE_U16>

    uint16_t sum = ((wire_length) >> 8) + ((wire_length) & 0xFF) + packet.type;
 802435a:	887b      	ldrh	r3, [r7, #2]
 802435c:	0a1b      	lsrs	r3, r3, #8
 802435e:	b29a      	uxth	r2, r3
 8024360:	887b      	ldrh	r3, [r7, #2]
 8024362:	b2db      	uxtb	r3, r3
 8024364:	b29b      	uxth	r3, r3
 8024366:	4413      	add	r3, r2
 8024368:	b29a      	uxth	r2, r3
 802436a:	4b15      	ldr	r3, [pc, #84]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802436c:	799b      	ldrb	r3, [r3, #6]
 802436e:	b29b      	uxth	r3, r3
 8024370:	4413      	add	r3, r2
 8024372:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 8024374:	2300      	movs	r3, #0
 8024376:	717b      	strb	r3, [r7, #5]
 8024378:	e011      	b.n	802439e <FZ3387_writeStructuredPacket+0x9a>
        FZ3387_SERIAL_WRITE(packet.data[i]);
 802437a:	797b      	ldrb	r3, [r7, #5]
 802437c:	4a10      	ldr	r2, [pc, #64]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802437e:	4413      	add	r3, r2
 8024380:	7a9b      	ldrb	r3, [r3, #10]
 8024382:	4618      	mov	r0, r3
 8024384:	f7ff ff9c 	bl	80242c0 <FZ3387_SERIAL_WRITE>
        sum += packet.data[i];
 8024388:	797b      	ldrb	r3, [r7, #5]
 802438a:	4a0d      	ldr	r2, [pc, #52]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 802438c:	4413      	add	r3, r2
 802438e:	7a9b      	ldrb	r3, [r3, #10]
 8024390:	b29a      	uxth	r2, r3
 8024392:	88fb      	ldrh	r3, [r7, #6]
 8024394:	4413      	add	r3, r2
 8024396:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < packet.length; i++) {
 8024398:	797b      	ldrb	r3, [r7, #5]
 802439a:	3301      	adds	r3, #1
 802439c:	717b      	strb	r3, [r7, #5]
 802439e:	797b      	ldrb	r3, [r7, #5]
 80243a0:	b29a      	uxth	r2, r3
 80243a2:	4b07      	ldr	r3, [pc, #28]	; (80243c0 <FZ3387_writeStructuredPacket+0xbc>)
 80243a4:	891b      	ldrh	r3, [r3, #8]
 80243a6:	429a      	cmp	r2, r3
 80243a8:	d3e7      	bcc.n	802437a <FZ3387_writeStructuredPacket+0x76>
    }

    FZ3387_SERIAL_WRITE_U16(sum);
 80243aa:	88fb      	ldrh	r3, [r7, #6]
 80243ac:	4618      	mov	r0, r3
 80243ae:	f7ff ff94 	bl	80242da <FZ3387_SERIAL_WRITE_U16>

    _DelayMS(250);
 80243b2:	20fa      	movs	r0, #250	; 0xfa
 80243b4:	f01b f9a0 	bl	803f6f8 <_DelayMS>
}
 80243b8:	bf00      	nop
 80243ba:	3708      	adds	r7, #8
 80243bc:	46bd      	mov	sp, r7
 80243be:	bd80      	pop	{r7, pc}
 80243c0:	200083c0 	.word	0x200083c0

080243c4 <FZ3387_getStructuredPacket>:
 @param   timeout how many milliseconds we're willing to wait
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_TIMEOUT</code> or <code>FINGERPRINT_BADPACKET</code> on failure
 */
/**************************************************************************/
uint8_t FZ3387_getStructuredPacket(void) {
 80243c4:	b480      	push	{r7}
 80243c6:	b083      	sub	sp, #12
 80243c8:	af00      	add	r7, sp, #0
    uint8_t byte;
    uint16_t idx = 0;
 80243ca:	2300      	movs	r3, #0
 80243cc:	80fb      	strh	r3, [r7, #6]

    while (1) {
        byte = FINGER_UART_RX[idx];
 80243ce:	88fb      	ldrh	r3, [r7, #6]
 80243d0:	4a36      	ldr	r2, [pc, #216]	; (80244ac <FZ3387_getStructuredPacket+0xe8>)
 80243d2:	5cd3      	ldrb	r3, [r2, r3]
 80243d4:	717b      	strb	r3, [r7, #5]

        switch (idx) {
 80243d6:	88fb      	ldrh	r3, [r7, #6]
 80243d8:	2b08      	cmp	r3, #8
 80243da:	d84c      	bhi.n	8024476 <FZ3387_getStructuredPacket+0xb2>
 80243dc:	a201      	add	r2, pc, #4	; (adr r2, 80243e4 <FZ3387_getStructuredPacket+0x20>)
 80243de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80243e2:	bf00      	nop
 80243e4:	08024409 	.word	0x08024409
 80243e8:	08024421 	.word	0x08024421
 80243ec:	08024441 	.word	0x08024441
 80243f0:	08024441 	.word	0x08024441
 80243f4:	08024441 	.word	0x08024441
 80243f8:	08024441 	.word	0x08024441
 80243fc:	0802444f 	.word	0x0802444f
 8024400:	08024457 	.word	0x08024457
 8024404:	08024465 	.word	0x08024465
            case 0:
                if (byte != (FINGERPRINT_STARTCODE >> 8)) {
 8024408:	797b      	ldrb	r3, [r7, #5]
 802440a:	2bef      	cmp	r3, #239	; 0xef
 802440c:	d001      	beq.n	8024412 <FZ3387_getStructuredPacket+0x4e>
                    // continue;
                    return FINGERPRINT_BADPACKET;
 802440e:	23fe      	movs	r3, #254	; 0xfe
 8024410:	e046      	b.n	80244a0 <FZ3387_getStructuredPacket+0xdc>
                }
                packet.start_code = (uint16_t) byte << 8;
 8024412:	797b      	ldrb	r3, [r7, #5]
 8024414:	b29b      	uxth	r3, r3
 8024416:	021b      	lsls	r3, r3, #8
 8024418:	b29a      	uxth	r2, r3
 802441a:	4b25      	ldr	r3, [pc, #148]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 802441c:	801a      	strh	r2, [r3, #0]
                break;
 802441e:	e03b      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
            case 1:
                packet.start_code |= byte;
 8024420:	4b23      	ldr	r3, [pc, #140]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024422:	881a      	ldrh	r2, [r3, #0]
 8024424:	797b      	ldrb	r3, [r7, #5]
 8024426:	b29b      	uxth	r3, r3
 8024428:	4313      	orrs	r3, r2
 802442a:	b29a      	uxth	r2, r3
 802442c:	4b20      	ldr	r3, [pc, #128]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 802442e:	801a      	strh	r2, [r3, #0]
                if (packet.start_code != FINGERPRINT_STARTCODE) {
 8024430:	4b1f      	ldr	r3, [pc, #124]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024432:	881b      	ldrh	r3, [r3, #0]
 8024434:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024438:	4293      	cmp	r3, r2
 802443a:	d02a      	beq.n	8024492 <FZ3387_getStructuredPacket+0xce>
                    return FINGERPRINT_BADPACKET;
 802443c:	23fe      	movs	r3, #254	; 0xfe
 802443e:	e02f      	b.n	80244a0 <FZ3387_getStructuredPacket+0xdc>
                break;
            case 2:
                case 3:
                case 4:
                case 5:
                packet.address[idx - 2] = byte;
 8024440:	88fb      	ldrh	r3, [r7, #6]
 8024442:	3b02      	subs	r3, #2
 8024444:	4a1a      	ldr	r2, [pc, #104]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024446:	4413      	add	r3, r2
 8024448:	797a      	ldrb	r2, [r7, #5]
 802444a:	709a      	strb	r2, [r3, #2]
                break;
 802444c:	e024      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
            case 6:
                packet.type = byte;
 802444e:	4a18      	ldr	r2, [pc, #96]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024450:	797b      	ldrb	r3, [r7, #5]
 8024452:	7193      	strb	r3, [r2, #6]
                break;
 8024454:	e020      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
            case 7:
                packet.length = (uint16_t) byte << 8;
 8024456:	797b      	ldrb	r3, [r7, #5]
 8024458:	b29b      	uxth	r3, r3
 802445a:	021b      	lsls	r3, r3, #8
 802445c:	b29a      	uxth	r2, r3
 802445e:	4b14      	ldr	r3, [pc, #80]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024460:	811a      	strh	r2, [r3, #8]
                break;
 8024462:	e019      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
            case 8:
                packet.length |= byte;
 8024464:	4b12      	ldr	r3, [pc, #72]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024466:	891a      	ldrh	r2, [r3, #8]
 8024468:	797b      	ldrb	r3, [r7, #5]
 802446a:	b29b      	uxth	r3, r3
 802446c:	4313      	orrs	r3, r2
 802446e:	b29a      	uxth	r2, r3
 8024470:	4b0f      	ldr	r3, [pc, #60]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024472:	811a      	strh	r2, [r3, #8]
                break;
 8024474:	e010      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
            default:
                packet.data[idx - 9] = byte;
 8024476:	88fb      	ldrh	r3, [r7, #6]
 8024478:	3b09      	subs	r3, #9
 802447a:	4a0d      	ldr	r2, [pc, #52]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 802447c:	4413      	add	r3, r2
 802447e:	797a      	ldrb	r2, [r7, #5]
 8024480:	729a      	strb	r2, [r3, #10]
                if ((idx - 8) == packet.length) {
 8024482:	88fb      	ldrh	r3, [r7, #6]
 8024484:	3b08      	subs	r3, #8
 8024486:	4a0a      	ldr	r2, [pc, #40]	; (80244b0 <FZ3387_getStructuredPacket+0xec>)
 8024488:	8912      	ldrh	r2, [r2, #8]
 802448a:	4293      	cmp	r3, r2
 802448c:	d103      	bne.n	8024496 <FZ3387_getStructuredPacket+0xd2>
                    return FINGERPRINT_OK;
 802448e:	2300      	movs	r3, #0
 8024490:	e006      	b.n	80244a0 <FZ3387_getStructuredPacket+0xdc>
                break;
 8024492:	bf00      	nop
 8024494:	e000      	b.n	8024498 <FZ3387_getStructuredPacket+0xd4>
                }
                break;
 8024496:	bf00      	nop
        }
        idx++;
 8024498:	88fb      	ldrh	r3, [r7, #6]
 802449a:	3301      	adds	r3, #1
 802449c:	80fb      	strh	r3, [r7, #6]
        byte = FINGER_UART_RX[idx];
 802449e:	e796      	b.n	80243ce <FZ3387_getStructuredPacket+0xa>
    }

    // Shouldn't get here so...
    return FINGERPRINT_BADPACKET;
}
 80244a0:	4618      	mov	r0, r3
 80244a2:	370c      	adds	r7, #12
 80244a4:	46bd      	mov	sp, r7
 80244a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80244aa:	4770      	bx	lr
 80244ac:	20008064 	.word	0x20008064
 80244b0:	200083c0 	.word	0x200083c0

080244b4 <FZ3387_SendCmdPacket>:
/**************************************************************************/
/*!
 @brief Send command packet
 */
/**************************************************************************/
uint8_t FZ3387_SendCmdPacket(uint8_t *data, uint8_t size) {
 80244b4:	b580      	push	{r7, lr}
 80244b6:	b082      	sub	sp, #8
 80244b8:	af00      	add	r7, sp, #0
 80244ba:	6078      	str	r0, [r7, #4]
 80244bc:	460b      	mov	r3, r1
 80244be:	70fb      	strb	r3, [r7, #3]
    FZ3387_setPacket(FINGERPRINT_COMMANDPACKET, size, data);
 80244c0:	78fb      	ldrb	r3, [r7, #3]
 80244c2:	b29b      	uxth	r3, r3
 80244c4:	687a      	ldr	r2, [r7, #4]
 80244c6:	4619      	mov	r1, r3
 80244c8:	2001      	movs	r0, #1
 80244ca:	f000 f817 	bl	80244fc <FZ3387_setPacket>
    FZ3387_writeStructuredPacket();
 80244ce:	f7ff ff19 	bl	8024304 <FZ3387_writeStructuredPacket>

    if (FZ3387_getStructuredPacket() != FINGERPRINT_OK) {
 80244d2:	f7ff ff77 	bl	80243c4 <FZ3387_getStructuredPacket>
 80244d6:	4603      	mov	r3, r0
 80244d8:	2b00      	cmp	r3, #0
 80244da:	d001      	beq.n	80244e0 <FZ3387_SendCmdPacket+0x2c>
        return FINGERPRINT_PACKETRECIEVEERR;
 80244dc:	2301      	movs	r3, #1
 80244de:	e007      	b.n	80244f0 <FZ3387_SendCmdPacket+0x3c>
    }
    if (packet.type != FINGERPRINT_ACKPACKET) {
 80244e0:	4b05      	ldr	r3, [pc, #20]	; (80244f8 <FZ3387_SendCmdPacket+0x44>)
 80244e2:	799b      	ldrb	r3, [r3, #6]
 80244e4:	2b07      	cmp	r3, #7
 80244e6:	d001      	beq.n	80244ec <FZ3387_SendCmdPacket+0x38>
        return FINGERPRINT_PACKETRECIEVEERR;
 80244e8:	2301      	movs	r3, #1
 80244ea:	e001      	b.n	80244f0 <FZ3387_SendCmdPacket+0x3c>
    }
    return packet.data[0];
 80244ec:	4b02      	ldr	r3, [pc, #8]	; (80244f8 <FZ3387_SendCmdPacket+0x44>)
 80244ee:	7a9b      	ldrb	r3, [r3, #10]
}
 80244f0:	4618      	mov	r0, r3
 80244f2:	3708      	adds	r7, #8
 80244f4:	46bd      	mov	sp, r7
 80244f6:	bd80      	pop	{r7, pc}
 80244f8:	200083c0 	.word	0x200083c0

080244fc <FZ3387_setPacket>:
/*!
 @brief Packet conversion
 */
/**************************************************************************/

void FZ3387_setPacket(uint8_t type, uint16_t length, uint8_t *data) {
 80244fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80244fe:	b083      	sub	sp, #12
 8024500:	af00      	add	r7, sp, #0
 8024502:	4603      	mov	r3, r0
 8024504:	603a      	str	r2, [r7, #0]
 8024506:	71fb      	strb	r3, [r7, #7]
 8024508:	460b      	mov	r3, r1
 802450a:	80bb      	strh	r3, [r7, #4]
    packet.start_code = FINGERPRINT_STARTCODE;
 802450c:	4b1c      	ldr	r3, [pc, #112]	; (8024580 <FZ3387_setPacket+0x84>)
 802450e:	f64e 7201 	movw	r2, #61185	; 0xef01
 8024512:	801a      	strh	r2, [r3, #0]
    packet.type = type;
 8024514:	4a1a      	ldr	r2, [pc, #104]	; (8024580 <FZ3387_setPacket+0x84>)
 8024516:	79fb      	ldrb	r3, [r7, #7]
 8024518:	7193      	strb	r3, [r2, #6]
    packet.length = length;
 802451a:	4a19      	ldr	r2, [pc, #100]	; (8024580 <FZ3387_setPacket+0x84>)
 802451c:	88bb      	ldrh	r3, [r7, #4]
 802451e:	8113      	strh	r3, [r2, #8]
    packet.address[0] = (uint8_t) (FINGERPRINT_ADDRESS >> 24);
 8024520:	4b17      	ldr	r3, [pc, #92]	; (8024580 <FZ3387_setPacket+0x84>)
 8024522:	22ff      	movs	r2, #255	; 0xff
 8024524:	709a      	strb	r2, [r3, #2]
    packet.address[1] = (uint8_t) (FINGERPRINT_ADDRESS >> 16);
 8024526:	4b16      	ldr	r3, [pc, #88]	; (8024580 <FZ3387_setPacket+0x84>)
 8024528:	22ff      	movs	r2, #255	; 0xff
 802452a:	70da      	strb	r2, [r3, #3]
    packet.address[2] = (uint8_t) (FINGERPRINT_ADDRESS >> 8);
 802452c:	4b14      	ldr	r3, [pc, #80]	; (8024580 <FZ3387_setPacket+0x84>)
 802452e:	22ff      	movs	r2, #255	; 0xff
 8024530:	711a      	strb	r2, [r3, #4]
    packet.address[3] = (uint8_t) (FINGERPRINT_ADDRESS & 0xFF);
 8024532:	4b13      	ldr	r3, [pc, #76]	; (8024580 <FZ3387_setPacket+0x84>)
 8024534:	22ff      	movs	r2, #255	; 0xff
 8024536:	715a      	strb	r2, [r3, #5]

    if (length < 64)
 8024538:	88bb      	ldrh	r3, [r7, #4]
 802453a:	2b3f      	cmp	r3, #63	; 0x3f
 802453c:	d806      	bhi.n	802454c <FZ3387_setPacket+0x50>
        memcpy(packet.data, data, length);
 802453e:	88bb      	ldrh	r3, [r7, #4]
 8024540:	461a      	mov	r2, r3
 8024542:	6839      	ldr	r1, [r7, #0]
 8024544:	480f      	ldr	r0, [pc, #60]	; (8024584 <FZ3387_setPacket+0x88>)
 8024546:	f01b f9f6 	bl	803f936 <memcpy>
    else
        memcpy(packet.data, data, 64);
}
 802454a:	e015      	b.n	8024578 <FZ3387_setPacket+0x7c>
        memcpy(packet.data, data, 64);
 802454c:	4a0c      	ldr	r2, [pc, #48]	; (8024580 <FZ3387_setPacket+0x84>)
 802454e:	683b      	ldr	r3, [r7, #0]
 8024550:	f102 000a 	add.w	r0, r2, #10
 8024554:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8024558:	4602      	mov	r2, r0
 802455a:	4619      	mov	r1, r3
 802455c:	f8d1 c000 	ldr.w	ip, [r1]
 8024560:	684e      	ldr	r6, [r1, #4]
 8024562:	688d      	ldr	r5, [r1, #8]
 8024564:	68c9      	ldr	r1, [r1, #12]
 8024566:	f8c2 c000 	str.w	ip, [r2]
 802456a:	6056      	str	r6, [r2, #4]
 802456c:	6095      	str	r5, [r2, #8]
 802456e:	60d1      	str	r1, [r2, #12]
 8024570:	3310      	adds	r3, #16
 8024572:	3010      	adds	r0, #16
 8024574:	42a3      	cmp	r3, r4
 8024576:	d1ef      	bne.n	8024558 <FZ3387_setPacket+0x5c>
}
 8024578:	bf00      	nop
 802457a:	370c      	adds	r7, #12
 802457c:	46bd      	mov	sp, r7
 802457e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024580:	200083c0 	.word	0x200083c0
 8024584:	200083ca 	.word	0x200083ca

08024588 <FZ3387_verifyPassword>:
/*!
 @brief  Verifies the sensors' access password (default password is 0x0000000). A good way to also check if the sensors is active and responding
 @returns True if password is correct
 */
/**************************************************************************/
uint8_t FZ3387_verifyPassword(void) {
 8024588:	b580      	push	{r7, lr}
 802458a:	af00      	add	r7, sp, #0
    return FZ3387_checkPassword() == FINGERPRINT_OK;
 802458c:	f000 f808 	bl	80245a0 <FZ3387_checkPassword>
 8024590:	4603      	mov	r3, r0
 8024592:	2b00      	cmp	r3, #0
 8024594:	bf0c      	ite	eq
 8024596:	2301      	moveq	r3, #1
 8024598:	2300      	movne	r3, #0
 802459a:	b2db      	uxtb	r3, r3
}
 802459c:	4618      	mov	r0, r3
 802459e:	bd80      	pop	{r7, pc}

080245a0 <FZ3387_checkPassword>:

uint8_t FZ3387_checkPassword(void) {
 80245a0:	b580      	push	{r7, lr}
 80245a2:	b082      	sub	sp, #8
 80245a4:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80245a6:	2313      	movs	r3, #19
 80245a8:	703b      	strb	r3, [r7, #0]
 80245aa:	2300      	movs	r3, #0
 80245ac:	707b      	strb	r3, [r7, #1]
 80245ae:	2300      	movs	r3, #0
 80245b0:	70bb      	strb	r3, [r7, #2]
 80245b2:	2300      	movs	r3, #0
 80245b4:	70fb      	strb	r3, [r7, #3]
 80245b6:	2300      	movs	r3, #0
 80245b8:	713b      	strb	r3, [r7, #4]
            (uint8_t) (FINGERPRINT_PASSWORD >> 16),
            (uint8_t) (FINGERPRINT_PASSWORD >> 8),
            (uint8_t) (FINGERPRINT_PASSWORD & 0xFF)
    };

    FZ3387_SendCmdPacket(data, sizeof(data));
 80245ba:	463b      	mov	r3, r7
 80245bc:	2105      	movs	r1, #5
 80245be:	4618      	mov	r0, r3
 80245c0:	f7ff ff78 	bl	80244b4 <FZ3387_SendCmdPacket>
    if (packet.data[0] == FINGERPRINT_OK)
 80245c4:	4b05      	ldr	r3, [pc, #20]	; (80245dc <FZ3387_checkPassword+0x3c>)
 80245c6:	7a9b      	ldrb	r3, [r3, #10]
 80245c8:	2b00      	cmp	r3, #0
 80245ca:	d101      	bne.n	80245d0 <FZ3387_checkPassword+0x30>
        return FINGERPRINT_OK;
 80245cc:	2300      	movs	r3, #0
 80245ce:	e000      	b.n	80245d2 <FZ3387_checkPassword+0x32>
    else
        return FINGERPRINT_PACKETRECIEVEERR;
 80245d0:	2301      	movs	r3, #1
}
 80245d2:	4618      	mov	r0, r3
 80245d4:	3708      	adds	r7, #8
 80245d6:	46bd      	mov	sp, r7
 80245d8:	bd80      	pop	{r7, pc}
 80245da:	bf00      	nop
 80245dc:	200083c0 	.word	0x200083c0

080245e0 <FZ3387_getImage>:
 @returns <code>FINGERPRINT_NOFINGER</code> if no finger detected
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_IMAGEFAIL</code> on imaging error
 */
/**************************************************************************/
uint8_t FZ3387_getImage(void) {
 80245e0:	b580      	push	{r7, lr}
 80245e2:	b082      	sub	sp, #8
 80245e4:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80245e6:	2301      	movs	r3, #1
 80245e8:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_GETIMAGE
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80245ea:	1d3b      	adds	r3, r7, #4
 80245ec:	2101      	movs	r1, #1
 80245ee:	4618      	mov	r0, r3
 80245f0:	f7ff ff60 	bl	80244b4 <FZ3387_SendCmdPacket>
 80245f4:	4603      	mov	r3, r0
}
 80245f6:	4618      	mov	r0, r3
 80245f8:	3708      	adds	r7, #8
 80245fa:	46bd      	mov	sp, r7
 80245fc:	bd80      	pop	{r7, pc}

080245fe <FZ3387_image2Tz>:
 @returns <code>FINGERPRINT_IMAGEMESS</code> if image is too messy
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_FEATUREFAIL</code> on failure to identify fingerprint features
 @returns <code>FINGERPRINT_INVALIDIMAGE</code> on failure to identify fingerprint features
 */
uint8_t FZ3387_image2Tz(uint8_t slot) {
 80245fe:	b580      	push	{r7, lr}
 8024600:	b084      	sub	sp, #16
 8024602:	af00      	add	r7, sp, #0
 8024604:	4603      	mov	r3, r0
 8024606:	71fb      	strb	r3, [r7, #7]
    uint8_t data[] = {
 8024608:	2302      	movs	r3, #2
 802460a:	733b      	strb	r3, [r7, #12]
 802460c:	79fb      	ldrb	r3, [r7, #7]
 802460e:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_IMAGE2TZ,
            slot
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024610:	f107 030c 	add.w	r3, r7, #12
 8024614:	2102      	movs	r1, #2
 8024616:	4618      	mov	r0, r3
 8024618:	f7ff ff4c 	bl	80244b4 <FZ3387_SendCmdPacket>
 802461c:	4603      	mov	r3, r0
}
 802461e:	4618      	mov	r0, r3
 8024620:	3710      	adds	r7, #16
 8024622:	46bd      	mov	sp, r7
 8024624:	bd80      	pop	{r7, pc}

08024626 <FZ3387_createModel>:
 @brief   Ask the sensor to take two print feature template and create a model
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 @returns <code>FINGERPRINT_ENROLLMISMATCH</code> on mismatch of fingerprints
 */
uint8_t FZ3387_createModel(void) {
 8024626:	b580      	push	{r7, lr}
 8024628:	b082      	sub	sp, #8
 802462a:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 802462c:	2305      	movs	r3, #5
 802462e:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_REGMODEL
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024630:	1d3b      	adds	r3, r7, #4
 8024632:	2101      	movs	r1, #1
 8024634:	4618      	mov	r0, r3
 8024636:	f7ff ff3d 	bl	80244b4 <FZ3387_SendCmdPacket>
 802463a:	4603      	mov	r3, r0
}
 802463c:	4618      	mov	r0, r3
 802463e:	3708      	adds	r7, #8
 8024640:	46bd      	mov	sp, r7
 8024642:	bd80      	pop	{r7, pc}

08024644 <FZ3387_storeModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_storeModel(uint16_t location) {
 8024644:	b580      	push	{r7, lr}
 8024646:	b084      	sub	sp, #16
 8024648:	af00      	add	r7, sp, #0
 802464a:	4603      	mov	r3, r0
 802464c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 802464e:	2306      	movs	r3, #6
 8024650:	733b      	strb	r3, [r7, #12]
 8024652:	2301      	movs	r3, #1
 8024654:	737b      	strb	r3, [r7, #13]
    FINGERPRINT_STORE,
            0x01,
            (uint8_t) (location >> 8),
 8024656:	88fb      	ldrh	r3, [r7, #6]
 8024658:	0a1b      	lsrs	r3, r3, #8
 802465a:	b29b      	uxth	r3, r3
 802465c:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 802465e:	73bb      	strb	r3, [r7, #14]
            (uint8_t) (location & 0xFF)
 8024660:	88fb      	ldrh	r3, [r7, #6]
 8024662:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 8024664:	73fb      	strb	r3, [r7, #15]
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 8024666:	f107 030c 	add.w	r3, r7, #12
 802466a:	2104      	movs	r1, #4
 802466c:	4618      	mov	r0, r3
 802466e:	f7ff ff21 	bl	80244b4 <FZ3387_SendCmdPacket>
 8024672:	4603      	mov	r3, r0
}
 8024674:	4618      	mov	r0, r3
 8024676:	3710      	adds	r7, #16
 8024678:	46bd      	mov	sp, r7
 802467a:	bd80      	pop	{r7, pc}

0802467c <FZ3387_deleteModel>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_deleteModel(uint16_t location) {
 802467c:	b580      	push	{r7, lr}
 802467e:	b084      	sub	sp, #16
 8024680:	af00      	add	r7, sp, #0
 8024682:	4603      	mov	r3, r0
 8024684:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {
 8024686:	230c      	movs	r3, #12
 8024688:	723b      	strb	r3, [r7, #8]
    FINGERPRINT_DELETE,
            (uint8_t) (location >> 8),
 802468a:	88fb      	ldrh	r3, [r7, #6]
 802468c:	0a1b      	lsrs	r3, r3, #8
 802468e:	b29b      	uxth	r3, r3
 8024690:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 8024692:	727b      	strb	r3, [r7, #9]
            (uint8_t) (location & 0xFF),
 8024694:	88fb      	ldrh	r3, [r7, #6]
 8024696:	b2db      	uxtb	r3, r3
    uint8_t data[] = {
 8024698:	72bb      	strb	r3, [r7, #10]
 802469a:	2300      	movs	r3, #0
 802469c:	72fb      	strb	r3, [r7, #11]
 802469e:	2301      	movs	r3, #1
 80246a0:	733b      	strb	r3, [r7, #12]
            0x00,
            0x01
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80246a2:	f107 0308 	add.w	r3, r7, #8
 80246a6:	2105      	movs	r1, #5
 80246a8:	4618      	mov	r0, r3
 80246aa:	f7ff ff03 	bl	80244b4 <FZ3387_SendCmdPacket>
 80246ae:	4603      	mov	r3, r0
}
 80246b0:	4618      	mov	r0, r3
 80246b2:	3710      	adds	r7, #16
 80246b4:	46bd      	mov	sp, r7
 80246b6:	bd80      	pop	{r7, pc}

080246b8 <FZ3387_emptyDatabase>:
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_BADLOCATION</code> if the location is invalid
 @returns <code>FINGERPRINT_FLASHERR</code> if the model couldn't be written to flash memory
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
uint8_t FZ3387_emptyDatabase(void) {
 80246b8:	b580      	push	{r7, lr}
 80246ba:	b082      	sub	sp, #8
 80246bc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80246be:	230d      	movs	r3, #13
 80246c0:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_EMPTY
    };
    return FZ3387_SendCmdPacket(data, sizeof(data));
 80246c2:	1d3b      	adds	r3, r7, #4
 80246c4:	2101      	movs	r1, #1
 80246c6:	4618      	mov	r0, r3
 80246c8:	f7ff fef4 	bl	80244b4 <FZ3387_SendCmdPacket>
 80246cc:	4603      	mov	r3, r0
}
 80246ce:	4618      	mov	r0, r3
 80246d0:	3708      	adds	r7, #8
 80246d2:	46bd      	mov	sp, r7
 80246d4:	bd80      	pop	{r7, pc}
	...

080246d8 <FZ3387_fingerFastSearch>:
 @returns <code>FINGERPRINT_OK</code> on fingerprint match success
 @returns <code>FINGERPRINT_NOTFOUND</code> no match made
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_fingerFastSearch(void) {
 80246d8:	b580      	push	{r7, lr}
 80246da:	b082      	sub	sp, #8
 80246dc:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 80246de:	4a21      	ldr	r2, [pc, #132]	; (8024764 <FZ3387_fingerFastSearch+0x8c>)
 80246e0:	463b      	mov	r3, r7
 80246e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80246e6:	6018      	str	r0, [r3, #0]
 80246e8:	3304      	adds	r3, #4
 80246ea:	8019      	strh	r1, [r3, #0]
            0x00,
            0x00,
            0xA3
    };
    // high speed search of slot #1 starting at page 0x0000 and page #0x00A3
    FZ3387_SendCmdPacket(data, sizeof(data));
 80246ec:	463b      	mov	r3, r7
 80246ee:	2106      	movs	r1, #6
 80246f0:	4618      	mov	r0, r3
 80246f2:	f7ff fedf 	bl	80244b4 <FZ3387_SendCmdPacket>
    finger.id = 0xFFFF;
 80246f6:	4b1c      	ldr	r3, [pc, #112]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 80246f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80246fc:	801a      	strh	r2, [r3, #0]
    finger.confidence = 0xFFFF;
 80246fe:	4b1a      	ldr	r3, [pc, #104]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024700:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024704:	805a      	strh	r2, [r3, #2]

    finger.id = packet.data[1];
 8024706:	4b19      	ldr	r3, [pc, #100]	; (802476c <FZ3387_fingerFastSearch+0x94>)
 8024708:	7adb      	ldrb	r3, [r3, #11]
 802470a:	b29a      	uxth	r2, r3
 802470c:	4b16      	ldr	r3, [pc, #88]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 802470e:	801a      	strh	r2, [r3, #0]
    finger.id <<= 8;
 8024710:	4b15      	ldr	r3, [pc, #84]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024712:	881b      	ldrh	r3, [r3, #0]
 8024714:	021b      	lsls	r3, r3, #8
 8024716:	b29a      	uxth	r2, r3
 8024718:	4b13      	ldr	r3, [pc, #76]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 802471a:	801a      	strh	r2, [r3, #0]
    finger.id |= packet.data[2];
 802471c:	4b12      	ldr	r3, [pc, #72]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 802471e:	881a      	ldrh	r2, [r3, #0]
 8024720:	4b12      	ldr	r3, [pc, #72]	; (802476c <FZ3387_fingerFastSearch+0x94>)
 8024722:	7b1b      	ldrb	r3, [r3, #12]
 8024724:	b29b      	uxth	r3, r3
 8024726:	4313      	orrs	r3, r2
 8024728:	b29a      	uxth	r2, r3
 802472a:	4b0f      	ldr	r3, [pc, #60]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 802472c:	801a      	strh	r2, [r3, #0]

    finger.confidence = packet.data[3];
 802472e:	4b0f      	ldr	r3, [pc, #60]	; (802476c <FZ3387_fingerFastSearch+0x94>)
 8024730:	7b5b      	ldrb	r3, [r3, #13]
 8024732:	b29a      	uxth	r2, r3
 8024734:	4b0c      	ldr	r3, [pc, #48]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024736:	805a      	strh	r2, [r3, #2]
    finger.confidence <<= 8;
 8024738:	4b0b      	ldr	r3, [pc, #44]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 802473a:	885b      	ldrh	r3, [r3, #2]
 802473c:	021b      	lsls	r3, r3, #8
 802473e:	b29a      	uxth	r2, r3
 8024740:	4b09      	ldr	r3, [pc, #36]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024742:	805a      	strh	r2, [r3, #2]
    finger.confidence |= packet.data[4];
 8024744:	4b08      	ldr	r3, [pc, #32]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024746:	885a      	ldrh	r2, [r3, #2]
 8024748:	4b08      	ldr	r3, [pc, #32]	; (802476c <FZ3387_fingerFastSearch+0x94>)
 802474a:	7b9b      	ldrb	r3, [r3, #14]
 802474c:	b29b      	uxth	r3, r3
 802474e:	4313      	orrs	r3, r2
 8024750:	b29a      	uxth	r2, r3
 8024752:	4b05      	ldr	r3, [pc, #20]	; (8024768 <FZ3387_fingerFastSearch+0x90>)
 8024754:	805a      	strh	r2, [r3, #2]

    return packet.data[0];
 8024756:	4b05      	ldr	r3, [pc, #20]	; (802476c <FZ3387_fingerFastSearch+0x94>)
 8024758:	7a9b      	ldrb	r3, [r3, #10]
}
 802475a:	4618      	mov	r0, r3
 802475c:	3708      	adds	r7, #8
 802475e:	46bd      	mov	sp, r7
 8024760:	bd80      	pop	{r7, pc}
 8024762:	bf00      	nop
 8024764:	08043444 	.word	0x08043444
 8024768:	2000840c 	.word	0x2000840c
 802476c:	200083c0 	.word	0x200083c0

08024770 <FZ3387_getTemplateCount>:
 @brief   Ask the sensor for the number of templates stored in memory. The number is stored in <b>fingerTemplateCount</b> on success.
 @returns <code>FINGERPRINT_OK</code> on success
 @returns <code>FINGERPRINT_PACKETRECIEVEERR</code> on communication error
 */
/**************************************************************************/
uint8_t FZ3387_getTemplateCount(void) {
 8024770:	b580      	push	{r7, lr}
 8024772:	b082      	sub	sp, #8
 8024774:	af00      	add	r7, sp, #0
    uint8_t data[] = {
 8024776:	231d      	movs	r3, #29
 8024778:	713b      	strb	r3, [r7, #4]
    FINGERPRINT_TEMPLATECOUNT
    };
    FZ3387_SendCmdPacket(data, sizeof(data));
 802477a:	1d3b      	adds	r3, r7, #4
 802477c:	2101      	movs	r1, #1
 802477e:	4618      	mov	r0, r3
 8024780:	f7ff fe98 	bl	80244b4 <FZ3387_SendCmdPacket>

    finger.templateCount = packet.data[1];
 8024784:	4b0c      	ldr	r3, [pc, #48]	; (80247b8 <FZ3387_getTemplateCount+0x48>)
 8024786:	7adb      	ldrb	r3, [r3, #11]
 8024788:	b29a      	uxth	r2, r3
 802478a:	4b0c      	ldr	r3, [pc, #48]	; (80247bc <FZ3387_getTemplateCount+0x4c>)
 802478c:	809a      	strh	r2, [r3, #4]
    finger.templateCount <<= 8;
 802478e:	4b0b      	ldr	r3, [pc, #44]	; (80247bc <FZ3387_getTemplateCount+0x4c>)
 8024790:	889b      	ldrh	r3, [r3, #4]
 8024792:	021b      	lsls	r3, r3, #8
 8024794:	b29a      	uxth	r2, r3
 8024796:	4b09      	ldr	r3, [pc, #36]	; (80247bc <FZ3387_getTemplateCount+0x4c>)
 8024798:	809a      	strh	r2, [r3, #4]
    finger.templateCount |= packet.data[2];
 802479a:	4b08      	ldr	r3, [pc, #32]	; (80247bc <FZ3387_getTemplateCount+0x4c>)
 802479c:	889a      	ldrh	r2, [r3, #4]
 802479e:	4b06      	ldr	r3, [pc, #24]	; (80247b8 <FZ3387_getTemplateCount+0x48>)
 80247a0:	7b1b      	ldrb	r3, [r3, #12]
 80247a2:	b29b      	uxth	r3, r3
 80247a4:	4313      	orrs	r3, r2
 80247a6:	b29a      	uxth	r2, r3
 80247a8:	4b04      	ldr	r3, [pc, #16]	; (80247bc <FZ3387_getTemplateCount+0x4c>)
 80247aa:	809a      	strh	r2, [r3, #4]

    return packet.data[0];
 80247ac:	4b02      	ldr	r3, [pc, #8]	; (80247b8 <FZ3387_getTemplateCount+0x48>)
 80247ae:	7a9b      	ldrb	r3, [r3, #10]
}
 80247b0:	4618      	mov	r0, r3
 80247b2:	3708      	adds	r7, #8
 80247b4:	46bd      	mov	sp, r7
 80247b6:	bd80      	pop	{r7, pc}
 80247b8:	200083c0 	.word	0x200083c0
 80247bc:	2000840c 	.word	0x2000840c

080247c0 <MPU6050_Init>:
#define MPU6050_ACCE_SENS_8			((float) 4096)
#define MPU6050_ACCE_SENS_16		((float) 2048)

/* Public functions implementation ---------------------------------------------*/
MPU6050_Result MPU6050_Init(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, MPU6050_Device DeviceNumber,
		MPU6050_Accelerometer AccelerometerSensitivity, MPU6050_Gyroscope GyroscopeSensitivity) {
 80247c0:	b580      	push	{r7, lr}
 80247c2:	b08c      	sub	sp, #48	; 0x30
 80247c4:	af04      	add	r7, sp, #16
 80247c6:	60f8      	str	r0, [r7, #12]
 80247c8:	60b9      	str	r1, [r7, #8]
 80247ca:	4611      	mov	r1, r2
 80247cc:	461a      	mov	r2, r3
 80247ce:	460b      	mov	r3, r1
 80247d0:	71fb      	strb	r3, [r7, #7]
 80247d2:	4613      	mov	r3, r2
 80247d4:	71bb      	strb	r3, [r7, #6]
	I2C_HandleTypeDef *Handle = I2Cx;
 80247d6:	68fb      	ldr	r3, [r7, #12]
 80247d8:	61fb      	str	r3, [r7, #28]
	uint8_t d[2], temp;

	/* Format I2C address */
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t) DeviceNumber;
 80247da:	79fb      	ldrb	r3, [r7, #7]
 80247dc:	f063 032f 	orn	r3, r3, #47	; 0x2f
 80247e0:	b2da      	uxtb	r2, r3
 80247e2:	68bb      	ldr	r3, [r7, #8]
 80247e4:	701a      	strb	r2, [r3, #0]
	uint8_t address = DataStruct->Address;
 80247e6:	68bb      	ldr	r3, [r7, #8]
 80247e8:	781b      	ldrb	r3, [r3, #0]
 80247ea:	76fb      	strb	r3, [r7, #27]

	/* Check if device is connected */
	if (HAL_I2C_IsDeviceReady(Handle, address, 2, 5) != HAL_OK) {
 80247ec:	7efb      	ldrb	r3, [r7, #27]
 80247ee:	b299      	uxth	r1, r3
 80247f0:	2305      	movs	r3, #5
 80247f2:	2202      	movs	r2, #2
 80247f4:	69f8      	ldr	r0, [r7, #28]
 80247f6:	f00c fa61 	bl	8030cbc <HAL_I2C_IsDeviceReady>
 80247fa:	4603      	mov	r3, r0
 80247fc:	2b00      	cmp	r3, #0
 80247fe:	d001      	beq.n	8024804 <MPU6050_Init+0x44>
		return MPU6050_Result_Error;
 8024800:	2301      	movs	r3, #1
 8024802:	e03f      	b.n	8024884 <MPU6050_Init+0xc4>
	}

	/* Check who am I */
	//------------------
	/* Send address */
	if (HAL_I2C_Mem_Read(Handle, address, MPU6050_WHO_AM_I, 1, &temp, 1, 1000) != HAL_OK) {
 8024804:	7efb      	ldrb	r3, [r7, #27]
 8024806:	b299      	uxth	r1, r3
 8024808:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802480c:	9302      	str	r3, [sp, #8]
 802480e:	2301      	movs	r3, #1
 8024810:	9301      	str	r3, [sp, #4]
 8024812:	f107 0317 	add.w	r3, r7, #23
 8024816:	9300      	str	r3, [sp, #0]
 8024818:	2301      	movs	r3, #1
 802481a:	2275      	movs	r2, #117	; 0x75
 802481c:	69f8      	ldr	r0, [r7, #28]
 802481e:	f00c f827 	bl	8030870 <HAL_I2C_Mem_Read>
 8024822:	4603      	mov	r3, r0
 8024824:	2b00      	cmp	r3, #0
 8024826:	d001      	beq.n	802482c <MPU6050_Init+0x6c>
		return MPU6050_Result_Error;
 8024828:	2301      	movs	r3, #1
 802482a:	e02b      	b.n	8024884 <MPU6050_Init+0xc4>
	}

	/* Checking */
	if (temp != MPU6050_I_AM) {
 802482c:	7dfb      	ldrb	r3, [r7, #23]
 802482e:	2b68      	cmp	r3, #104	; 0x68
 8024830:	d001      	beq.n	8024836 <MPU6050_Init+0x76>
		/* Return error */
		return MPU6050_Result_DeviceInvalid;
 8024832:	2303      	movs	r3, #3
 8024834:	e026      	b.n	8024884 <MPU6050_Init+0xc4>
	//------------------

	/* Wakeup MPU6050 */
	//------------------
	/* Format array to send */
	d[0] = MPU6050_PWR_MGMT_1;
 8024836:	236b      	movs	r3, #107	; 0x6b
 8024838:	763b      	strb	r3, [r7, #24]
	d[1] = 0x01;
 802483a:	2301      	movs	r3, #1
 802483c:	767b      	strb	r3, [r7, #25]

	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(Handle, address, d, 2, 1000) != HAL_OK) {
 802483e:	7efb      	ldrb	r3, [r7, #27]
 8024840:	b299      	uxth	r1, r3
 8024842:	f107 0218 	add.w	r2, r7, #24
 8024846:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802484a:	9300      	str	r3, [sp, #0]
 802484c:	2302      	movs	r3, #2
 802484e:	69f8      	ldr	r0, [r7, #28]
 8024850:	f00b fe16 	bl	8030480 <HAL_I2C_Master_Transmit>
 8024854:	4603      	mov	r3, r0
 8024856:	2b00      	cmp	r3, #0
 8024858:	d001      	beq.n	802485e <MPU6050_Init+0x9e>
		return MPU6050_Result_Error;
 802485a:	2301      	movs	r3, #1
 802485c:	e012      	b.n	8024884 <MPU6050_Init+0xc4>
	}
	//------------------

	/* Set sample rate to 1kHz */
	MPU6050_SetDataRate(I2Cx, DataStruct, MPU6050_DataRate_8KHz);
 802485e:	2200      	movs	r2, #0
 8024860:	68b9      	ldr	r1, [r7, #8]
 8024862:	68f8      	ldr	r0, [r7, #12]
 8024864:	f000 f812 	bl	802488c <MPU6050_SetDataRate>

	/* Config accelerometer */
	MPU6050_SetAccelerometer(I2Cx, DataStruct, AccelerometerSensitivity);
 8024868:	79bb      	ldrb	r3, [r7, #6]
 802486a:	461a      	mov	r2, r3
 802486c:	68b9      	ldr	r1, [r7, #8]
 802486e:	68f8      	ldr	r0, [r7, #12]
 8024870:	f000 f830 	bl	80248d4 <MPU6050_SetAccelerometer>

	/* Config Gyroscope */
	MPU6050_SetGyroscope(I2Cx, DataStruct, GyroscopeSensitivity);
 8024874:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8024878:	461a      	mov	r2, r3
 802487a:	68b9      	ldr	r1, [r7, #8]
 802487c:	68f8      	ldr	r0, [r7, #12]
 802487e:	f000 f88f 	bl	80249a0 <MPU6050_SetGyroscope>

	/* Return OK */
	return MPU6050_Result_Ok;
 8024882:	2300      	movs	r3, #0
}
 8024884:	4618      	mov	r0, r3
 8024886:	3720      	adds	r7, #32
 8024888:	46bd      	mov	sp, r7
 802488a:	bd80      	pop	{r7, pc}

0802488c <MPU6050_SetDataRate>:

MPU6050_Result MPU6050_SetDataRate(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct, uint8_t rate) {
 802488c:	b580      	push	{r7, lr}
 802488e:	b08a      	sub	sp, #40	; 0x28
 8024890:	af04      	add	r7, sp, #16
 8024892:	60f8      	str	r0, [r7, #12]
 8024894:	60b9      	str	r1, [r7, #8]
 8024896:	4613      	mov	r3, r2
 8024898:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 802489a:	68fb      	ldr	r3, [r7, #12]
 802489c:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 802489e:	68bb      	ldr	r3, [r7, #8]
 80248a0:	781b      	ldrb	r3, [r3, #0]
 80248a2:	74fb      	strb	r3, [r7, #19]
	/* Format array to send */
	//  d[0] = MPU6050_SMPLRT_DIV;
	//  d[1] = rate;
	/* Set data sample rate */
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_SMPLRT_DIV, 1, &rate, 1, 1000) != HAL_OK)
 80248a4:	bf00      	nop
 80248a6:	7cfb      	ldrb	r3, [r7, #19]
 80248a8:	b299      	uxth	r1, r3
 80248aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80248ae:	9302      	str	r3, [sp, #8]
 80248b0:	2301      	movs	r3, #1
 80248b2:	9301      	str	r3, [sp, #4]
 80248b4:	1dfb      	adds	r3, r7, #7
 80248b6:	9300      	str	r3, [sp, #0]
 80248b8:	2301      	movs	r3, #1
 80248ba:	2219      	movs	r2, #25
 80248bc:	6978      	ldr	r0, [r7, #20]
 80248be:	f00b fedd 	bl	803067c <HAL_I2C_Mem_Write>
 80248c2:	4603      	mov	r3, r0
 80248c4:	2b00      	cmp	r3, #0
 80248c6:	d1ee      	bne.n	80248a6 <MPU6050_SetDataRate+0x1a>
	//  if (HAL_I2C_Master_Transmit(Handle, (uint16_t) address, (uint8_t*) d, 2, 1000) != HAL_OK) {
	//    return MPU6050_Result_Error;
	//  }

	/* Return OK */
	return MPU6050_Result_Ok;
 80248c8:	2300      	movs	r3, #0
}
 80248ca:	4618      	mov	r0, r3
 80248cc:	3718      	adds	r7, #24
 80248ce:	46bd      	mov	sp, r7
 80248d0:	bd80      	pop	{r7, pc}
	...

080248d4 <MPU6050_SetAccelerometer>:

MPU6050_Result MPU6050_SetAccelerometer(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Accelerometer AccelerometerSensitivity) {
 80248d4:	b580      	push	{r7, lr}
 80248d6:	b08a      	sub	sp, #40	; 0x28
 80248d8:	af04      	add	r7, sp, #16
 80248da:	60f8      	str	r0, [r7, #12]
 80248dc:	60b9      	str	r1, [r7, #8]
 80248de:	4613      	mov	r3, r2
 80248e0:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80248e2:	68fb      	ldr	r3, [r7, #12]
 80248e4:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 80248e6:	68bb      	ldr	r3, [r7, #8]
 80248e8:	781b      	ldrb	r3, [r3, #0]
 80248ea:	74fb      	strb	r3, [r7, #19]

	/* Config accelerometer */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 80248ec:	bf00      	nop
 80248ee:	7cfb      	ldrb	r3, [r7, #19]
 80248f0:	b299      	uxth	r1, r3
 80248f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80248f6:	9302      	str	r3, [sp, #8]
 80248f8:	2301      	movs	r3, #1
 80248fa:	9301      	str	r3, [sp, #4]
 80248fc:	f107 0312 	add.w	r3, r7, #18
 8024900:	9300      	str	r3, [sp, #0]
 8024902:	2301      	movs	r3, #1
 8024904:	221c      	movs	r2, #28
 8024906:	6978      	ldr	r0, [r7, #20]
 8024908:	f00b ffb2 	bl	8030870 <HAL_I2C_Mem_Read>
 802490c:	4603      	mov	r3, r0
 802490e:	2b00      	cmp	r3, #0
 8024910:	d1ed      	bne.n	80248ee <MPU6050_SetAccelerometer+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) AccelerometerSensitivity << 3;
 8024912:	7cbb      	ldrb	r3, [r7, #18]
 8024914:	b25b      	sxtb	r3, r3
 8024916:	f023 0318 	bic.w	r3, r3, #24
 802491a:	b25a      	sxtb	r2, r3
 802491c:	79fb      	ldrb	r3, [r7, #7]
 802491e:	00db      	lsls	r3, r3, #3
 8024920:	b25b      	sxtb	r3, r3
 8024922:	4313      	orrs	r3, r2
 8024924:	b25b      	sxtb	r3, r3
 8024926:	b2db      	uxtb	r3, r3
 8024928:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_ACCEL_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 802492a:	bf00      	nop
 802492c:	7cfb      	ldrb	r3, [r7, #19]
 802492e:	b299      	uxth	r1, r3
 8024930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024934:	9302      	str	r3, [sp, #8]
 8024936:	2301      	movs	r3, #1
 8024938:	9301      	str	r3, [sp, #4]
 802493a:	f107 0312 	add.w	r3, r7, #18
 802493e:	9300      	str	r3, [sp, #0]
 8024940:	2301      	movs	r3, #1
 8024942:	221c      	movs	r2, #28
 8024944:	6978      	ldr	r0, [r7, #20]
 8024946:	f00b fe99 	bl	803067c <HAL_I2C_Mem_Write>
 802494a:	4603      	mov	r3, r0
 802494c:	2b00      	cmp	r3, #0
 802494e:	d1ed      	bne.n	802492c <MPU6050_SetAccelerometer+0x58>
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 8024950:	79fb      	ldrb	r3, [r7, #7]
 8024952:	2b03      	cmp	r3, #3
 8024954:	d81e      	bhi.n	8024994 <MPU6050_SetAccelerometer+0xc0>
 8024956:	a201      	add	r2, pc, #4	; (adr r2, 802495c <MPU6050_SetAccelerometer+0x88>)
 8024958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802495c:	0802496d 	.word	0x0802496d
 8024960:	08024977 	.word	0x08024977
 8024964:	08024981 	.word	0x08024981
 8024968:	0802498b 	.word	0x0802498b
		case MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_2;
 802496c:	68bb      	ldr	r3, [r7, #8]
 802496e:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8024972:	609a      	str	r2, [r3, #8]
			break;
 8024974:	e00f      	b.n	8024996 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_4G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_4;
 8024976:	68bb      	ldr	r3, [r7, #8]
 8024978:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 802497c:	609a      	str	r2, [r3, #8]
			break;
 802497e:	e00a      	b.n	8024996 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_8;
 8024980:	68bb      	ldr	r3, [r7, #8]
 8024982:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8024986:	609a      	str	r2, [r3, #8]
			break;
 8024988:	e005      	b.n	8024996 <MPU6050_SetAccelerometer+0xc2>
		case MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float) 1 / MPU6050_ACCE_SENS_16;
 802498a:	68bb      	ldr	r3, [r7, #8]
 802498c:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8024990:	609a      	str	r2, [r3, #8]
			break;
 8024992:	e000      	b.n	8024996 <MPU6050_SetAccelerometer+0xc2>
		default:
			break;
 8024994:	bf00      	nop
	}

	/* Return OK */
	return MPU6050_Result_Ok;
 8024996:	2300      	movs	r3, #0
}
 8024998:	4618      	mov	r0, r3
 802499a:	3718      	adds	r7, #24
 802499c:	46bd      	mov	sp, r7
 802499e:	bd80      	pop	{r7, pc}

080249a0 <MPU6050_SetGyroscope>:

MPU6050_Result MPU6050_SetGyroscope(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct,
		MPU6050_Gyroscope GyroscopeSensitivity) {
 80249a0:	b580      	push	{r7, lr}
 80249a2:	b08a      	sub	sp, #40	; 0x28
 80249a4:	af04      	add	r7, sp, #16
 80249a6:	60f8      	str	r0, [r7, #12]
 80249a8:	60b9      	str	r1, [r7, #8]
 80249aa:	4613      	mov	r3, r2
 80249ac:	71fb      	strb	r3, [r7, #7]
	I2C_HandleTypeDef *Handle = I2Cx;
 80249ae:	68fb      	ldr	r3, [r7, #12]
 80249b0:	617b      	str	r3, [r7, #20]
	uint8_t data, address = DataStruct->Address;
 80249b2:	68bb      	ldr	r3, [r7, #8]
 80249b4:	781b      	ldrb	r3, [r3, #0]
 80249b6:	74fb      	strb	r3, [r7, #19]

	/* Config gyroscope */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 80249b8:	bf00      	nop
 80249ba:	7cfb      	ldrb	r3, [r7, #19]
 80249bc:	b299      	uxth	r1, r3
 80249be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80249c2:	9302      	str	r3, [sp, #8]
 80249c4:	2301      	movs	r3, #1
 80249c6:	9301      	str	r3, [sp, #4]
 80249c8:	f107 0312 	add.w	r3, r7, #18
 80249cc:	9300      	str	r3, [sp, #0]
 80249ce:	2301      	movs	r3, #1
 80249d0:	221b      	movs	r2, #27
 80249d2:	6978      	ldr	r0, [r7, #20]
 80249d4:	f00b ff4c 	bl	8030870 <HAL_I2C_Mem_Read>
 80249d8:	4603      	mov	r3, r0
 80249da:	2b00      	cmp	r3, #0
 80249dc:	d1ed      	bne.n	80249ba <MPU6050_SetGyroscope+0x1a>
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, &data, 1, 1000) != HAL_OK)
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/
	data = (data & 0xE7) | (uint8_t) GyroscopeSensitivity << 3;
 80249de:	7cbb      	ldrb	r3, [r7, #18]
 80249e0:	b25b      	sxtb	r3, r3
 80249e2:	f023 0318 	bic.w	r3, r3, #24
 80249e6:	b25a      	sxtb	r2, r3
 80249e8:	79fb      	ldrb	r3, [r7, #7]
 80249ea:	00db      	lsls	r3, r3, #3
 80249ec:	b25b      	sxtb	r3, r3
 80249ee:	4313      	orrs	r3, r2
 80249f0:	b25b      	sxtb	r3, r3
 80249f2:	b2db      	uxtb	r3, r3
 80249f4:	74bb      	strb	r3, [r7, #18]
	while (HAL_I2C_Mem_Write(Handle, address, MPU6050_GYRO_CONFIG, 1, &data, 1, 1000) != HAL_OK)
 80249f6:	bf00      	nop
 80249f8:	7cfb      	ldrb	r3, [r7, #19]
 80249fa:	b299      	uxth	r1, r3
 80249fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024a00:	9302      	str	r3, [sp, #8]
 8024a02:	2301      	movs	r3, #1
 8024a04:	9301      	str	r3, [sp, #4]
 8024a06:	f107 0312 	add.w	r3, r7, #18
 8024a0a:	9300      	str	r3, [sp, #0]
 8024a0c:	2301      	movs	r3, #1
 8024a0e:	221b      	movs	r2, #27
 8024a10:	6978      	ldr	r0, [r7, #20]
 8024a12:	f00b fe33 	bl	803067c <HAL_I2C_Mem_Write>
 8024a16:	4603      	mov	r3, r0
 8024a18:	2b00      	cmp	r3, #0
 8024a1a:	d1ed      	bne.n	80249f8 <MPU6050_SetGyroscope+0x58>
	//    ;
	//  /*{
	//   return MPU6050_Result_Error;
	//   }*/

	switch (GyroscopeSensitivity) {
 8024a1c:	79fb      	ldrb	r3, [r7, #7]
 8024a1e:	2b03      	cmp	r3, #3
 8024a20:	d81a      	bhi.n	8024a58 <MPU6050_SetGyroscope+0xb8>
 8024a22:	a201      	add	r2, pc, #4	; (adr r2, 8024a28 <MPU6050_SetGyroscope+0x88>)
 8024a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024a28:	08024a39 	.word	0x08024a39
 8024a2c:	08024a41 	.word	0x08024a41
 8024a30:	08024a49 	.word	0x08024a49
 8024a34:	08024a51 	.word	0x08024a51
		case MPU6050_Gyroscope_250s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_250;
 8024a38:	68bb      	ldr	r3, [r7, #8]
 8024a3a:	4a0a      	ldr	r2, [pc, #40]	; (8024a64 <MPU6050_SetGyroscope+0xc4>)
 8024a3c:	605a      	str	r2, [r3, #4]
			break;
 8024a3e:	e00c      	b.n	8024a5a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_500s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_500;
 8024a40:	68bb      	ldr	r3, [r7, #8]
 8024a42:	4a09      	ldr	r2, [pc, #36]	; (8024a68 <MPU6050_SetGyroscope+0xc8>)
 8024a44:	605a      	str	r2, [r3, #4]
			break;
 8024a46:	e008      	b.n	8024a5a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_1000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_1000;
 8024a48:	68bb      	ldr	r3, [r7, #8]
 8024a4a:	4a08      	ldr	r2, [pc, #32]	; (8024a6c <MPU6050_SetGyroscope+0xcc>)
 8024a4c:	605a      	str	r2, [r3, #4]
			break;
 8024a4e:	e004      	b.n	8024a5a <MPU6050_SetGyroscope+0xba>
		case MPU6050_Gyroscope_2000s:
			DataStruct->Gyro_Mult = (float) 1 / MPU6050_GYRO_SENS_2000;
 8024a50:	68bb      	ldr	r3, [r7, #8]
 8024a52:	4a07      	ldr	r2, [pc, #28]	; (8024a70 <MPU6050_SetGyroscope+0xd0>)
 8024a54:	605a      	str	r2, [r3, #4]
			break;
 8024a56:	e000      	b.n	8024a5a <MPU6050_SetGyroscope+0xba>
		default:
			break;
 8024a58:	bf00      	nop
	}
	/* Return OK */
	return MPU6050_Result_Ok;
 8024a5a:	2300      	movs	r3, #0
}
 8024a5c:	4618      	mov	r0, r3
 8024a5e:	3718      	adds	r7, #24
 8024a60:	46bd      	mov	sp, r7
 8024a62:	bd80      	pop	{r7, pc}
 8024a64:	3bfa232d 	.word	0x3bfa232d
 8024a68:	3c7a232d 	.word	0x3c7a232d
 8024a6c:	3cf9c190 	.word	0x3cf9c190
 8024a70:	3d79c190 	.word	0x3d79c190

08024a74 <MPU6050_ReadAll>:
	DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);

	/* Return OK */
	return MPU6050_Result_Ok;
}
MPU6050_Result MPU6050_ReadAll(I2C_HandleTypeDef *I2Cx, MPU6050 *DataStruct) {
 8024a74:	b580      	push	{r7, lr}
 8024a76:	b08c      	sub	sp, #48	; 0x30
 8024a78:	af04      	add	r7, sp, #16
 8024a7a:	6078      	str	r0, [r7, #4]
 8024a7c:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef *Handle = I2Cx;
 8024a7e:	687b      	ldr	r3, [r7, #4]
 8024a80:	61fb      	str	r3, [r7, #28]
	uint8_t data[14], address = DataStruct->Address;
 8024a82:	683b      	ldr	r3, [r7, #0]
 8024a84:	781b      	ldrb	r3, [r3, #0]
 8024a86:	76fb      	strb	r3, [r7, #27]
	int16_t temp;

	/* Read full raw data, 14bytes */
	while (HAL_I2C_Mem_Read(Handle, address, MPU6050_ACCEL_XOUT_H, 1, data, 14, 1000) != HAL_OK)
 8024a88:	bf00      	nop
 8024a8a:	7efb      	ldrb	r3, [r7, #27]
 8024a8c:	b299      	uxth	r1, r3
 8024a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8024a92:	9302      	str	r3, [sp, #8]
 8024a94:	230e      	movs	r3, #14
 8024a96:	9301      	str	r3, [sp, #4]
 8024a98:	f107 0308 	add.w	r3, r7, #8
 8024a9c:	9300      	str	r3, [sp, #0]
 8024a9e:	2301      	movs	r3, #1
 8024aa0:	223b      	movs	r2, #59	; 0x3b
 8024aa2:	69f8      	ldr	r0, [r7, #28]
 8024aa4:	f00b fee4 	bl	8030870 <HAL_I2C_Mem_Read>
 8024aa8:	4603      	mov	r3, r0
 8024aaa:	2b00      	cmp	r3, #0
 8024aac:	d1ed      	bne.n	8024a8a <MPU6050_ReadAll+0x16>
	//
	//  while (HAL_I2C_Master_Receive(Handle, (uint16_t) address, data, 14, 1000) != HAL_OK)
	//    ;

	/* Format accelerometer data */
	DataStruct->Accelerometer_X = (int16_t) (data[0] << 8 | data[1]);
 8024aae:	7a3b      	ldrb	r3, [r7, #8]
 8024ab0:	021b      	lsls	r3, r3, #8
 8024ab2:	b21a      	sxth	r2, r3
 8024ab4:	7a7b      	ldrb	r3, [r7, #9]
 8024ab6:	b21b      	sxth	r3, r3
 8024ab8:	4313      	orrs	r3, r2
 8024aba:	b21a      	sxth	r2, r3
 8024abc:	683b      	ldr	r3, [r7, #0]
 8024abe:	819a      	strh	r2, [r3, #12]
	DataStruct->Accelerometer_Y = (int16_t) (data[2] << 8 | data[3]);
 8024ac0:	7abb      	ldrb	r3, [r7, #10]
 8024ac2:	021b      	lsls	r3, r3, #8
 8024ac4:	b21a      	sxth	r2, r3
 8024ac6:	7afb      	ldrb	r3, [r7, #11]
 8024ac8:	b21b      	sxth	r3, r3
 8024aca:	4313      	orrs	r3, r2
 8024acc:	b21a      	sxth	r2, r3
 8024ace:	683b      	ldr	r3, [r7, #0]
 8024ad0:	81da      	strh	r2, [r3, #14]
	DataStruct->Accelerometer_Z = (int16_t) (data[4] << 8 | data[5]);
 8024ad2:	7b3b      	ldrb	r3, [r7, #12]
 8024ad4:	021b      	lsls	r3, r3, #8
 8024ad6:	b21a      	sxth	r2, r3
 8024ad8:	7b7b      	ldrb	r3, [r7, #13]
 8024ada:	b21b      	sxth	r3, r3
 8024adc:	4313      	orrs	r3, r2
 8024ade:	b21a      	sxth	r2, r3
 8024ae0:	683b      	ldr	r3, [r7, #0]
 8024ae2:	821a      	strh	r2, [r3, #16]

	/* Format temperature */
	temp = (data[6] << 8 | data[7]);
 8024ae4:	7bbb      	ldrb	r3, [r7, #14]
 8024ae6:	021b      	lsls	r3, r3, #8
 8024ae8:	b21a      	sxth	r2, r3
 8024aea:	7bfb      	ldrb	r3, [r7, #15]
 8024aec:	b21b      	sxth	r3, r3
 8024aee:	4313      	orrs	r3, r2
 8024af0:	833b      	strh	r3, [r7, #24]
	DataStruct->Temperature = (float) ((float) ((int16_t) temp) / (float) 340.0 + (float) 36.53);
 8024af2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8024af6:	ee07 3a90 	vmov	s15, r3
 8024afa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024afe:	eddf 6a15 	vldr	s13, [pc, #84]	; 8024b54 <MPU6050_ReadAll+0xe0>
 8024b02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024b06:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8024b58 <MPU6050_ReadAll+0xe4>
 8024b0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024b0e:	683b      	ldr	r3, [r7, #0]
 8024b10:	edc3 7a06 	vstr	s15, [r3, #24]

	/* Format gyroscope data */
	DataStruct->Gyroscope_X = (int16_t) (data[8] << 8 | data[9]);
 8024b14:	7c3b      	ldrb	r3, [r7, #16]
 8024b16:	021b      	lsls	r3, r3, #8
 8024b18:	b21a      	sxth	r2, r3
 8024b1a:	7c7b      	ldrb	r3, [r7, #17]
 8024b1c:	b21b      	sxth	r3, r3
 8024b1e:	4313      	orrs	r3, r2
 8024b20:	b21a      	sxth	r2, r3
 8024b22:	683b      	ldr	r3, [r7, #0]
 8024b24:	825a      	strh	r2, [r3, #18]
	DataStruct->Gyroscope_Y = (int16_t) (data[10] << 8 | data[11]);
 8024b26:	7cbb      	ldrb	r3, [r7, #18]
 8024b28:	021b      	lsls	r3, r3, #8
 8024b2a:	b21a      	sxth	r2, r3
 8024b2c:	7cfb      	ldrb	r3, [r7, #19]
 8024b2e:	b21b      	sxth	r3, r3
 8024b30:	4313      	orrs	r3, r2
 8024b32:	b21a      	sxth	r2, r3
 8024b34:	683b      	ldr	r3, [r7, #0]
 8024b36:	829a      	strh	r2, [r3, #20]
	DataStruct->Gyroscope_Z = (int16_t) (data[12] << 8 | data[13]);
 8024b38:	7d3b      	ldrb	r3, [r7, #20]
 8024b3a:	021b      	lsls	r3, r3, #8
 8024b3c:	b21a      	sxth	r2, r3
 8024b3e:	7d7b      	ldrb	r3, [r7, #21]
 8024b40:	b21b      	sxth	r3, r3
 8024b42:	4313      	orrs	r3, r2
 8024b44:	b21a      	sxth	r2, r3
 8024b46:	683b      	ldr	r3, [r7, #0]
 8024b48:	82da      	strh	r2, [r3, #22]

	/* Return OK */
	return MPU6050_Result_Ok;
 8024b4a:	2300      	movs	r3, #0
}
 8024b4c:	4618      	mov	r0, r3
 8024b4e:	3720      	adds	r7, #32
 8024b50:	46bd      	mov	sp, r7
 8024b52:	bd80      	pop	{r7, pc}
 8024b54:	43aa0000 	.word	0x43aa0000
 8024b58:	42121eb8 	.word	0x42121eb8

08024b5c <nmea_init>:
/**
 * @brief           Init NMEA handle
 * @param[in]       gh: NMEA handle structure
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_init(nmea_t *nh) {
 8024b5c:	b580      	push	{r7, lr}
 8024b5e:	b082      	sub	sp, #8
 8024b60:	af00      	add	r7, sp, #0
 8024b62:	6078      	str	r0, [r7, #4]
    memset(nh, 0x00, sizeof(*nh)); /* Reset structure */
 8024b64:	2274      	movs	r2, #116	; 0x74
 8024b66:	2100      	movs	r1, #0
 8024b68:	6878      	ldr	r0, [r7, #4]
 8024b6a:	f01a feef 	bl	803f94c <memset>
    return 1;
 8024b6e:	2301      	movs	r3, #1
}
 8024b70:	4618      	mov	r0, r3
 8024b72:	3708      	adds	r7, #8
 8024b74:	46bd      	mov	sp, r7
 8024b76:	bd80      	pop	{r7, pc}

08024b78 <nmea_process>:
 * @param[in]       gh: NMEA handle structure
 * @param[in]       data: Received data
 * @param[in]       len: Number of bytes to process
 * @return          `1` on success, `0` otherwise
 */
uint8_t nmea_process(nmea_t *nh, const void *data, size_t len) {
 8024b78:	b580      	push	{r7, lr}
 8024b7a:	b086      	sub	sp, #24
 8024b7c:	af00      	add	r7, sp, #0
 8024b7e:	60f8      	str	r0, [r7, #12]
 8024b80:	60b9      	str	r1, [r7, #8]
 8024b82:	607a      	str	r2, [r7, #4]
    const uint8_t *d = data;
 8024b84:	68bb      	ldr	r3, [r7, #8]
 8024b86:	617b      	str	r3, [r7, #20]

    while (len--) { /* Process all bytes */
 8024b88:	e0a4      	b.n	8024cd4 <nmea_process+0x15c>
        if (*d == '$') { /* Check for beginning of NMEA line */
 8024b8a:	697b      	ldr	r3, [r7, #20]
 8024b8c:	781b      	ldrb	r3, [r3, #0]
 8024b8e:	2b24      	cmp	r3, #36	; 0x24
 8024b90:	d125      	bne.n	8024bde <nmea_process+0x66>
            memset(&nh->p, 0x00, sizeof(nh->p));/* Reset private memory */
 8024b92:	68fb      	ldr	r3, [r7, #12]
 8024b94:	3344      	adds	r3, #68	; 0x44
 8024b96:	2230      	movs	r2, #48	; 0x30
 8024b98:	2100      	movs	r1, #0
 8024b9a:	4618      	mov	r0, r3
 8024b9c:	f01a fed6 	bl	803f94c <memset>
            TERM_ADD(nh, *d); /* Add character to term */
 8024ba0:	68fb      	ldr	r3, [r7, #12]
 8024ba2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ba6:	2b0b      	cmp	r3, #11
 8024ba8:	f200 8091 	bhi.w	8024cce <nmea_process+0x156>
 8024bac:	68fb      	ldr	r3, [r7, #12]
 8024bae:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024bb2:	1c5a      	adds	r2, r3, #1
 8024bb4:	b2d1      	uxtb	r1, r2
 8024bb6:	68fa      	ldr	r2, [r7, #12]
 8024bb8:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 8024bbc:	4619      	mov	r1, r3
 8024bbe:	697b      	ldr	r3, [r7, #20]
 8024bc0:	781a      	ldrb	r2, [r3, #0]
 8024bc2:	68fb      	ldr	r3, [r7, #12]
 8024bc4:	440b      	add	r3, r1
 8024bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024bca:	68fb      	ldr	r3, [r7, #12]
 8024bcc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024bd0:	461a      	mov	r2, r3
 8024bd2:	68fb      	ldr	r3, [r7, #12]
 8024bd4:	4413      	add	r3, r2
 8024bd6:	2200      	movs	r2, #0
 8024bd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024bdc:	e077      	b.n	8024cce <nmea_process+0x156>
        } else if (*d == ',') { /* Term separator character */
 8024bde:	697b      	ldr	r3, [r7, #20]
 8024be0:	781b      	ldrb	r3, [r3, #0]
 8024be2:	2b2c      	cmp	r3, #44	; 0x2c
 8024be4:	d11d      	bne.n	8024c22 <nmea_process+0xaa>
            parse_term(nh); /* Parse term we have currently in memory */
 8024be6:	68f8      	ldr	r0, [r7, #12]
 8024be8:	f000 f9e8 	bl	8024fbc <parse_term>
            CRC_ADD(nh, *d); /* Add character to CRC computation */
 8024bec:	68fb      	ldr	r3, [r7, #12]
 8024bee:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024bf2:	697b      	ldr	r3, [r7, #20]
 8024bf4:	781b      	ldrb	r3, [r3, #0]
 8024bf6:	4053      	eors	r3, r2
 8024bf8:	b2da      	uxtb	r2, r3
 8024bfa:	68fb      	ldr	r3, [r7, #12]
 8024bfc:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            TERM_NEXT(nh); /* Start with next term */
 8024c00:	68fb      	ldr	r3, [r7, #12]
 8024c02:	2200      	movs	r2, #0
 8024c04:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024c08:	68fb      	ldr	r3, [r7, #12]
 8024c0a:	2200      	movs	r2, #0
 8024c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024c10:	68fb      	ldr	r3, [r7, #12]
 8024c12:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024c16:	3301      	adds	r3, #1
 8024c18:	b2da      	uxtb	r2, r3
 8024c1a:	68fb      	ldr	r3, [r7, #12]
 8024c1c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024c20:	e055      	b.n	8024cce <nmea_process+0x156>
        } else if (*d == '*') { /* Start indicates end of data for CRC computation */
 8024c22:	697b      	ldr	r3, [r7, #20]
 8024c24:	781b      	ldrb	r3, [r3, #0]
 8024c26:	2b2a      	cmp	r3, #42	; 0x2a
 8024c28:	d117      	bne.n	8024c5a <nmea_process+0xe2>
            parse_term(nh); /* Parse term we have currently in memory */
 8024c2a:	68f8      	ldr	r0, [r7, #12]
 8024c2c:	f000 f9c6 	bl	8024fbc <parse_term>
            nh->p.star = 1; /* STAR detected */
 8024c30:	68fb      	ldr	r3, [r7, #12]
 8024c32:	2201      	movs	r2, #1
 8024c34:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            TERM_NEXT(nh); /* Start with next term */
 8024c38:	68fb      	ldr	r3, [r7, #12]
 8024c3a:	2200      	movs	r2, #0
 8024c3c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8024c40:	68fb      	ldr	r3, [r7, #12]
 8024c42:	2200      	movs	r2, #0
 8024c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024c48:	68fb      	ldr	r3, [r7, #12]
 8024c4a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024c4e:	3301      	adds	r3, #1
 8024c50:	b2da      	uxtb	r2, r3
 8024c52:	68fb      	ldr	r3, [r7, #12]
 8024c54:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8024c58:	e039      	b.n	8024cce <nmea_process+0x156>
        } else if (*d == '\r') {
 8024c5a:	697b      	ldr	r3, [r7, #20]
 8024c5c:	781b      	ldrb	r3, [r3, #0]
 8024c5e:	2b0d      	cmp	r3, #13
 8024c60:	d109      	bne.n	8024c76 <nmea_process+0xfe>
            if (check_crc(nh)) { /* Check for CRC result */
 8024c62:	68f8      	ldr	r0, [r7, #12]
 8024c64:	f000 fc40 	bl	80254e8 <check_crc>
 8024c68:	4603      	mov	r3, r0
 8024c6a:	2b00      	cmp	r3, #0
 8024c6c:	d02f      	beq.n	8024cce <nmea_process+0x156>
                /* CRC is OK, in theory we can copy data from statements to user data */
                copy_from_tmp_memory(nh); /* Copy memory from temporary to user memory */
 8024c6e:	68f8      	ldr	r0, [r7, #12]
 8024c70:	f000 fcc3 	bl	80255fa <copy_from_tmp_memory>
 8024c74:	e02b      	b.n	8024cce <nmea_process+0x156>
            }
        } else {
            if (!nh->p.star) { /* Add to CRC only if star not yet detected */
 8024c76:	68fb      	ldr	r3, [r7, #12]
 8024c78:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8024c7c:	2b00      	cmp	r3, #0
 8024c7e:	d109      	bne.n	8024c94 <nmea_process+0x11c>
                CRC_ADD(nh, *d); /* Add to CRC */
 8024c80:	68fb      	ldr	r3, [r7, #12]
 8024c82:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8024c86:	697b      	ldr	r3, [r7, #20]
 8024c88:	781b      	ldrb	r3, [r3, #0]
 8024c8a:	4053      	eors	r3, r2
 8024c8c:	b2da      	uxtb	r2, r3
 8024c8e:	68fb      	ldr	r3, [r7, #12]
 8024c90:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            }
            TERM_ADD(nh, *d); /* Add character to term */
 8024c94:	68fb      	ldr	r3, [r7, #12]
 8024c96:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024c9a:	2b0b      	cmp	r3, #11
 8024c9c:	d817      	bhi.n	8024cce <nmea_process+0x156>
 8024c9e:	68fb      	ldr	r3, [r7, #12]
 8024ca0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024ca4:	1c5a      	adds	r2, r3, #1
 8024ca6:	b2d1      	uxtb	r1, r2
 8024ca8:	68fa      	ldr	r2, [r7, #12]
 8024caa:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
 8024cae:	4619      	mov	r1, r3
 8024cb0:	697b      	ldr	r3, [r7, #20]
 8024cb2:	781a      	ldrb	r2, [r3, #0]
 8024cb4:	68fb      	ldr	r3, [r7, #12]
 8024cb6:	440b      	add	r3, r1
 8024cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8024cbc:	68fb      	ldr	r3, [r7, #12]
 8024cbe:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8024cc2:	461a      	mov	r2, r3
 8024cc4:	68fb      	ldr	r3, [r7, #12]
 8024cc6:	4413      	add	r3, r2
 8024cc8:	2200      	movs	r2, #0
 8024cca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        }
        d++; /* Process next character */
 8024cce:	697b      	ldr	r3, [r7, #20]
 8024cd0:	3301      	adds	r3, #1
 8024cd2:	617b      	str	r3, [r7, #20]
    while (len--) { /* Process all bytes */
 8024cd4:	687b      	ldr	r3, [r7, #4]
 8024cd6:	1e5a      	subs	r2, r3, #1
 8024cd8:	607a      	str	r2, [r7, #4]
 8024cda:	2b00      	cmp	r3, #0
 8024cdc:	f47f af55 	bne.w	8024b8a <nmea_process+0x12>
    }
    return 1;
 8024ce0:	2301      	movs	r3, #1
}
 8024ce2:	4618      	mov	r0, r3
 8024ce4:	3718      	adds	r7, #24
 8024ce6:	46bd      	mov	sp, r7
 8024ce8:	bd80      	pop	{r7, pc}
	...

08024cec <nmea_to_speed>:
 * @brief           Convert NMEA speed (in knots = nautical mile per hour) to different speed format
 * @param[in]       sik: Speed in knots, received from NMEA statement
 * @param[in]       ts: Target speed to convert to from knots
 * @return          Speed calculated from knots
 */
nmea_float_t nmea_to_speed(nmea_float_t sik, NMEA_SPEED ts) {
 8024cec:	b480      	push	{r7}
 8024cee:	b083      	sub	sp, #12
 8024cf0:	af00      	add	r7, sp, #0
 8024cf2:	ed87 0a01 	vstr	s0, [r7, #4]
 8024cf6:	4603      	mov	r3, r0
 8024cf8:	70fb      	strb	r3, [r7, #3]
    switch (ts) {
 8024cfa:	78fb      	ldrb	r3, [r7, #3]
 8024cfc:	2b0e      	cmp	r3, #14
 8024cfe:	f200 8086 	bhi.w	8024e0e <nmea_to_speed+0x122>
 8024d02:	a201      	add	r2, pc, #4	; (adr r2, 8024d08 <nmea_to_speed+0x1c>)
 8024d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024d08:	08024d45 	.word	0x08024d45
 8024d0c:	08024d53 	.word	0x08024d53
 8024d10:	08024d61 	.word	0x08024d61
 8024d14:	08024d6f 	.word	0x08024d6f
 8024d18:	08024d7d 	.word	0x08024d7d
 8024d1c:	08024d8b 	.word	0x08024d8b
 8024d20:	08024d99 	.word	0x08024d99
 8024d24:	08024da7 	.word	0x08024da7
 8024d28:	08024db5 	.word	0x08024db5
 8024d2c:	08024dc3 	.word	0x08024dc3
 8024d30:	08024dd1 	.word	0x08024dd1
 8024d34:	08024ddf 	.word	0x08024ddf
 8024d38:	08024ded 	.word	0x08024ded
 8024d3c:	08024dfb 	.word	0x08024dfb
 8024d40:	08024e09 	.word	0x08024e09
        case nmea_speed_kps:
            return FLT(sik * FLT(0.000514));
 8024d44:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d48:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8024e20 <nmea_to_speed+0x134>
 8024d4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d50:	e05f      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_kph:
            return FLT(sik * FLT(1.852));
 8024d52:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d56:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8024e24 <nmea_to_speed+0x138>
 8024d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d5e:	e058      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_mps:
            return FLT(sik * FLT(0.5144));
 8024d60:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d64:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8024e28 <nmea_to_speed+0x13c>
 8024d68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d6c:	e051      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_mpm:
            return FLT(sik * FLT(30.87));
 8024d6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d72:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8024e2c <nmea_to_speed+0x140>
 8024d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d7a:	e04a      	b.n	8024e12 <nmea_to_speed+0x126>

        case nmea_speed_mips:
            return FLT(sik * FLT(0.0003197));
 8024d7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d80:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8024e30 <nmea_to_speed+0x144>
 8024d84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d88:	e043      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_mph:
            return FLT(sik * FLT(1.151));
 8024d8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d8e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8024e34 <nmea_to_speed+0x148>
 8024d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024d96:	e03c      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_fps:
            return FLT(sik * FLT(1.688));
 8024d98:	edd7 7a01 	vldr	s15, [r7, #4]
 8024d9c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8024e38 <nmea_to_speed+0x14c>
 8024da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024da4:	e035      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_fpm:
            return FLT(sik * FLT(101.3));
 8024da6:	edd7 7a01 	vldr	s15, [r7, #4]
 8024daa:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8024e3c <nmea_to_speed+0x150>
 8024dae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024db2:	e02e      	b.n	8024e12 <nmea_to_speed+0x126>

        case nmea_speed_mpk:
            return FLT(sik * FLT(32.4));
 8024db4:	edd7 7a01 	vldr	s15, [r7, #4]
 8024db8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8024e40 <nmea_to_speed+0x154>
 8024dbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024dc0:	e027      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_spk:
            return FLT(sik * FLT(1944.0));
 8024dc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8024dc6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8024e44 <nmea_to_speed+0x158>
 8024dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024dce:	e020      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_sp100m:
            return FLT(sik * FLT(194.4));
 8024dd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8024dd4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8024e48 <nmea_to_speed+0x15c>
 8024dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024ddc:	e019      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_mipm:
            return FLT(sik * FLT(52.14));
 8024dde:	edd7 7a01 	vldr	s15, [r7, #4]
 8024de2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8024e4c <nmea_to_speed+0x160>
 8024de6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024dea:	e012      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_spm:
            return FLT(sik * FLT(3128.0));
 8024dec:	edd7 7a01 	vldr	s15, [r7, #4]
 8024df0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8024e50 <nmea_to_speed+0x164>
 8024df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024df8:	e00b      	b.n	8024e12 <nmea_to_speed+0x126>
        case nmea_speed_sp100y:
            return FLT(sik * FLT(177.7));
 8024dfa:	edd7 7a01 	vldr	s15, [r7, #4]
 8024dfe:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8024e54 <nmea_to_speed+0x168>
 8024e02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024e06:	e004      	b.n	8024e12 <nmea_to_speed+0x126>

        case nmea_speed_smph:
            return FLT(sik * FLT(1.0));
 8024e08:	edd7 7a01 	vldr	s15, [r7, #4]
 8024e0c:	e001      	b.n	8024e12 <nmea_to_speed+0x126>
        default:
            return 0;
 8024e0e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8024e58 <nmea_to_speed+0x16c>
    }
}
 8024e12:	eeb0 0a67 	vmov.f32	s0, s15
 8024e16:	370c      	adds	r7, #12
 8024e18:	46bd      	mov	sp, r7
 8024e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e1e:	4770      	bx	lr
 8024e20:	3a06bdf5 	.word	0x3a06bdf5
 8024e24:	3fed0e56 	.word	0x3fed0e56
 8024e28:	3f03afb8 	.word	0x3f03afb8
 8024e2c:	41f6f5c3 	.word	0x41f6f5c3
 8024e30:	39a79d68 	.word	0x39a79d68
 8024e34:	3f9353f8 	.word	0x3f9353f8
 8024e38:	3fd81062 	.word	0x3fd81062
 8024e3c:	42ca999a 	.word	0x42ca999a
 8024e40:	4201999a 	.word	0x4201999a
 8024e44:	44f30000 	.word	0x44f30000
 8024e48:	43426666 	.word	0x43426666
 8024e4c:	42508f5c 	.word	0x42508f5c
 8024e50:	45438000 	.word	0x45438000
 8024e54:	4331b333 	.word	0x4331b333
 8024e58:	00000000 	.word	0x00000000

08024e5c <parse_number>:
 * @brief           Parse number as integer
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed integer
 */
static int32_t parse_number(nmea_t *nh, const char *t) {
 8024e5c:	b480      	push	{r7}
 8024e5e:	b085      	sub	sp, #20
 8024e60:	af00      	add	r7, sp, #0
 8024e62:	6078      	str	r0, [r7, #4]
 8024e64:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8024e66:	2300      	movs	r3, #0
 8024e68:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8024e6a:	683b      	ldr	r3, [r7, #0]
 8024e6c:	2b00      	cmp	r3, #0
 8024e6e:	d106      	bne.n	8024e7e <parse_number+0x22>
        t = nh->p.term_str;
 8024e70:	687b      	ldr	r3, [r7, #4]
 8024e72:	3345      	adds	r3, #69	; 0x45
 8024e74:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024e76:	e002      	b.n	8024e7e <parse_number+0x22>
 8024e78:	683b      	ldr	r3, [r7, #0]
 8024e7a:	3301      	adds	r3, #1
 8024e7c:	603b      	str	r3, [r7, #0]
 8024e7e:	683b      	ldr	r3, [r7, #0]
 8024e80:	2b00      	cmp	r3, #0
 8024e82:	d003      	beq.n	8024e8c <parse_number+0x30>
 8024e84:	683b      	ldr	r3, [r7, #0]
 8024e86:	781b      	ldrb	r3, [r3, #0]
 8024e88:	2b20      	cmp	r3, #32
 8024e8a:	d0f5      	beq.n	8024e78 <parse_number+0x1c>
    } /* Strip leading spaces */

    minus = (*t == '-' ? (t++, 1) : 0);
 8024e8c:	683b      	ldr	r3, [r7, #0]
 8024e8e:	781b      	ldrb	r3, [r3, #0]
 8024e90:	2b2d      	cmp	r3, #45	; 0x2d
 8024e92:	d104      	bne.n	8024e9e <parse_number+0x42>
 8024e94:	683b      	ldr	r3, [r7, #0]
 8024e96:	3301      	adds	r3, #1
 8024e98:	603b      	str	r3, [r7, #0]
 8024e9a:	2301      	movs	r3, #1
 8024e9c:	e000      	b.n	8024ea0 <parse_number+0x44>
 8024e9e:	2300      	movs	r3, #0
 8024ea0:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); t++) {
 8024ea2:	e00d      	b.n	8024ec0 <parse_number+0x64>
        res = 10 * res + CTN(*t);
 8024ea4:	68fa      	ldr	r2, [r7, #12]
 8024ea6:	4613      	mov	r3, r2
 8024ea8:	009b      	lsls	r3, r3, #2
 8024eaa:	4413      	add	r3, r2
 8024eac:	005b      	lsls	r3, r3, #1
 8024eae:	461a      	mov	r2, r3
 8024eb0:	683b      	ldr	r3, [r7, #0]
 8024eb2:	781b      	ldrb	r3, [r3, #0]
 8024eb4:	3b30      	subs	r3, #48	; 0x30
 8024eb6:	4413      	add	r3, r2
 8024eb8:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); t++) {
 8024eba:	683b      	ldr	r3, [r7, #0]
 8024ebc:	3301      	adds	r3, #1
 8024ebe:	603b      	str	r3, [r7, #0]
 8024ec0:	683b      	ldr	r3, [r7, #0]
 8024ec2:	2b00      	cmp	r3, #0
 8024ec4:	d007      	beq.n	8024ed6 <parse_number+0x7a>
 8024ec6:	683b      	ldr	r3, [r7, #0]
 8024ec8:	781b      	ldrb	r3, [r3, #0]
 8024eca:	2b2f      	cmp	r3, #47	; 0x2f
 8024ecc:	d903      	bls.n	8024ed6 <parse_number+0x7a>
 8024ece:	683b      	ldr	r3, [r7, #0]
 8024ed0:	781b      	ldrb	r3, [r3, #0]
 8024ed2:	2b39      	cmp	r3, #57	; 0x39
 8024ed4:	d9e6      	bls.n	8024ea4 <parse_number+0x48>
    }
    return minus ? -res : res;
 8024ed6:	7afb      	ldrb	r3, [r7, #11]
 8024ed8:	2b00      	cmp	r3, #0
 8024eda:	d002      	beq.n	8024ee2 <parse_number+0x86>
 8024edc:	68fb      	ldr	r3, [r7, #12]
 8024ede:	425b      	negs	r3, r3
 8024ee0:	e000      	b.n	8024ee4 <parse_number+0x88>
 8024ee2:	68fb      	ldr	r3, [r7, #12]
}
 8024ee4:	4618      	mov	r0, r3
 8024ee6:	3714      	adds	r7, #20
 8024ee8:	46bd      	mov	sp, r7
 8024eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024eee:	4770      	bx	lr

08024ef0 <parse_float_number>:
 * @brief           Parse number as double and convert it to \ref nmea_float_t
 * @param[in]       gh: NMEA handle
 * @param[in]       t: Text to parse. Set to `NULL` to parse current NMEA term
 * @return          Parsed double in \ref nmea_float_t format
 */
static nmea_float_t parse_float_number(nmea_t *nh, const char *t) {
 8024ef0:	b580      	push	{r7, lr}
 8024ef2:	b084      	sub	sp, #16
 8024ef4:	af00      	add	r7, sp, #0
 8024ef6:	6078      	str	r0, [r7, #4]
 8024ef8:	6039      	str	r1, [r7, #0]
    nmea_float_t res;

    if (t == NULL) {
 8024efa:	683b      	ldr	r3, [r7, #0]
 8024efc:	2b00      	cmp	r3, #0
 8024efe:	d106      	bne.n	8024f0e <parse_float_number+0x1e>
        t = nh->p.term_str;
 8024f00:	687b      	ldr	r3, [r7, #4]
 8024f02:	3345      	adds	r3, #69	; 0x45
 8024f04:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; t++) {
 8024f06:	e002      	b.n	8024f0e <parse_float_number+0x1e>
 8024f08:	683b      	ldr	r3, [r7, #0]
 8024f0a:	3301      	adds	r3, #1
 8024f0c:	603b      	str	r3, [r7, #0]
 8024f0e:	683b      	ldr	r3, [r7, #0]
 8024f10:	2b00      	cmp	r3, #0
 8024f12:	d003      	beq.n	8024f1c <parse_float_number+0x2c>
 8024f14:	683b      	ldr	r3, [r7, #0]
 8024f16:	781b      	ldrb	r3, [r3, #0]
 8024f18:	2b20      	cmp	r3, #32
 8024f1a:	d0f5      	beq.n	8024f08 <parse_float_number+0x18>
    } /* Strip leading spaces */

#if NMEA_CFG_DOUBLE
	res = strtod(t, NULL);                      /* Parse string to double */
#else /* NMEA_CFG_DOUBLE */
    res = strtof(t, NULL); /* Parse string to float */
 8024f1c:	2100      	movs	r1, #0
 8024f1e:	6838      	ldr	r0, [r7, #0]
 8024f20:	f01b fb7a 	bl	8040618 <strtof>
 8024f24:	ed87 0a03 	vstr	s0, [r7, #12]
#endif /* !NMEA_CFG_DOUBLE */

    return FLT(res); /* Return casted value, based on float size */
 8024f28:	68fb      	ldr	r3, [r7, #12]
 8024f2a:	ee07 3a90 	vmov	s15, r3
}
 8024f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8024f32:	3710      	adds	r7, #16
 8024f34:	46bd      	mov	sp, r7
 8024f36:	bd80      	pop	{r7, pc}

08024f38 <parse_lat_long>:
 *
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * @param[in]       gh: NMEA handle
 * @return          Latitude/Longitude value in degrees
 */
static nmea_float_t parse_lat_long(nmea_t *nh) {
 8024f38:	b580      	push	{r7, lr}
 8024f3a:	b086      	sub	sp, #24
 8024f3c:	af00      	add	r7, sp, #0
 8024f3e:	6078      	str	r0, [r7, #4]
    nmea_float_t ll, deg, min;

    ll = parse_float_number(nh, NULL); /* Parse value as double */
 8024f40:	2100      	movs	r1, #0
 8024f42:	6878      	ldr	r0, [r7, #4]
 8024f44:	f7ff ffd4 	bl	8024ef0 <parse_float_number>
 8024f48:	ed87 0a05 	vstr	s0, [r7, #20]
    deg = FLT((int )((int )ll / 100)); /* Get absolute degrees value, interested in integer part only */
 8024f4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8024f50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024f54:	ee17 1a90 	vmov	r1, s15
 8024f58:	4b15      	ldr	r3, [pc, #84]	; (8024fb0 <parse_lat_long+0x78>)
 8024f5a:	fb83 2301 	smull	r2, r3, r3, r1
 8024f5e:	115a      	asrs	r2, r3, #5
 8024f60:	17cb      	asrs	r3, r1, #31
 8024f62:	1ad3      	subs	r3, r2, r3
 8024f64:	ee07 3a90 	vmov	s15, r3
 8024f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024f6c:	edc7 7a04 	vstr	s15, [r7, #16]
    min = ll - (deg * FLT(100)); /* Get remaining part from full number, minutes */
 8024f70:	edd7 7a04 	vldr	s15, [r7, #16]
 8024f74:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8024fb4 <parse_lat_long+0x7c>
 8024f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8024f7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8024f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8024f84:	edc7 7a03 	vstr	s15, [r7, #12]
    ll = deg + (min / FLT(60)); /* Calculate latitude/longitude */
 8024f88:	ed97 7a03 	vldr	s14, [r7, #12]
 8024f8c:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8024fb8 <parse_lat_long+0x80>
 8024f90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8024f94:	ed97 7a04 	vldr	s14, [r7, #16]
 8024f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024f9c:	edc7 7a05 	vstr	s15, [r7, #20]

    return ll;
 8024fa0:	697b      	ldr	r3, [r7, #20]
 8024fa2:	ee07 3a90 	vmov	s15, r3
}
 8024fa6:	eeb0 0a67 	vmov.f32	s0, s15
 8024faa:	3718      	adds	r7, #24
 8024fac:	46bd      	mov	sp, r7
 8024fae:	bd80      	pop	{r7, pc}
 8024fb0:	51eb851f 	.word	0x51eb851f
 8024fb4:	42c80000 	.word	0x42c80000
 8024fb8:	42700000 	.word	0x42700000

08024fbc <parse_term>:
/**
 * @brief           Parse received term
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t parse_term(nmea_t *nh) {
 8024fbc:	b580      	push	{r7, lr}
 8024fbe:	b082      	sub	sp, #8
 8024fc0:	af00      	add	r7, sp, #0
 8024fc2:	6078      	str	r0, [r7, #4]
    if (nh->p.term_num == 0) { /* Check string type */
 8024fc4:	687b      	ldr	r3, [r7, #4]
 8024fc6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8024fca:	2b00      	cmp	r3, #0
 8024fcc:	d169      	bne.n	80250a2 <parse_term+0xe6>
        if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
        } else if (!strncmp(nh->p.term_str, "$GPGGA", 6) || !strncmp(nh->p.term_str, "$GNGGA", 6)) {
 8024fce:	687b      	ldr	r3, [r7, #4]
 8024fd0:	3345      	adds	r3, #69	; 0x45
 8024fd2:	2206      	movs	r2, #6
 8024fd4:	49c4      	ldr	r1, [pc, #784]	; (80252e8 <parse_term+0x32c>)
 8024fd6:	4618      	mov	r0, r3
 8024fd8:	f01a fce0 	bl	803f99c <strncmp>
 8024fdc:	4603      	mov	r3, r0
 8024fde:	2b00      	cmp	r3, #0
 8024fe0:	d009      	beq.n	8024ff6 <parse_term+0x3a>
 8024fe2:	687b      	ldr	r3, [r7, #4]
 8024fe4:	3345      	adds	r3, #69	; 0x45
 8024fe6:	2206      	movs	r2, #6
 8024fe8:	49c0      	ldr	r1, [pc, #768]	; (80252ec <parse_term+0x330>)
 8024fea:	4618      	mov	r0, r3
 8024fec:	f01a fcd6 	bl	803f99c <strncmp>
 8024ff0:	4603      	mov	r3, r0
 8024ff2:	2b00      	cmp	r3, #0
 8024ff4:	d104      	bne.n	8025000 <parse_term+0x44>
            nh->p.stat = STAT_GGA;
 8024ff6:	687b      	ldr	r3, [r7, #4]
 8024ff8:	2201      	movs	r2, #1
 8024ffa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8024ffe:	e04e      	b.n	802509e <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
        } else if (!strncmp(nh->p.term_str, "$GPGSA", 6) || !strncmp(nh->p.term_str, "$GNGSA", 6)) {
 8025000:	687b      	ldr	r3, [r7, #4]
 8025002:	3345      	adds	r3, #69	; 0x45
 8025004:	2206      	movs	r2, #6
 8025006:	49ba      	ldr	r1, [pc, #744]	; (80252f0 <parse_term+0x334>)
 8025008:	4618      	mov	r0, r3
 802500a:	f01a fcc7 	bl	803f99c <strncmp>
 802500e:	4603      	mov	r3, r0
 8025010:	2b00      	cmp	r3, #0
 8025012:	d009      	beq.n	8025028 <parse_term+0x6c>
 8025014:	687b      	ldr	r3, [r7, #4]
 8025016:	3345      	adds	r3, #69	; 0x45
 8025018:	2206      	movs	r2, #6
 802501a:	49b6      	ldr	r1, [pc, #728]	; (80252f4 <parse_term+0x338>)
 802501c:	4618      	mov	r0, r3
 802501e:	f01a fcbd 	bl	803f99c <strncmp>
 8025022:	4603      	mov	r3, r0
 8025024:	2b00      	cmp	r3, #0
 8025026:	d104      	bne.n	8025032 <parse_term+0x76>
            nh->p.stat = STAT_GSA;
 8025028:	687b      	ldr	r3, [r7, #4]
 802502a:	2202      	movs	r2, #2
 802502c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8025030:	e035      	b.n	802509e <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
        } else if (!strncmp(nh->p.term_str, "$GPGSV", 6) || !strncmp(nh->p.term_str, "$GNGSV", 6)) {
 8025032:	687b      	ldr	r3, [r7, #4]
 8025034:	3345      	adds	r3, #69	; 0x45
 8025036:	2206      	movs	r2, #6
 8025038:	49af      	ldr	r1, [pc, #700]	; (80252f8 <parse_term+0x33c>)
 802503a:	4618      	mov	r0, r3
 802503c:	f01a fcae 	bl	803f99c <strncmp>
 8025040:	4603      	mov	r3, r0
 8025042:	2b00      	cmp	r3, #0
 8025044:	d009      	beq.n	802505a <parse_term+0x9e>
 8025046:	687b      	ldr	r3, [r7, #4]
 8025048:	3345      	adds	r3, #69	; 0x45
 802504a:	2206      	movs	r2, #6
 802504c:	49ab      	ldr	r1, [pc, #684]	; (80252fc <parse_term+0x340>)
 802504e:	4618      	mov	r0, r3
 8025050:	f01a fca4 	bl	803f99c <strncmp>
 8025054:	4603      	mov	r3, r0
 8025056:	2b00      	cmp	r3, #0
 8025058:	d104      	bne.n	8025064 <parse_term+0xa8>
            nh->p.stat = STAT_GSV;
 802505a:	687b      	ldr	r3, [r7, #4]
 802505c:	2203      	movs	r2, #3
 802505e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8025062:	e01c      	b.n	802509e <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
        } else if (!strncmp(nh->p.term_str, "$GPRMC", 6) || !strncmp(nh->p.term_str, "$GNRMC", 6)) {
 8025064:	687b      	ldr	r3, [r7, #4]
 8025066:	3345      	adds	r3, #69	; 0x45
 8025068:	2206      	movs	r2, #6
 802506a:	49a5      	ldr	r1, [pc, #660]	; (8025300 <parse_term+0x344>)
 802506c:	4618      	mov	r0, r3
 802506e:	f01a fc95 	bl	803f99c <strncmp>
 8025072:	4603      	mov	r3, r0
 8025074:	2b00      	cmp	r3, #0
 8025076:	d009      	beq.n	802508c <parse_term+0xd0>
 8025078:	687b      	ldr	r3, [r7, #4]
 802507a:	3345      	adds	r3, #69	; 0x45
 802507c:	2206      	movs	r2, #6
 802507e:	49a1      	ldr	r1, [pc, #644]	; (8025304 <parse_term+0x348>)
 8025080:	4618      	mov	r0, r3
 8025082:	f01a fc8b 	bl	803f99c <strncmp>
 8025086:	4603      	mov	r3, r0
 8025088:	2b00      	cmp	r3, #0
 802508a:	d104      	bne.n	8025096 <parse_term+0xda>
            nh->p.stat = STAT_RMC;
 802508c:	687b      	ldr	r3, [r7, #4]
 802508e:	2204      	movs	r2, #4
 8025090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8025094:	e003      	b.n	802509e <parse_term+0xe2>
#endif /* NMEA_CFG_STATEMENT_GPRMC */
        } else {
            nh->p.stat = STAT_UNKNOWN; /* Invalid statement for library */
 8025096:	687b      	ldr	r3, [r7, #4]
 8025098:	2200      	movs	r2, #0
 802509a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        }
        return 1;
 802509e:	2301      	movs	r3, #1
 80250a0:	e21d      	b.n	80254de <parse_term+0x522>
    }

    /* Start parsing terms */
    if (nh->p.stat == STAT_UNKNOWN) {
 80250a2:	687b      	ldr	r3, [r7, #4]
 80250a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80250a8:	2b00      	cmp	r3, #0
 80250aa:	f000 8217 	beq.w	80254dc <parse_term+0x520>
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) { /* Process GPGGA statement */
 80250ae:	687b      	ldr	r3, [r7, #4]
 80250b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80250b4:	2b01      	cmp	r3, #1
 80250b6:	f040 80c0 	bne.w	802523a <parse_term+0x27e>
        switch (nh->p.term_num) {
 80250ba:	687b      	ldr	r3, [r7, #4]
 80250bc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80250c0:	3b01      	subs	r3, #1
 80250c2:	2b0a      	cmp	r3, #10
 80250c4:	f200 81fd 	bhi.w	80254c2 <parse_term+0x506>
 80250c8:	a201      	add	r2, pc, #4	; (adr r2, 80250d0 <parse_term+0x114>)
 80250ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80250ce:	bf00      	nop
 80250d0:	080250fd 	.word	0x080250fd
 80250d4:	08025177 	.word	0x08025177
 80250d8:	08025189 	.word	0x08025189
 80250dc:	080251b1 	.word	0x080251b1
 80250e0:	080251c3 	.word	0x080251c3
 80250e4:	080251eb 	.word	0x080251eb
 80250e8:	080251ff 	.word	0x080251ff
 80250ec:	080254c3 	.word	0x080254c3
 80250f0:	08025213 	.word	0x08025213
 80250f4:	080254c3 	.word	0x080254c3
 80250f8:	08025227 	.word	0x08025227
            case 1: /* Process UTC time */
                nh->p.data.gga.hours = 10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]);
 80250fc:	687b      	ldr	r3, [r7, #4]
 80250fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025102:	3b30      	subs	r3, #48	; 0x30
 8025104:	b2db      	uxtb	r3, r3
 8025106:	461a      	mov	r2, r3
 8025108:	0092      	lsls	r2, r2, #2
 802510a:	4413      	add	r3, r2
 802510c:	005b      	lsls	r3, r3, #1
 802510e:	b2da      	uxtb	r2, r3
 8025110:	687b      	ldr	r3, [r7, #4]
 8025112:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025116:	4413      	add	r3, r2
 8025118:	b2db      	uxtb	r3, r3
 802511a:	3b30      	subs	r3, #48	; 0x30
 802511c:	b2da      	uxtb	r2, r3
 802511e:	687b      	ldr	r3, [r7, #4]
 8025120:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                nh->p.data.gga.minutes = 10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]);
 8025124:	687b      	ldr	r3, [r7, #4]
 8025126:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 802512a:	3b30      	subs	r3, #48	; 0x30
 802512c:	b2db      	uxtb	r3, r3
 802512e:	461a      	mov	r2, r3
 8025130:	0092      	lsls	r2, r2, #2
 8025132:	4413      	add	r3, r2
 8025134:	005b      	lsls	r3, r3, #1
 8025136:	b2da      	uxtb	r2, r3
 8025138:	687b      	ldr	r3, [r7, #4]
 802513a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 802513e:	4413      	add	r3, r2
 8025140:	b2db      	uxtb	r3, r3
 8025142:	3b30      	subs	r3, #48	; 0x30
 8025144:	b2da      	uxtb	r2, r3
 8025146:	687b      	ldr	r3, [r7, #4]
 8025148:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
                nh->p.data.gga.seconds = 10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]);
 802514c:	687b      	ldr	r3, [r7, #4]
 802514e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8025152:	3b30      	subs	r3, #48	; 0x30
 8025154:	b2db      	uxtb	r3, r3
 8025156:	461a      	mov	r2, r3
 8025158:	0092      	lsls	r2, r2, #2
 802515a:	4413      	add	r3, r2
 802515c:	005b      	lsls	r3, r3, #1
 802515e:	b2da      	uxtb	r2, r3
 8025160:	687b      	ldr	r3, [r7, #4]
 8025162:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8025166:	4413      	add	r3, r2
 8025168:	b2db      	uxtb	r3, r3
 802516a:	3b30      	subs	r3, #48	; 0x30
 802516c:	b2da      	uxtb	r2, r3
 802516e:	687b      	ldr	r3, [r7, #4]
 8025170:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                break;
 8025174:	e1b2      	b.n	80254dc <parse_term+0x520>
            case 2: /* Latitude */
                nh->p.data.gga.latitude = parse_lat_long(nh); /* Parse latitude */
 8025176:	6878      	ldr	r0, [r7, #4]
 8025178:	f7ff fede 	bl	8024f38 <parse_lat_long>
 802517c:	eef0 7a40 	vmov.f32	s15, s0
 8025180:	687b      	ldr	r3, [r7, #4]
 8025182:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 8025186:	e1a9      	b.n	80254dc <parse_term+0x520>
            case 3: /* Latitude north/south information */
                if (nh->p.term_str[0] == 'S' || nh->p.term_str[0] == 's') {
 8025188:	687b      	ldr	r3, [r7, #4]
 802518a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802518e:	2b53      	cmp	r3, #83	; 0x53
 8025190:	d005      	beq.n	802519e <parse_term+0x1e2>
 8025192:	687b      	ldr	r3, [r7, #4]
 8025194:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025198:	2b73      	cmp	r3, #115	; 0x73
 802519a:	f040 8194 	bne.w	80254c6 <parse_term+0x50a>
                    nh->p.data.gga.latitude = -nh->p.data.gga.latitude;
 802519e:	687b      	ldr	r3, [r7, #4]
 80251a0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80251a4:	eef1 7a67 	vneg.f32	s15, s15
 80251a8:	687b      	ldr	r3, [r7, #4]
 80251aa:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                }
                break;
 80251ae:	e18a      	b.n	80254c6 <parse_term+0x50a>
            case 4: /* Longitude */
                nh->p.data.gga.longitude = parse_lat_long(nh); /* Parse longitude */
 80251b0:	6878      	ldr	r0, [r7, #4]
 80251b2:	f7ff fec1 	bl	8024f38 <parse_lat_long>
 80251b6:	eef0 7a40 	vmov.f32	s15, s0
 80251ba:	687b      	ldr	r3, [r7, #4]
 80251bc:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 80251c0:	e18c      	b.n	80254dc <parse_term+0x520>
            case 5: /* Longitude east/west information */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 80251c2:	687b      	ldr	r3, [r7, #4]
 80251c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80251c8:	2b57      	cmp	r3, #87	; 0x57
 80251ca:	d005      	beq.n	80251d8 <parse_term+0x21c>
 80251cc:	687b      	ldr	r3, [r7, #4]
 80251ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80251d2:	2b77      	cmp	r3, #119	; 0x77
 80251d4:	f040 8179 	bne.w	80254ca <parse_term+0x50e>
                    nh->p.data.gga.longitude = -nh->p.data.gga.longitude;
 80251d8:	687b      	ldr	r3, [r7, #4]
 80251da:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80251de:	eef1 7a67 	vneg.f32	s15, s15
 80251e2:	687b      	ldr	r3, [r7, #4]
 80251e4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                }
                break;
 80251e8:	e16f      	b.n	80254ca <parse_term+0x50e>
            case 6: /* Fix status */
                nh->p.data.gga.fix = (uint8_t) parse_number(nh, NULL);
 80251ea:	2100      	movs	r1, #0
 80251ec:	6878      	ldr	r0, [r7, #4]
 80251ee:	f7ff fe35 	bl	8024e5c <parse_number>
 80251f2:	4603      	mov	r3, r0
 80251f4:	b2da      	uxtb	r2, r3
 80251f6:	687b      	ldr	r3, [r7, #4]
 80251f8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                break;
 80251fc:	e16e      	b.n	80254dc <parse_term+0x520>
            case 7: /* Satellites in use */
                nh->p.data.gga.sats_in_use = (uint8_t) parse_number(nh, NULL);
 80251fe:	2100      	movs	r1, #0
 8025200:	6878      	ldr	r0, [r7, #4]
 8025202:	f7ff fe2b 	bl	8024e5c <parse_number>
 8025206:	4603      	mov	r3, r0
 8025208:	b2da      	uxtb	r2, r3
 802520a:	687b      	ldr	r3, [r7, #4]
 802520c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                break;
 8025210:	e164      	b.n	80254dc <parse_term+0x520>
            case 9: /* Altitude */
                nh->p.data.gga.altitude = parse_float_number(nh, NULL);
 8025212:	2100      	movs	r1, #0
 8025214:	6878      	ldr	r0, [r7, #4]
 8025216:	f7ff fe6b 	bl	8024ef0 <parse_float_number>
 802521a:	eef0 7a40 	vmov.f32	s15, s0
 802521e:	687b      	ldr	r3, [r7, #4]
 8025220:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 8025224:	e15a      	b.n	80254dc <parse_term+0x520>
            case 11: /* Altitude above ellipsoid */
                nh->p.data.gga.geo_sep = parse_float_number(nh, NULL);
 8025226:	2100      	movs	r1, #0
 8025228:	6878      	ldr	r0, [r7, #4]
 802522a:	f7ff fe61 	bl	8024ef0 <parse_float_number>
 802522e:	eef0 7a40 	vmov.f32	s15, s0
 8025232:	687b      	ldr	r3, [r7, #4]
 8025234:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 8025238:	e150      	b.n	80254dc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) { /* Process GPGSA statement */
 802523a:	687b      	ldr	r3, [r7, #4]
 802523c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025240:	2b02      	cmp	r3, #2
 8025242:	d17e      	bne.n	8025342 <parse_term+0x386>
        switch (nh->p.term_num) {
 8025244:	687b      	ldr	r3, [r7, #4]
 8025246:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802524a:	3b02      	subs	r3, #2
 802524c:	2b0f      	cmp	r3, #15
 802524e:	d85b      	bhi.n	8025308 <parse_term+0x34c>
 8025250:	a201      	add	r2, pc, #4	; (adr r2, 8025258 <parse_term+0x29c>)
 8025252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025256:	bf00      	nop
 8025258:	08025299 	.word	0x08025299
 802525c:	08025309 	.word	0x08025309
 8025260:	08025309 	.word	0x08025309
 8025264:	08025309 	.word	0x08025309
 8025268:	08025309 	.word	0x08025309
 802526c:	08025309 	.word	0x08025309
 8025270:	08025309 	.word	0x08025309
 8025274:	08025309 	.word	0x08025309
 8025278:	08025309 	.word	0x08025309
 802527c:	08025309 	.word	0x08025309
 8025280:	08025309 	.word	0x08025309
 8025284:	08025309 	.word	0x08025309
 8025288:	08025309 	.word	0x08025309
 802528c:	080252ad 	.word	0x080252ad
 8025290:	080252c1 	.word	0x080252c1
 8025294:	080252d5 	.word	0x080252d5
            case 2: /* Process fix mode */
                nh->p.data.gsa.fix_mode = (uint8_t) parse_number(nh, NULL);
 8025298:	2100      	movs	r1, #0
 802529a:	6878      	ldr	r0, [r7, #4]
 802529c:	f7ff fdde 	bl	8024e5c <parse_number>
 80252a0:	4603      	mov	r3, r0
 80252a2:	b2da      	uxtb	r2, r3
 80252a4:	687b      	ldr	r3, [r7, #4]
 80252a6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                break;
 80252aa:	e117      	b.n	80254dc <parse_term+0x520>
            case 15: /* Process PDOP */
                nh->p.data.gsa.dop_p = parse_float_number(nh, NULL);
 80252ac:	2100      	movs	r1, #0
 80252ae:	6878      	ldr	r0, [r7, #4]
 80252b0:	f7ff fe1e 	bl	8024ef0 <parse_float_number>
 80252b4:	eef0 7a40 	vmov.f32	s15, s0
 80252b8:	687b      	ldr	r3, [r7, #4]
 80252ba:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 80252be:	e10d      	b.n	80254dc <parse_term+0x520>
            case 16: /* Process HDOP */
                nh->p.data.gsa.dop_h = parse_float_number(nh, NULL);
 80252c0:	2100      	movs	r1, #0
 80252c2:	6878      	ldr	r0, [r7, #4]
 80252c4:	f7ff fe14 	bl	8024ef0 <parse_float_number>
 80252c8:	eef0 7a40 	vmov.f32	s15, s0
 80252cc:	687b      	ldr	r3, [r7, #4]
 80252ce:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
                break;
 80252d2:	e103      	b.n	80254dc <parse_term+0x520>
            case 17: /* Process VDOP */
                nh->p.data.gsa.dop_v = parse_float_number(nh, NULL);
 80252d4:	2100      	movs	r1, #0
 80252d6:	6878      	ldr	r0, [r7, #4]
 80252d8:	f7ff fe0a 	bl	8024ef0 <parse_float_number>
 80252dc:	eef0 7a40 	vmov.f32	s15, s0
 80252e0:	687b      	ldr	r3, [r7, #4]
 80252e2:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 80252e6:	e0f9      	b.n	80254dc <parse_term+0x520>
 80252e8:	0804344c 	.word	0x0804344c
 80252ec:	08043454 	.word	0x08043454
 80252f0:	0804345c 	.word	0x0804345c
 80252f4:	08043464 	.word	0x08043464
 80252f8:	0804346c 	.word	0x0804346c
 80252fc:	08043474 	.word	0x08043474
 8025300:	0804347c 	.word	0x0804347c
 8025304:	08043484 	.word	0x08043484
            default:
                /* Parse satellite IDs */
                if (nh->p.term_num >= 3 && nh->p.term_num <= 14) {
 8025308:	687b      	ldr	r3, [r7, #4]
 802530a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802530e:	2b02      	cmp	r3, #2
 8025310:	f240 80dd 	bls.w	80254ce <parse_term+0x512>
 8025314:	687b      	ldr	r3, [r7, #4]
 8025316:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 802531a:	2b0e      	cmp	r3, #14
 802531c:	f200 80d7 	bhi.w	80254ce <parse_term+0x512>
                    nh->p.data.gsa.satellites_ids[nh->p.term_num - 3] = (uint8_t) parse_number(nh, NULL);
 8025320:	2100      	movs	r1, #0
 8025322:	6878      	ldr	r0, [r7, #4]
 8025324:	f7ff fd9a 	bl	8024e5c <parse_number>
 8025328:	4602      	mov	r2, r0
 802532a:	687b      	ldr	r3, [r7, #4]
 802532c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025330:	3b03      	subs	r3, #3
 8025332:	b2d1      	uxtb	r1, r2
 8025334:	687a      	ldr	r2, [r7, #4]
 8025336:	4413      	add	r3, r2
 8025338:	460a      	mov	r2, r1
 802533a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
                }
                break;
 802533e:	bf00      	nop
 8025340:	e0c5      	b.n	80254ce <parse_term+0x512>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) { /* Process GPGSV statement */
 8025342:	687b      	ldr	r3, [r7, #4]
 8025344:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025348:	2b03      	cmp	r3, #3
 802534a:	d11b      	bne.n	8025384 <parse_term+0x3c8>
        switch (nh->p.term_num) {
 802534c:	687b      	ldr	r3, [r7, #4]
 802534e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025352:	2b02      	cmp	r3, #2
 8025354:	d002      	beq.n	802535c <parse_term+0x3a0>
 8025356:	2b03      	cmp	r3, #3
 8025358:	d00a      	beq.n	8025370 <parse_term+0x3b4>
					default: break;
					}
				}
			}
#endif /* NMEA_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 802535a:	e0bf      	b.n	80254dc <parse_term+0x520>
                nh->p.data.gsv.stat_num = (uint8_t) parse_number(nh, NULL);
 802535c:	2100      	movs	r1, #0
 802535e:	6878      	ldr	r0, [r7, #4]
 8025360:	f7ff fd7c 	bl	8024e5c <parse_number>
 8025364:	4603      	mov	r3, r0
 8025366:	b2da      	uxtb	r2, r3
 8025368:	687b      	ldr	r3, [r7, #4]
 802536a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                break;
 802536e:	e0b5      	b.n	80254dc <parse_term+0x520>
                nh->p.data.gsv.sats_in_view = (uint8_t) parse_number(nh, NULL);
 8025370:	2100      	movs	r1, #0
 8025372:	6878      	ldr	r0, [r7, #4]
 8025374:	f7ff fd72 	bl	8024e5c <parse_number>
 8025378:	4603      	mov	r3, r0
 802537a:	b2da      	uxtb	r2, r3
 802537c:	687b      	ldr	r3, [r7, #4]
 802537e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 8025382:	e0ab      	b.n	80254dc <parse_term+0x520>
        }
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) { /* Process GPRMC statement */
 8025384:	687b      	ldr	r3, [r7, #4]
 8025386:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802538a:	2b04      	cmp	r3, #4
 802538c:	f040 80a1 	bne.w	80254d2 <parse_term+0x516>
        switch (nh->p.term_num) {
 8025390:	687b      	ldr	r3, [r7, #4]
 8025392:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8025396:	3b02      	subs	r3, #2
 8025398:	2b09      	cmp	r3, #9
 802539a:	f200 809c 	bhi.w	80254d6 <parse_term+0x51a>
 802539e:	a201      	add	r2, pc, #4	; (adr r2, 80253a4 <parse_term+0x3e8>)
 80253a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80253a4:	080253cd 	.word	0x080253cd
 80253a8:	080254d7 	.word	0x080254d7
 80253ac:	080254d7 	.word	0x080254d7
 80253b0:	080254d7 	.word	0x080254d7
 80253b4:	080254d7 	.word	0x080254d7
 80253b8:	080253e7 	.word	0x080253e7
 80253bc:	080253fb 	.word	0x080253fb
 80253c0:	0802540f 	.word	0x0802540f
 80253c4:	08025489 	.word	0x08025489
 80253c8:	0802549d 	.word	0x0802549d
            case 2: /* Process valid status */
                nh->p.data.rmc.is_valid = (nh->p.term_str[0] == 'A');
 80253cc:	687b      	ldr	r3, [r7, #4]
 80253ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80253d2:	2b41      	cmp	r3, #65	; 0x41
 80253d4:	bf0c      	ite	eq
 80253d6:	2301      	moveq	r3, #1
 80253d8:	2300      	movne	r3, #0
 80253da:	b2db      	uxtb	r3, r3
 80253dc:	461a      	mov	r2, r3
 80253de:	687b      	ldr	r3, [r7, #4]
 80253e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
                break;
 80253e4:	e07a      	b.n	80254dc <parse_term+0x520>
            case 7: /* Process ground speed in knots */
                nh->p.data.rmc.speed = parse_float_number(nh, NULL);
 80253e6:	2100      	movs	r1, #0
 80253e8:	6878      	ldr	r0, [r7, #4]
 80253ea:	f7ff fd81 	bl	8024ef0 <parse_float_number>
 80253ee:	eef0 7a40 	vmov.f32	s15, s0
 80253f2:	687b      	ldr	r3, [r7, #4]
 80253f4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
                break;
 80253f8:	e070      	b.n	80254dc <parse_term+0x520>
            case 8: /* Process true ground coarse */
                nh->p.data.rmc.coarse = parse_float_number(nh, NULL);
 80253fa:	2100      	movs	r1, #0
 80253fc:	6878      	ldr	r0, [r7, #4]
 80253fe:	f7ff fd77 	bl	8024ef0 <parse_float_number>
 8025402:	eef0 7a40 	vmov.f32	s15, s0
 8025406:	687b      	ldr	r3, [r7, #4]
 8025408:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
                break;
 802540c:	e066      	b.n	80254dc <parse_term+0x520>
            case 9: /* Process date */
                nh->p.data.rmc.date = (uint8_t) (10 * CTN(nh->p.term_str[0]) + CTN(nh->p.term_str[1]));
 802540e:	687b      	ldr	r3, [r7, #4]
 8025410:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025414:	3b30      	subs	r3, #48	; 0x30
 8025416:	b2db      	uxtb	r3, r3
 8025418:	461a      	mov	r2, r3
 802541a:	0092      	lsls	r2, r2, #2
 802541c:	4413      	add	r3, r2
 802541e:	005b      	lsls	r3, r3, #1
 8025420:	b2da      	uxtb	r2, r3
 8025422:	687b      	ldr	r3, [r7, #4]
 8025424:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025428:	4413      	add	r3, r2
 802542a:	b2db      	uxtb	r3, r3
 802542c:	3b30      	subs	r3, #48	; 0x30
 802542e:	b2da      	uxtb	r2, r3
 8025430:	687b      	ldr	r3, [r7, #4]
 8025432:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
                nh->p.data.rmc.month = (uint8_t) (10 * CTN(nh->p.term_str[2]) + CTN(nh->p.term_str[3]));
 8025436:	687b      	ldr	r3, [r7, #4]
 8025438:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 802543c:	3b30      	subs	r3, #48	; 0x30
 802543e:	b2db      	uxtb	r3, r3
 8025440:	461a      	mov	r2, r3
 8025442:	0092      	lsls	r2, r2, #2
 8025444:	4413      	add	r3, r2
 8025446:	005b      	lsls	r3, r3, #1
 8025448:	b2da      	uxtb	r2, r3
 802544a:	687b      	ldr	r3, [r7, #4]
 802544c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8025450:	4413      	add	r3, r2
 8025452:	b2db      	uxtb	r3, r3
 8025454:	3b30      	subs	r3, #48	; 0x30
 8025456:	b2da      	uxtb	r2, r3
 8025458:	687b      	ldr	r3, [r7, #4]
 802545a:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
                nh->p.data.rmc.year = (uint8_t) (10 * CTN(nh->p.term_str[4]) + CTN(nh->p.term_str[5]));
 802545e:	687b      	ldr	r3, [r7, #4]
 8025460:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8025464:	3b30      	subs	r3, #48	; 0x30
 8025466:	b2db      	uxtb	r3, r3
 8025468:	461a      	mov	r2, r3
 802546a:	0092      	lsls	r2, r2, #2
 802546c:	4413      	add	r3, r2
 802546e:	005b      	lsls	r3, r3, #1
 8025470:	b2da      	uxtb	r2, r3
 8025472:	687b      	ldr	r3, [r7, #4]
 8025474:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8025478:	4413      	add	r3, r2
 802547a:	b2db      	uxtb	r3, r3
 802547c:	3b30      	subs	r3, #48	; 0x30
 802547e:	b2da      	uxtb	r2, r3
 8025480:	687b      	ldr	r3, [r7, #4]
 8025482:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
                break;
 8025486:	e029      	b.n	80254dc <parse_term+0x520>
            case 10: /* Process magnetic variation */
                nh->p.data.rmc.variation = parse_float_number(nh, NULL);
 8025488:	2100      	movs	r1, #0
 802548a:	6878      	ldr	r0, [r7, #4]
 802548c:	f7ff fd30 	bl	8024ef0 <parse_float_number>
 8025490:	eef0 7a40 	vmov.f32	s15, s0
 8025494:	687b      	ldr	r3, [r7, #4]
 8025496:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                break;
 802549a:	e01f      	b.n	80254dc <parse_term+0x520>
            case 11: /* Process magnetic variation east/west */
                if (nh->p.term_str[0] == 'W' || nh->p.term_str[0] == 'w') {
 802549c:	687b      	ldr	r3, [r7, #4]
 802549e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80254a2:	2b57      	cmp	r3, #87	; 0x57
 80254a4:	d004      	beq.n	80254b0 <parse_term+0x4f4>
 80254a6:	687b      	ldr	r3, [r7, #4]
 80254a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80254ac:	2b77      	cmp	r3, #119	; 0x77
 80254ae:	d114      	bne.n	80254da <parse_term+0x51e>
                    nh->p.data.rmc.variation = -nh->p.data.rmc.variation;
 80254b0:	687b      	ldr	r3, [r7, #4]
 80254b2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80254b6:	eef1 7a67 	vneg.f32	s15, s15
 80254ba:	687b      	ldr	r3, [r7, #4]
 80254bc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
                }
                break;
 80254c0:	e00b      	b.n	80254da <parse_term+0x51e>
                break;
 80254c2:	bf00      	nop
 80254c4:	e00a      	b.n	80254dc <parse_term+0x520>
                break;
 80254c6:	bf00      	nop
 80254c8:	e008      	b.n	80254dc <parse_term+0x520>
                break;
 80254ca:	bf00      	nop
 80254cc:	e006      	b.n	80254dc <parse_term+0x520>
                break;
 80254ce:	bf00      	nop
 80254d0:	e004      	b.n	80254dc <parse_term+0x520>
            default:
                break;
        }
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
 80254d2:	bf00      	nop
 80254d4:	e002      	b.n	80254dc <parse_term+0x520>
                break;
 80254d6:	bf00      	nop
 80254d8:	e000      	b.n	80254dc <parse_term+0x520>
                break;
 80254da:	bf00      	nop
    return 1;
 80254dc:	2301      	movs	r3, #1
}
 80254de:	4618      	mov	r0, r3
 80254e0:	3708      	adds	r7, #8
 80254e2:	46bd      	mov	sp, r7
 80254e4:	bd80      	pop	{r7, pc}
 80254e6:	bf00      	nop

080254e8 <check_crc>:
/**
 * @brief           Compare calculated CRC with received CRC
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t check_crc(nmea_t *nh) {
 80254e8:	b480      	push	{r7}
 80254ea:	b085      	sub	sp, #20
 80254ec:	af00      	add	r7, sp, #0
 80254ee:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t) ((CHTN(nh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(nh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 80254f0:	687b      	ldr	r3, [r7, #4]
 80254f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80254f6:	2b2f      	cmp	r3, #47	; 0x2f
 80254f8:	d90b      	bls.n	8025512 <check_crc+0x2a>
 80254fa:	687b      	ldr	r3, [r7, #4]
 80254fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025500:	2b39      	cmp	r3, #57	; 0x39
 8025502:	d806      	bhi.n	8025512 <check_crc+0x2a>
 8025504:	687b      	ldr	r3, [r7, #4]
 8025506:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802550a:	011b      	lsls	r3, r3, #4
 802550c:	b2db      	uxtb	r3, r3
 802550e:	b25a      	sxtb	r2, r3
 8025510:	e026      	b.n	8025560 <check_crc+0x78>
 8025512:	687b      	ldr	r3, [r7, #4]
 8025514:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025518:	2b60      	cmp	r3, #96	; 0x60
 802551a:	d90d      	bls.n	8025538 <check_crc+0x50>
 802551c:	687b      	ldr	r3, [r7, #4]
 802551e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025522:	2b7a      	cmp	r3, #122	; 0x7a
 8025524:	d808      	bhi.n	8025538 <check_crc+0x50>
 8025526:	687b      	ldr	r3, [r7, #4]
 8025528:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802552c:	3b57      	subs	r3, #87	; 0x57
 802552e:	b2db      	uxtb	r3, r3
 8025530:	011b      	lsls	r3, r3, #4
 8025532:	b2db      	uxtb	r3, r3
 8025534:	b25a      	sxtb	r2, r3
 8025536:	e013      	b.n	8025560 <check_crc+0x78>
 8025538:	687b      	ldr	r3, [r7, #4]
 802553a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802553e:	2b40      	cmp	r3, #64	; 0x40
 8025540:	d90d      	bls.n	802555e <check_crc+0x76>
 8025542:	687b      	ldr	r3, [r7, #4]
 8025544:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025548:	2b5a      	cmp	r3, #90	; 0x5a
 802554a:	d808      	bhi.n	802555e <check_crc+0x76>
 802554c:	687b      	ldr	r3, [r7, #4]
 802554e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8025552:	3b37      	subs	r3, #55	; 0x37
 8025554:	b2db      	uxtb	r3, r3
 8025556:	011b      	lsls	r3, r3, #4
 8025558:	b2db      	uxtb	r3, r3
 802555a:	b25a      	sxtb	r2, r3
 802555c:	e000      	b.n	8025560 <check_crc+0x78>
 802555e:	2200      	movs	r2, #0
 8025560:	687b      	ldr	r3, [r7, #4]
 8025562:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025566:	2b2f      	cmp	r3, #47	; 0x2f
 8025568:	d90c      	bls.n	8025584 <check_crc+0x9c>
 802556a:	687b      	ldr	r3, [r7, #4]
 802556c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025570:	2b39      	cmp	r3, #57	; 0x39
 8025572:	d807      	bhi.n	8025584 <check_crc+0x9c>
 8025574:	687b      	ldr	r3, [r7, #4]
 8025576:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 802557a:	b25b      	sxtb	r3, r3
 802557c:	f003 030f 	and.w	r3, r3, #15
 8025580:	b25b      	sxtb	r3, r3
 8025582:	e028      	b.n	80255d6 <check_crc+0xee>
 8025584:	687b      	ldr	r3, [r7, #4]
 8025586:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 802558a:	2b60      	cmp	r3, #96	; 0x60
 802558c:	d90e      	bls.n	80255ac <check_crc+0xc4>
 802558e:	687b      	ldr	r3, [r7, #4]
 8025590:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8025594:	2b7a      	cmp	r3, #122	; 0x7a
 8025596:	d809      	bhi.n	80255ac <check_crc+0xc4>
 8025598:	687b      	ldr	r3, [r7, #4]
 802559a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 802559e:	3b57      	subs	r3, #87	; 0x57
 80255a0:	b2db      	uxtb	r3, r3
 80255a2:	b25b      	sxtb	r3, r3
 80255a4:	f003 030f 	and.w	r3, r3, #15
 80255a8:	b25b      	sxtb	r3, r3
 80255aa:	e014      	b.n	80255d6 <check_crc+0xee>
 80255ac:	687b      	ldr	r3, [r7, #4]
 80255ae:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80255b2:	2b40      	cmp	r3, #64	; 0x40
 80255b4:	d90e      	bls.n	80255d4 <check_crc+0xec>
 80255b6:	687b      	ldr	r3, [r7, #4]
 80255b8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80255bc:	2b5a      	cmp	r3, #90	; 0x5a
 80255be:	d809      	bhi.n	80255d4 <check_crc+0xec>
 80255c0:	687b      	ldr	r3, [r7, #4]
 80255c2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80255c6:	3b37      	subs	r3, #55	; 0x37
 80255c8:	b2db      	uxtb	r3, r3
 80255ca:	b25b      	sxtb	r3, r3
 80255cc:	f003 030f 	and.w	r3, r3, #15
 80255d0:	b25b      	sxtb	r3, r3
 80255d2:	e000      	b.n	80255d6 <check_crc+0xee>
 80255d4:	2300      	movs	r3, #0
 80255d6:	4313      	orrs	r3, r2
 80255d8:	b25b      	sxtb	r3, r3
 80255da:	73fb      	strb	r3, [r7, #15]
    return nh->p.crc_calc == crc; /* They must match! */
 80255dc:	687b      	ldr	r3, [r7, #4]
 80255de:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80255e2:	7bfa      	ldrb	r2, [r7, #15]
 80255e4:	429a      	cmp	r2, r3
 80255e6:	bf0c      	ite	eq
 80255e8:	2301      	moveq	r3, #1
 80255ea:	2300      	movne	r3, #0
 80255ec:	b2db      	uxtb	r3, r3
}
 80255ee:	4618      	mov	r0, r3
 80255f0:	3714      	adds	r7, #20
 80255f2:	46bd      	mov	sp, r7
 80255f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80255f8:	4770      	bx	lr

080255fa <copy_from_tmp_memory>:
/**
 * @brief           Copy temporary memory to user memory
 * @param[in]       gh: NMEA handle
 * @return          `1` on success, `0` otherwise
 */
static uint8_t copy_from_tmp_memory(nmea_t *nh) {
 80255fa:	b580      	push	{r7, lr}
 80255fc:	b082      	sub	sp, #8
 80255fe:	af00      	add	r7, sp, #0
 8025600:	6078      	str	r0, [r7, #4]
    if (0) {
#if NMEA_CFG_STATEMENT_GPGGA
    } else if (nh->p.stat == STAT_GGA) {
 8025602:	687b      	ldr	r3, [r7, #4]
 8025604:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025608:	2b01      	cmp	r3, #1
 802560a:	d129      	bne.n	8025660 <copy_from_tmp_memory+0x66>
        nh->latitude = nh->p.data.gga.latitude;
 802560c:	687b      	ldr	r3, [r7, #4]
 802560e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8025610:	687b      	ldr	r3, [r7, #4]
 8025612:	601a      	str	r2, [r3, #0]
        nh->longitude = nh->p.data.gga.longitude;
 8025614:	687b      	ldr	r3, [r7, #4]
 8025616:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8025618:	687b      	ldr	r3, [r7, #4]
 802561a:	605a      	str	r2, [r3, #4]
        nh->altitude = nh->p.data.gga.altitude;
 802561c:	687b      	ldr	r3, [r7, #4]
 802561e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025620:	687b      	ldr	r3, [r7, #4]
 8025622:	609a      	str	r2, [r3, #8]
        nh->geo_sep = nh->p.data.gga.geo_sep;
 8025624:	687b      	ldr	r3, [r7, #4]
 8025626:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8025628:	687b      	ldr	r3, [r7, #4]
 802562a:	60da      	str	r2, [r3, #12]
        nh->sats_in_use = nh->p.data.gga.sats_in_use;
 802562c:	687b      	ldr	r3, [r7, #4]
 802562e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8025632:	687b      	ldr	r3, [r7, #4]
 8025634:	741a      	strb	r2, [r3, #16]
        nh->fix = nh->p.data.gga.fix;
 8025636:	687b      	ldr	r3, [r7, #4]
 8025638:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 802563c:	687b      	ldr	r3, [r7, #4]
 802563e:	745a      	strb	r2, [r3, #17]
        nh->hours = nh->p.data.gga.hours;
 8025640:	687b      	ldr	r3, [r7, #4]
 8025642:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8025646:	687b      	ldr	r3, [r7, #4]
 8025648:	749a      	strb	r2, [r3, #18]
        nh->minutes = nh->p.data.gga.minutes;
 802564a:	687b      	ldr	r3, [r7, #4]
 802564c:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
 8025650:	687b      	ldr	r3, [r7, #4]
 8025652:	74da      	strb	r2, [r3, #19]
        nh->seconds = nh->p.data.gga.seconds;
 8025654:	687b      	ldr	r3, [r7, #4]
 8025656:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 802565a:	687b      	ldr	r3, [r7, #4]
 802565c:	751a      	strb	r2, [r3, #20]
 802565e:	e055      	b.n	802570c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGGA */
#if NMEA_CFG_STATEMENT_GPGSA
    } else if (nh->p.stat == STAT_GSA) {
 8025660:	687b      	ldr	r3, [r7, #4]
 8025662:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8025666:	2b02      	cmp	r3, #2
 8025668:	d11b      	bne.n	80256a2 <copy_from_tmp_memory+0xa8>
        nh->dop_h = nh->p.data.gsa.dop_h;
 802566a:	687b      	ldr	r3, [r7, #4]
 802566c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 802566e:	687b      	ldr	r3, [r7, #4]
 8025670:	619a      	str	r2, [r3, #24]
        nh->dop_p = nh->p.data.gsa.dop_p;
 8025672:	687b      	ldr	r3, [r7, #4]
 8025674:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025676:	687b      	ldr	r3, [r7, #4]
 8025678:	621a      	str	r2, [r3, #32]
        nh->dop_v = nh->p.data.gsa.dop_v;
 802567a:	687b      	ldr	r3, [r7, #4]
 802567c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 802567e:	687b      	ldr	r3, [r7, #4]
 8025680:	61da      	str	r2, [r3, #28]
        nh->fix_mode = nh->p.data.gsa.fix_mode;
 8025682:	687b      	ldr	r3, [r7, #4]
 8025684:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8025688:	687b      	ldr	r3, [r7, #4]
 802568a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        memcpy(nh->satellites_ids, nh->p.data.gsa.satellites_ids, sizeof(nh->satellites_ids));
 802568e:	687b      	ldr	r3, [r7, #4]
 8025690:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8025694:	687b      	ldr	r3, [r7, #4]
 8025696:	3365      	adds	r3, #101	; 0x65
 8025698:	220c      	movs	r2, #12
 802569a:	4619      	mov	r1, r3
 802569c:	f01a f94b 	bl	803f936 <memcpy>
 80256a0:	e034      	b.n	802570c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSA */
#if NMEA_CFG_STATEMENT_GPGSV
    } else if (nh->p.stat == STAT_GSV) {
 80256a2:	687b      	ldr	r3, [r7, #4]
 80256a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80256a8:	2b03      	cmp	r3, #3
 80256aa:	d106      	bne.n	80256ba <copy_from_tmp_memory+0xc0>
        nh->sats_in_view = nh->p.data.gsv.sats_in_view;
 80256ac:	687b      	ldr	r3, [r7, #4]
 80256ae:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80256b2:	687b      	ldr	r3, [r7, #4]
 80256b4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80256b8:	e028      	b.n	802570c <copy_from_tmp_memory+0x112>
#endif /* NMEA_CFG_STATEMENT_GPGSV */
#if NMEA_CFG_STATEMENT_GPRMC
    } else if (nh->p.stat == STAT_RMC) {
 80256ba:	687b      	ldr	r3, [r7, #4]
 80256bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80256c0:	2b04      	cmp	r3, #4
 80256c2:	d123      	bne.n	802570c <copy_from_tmp_memory+0x112>
        nh->coarse = nh->p.data.rmc.coarse;
 80256c4:	687b      	ldr	r3, [r7, #4]
 80256c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80256c8:	687b      	ldr	r3, [r7, #4]
 80256ca:	639a      	str	r2, [r3, #56]	; 0x38
        nh->is_valid = nh->p.data.rmc.is_valid;
 80256cc:	687b      	ldr	r3, [r7, #4]
 80256ce:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80256d2:	687b      	ldr	r3, [r7, #4]
 80256d4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
        nh->speed = nh->p.data.rmc.speed;
 80256d8:	687b      	ldr	r3, [r7, #4]
 80256da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80256dc:	687b      	ldr	r3, [r7, #4]
 80256de:	635a      	str	r2, [r3, #52]	; 0x34
        nh->variation = nh->p.data.rmc.variation;
 80256e0:	687b      	ldr	r3, [r7, #4]
 80256e2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80256e4:	687b      	ldr	r3, [r7, #4]
 80256e6:	63da      	str	r2, [r3, #60]	; 0x3c
        nh->date = nh->p.data.rmc.date;
 80256e8:	687b      	ldr	r3, [r7, #4]
 80256ea:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
 80256ee:	687b      	ldr	r3, [r7, #4]
 80256f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        nh->month = nh->p.data.rmc.month;
 80256f4:	687b      	ldr	r3, [r7, #4]
 80256f6:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
 80256fa:	687b      	ldr	r3, [r7, #4]
 80256fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        nh->year = nh->p.data.rmc.year;
 8025700:	687b      	ldr	r3, [r7, #4]
 8025702:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 8025706:	687b      	ldr	r3, [r7, #4]
 8025708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
#endif /* NMEA_CFG_STATEMENT_GPRMC */
    }
    return 1;
 802570c:	2301      	movs	r3, #1
}
 802570e:	4618      	mov	r0, r3
 8025710:	3708      	adds	r7, #8
 8025712:	46bd      	mov	sp, r7
 8025714:	bd80      	pop	{r7, pc}

08025716 <ce_set>:
/* Private functions prototype ------------------------------------------------*/
static void csn_set(nrf24l01 *dev);
static void csn_reset(nrf24l01 *dev);

/* Public functions implementation ---------------------------------------------*/
void ce_set(nrf24l01 *dev) {
 8025716:	b580      	push	{r7, lr}
 8025718:	b082      	sub	sp, #8
 802571a:	af00      	add	r7, sp, #0
 802571c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_SET);
 802571e:	687b      	ldr	r3, [r7, #4]
 8025720:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025722:	687b      	ldr	r3, [r7, #4]
 8025724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025726:	2201      	movs	r2, #1
 8025728:	4619      	mov	r1, r3
 802572a:	f00a fd25 	bl	8030178 <HAL_GPIO_WritePin>
}
 802572e:	bf00      	nop
 8025730:	3708      	adds	r7, #8
 8025732:	46bd      	mov	sp, r7
 8025734:	bd80      	pop	{r7, pc}

08025736 <ce_reset>:

void ce_reset(nrf24l01 *dev) {
 8025736:	b580      	push	{r7, lr}
 8025738:	b082      	sub	sp, #8
 802573a:	af00      	add	r7, sp, #0
 802573c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_RESET);
 802573e:	687b      	ldr	r3, [r7, #4]
 8025740:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8025742:	687b      	ldr	r3, [r7, #4]
 8025744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8025746:	2200      	movs	r2, #0
 8025748:	4619      	mov	r1, r3
 802574a:	f00a fd15 	bl	8030178 <HAL_GPIO_WritePin>
}
 802574e:	bf00      	nop
 8025750:	3708      	adds	r7, #8
 8025752:	46bd      	mov	sp, r7
 8025754:	bd80      	pop	{r7, pc}
	...

08025758 <nrf_init>:
    config->irq_pin = INT_KEYLESS_IRQ_Pin;

    return NRF_OK;
}

NRF_RESULT nrf_init(nrf24l01 *dev, nrf24l01_config *config) {
 8025758:	b5b0      	push	{r4, r5, r7, lr}
 802575a:	b084      	sub	sp, #16
 802575c:	af00      	add	r7, sp, #0
 802575e:	6078      	str	r0, [r7, #4]
 8025760:	6039      	str	r1, [r7, #0]
    dev->config = *config;
 8025762:	687a      	ldr	r2, [r7, #4]
 8025764:	683b      	ldr	r3, [r7, #0]
 8025766:	4614      	mov	r4, r2
 8025768:	461d      	mov	r5, r3
 802576a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802576c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802576e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025772:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8025774:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8025776:	682b      	ldr	r3, [r5, #0]
 8025778:	6023      	str	r3, [r4, #0]
    uint8_t config_reg = 0;
 802577a:	2300      	movs	r3, #0
 802577c:	73bb      	strb	r3, [r7, #14]

    // check hardware
    NRF_RESULT result = NRF_OK;
 802577e:	2300      	movs	r3, #0
 8025780:	73fb      	strb	r3, [r7, #15]
    do {
        LOG_StrLn("NRF:Init");
 8025782:	4850      	ldr	r0, [pc, #320]	; (80258c4 <nrf_init+0x16c>)
 8025784:	f018 fe06 	bl	803e394 <LOG_StrLn>

        // turn on the mosfet
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 0);
 8025788:	2200      	movs	r2, #0
 802578a:	2120      	movs	r1, #32
 802578c:	484e      	ldr	r0, [pc, #312]	; (80258c8 <nrf_init+0x170>)
 802578e:	f00a fcf3 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8025792:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8025796:	f019 ffaf 	bl	803f6f8 <_DelayMS>
        HAL_GPIO_WritePin(INT_KEYLESS_PWR_GPIO_Port, INT_KEYLESS_PWR_Pin, 1);
 802579a:	2201      	movs	r2, #1
 802579c:	2120      	movs	r1, #32
 802579e:	484a      	ldr	r0, [pc, #296]	; (80258c8 <nrf_init+0x170>)
 80257a0:	f00a fcea 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 80257a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80257a8:	f019 ffa6 	bl	803f6f8 <_DelayMS>

        result = nrf_check(&nrf);
 80257ac:	4847      	ldr	r0, [pc, #284]	; (80258cc <nrf_init+0x174>)
 80257ae:	f000 f88f 	bl	80258d0 <nrf_check>
 80257b2:	4603      	mov	r3, r0
 80257b4:	73fb      	strb	r3, [r7, #15]

        if (result == NRF_ERROR) {
 80257b6:	7bfb      	ldrb	r3, [r7, #15]
 80257b8:	2b01      	cmp	r3, #1
 80257ba:	d103      	bne.n	80257c4 <nrf_init+0x6c>
            _DelayMS(1000);
 80257bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80257c0:	f019 ff9a 	bl	803f6f8 <_DelayMS>
        }
    } while (result == NRF_ERROR);
 80257c4:	7bfb      	ldrb	r3, [r7, #15]
 80257c6:	2b01      	cmp	r3, #1
 80257c8:	d0db      	beq.n	8025782 <nrf_init+0x2a>

    // enter standby I mode
    ce_reset(dev);
 80257ca:	6878      	ldr	r0, [r7, #4]
 80257cc:	f7ff ffb3 	bl	8025736 <ce_reset>
    nrf_power_up(dev, 1);
 80257d0:	2101      	movs	r1, #1
 80257d2:	6878      	ldr	r0, [r7, #4]
 80257d4:	f000 fcf9 	bl	80261ca <nrf_power_up>

    // wait for powerup
    while ((config_reg & 2) == 0) {
 80257d8:	e006      	b.n	80257e8 <nrf_init+0x90>
        nrf_read_register(dev, NRF_CONFIG, &config_reg);
 80257da:	f107 030e 	add.w	r3, r7, #14
 80257de:	461a      	mov	r2, r3
 80257e0:	2100      	movs	r1, #0
 80257e2:	6878      	ldr	r0, [r7, #4]
 80257e4:	f000 f980 	bl	8025ae8 <nrf_read_register>
    while ((config_reg & 2) == 0) {
 80257e8:	7bbb      	ldrb	r3, [r7, #14]
 80257ea:	f003 0302 	and.w	r3, r3, #2
 80257ee:	2b00      	cmp	r3, #0
 80257f0:	d0f3      	beq.n	80257da <nrf_init+0x82>
    }

    // address width
    nrf_set_address_width(dev, dev->config.addr_width);
 80257f2:	687b      	ldr	r3, [r7, #4]
 80257f4:	78db      	ldrb	r3, [r3, #3]
 80257f6:	4619      	mov	r1, r3
 80257f8:	6878      	ldr	r0, [r7, #4]
 80257fa:	f000 fc05 	bl	8026008 <nrf_set_address_width>
    // openWritingPipe
    nrf_set_tx_address(dev, dev->config.tx_address);
 80257fe:	687b      	ldr	r3, [r7, #4]
 8025800:	68db      	ldr	r3, [r3, #12]
 8025802:	4619      	mov	r1, r3
 8025804:	6878      	ldr	r0, [r7, #4]
 8025806:	f000 fdfb 	bl	8026400 <nrf_set_tx_address>
    // openReadingPipe
    nrf_set_rx_payload_width_p0(dev, dev->config.payload_length);
 802580a:	687b      	ldr	r3, [r7, #4]
 802580c:	791b      	ldrb	r3, [r3, #4]
 802580e:	4619      	mov	r1, r3
 8025810:	6878      	ldr	r0, [r7, #4]
 8025812:	f000 fe11 	bl	8026438 <nrf_set_rx_payload_width_p0>
    nrf_set_rx_address_p0(dev, dev->config.rx_address);
 8025816:	687b      	ldr	r3, [r7, #4]
 8025818:	689b      	ldr	r3, [r3, #8]
 802581a:	4619      	mov	r1, r3
 802581c:	6878      	ldr	r0, [r7, #4]
 802581e:	f000 fdd3 	bl	80263c8 <nrf_set_rx_address_p0>
    // enable data pipe0
    nrf_set_rx_pipes(dev, 0x01);
 8025822:	2101      	movs	r1, #1
 8025824:	6878      	ldr	r0, [r7, #4]
 8025826:	f000 fc21 	bl	802606c <nrf_set_rx_pipes>

    // CRC
    nrf_enable_crc(dev, 1);
 802582a:	2101      	movs	r1, #1
 802582c:	6878      	ldr	r0, [r7, #4]
 802582e:	f000 fc63 	bl	80260f8 <nrf_enable_crc>
    nrf_set_crc_width(dev, dev->config.crc_width);
 8025832:	687b      	ldr	r3, [r7, #4]
 8025834:	789b      	ldrb	r3, [r3, #2]
 8025836:	4619      	mov	r1, r3
 8025838:	6878      	ldr	r0, [r7, #4]
 802583a:	f000 fc90 	bl	802615e <nrf_set_crc_width>
    // channel
    nrf_set_rf_channel(dev, dev->config.rf_channel);
 802583e:	687b      	ldr	r3, [r7, #4]
 8025840:	79db      	ldrb	r3, [r3, #7]
 8025842:	4619      	mov	r1, r3
 8025844:	6878      	ldr	r0, [r7, #4]
 8025846:	f000 fb3e 	bl	8025ec6 <nrf_set_rf_channel>
    // data rate
    nrf_set_data_rate(dev, dev->config.data_rate);
 802584a:	687b      	ldr	r3, [r7, #4]
 802584c:	781b      	ldrb	r3, [r3, #0]
 802584e:	4619      	mov	r1, r3
 8025850:	6878      	ldr	r0, [r7, #4]
 8025852:	f000 fa92 	bl	8025d7a <nrf_set_data_rate>
    // tx power
    nrf_set_tx_power(dev, dev->config.tx_power);
 8025856:	687b      	ldr	r3, [r7, #4]
 8025858:	785b      	ldrb	r3, [r3, #1]
 802585a:	4619      	mov	r1, r3
 802585c:	6878      	ldr	r0, [r7, #4]
 802585e:	f000 fad4 	bl	8025e0a <nrf_set_tx_power>

    // retransmission (auto-ack ON)
    nrf_set_retransmittion_count(dev, dev->config.retransmit_count);
 8025862:	687b      	ldr	r3, [r7, #4]
 8025864:	795b      	ldrb	r3, [r3, #5]
 8025866:	4619      	mov	r1, r3
 8025868:	6878      	ldr	r0, [r7, #4]
 802586a:	f000 fb5d 	bl	8025f28 <nrf_set_retransmittion_count>
    nrf_set_retransmittion_delay(dev, dev->config.retransmit_delay);
 802586e:	687b      	ldr	r3, [r7, #4]
 8025870:	799b      	ldrb	r3, [r3, #6]
 8025872:	4619      	mov	r1, r3
 8025874:	6878      	ldr	r0, [r7, #4]
 8025876:	f000 fb8d 	bl	8025f94 <nrf_set_retransmittion_delay>
    // auto ack (Enhanced ShockBurst) on pipe0
    nrf_enable_auto_ack(dev, 0x00);
 802587a:	2100      	movs	r1, #0
 802587c:	6878      	ldr	r0, [r7, #4]
 802587e:	f000 fc0b 	bl	8026098 <nrf_enable_auto_ack>
    //	nrf_disable_auto_ack(dev);

    // clear interrupt
    nrf_clear_interrupts(dev);
 8025882:	6878      	ldr	r0, [r7, #4]
 8025884:	f000 faf7 	bl	8025e76 <nrf_clear_interrupts>
    // set interrupt
    nrf_enable_rx_data_ready_irq(dev, 1);
 8025888:	2101      	movs	r1, #1
 802588a:	6878      	ldr	r0, [r7, #4]
 802588c:	f000 fd03 	bl	8026296 <nrf_enable_rx_data_ready_irq>
    nrf_enable_tx_data_sent_irq(dev, 1);
 8025890:	2101      	movs	r1, #1
 8025892:	6878      	ldr	r0, [r7, #4]
 8025894:	f000 fd32 	bl	80262fc <nrf_enable_tx_data_sent_irq>
    nrf_enable_max_retransmit_irq(dev, 1);
 8025898:	2101      	movs	r1, #1
 802589a:	6878      	ldr	r0, [r7, #4]
 802589c:	f000 fd61 	bl	8026362 <nrf_enable_max_retransmit_irq>

    // set as PRX
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80258a0:	2101      	movs	r1, #1
 80258a2:	6878      	ldr	r0, [r7, #4]
 80258a4:	f000 fcc4 	bl	8026230 <nrf_rx_tx_control>
    // clear FIFO
    nrf_flush_tx(dev);
 80258a8:	6878      	ldr	r0, [r7, #4]
 80258aa:	f000 fa2c 	bl	8025d06 <nrf_flush_tx>
    nrf_flush_rx(dev);
 80258ae:	6878      	ldr	r0, [r7, #4]
 80258b0:	f000 fa46 	bl	8025d40 <nrf_flush_rx>
    // exit standby mode, now become RX MODE
    ce_set(dev);
 80258b4:	6878      	ldr	r0, [r7, #4]
 80258b6:	f7ff ff2e 	bl	8025716 <ce_set>

    return NRF_OK;
 80258ba:	2300      	movs	r3, #0
}
 80258bc:	4618      	mov	r0, r3
 80258be:	3710      	adds	r7, #16
 80258c0:	46bd      	mov	sp, r7
 80258c2:	bdb0      	pop	{r4, r5, r7, pc}
 80258c4:	0804348c 	.word	0x0804348c
 80258c8:	40020400 	.word	0x40020400
 80258cc:	20008414 	.word	0x20008414

080258d0 <nrf_check>:

// Checks the presence of the nRF24L01
NRF_RESULT nrf_check(nrf24l01 *dev) {
 80258d0:	b580      	push	{r7, lr}
 80258d2:	b086      	sub	sp, #24
 80258d4:	af00      	add	r7, sp, #0
 80258d6:	6078      	str	r0, [r7, #4]
    char *nRF24_TEST_ADDR = "nRF24";
 80258d8:	4b16      	ldr	r3, [pc, #88]	; (8025934 <nrf_check+0x64>)
 80258da:	60fb      	str	r3, [r7, #12]
    uint8_t rxbuf[sizeof(nRF24_TEST_ADDR) - 1U];
    uint8_t *ptr = (uint8_t*) nRF24_TEST_ADDR;
 80258dc:	68fb      	ldr	r3, [r7, #12]
 80258de:	617b      	str	r3, [r7, #20]
    uint8_t idx;

    // Write the test address to the TX_ADDR register
    nrf_write_register_mb(dev, NRF_TX_ADDR, ptr, sizeof(nRF24_TEST_ADDR) - 1U);
 80258e0:	2303      	movs	r3, #3
 80258e2:	697a      	ldr	r2, [r7, #20]
 80258e4:	2110      	movs	r1, #16
 80258e6:	6878      	ldr	r0, [r7, #4]
 80258e8:	f000 f963 	bl	8025bb2 <nrf_write_register_mb>
    // Read it back to the buffer
    nrf_read_register_mb(dev, NRF_TX_ADDR, rxbuf, sizeof(nRF24_TEST_ADDR) - 1U);
 80258ec:	f107 0208 	add.w	r2, r7, #8
 80258f0:	2303      	movs	r3, #3
 80258f2:	2110      	movs	r1, #16
 80258f4:	6878      	ldr	r0, [r7, #4]
 80258f6:	f000 f913 	bl	8025b20 <nrf_read_register_mb>

    // Compare transmitted and received data...
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 80258fa:	2300      	movs	r3, #0
 80258fc:	74fb      	strb	r3, [r7, #19]
 80258fe:	e010      	b.n	8025922 <nrf_check+0x52>
        if (rxbuf[idx] != *ptr++) {
 8025900:	7cfb      	ldrb	r3, [r7, #19]
 8025902:	f107 0218 	add.w	r2, r7, #24
 8025906:	4413      	add	r3, r2
 8025908:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 802590c:	697b      	ldr	r3, [r7, #20]
 802590e:	1c59      	adds	r1, r3, #1
 8025910:	6179      	str	r1, [r7, #20]
 8025912:	781b      	ldrb	r3, [r3, #0]
 8025914:	429a      	cmp	r2, r3
 8025916:	d001      	beq.n	802591c <nrf_check+0x4c>
            // The transceiver is absent
            return NRF_ERROR;
 8025918:	2301      	movs	r3, #1
 802591a:	e006      	b.n	802592a <nrf_check+0x5a>
    for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 802591c:	7cfb      	ldrb	r3, [r7, #19]
 802591e:	3301      	adds	r3, #1
 8025920:	74fb      	strb	r3, [r7, #19]
 8025922:	7cfb      	ldrb	r3, [r7, #19]
 8025924:	2b02      	cmp	r3, #2
 8025926:	d9eb      	bls.n	8025900 <nrf_check+0x30>
        }
    }

    // The transceiver is present
    return NRF_OK;
 8025928:	2300      	movs	r3, #0
}
 802592a:	4618      	mov	r0, r3
 802592c:	3718      	adds	r7, #24
 802592e:	46bd      	mov	sp, r7
 8025930:	bd80      	pop	{r7, pc}
 8025932:	bf00      	nop
 8025934:	08043498 	.word	0x08043498

08025938 <nrf_send_command>:

NRF_RESULT nrf_send_command(nrf24l01 *dev, NRF_COMMAND cmd, const uint8_t *tx,
        uint8_t *rx, uint8_t len) {
 8025938:	b5b0      	push	{r4, r5, r7, lr}
 802593a:	b08c      	sub	sp, #48	; 0x30
 802593c:	af02      	add	r7, sp, #8
 802593e:	60f8      	str	r0, [r7, #12]
 8025940:	607a      	str	r2, [r7, #4]
 8025942:	603b      	str	r3, [r7, #0]
 8025944:	460b      	mov	r3, r1
 8025946:	72fb      	strb	r3, [r7, #11]
 8025948:	466b      	mov	r3, sp
 802594a:	461d      	mov	r5, r3
    uint8_t myTX[len + 1];
 802594c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025950:	1c58      	adds	r0, r3, #1
 8025952:	1e43      	subs	r3, r0, #1
 8025954:	623b      	str	r3, [r7, #32]
 8025956:	4603      	mov	r3, r0
 8025958:	4619      	mov	r1, r3
 802595a:	f04f 0200 	mov.w	r2, #0
 802595e:	f04f 0300 	mov.w	r3, #0
 8025962:	f04f 0400 	mov.w	r4, #0
 8025966:	00d4      	lsls	r4, r2, #3
 8025968:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 802596c:	00cb      	lsls	r3, r1, #3
 802596e:	4603      	mov	r3, r0
 8025970:	4619      	mov	r1, r3
 8025972:	f04f 0200 	mov.w	r2, #0
 8025976:	f04f 0300 	mov.w	r3, #0
 802597a:	f04f 0400 	mov.w	r4, #0
 802597e:	00d4      	lsls	r4, r2, #3
 8025980:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025984:	00cb      	lsls	r3, r1, #3
 8025986:	4603      	mov	r3, r0
 8025988:	3307      	adds	r3, #7
 802598a:	08db      	lsrs	r3, r3, #3
 802598c:	00db      	lsls	r3, r3, #3
 802598e:	ebad 0d03 	sub.w	sp, sp, r3
 8025992:	ab02      	add	r3, sp, #8
 8025994:	3300      	adds	r3, #0
 8025996:	61fb      	str	r3, [r7, #28]
    uint8_t myRX[len + 1];
 8025998:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 802599c:	1c58      	adds	r0, r3, #1
 802599e:	1e43      	subs	r3, r0, #1
 80259a0:	61bb      	str	r3, [r7, #24]
 80259a2:	4603      	mov	r3, r0
 80259a4:	4619      	mov	r1, r3
 80259a6:	f04f 0200 	mov.w	r2, #0
 80259aa:	f04f 0300 	mov.w	r3, #0
 80259ae:	f04f 0400 	mov.w	r4, #0
 80259b2:	00d4      	lsls	r4, r2, #3
 80259b4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80259b8:	00cb      	lsls	r3, r1, #3
 80259ba:	4603      	mov	r3, r0
 80259bc:	4619      	mov	r1, r3
 80259be:	f04f 0200 	mov.w	r2, #0
 80259c2:	f04f 0300 	mov.w	r3, #0
 80259c6:	f04f 0400 	mov.w	r4, #0
 80259ca:	00d4      	lsls	r4, r2, #3
 80259cc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80259d0:	00cb      	lsls	r3, r1, #3
 80259d2:	4603      	mov	r3, r0
 80259d4:	3307      	adds	r3, #7
 80259d6:	08db      	lsrs	r3, r3, #3
 80259d8:	00db      	lsls	r3, r3, #3
 80259da:	ebad 0d03 	sub.w	sp, sp, r3
 80259de:	ab02      	add	r3, sp, #8
 80259e0:	3300      	adds	r3, #0
 80259e2:	617b      	str	r3, [r7, #20]
    myTX[0] = cmd;
 80259e4:	69fb      	ldr	r3, [r7, #28]
 80259e6:	7afa      	ldrb	r2, [r7, #11]
 80259e8:	701a      	strb	r2, [r3, #0]

    int i = 0;
 80259ea:	2300      	movs	r3, #0
 80259ec:	627b      	str	r3, [r7, #36]	; 0x24
    for (i = 0; i < len; i++) {
 80259ee:	2300      	movs	r3, #0
 80259f0:	627b      	str	r3, [r7, #36]	; 0x24
 80259f2:	e00f      	b.n	8025a14 <nrf_send_command+0xdc>
        myTX[1 + i] = tx[i];
 80259f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80259f6:	687a      	ldr	r2, [r7, #4]
 80259f8:	441a      	add	r2, r3
 80259fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80259fc:	3301      	adds	r3, #1
 80259fe:	7811      	ldrb	r1, [r2, #0]
 8025a00:	69fa      	ldr	r2, [r7, #28]
 8025a02:	54d1      	strb	r1, [r2, r3]
        myRX[i] = 0;
 8025a04:	697a      	ldr	r2, [r7, #20]
 8025a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a08:	4413      	add	r3, r2
 8025a0a:	2200      	movs	r2, #0
 8025a0c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 8025a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a10:	3301      	adds	r3, #1
 8025a12:	627b      	str	r3, [r7, #36]	; 0x24
 8025a14:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8025a1a:	429a      	cmp	r2, r3
 8025a1c:	dbea      	blt.n	80259f4 <nrf_send_command+0xbc>
    }

    csn_reset(dev);
 8025a1e:	68f8      	ldr	r0, [r7, #12]
 8025a20:	f000 fe07 	bl	8026632 <csn_reset>

    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY))
 8025a24:	bf00      	nop
 8025a26:	4b1b      	ldr	r3, [pc, #108]	; (8025a94 <nrf_send_command+0x15c>)
 8025a28:	681b      	ldr	r3, [r3, #0]
 8025a2a:	689b      	ldr	r3, [r3, #8]
 8025a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025a30:	2b80      	cmp	r3, #128	; 0x80
 8025a32:	d0f8      	beq.n	8025a26 <nrf_send_command+0xee>
        ;

    if (HAL_SPI_TransmitReceive(dev->config.spi, myTX, myRX, 1 + len,
 8025a34:	68fb      	ldr	r3, [r7, #12]
 8025a36:	6958      	ldr	r0, [r3, #20]
 8025a38:	69f9      	ldr	r1, [r7, #28]
 8025a3a:	697a      	ldr	r2, [r7, #20]
 8025a3c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025a40:	b29b      	uxth	r3, r3
 8025a42:	3301      	adds	r3, #1
 8025a44:	b29c      	uxth	r4, r3
 8025a46:	68fb      	ldr	r3, [r7, #12]
 8025a48:	699b      	ldr	r3, [r3, #24]
 8025a4a:	9300      	str	r3, [sp, #0]
 8025a4c:	4623      	mov	r3, r4
 8025a4e:	f00f fde0 	bl	8035612 <HAL_SPI_TransmitReceive>
 8025a52:	4603      	mov	r3, r0
 8025a54:	2b00      	cmp	r3, #0
 8025a56:	d001      	beq.n	8025a5c <nrf_send_command+0x124>
            dev->config.spi_timeout) != HAL_OK) {
        return NRF_ERROR;
 8025a58:	2301      	movs	r3, #1
 8025a5a:	e016      	b.n	8025a8a <nrf_send_command+0x152>
    }

    for (i = 0; i < len; i++) {
 8025a5c:	2300      	movs	r3, #0
 8025a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8025a60:	e00a      	b.n	8025a78 <nrf_send_command+0x140>
        rx[i] = myRX[1 + i];
 8025a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a64:	1c5a      	adds	r2, r3, #1
 8025a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a68:	6839      	ldr	r1, [r7, #0]
 8025a6a:	440b      	add	r3, r1
 8025a6c:	6979      	ldr	r1, [r7, #20]
 8025a6e:	5c8a      	ldrb	r2, [r1, r2]
 8025a70:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 8025a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a74:	3301      	adds	r3, #1
 8025a76:	627b      	str	r3, [r7, #36]	; 0x24
 8025a78:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8025a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8025a7e:	429a      	cmp	r2, r3
 8025a80:	dbef      	blt.n	8025a62 <nrf_send_command+0x12a>
    }

    csn_set(dev);
 8025a82:	68f8      	ldr	r0, [r7, #12]
 8025a84:	f000 fdc5 	bl	8026612 <csn_set>

    return NRF_OK;
 8025a88:	2300      	movs	r3, #0
 8025a8a:	46ad      	mov	sp, r5
}
 8025a8c:	4618      	mov	r0, r3
 8025a8e:	3728      	adds	r7, #40	; 0x28
 8025a90:	46bd      	mov	sp, r7
 8025a92:	bdb0      	pop	{r4, r5, r7, pc}
 8025a94:	200088d8 	.word	0x200088d8

08025a98 <nrf_send_command_single>:

uint8_t nrf_send_command_single(nrf24l01 *dev, uint8_t data) {
 8025a98:	b580      	push	{r7, lr}
 8025a9a:	b086      	sub	sp, #24
 8025a9c:	af02      	add	r7, sp, #8
 8025a9e:	6078      	str	r0, [r7, #4]
 8025aa0:	460b      	mov	r3, r1
 8025aa2:	70fb      	strb	r3, [r7, #3]
    uint8_t rx;
    /* Wait for SPIx Busy flag */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY) != RESET)
 8025aa4:	bf00      	nop
 8025aa6:	4b0f      	ldr	r3, [pc, #60]	; (8025ae4 <nrf_send_command_single+0x4c>)
 8025aa8:	681b      	ldr	r3, [r3, #0]
 8025aaa:	689b      	ldr	r3, [r3, #8]
 8025aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025ab0:	2b80      	cmp	r3, #128	; 0x80
 8025ab2:	d0f8      	beq.n	8025aa6 <nrf_send_command_single+0xe>
        ;
    //	Tx buffer empty flag
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 8025ab4:	bf00      	nop
 8025ab6:	4b0b      	ldr	r3, [pc, #44]	; (8025ae4 <nrf_send_command_single+0x4c>)
 8025ab8:	681b      	ldr	r3, [r3, #0]
 8025aba:	689b      	ldr	r3, [r3, #8]
 8025abc:	f003 0302 	and.w	r3, r3, #2
 8025ac0:	2b02      	cmp	r3, #2
 8025ac2:	d1f8      	bne.n	8025ab6 <nrf_send_command_single+0x1e>
        ;

    HAL_SPI_TransmitReceive(dev->config.spi, &data, &rx, 1,
 8025ac4:	687b      	ldr	r3, [r7, #4]
 8025ac6:	6958      	ldr	r0, [r3, #20]
 8025ac8:	687b      	ldr	r3, [r7, #4]
 8025aca:	699b      	ldr	r3, [r3, #24]
 8025acc:	f107 020f 	add.w	r2, r7, #15
 8025ad0:	1cf9      	adds	r1, r7, #3
 8025ad2:	9300      	str	r3, [sp, #0]
 8025ad4:	2301      	movs	r3, #1
 8025ad6:	f00f fd9c 	bl	8035612 <HAL_SPI_TransmitReceive>
            dev->config.spi_timeout);

    return rx;
 8025ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8025adc:	4618      	mov	r0, r3
 8025ade:	3710      	adds	r7, #16
 8025ae0:	46bd      	mov	sp, r7
 8025ae2:	bd80      	pop	{r7, pc}
 8025ae4:	200088d8 	.word	0x200088d8

08025ae8 <nrf_read_register>:

NRF_RESULT nrf_read_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025ae8:	b580      	push	{r7, lr}
 8025aea:	b088      	sub	sp, #32
 8025aec:	af02      	add	r7, sp, #8
 8025aee:	60f8      	str	r0, [r7, #12]
 8025af0:	460b      	mov	r3, r1
 8025af2:	607a      	str	r2, [r7, #4]
 8025af4:	72fb      	strb	r3, [r7, #11]
    uint8_t tx = 0;
 8025af6:	2300      	movs	r3, #0
 8025af8:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_R_REGISTER | reg, &tx, data, 1)
 8025afa:	f107 0217 	add.w	r2, r7, #23
 8025afe:	7af9      	ldrb	r1, [r7, #11]
 8025b00:	2301      	movs	r3, #1
 8025b02:	9300      	str	r3, [sp, #0]
 8025b04:	687b      	ldr	r3, [r7, #4]
 8025b06:	68f8      	ldr	r0, [r7, #12]
 8025b08:	f7ff ff16 	bl	8025938 <nrf_send_command>
 8025b0c:	4603      	mov	r3, r0
 8025b0e:	2b00      	cmp	r3, #0
 8025b10:	d001      	beq.n	8025b16 <nrf_read_register+0x2e>
            != NRF_OK) {
        return NRF_ERROR;
 8025b12:	2301      	movs	r3, #1
 8025b14:	e000      	b.n	8025b18 <nrf_read_register+0x30>
    }
    return NRF_OK;
 8025b16:	2300      	movs	r3, #0
}
 8025b18:	4618      	mov	r0, r3
 8025b1a:	3718      	adds	r7, #24
 8025b1c:	46bd      	mov	sp, r7
 8025b1e:	bd80      	pop	{r7, pc}

08025b20 <nrf_read_register_mb>:

NRF_RESULT nrf_read_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 8025b20:	b590      	push	{r4, r7, lr}
 8025b22:	b085      	sub	sp, #20
 8025b24:	af00      	add	r7, sp, #0
 8025b26:	60f8      	str	r0, [r7, #12]
 8025b28:	607a      	str	r2, [r7, #4]
 8025b2a:	461a      	mov	r2, r3
 8025b2c:	460b      	mov	r3, r1
 8025b2e:	72fb      	strb	r3, [r7, #11]
 8025b30:	4613      	mov	r3, r2
 8025b32:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 8025b34:	68f8      	ldr	r0, [r7, #12]
 8025b36:	f000 fd7c 	bl	8026632 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_R_REGISTER | reg);
 8025b3a:	7afb      	ldrb	r3, [r7, #11]
 8025b3c:	4619      	mov	r1, r3
 8025b3e:	68f8      	ldr	r0, [r7, #12]
 8025b40:	f7ff ffaa 	bl	8025a98 <nrf_send_command_single>
    while (count--) {
 8025b44:	e008      	b.n	8025b58 <nrf_read_register_mb+0x38>
        *data++ = nrf_send_command_single(dev, NRF_CMD_NOP);
 8025b46:	687c      	ldr	r4, [r7, #4]
 8025b48:	1c63      	adds	r3, r4, #1
 8025b4a:	607b      	str	r3, [r7, #4]
 8025b4c:	21ff      	movs	r1, #255	; 0xff
 8025b4e:	68f8      	ldr	r0, [r7, #12]
 8025b50:	f7ff ffa2 	bl	8025a98 <nrf_send_command_single>
 8025b54:	4603      	mov	r3, r0
 8025b56:	7023      	strb	r3, [r4, #0]
    while (count--) {
 8025b58:	7abb      	ldrb	r3, [r7, #10]
 8025b5a:	1e5a      	subs	r2, r3, #1
 8025b5c:	72ba      	strb	r2, [r7, #10]
 8025b5e:	2b00      	cmp	r3, #0
 8025b60:	d1f1      	bne.n	8025b46 <nrf_read_register_mb+0x26>
    }
    csn_set(dev);
 8025b62:	68f8      	ldr	r0, [r7, #12]
 8025b64:	f000 fd55 	bl	8026612 <csn_set>
    return NRF_OK;
 8025b68:	2300      	movs	r3, #0
}
 8025b6a:	4618      	mov	r0, r3
 8025b6c:	3714      	adds	r7, #20
 8025b6e:	46bd      	mov	sp, r7
 8025b70:	bd90      	pop	{r4, r7, pc}

08025b72 <nrf_write_register>:

NRF_RESULT nrf_write_register(nrf24l01 *dev, uint8_t reg, uint8_t *data) {
 8025b72:	b580      	push	{r7, lr}
 8025b74:	b088      	sub	sp, #32
 8025b76:	af02      	add	r7, sp, #8
 8025b78:	60f8      	str	r0, [r7, #12]
 8025b7a:	460b      	mov	r3, r1
 8025b7c:	607a      	str	r2, [r7, #4]
 8025b7e:	72fb      	strb	r3, [r7, #11]
    uint8_t rx = 0;
 8025b80:	2300      	movs	r3, #0
 8025b82:	75fb      	strb	r3, [r7, #23]
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | reg, data, &rx, 1)
 8025b84:	7afb      	ldrb	r3, [r7, #11]
 8025b86:	f043 0320 	orr.w	r3, r3, #32
 8025b8a:	b2d9      	uxtb	r1, r3
 8025b8c:	f107 0217 	add.w	r2, r7, #23
 8025b90:	2301      	movs	r3, #1
 8025b92:	9300      	str	r3, [sp, #0]
 8025b94:	4613      	mov	r3, r2
 8025b96:	687a      	ldr	r2, [r7, #4]
 8025b98:	68f8      	ldr	r0, [r7, #12]
 8025b9a:	f7ff fecd 	bl	8025938 <nrf_send_command>
 8025b9e:	4603      	mov	r3, r0
 8025ba0:	2b00      	cmp	r3, #0
 8025ba2:	d001      	beq.n	8025ba8 <nrf_write_register+0x36>
            != NRF_OK) {
        return NRF_ERROR;
 8025ba4:	2301      	movs	r3, #1
 8025ba6:	e000      	b.n	8025baa <nrf_write_register+0x38>
    }
    return NRF_OK;
 8025ba8:	2300      	movs	r3, #0
}
 8025baa:	4618      	mov	r0, r3
 8025bac:	3718      	adds	r7, #24
 8025bae:	46bd      	mov	sp, r7
 8025bb0:	bd80      	pop	{r7, pc}

08025bb2 <nrf_write_register_mb>:

NRF_RESULT nrf_write_register_mb(nrf24l01 *dev, uint8_t reg, uint8_t *data,
        uint8_t count) {
 8025bb2:	b580      	push	{r7, lr}
 8025bb4:	b084      	sub	sp, #16
 8025bb6:	af00      	add	r7, sp, #0
 8025bb8:	60f8      	str	r0, [r7, #12]
 8025bba:	607a      	str	r2, [r7, #4]
 8025bbc:	461a      	mov	r2, r3
 8025bbe:	460b      	mov	r3, r1
 8025bc0:	72fb      	strb	r3, [r7, #11]
 8025bc2:	4613      	mov	r3, r2
 8025bc4:	72bb      	strb	r3, [r7, #10]
    csn_reset(dev);
 8025bc6:	68f8      	ldr	r0, [r7, #12]
 8025bc8:	f000 fd33 	bl	8026632 <csn_reset>
    nrf_send_command_single(dev, NRF_CMD_W_REGISTER | reg);
 8025bcc:	7afb      	ldrb	r3, [r7, #11]
 8025bce:	f043 0320 	orr.w	r3, r3, #32
 8025bd2:	b2db      	uxtb	r3, r3
 8025bd4:	4619      	mov	r1, r3
 8025bd6:	68f8      	ldr	r0, [r7, #12]
 8025bd8:	f7ff ff5e 	bl	8025a98 <nrf_send_command_single>
    while (count--) {
 8025bdc:	e007      	b.n	8025bee <nrf_write_register_mb+0x3c>
        nrf_send_command_single(dev, *data++);
 8025bde:	687b      	ldr	r3, [r7, #4]
 8025be0:	1c5a      	adds	r2, r3, #1
 8025be2:	607a      	str	r2, [r7, #4]
 8025be4:	781b      	ldrb	r3, [r3, #0]
 8025be6:	4619      	mov	r1, r3
 8025be8:	68f8      	ldr	r0, [r7, #12]
 8025bea:	f7ff ff55 	bl	8025a98 <nrf_send_command_single>
    while (count--) {
 8025bee:	7abb      	ldrb	r3, [r7, #10]
 8025bf0:	1e5a      	subs	r2, r3, #1
 8025bf2:	72ba      	strb	r2, [r7, #10]
 8025bf4:	2b00      	cmp	r3, #0
 8025bf6:	d1f2      	bne.n	8025bde <nrf_write_register_mb+0x2c>
    }
    csn_set(dev);
 8025bf8:	68f8      	ldr	r0, [r7, #12]
 8025bfa:	f000 fd0a 	bl	8026612 <csn_set>
    return NRF_OK;
 8025bfe:	2300      	movs	r3, #0
}
 8025c00:	4618      	mov	r0, r3
 8025c02:	3710      	adds	r7, #16
 8025c04:	46bd      	mov	sp, r7
 8025c06:	bd80      	pop	{r7, pc}

08025c08 <nrf_read_rx_payload>:

NRF_RESULT nrf_read_rx_payload(nrf24l01 *dev, uint8_t *data) {
 8025c08:	b5b0      	push	{r4, r5, r7, lr}
 8025c0a:	b086      	sub	sp, #24
 8025c0c:	af02      	add	r7, sp, #8
 8025c0e:	6078      	str	r0, [r7, #4]
 8025c10:	6039      	str	r1, [r7, #0]
 8025c12:	466b      	mov	r3, sp
 8025c14:	461d      	mov	r5, r3
    uint8_t tx[dev->config.payload_length];
 8025c16:	687b      	ldr	r3, [r7, #4]
 8025c18:	7918      	ldrb	r0, [r3, #4]
 8025c1a:	4603      	mov	r3, r0
 8025c1c:	3b01      	subs	r3, #1
 8025c1e:	60fb      	str	r3, [r7, #12]
 8025c20:	b2c1      	uxtb	r1, r0
 8025c22:	f04f 0200 	mov.w	r2, #0
 8025c26:	f04f 0300 	mov.w	r3, #0
 8025c2a:	f04f 0400 	mov.w	r4, #0
 8025c2e:	00d4      	lsls	r4, r2, #3
 8025c30:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025c34:	00cb      	lsls	r3, r1, #3
 8025c36:	b2c1      	uxtb	r1, r0
 8025c38:	f04f 0200 	mov.w	r2, #0
 8025c3c:	f04f 0300 	mov.w	r3, #0
 8025c40:	f04f 0400 	mov.w	r4, #0
 8025c44:	00d4      	lsls	r4, r2, #3
 8025c46:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025c4a:	00cb      	lsls	r3, r1, #3
 8025c4c:	4603      	mov	r3, r0
 8025c4e:	3307      	adds	r3, #7
 8025c50:	08db      	lsrs	r3, r3, #3
 8025c52:	00db      	lsls	r3, r3, #3
 8025c54:	ebad 0d03 	sub.w	sp, sp, r3
 8025c58:	ab02      	add	r3, sp, #8
 8025c5a:	3300      	adds	r3, #0
 8025c5c:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_R_RX_PAYLOAD, tx, data,
 8025c5e:	68ba      	ldr	r2, [r7, #8]
 8025c60:	687b      	ldr	r3, [r7, #4]
 8025c62:	791b      	ldrb	r3, [r3, #4]
 8025c64:	9300      	str	r3, [sp, #0]
 8025c66:	683b      	ldr	r3, [r7, #0]
 8025c68:	2161      	movs	r1, #97	; 0x61
 8025c6a:	6878      	ldr	r0, [r7, #4]
 8025c6c:	f7ff fe64 	bl	8025938 <nrf_send_command>
 8025c70:	4603      	mov	r3, r0
 8025c72:	2b00      	cmp	r3, #0
 8025c74:	d001      	beq.n	8025c7a <nrf_read_rx_payload+0x72>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025c76:	2301      	movs	r3, #1
 8025c78:	e000      	b.n	8025c7c <nrf_read_rx_payload+0x74>
    }
    return NRF_OK;
 8025c7a:	2300      	movs	r3, #0
 8025c7c:	46ad      	mov	sp, r5
}
 8025c7e:	4618      	mov	r0, r3
 8025c80:	3710      	adds	r7, #16
 8025c82:	46bd      	mov	sp, r7
 8025c84:	bdb0      	pop	{r4, r5, r7, pc}

08025c86 <nrf_write_tx_payload>:

NRF_RESULT nrf_write_tx_payload(nrf24l01 *dev, const uint8_t *data) {
 8025c86:	b5b0      	push	{r4, r5, r7, lr}
 8025c88:	b086      	sub	sp, #24
 8025c8a:	af02      	add	r7, sp, #8
 8025c8c:	6078      	str	r0, [r7, #4]
 8025c8e:	6039      	str	r1, [r7, #0]
 8025c90:	466b      	mov	r3, sp
 8025c92:	461d      	mov	r5, r3
    uint8_t rx[dev->config.payload_length];
 8025c94:	687b      	ldr	r3, [r7, #4]
 8025c96:	7918      	ldrb	r0, [r3, #4]
 8025c98:	4603      	mov	r3, r0
 8025c9a:	3b01      	subs	r3, #1
 8025c9c:	60fb      	str	r3, [r7, #12]
 8025c9e:	b2c1      	uxtb	r1, r0
 8025ca0:	f04f 0200 	mov.w	r2, #0
 8025ca4:	f04f 0300 	mov.w	r3, #0
 8025ca8:	f04f 0400 	mov.w	r4, #0
 8025cac:	00d4      	lsls	r4, r2, #3
 8025cae:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025cb2:	00cb      	lsls	r3, r1, #3
 8025cb4:	b2c1      	uxtb	r1, r0
 8025cb6:	f04f 0200 	mov.w	r2, #0
 8025cba:	f04f 0300 	mov.w	r3, #0
 8025cbe:	f04f 0400 	mov.w	r4, #0
 8025cc2:	00d4      	lsls	r4, r2, #3
 8025cc4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8025cc8:	00cb      	lsls	r3, r1, #3
 8025cca:	4603      	mov	r3, r0
 8025ccc:	3307      	adds	r3, #7
 8025cce:	08db      	lsrs	r3, r3, #3
 8025cd0:	00db      	lsls	r3, r3, #3
 8025cd2:	ebad 0d03 	sub.w	sp, sp, r3
 8025cd6:	ab02      	add	r3, sp, #8
 8025cd8:	3300      	adds	r3, #0
 8025cda:	60bb      	str	r3, [r7, #8]
    if (nrf_send_command(dev, NRF_CMD_W_TX_PAYLOAD, data, rx,
 8025cdc:	68ba      	ldr	r2, [r7, #8]
 8025cde:	687b      	ldr	r3, [r7, #4]
 8025ce0:	791b      	ldrb	r3, [r3, #4]
 8025ce2:	9300      	str	r3, [sp, #0]
 8025ce4:	4613      	mov	r3, r2
 8025ce6:	683a      	ldr	r2, [r7, #0]
 8025ce8:	21a0      	movs	r1, #160	; 0xa0
 8025cea:	6878      	ldr	r0, [r7, #4]
 8025cec:	f7ff fe24 	bl	8025938 <nrf_send_command>
 8025cf0:	4603      	mov	r3, r0
 8025cf2:	2b00      	cmp	r3, #0
 8025cf4:	d001      	beq.n	8025cfa <nrf_write_tx_payload+0x74>
            dev->config.payload_length) != NRF_OK) {
        return NRF_ERROR;
 8025cf6:	2301      	movs	r3, #1
 8025cf8:	e000      	b.n	8025cfc <nrf_write_tx_payload+0x76>
    }
    return NRF_OK;
 8025cfa:	2300      	movs	r3, #0
 8025cfc:	46ad      	mov	sp, r5
}
 8025cfe:	4618      	mov	r0, r3
 8025d00:	3710      	adds	r7, #16
 8025d02:	46bd      	mov	sp, r7
 8025d04:	bdb0      	pop	{r4, r5, r7, pc}

08025d06 <nrf_flush_tx>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_flush_tx(nrf24l01 *dev) {
 8025d06:	b580      	push	{r7, lr}
 8025d08:	b086      	sub	sp, #24
 8025d0a:	af02      	add	r7, sp, #8
 8025d0c:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025d0e:	2300      	movs	r3, #0
 8025d10:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025d12:	2300      	movs	r3, #0
 8025d14:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_TX, &tx, &rx, 0) != NRF_OK) {
 8025d16:	f107 010f 	add.w	r1, r7, #15
 8025d1a:	f107 020e 	add.w	r2, r7, #14
 8025d1e:	2300      	movs	r3, #0
 8025d20:	9300      	str	r3, [sp, #0]
 8025d22:	460b      	mov	r3, r1
 8025d24:	21e1      	movs	r1, #225	; 0xe1
 8025d26:	6878      	ldr	r0, [r7, #4]
 8025d28:	f7ff fe06 	bl	8025938 <nrf_send_command>
 8025d2c:	4603      	mov	r3, r0
 8025d2e:	2b00      	cmp	r3, #0
 8025d30:	d001      	beq.n	8025d36 <nrf_flush_tx+0x30>
        return NRF_ERROR;
 8025d32:	2301      	movs	r3, #1
 8025d34:	e000      	b.n	8025d38 <nrf_flush_tx+0x32>
    }
    return NRF_OK;
 8025d36:	2300      	movs	r3, #0
}
 8025d38:	4618      	mov	r0, r3
 8025d3a:	3710      	adds	r7, #16
 8025d3c:	46bd      	mov	sp, r7
 8025d3e:	bd80      	pop	{r7, pc}

08025d40 <nrf_flush_rx>:

NRF_RESULT nrf_flush_rx(nrf24l01 *dev) {
 8025d40:	b580      	push	{r7, lr}
 8025d42:	b086      	sub	sp, #24
 8025d44:	af02      	add	r7, sp, #8
 8025d46:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 8025d48:	2300      	movs	r3, #0
 8025d4a:	73fb      	strb	r3, [r7, #15]
    uint8_t tx = 0;
 8025d4c:	2300      	movs	r3, #0
 8025d4e:	73bb      	strb	r3, [r7, #14]
    if (nrf_send_command(dev, NRF_CMD_FLUSH_RX, &tx, &rx, 0) != NRF_OK) {
 8025d50:	f107 010f 	add.w	r1, r7, #15
 8025d54:	f107 020e 	add.w	r2, r7, #14
 8025d58:	2300      	movs	r3, #0
 8025d5a:	9300      	str	r3, [sp, #0]
 8025d5c:	460b      	mov	r3, r1
 8025d5e:	21e2      	movs	r1, #226	; 0xe2
 8025d60:	6878      	ldr	r0, [r7, #4]
 8025d62:	f7ff fde9 	bl	8025938 <nrf_send_command>
 8025d66:	4603      	mov	r3, r0
 8025d68:	2b00      	cmp	r3, #0
 8025d6a:	d001      	beq.n	8025d70 <nrf_flush_rx+0x30>
        return NRF_ERROR;
 8025d6c:	2301      	movs	r3, #1
 8025d6e:	e000      	b.n	8025d72 <nrf_flush_rx+0x32>
    }
    return NRF_OK;
 8025d70:	2300      	movs	r3, #0
}
 8025d72:	4618      	mov	r0, r3
 8025d74:	3710      	adds	r7, #16
 8025d76:	46bd      	mov	sp, r7
 8025d78:	bd80      	pop	{r7, pc}

08025d7a <nrf_set_data_rate>:

NRF_RESULT nrf_set_data_rate(nrf24l01 *dev, NRF_DATA_RATE rate) {
 8025d7a:	b580      	push	{r7, lr}
 8025d7c:	b084      	sub	sp, #16
 8025d7e:	af00      	add	r7, sp, #0
 8025d80:	6078      	str	r0, [r7, #4]
 8025d82:	460b      	mov	r3, r1
 8025d84:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025d86:	2300      	movs	r3, #0
 8025d88:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025d8a:	f107 030f 	add.w	r3, r7, #15
 8025d8e:	461a      	mov	r2, r3
 8025d90:	2106      	movs	r1, #6
 8025d92:	6878      	ldr	r0, [r7, #4]
 8025d94:	f7ff fea8 	bl	8025ae8 <nrf_read_register>
 8025d98:	4603      	mov	r3, r0
 8025d9a:	2b00      	cmp	r3, #0
 8025d9c:	d001      	beq.n	8025da2 <nrf_set_data_rate+0x28>
        return NRF_ERROR;
 8025d9e:	2301      	movs	r3, #1
 8025da0:	e02f      	b.n	8025e02 <nrf_set_data_rate+0x88>
    }
    if (rate & 1) { // low bit set
 8025da2:	78fb      	ldrb	r3, [r7, #3]
 8025da4:	f003 0301 	and.w	r3, r3, #1
 8025da8:	2b00      	cmp	r3, #0
 8025daa:	d005      	beq.n	8025db8 <nrf_set_data_rate+0x3e>
        reg |= 1 << 5;
 8025dac:	7bfb      	ldrb	r3, [r7, #15]
 8025dae:	f043 0320 	orr.w	r3, r3, #32
 8025db2:	b2db      	uxtb	r3, r3
 8025db4:	73fb      	strb	r3, [r7, #15]
 8025db6:	e004      	b.n	8025dc2 <nrf_set_data_rate+0x48>
    } else { // low bit clear
        reg &= ~(1 << 5);
 8025db8:	7bfb      	ldrb	r3, [r7, #15]
 8025dba:	f023 0320 	bic.w	r3, r3, #32
 8025dbe:	b2db      	uxtb	r3, r3
 8025dc0:	73fb      	strb	r3, [r7, #15]
    }

    if (rate & 2) { // high bit set
 8025dc2:	78fb      	ldrb	r3, [r7, #3]
 8025dc4:	f003 0302 	and.w	r3, r3, #2
 8025dc8:	2b00      	cmp	r3, #0
 8025dca:	d005      	beq.n	8025dd8 <nrf_set_data_rate+0x5e>
        reg |= 1 << 3;
 8025dcc:	7bfb      	ldrb	r3, [r7, #15]
 8025dce:	f043 0308 	orr.w	r3, r3, #8
 8025dd2:	b2db      	uxtb	r3, r3
 8025dd4:	73fb      	strb	r3, [r7, #15]
 8025dd6:	e004      	b.n	8025de2 <nrf_set_data_rate+0x68>
    } else { // high bit clear
        reg &= ~(1 << 3);
 8025dd8:	7bfb      	ldrb	r3, [r7, #15]
 8025dda:	f023 0308 	bic.w	r3, r3, #8
 8025dde:	b2db      	uxtb	r3, r3
 8025de0:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025de2:	f107 030f 	add.w	r3, r7, #15
 8025de6:	461a      	mov	r2, r3
 8025de8:	2106      	movs	r1, #6
 8025dea:	6878      	ldr	r0, [r7, #4]
 8025dec:	f7ff fec1 	bl	8025b72 <nrf_write_register>
 8025df0:	4603      	mov	r3, r0
 8025df2:	2b00      	cmp	r3, #0
 8025df4:	d001      	beq.n	8025dfa <nrf_set_data_rate+0x80>
        return NRF_ERROR;
 8025df6:	2301      	movs	r3, #1
 8025df8:	e003      	b.n	8025e02 <nrf_set_data_rate+0x88>
    }
    dev->config.data_rate = rate;
 8025dfa:	687b      	ldr	r3, [r7, #4]
 8025dfc:	78fa      	ldrb	r2, [r7, #3]
 8025dfe:	701a      	strb	r2, [r3, #0]
    return NRF_OK;
 8025e00:	2300      	movs	r3, #0
}
 8025e02:	4618      	mov	r0, r3
 8025e04:	3710      	adds	r7, #16
 8025e06:	46bd      	mov	sp, r7
 8025e08:	bd80      	pop	{r7, pc}

08025e0a <nrf_set_tx_power>:

NRF_RESULT nrf_set_tx_power(nrf24l01 *dev, NRF_TX_PWR pwr) {
 8025e0a:	b580      	push	{r7, lr}
 8025e0c:	b084      	sub	sp, #16
 8025e0e:	af00      	add	r7, sp, #0
 8025e10:	6078      	str	r0, [r7, #4]
 8025e12:	460b      	mov	r3, r1
 8025e14:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025e16:	2300      	movs	r3, #0
 8025e18:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025e1a:	f107 030f 	add.w	r3, r7, #15
 8025e1e:	461a      	mov	r2, r3
 8025e20:	2106      	movs	r1, #6
 8025e22:	6878      	ldr	r0, [r7, #4]
 8025e24:	f7ff fe60 	bl	8025ae8 <nrf_read_register>
 8025e28:	4603      	mov	r3, r0
 8025e2a:	2b00      	cmp	r3, #0
 8025e2c:	d001      	beq.n	8025e32 <nrf_set_tx_power+0x28>
        return NRF_ERROR;
 8025e2e:	2301      	movs	r3, #1
 8025e30:	e01d      	b.n	8025e6e <nrf_set_tx_power+0x64>
    }
    reg &= 0xF9;     // clear bits 1,2
 8025e32:	7bfb      	ldrb	r3, [r7, #15]
 8025e34:	f023 0306 	bic.w	r3, r3, #6
 8025e38:	b2db      	uxtb	r3, r3
 8025e3a:	73fb      	strb	r3, [r7, #15]
    reg |= pwr << 1; // set bits 1,2
 8025e3c:	78fb      	ldrb	r3, [r7, #3]
 8025e3e:	005b      	lsls	r3, r3, #1
 8025e40:	b25a      	sxtb	r2, r3
 8025e42:	7bfb      	ldrb	r3, [r7, #15]
 8025e44:	b25b      	sxtb	r3, r3
 8025e46:	4313      	orrs	r3, r2
 8025e48:	b25b      	sxtb	r3, r3
 8025e4a:	b2db      	uxtb	r3, r3
 8025e4c:	73fb      	strb	r3, [r7, #15]
    if (nrf_write_register(dev, NRF_RF_SETUP, &reg) != NRF_OK) {
 8025e4e:	f107 030f 	add.w	r3, r7, #15
 8025e52:	461a      	mov	r2, r3
 8025e54:	2106      	movs	r1, #6
 8025e56:	6878      	ldr	r0, [r7, #4]
 8025e58:	f7ff fe8b 	bl	8025b72 <nrf_write_register>
 8025e5c:	4603      	mov	r3, r0
 8025e5e:	2b00      	cmp	r3, #0
 8025e60:	d001      	beq.n	8025e66 <nrf_set_tx_power+0x5c>
        return NRF_ERROR;
 8025e62:	2301      	movs	r3, #1
 8025e64:	e003      	b.n	8025e6e <nrf_set_tx_power+0x64>
    }
    dev->config.tx_power = pwr;
 8025e66:	687b      	ldr	r3, [r7, #4]
 8025e68:	78fa      	ldrb	r2, [r7, #3]
 8025e6a:	705a      	strb	r2, [r3, #1]
    return NRF_OK;
 8025e6c:	2300      	movs	r3, #0
}
 8025e6e:	4618      	mov	r0, r3
 8025e70:	3710      	adds	r7, #16
 8025e72:	46bd      	mov	sp, r7
 8025e74:	bd80      	pop	{r7, pc}

08025e76 <nrf_clear_interrupts>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_clear_interrupts(nrf24l01 *dev) {
 8025e76:	b580      	push	{r7, lr}
 8025e78:	b084      	sub	sp, #16
 8025e7a:	af00      	add	r7, sp, #0
 8025e7c:	6078      	str	r0, [r7, #4]
    uint8_t reg = 0;
 8025e7e:	2300      	movs	r3, #0
 8025e80:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025e82:	f107 030f 	add.w	r3, r7, #15
 8025e86:	461a      	mov	r2, r3
 8025e88:	2107      	movs	r1, #7
 8025e8a:	6878      	ldr	r0, [r7, #4]
 8025e8c:	f7ff fe2c 	bl	8025ae8 <nrf_read_register>
 8025e90:	4603      	mov	r3, r0
 8025e92:	2b00      	cmp	r3, #0
 8025e94:	d001      	beq.n	8025e9a <nrf_clear_interrupts+0x24>
        return NRF_ERROR;
 8025e96:	2301      	movs	r3, #1
 8025e98:	e011      	b.n	8025ebe <nrf_clear_interrupts+0x48>
    }

    reg |= 7 << 4; // setting bits 4,5,6
 8025e9a:	7bfb      	ldrb	r3, [r7, #15]
 8025e9c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8025ea0:	b2db      	uxtb	r3, r3
 8025ea2:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_STATUS, &reg) != NRF_OK) {
 8025ea4:	f107 030f 	add.w	r3, r7, #15
 8025ea8:	461a      	mov	r2, r3
 8025eaa:	2107      	movs	r1, #7
 8025eac:	6878      	ldr	r0, [r7, #4]
 8025eae:	f7ff fe60 	bl	8025b72 <nrf_write_register>
 8025eb2:	4603      	mov	r3, r0
 8025eb4:	2b00      	cmp	r3, #0
 8025eb6:	d001      	beq.n	8025ebc <nrf_clear_interrupts+0x46>
        return NRF_ERROR;
 8025eb8:	2301      	movs	r3, #1
 8025eba:	e000      	b.n	8025ebe <nrf_clear_interrupts+0x48>
    }
    return NRF_OK;
 8025ebc:	2300      	movs	r3, #0
}
 8025ebe:	4618      	mov	r0, r3
 8025ec0:	3710      	adds	r7, #16
 8025ec2:	46bd      	mov	sp, r7
 8025ec4:	bd80      	pop	{r7, pc}

08025ec6 <nrf_set_rf_channel>:

NRF_RESULT nrf_set_rf_channel(nrf24l01 *dev, uint8_t ch) {
 8025ec6:	b580      	push	{r7, lr}
 8025ec8:	b084      	sub	sp, #16
 8025eca:	af00      	add	r7, sp, #0
 8025ecc:	6078      	str	r0, [r7, #4]
 8025ece:	460b      	mov	r3, r1
 8025ed0:	70fb      	strb	r3, [r7, #3]
    ch &= 0x7F;
 8025ed2:	78fb      	ldrb	r3, [r7, #3]
 8025ed4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8025ed8:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025eda:	2300      	movs	r3, #0
 8025edc:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025ede:	f107 030f 	add.w	r3, r7, #15
 8025ee2:	461a      	mov	r2, r3
 8025ee4:	2105      	movs	r1, #5
 8025ee6:	6878      	ldr	r0, [r7, #4]
 8025ee8:	f7ff fdfe 	bl	8025ae8 <nrf_read_register>
 8025eec:	4603      	mov	r3, r0
 8025eee:	2b00      	cmp	r3, #0
 8025ef0:	d001      	beq.n	8025ef6 <nrf_set_rf_channel+0x30>
        return NRF_ERROR;
 8025ef2:	2301      	movs	r3, #1
 8025ef4:	e014      	b.n	8025f20 <nrf_set_rf_channel+0x5a>
    }

    reg |= ch; // setting channel
 8025ef6:	7bfa      	ldrb	r2, [r7, #15]
 8025ef8:	78fb      	ldrb	r3, [r7, #3]
 8025efa:	4313      	orrs	r3, r2
 8025efc:	b2db      	uxtb	r3, r3
 8025efe:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_RF_CH, &reg) != NRF_OK) {
 8025f00:	f107 030f 	add.w	r3, r7, #15
 8025f04:	461a      	mov	r2, r3
 8025f06:	2105      	movs	r1, #5
 8025f08:	6878      	ldr	r0, [r7, #4]
 8025f0a:	f7ff fe32 	bl	8025b72 <nrf_write_register>
 8025f0e:	4603      	mov	r3, r0
 8025f10:	2b00      	cmp	r3, #0
 8025f12:	d001      	beq.n	8025f18 <nrf_set_rf_channel+0x52>
        return NRF_ERROR;
 8025f14:	2301      	movs	r3, #1
 8025f16:	e003      	b.n	8025f20 <nrf_set_rf_channel+0x5a>
    }
    dev->config.rf_channel = ch;
 8025f18:	687b      	ldr	r3, [r7, #4]
 8025f1a:	78fa      	ldrb	r2, [r7, #3]
 8025f1c:	71da      	strb	r2, [r3, #7]
    return NRF_OK;
 8025f1e:	2300      	movs	r3, #0
}
 8025f20:	4618      	mov	r0, r3
 8025f22:	3710      	adds	r7, #16
 8025f24:	46bd      	mov	sp, r7
 8025f26:	bd80      	pop	{r7, pc}

08025f28 <nrf_set_retransmittion_count>:

NRF_RESULT nrf_set_retransmittion_count(nrf24l01 *dev, uint8_t count) {
 8025f28:	b580      	push	{r7, lr}
 8025f2a:	b084      	sub	sp, #16
 8025f2c:	af00      	add	r7, sp, #0
 8025f2e:	6078      	str	r0, [r7, #4]
 8025f30:	460b      	mov	r3, r1
 8025f32:	70fb      	strb	r3, [r7, #3]
    count &= 0x0F;
 8025f34:	78fb      	ldrb	r3, [r7, #3]
 8025f36:	f003 030f 	and.w	r3, r3, #15
 8025f3a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025f3c:	2300      	movs	r3, #0
 8025f3e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025f40:	f107 030f 	add.w	r3, r7, #15
 8025f44:	461a      	mov	r2, r3
 8025f46:	2104      	movs	r1, #4
 8025f48:	6878      	ldr	r0, [r7, #4]
 8025f4a:	f7ff fdcd 	bl	8025ae8 <nrf_read_register>
 8025f4e:	4603      	mov	r3, r0
 8025f50:	2b00      	cmp	r3, #0
 8025f52:	d001      	beq.n	8025f58 <nrf_set_retransmittion_count+0x30>
        return NRF_ERROR;
 8025f54:	2301      	movs	r3, #1
 8025f56:	e019      	b.n	8025f8c <nrf_set_retransmittion_count+0x64>
    }

    reg &= 0xF0;  // clearing bits 0,1,2,3
 8025f58:	7bfb      	ldrb	r3, [r7, #15]
 8025f5a:	f023 030f 	bic.w	r3, r3, #15
 8025f5e:	b2db      	uxtb	r3, r3
 8025f60:	73fb      	strb	r3, [r7, #15]
    reg |= count; // setting count
 8025f62:	7bfa      	ldrb	r2, [r7, #15]
 8025f64:	78fb      	ldrb	r3, [r7, #3]
 8025f66:	4313      	orrs	r3, r2
 8025f68:	b2db      	uxtb	r3, r3
 8025f6a:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025f6c:	f107 030f 	add.w	r3, r7, #15
 8025f70:	461a      	mov	r2, r3
 8025f72:	2104      	movs	r1, #4
 8025f74:	6878      	ldr	r0, [r7, #4]
 8025f76:	f7ff fdfc 	bl	8025b72 <nrf_write_register>
 8025f7a:	4603      	mov	r3, r0
 8025f7c:	2b00      	cmp	r3, #0
 8025f7e:	d001      	beq.n	8025f84 <nrf_set_retransmittion_count+0x5c>
        return NRF_ERROR;
 8025f80:	2301      	movs	r3, #1
 8025f82:	e003      	b.n	8025f8c <nrf_set_retransmittion_count+0x64>
    }
    dev->config.retransmit_count = count;
 8025f84:	687b      	ldr	r3, [r7, #4]
 8025f86:	78fa      	ldrb	r2, [r7, #3]
 8025f88:	715a      	strb	r2, [r3, #5]
    return NRF_OK;
 8025f8a:	2300      	movs	r3, #0
}
 8025f8c:	4618      	mov	r0, r3
 8025f8e:	3710      	adds	r7, #16
 8025f90:	46bd      	mov	sp, r7
 8025f92:	bd80      	pop	{r7, pc}

08025f94 <nrf_set_retransmittion_delay>:

NRF_RESULT nrf_set_retransmittion_delay(nrf24l01 *dev, uint8_t delay) {
 8025f94:	b580      	push	{r7, lr}
 8025f96:	b084      	sub	sp, #16
 8025f98:	af00      	add	r7, sp, #0
 8025f9a:	6078      	str	r0, [r7, #4]
 8025f9c:	460b      	mov	r3, r1
 8025f9e:	70fb      	strb	r3, [r7, #3]
    delay &= 0x0F;
 8025fa0:	78fb      	ldrb	r3, [r7, #3]
 8025fa2:	f003 030f 	and.w	r3, r3, #15
 8025fa6:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8025fa8:	2300      	movs	r3, #0
 8025faa:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025fac:	f107 030f 	add.w	r3, r7, #15
 8025fb0:	461a      	mov	r2, r3
 8025fb2:	2104      	movs	r1, #4
 8025fb4:	6878      	ldr	r0, [r7, #4]
 8025fb6:	f7ff fd97 	bl	8025ae8 <nrf_read_register>
 8025fba:	4603      	mov	r3, r0
 8025fbc:	2b00      	cmp	r3, #0
 8025fbe:	d001      	beq.n	8025fc4 <nrf_set_retransmittion_delay+0x30>
        return NRF_ERROR;
 8025fc0:	2301      	movs	r3, #1
 8025fc2:	e01d      	b.n	8026000 <nrf_set_retransmittion_delay+0x6c>
    }

    reg &= 0x0F;       // clearing bits 1,2,6,7
 8025fc4:	7bfb      	ldrb	r3, [r7, #15]
 8025fc6:	f003 030f 	and.w	r3, r3, #15
 8025fca:	b2db      	uxtb	r3, r3
 8025fcc:	73fb      	strb	r3, [r7, #15]
    reg |= delay << 4; // setting delay
 8025fce:	78fb      	ldrb	r3, [r7, #3]
 8025fd0:	011b      	lsls	r3, r3, #4
 8025fd2:	b25a      	sxtb	r2, r3
 8025fd4:	7bfb      	ldrb	r3, [r7, #15]
 8025fd6:	b25b      	sxtb	r3, r3
 8025fd8:	4313      	orrs	r3, r2
 8025fda:	b25b      	sxtb	r3, r3
 8025fdc:	b2db      	uxtb	r3, r3
 8025fde:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_RETR, &reg) != NRF_OK) {
 8025fe0:	f107 030f 	add.w	r3, r7, #15
 8025fe4:	461a      	mov	r2, r3
 8025fe6:	2104      	movs	r1, #4
 8025fe8:	6878      	ldr	r0, [r7, #4]
 8025fea:	f7ff fdc2 	bl	8025b72 <nrf_write_register>
 8025fee:	4603      	mov	r3, r0
 8025ff0:	2b00      	cmp	r3, #0
 8025ff2:	d001      	beq.n	8025ff8 <nrf_set_retransmittion_delay+0x64>
        return NRF_ERROR;
 8025ff4:	2301      	movs	r3, #1
 8025ff6:	e003      	b.n	8026000 <nrf_set_retransmittion_delay+0x6c>
    }
    dev->config.retransmit_delay = delay;
 8025ff8:	687b      	ldr	r3, [r7, #4]
 8025ffa:	78fa      	ldrb	r2, [r7, #3]
 8025ffc:	719a      	strb	r2, [r3, #6]
    return NRF_OK;
 8025ffe:	2300      	movs	r3, #0
}
 8026000:	4618      	mov	r0, r3
 8026002:	3710      	adds	r7, #16
 8026004:	46bd      	mov	sp, r7
 8026006:	bd80      	pop	{r7, pc}

08026008 <nrf_set_address_width>:

NRF_RESULT nrf_set_address_width(nrf24l01 *dev, NRF_ADDR_WIDTH width) {
 8026008:	b580      	push	{r7, lr}
 802600a:	b084      	sub	sp, #16
 802600c:	af00      	add	r7, sp, #0
 802600e:	6078      	str	r0, [r7, #4]
 8026010:	460b      	mov	r3, r1
 8026012:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8026014:	2300      	movs	r3, #0
 8026016:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8026018:	f107 030f 	add.w	r3, r7, #15
 802601c:	461a      	mov	r2, r3
 802601e:	2103      	movs	r1, #3
 8026020:	6878      	ldr	r0, [r7, #4]
 8026022:	f7ff fd61 	bl	8025ae8 <nrf_read_register>
 8026026:	4603      	mov	r3, r0
 8026028:	2b00      	cmp	r3, #0
 802602a:	d001      	beq.n	8026030 <nrf_set_address_width+0x28>
        return NRF_ERROR;
 802602c:	2301      	movs	r3, #1
 802602e:	e019      	b.n	8026064 <nrf_set_address_width+0x5c>
    }

    reg &= 0x03;  // clearing bits 0,1
 8026030:	7bfb      	ldrb	r3, [r7, #15]
 8026032:	f003 0303 	and.w	r3, r3, #3
 8026036:	b2db      	uxtb	r3, r3
 8026038:	73fb      	strb	r3, [r7, #15]
    reg |= width; // setting delay
 802603a:	7bfa      	ldrb	r2, [r7, #15]
 802603c:	78fb      	ldrb	r3, [r7, #3]
 802603e:	4313      	orrs	r3, r2
 8026040:	b2db      	uxtb	r3, r3
 8026042:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_SETUP_AW, &reg) != NRF_OK) {
 8026044:	f107 030f 	add.w	r3, r7, #15
 8026048:	461a      	mov	r2, r3
 802604a:	2103      	movs	r1, #3
 802604c:	6878      	ldr	r0, [r7, #4]
 802604e:	f7ff fd90 	bl	8025b72 <nrf_write_register>
 8026052:	4603      	mov	r3, r0
 8026054:	2b00      	cmp	r3, #0
 8026056:	d001      	beq.n	802605c <nrf_set_address_width+0x54>
        return NRF_ERROR;
 8026058:	2301      	movs	r3, #1
 802605a:	e003      	b.n	8026064 <nrf_set_address_width+0x5c>
    }
    dev->config.addr_width = width;
 802605c:	687b      	ldr	r3, [r7, #4]
 802605e:	78fa      	ldrb	r2, [r7, #3]
 8026060:	70da      	strb	r2, [r3, #3]
    return NRF_OK;
 8026062:	2300      	movs	r3, #0
}
 8026064:	4618      	mov	r0, r3
 8026066:	3710      	adds	r7, #16
 8026068:	46bd      	mov	sp, r7
 802606a:	bd80      	pop	{r7, pc}

0802606c <nrf_set_rx_pipes>:

NRF_RESULT nrf_set_rx_pipes(nrf24l01 *dev, uint8_t pipes) {
 802606c:	b580      	push	{r7, lr}
 802606e:	b082      	sub	sp, #8
 8026070:	af00      	add	r7, sp, #0
 8026072:	6078      	str	r0, [r7, #4]
 8026074:	460b      	mov	r3, r1
 8026076:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_EN_RXADDR, &pipes) != NRF_OK) {
 8026078:	1cfb      	adds	r3, r7, #3
 802607a:	461a      	mov	r2, r3
 802607c:	2102      	movs	r1, #2
 802607e:	6878      	ldr	r0, [r7, #4]
 8026080:	f7ff fd77 	bl	8025b72 <nrf_write_register>
 8026084:	4603      	mov	r3, r0
 8026086:	2b00      	cmp	r3, #0
 8026088:	d001      	beq.n	802608e <nrf_set_rx_pipes+0x22>
        return NRF_ERROR;
 802608a:	2301      	movs	r3, #1
 802608c:	e000      	b.n	8026090 <nrf_set_rx_pipes+0x24>
    }
    return NRF_OK;
 802608e:	2300      	movs	r3, #0
}
 8026090:	4618      	mov	r0, r3
 8026092:	3708      	adds	r7, #8
 8026094:	46bd      	mov	sp, r7
 8026096:	bd80      	pop	{r7, pc}

08026098 <nrf_enable_auto_ack>:
        return NRF_ERROR;
    }
    return NRF_OK;
}

NRF_RESULT nrf_enable_auto_ack(nrf24l01 *dev, uint8_t pipe) {
 8026098:	b580      	push	{r7, lr}
 802609a:	b084      	sub	sp, #16
 802609c:	af00      	add	r7, sp, #0
 802609e:	6078      	str	r0, [r7, #4]
 80260a0:	460b      	mov	r3, r1
 80260a2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80260a4:	2300      	movs	r3, #0
 80260a6:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 80260a8:	f107 030f 	add.w	r3, r7, #15
 80260ac:	461a      	mov	r2, r3
 80260ae:	2101      	movs	r1, #1
 80260b0:	6878      	ldr	r0, [r7, #4]
 80260b2:	f7ff fd19 	bl	8025ae8 <nrf_read_register>
 80260b6:	4603      	mov	r3, r0
 80260b8:	2b00      	cmp	r3, #0
 80260ba:	d001      	beq.n	80260c0 <nrf_enable_auto_ack+0x28>
        return NRF_ERROR;
 80260bc:	2301      	movs	r3, #1
 80260be:	e017      	b.n	80260f0 <nrf_enable_auto_ack+0x58>
    }

    reg |= 1 << pipe;
 80260c0:	78fb      	ldrb	r3, [r7, #3]
 80260c2:	2201      	movs	r2, #1
 80260c4:	fa02 f303 	lsl.w	r3, r2, r3
 80260c8:	b25a      	sxtb	r2, r3
 80260ca:	7bfb      	ldrb	r3, [r7, #15]
 80260cc:	b25b      	sxtb	r3, r3
 80260ce:	4313      	orrs	r3, r2
 80260d0:	b25b      	sxtb	r3, r3
 80260d2:	b2db      	uxtb	r3, r3
 80260d4:	73fb      	strb	r3, [r7, #15]

    if (nrf_write_register(dev, NRF_EN_AA, &reg) != NRF_OK) {
 80260d6:	f107 030f 	add.w	r3, r7, #15
 80260da:	461a      	mov	r2, r3
 80260dc:	2101      	movs	r1, #1
 80260de:	6878      	ldr	r0, [r7, #4]
 80260e0:	f7ff fd47 	bl	8025b72 <nrf_write_register>
 80260e4:	4603      	mov	r3, r0
 80260e6:	2b00      	cmp	r3, #0
 80260e8:	d001      	beq.n	80260ee <nrf_enable_auto_ack+0x56>
        return NRF_ERROR;
 80260ea:	2301      	movs	r3, #1
 80260ec:	e000      	b.n	80260f0 <nrf_enable_auto_ack+0x58>
    }
    return NRF_OK;
 80260ee:	2300      	movs	r3, #0
}
 80260f0:	4618      	mov	r0, r3
 80260f2:	3710      	adds	r7, #16
 80260f4:	46bd      	mov	sp, r7
 80260f6:	bd80      	pop	{r7, pc}

080260f8 <nrf_enable_crc>:

NRF_RESULT nrf_enable_crc(nrf24l01 *dev, uint8_t activate) {
 80260f8:	b580      	push	{r7, lr}
 80260fa:	b084      	sub	sp, #16
 80260fc:	af00      	add	r7, sp, #0
 80260fe:	6078      	str	r0, [r7, #4]
 8026100:	460b      	mov	r3, r1
 8026102:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8026104:	2300      	movs	r3, #0
 8026106:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026108:	f107 030f 	add.w	r3, r7, #15
 802610c:	461a      	mov	r2, r3
 802610e:	2100      	movs	r1, #0
 8026110:	6878      	ldr	r0, [r7, #4]
 8026112:	f7ff fce9 	bl	8025ae8 <nrf_read_register>
 8026116:	4603      	mov	r3, r0
 8026118:	2b00      	cmp	r3, #0
 802611a:	d001      	beq.n	8026120 <nrf_enable_crc+0x28>
        return NRF_ERROR;
 802611c:	2301      	movs	r3, #1
 802611e:	e01a      	b.n	8026156 <nrf_enable_crc+0x5e>
    }

    if (activate) {
 8026120:	78fb      	ldrb	r3, [r7, #3]
 8026122:	2b00      	cmp	r3, #0
 8026124:	d005      	beq.n	8026132 <nrf_enable_crc+0x3a>
        reg |= 1 << 3;
 8026126:	7bfb      	ldrb	r3, [r7, #15]
 8026128:	f043 0308 	orr.w	r3, r3, #8
 802612c:	b2db      	uxtb	r3, r3
 802612e:	73fb      	strb	r3, [r7, #15]
 8026130:	e004      	b.n	802613c <nrf_enable_crc+0x44>
    } else {
        reg &= ~(1 << 3);
 8026132:	7bfb      	ldrb	r3, [r7, #15]
 8026134:	f023 0308 	bic.w	r3, r3, #8
 8026138:	b2db      	uxtb	r3, r3
 802613a:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802613c:	f107 030f 	add.w	r3, r7, #15
 8026140:	461a      	mov	r2, r3
 8026142:	2100      	movs	r1, #0
 8026144:	6878      	ldr	r0, [r7, #4]
 8026146:	f7ff fd14 	bl	8025b72 <nrf_write_register>
 802614a:	4603      	mov	r3, r0
 802614c:	2b00      	cmp	r3, #0
 802614e:	d001      	beq.n	8026154 <nrf_enable_crc+0x5c>
        return NRF_ERROR;
 8026150:	2301      	movs	r3, #1
 8026152:	e000      	b.n	8026156 <nrf_enable_crc+0x5e>
    }
    return NRF_OK;
 8026154:	2300      	movs	r3, #0
}
 8026156:	4618      	mov	r0, r3
 8026158:	3710      	adds	r7, #16
 802615a:	46bd      	mov	sp, r7
 802615c:	bd80      	pop	{r7, pc}

0802615e <nrf_set_crc_width>:

NRF_RESULT nrf_set_crc_width(nrf24l01 *dev, NRF_CRC_WIDTH width) {
 802615e:	b580      	push	{r7, lr}
 8026160:	b084      	sub	sp, #16
 8026162:	af00      	add	r7, sp, #0
 8026164:	6078      	str	r0, [r7, #4]
 8026166:	460b      	mov	r3, r1
 8026168:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802616a:	2300      	movs	r3, #0
 802616c:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802616e:	f107 030f 	add.w	r3, r7, #15
 8026172:	461a      	mov	r2, r3
 8026174:	2100      	movs	r1, #0
 8026176:	6878      	ldr	r0, [r7, #4]
 8026178:	f7ff fcb6 	bl	8025ae8 <nrf_read_register>
 802617c:	4603      	mov	r3, r0
 802617e:	2b00      	cmp	r3, #0
 8026180:	d001      	beq.n	8026186 <nrf_set_crc_width+0x28>
        return NRF_ERROR;
 8026182:	2301      	movs	r3, #1
 8026184:	e01d      	b.n	80261c2 <nrf_set_crc_width+0x64>
    }

    if (width == NRF_CRC_WIDTH_2B) {
 8026186:	78fb      	ldrb	r3, [r7, #3]
 8026188:	2b01      	cmp	r3, #1
 802618a:	d105      	bne.n	8026198 <nrf_set_crc_width+0x3a>
        reg |= 1 << 2;
 802618c:	7bfb      	ldrb	r3, [r7, #15]
 802618e:	f043 0304 	orr.w	r3, r3, #4
 8026192:	b2db      	uxtb	r3, r3
 8026194:	73fb      	strb	r3, [r7, #15]
 8026196:	e004      	b.n	80261a2 <nrf_set_crc_width+0x44>
    } else {
        reg &= ~(1 << 3);
 8026198:	7bfb      	ldrb	r3, [r7, #15]
 802619a:	f023 0308 	bic.w	r3, r3, #8
 802619e:	b2db      	uxtb	r3, r3
 80261a0:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80261a2:	f107 030f 	add.w	r3, r7, #15
 80261a6:	461a      	mov	r2, r3
 80261a8:	2100      	movs	r1, #0
 80261aa:	6878      	ldr	r0, [r7, #4]
 80261ac:	f7ff fce1 	bl	8025b72 <nrf_write_register>
 80261b0:	4603      	mov	r3, r0
 80261b2:	2b00      	cmp	r3, #0
 80261b4:	d001      	beq.n	80261ba <nrf_set_crc_width+0x5c>
        return NRF_ERROR;
 80261b6:	2301      	movs	r3, #1
 80261b8:	e003      	b.n	80261c2 <nrf_set_crc_width+0x64>
    }
    dev->config.crc_width = width;
 80261ba:	687b      	ldr	r3, [r7, #4]
 80261bc:	78fa      	ldrb	r2, [r7, #3]
 80261be:	709a      	strb	r2, [r3, #2]
    return NRF_OK;
 80261c0:	2300      	movs	r3, #0
}
 80261c2:	4618      	mov	r0, r3
 80261c4:	3710      	adds	r7, #16
 80261c6:	46bd      	mov	sp, r7
 80261c8:	bd80      	pop	{r7, pc}

080261ca <nrf_power_up>:

NRF_RESULT nrf_power_up(nrf24l01 *dev, uint8_t power_up) {
 80261ca:	b580      	push	{r7, lr}
 80261cc:	b084      	sub	sp, #16
 80261ce:	af00      	add	r7, sp, #0
 80261d0:	6078      	str	r0, [r7, #4]
 80261d2:	460b      	mov	r3, r1
 80261d4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80261d6:	2300      	movs	r3, #0
 80261d8:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80261da:	f107 030f 	add.w	r3, r7, #15
 80261de:	461a      	mov	r2, r3
 80261e0:	2100      	movs	r1, #0
 80261e2:	6878      	ldr	r0, [r7, #4]
 80261e4:	f7ff fc80 	bl	8025ae8 <nrf_read_register>
 80261e8:	4603      	mov	r3, r0
 80261ea:	2b00      	cmp	r3, #0
 80261ec:	d001      	beq.n	80261f2 <nrf_power_up+0x28>
        return NRF_ERROR;
 80261ee:	2301      	movs	r3, #1
 80261f0:	e01a      	b.n	8026228 <nrf_power_up+0x5e>
    }

    if (power_up) {
 80261f2:	78fb      	ldrb	r3, [r7, #3]
 80261f4:	2b00      	cmp	r3, #0
 80261f6:	d005      	beq.n	8026204 <nrf_power_up+0x3a>
        reg |= 1 << 1;
 80261f8:	7bfb      	ldrb	r3, [r7, #15]
 80261fa:	f043 0302 	orr.w	r3, r3, #2
 80261fe:	b2db      	uxtb	r3, r3
 8026200:	73fb      	strb	r3, [r7, #15]
 8026202:	e004      	b.n	802620e <nrf_power_up+0x44>
    } else {
        reg &= ~(1 << 1);
 8026204:	7bfb      	ldrb	r3, [r7, #15]
 8026206:	f023 0302 	bic.w	r3, r3, #2
 802620a:	b2db      	uxtb	r3, r3
 802620c:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802620e:	f107 030f 	add.w	r3, r7, #15
 8026212:	461a      	mov	r2, r3
 8026214:	2100      	movs	r1, #0
 8026216:	6878      	ldr	r0, [r7, #4]
 8026218:	f7ff fcab 	bl	8025b72 <nrf_write_register>
 802621c:	4603      	mov	r3, r0
 802621e:	2b00      	cmp	r3, #0
 8026220:	d001      	beq.n	8026226 <nrf_power_up+0x5c>
        return NRF_ERROR;
 8026222:	2301      	movs	r3, #1
 8026224:	e000      	b.n	8026228 <nrf_power_up+0x5e>
    }
    return NRF_OK;
 8026226:	2300      	movs	r3, #0
}
 8026228:	4618      	mov	r0, r3
 802622a:	3710      	adds	r7, #16
 802622c:	46bd      	mov	sp, r7
 802622e:	bd80      	pop	{r7, pc}

08026230 <nrf_rx_tx_control>:

NRF_RESULT nrf_rx_tx_control(nrf24l01 *dev, NRF_TXRX_STATE rx) {
 8026230:	b580      	push	{r7, lr}
 8026232:	b084      	sub	sp, #16
 8026234:	af00      	add	r7, sp, #0
 8026236:	6078      	str	r0, [r7, #4]
 8026238:	460b      	mov	r3, r1
 802623a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802623c:	2300      	movs	r3, #0
 802623e:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026240:	f107 030f 	add.w	r3, r7, #15
 8026244:	461a      	mov	r2, r3
 8026246:	2100      	movs	r1, #0
 8026248:	6878      	ldr	r0, [r7, #4]
 802624a:	f7ff fc4d 	bl	8025ae8 <nrf_read_register>
 802624e:	4603      	mov	r3, r0
 8026250:	2b00      	cmp	r3, #0
 8026252:	d001      	beq.n	8026258 <nrf_rx_tx_control+0x28>
        return NRF_ERROR;
 8026254:	2301      	movs	r3, #1
 8026256:	e01a      	b.n	802628e <nrf_rx_tx_control+0x5e>
    }

    if (rx) {
 8026258:	78fb      	ldrb	r3, [r7, #3]
 802625a:	2b00      	cmp	r3, #0
 802625c:	d005      	beq.n	802626a <nrf_rx_tx_control+0x3a>
        reg |= 1;
 802625e:	7bfb      	ldrb	r3, [r7, #15]
 8026260:	f043 0301 	orr.w	r3, r3, #1
 8026264:	b2db      	uxtb	r3, r3
 8026266:	73fb      	strb	r3, [r7, #15]
 8026268:	e004      	b.n	8026274 <nrf_rx_tx_control+0x44>
    } else {
        reg &= ~(1);
 802626a:	7bfb      	ldrb	r3, [r7, #15]
 802626c:	f023 0301 	bic.w	r3, r3, #1
 8026270:	b2db      	uxtb	r3, r3
 8026272:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026274:	f107 030f 	add.w	r3, r7, #15
 8026278:	461a      	mov	r2, r3
 802627a:	2100      	movs	r1, #0
 802627c:	6878      	ldr	r0, [r7, #4]
 802627e:	f7ff fc78 	bl	8025b72 <nrf_write_register>
 8026282:	4603      	mov	r3, r0
 8026284:	2b00      	cmp	r3, #0
 8026286:	d001      	beq.n	802628c <nrf_rx_tx_control+0x5c>
        return NRF_ERROR;
 8026288:	2301      	movs	r3, #1
 802628a:	e000      	b.n	802628e <nrf_rx_tx_control+0x5e>
    }
    return NRF_OK;
 802628c:	2300      	movs	r3, #0
}
 802628e:	4618      	mov	r0, r3
 8026290:	3710      	adds	r7, #16
 8026292:	46bd      	mov	sp, r7
 8026294:	bd80      	pop	{r7, pc}

08026296 <nrf_enable_rx_data_ready_irq>:

NRF_RESULT nrf_enable_rx_data_ready_irq(nrf24l01 *dev, uint8_t activate) {
 8026296:	b580      	push	{r7, lr}
 8026298:	b084      	sub	sp, #16
 802629a:	af00      	add	r7, sp, #0
 802629c:	6078      	str	r0, [r7, #4]
 802629e:	460b      	mov	r3, r1
 80262a0:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80262a2:	2300      	movs	r3, #0
 80262a4:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80262a6:	f107 030f 	add.w	r3, r7, #15
 80262aa:	461a      	mov	r2, r3
 80262ac:	2100      	movs	r1, #0
 80262ae:	6878      	ldr	r0, [r7, #4]
 80262b0:	f7ff fc1a 	bl	8025ae8 <nrf_read_register>
 80262b4:	4603      	mov	r3, r0
 80262b6:	2b00      	cmp	r3, #0
 80262b8:	d001      	beq.n	80262be <nrf_enable_rx_data_ready_irq+0x28>
        return NRF_ERROR;
 80262ba:	2301      	movs	r3, #1
 80262bc:	e01a      	b.n	80262f4 <nrf_enable_rx_data_ready_irq+0x5e>
    }

    if (!activate) {
 80262be:	78fb      	ldrb	r3, [r7, #3]
 80262c0:	2b00      	cmp	r3, #0
 80262c2:	d105      	bne.n	80262d0 <nrf_enable_rx_data_ready_irq+0x3a>
        reg |= 1 << 6;
 80262c4:	7bfb      	ldrb	r3, [r7, #15]
 80262c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80262ca:	b2db      	uxtb	r3, r3
 80262cc:	73fb      	strb	r3, [r7, #15]
 80262ce:	e004      	b.n	80262da <nrf_enable_rx_data_ready_irq+0x44>
    } else {
        reg &= ~(1 << 6);
 80262d0:	7bfb      	ldrb	r3, [r7, #15]
 80262d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80262d6:	b2db      	uxtb	r3, r3
 80262d8:	73fb      	strb	r3, [r7, #15]
    }

    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80262da:	f107 030f 	add.w	r3, r7, #15
 80262de:	461a      	mov	r2, r3
 80262e0:	2100      	movs	r1, #0
 80262e2:	6878      	ldr	r0, [r7, #4]
 80262e4:	f7ff fc45 	bl	8025b72 <nrf_write_register>
 80262e8:	4603      	mov	r3, r0
 80262ea:	2b00      	cmp	r3, #0
 80262ec:	d001      	beq.n	80262f2 <nrf_enable_rx_data_ready_irq+0x5c>
        return NRF_ERROR;
 80262ee:	2301      	movs	r3, #1
 80262f0:	e000      	b.n	80262f4 <nrf_enable_rx_data_ready_irq+0x5e>
    }
    return NRF_OK;
 80262f2:	2300      	movs	r3, #0
}
 80262f4:	4618      	mov	r0, r3
 80262f6:	3710      	adds	r7, #16
 80262f8:	46bd      	mov	sp, r7
 80262fa:	bd80      	pop	{r7, pc}

080262fc <nrf_enable_tx_data_sent_irq>:

NRF_RESULT nrf_enable_tx_data_sent_irq(nrf24l01 *dev, uint8_t activate) {
 80262fc:	b580      	push	{r7, lr}
 80262fe:	b084      	sub	sp, #16
 8026300:	af00      	add	r7, sp, #0
 8026302:	6078      	str	r0, [r7, #4]
 8026304:	460b      	mov	r3, r1
 8026306:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8026308:	2300      	movs	r3, #0
 802630a:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 802630c:	f107 030f 	add.w	r3, r7, #15
 8026310:	461a      	mov	r2, r3
 8026312:	2100      	movs	r1, #0
 8026314:	6878      	ldr	r0, [r7, #4]
 8026316:	f7ff fbe7 	bl	8025ae8 <nrf_read_register>
 802631a:	4603      	mov	r3, r0
 802631c:	2b00      	cmp	r3, #0
 802631e:	d001      	beq.n	8026324 <nrf_enable_tx_data_sent_irq+0x28>
        return NRF_ERROR;
 8026320:	2301      	movs	r3, #1
 8026322:	e01a      	b.n	802635a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    if (!activate) {
 8026324:	78fb      	ldrb	r3, [r7, #3]
 8026326:	2b00      	cmp	r3, #0
 8026328:	d105      	bne.n	8026336 <nrf_enable_tx_data_sent_irq+0x3a>
        reg |= 1 << 5;
 802632a:	7bfb      	ldrb	r3, [r7, #15]
 802632c:	f043 0320 	orr.w	r3, r3, #32
 8026330:	b2db      	uxtb	r3, r3
 8026332:	73fb      	strb	r3, [r7, #15]
 8026334:	e004      	b.n	8026340 <nrf_enable_tx_data_sent_irq+0x44>
    } else {
        reg &= ~(1 << 5);
 8026336:	7bfb      	ldrb	r3, [r7, #15]
 8026338:	f023 0320 	bic.w	r3, r3, #32
 802633c:	b2db      	uxtb	r3, r3
 802633e:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026340:	f107 030f 	add.w	r3, r7, #15
 8026344:	461a      	mov	r2, r3
 8026346:	2100      	movs	r1, #0
 8026348:	6878      	ldr	r0, [r7, #4]
 802634a:	f7ff fc12 	bl	8025b72 <nrf_write_register>
 802634e:	4603      	mov	r3, r0
 8026350:	2b00      	cmp	r3, #0
 8026352:	d001      	beq.n	8026358 <nrf_enable_tx_data_sent_irq+0x5c>
        return NRF_ERROR;
 8026354:	2301      	movs	r3, #1
 8026356:	e000      	b.n	802635a <nrf_enable_tx_data_sent_irq+0x5e>
    }
    return NRF_OK;
 8026358:	2300      	movs	r3, #0
}
 802635a:	4618      	mov	r0, r3
 802635c:	3710      	adds	r7, #16
 802635e:	46bd      	mov	sp, r7
 8026360:	bd80      	pop	{r7, pc}

08026362 <nrf_enable_max_retransmit_irq>:

NRF_RESULT nrf_enable_max_retransmit_irq(nrf24l01 *dev, uint8_t activate) {
 8026362:	b580      	push	{r7, lr}
 8026364:	b084      	sub	sp, #16
 8026366:	af00      	add	r7, sp, #0
 8026368:	6078      	str	r0, [r7, #4]
 802636a:	460b      	mov	r3, r1
 802636c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 802636e:	2300      	movs	r3, #0
 8026370:	73fb      	strb	r3, [r7, #15]
    if (nrf_read_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 8026372:	f107 030f 	add.w	r3, r7, #15
 8026376:	461a      	mov	r2, r3
 8026378:	2100      	movs	r1, #0
 802637a:	6878      	ldr	r0, [r7, #4]
 802637c:	f7ff fbb4 	bl	8025ae8 <nrf_read_register>
 8026380:	4603      	mov	r3, r0
 8026382:	2b00      	cmp	r3, #0
 8026384:	d001      	beq.n	802638a <nrf_enable_max_retransmit_irq+0x28>
        return NRF_ERROR;
 8026386:	2301      	movs	r3, #1
 8026388:	e01a      	b.n	80263c0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    if (!activate) {
 802638a:	78fb      	ldrb	r3, [r7, #3]
 802638c:	2b00      	cmp	r3, #0
 802638e:	d105      	bne.n	802639c <nrf_enable_max_retransmit_irq+0x3a>
        reg |= 1 << 4;
 8026390:	7bfb      	ldrb	r3, [r7, #15]
 8026392:	f043 0310 	orr.w	r3, r3, #16
 8026396:	b2db      	uxtb	r3, r3
 8026398:	73fb      	strb	r3, [r7, #15]
 802639a:	e004      	b.n	80263a6 <nrf_enable_max_retransmit_irq+0x44>
    } else {
        reg &= ~(1 << 4);
 802639c:	7bfb      	ldrb	r3, [r7, #15]
 802639e:	f023 0310 	bic.w	r3, r3, #16
 80263a2:	b2db      	uxtb	r3, r3
 80263a4:	73fb      	strb	r3, [r7, #15]
    }
    if (nrf_write_register(dev, NRF_CONFIG, &reg) != NRF_OK) {
 80263a6:	f107 030f 	add.w	r3, r7, #15
 80263aa:	461a      	mov	r2, r3
 80263ac:	2100      	movs	r1, #0
 80263ae:	6878      	ldr	r0, [r7, #4]
 80263b0:	f7ff fbdf 	bl	8025b72 <nrf_write_register>
 80263b4:	4603      	mov	r3, r0
 80263b6:	2b00      	cmp	r3, #0
 80263b8:	d001      	beq.n	80263be <nrf_enable_max_retransmit_irq+0x5c>
        return NRF_ERROR;
 80263ba:	2301      	movs	r3, #1
 80263bc:	e000      	b.n	80263c0 <nrf_enable_max_retransmit_irq+0x5e>
    }
    return NRF_OK;
 80263be:	2300      	movs	r3, #0
}
 80263c0:	4618      	mov	r0, r3
 80263c2:	3710      	adds	r7, #16
 80263c4:	46bd      	mov	sp, r7
 80263c6:	bd80      	pop	{r7, pc}

080263c8 <nrf_set_rx_address_p0>:

NRF_RESULT nrf_set_rx_address_p0(nrf24l01 *dev, const uint8_t *address) {
 80263c8:	b580      	push	{r7, lr}
 80263ca:	b086      	sub	sp, #24
 80263cc:	af02      	add	r7, sp, #8
 80263ce:	6078      	str	r0, [r7, #4]
 80263d0:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_RX_ADDR_P0, address, rx,
 80263d2:	f107 0208 	add.w	r2, r7, #8
 80263d6:	2305      	movs	r3, #5
 80263d8:	9300      	str	r3, [sp, #0]
 80263da:	4613      	mov	r3, r2
 80263dc:	683a      	ldr	r2, [r7, #0]
 80263de:	212a      	movs	r1, #42	; 0x2a
 80263e0:	6878      	ldr	r0, [r7, #4]
 80263e2:	f7ff faa9 	bl	8025938 <nrf_send_command>
 80263e6:	4603      	mov	r3, r0
 80263e8:	2b00      	cmp	r3, #0
 80263ea:	d001      	beq.n	80263f0 <nrf_set_rx_address_p0+0x28>
            5) != NRF_OK) {
        return NRF_ERROR;
 80263ec:	2301      	movs	r3, #1
 80263ee:	e003      	b.n	80263f8 <nrf_set_rx_address_p0+0x30>
    }
    dev->config.rx_address = address;
 80263f0:	687b      	ldr	r3, [r7, #4]
 80263f2:	683a      	ldr	r2, [r7, #0]
 80263f4:	609a      	str	r2, [r3, #8]
    return NRF_OK;
 80263f6:	2300      	movs	r3, #0
}
 80263f8:	4618      	mov	r0, r3
 80263fa:	3710      	adds	r7, #16
 80263fc:	46bd      	mov	sp, r7
 80263fe:	bd80      	pop	{r7, pc}

08026400 <nrf_set_tx_address>:
    }
    dev->config.rx_address = address;
    return NRF_OK;
}

NRF_RESULT nrf_set_tx_address(nrf24l01 *dev, const uint8_t *address) {
 8026400:	b580      	push	{r7, lr}
 8026402:	b086      	sub	sp, #24
 8026404:	af02      	add	r7, sp, #8
 8026406:	6078      	str	r0, [r7, #4]
 8026408:	6039      	str	r1, [r7, #0]
    uint8_t rx[5];
    if (nrf_send_command(dev, NRF_CMD_W_REGISTER | NRF_TX_ADDR, address, rx, 5)
 802640a:	f107 0208 	add.w	r2, r7, #8
 802640e:	2305      	movs	r3, #5
 8026410:	9300      	str	r3, [sp, #0]
 8026412:	4613      	mov	r3, r2
 8026414:	683a      	ldr	r2, [r7, #0]
 8026416:	2130      	movs	r1, #48	; 0x30
 8026418:	6878      	ldr	r0, [r7, #4]
 802641a:	f7ff fa8d 	bl	8025938 <nrf_send_command>
 802641e:	4603      	mov	r3, r0
 8026420:	2b00      	cmp	r3, #0
 8026422:	d001      	beq.n	8026428 <nrf_set_tx_address+0x28>
            != NRF_OK) {
        return NRF_ERROR;
 8026424:	2301      	movs	r3, #1
 8026426:	e003      	b.n	8026430 <nrf_set_tx_address+0x30>
    }
    dev->config.tx_address = address;
 8026428:	687b      	ldr	r3, [r7, #4]
 802642a:	683a      	ldr	r2, [r7, #0]
 802642c:	60da      	str	r2, [r3, #12]
    return NRF_OK;
 802642e:	2300      	movs	r3, #0
}
 8026430:	4618      	mov	r0, r3
 8026432:	3710      	adds	r7, #16
 8026434:	46bd      	mov	sp, r7
 8026436:	bd80      	pop	{r7, pc}

08026438 <nrf_set_rx_payload_width_p0>:

NRF_RESULT nrf_set_rx_payload_width_p0(nrf24l01 *dev, uint8_t width) {
 8026438:	b580      	push	{r7, lr}
 802643a:	b082      	sub	sp, #8
 802643c:	af00      	add	r7, sp, #0
 802643e:	6078      	str	r0, [r7, #4]
 8026440:	460b      	mov	r3, r1
 8026442:	70fb      	strb	r3, [r7, #3]
    width &= 0x3F;
 8026444:	78fb      	ldrb	r3, [r7, #3]
 8026446:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 802644a:	b2db      	uxtb	r3, r3
 802644c:	70fb      	strb	r3, [r7, #3]
    if (nrf_write_register(dev, NRF_RX_PW_P0, &width) != NRF_OK) {
 802644e:	1cfb      	adds	r3, r7, #3
 8026450:	461a      	mov	r2, r3
 8026452:	2111      	movs	r1, #17
 8026454:	6878      	ldr	r0, [r7, #4]
 8026456:	f7ff fb8c 	bl	8025b72 <nrf_write_register>
 802645a:	4603      	mov	r3, r0
 802645c:	2b00      	cmp	r3, #0
 802645e:	d004      	beq.n	802646a <nrf_set_rx_payload_width_p0+0x32>
        dev->config.payload_length = 0;
 8026460:	687b      	ldr	r3, [r7, #4]
 8026462:	2200      	movs	r2, #0
 8026464:	711a      	strb	r2, [r3, #4]
        return NRF_ERROR;
 8026466:	2301      	movs	r3, #1
 8026468:	e003      	b.n	8026472 <nrf_set_rx_payload_width_p0+0x3a>
    }
    dev->config.payload_length = width;
 802646a:	78fa      	ldrb	r2, [r7, #3]
 802646c:	687b      	ldr	r3, [r7, #4]
 802646e:	711a      	strb	r2, [r3, #4]
    return NRF_OK;
 8026470:	2300      	movs	r3, #0
}
 8026472:	4618      	mov	r0, r3
 8026474:	3708      	adds	r7, #8
 8026476:	46bd      	mov	sp, r7
 8026478:	bd80      	pop	{r7, pc}

0802647a <nrf_send_packet>:
    }
    dev->config.payload_length = width;
    return NRF_OK;
}

NRF_RESULT nrf_send_packet(nrf24l01 *dev, const uint8_t *data) {
 802647a:	b580      	push	{r7, lr}
 802647c:	b082      	sub	sp, #8
 802647e:	af00      	add	r7, sp, #0
 8026480:	6078      	str	r0, [r7, #4]
 8026482:	6039      	str	r1, [r7, #0]
    dev->tx_busy = 1;
 8026484:	687b      	ldr	r3, [r7, #4]
 8026486:	2201      	movs	r2, #1
 8026488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    ce_reset(dev);
 802648c:	6878      	ldr	r0, [r7, #4]
 802648e:	f7ff f952 	bl	8025736 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_TX);
 8026492:	2100      	movs	r1, #0
 8026494:	6878      	ldr	r0, [r7, #4]
 8026496:	f7ff fecb 	bl	8026230 <nrf_rx_tx_control>
    nrf_write_tx_payload(dev, data);
 802649a:	6839      	ldr	r1, [r7, #0]
 802649c:	6878      	ldr	r0, [r7, #4]
 802649e:	f7ff fbf2 	bl	8025c86 <nrf_write_tx_payload>
    ce_set(dev);
 80264a2:	6878      	ldr	r0, [r7, #4]
 80264a4:	f7ff f937 	bl	8025716 <ce_set>

    while (dev->tx_busy == 1) {
 80264a8:	bf00      	nop
 80264aa:	687b      	ldr	r3, [r7, #4]
 80264ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80264b0:	b2db      	uxtb	r3, r3
 80264b2:	2b01      	cmp	r3, #1
 80264b4:	d0f9      	beq.n	80264aa <nrf_send_packet+0x30>
    } // wait for end of transmition

    _DelayMS(100);
 80264b6:	2064      	movs	r0, #100	; 0x64
 80264b8:	f019 f91e 	bl	803f6f8 <_DelayMS>
    ce_reset(dev);
 80264bc:	6878      	ldr	r0, [r7, #4]
 80264be:	f7ff f93a 	bl	8025736 <ce_reset>
    nrf_rx_tx_control(dev, NRF_STATE_RX);
 80264c2:	2101      	movs	r1, #1
 80264c4:	6878      	ldr	r0, [r7, #4]
 80264c6:	f7ff feb3 	bl	8026230 <nrf_rx_tx_control>
    ce_set(dev);
 80264ca:	6878      	ldr	r0, [r7, #4]
 80264cc:	f7ff f923 	bl	8025716 <ce_set>

    return dev->tx_result;
 80264d0:	687b      	ldr	r3, [r7, #4]
 80264d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80264d6:	b2db      	uxtb	r3, r3
}
 80264d8:	4618      	mov	r0, r3
 80264da:	3708      	adds	r7, #8
 80264dc:	46bd      	mov	sp, r7
 80264de:	bd80      	pop	{r7, pc}

080264e0 <nrf_irq_handler>:
    ce_set(dev);

    return NRF_OK;
}

void nrf_irq_handler(nrf24l01 *dev) {
 80264e0:	b580      	push	{r7, lr}
 80264e2:	b084      	sub	sp, #16
 80264e4:	af00      	add	r7, sp, #0
 80264e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
 80264e8:	2300      	movs	r3, #0
 80264ea:	72fb      	strb	r3, [r7, #11]

    // read interrupt register
    if (nrf_read_register(dev, NRF_STATUS, &status) != NRF_OK) {
 80264ec:	f107 030b 	add.w	r3, r7, #11
 80264f0:	461a      	mov	r2, r3
 80264f2:	2107      	movs	r1, #7
 80264f4:	6878      	ldr	r0, [r7, #4]
 80264f6:	f7ff faf7 	bl	8025ae8 <nrf_read_register>
 80264fa:	4603      	mov	r3, r0
 80264fc:	2b00      	cmp	r3, #0
 80264fe:	f040 8084 	bne.w	802660a <nrf_irq_handler+0x12a>
        return;
    }

    if ((status & (1 << 6))) { // RX FIFO Interrupt
 8026502:	7afb      	ldrb	r3, [r7, #11]
 8026504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026508:	2b00      	cmp	r3, #0
 802650a:	d034      	beq.n	8026576 <nrf_irq_handler+0x96>
        uint8_t fifo_status = 0;
 802650c:	2300      	movs	r3, #0
 802650e:	72bb      	strb	r3, [r7, #10]

        ce_reset(dev);
 8026510:	6878      	ldr	r0, [r7, #4]
 8026512:	f7ff f910 	bl	8025736 <ce_reset>
        nrf_write_register(dev, NRF_STATUS, &status);
 8026516:	f107 030b 	add.w	r3, r7, #11
 802651a:	461a      	mov	r2, r3
 802651c:	2107      	movs	r1, #7
 802651e:	6878      	ldr	r0, [r7, #4]
 8026520:	f7ff fb27 	bl	8025b72 <nrf_write_register>
        nrf_read_register(dev, NRF_FIFO_STATUS, &fifo_status);
 8026524:	f107 030a 	add.w	r3, r7, #10
 8026528:	461a      	mov	r2, r3
 802652a:	2117      	movs	r1, #23
 802652c:	6878      	ldr	r0, [r7, #4]
 802652e:	f7ff fadb 	bl	8025ae8 <nrf_read_register>

        if ((fifo_status & 1) == 0) {
 8026532:	7abb      	ldrb	r3, [r7, #10]
 8026534:	f003 0301 	and.w	r3, r3, #1
 8026538:	2b00      	cmp	r3, #0
 802653a:	d119      	bne.n	8026570 <nrf_irq_handler+0x90>
            uint8_t *rx_buffer = dev->config.rx_buffer;
 802653c:	687b      	ldr	r3, [r7, #4]
 802653e:	691b      	ldr	r3, [r3, #16]
 8026540:	60fb      	str	r3, [r7, #12]
            nrf_read_rx_payload(dev, rx_buffer);
 8026542:	68f9      	ldr	r1, [r7, #12]
 8026544:	6878      	ldr	r0, [r7, #4]
 8026546:	f7ff fb5f 	bl	8025c08 <nrf_read_rx_payload>

            status |= 1 << 6;
 802654a:	7afb      	ldrb	r3, [r7, #11]
 802654c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026550:	b2db      	uxtb	r3, r3
 8026552:	72fb      	strb	r3, [r7, #11]
            nrf_write_register(dev, NRF_STATUS, &status);
 8026554:	f107 030b 	add.w	r3, r7, #11
 8026558:	461a      	mov	r2, r3
 802655a:	2107      	movs	r1, #7
 802655c:	6878      	ldr	r0, [r7, #4]
 802655e:	f7ff fb08 	bl	8025b72 <nrf_write_register>
            nrf_flush_rx(dev);
 8026562:	6878      	ldr	r0, [r7, #4]
 8026564:	f7ff fbec 	bl	8025d40 <nrf_flush_rx>
            nrf_packet_received_callback(dev, rx_buffer);
 8026568:	68f9      	ldr	r1, [r7, #12]
 802656a:	6878      	ldr	r0, [r7, #4]
 802656c:	f001 fe0c 	bl	8028188 <nrf_packet_received_callback>
        }
        ce_set(dev);
 8026570:	6878      	ldr	r0, [r7, #4]
 8026572:	f7ff f8d0 	bl	8025716 <ce_set>

    }
    if ((status & (1 << 5))) { // TX Data Sent Interrupt
 8026576:	7afb      	ldrb	r3, [r7, #11]
 8026578:	f003 0320 	and.w	r3, r3, #32
 802657c:	2b00      	cmp	r3, #0
 802657e:	d019      	beq.n	80265b4 <nrf_irq_handler+0xd4>
        status |= 1 << 5;      // clear the interrupt flag
 8026580:	7afb      	ldrb	r3, [r7, #11]
 8026582:	f043 0320 	orr.w	r3, r3, #32
 8026586:	b2db      	uxtb	r3, r3
 8026588:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 802658a:	6878      	ldr	r0, [r7, #4]
 802658c:	f7ff f8d3 	bl	8025736 <ce_reset>
        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 8026590:	f107 030b 	add.w	r3, r7, #11
 8026594:	461a      	mov	r2, r3
 8026596:	2107      	movs	r1, #7
 8026598:	6878      	ldr	r0, [r7, #4]
 802659a:	f7ff faea 	bl	8025b72 <nrf_write_register>
        ce_set(dev);
 802659e:	6878      	ldr	r0, [r7, #4]
 80265a0:	f7ff f8b9 	bl	8025716 <ce_set>

        dev->tx_result = NRF_OK;
 80265a4:	687b      	ldr	r3, [r7, #4]
 80265a6:	2200      	movs	r2, #0
 80265a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 80265ac:	687b      	ldr	r3, [r7, #4]
 80265ae:	2200      	movs	r2, #0
 80265b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    if ((status & (1 << 4))) { // MaxRetransmits reached
 80265b4:	7afb      	ldrb	r3, [r7, #11]
 80265b6:	f003 0310 	and.w	r3, r3, #16
 80265ba:	2b00      	cmp	r3, #0
 80265bc:	d026      	beq.n	802660c <nrf_irq_handler+0x12c>
        status |= 1 << 4;      // clear the interrupt flag
 80265be:	7afb      	ldrb	r3, [r7, #11]
 80265c0:	f043 0310 	orr.w	r3, r3, #16
 80265c4:	b2db      	uxtb	r3, r3
 80265c6:	72fb      	strb	r3, [r7, #11]

        ce_reset(dev);
 80265c8:	6878      	ldr	r0, [r7, #4]
 80265ca:	f7ff f8b4 	bl	8025736 <ce_reset>
        nrf_flush_tx(dev);
 80265ce:	6878      	ldr	r0, [r7, #4]
 80265d0:	f7ff fb99 	bl	8025d06 <nrf_flush_tx>
        nrf_power_up(dev, 0); // power down
 80265d4:	2100      	movs	r1, #0
 80265d6:	6878      	ldr	r0, [r7, #4]
 80265d8:	f7ff fdf7 	bl	80261ca <nrf_power_up>
        nrf_power_up(dev, 1); // power up
 80265dc:	2101      	movs	r1, #1
 80265de:	6878      	ldr	r0, [r7, #4]
 80265e0:	f7ff fdf3 	bl	80261ca <nrf_power_up>

        //        nrf_rx_tx_control(dev, NRF_STATE_RX);
        //        dev->state = NRF_STATE_RX;
        nrf_write_register(dev, NRF_STATUS, &status);
 80265e4:	f107 030b 	add.w	r3, r7, #11
 80265e8:	461a      	mov	r2, r3
 80265ea:	2107      	movs	r1, #7
 80265ec:	6878      	ldr	r0, [r7, #4]
 80265ee:	f7ff fac0 	bl	8025b72 <nrf_write_register>
        ce_set(dev);
 80265f2:	6878      	ldr	r0, [r7, #4]
 80265f4:	f7ff f88f 	bl	8025716 <ce_set>

        dev->tx_result = NRF_ERROR;
 80265f8:	687b      	ldr	r3, [r7, #4]
 80265fa:	2201      	movs	r2, #1
 80265fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dev->tx_busy = 0;
 8026600:	687b      	ldr	r3, [r7, #4]
 8026602:	2200      	movs	r2, #0
 8026604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8026608:	e000      	b.n	802660c <nrf_irq_handler+0x12c>
        return;
 802660a:	bf00      	nop
    }
}
 802660c:	3710      	adds	r7, #16
 802660e:	46bd      	mov	sp, r7
 8026610:	bd80      	pop	{r7, pc}

08026612 <csn_set>:
    // default implementation (__weak) is used in favor of nrf_receive_packet
    dev->rx_busy = 0;
}

/* Private functions implementation --------------------------------------------*/
static void csn_set(nrf24l01 *dev) {
 8026612:	b580      	push	{r7, lr}
 8026614:	b082      	sub	sp, #8
 8026616:	af00      	add	r7, sp, #0
 8026618:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin, GPIO_PIN_SET);
 802661a:	687b      	ldr	r3, [r7, #4]
 802661c:	69d8      	ldr	r0, [r3, #28]
 802661e:	687b      	ldr	r3, [r7, #4]
 8026620:	8c1b      	ldrh	r3, [r3, #32]
 8026622:	2201      	movs	r2, #1
 8026624:	4619      	mov	r1, r3
 8026626:	f009 fda7 	bl	8030178 <HAL_GPIO_WritePin>
}
 802662a:	bf00      	nop
 802662c:	3708      	adds	r7, #8
 802662e:	46bd      	mov	sp, r7
 8026630:	bd80      	pop	{r7, pc}

08026632 <csn_reset>:

static void csn_reset(nrf24l01 *dev) {
 8026632:	b580      	push	{r7, lr}
 8026634:	b082      	sub	sp, #8
 8026636:	af00      	add	r7, sp, #0
 8026638:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin,
 802663a:	687b      	ldr	r3, [r7, #4]
 802663c:	69d8      	ldr	r0, [r3, #28]
 802663e:	687b      	ldr	r3, [r7, #4]
 8026640:	8c1b      	ldrh	r3, [r3, #32]
 8026642:	2200      	movs	r2, #0
 8026644:	4619      	mov	r1, r3
 8026646:	f009 fd97 	bl	8030178 <HAL_GPIO_WritePin>
            GPIO_PIN_RESET);
}
 802664a:	bf00      	nop
 802664c:	3708      	adds	r7, #8
 802664e:	46bd      	mov	sp, r7
 8026650:	bd80      	pop	{r7, pc}
 8026652:	0000      	movs	r0, r0
 8026654:	0000      	movs	r0, r0
	...

08026658 <RTC_Decode>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
timestamp_t RTC_Decode(uint64_t dateTime) {
 8026658:	b5f0      	push	{r4, r5, r6, r7, lr}
 802665a:	b093      	sub	sp, #76	; 0x4c
 802665c:	af00      	add	r7, sp, #0
 802665e:	60f8      	str	r0, [r7, #12]
 8026660:	e9c7 2300 	strd	r2, r3, [r7]
    // format dateTime: YYMMDDHHmmssE
    uint8_t dt[7];
    timestamp_t timestamp;
    uint64_t tot = 0, mul;
 8026664:	f04f 0300 	mov.w	r3, #0
 8026668:	f04f 0400 	mov.w	r4, #0
 802666c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

    // parsing to timestamp
    for (int i = 0; i <= 6; i++) {
 8026670:	2300      	movs	r3, #0
 8026672:	637b      	str	r3, [r7, #52]	; 0x34
 8026674:	e056      	b.n	8026724 <RTC_Decode+0xcc>
        if (i < 6) {
 8026676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026678:	2b05      	cmp	r3, #5
 802667a:	dc19      	bgt.n	80266b0 <RTC_Decode+0x58>
            mul = pow(10, (11 - (2 * i)));
 802667c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802667e:	005b      	lsls	r3, r3, #1
 8026680:	f1c3 030b 	rsb	r3, r3, #11
 8026684:	4618      	mov	r0, r3
 8026686:	f7f9 ff85 	bl	8020594 <__aeabi_i2d>
 802668a:	4603      	mov	r3, r0
 802668c:	460c      	mov	r4, r1
 802668e:	ec44 3b11 	vmov	d1, r3, r4
 8026692:	ed9f 0b39 	vldr	d0, [pc, #228]	; 8026778 <RTC_Decode+0x120>
 8026696:	f01b fbd3 	bl	8041e40 <pow>
 802669a:	ec54 3b10 	vmov	r3, r4, d0
 802669e:	4618      	mov	r0, r3
 80266a0:	4621      	mov	r1, r4
 80266a2:	f7fa fb41 	bl	8020d28 <__aeabi_d2ulz>
 80266a6:	4603      	mov	r3, r0
 80266a8:	460c      	mov	r4, r1
 80266aa:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 80266ae:	e005      	b.n	80266bc <RTC_Decode+0x64>
        } else {
            mul = 1;
 80266b0:	f04f 0301 	mov.w	r3, #1
 80266b4:	f04f 0400 	mov.w	r4, #0
 80266b8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
        }

        dt[i] = (dateTime - tot) / mul;
 80266bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80266c0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80266c4:	1ac9      	subs	r1, r1, r3
 80266c6:	eb62 0204 	sbc.w	r2, r2, r4
 80266ca:	4608      	mov	r0, r1
 80266cc:	4611      	mov	r1, r2
 80266ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80266d2:	f7fa fb11 	bl	8020cf8 <__aeabi_uldivmod>
 80266d6:	4603      	mov	r3, r0
 80266d8:	460c      	mov	r4, r1
 80266da:	b2d9      	uxtb	r1, r3
 80266dc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80266e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80266e2:	4413      	add	r3, r2
 80266e4:	460a      	mov	r2, r1
 80266e6:	701a      	strb	r2, [r3, #0]
        tot += (dt[i] * mul);
 80266e8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80266ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80266ee:	4413      	add	r3, r2
 80266f0:	781b      	ldrb	r3, [r3, #0]
 80266f2:	b2db      	uxtb	r3, r3
 80266f4:	f04f 0400 	mov.w	r4, #0
 80266f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80266fa:	fb04 f102 	mul.w	r1, r4, r2
 80266fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8026700:	fb03 f202 	mul.w	r2, r3, r2
 8026704:	440a      	add	r2, r1
 8026706:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8026708:	fba1 5603 	umull	r5, r6, r1, r3
 802670c:	4432      	add	r2, r6
 802670e:	4616      	mov	r6, r2
 8026710:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8026714:	186b      	adds	r3, r5, r1
 8026716:	eb46 0402 	adc.w	r4, r6, r2
 802671a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
    for (int i = 0; i <= 6; i++) {
 802671e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026720:	3301      	adds	r3, #1
 8026722:	637b      	str	r3, [r7, #52]	; 0x34
 8026724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8026726:	2b06      	cmp	r3, #6
 8026728:	dda5      	ble.n	8026676 <RTC_Decode+0x1e>
    }

    // fill to timestamp
    timestamp.date.Year = dt[0];
 802672a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802672e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    timestamp.date.Month = dt[1];
 8026732:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8026736:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    timestamp.date.Date = dt[2];
 802673a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 802673e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    timestamp.time.Hours = dt[3];
 8026742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8026746:	743b      	strb	r3, [r7, #16]
    timestamp.time.Minutes = dt[4];
 8026748:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 802674c:	747b      	strb	r3, [r7, #17]
    timestamp.time.Seconds = dt[5];
 802674e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8026752:	74bb      	strb	r3, [r7, #18]
    timestamp.date.WeekDay = dt[6];
 8026754:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8026758:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    return timestamp;
 802675c:	68fb      	ldr	r3, [r7, #12]
 802675e:	461d      	mov	r5, r3
 8026760:	f107 0410 	add.w	r4, r7, #16
 8026764:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8026766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8026768:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 802676c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8026770:	68f8      	ldr	r0, [r7, #12]
 8026772:	374c      	adds	r7, #76	; 0x4c
 8026774:	46bd      	mov	sp, r7
 8026776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026778:	00000000 	.word	0x00000000
 802677c:	40240000 	.word	0x40240000

08026780 <RTC_Encode>:

uint64_t RTC_Encode(timestamp_t timestamp) {
 8026780:	b084      	sub	sp, #16
 8026782:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8026786:	b088      	sub	sp, #32
 8026788:	af00      	add	r7, sp, #0
 802678a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 802678e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t dt[7];
    uint64_t tot = 0, mul;
 8026792:	f04f 0300 	mov.w	r3, #0
 8026796:	f04f 0400 	mov.w	r4, #0
 802679a:	e9c7 3406 	strd	r3, r4, [r7, #24]

    // get from timestamp
    dt[0] = timestamp.date.Year;
 802679e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80267a2:	713b      	strb	r3, [r7, #4]
    dt[1] = timestamp.date.Month;
 80267a4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80267a8:	717b      	strb	r3, [r7, #5]
    dt[2] = timestamp.date.Date;
 80267aa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80267ae:	71bb      	strb	r3, [r7, #6]
    dt[3] = timestamp.time.Hours;
 80267b0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80267b4:	71fb      	strb	r3, [r7, #7]
    dt[4] = timestamp.time.Minutes;
 80267b6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80267ba:	723b      	strb	r3, [r7, #8]
    dt[5] = timestamp.time.Seconds;
 80267bc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80267c0:	727b      	strb	r3, [r7, #9]
    dt[6] = timestamp.date.WeekDay;
 80267c2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80267c6:	72bb      	strb	r3, [r7, #10]

    // parsing to datetime
    for (int i = 0; i <= 6; i++) {
 80267c8:	2300      	movs	r3, #0
 80267ca:	60fb      	str	r3, [r7, #12]
 80267cc:	e040      	b.n	8026850 <RTC_Encode+0xd0>
        if (i < 6) {
 80267ce:	68fb      	ldr	r3, [r7, #12]
 80267d0:	2b05      	cmp	r3, #5
 80267d2:	dc19      	bgt.n	8026808 <RTC_Encode+0x88>
            mul = pow(10, (11 - (2 * i)));
 80267d4:	68fb      	ldr	r3, [r7, #12]
 80267d6:	005b      	lsls	r3, r3, #1
 80267d8:	f1c3 030b 	rsb	r3, r3, #11
 80267dc:	4618      	mov	r0, r3
 80267de:	f7f9 fed9 	bl	8020594 <__aeabi_i2d>
 80267e2:	4603      	mov	r3, r0
 80267e4:	460c      	mov	r4, r1
 80267e6:	ec44 3b11 	vmov	d1, r3, r4
 80267ea:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8026870 <RTC_Encode+0xf0>
 80267ee:	f01b fb27 	bl	8041e40 <pow>
 80267f2:	ec54 3b10 	vmov	r3, r4, d0
 80267f6:	4618      	mov	r0, r3
 80267f8:	4621      	mov	r1, r4
 80267fa:	f7fa fa95 	bl	8020d28 <__aeabi_d2ulz>
 80267fe:	4603      	mov	r3, r0
 8026800:	460c      	mov	r4, r1
 8026802:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8026806:	e005      	b.n	8026814 <RTC_Encode+0x94>
        } else {
            mul = 1;
 8026808:	f04f 0301 	mov.w	r3, #1
 802680c:	f04f 0400 	mov.w	r4, #0
 8026810:	e9c7 3404 	strd	r3, r4, [r7, #16]
        }
        tot += dt[i] * mul;
 8026814:	1d3a      	adds	r2, r7, #4
 8026816:	68fb      	ldr	r3, [r7, #12]
 8026818:	4413      	add	r3, r2
 802681a:	781b      	ldrb	r3, [r3, #0]
 802681c:	b2db      	uxtb	r3, r3
 802681e:	f04f 0400 	mov.w	r4, #0
 8026822:	693a      	ldr	r2, [r7, #16]
 8026824:	fb04 f102 	mul.w	r1, r4, r2
 8026828:	697a      	ldr	r2, [r7, #20]
 802682a:	fb03 f202 	mul.w	r2, r3, r2
 802682e:	440a      	add	r2, r1
 8026830:	6939      	ldr	r1, [r7, #16]
 8026832:	fba1 bc03 	umull	fp, ip, r1, r3
 8026836:	4462      	add	r2, ip
 8026838:	4694      	mov	ip, r2
 802683a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 802683e:	eb1b 0301 	adds.w	r3, fp, r1
 8026842:	eb4c 0402 	adc.w	r4, ip, r2
 8026846:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for (int i = 0; i <= 6; i++) {
 802684a:	68fb      	ldr	r3, [r7, #12]
 802684c:	3301      	adds	r3, #1
 802684e:	60fb      	str	r3, [r7, #12]
 8026850:	68fb      	ldr	r3, [r7, #12]
 8026852:	2b06      	cmp	r3, #6
 8026854:	ddbb      	ble.n	80267ce <RTC_Encode+0x4e>
    }

    return tot;
 8026856:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
}
 802685a:	4618      	mov	r0, r3
 802685c:	4621      	mov	r1, r4
 802685e:	3720      	adds	r7, #32
 8026860:	46bd      	mov	sp, r7
 8026862:	e8bd 4890 	ldmia.w	sp!, {r4, r7, fp, lr}
 8026866:	b004      	add	sp, #16
 8026868:	4770      	bx	lr
 802686a:	bf00      	nop
 802686c:	f3af 8000 	nop.w
 8026870:	00000000 	.word	0x00000000
 8026874:	40240000 	.word	0x40240000

08026878 <RTC_Read>:

uint64_t RTC_Read(void) {
 8026878:	b590      	push	{r4, r7, lr}
 802687a:	b08d      	sub	sp, #52	; 0x34
 802687c:	af04      	add	r7, sp, #16
    timestamp_t timestamp;

    // get the RTC
    RTC_ReadRaw(&timestamp);
 802687e:	1d3b      	adds	r3, r7, #4
 8026880:	4618      	mov	r0, r3
 8026882:	f000 f813 	bl	80268ac <RTC_ReadRaw>

    // encode timestamp to datetime
    return RTC_Encode(timestamp);
 8026886:	466c      	mov	r4, sp
 8026888:	f107 0314 	add.w	r3, r7, #20
 802688c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8026890:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8026894:	1d3b      	adds	r3, r7, #4
 8026896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8026898:	f7ff ff72 	bl	8026780 <RTC_Encode>
 802689c:	4603      	mov	r3, r0
 802689e:	460c      	mov	r4, r1
}
 80268a0:	4618      	mov	r0, r3
 80268a2:	4621      	mov	r1, r4
 80268a4:	3724      	adds	r7, #36	; 0x24
 80268a6:	46bd      	mov	sp, r7
 80268a8:	bd90      	pop	{r4, r7, pc}
	...

080268ac <RTC_ReadRaw>:

void RTC_ReadRaw(timestamp_t *timestamp) {
 80268ac:	b580      	push	{r7, lr}
 80268ae:	b082      	sub	sp, #8
 80268b0:	af00      	add	r7, sp, #0
 80268b2:	6078      	str	r0, [r7, #4]
    // get the RTC
    lock();
 80268b4:	f000 f8c0 	bl	8026a38 <lock>
    HAL_RTC_GetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 80268b8:	687b      	ldr	r3, [r7, #4]
 80268ba:	2200      	movs	r2, #0
 80268bc:	4619      	mov	r1, r3
 80268be:	4809      	ldr	r0, [pc, #36]	; (80268e4 <RTC_ReadRaw+0x38>)
 80268c0:	f00e fc5f 	bl	8035182 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 80268c4:	687b      	ldr	r3, [r7, #4]
 80268c6:	3314      	adds	r3, #20
 80268c8:	2200      	movs	r2, #0
 80268ca:	4619      	mov	r1, r3
 80268cc:	4805      	ldr	r0, [pc, #20]	; (80268e4 <RTC_ReadRaw+0x38>)
 80268ce:	f00e fd5d 	bl	803538c <HAL_RTC_GetDate>
    timestamp->tzQuarterHour = 0;
 80268d2:	687b      	ldr	r3, [r7, #4]
 80268d4:	2200      	movs	r2, #0
 80268d6:	761a      	strb	r2, [r3, #24]
    unlock();
 80268d8:	f000 f8bc 	bl	8026a54 <unlock>
}
 80268dc:	bf00      	nop
 80268de:	3708      	adds	r7, #8
 80268e0:	46bd      	mov	sp, r7
 80268e2:	bd80      	pop	{r7, pc}
 80268e4:	20008854 	.word	0x20008854

080268e8 <RTC_Write>:

void RTC_Write(uint64_t dateTime, rtc_t *rtc) {
 80268e8:	b5b0      	push	{r4, r5, r7, lr}
 80268ea:	b094      	sub	sp, #80	; 0x50
 80268ec:	af00      	add	r7, sp, #0
 80268ee:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 80268f2:	627a      	str	r2, [r7, #36]	; 0x24
    timestamp_t timestamp;

    // decode datetime to timestamp
    timestamp = RTC_Decode(dateTime);
 80268f4:	4639      	mov	r1, r7
 80268f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80268fa:	4608      	mov	r0, r1
 80268fc:	f7ff feac 	bl	8026658 <RTC_Decode>
 8026900:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8026904:	463d      	mov	r5, r7
 8026906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802690a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 802690e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    // set the RTC
    RTC_WriteRaw(&timestamp, rtc);
 8026912:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8026916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026918:	4618      	mov	r0, r3
 802691a:	f000 f805 	bl	8026928 <RTC_WriteRaw>
}
 802691e:	bf00      	nop
 8026920:	3750      	adds	r7, #80	; 0x50
 8026922:	46bd      	mov	sp, r7
 8026924:	bdb0      	pop	{r4, r5, r7, pc}
	...

08026928 <RTC_WriteRaw>:

void RTC_WriteRaw(timestamp_t *timestamp, rtc_t *rtc) {
 8026928:	b5b0      	push	{r4, r5, r7, lr}
 802692a:	b082      	sub	sp, #8
 802692c:	af00      	add	r7, sp, #0
 802692e:	6078      	str	r0, [r7, #4]
 8026930:	6039      	str	r1, [r7, #0]
    // add extra property
    timestamp->time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8026932:	687b      	ldr	r3, [r7, #4]
 8026934:	2200      	movs	r2, #0
 8026936:	60da      	str	r2, [r3, #12]
    timestamp->time.StoreOperation = RTC_STOREOPERATION_RESET;
 8026938:	687b      	ldr	r3, [r7, #4]
 802693a:	2200      	movs	r2, #0
 802693c:	611a      	str	r2, [r3, #16]

    // set the RTC
    lock();
 802693e:	f000 f87b 	bl	8026a38 <lock>
    HAL_RTC_SetTime(&hrtc, &timestamp->time, RTC_FORMAT_BIN);
 8026942:	687b      	ldr	r3, [r7, #4]
 8026944:	2200      	movs	r2, #0
 8026946:	4619      	mov	r1, r3
 8026948:	480e      	ldr	r0, [pc, #56]	; (8026984 <RTC_WriteRaw+0x5c>)
 802694a:	f00e fb5d 	bl	8035008 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &timestamp->date, RTC_FORMAT_BIN);
 802694e:	687b      	ldr	r3, [r7, #4]
 8026950:	3314      	adds	r3, #20
 8026952:	2200      	movs	r2, #0
 8026954:	4619      	mov	r1, r3
 8026956:	480b      	ldr	r0, [pc, #44]	; (8026984 <RTC_WriteRaw+0x5c>)
 8026958:	f00e fc71 	bl	803523e <HAL_RTC_SetDate>
    unlock();
 802695c:	f000 f87a 	bl	8026a54 <unlock>

    // save calibration date
    // source from server is always considered as valid
    rtc->calibration = timestamp->date;
 8026960:	683b      	ldr	r3, [r7, #0]
 8026962:	687a      	ldr	r2, [r7, #4]
 8026964:	6952      	ldr	r2, [r2, #20]
 8026966:	61da      	str	r2, [r3, #28]
    // update time
    rtc->timestamp = *timestamp;
 8026968:	683a      	ldr	r2, [r7, #0]
 802696a:	687b      	ldr	r3, [r7, #4]
 802696c:	4614      	mov	r4, r2
 802696e:	461d      	mov	r5, r3
 8026970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026972:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026974:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8026978:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 802697c:	bf00      	nop
 802697e:	3708      	adds	r7, #8
 8026980:	46bd      	mov	sp, r7
 8026982:	bdb0      	pop	{r4, r5, r7, pc}
 8026984:	20008854 	.word	0x20008854

08026988 <RTC_IsDaylight>:

uint8_t RTC_IsDaylight(timestamp_t timestamp) {
 8026988:	b084      	sub	sp, #16
 802698a:	b490      	push	{r4, r7}
 802698c:	af00      	add	r7, sp, #0
 802698e:	f107 0408 	add.w	r4, r7, #8
 8026992:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return (timestamp.time.Hours >= 5 && timestamp.time.Hours <= 16);
 8026996:	7a3b      	ldrb	r3, [r7, #8]
 8026998:	2b04      	cmp	r3, #4
 802699a:	d904      	bls.n	80269a6 <RTC_IsDaylight+0x1e>
 802699c:	7a3b      	ldrb	r3, [r7, #8]
 802699e:	2b10      	cmp	r3, #16
 80269a0:	d801      	bhi.n	80269a6 <RTC_IsDaylight+0x1e>
 80269a2:	2301      	movs	r3, #1
 80269a4:	e000      	b.n	80269a8 <RTC_IsDaylight+0x20>
 80269a6:	2300      	movs	r3, #0
 80269a8:	b2db      	uxtb	r3, r3
}
 80269aa:	4618      	mov	r0, r3
 80269ac:	46bd      	mov	sp, r7
 80269ae:	bc90      	pop	{r4, r7}
 80269b0:	b004      	add	sp, #16
 80269b2:	4770      	bx	lr

080269b4 <RTC_NeedCalibration>:

uint8_t RTC_NeedCalibration(void) {
 80269b4:	b580      	push	{r7, lr}
 80269b6:	af00      	add	r7, sp, #0
    // Retrieve RTC time
    RTC_ReadRaw(&(VCU.d.rtc.timestamp));
 80269b8:	4810      	ldr	r0, [pc, #64]	; (80269fc <RTC_NeedCalibration+0x48>)
 80269ba:	f7ff ff77 	bl	80268ac <RTC_ReadRaw>

    // Compare
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80269be:	4b10      	ldr	r3, [pc, #64]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269c0:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80269c4:	4b0e      	ldr	r3, [pc, #56]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269c6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 80269ca:	429a      	cmp	r2, r3
 80269cc:	d10f      	bne.n	80269ee <RTC_NeedCalibration+0x3a>
 80269ce:	4b0c      	ldr	r3, [pc, #48]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269d0:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80269d4:	4b0a      	ldr	r3, [pc, #40]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    return (VCU.d.rtc.calibration.Year != VCU.d.rtc.timestamp.date.Year ||
 80269da:	429a      	cmp	r2, r3
 80269dc:	d107      	bne.n	80269ee <RTC_NeedCalibration+0x3a>
            VCU.d.rtc.calibration.Date != VCU.d.rtc.timestamp.date.Date);
 80269de:	4b08      	ldr	r3, [pc, #32]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269e0:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80269e4:	4b06      	ldr	r3, [pc, #24]	; (8026a00 <RTC_NeedCalibration+0x4c>)
 80269e6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
            VCU.d.rtc.calibration.Month != VCU.d.rtc.timestamp.date.Month ||
 80269ea:	429a      	cmp	r2, r3
 80269ec:	d001      	beq.n	80269f2 <RTC_NeedCalibration+0x3e>
 80269ee:	2301      	movs	r3, #1
 80269f0:	e000      	b.n	80269f4 <RTC_NeedCalibration+0x40>
 80269f2:	2300      	movs	r3, #0
 80269f4:	b2db      	uxtb	r3, r3
}
 80269f6:	4618      	mov	r0, r3
 80269f8:	bd80      	pop	{r7, pc}
 80269fa:	bf00      	nop
 80269fc:	20000238 	.word	0x20000238
 8026a00:	20000228 	.word	0x20000228

08026a04 <RTC_CalibrateWithSimcom>:

void RTC_CalibrateWithSimcom(void) {
 8026a04:	b580      	push	{r7, lr}
 8026a06:	b088      	sub	sp, #32
 8026a08:	af00      	add	r7, sp, #0
    timestamp_t timestamp;

    if (AT_Clock(ATR, &timestamp)) {
 8026a0a:	1d3b      	adds	r3, r7, #4
 8026a0c:	4619      	mov	r1, r3
 8026a0e:	2001      	movs	r0, #1
 8026a10:	f017 f836 	bl	803da80 <AT_Clock>
 8026a14:	4603      	mov	r3, r0
 8026a16:	2b00      	cmp	r3, #0
 8026a18:	d007      	beq.n	8026a2a <RTC_CalibrateWithSimcom+0x26>
        if (timestamp.date.Year >= VCU_BUILD_YEAR) {
 8026a1a:	7efb      	ldrb	r3, [r7, #27]
 8026a1c:	2b13      	cmp	r3, #19
 8026a1e:	d904      	bls.n	8026a2a <RTC_CalibrateWithSimcom+0x26>
            // Calibrate time
            RTC_WriteRaw(&timestamp, &(VCU.d.rtc));
 8026a20:	1d3b      	adds	r3, r7, #4
 8026a22:	4904      	ldr	r1, [pc, #16]	; (8026a34 <RTC_CalibrateWithSimcom+0x30>)
 8026a24:	4618      	mov	r0, r3
 8026a26:	f7ff ff7f 	bl	8026928 <RTC_WriteRaw>
        }
    }
}
 8026a2a:	bf00      	nop
 8026a2c:	3720      	adds	r7, #32
 8026a2e:	46bd      	mov	sp, r7
 8026a30:	bd80      	pop	{r7, pc}
 8026a32:	bf00      	nop
 8026a34:	20000238 	.word	0x20000238

08026a38 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 8026a38:	b580      	push	{r7, lr}
 8026a3a:	af00      	add	r7, sp, #0
    osMutexAcquire(RtcMutexHandle, osWaitForever);
 8026a3c:	4b04      	ldr	r3, [pc, #16]	; (8026a50 <lock+0x18>)
 8026a3e:	681b      	ldr	r3, [r3, #0]
 8026a40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026a44:	4618      	mov	r0, r3
 8026a46:	f011 fa15 	bl	8037e74 <osMutexAcquire>
}
 8026a4a:	bf00      	nop
 8026a4c:	bd80      	pop	{r7, pc}
 8026a4e:	bf00      	nop
 8026a50:	200085d0 	.word	0x200085d0

08026a54 <unlock>:

static void unlock(void) {
 8026a54:	b580      	push	{r7, lr}
 8026a56:	af00      	add	r7, sp, #0
    osMutexRelease(RtcMutexHandle);
 8026a58:	4b03      	ldr	r3, [pc, #12]	; (8026a68 <unlock+0x14>)
 8026a5a:	681b      	ldr	r3, [r3, #0]
 8026a5c:	4618      	mov	r0, r3
 8026a5e:	f011 fa67 	bl	8037f30 <osMutexRelease>
}
 8026a62:	bf00      	nop
 8026a64:	bd80      	pop	{r7, pc}
 8026a66:	bf00      	nop
 8026a68:	200085d0 	.word	0x200085d0

08026a6c <AUDIO_Init>:
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size);
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void AUDIO_Init(void) {
 8026a6c:	b580      	push	{r7, lr}
 8026a6e:	b082      	sub	sp, #8
 8026a70:	af00      	add	r7, sp, #0
    uint8_t ret;

    do {
        LOG_StrLn("Audio:Init");
 8026a72:	4816      	ldr	r0, [pc, #88]	; (8026acc <AUDIO_Init+0x60>)
 8026a74:	f017 fc8e 	bl	803e394 <LOG_StrLn>

        // Mosftet control
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 0);
 8026a78:	2200      	movs	r2, #0
 8026a7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8026a7e:	4814      	ldr	r0, [pc, #80]	; (8026ad0 <AUDIO_Init+0x64>)
 8026a80:	f009 fb7a 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8026a84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026a88:	f018 fe36 	bl	803f6f8 <_DelayMS>
        HAL_GPIO_WritePin(INT_AUDIO_PWR_GPIO_Port, INT_AUDIO_PWR_Pin, 1);
 8026a8c:	2201      	movs	r2, #1
 8026a8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8026a92:	480f      	ldr	r0, [pc, #60]	; (8026ad0 <AUDIO_Init+0x64>)
 8026a94:	f009 fb70 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(1000);
 8026a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8026a9c:	f018 fe2c 	bl	803f6f8 <_DelayMS>

        /* Initialize Wave player (Codec, DMA, I2C) */
        ret = AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, AudioVolume, AUDIO_SAMPLE_FREQ);
 8026aa0:	4b0c      	ldr	r3, [pc, #48]	; (8026ad4 <AUDIO_Init+0x68>)
 8026aa2:	7819      	ldrb	r1, [r3, #0]
 8026aa4:	4b0c      	ldr	r3, [pc, #48]	; (8026ad8 <AUDIO_Init+0x6c>)
 8026aa6:	681b      	ldr	r3, [r3, #0]
 8026aa8:	461a      	mov	r2, r3
 8026aaa:	2002      	movs	r0, #2
 8026aac:	f000 f99a 	bl	8026de4 <AUDIO_OUT_Init>
 8026ab0:	4603      	mov	r3, r0
 8026ab2:	71fb      	strb	r3, [r7, #7]

        _DelayMS(500);
 8026ab4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026ab8:	f018 fe1e 	bl	803f6f8 <_DelayMS>
    } while (ret != AUDIO_OK);
 8026abc:	79fb      	ldrb	r3, [r7, #7]
 8026abe:	2b00      	cmp	r3, #0
 8026ac0:	d1d7      	bne.n	8026a72 <AUDIO_Init+0x6>
}
 8026ac2:	bf00      	nop
 8026ac4:	3708      	adds	r7, #8
 8026ac6:	46bd      	mov	sp, r7
 8026ac8:	bd80      	pop	{r7, pc}
 8026aca:	bf00      	nop
 8026acc:	080434a0 	.word	0x080434a0
 8026ad0:	40020800 	.word	0x40020800
 8026ad4:	20000002 	.word	0x20000002
 8026ad8:	08043f30 	.word	0x08043f30

08026adc <AUDIO_Play>:

void AUDIO_Play(void) {
 8026adc:	b580      	push	{r7, lr}
 8026ade:	af00      	add	r7, sp, #0
    /* Get data size from audio file */
    AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026ae0:	4b0d      	ldr	r3, [pc, #52]	; (8026b18 <AUDIO_Play+0x3c>)
 8026ae2:	681b      	ldr	r3, [r3, #0]
 8026ae4:	4a0d      	ldr	r2, [pc, #52]	; (8026b1c <AUDIO_Play+0x40>)
 8026ae6:	6013      	str	r3, [r2, #0]
    /* Get total data to be played */
    if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026ae8:	4b0b      	ldr	r3, [pc, #44]	; (8026b18 <AUDIO_Play+0x3c>)
 8026aea:	681b      	ldr	r3, [r3, #0]
 8026aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026af0:	d904      	bls.n	8026afc <AUDIO_Play+0x20>
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026af2:	4b0b      	ldr	r3, [pc, #44]	; (8026b20 <AUDIO_Play+0x44>)
 8026af4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026af8:	801a      	strh	r2, [r3, #0]
 8026afa:	e004      	b.n	8026b06 <AUDIO_Play+0x2a>
    } else {
        AudioPlaySize = AUDIO_SAMPLE_SIZE;
 8026afc:	4b06      	ldr	r3, [pc, #24]	; (8026b18 <AUDIO_Play+0x3c>)
 8026afe:	681b      	ldr	r3, [r3, #0]
 8026b00:	b29a      	uxth	r2, r3
 8026b02:	4b07      	ldr	r3, [pc, #28]	; (8026b20 <AUDIO_Play+0x44>)
 8026b04:	801a      	strh	r2, [r3, #0]
    }

    /* Start playing Wave */
    AUDIO_OUT_Play((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026b06:	4b06      	ldr	r3, [pc, #24]	; (8026b20 <AUDIO_Play+0x44>)
 8026b08:	881b      	ldrh	r3, [r3, #0]
 8026b0a:	4619      	mov	r1, r3
 8026b0c:	4805      	ldr	r0, [pc, #20]	; (8026b24 <AUDIO_Play+0x48>)
 8026b0e:	f000 f9a5 	bl	8026e5c <AUDIO_OUT_Play>
}
 8026b12:	bf00      	nop
 8026b14:	bd80      	pop	{r7, pc}
 8026b16:	bf00      	nop
 8026b18:	08043f34 	.word	0x08043f34
 8026b1c:	20000e38 	.word	0x20000e38
 8026b20:	20000e36 	.word	0x20000e36
 8026b24:	08043f38 	.word	0x08043f38

08026b28 <AUDIO_BeepPlay>:

void AUDIO_BeepPlay(uint8_t Frequency, uint16_t TimeMS) {
 8026b28:	b580      	push	{r7, lr}
 8026b2a:	b082      	sub	sp, #8
 8026b2c:	af00      	add	r7, sp, #0
 8026b2e:	4603      	mov	r3, r0
 8026b30:	460a      	mov	r2, r1
 8026b32:	71fb      	strb	r3, [r7, #7]
 8026b34:	4613      	mov	r3, r2
 8026b36:	80bb      	strh	r3, [r7, #4]
    lock();
 8026b38:	f000 f9ea 	bl	8026f10 <lock>

    cs43l22_SetBeep(AUDIO_I2C_ADDRESS, Frequency, 0, 0);
 8026b3c:	79f9      	ldrb	r1, [r7, #7]
 8026b3e:	2300      	movs	r3, #0
 8026b40:	2200      	movs	r2, #0
 8026b42:	2094      	movs	r0, #148	; 0x94
 8026b44:	f7fd fa3c 	bl	8023fc0 <cs43l22_SetBeep>
    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_CONTINUOUS, BEEP_MIX_ON);
 8026b48:	2200      	movs	r2, #0
 8026b4a:	2103      	movs	r1, #3
 8026b4c:	2094      	movs	r0, #148	; 0x94
 8026b4e:	f7fd fa72 	bl	8024036 <cs43l22_Beep>

    if (TimeMS > 0) {
 8026b52:	88bb      	ldrh	r3, [r7, #4]
 8026b54:	2b00      	cmp	r3, #0
 8026b56:	d008      	beq.n	8026b6a <AUDIO_BeepPlay+0x42>
        // delay with RTOS
        _DelayMS(TimeMS);
 8026b58:	88bb      	ldrh	r3, [r7, #4]
 8026b5a:	4618      	mov	r0, r3
 8026b5c:	f018 fdcc 	bl	803f6f8 <_DelayMS>
        // than stop
        cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 8026b60:	2200      	movs	r2, #0
 8026b62:	2100      	movs	r1, #0
 8026b64:	2094      	movs	r0, #148	; 0x94
 8026b66:	f7fd fa66 	bl	8024036 <cs43l22_Beep>
    }

    unlock();
 8026b6a:	f000 f9df 	bl	8026f2c <unlock>
}
 8026b6e:	bf00      	nop
 8026b70:	3708      	adds	r7, #8
 8026b72:	46bd      	mov	sp, r7
 8026b74:	bd80      	pop	{r7, pc}

08026b76 <AUDIO_BeepStop>:

void AUDIO_BeepStop(void) {
 8026b76:	b580      	push	{r7, lr}
 8026b78:	af00      	add	r7, sp, #0
    lock();
 8026b7a:	f000 f9c9 	bl	8026f10 <lock>

    cs43l22_Beep(AUDIO_I2C_ADDRESS, BEEP_MODE_OFF, BEEP_MIX_ON);
 8026b7e:	2200      	movs	r2, #0
 8026b80:	2100      	movs	r1, #0
 8026b82:	2094      	movs	r0, #148	; 0x94
 8026b84:	f7fd fa57 	bl	8024036 <cs43l22_Beep>

    unlock();
 8026b88:	f000 f9d0 	bl	8026f2c <unlock>
}
 8026b8c:	bf00      	nop
 8026b8e:	bd80      	pop	{r7, pc}

08026b90 <AUDIO_OUT_ChangeBuffer>:
/**
 * @brief  Sends n-Bytes on the I2S interface.
 * @param  pData: Pointer to data address
 * @param  Size: Number of data to be written
 */
void AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size) {
 8026b90:	b580      	push	{r7, lr}
 8026b92:	b082      	sub	sp, #8
 8026b94:	af00      	add	r7, sp, #0
 8026b96:	6078      	str	r0, [r7, #4]
 8026b98:	460b      	mov	r3, r1
 8026b9a:	807b      	strh	r3, [r7, #2]
    HAL_I2S_Transmit_DMA(&hi2s3, pData, DMA_MAX(Size/AUDIODATA_SIZE));
 8026b9c:	887b      	ldrh	r3, [r7, #2]
 8026b9e:	085b      	lsrs	r3, r3, #1
 8026ba0:	b29b      	uxth	r3, r3
 8026ba2:	461a      	mov	r2, r3
 8026ba4:	6879      	ldr	r1, [r7, #4]
 8026ba6:	4803      	ldr	r0, [pc, #12]	; (8026bb4 <AUDIO_OUT_ChangeBuffer+0x24>)
 8026ba8:	f00c fb7c 	bl	80332a4 <HAL_I2S_Transmit_DMA>
}
 8026bac:	bf00      	nop
 8026bae:	3708      	adds	r7, #8
 8026bb0:	46bd      	mov	sp, r7
 8026bb2:	bd80      	pop	{r7, pc}
 8026bb4:	20008a08 	.word	0x20008a08

08026bb8 <AUDIO_OUT_SetVolume>:
 * @brief  Controls the current audio volume level.
 * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
 *         Mute and 100 for Max volume level).
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume) {
 8026bb8:	b580      	push	{r7, lr}
 8026bba:	b082      	sub	sp, #8
 8026bbc:	af00      	add	r7, sp, #0
 8026bbe:	4603      	mov	r3, r0
 8026bc0:	71fb      	strb	r3, [r7, #7]
    /* Call the codec volume control function with converted volume value */
    if (cs43l22_SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0) {
 8026bc2:	79fb      	ldrb	r3, [r7, #7]
 8026bc4:	4619      	mov	r1, r3
 8026bc6:	2094      	movs	r0, #148	; 0x94
 8026bc8:	f7fd f930 	bl	8023e2c <cs43l22_SetVolume>
 8026bcc:	4603      	mov	r3, r0
 8026bce:	2b00      	cmp	r3, #0
 8026bd0:	d001      	beq.n	8026bd6 <AUDIO_OUT_SetVolume+0x1e>
        return AUDIO_ERROR;
 8026bd2:	2301      	movs	r3, #1
 8026bd4:	e000      	b.n	8026bd8 <AUDIO_OUT_SetVolume+0x20>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026bd6:	2300      	movs	r3, #0
    }
}
 8026bd8:	4618      	mov	r0, r3
 8026bda:	3708      	adds	r7, #8
 8026bdc:	46bd      	mov	sp, r7
 8026bde:	bd80      	pop	{r7, pc}

08026be0 <AUDIO_OUT_SetMute>:
 * @brief  Enables or disables the MUTE mode by software
 * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to
 *         unmute the codec and restore previous volume level.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t AUDIO_OUT_SetMute(uint32_t Cmd) {
 8026be0:	b580      	push	{r7, lr}
 8026be2:	b082      	sub	sp, #8
 8026be4:	af00      	add	r7, sp, #0
 8026be6:	6078      	str	r0, [r7, #4]
    /* Call the Codec Mute function */
    if (cs43l22_SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0) {
 8026be8:	6879      	ldr	r1, [r7, #4]
 8026bea:	2094      	movs	r0, #148	; 0x94
 8026bec:	f7fd f968 	bl	8023ec0 <cs43l22_SetMute>
 8026bf0:	4603      	mov	r3, r0
 8026bf2:	2b00      	cmp	r3, #0
 8026bf4:	d001      	beq.n	8026bfa <AUDIO_OUT_SetMute+0x1a>
        return AUDIO_ERROR;
 8026bf6:	2301      	movs	r3, #1
 8026bf8:	e000      	b.n	8026bfc <AUDIO_OUT_SetMute+0x1c>
    } else {
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026bfa:	2300      	movs	r3, #0
    }
}
 8026bfc:	4618      	mov	r0, r3
 8026bfe:	3708      	adds	r7, #8
 8026c00:	46bd      	mov	sp, r7
 8026c02:	bd80      	pop	{r7, pc}

08026c04 <AUDIO_OUT_ClockConfig>:
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @note   This API is called by AUDIO_OUT_Init() and AUDIO_OUT_SetFrequency()
 *         Being __weak it can be overwritten by the application
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params) {
 8026c04:	b580      	push	{r7, lr}
 8026c06:	b09c      	sub	sp, #112	; 0x70
 8026c08:	af00      	add	r7, sp, #0
 8026c0a:	60f8      	str	r0, [r7, #12]
 8026c0c:	60b9      	str	r1, [r7, #8]
 8026c0e:	607a      	str	r2, [r7, #4]
    RCC_PeriphCLKInitTypeDef rccclkinit;
    uint8_t index = 0, freqindex = 0xFF;
 8026c10:	2300      	movs	r3, #0
 8026c12:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026c16:	23ff      	movs	r3, #255	; 0xff
 8026c18:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    for (index = 0; index < 7; index++) {
 8026c1c:	2300      	movs	r3, #0
 8026c1e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026c22:	e011      	b.n	8026c48 <AUDIO_OUT_ClockConfig+0x44>
        if (I2SFreq[index] == AudioFreq) {
 8026c24:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026c28:	4a1c      	ldr	r2, [pc, #112]	; (8026c9c <AUDIO_OUT_ClockConfig+0x98>)
 8026c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026c2e:	68ba      	ldr	r2, [r7, #8]
 8026c30:	429a      	cmp	r2, r3
 8026c32:	d104      	bne.n	8026c3e <AUDIO_OUT_ClockConfig+0x3a>
            freqindex = index;
 8026c34:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026c38:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            break;
 8026c3c:	e008      	b.n	8026c50 <AUDIO_OUT_ClockConfig+0x4c>
    for (index = 0; index < 7; index++) {
 8026c3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026c42:	3301      	adds	r3, #1
 8026c44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8026c48:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8026c4c:	2b06      	cmp	r3, #6
 8026c4e:	d9e9      	bls.n	8026c24 <AUDIO_OUT_ClockConfig+0x20>
        }
    }

    /* Enable PLLI2S clock */
    HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8026c50:	f107 0314 	add.w	r3, r7, #20
 8026c54:	4618      	mov	r0, r3
 8026c56:	f00d fc8b 	bl	8034570 <HAL_RCCEx_GetPeriphCLKConfig>
    // FIXME: not consistent CubeMX for F407 & F423
    /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    if (freqindex != 0xFF) {
 8026c5a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026c5e:	2bff      	cmp	r3, #255	; 0xff
 8026c60:	d00c      	beq.n	8026c7c <AUDIO_OUT_ClockConfig+0x78>
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) � (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8026c62:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026c66:	4a0e      	ldr	r2, [pc, #56]	; (8026ca0 <AUDIO_OUT_ClockConfig+0x9c>)
 8026c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026c6c:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8026c6e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8026c72:	4a0c      	ldr	r2, [pc, #48]	; (8026ca4 <AUDIO_OUT_ClockConfig+0xa0>)
 8026c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8026c78:	627b      	str	r3, [r7, #36]	; 0x24
 8026c7a:	e004      	b.n	8026c86 <AUDIO_OUT_ClockConfig+0x82>
    } else {
        /* I2S clock config
         PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) � (PLLI2SN/PLLM)
         I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
        rccclkinit.PLLI2S.PLLI2SN = 258;
 8026c7c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8026c80:	61fb      	str	r3, [r7, #28]
        rccclkinit.PLLI2S.PLLI2SR = 3;
 8026c82:	2303      	movs	r3, #3
 8026c84:	627b      	str	r3, [r7, #36]	; 0x24
    }
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8026c86:	2301      	movs	r3, #1
 8026c88:	617b      	str	r3, [r7, #20]

    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8026c8a:	f107 0314 	add.w	r3, r7, #20
 8026c8e:	4618      	mov	r0, r3
 8026c90:	f00d f9e2 	bl	8034058 <HAL_RCCEx_PeriphCLKConfig>
}
 8026c94:	bf00      	nop
 8026c96:	3770      	adds	r7, #112	; 0x70
 8026c98:	46bd      	mov	sp, r7
 8026c9a:	bd80      	pop	{r7, pc}
 8026c9c:	08055ef0 	.word	0x08055ef0
 8026ca0:	08055f0c 	.word	0x08055f0c
 8026ca4:	08055f28 	.word	0x08055f28

08026ca8 <AUDIO_OUT_MspInit>:
/**
 * @brief  AUDIO OUT I2S MSP Init.
 * @param  hi2s: might be required to set audio peripheral predivider if any.
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params) {
 8026ca8:	b580      	push	{r7, lr}
 8026caa:	b082      	sub	sp, #8
 8026cac:	af00      	add	r7, sp, #0
 8026cae:	6078      	str	r0, [r7, #4]
 8026cb0:	6039      	str	r1, [r7, #0]
    HAL_I2S_MspInit(hi2s);
 8026cb2:	6878      	ldr	r0, [r7, #4]
 8026cb4:	f004 fe76 	bl	802b9a4 <HAL_I2S_MspInit>
}
 8026cb8:	bf00      	nop
 8026cba:	3708      	adds	r7, #8
 8026cbc:	46bd      	mov	sp, r7
 8026cbe:	bd80      	pop	{r7, pc}

08026cc0 <AUDIO_OUT_TransferComplete_CallBack>:
}

/**
 * @brief  Manages the DMA full Transfer complete event.
 */
__weak void AUDIO_OUT_TransferComplete_CallBack(void) {
 8026cc0:	b580      	push	{r7, lr}
 8026cc2:	af00      	add	r7, sp, #0
    if (!AudioPlayDone) {
 8026cc4:	4b1d      	ldr	r3, [pc, #116]	; (8026d3c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026cc6:	781b      	ldrb	r3, [r3, #0]
 8026cc8:	2b00      	cmp	r3, #0
 8026cca:	d10f      	bne.n	8026cec <AUDIO_OUT_TransferComplete_CallBack+0x2c>
        AUDIO_OUT_ChangeBuffer((uint16_t*) (AUDIO_SAMPLE + ((AUDIO_SAMPLE_SIZE - AudioRemSize) / AUDIODATA_SIZE)), AudioPlaySize);
 8026ccc:	4b1c      	ldr	r3, [pc, #112]	; (8026d40 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026cce:	681a      	ldr	r2, [r3, #0]
 8026cd0:	4b1c      	ldr	r3, [pc, #112]	; (8026d44 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026cd2:	681b      	ldr	r3, [r3, #0]
 8026cd4:	1ad3      	subs	r3, r2, r3
 8026cd6:	f023 0301 	bic.w	r3, r3, #1
 8026cda:	4a1b      	ldr	r2, [pc, #108]	; (8026d48 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026cdc:	441a      	add	r2, r3
 8026cde:	4b1b      	ldr	r3, [pc, #108]	; (8026d4c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026ce0:	881b      	ldrh	r3, [r3, #0]
 8026ce2:	4619      	mov	r1, r3
 8026ce4:	4610      	mov	r0, r2
 8026ce6:	f7ff ff53 	bl	8026b90 <AUDIO_OUT_ChangeBuffer>
 8026cea:	e018      	b.n	8026d1e <AUDIO_OUT_TransferComplete_CallBack+0x5e>
    } else {
        /* Get data size from audio file */
        AudioRemSize = AUDIO_SAMPLE_SIZE;
 8026cec:	4b14      	ldr	r3, [pc, #80]	; (8026d40 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026cee:	681b      	ldr	r3, [r3, #0]
 8026cf0:	4a14      	ldr	r2, [pc, #80]	; (8026d44 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026cf2:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (AUDIO_SAMPLE_SIZE > AUDIO_BUFFER_SIZE) {
 8026cf4:	4b12      	ldr	r3, [pc, #72]	; (8026d40 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026cf6:	681b      	ldr	r3, [r3, #0]
 8026cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026cfc:	d904      	bls.n	8026d08 <AUDIO_OUT_TransferComplete_CallBack+0x48>
            AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026cfe:	4b13      	ldr	r3, [pc, #76]	; (8026d4c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026d00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026d04:	801a      	strh	r2, [r3, #0]
 8026d06:	e004      	b.n	8026d12 <AUDIO_OUT_TransferComplete_CallBack+0x52>
        } else {
            AudioPlaySize = AUDIO_SAMPLE_SIZE;
 8026d08:	4b0d      	ldr	r3, [pc, #52]	; (8026d40 <AUDIO_OUT_TransferComplete_CallBack+0x80>)
 8026d0a:	681b      	ldr	r3, [r3, #0]
 8026d0c:	b29a      	uxth	r2, r3
 8026d0e:	4b0f      	ldr	r3, [pc, #60]	; (8026d4c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026d10:	801a      	strh	r2, [r3, #0]
        }

        /* Start playing Wave again*/
        AUDIO_OUT_ChangeBuffer((uint16_t*) AUDIO_SAMPLE, AudioPlaySize);
 8026d12:	4b0e      	ldr	r3, [pc, #56]	; (8026d4c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026d14:	881b      	ldrh	r3, [r3, #0]
 8026d16:	4619      	mov	r1, r3
 8026d18:	480b      	ldr	r0, [pc, #44]	; (8026d48 <AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8026d1a:	f7ff ff39 	bl	8026b90 <AUDIO_OUT_ChangeBuffer>
    }

    AudioPlayDone = (AudioPlaySize == AudioRemSize);
 8026d1e:	4b0b      	ldr	r3, [pc, #44]	; (8026d4c <AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8026d20:	881b      	ldrh	r3, [r3, #0]
 8026d22:	461a      	mov	r2, r3
 8026d24:	4b07      	ldr	r3, [pc, #28]	; (8026d44 <AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8026d26:	681b      	ldr	r3, [r3, #0]
 8026d28:	429a      	cmp	r2, r3
 8026d2a:	bf0c      	ite	eq
 8026d2c:	2301      	moveq	r3, #1
 8026d2e:	2300      	movne	r3, #0
 8026d30:	b2db      	uxtb	r3, r3
 8026d32:	461a      	mov	r2, r3
 8026d34:	4b01      	ldr	r3, [pc, #4]	; (8026d3c <AUDIO_OUT_TransferComplete_CallBack+0x7c>)
 8026d36:	701a      	strb	r2, [r3, #0]
}
 8026d38:	bf00      	nop
 8026d3a:	bd80      	pop	{r7, pc}
 8026d3c:	20000e35 	.word	0x20000e35
 8026d40:	08043f34 	.word	0x08043f34
 8026d44:	20000e38 	.word	0x20000e38
 8026d48:	08043f38 	.word	0x08043f38
 8026d4c:	20000e36 	.word	0x20000e36

08026d50 <AUDIO_OUT_HalfTransfer_CallBack>:

/**
 * @brief  Manages the DMA Half Transfer complete event.
 */
__weak void AUDIO_OUT_HalfTransfer_CallBack(void) {
 8026d50:	b480      	push	{r7}
 8026d52:	af00      	add	r7, sp, #0
    // check remaining data
    if (AudioRemSize > AUDIO_BUFFER_SIZE) {
 8026d54:	4b0e      	ldr	r3, [pc, #56]	; (8026d90 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026d56:	681b      	ldr	r3, [r3, #0]
 8026d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026d5c:	d90a      	bls.n	8026d74 <AUDIO_OUT_HalfTransfer_CallBack+0x24>
        /* Get total data to be played */
        AudioPlaySize = AUDIO_BUFFER_SIZE;
 8026d5e:	4b0d      	ldr	r3, [pc, #52]	; (8026d94 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026d60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8026d64:	801a      	strh	r2, [r3, #0]
        /* Get remaining data */
        AudioRemSize -= AUDIO_BUFFER_SIZE;
 8026d66:	4b0a      	ldr	r3, [pc, #40]	; (8026d90 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026d68:	681b      	ldr	r3, [r3, #0]
 8026d6a:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8026d6e:	4a08      	ldr	r2, [pc, #32]	; (8026d90 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026d70:	6013      	str	r3, [r2, #0]
        /* Get total data to be played */
        if (!AudioPlayDone) {
            AudioPlaySize = AudioRemSize;
        }
    }
}
 8026d72:	e008      	b.n	8026d86 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
        if (!AudioPlayDone) {
 8026d74:	4b08      	ldr	r3, [pc, #32]	; (8026d98 <AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8026d76:	781b      	ldrb	r3, [r3, #0]
 8026d78:	2b00      	cmp	r3, #0
 8026d7a:	d104      	bne.n	8026d86 <AUDIO_OUT_HalfTransfer_CallBack+0x36>
            AudioPlaySize = AudioRemSize;
 8026d7c:	4b04      	ldr	r3, [pc, #16]	; (8026d90 <AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 8026d7e:	681b      	ldr	r3, [r3, #0]
 8026d80:	b29a      	uxth	r2, r3
 8026d82:	4b04      	ldr	r3, [pc, #16]	; (8026d94 <AUDIO_OUT_HalfTransfer_CallBack+0x44>)
 8026d84:	801a      	strh	r2, [r3, #0]
}
 8026d86:	bf00      	nop
 8026d88:	46bd      	mov	sp, r7
 8026d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d8e:	4770      	bx	lr
 8026d90:	20000e38 	.word	0x20000e38
 8026d94:	20000e36 	.word	0x20000e36
 8026d98:	20000e35 	.word	0x20000e35

08026d9c <HAL_I2S_TxCpltCallback>:

/**
 * @brief  Tx Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026d9c:	b580      	push	{r7, lr}
 8026d9e:	b082      	sub	sp, #8
 8026da0:	af00      	add	r7, sp, #0
 8026da2:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026da4:	687b      	ldr	r3, [r7, #4]
 8026da6:	681b      	ldr	r3, [r3, #0]
 8026da8:	4a04      	ldr	r2, [pc, #16]	; (8026dbc <HAL_I2S_TxCpltCallback+0x20>)
 8026daa:	4293      	cmp	r3, r2
 8026dac:	d101      	bne.n	8026db2 <HAL_I2S_TxCpltCallback+0x16>
        /* Call the user function which will manage directly transfer complete */
        AUDIO_OUT_TransferComplete_CallBack();
 8026dae:	f7ff ff87 	bl	8026cc0 <AUDIO_OUT_TransferComplete_CallBack>
    }
}
 8026db2:	bf00      	nop
 8026db4:	3708      	adds	r7, #8
 8026db6:	46bd      	mov	sp, r7
 8026db8:	bd80      	pop	{r7, pc}
 8026dba:	bf00      	nop
 8026dbc:	40003c00 	.word	0x40003c00

08026dc0 <HAL_I2S_TxHalfCpltCallback>:

/**
 * @brief  Tx Half Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8026dc0:	b580      	push	{r7, lr}
 8026dc2:	b082      	sub	sp, #8
 8026dc4:	af00      	add	r7, sp, #0
 8026dc6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == I2S) {
 8026dc8:	687b      	ldr	r3, [r7, #4]
 8026dca:	681b      	ldr	r3, [r3, #0]
 8026dcc:	4a04      	ldr	r2, [pc, #16]	; (8026de0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8026dce:	4293      	cmp	r3, r2
 8026dd0:	d101      	bne.n	8026dd6 <HAL_I2S_TxHalfCpltCallback+0x16>
        /* Manage the remaining file size and new address offset: This function should
         be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
        AUDIO_OUT_HalfTransfer_CallBack();
 8026dd2:	f7ff ffbd 	bl	8026d50 <AUDIO_OUT_HalfTransfer_CallBack>
    }
}
 8026dd6:	bf00      	nop
 8026dd8:	3708      	adds	r7, #8
 8026dda:	46bd      	mov	sp, r7
 8026ddc:	bd80      	pop	{r7, pc}
 8026dde:	bf00      	nop
 8026de0:	40003c00 	.word	0x40003c00

08026de4 <AUDIO_OUT_Init>:
 *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @param  AudioFreq: Audio frequency used to play the audio stream.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq) {
 8026de4:	b580      	push	{r7, lr}
 8026de6:	b084      	sub	sp, #16
 8026de8:	af00      	add	r7, sp, #0
 8026dea:	4603      	mov	r3, r0
 8026dec:	603a      	str	r2, [r7, #0]
 8026dee:	80fb      	strh	r3, [r7, #6]
 8026df0:	460b      	mov	r3, r1
 8026df2:	717b      	strb	r3, [r7, #5]
    uint8_t ret = AUDIO_OK;
 8026df4:	2300      	movs	r3, #0
 8026df6:	73fb      	strb	r3, [r7, #15]

    /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
    AUDIO_OUT_ClockConfig(&hi2s3, AudioFreq, NULL);
 8026df8:	2200      	movs	r2, #0
 8026dfa:	6839      	ldr	r1, [r7, #0]
 8026dfc:	4816      	ldr	r0, [pc, #88]	; (8026e58 <AUDIO_OUT_Init+0x74>)
 8026dfe:	f7ff ff01 	bl	8026c04 <AUDIO_OUT_ClockConfig>

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    if (HAL_I2S_GetState(&hi2s3) == HAL_I2S_STATE_RESET) {
 8026e02:	4815      	ldr	r0, [pc, #84]	; (8026e58 <AUDIO_OUT_Init+0x74>)
 8026e04:	f00c fb16 	bl	8033434 <HAL_I2S_GetState>
 8026e08:	4603      	mov	r3, r0
 8026e0a:	2b00      	cmp	r3, #0
 8026e0c:	d103      	bne.n	8026e16 <AUDIO_OUT_Init+0x32>
        /* Init the I2S MSP: this __weak function can be redefined by the application*/
        AUDIO_OUT_MspInit(&hi2s3, NULL);
 8026e0e:	2100      	movs	r1, #0
 8026e10:	4811      	ldr	r0, [pc, #68]	; (8026e58 <AUDIO_OUT_Init+0x74>)
 8026e12:	f7ff ff49 	bl	8026ca8 <AUDIO_OUT_MspInit>
    }

    /* I2S data transfer preparation:
     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    /* Configure the I2S peripheral */
    if (I2S3_Init(AudioFreq) != AUDIO_OK) {
 8026e16:	6838      	ldr	r0, [r7, #0]
 8026e18:	f000 f848 	bl	8026eac <I2S3_Init>
 8026e1c:	4603      	mov	r3, r0
 8026e1e:	2b00      	cmp	r3, #0
 8026e20:	d001      	beq.n	8026e26 <AUDIO_OUT_Init+0x42>
        ret = AUDIO_ERROR;
 8026e22:	2301      	movs	r3, #1
 8026e24:	73fb      	strb	r3, [r7, #15]
    }

    if (ret == AUDIO_OK) {
 8026e26:	7bfb      	ldrb	r3, [r7, #15]
 8026e28:	2b00      	cmp	r3, #0
 8026e2a:	d110      	bne.n	8026e4e <AUDIO_OUT_Init+0x6a>
        /* Retieve audio codec identifier */
        if (((cs43l22_ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID) {
 8026e2c:	2094      	movs	r0, #148	; 0x94
 8026e2e:	f7fc ffab 	bl	8023d88 <cs43l22_ReadID>
 8026e32:	4603      	mov	r3, r0
 8026e34:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8026e38:	2be0      	cmp	r3, #224	; 0xe0
 8026e3a:	d106      	bne.n	8026e4a <AUDIO_OUT_Init+0x66>
            /* Initialize the audio */
            cs43l22_Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8026e3c:	797a      	ldrb	r2, [r7, #5]
 8026e3e:	88f9      	ldrh	r1, [r7, #6]
 8026e40:	683b      	ldr	r3, [r7, #0]
 8026e42:	2094      	movs	r0, #148	; 0x94
 8026e44:	f7fc feb8 	bl	8023bb8 <cs43l22_Init>
 8026e48:	e001      	b.n	8026e4e <AUDIO_OUT_Init+0x6a>
        } else {
            ret = AUDIO_ERROR;
 8026e4a:	2301      	movs	r3, #1
 8026e4c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 8026e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8026e50:	4618      	mov	r0, r3
 8026e52:	3710      	adds	r7, #16
 8026e54:	46bd      	mov	sp, r7
 8026e56:	bd80      	pop	{r7, pc}
 8026e58:	20008a08 	.word	0x20008a08

08026e5c <AUDIO_OUT_Play>:
 * @brief  Starts playing audio stream from a data buffer for a determined size.
 * @param  pBuffer: Pointer to the buffer
 * @param  Size: Number of audio data BYTES.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
static uint8_t AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size) {
 8026e5c:	b580      	push	{r7, lr}
 8026e5e:	b082      	sub	sp, #8
 8026e60:	af00      	add	r7, sp, #0
 8026e62:	6078      	str	r0, [r7, #4]
 8026e64:	6039      	str	r1, [r7, #0]
    /* Call the audio Codec Play function */
    if (cs43l22_Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0) {
 8026e66:	683b      	ldr	r3, [r7, #0]
 8026e68:	b29b      	uxth	r3, r3
 8026e6a:	461a      	mov	r2, r3
 8026e6c:	6879      	ldr	r1, [r7, #4]
 8026e6e:	2094      	movs	r0, #148	; 0x94
 8026e70:	f7fc ffa2 	bl	8023db8 <cs43l22_Play>
 8026e74:	4603      	mov	r3, r0
 8026e76:	2b00      	cmp	r3, #0
 8026e78:	d001      	beq.n	8026e7e <AUDIO_OUT_Play+0x22>
        return AUDIO_ERROR;
 8026e7a:	2301      	movs	r3, #1
 8026e7c:	e00f      	b.n	8026e9e <AUDIO_OUT_Play+0x42>
    } else {
        /* Update the Media layer and enable it for play */

        HAL_I2S_Transmit_DMA(&hi2s3, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE));
 8026e7e:	683b      	ldr	r3, [r7, #0]
 8026e80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8026e84:	d203      	bcs.n	8026e8e <AUDIO_OUT_Play+0x32>
 8026e86:	683b      	ldr	r3, [r7, #0]
 8026e88:	085b      	lsrs	r3, r3, #1
 8026e8a:	b29b      	uxth	r3, r3
 8026e8c:	e001      	b.n	8026e92 <AUDIO_OUT_Play+0x36>
 8026e8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8026e92:	461a      	mov	r2, r3
 8026e94:	6879      	ldr	r1, [r7, #4]
 8026e96:	4804      	ldr	r0, [pc, #16]	; (8026ea8 <AUDIO_OUT_Play+0x4c>)
 8026e98:	f00c fa04 	bl	80332a4 <HAL_I2S_Transmit_DMA>
        /* Return AUDIO_OK when all operations are correctly done */
        return AUDIO_OK;
 8026e9c:	2300      	movs	r3, #0
    }
}
 8026e9e:	4618      	mov	r0, r3
 8026ea0:	3708      	adds	r7, #8
 8026ea2:	46bd      	mov	sp, r7
 8026ea4:	bd80      	pop	{r7, pc}
 8026ea6:	bf00      	nop
 8026ea8:	20008a08 	.word	0x20008a08

08026eac <I2S3_Init>:

/**
 * @brief  Initializes the Audio Codec audio interface (I2S).
 * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral.
 */
static uint8_t I2S3_Init(uint32_t AudioFreq) {
 8026eac:	b580      	push	{r7, lr}
 8026eae:	b082      	sub	sp, #8
 8026eb0:	af00      	add	r7, sp, #0
 8026eb2:	6078      	str	r0, [r7, #4]
    /* Disable I2S block */
    __HAL_I2S_DISABLE(&hi2s3);
 8026eb4:	4b15      	ldr	r3, [pc, #84]	; (8026f0c <I2S3_Init+0x60>)
 8026eb6:	681b      	ldr	r3, [r3, #0]
 8026eb8:	69da      	ldr	r2, [r3, #28]
 8026eba:	4b14      	ldr	r3, [pc, #80]	; (8026f0c <I2S3_Init+0x60>)
 8026ebc:	681b      	ldr	r3, [r3, #0]
 8026ebe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8026ec2:	61da      	str	r2, [r3, #28]

    /* I2S3 peripheral configuration */
    hi2s3.Init.AudioFreq = AudioFreq;
 8026ec4:	4a11      	ldr	r2, [pc, #68]	; (8026f0c <I2S3_Init+0x60>)
 8026ec6:	687b      	ldr	r3, [r7, #4]
 8026ec8:	6153      	str	r3, [r2, #20]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8026eca:	4b10      	ldr	r3, [pc, #64]	; (8026f0c <I2S3_Init+0x60>)
 8026ecc:	2200      	movs	r2, #0
 8026ece:	61da      	str	r2, [r3, #28]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8026ed0:	4b0e      	ldr	r3, [pc, #56]	; (8026f0c <I2S3_Init+0x60>)
 8026ed2:	2200      	movs	r2, #0
 8026ed4:	619a      	str	r2, [r3, #24]
    // FIXME: Why it works on I2S_DATAFORMAT_32B? It should be I2S_DATAFORMAT_16B
    //	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_32B;
 8026ed6:	4b0d      	ldr	r3, [pc, #52]	; (8026f0c <I2S3_Init+0x60>)
 8026ed8:	2205      	movs	r2, #5
 8026eda:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8026edc:	4b0b      	ldr	r3, [pc, #44]	; (8026f0c <I2S3_Init+0x60>)
 8026ede:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026ee2:	611a      	str	r2, [r3, #16]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8026ee4:	4b09      	ldr	r3, [pc, #36]	; (8026f0c <I2S3_Init+0x60>)
 8026ee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026eea:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8026eec:	4b07      	ldr	r3, [pc, #28]	; (8026f0c <I2S3_Init+0x60>)
 8026eee:	2200      	movs	r2, #0
 8026ef0:	609a      	str	r2, [r3, #8]
    /* Initialize the I2S peripheral with the structure above */
    if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8026ef2:	4806      	ldr	r0, [pc, #24]	; (8026f0c <I2S3_Init+0x60>)
 8026ef4:	f00c f874 	bl	8032fe0 <HAL_I2S_Init>
 8026ef8:	4603      	mov	r3, r0
 8026efa:	2b00      	cmp	r3, #0
 8026efc:	d001      	beq.n	8026f02 <I2S3_Init+0x56>
        return AUDIO_ERROR;
 8026efe:	2301      	movs	r3, #1
 8026f00:	e000      	b.n	8026f04 <I2S3_Init+0x58>
    } else {
        return AUDIO_OK;
 8026f02:	2300      	movs	r3, #0
    }
}
 8026f04:	4618      	mov	r0, r3
 8026f06:	3708      	adds	r7, #8
 8026f08:	46bd      	mov	sp, r7
 8026f0a:	bd80      	pop	{r7, pc}
 8026f0c:	20008a08 	.word	0x20008a08

08026f10 <lock>:

static void lock(void) {
 8026f10:	b580      	push	{r7, lr}
 8026f12:	af00      	add	r7, sp, #0
    osMutexAcquire(AudioMutexHandle, osWaitForever);
 8026f14:	4b04      	ldr	r3, [pc, #16]	; (8026f28 <lock+0x18>)
 8026f16:	681b      	ldr	r3, [r3, #0]
 8026f18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8026f1c:	4618      	mov	r0, r3
 8026f1e:	f010 ffa9 	bl	8037e74 <osMutexAcquire>
}
 8026f22:	bf00      	nop
 8026f24:	bd80      	pop	{r7, pc}
 8026f26:	bf00      	nop
 8026f28:	20008a5c 	.word	0x20008a5c

08026f2c <unlock>:

static void unlock(void) {
 8026f2c:	b580      	push	{r7, lr}
 8026f2e:	af00      	add	r7, sp, #0
    osMutexRelease(AudioMutexHandle);
 8026f30:	4b03      	ldr	r3, [pc, #12]	; (8026f40 <unlock+0x14>)
 8026f32:	681b      	ldr	r3, [r3, #0]
 8026f34:	4618      	mov	r0, r3
 8026f36:	f010 fffb 	bl	8037f30 <osMutexRelease>
}
 8026f3a:	bf00      	nop
 8026f3c:	bd80      	pop	{r7, pc}
 8026f3e:	bf00      	nop
 8026f40:	20008a5c 	.word	0x20008a5c

08026f44 <Finger_Init>:
/* Private functions ----------------------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void Finger_Init(void) {
 8026f44:	b580      	push	{r7, lr}
 8026f46:	b082      	sub	sp, #8
 8026f48:	af00      	add	r7, sp, #0
    uint8_t verified = 0;
 8026f4a:	2300      	movs	r3, #0
 8026f4c:	71fb      	strb	r3, [r7, #7]

    // Inititalize Module
    do {
        LOG_StrLn("Finger:Init");
 8026f4e:	4813      	ldr	r0, [pc, #76]	; (8026f9c <Finger_Init+0x58>)
 8026f50:	f017 fa20 	bl	803e394 <LOG_StrLn>

        // mosfet control
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 0);
 8026f54:	2200      	movs	r2, #0
 8026f56:	2108      	movs	r1, #8
 8026f58:	4811      	ldr	r0, [pc, #68]	; (8026fa0 <Finger_Init+0x5c>)
 8026f5a:	f009 f90d 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(100);
 8026f5e:	2064      	movs	r0, #100	; 0x64
 8026f60:	f018 fbca 	bl	803f6f8 <_DelayMS>
        HAL_GPIO_WritePin(EXT_FINGER_SENSING_PWR_GPIO_Port, EXT_FINGER_SENSING_PWR_Pin, 1);
 8026f64:	2201      	movs	r2, #1
 8026f66:	2108      	movs	r1, #8
 8026f68:	480d      	ldr	r0, [pc, #52]	; (8026fa0 <Finger_Init+0x5c>)
 8026f6a:	f009 f905 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8026f6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026f72:	f018 fbc1 	bl	803f6f8 <_DelayMS>

        // verify password and check hardware
        lock();
 8026f76:	f000 fa3f 	bl	80273f8 <lock>
        verified = FZ3387_verifyPassword();
 8026f7a:	f7fd fb05 	bl	8024588 <FZ3387_verifyPassword>
 8026f7e:	4603      	mov	r3, r0
 8026f80:	71fb      	strb	r3, [r7, #7]
        unlock();
 8026f82:	f000 fa49 	bl	8027418 <unlock>

        _DelayMS(500);
 8026f86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8026f8a:	f018 fbb5 	bl	803f6f8 <_DelayMS>
    } while (!verified);
 8026f8e:	79fb      	ldrb	r3, [r7, #7]
 8026f90:	2b00      	cmp	r3, #0
 8026f92:	d0dc      	beq.n	8026f4e <Finger_Init+0xa>
}
 8026f94:	bf00      	nop
 8026f96:	3708      	adds	r7, #8
 8026f98:	46bd      	mov	sp, r7
 8026f9a:	bd80      	pop	{r7, pc}
 8026f9c:	080434ac 	.word	0x080434ac
 8026fa0:	40020800 	.word	0x40020800

08026fa4 <Finger_Enroll>:

uint8_t Finger_Enroll(uint8_t id) {
 8026fa4:	b580      	push	{r7, lr}
 8026fa6:	b088      	sub	sp, #32
 8026fa8:	af00      	add	r7, sp, #0
 8026faa:	4603      	mov	r3, r0
 8026fac:	71fb      	strb	r3, [r7, #7]
    const TickType_t scan_time = (FINGER_SCAN_TIMEOUT);
 8026fae:	f242 7310 	movw	r3, #10000	; 0x2710
 8026fb2:	61bb      	str	r3, [r7, #24]
    TickType_t tick;
    int p;
    uint8_t timeout, error = 0;
 8026fb4:	2300      	movs	r3, #0
 8026fb6:	77fb      	strb	r3, [r7, #31]

    lock();
 8026fb8:	f000 fa1e 	bl	80273f8 <lock>
    if (!error) {
 8026fbc:	7ffb      	ldrb	r3, [r7, #31]
 8026fbe:	2b00      	cmp	r3, #0
 8026fc0:	d12a      	bne.n	8027018 <Finger_Enroll+0x74>
        // check number of stored id
        p = FZ3387_getTemplateCount();
 8026fc2:	f7fd fbd5 	bl	8024770 <FZ3387_getTemplateCount>
 8026fc6:	4603      	mov	r3, r0
 8026fc8:	617b      	str	r3, [r7, #20]
        // check response
        switch (p) {
 8026fca:	697b      	ldr	r3, [r7, #20]
 8026fcc:	2b00      	cmp	r3, #0
 8026fce:	d002      	beq.n	8026fd6 <Finger_Enroll+0x32>
 8026fd0:	2b01      	cmp	r3, #1
 8026fd2:	d004      	beq.n	8026fde <Finger_Enroll+0x3a>
 8026fd4:	e007      	b.n	8026fe6 <Finger_Enroll+0x42>
            case FINGERPRINT_OK:
                LOG_StrLn("Retrieve OK");
 8026fd6:	48a9      	ldr	r0, [pc, #676]	; (802727c <Finger_Enroll+0x2d8>)
 8026fd8:	f017 f9dc 	bl	803e394 <LOG_StrLn>
                break;
 8026fdc:	e007      	b.n	8026fee <Finger_Enroll+0x4a>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8026fde:	48a8      	ldr	r0, [pc, #672]	; (8027280 <Finger_Enroll+0x2dc>)
 8026fe0:	f017 f9d8 	bl	803e394 <LOG_StrLn>
                break;
 8026fe4:	e003      	b.n	8026fee <Finger_Enroll+0x4a>
            default:
                LOG_StrLn("Unknown error");
 8026fe6:	48a7      	ldr	r0, [pc, #668]	; (8027284 <Finger_Enroll+0x2e0>)
 8026fe8:	f017 f9d4 	bl	803e394 <LOG_StrLn>
                break;
 8026fec:	bf00      	nop
        }

        LOG_Str("TemplateCount = ");
 8026fee:	48a6      	ldr	r0, [pc, #664]	; (8027288 <Finger_Enroll+0x2e4>)
 8026ff0:	f017 f9b8 	bl	803e364 <LOG_Str>
        LOG_Int(finger.templateCount);
 8026ff4:	4ba5      	ldr	r3, [pc, #660]	; (802728c <Finger_Enroll+0x2e8>)
 8026ff6:	889b      	ldrh	r3, [r3, #4]
 8026ff8:	4618      	mov	r0, r3
 8026ffa:	f017 f945 	bl	803e288 <LOG_Int>
        LOG_Enter();
 8026ffe:	f017 f937 	bl	803e270 <LOG_Enter>

        error = (p != FINGERPRINT_OK) || (finger.templateCount >= FINGER_USER_MAX);
 8027002:	697b      	ldr	r3, [r7, #20]
 8027004:	2b00      	cmp	r3, #0
 8027006:	d103      	bne.n	8027010 <Finger_Enroll+0x6c>
 8027008:	4ba0      	ldr	r3, [pc, #640]	; (802728c <Finger_Enroll+0x2e8>)
 802700a:	889b      	ldrh	r3, [r3, #4]
 802700c:	2b04      	cmp	r3, #4
 802700e:	d901      	bls.n	8027014 <Finger_Enroll+0x70>
 8027010:	2301      	movs	r3, #1
 8027012:	e000      	b.n	8027016 <Finger_Enroll+0x72>
 8027014:	2300      	movs	r3, #0
 8027016:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 8027018:	7ffb      	ldrb	r3, [r7, #31]
 802701a:	2b00      	cmp	r3, #0
 802701c:	d15a      	bne.n	80270d4 <Finger_Enroll+0x130>
        //  Take Image
        LOG_Str("\nWaiting for valid finger to enroll as #");
 802701e:	489c      	ldr	r0, [pc, #624]	; (8027290 <Finger_Enroll+0x2ec>)
 8027020:	f017 f9a0 	bl	803e364 <LOG_Str>
        LOG_Int(id);
 8027024:	79fb      	ldrb	r3, [r7, #7]
 8027026:	4618      	mov	r0, r3
 8027028:	f017 f92e 	bl	803e288 <LOG_Int>
        LOG_Enter();
 802702c:	f017 f920 	bl	803e270 <LOG_Enter>

        // set timeout guard
        tick = _GetTickMS();
 8027030:	f018 fb6d 	bl	803f70e <_GetTickMS>
 8027034:	6138      	str	r0, [r7, #16]
        do {
            // handle timeout
            timeout = ((_GetTickMS() - tick) > scan_time);
 8027036:	f018 fb6a 	bl	803f70e <_GetTickMS>
 802703a:	4602      	mov	r2, r0
 802703c:	693b      	ldr	r3, [r7, #16]
 802703e:	1ad3      	subs	r3, r2, r3
 8027040:	69ba      	ldr	r2, [r7, #24]
 8027042:	429a      	cmp	r2, r3
 8027044:	bf34      	ite	cc
 8027046:	2301      	movcc	r3, #1
 8027048:	2300      	movcs	r3, #0
 802704a:	b2db      	uxtb	r3, r3
 802704c:	73fb      	strb	r3, [r7, #15]

            // send command
            _LedToggle();
 802704e:	f018 fb77 	bl	803f740 <_LedToggle>
            HMI1.d.status.finger = !HMI1.d.status.finger;
 8027052:	4b90      	ldr	r3, [pc, #576]	; (8027294 <Finger_Enroll+0x2f0>)
 8027054:	791b      	ldrb	r3, [r3, #4]
 8027056:	2b00      	cmp	r3, #0
 8027058:	bf0c      	ite	eq
 802705a:	2301      	moveq	r3, #1
 802705c:	2300      	movne	r3, #0
 802705e:	b2db      	uxtb	r3, r3
 8027060:	461a      	mov	r2, r3
 8027062:	4b8c      	ldr	r3, [pc, #560]	; (8027294 <Finger_Enroll+0x2f0>)
 8027064:	711a      	strb	r2, [r3, #4]
            p = FZ3387_getImage();
 8027066:	f7fd fabb 	bl	80245e0 <FZ3387_getImage>
 802706a:	4603      	mov	r3, r0
 802706c:	617b      	str	r3, [r7, #20]

            // check response
            switch (p) {
 802706e:	697b      	ldr	r3, [r7, #20]
 8027070:	2b03      	cmp	r3, #3
 8027072:	d81b      	bhi.n	80270ac <Finger_Enroll+0x108>
 8027074:	a201      	add	r2, pc, #4	; (adr r2, 802707c <Finger_Enroll+0xd8>)
 8027076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802707a:	bf00      	nop
 802707c:	0802708d 	.word	0x0802708d
 8027080:	0802709d 	.word	0x0802709d
 8027084:	08027095 	.word	0x08027095
 8027088:	080270a5 	.word	0x080270a5
                case FINGERPRINT_OK:
                    LOG_StrLn("Image taken");
 802708c:	4882      	ldr	r0, [pc, #520]	; (8027298 <Finger_Enroll+0x2f4>)
 802708e:	f017 f981 	bl	803e394 <LOG_StrLn>
                    break;
 8027092:	e00f      	b.n	80270b4 <Finger_Enroll+0x110>
                case FINGERPRINT_NOFINGER:
                    LOG_StrLn(".");
 8027094:	4881      	ldr	r0, [pc, #516]	; (802729c <Finger_Enroll+0x2f8>)
 8027096:	f017 f97d 	bl	803e394 <LOG_StrLn>
                    break;
 802709a:	e00b      	b.n	80270b4 <Finger_Enroll+0x110>
                case FINGERPRINT_PACKETRECIEVEERR:
                    LOG_StrLn("Communication error");
 802709c:	4878      	ldr	r0, [pc, #480]	; (8027280 <Finger_Enroll+0x2dc>)
 802709e:	f017 f979 	bl	803e394 <LOG_StrLn>
                    break;
 80270a2:	e007      	b.n	80270b4 <Finger_Enroll+0x110>
                case FINGERPRINT_IMAGEFAIL:
                    LOG_StrLn("Imaging error");
 80270a4:	487e      	ldr	r0, [pc, #504]	; (80272a0 <Finger_Enroll+0x2fc>)
 80270a6:	f017 f975 	bl	803e394 <LOG_StrLn>
                    break;
 80270aa:	e003      	b.n	80270b4 <Finger_Enroll+0x110>
                default:
                    LOG_StrLn("Unknown error");
 80270ac:	4875      	ldr	r0, [pc, #468]	; (8027284 <Finger_Enroll+0x2e0>)
 80270ae:	f017 f971 	bl	803e394 <LOG_StrLn>
                    break;
 80270b2:	bf00      	nop
            }
        } while (p != FINGERPRINT_OK && !timeout);
 80270b4:	697b      	ldr	r3, [r7, #20]
 80270b6:	2b00      	cmp	r3, #0
 80270b8:	d002      	beq.n	80270c0 <Finger_Enroll+0x11c>
 80270ba:	7bfb      	ldrb	r3, [r7, #15]
 80270bc:	2b00      	cmp	r3, #0
 80270be:	d0ba      	beq.n	8027036 <Finger_Enroll+0x92>

        error = (p != FINGERPRINT_OK) || timeout;
 80270c0:	697b      	ldr	r3, [r7, #20]
 80270c2:	2b00      	cmp	r3, #0
 80270c4:	d102      	bne.n	80270cc <Finger_Enroll+0x128>
 80270c6:	7bfb      	ldrb	r3, [r7, #15]
 80270c8:	2b00      	cmp	r3, #0
 80270ca:	d001      	beq.n	80270d0 <Finger_Enroll+0x12c>
 80270cc:	2301      	movs	r3, #1
 80270ce:	e000      	b.n	80270d2 <Finger_Enroll+0x12e>
 80270d0:	2300      	movs	r3, #0
 80270d2:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 80270d4:	7ffb      	ldrb	r3, [r7, #31]
 80270d6:	2b00      	cmp	r3, #0
 80270d8:	d155      	bne.n	8027186 <Finger_Enroll+0x1e2>
        //	put image to buffer 1
        p = FZ3387_image2Tz(1);
 80270da:	2001      	movs	r0, #1
 80270dc:	f7fd fa8f 	bl	80245fe <FZ3387_image2Tz>
 80270e0:	4603      	mov	r3, r0
 80270e2:	617b      	str	r3, [r7, #20]
        switch (p) {
 80270e4:	697b      	ldr	r3, [r7, #20]
 80270e6:	2b15      	cmp	r3, #21
 80270e8:	d842      	bhi.n	8027170 <Finger_Enroll+0x1cc>
 80270ea:	a201      	add	r2, pc, #4	; (adr r2, 80270f0 <Finger_Enroll+0x14c>)
 80270ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80270f0:	08027149 	.word	0x08027149
 80270f4:	08027159 	.word	0x08027159
 80270f8:	08027171 	.word	0x08027171
 80270fc:	08027171 	.word	0x08027171
 8027100:	08027171 	.word	0x08027171
 8027104:	08027171 	.word	0x08027171
 8027108:	08027151 	.word	0x08027151
 802710c:	08027161 	.word	0x08027161
 8027110:	08027171 	.word	0x08027171
 8027114:	08027171 	.word	0x08027171
 8027118:	08027171 	.word	0x08027171
 802711c:	08027171 	.word	0x08027171
 8027120:	08027171 	.word	0x08027171
 8027124:	08027171 	.word	0x08027171
 8027128:	08027171 	.word	0x08027171
 802712c:	08027171 	.word	0x08027171
 8027130:	08027171 	.word	0x08027171
 8027134:	08027171 	.word	0x08027171
 8027138:	08027171 	.word	0x08027171
 802713c:	08027171 	.word	0x08027171
 8027140:	08027171 	.word	0x08027171
 8027144:	08027169 	.word	0x08027169
            case FINGERPRINT_OK:
                LOG_StrLn("Image converted");
 8027148:	4856      	ldr	r0, [pc, #344]	; (80272a4 <Finger_Enroll+0x300>)
 802714a:	f017 f923 	bl	803e394 <LOG_StrLn>
                break;
 802714e:	e013      	b.n	8027178 <Finger_Enroll+0x1d4>
            case FINGERPRINT_IMAGEMESS:
                LOG_StrLn("Image too messy");
 8027150:	4855      	ldr	r0, [pc, #340]	; (80272a8 <Finger_Enroll+0x304>)
 8027152:	f017 f91f 	bl	803e394 <LOG_StrLn>
                break;
 8027156:	e00f      	b.n	8027178 <Finger_Enroll+0x1d4>
            case FINGERPRINT_PACKETRECIEVEERR:
                LOG_StrLn("Communication error");
 8027158:	4849      	ldr	r0, [pc, #292]	; (8027280 <Finger_Enroll+0x2dc>)
 802715a:	f017 f91b 	bl	803e394 <LOG_StrLn>
                break;
 802715e:	e00b      	b.n	8027178 <Finger_Enroll+0x1d4>
            case FINGERPRINT_FEATUREFAIL:
                LOG_StrLn("Could not find finger print features");
 8027160:	4852      	ldr	r0, [pc, #328]	; (80272ac <Finger_Enroll+0x308>)
 8027162:	f017 f917 	bl	803e394 <LOG_StrLn>
                break;
 8027166:	e007      	b.n	8027178 <Finger_Enroll+0x1d4>
            case FINGERPRINT_INVALIDIMAGE:
                LOG_StrLn("Could not find finger print features");
 8027168:	4850      	ldr	r0, [pc, #320]	; (80272ac <Finger_Enroll+0x308>)
 802716a:	f017 f913 	bl	803e394 <LOG_StrLn>
                break;
 802716e:	e003      	b.n	8027178 <Finger_Enroll+0x1d4>
            default:
                LOG_StrLn("Unknown error");
 8027170:	4844      	ldr	r0, [pc, #272]	; (8027284 <Finger_Enroll+0x2e0>)
 8027172:	f017 f90f 	bl	803e394 <LOG_StrLn>
                break;
 8027176:	bf00      	nop
        }

        error = (p != FINGERPRINT_OK);
 8027178:	697b      	ldr	r3, [r7, #20]
 802717a:	2b00      	cmp	r3, #0
 802717c:	bf14      	ite	ne
 802717e:	2301      	movne	r3, #1
 8027180:	2300      	moveq	r3, #0
 8027182:	b2db      	uxtb	r3, r3
 8027184:	77fb      	strb	r3, [r7, #31]
//            _DelayMS(100);
//            p = FZ3387_getImage();
//        } while (p != FINGERPRINT_NOFINGER);
//    }

    if (!error) {
 8027186:	7ffb      	ldrb	r3, [r7, #31]
 8027188:	2b00      	cmp	r3, #0
 802718a:	d12b      	bne.n	80271e4 <Finger_Enroll+0x240>
        //	Create Register model
        LOG_Str("\nCreating model for #");
 802718c:	4848      	ldr	r0, [pc, #288]	; (80272b0 <Finger_Enroll+0x30c>)
 802718e:	f017 f8e9 	bl	803e364 <LOG_Str>
        LOG_Int(id);
 8027192:	79fb      	ldrb	r3, [r7, #7]
 8027194:	4618      	mov	r0, r3
 8027196:	f017 f877 	bl	803e288 <LOG_Int>
        LOG_Enter();
 802719a:	f017 f869 	bl	803e270 <LOG_Enter>

        // Compare model from buffer 1 & 2
        p = FZ3387_createModel();
 802719e:	f7fd fa42 	bl	8024626 <FZ3387_createModel>
 80271a2:	4603      	mov	r3, r0
 80271a4:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 80271a6:	697b      	ldr	r3, [r7, #20]
 80271a8:	2b00      	cmp	r3, #0
 80271aa:	d103      	bne.n	80271b4 <Finger_Enroll+0x210>
            LOG_StrLn("Prints matched!");
 80271ac:	4841      	ldr	r0, [pc, #260]	; (80272b4 <Finger_Enroll+0x310>)
 80271ae:	f017 f8f1 	bl	803e394 <LOG_StrLn>
 80271b2:	e010      	b.n	80271d6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 80271b4:	697b      	ldr	r3, [r7, #20]
 80271b6:	2b01      	cmp	r3, #1
 80271b8:	d103      	bne.n	80271c2 <Finger_Enroll+0x21e>
            LOG_StrLn("Communication error");
 80271ba:	4831      	ldr	r0, [pc, #196]	; (8027280 <Finger_Enroll+0x2dc>)
 80271bc:	f017 f8ea 	bl	803e394 <LOG_StrLn>
 80271c0:	e009      	b.n	80271d6 <Finger_Enroll+0x232>
        } else if (p == FINGERPRINT_ENROLLMISMATCH) {
 80271c2:	697b      	ldr	r3, [r7, #20]
 80271c4:	2b0a      	cmp	r3, #10
 80271c6:	d103      	bne.n	80271d0 <Finger_Enroll+0x22c>
            LOG_StrLn("Fingerprints did not match");
 80271c8:	483b      	ldr	r0, [pc, #236]	; (80272b8 <Finger_Enroll+0x314>)
 80271ca:	f017 f8e3 	bl	803e394 <LOG_StrLn>
 80271ce:	e002      	b.n	80271d6 <Finger_Enroll+0x232>
        } else {
            LOG_StrLn("Unknown error");
 80271d0:	482c      	ldr	r0, [pc, #176]	; (8027284 <Finger_Enroll+0x2e0>)
 80271d2:	f017 f8df 	bl	803e394 <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 80271d6:	697b      	ldr	r3, [r7, #20]
 80271d8:	2b00      	cmp	r3, #0
 80271da:	bf14      	ite	ne
 80271dc:	2301      	movne	r3, #1
 80271de:	2300      	moveq	r3, #0
 80271e0:	b2db      	uxtb	r3, r3
 80271e2:	77fb      	strb	r3, [r7, #31]
    }

    if (!error) {
 80271e4:	7ffb      	ldrb	r3, [r7, #31]
 80271e6:	2b00      	cmp	r3, #0
 80271e8:	d135      	bne.n	8027256 <Finger_Enroll+0x2b2>
        // debug
        LOG_Str("\nID #");
 80271ea:	4834      	ldr	r0, [pc, #208]	; (80272bc <Finger_Enroll+0x318>)
 80271ec:	f017 f8ba 	bl	803e364 <LOG_Str>
        LOG_Int(id);
 80271f0:	79fb      	ldrb	r3, [r7, #7]
 80271f2:	4618      	mov	r0, r3
 80271f4:	f017 f848 	bl	803e288 <LOG_Int>
        LOG_Enter();
 80271f8:	f017 f83a 	bl	803e270 <LOG_Enter>

        //	Store in memory
        p = FZ3387_storeModel(id);
 80271fc:	79fb      	ldrb	r3, [r7, #7]
 80271fe:	b29b      	uxth	r3, r3
 8027200:	4618      	mov	r0, r3
 8027202:	f7fd fa1f 	bl	8024644 <FZ3387_storeModel>
 8027206:	4603      	mov	r3, r0
 8027208:	617b      	str	r3, [r7, #20]
        if (p == FINGERPRINT_OK) {
 802720a:	697b      	ldr	r3, [r7, #20]
 802720c:	2b00      	cmp	r3, #0
 802720e:	d103      	bne.n	8027218 <Finger_Enroll+0x274>
            LOG_StrLn("Stored!");
 8027210:	482b      	ldr	r0, [pc, #172]	; (80272c0 <Finger_Enroll+0x31c>)
 8027212:	f017 f8bf 	bl	803e394 <LOG_StrLn>
 8027216:	e017      	b.n	8027248 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 8027218:	697b      	ldr	r3, [r7, #20]
 802721a:	2b01      	cmp	r3, #1
 802721c:	d103      	bne.n	8027226 <Finger_Enroll+0x282>
            LOG_StrLn("Communication error");
 802721e:	4818      	ldr	r0, [pc, #96]	; (8027280 <Finger_Enroll+0x2dc>)
 8027220:	f017 f8b8 	bl	803e394 <LOG_StrLn>
 8027224:	e010      	b.n	8027248 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_BADLOCATION) {
 8027226:	697b      	ldr	r3, [r7, #20]
 8027228:	2b0b      	cmp	r3, #11
 802722a:	d103      	bne.n	8027234 <Finger_Enroll+0x290>
            LOG_StrLn("Could not store in that location");
 802722c:	4825      	ldr	r0, [pc, #148]	; (80272c4 <Finger_Enroll+0x320>)
 802722e:	f017 f8b1 	bl	803e394 <LOG_StrLn>
 8027232:	e009      	b.n	8027248 <Finger_Enroll+0x2a4>
        } else if (p == FINGERPRINT_FLASHERR) {
 8027234:	697b      	ldr	r3, [r7, #20]
 8027236:	2b18      	cmp	r3, #24
 8027238:	d103      	bne.n	8027242 <Finger_Enroll+0x29e>
            LOG_StrLn("Error writing to flash");
 802723a:	4823      	ldr	r0, [pc, #140]	; (80272c8 <Finger_Enroll+0x324>)
 802723c:	f017 f8aa 	bl	803e394 <LOG_StrLn>
 8027240:	e002      	b.n	8027248 <Finger_Enroll+0x2a4>
        } else {
            LOG_StrLn("Unknown error");
 8027242:	4810      	ldr	r0, [pc, #64]	; (8027284 <Finger_Enroll+0x2e0>)
 8027244:	f017 f8a6 	bl	803e394 <LOG_StrLn>
        }

        error = (p != FINGERPRINT_OK);
 8027248:	697b      	ldr	r3, [r7, #20]
 802724a:	2b00      	cmp	r3, #0
 802724c:	bf14      	ite	ne
 802724e:	2301      	movne	r3, #1
 8027250:	2300      	moveq	r3, #0
 8027252:	b2db      	uxtb	r3, r3
 8027254:	77fb      	strb	r3, [r7, #31]
    }

    // reset indicator
    _LedWrite(0);
 8027256:	2000      	movs	r0, #0
 8027258:	f018 fa60 	bl	803f71c <_LedWrite>
    HMI1.d.status.finger = 0;
 802725c:	4b0d      	ldr	r3, [pc, #52]	; (8027294 <Finger_Enroll+0x2f0>)
 802725e:	2200      	movs	r2, #0
 8027260:	711a      	strb	r2, [r3, #4]
    unlock();
 8027262:	f000 f8d9 	bl	8027418 <unlock>

    return !error;
 8027266:	7ffb      	ldrb	r3, [r7, #31]
 8027268:	2b00      	cmp	r3, #0
 802726a:	bf0c      	ite	eq
 802726c:	2301      	moveq	r3, #1
 802726e:	2300      	movne	r3, #0
 8027270:	b2db      	uxtb	r3, r3
}
 8027272:	4618      	mov	r0, r3
 8027274:	3720      	adds	r7, #32
 8027276:	46bd      	mov	sp, r7
 8027278:	bd80      	pop	{r7, pc}
 802727a:	bf00      	nop
 802727c:	080434b8 	.word	0x080434b8
 8027280:	080434c4 	.word	0x080434c4
 8027284:	080434d8 	.word	0x080434d8
 8027288:	080434e8 	.word	0x080434e8
 802728c:	2000840c 	.word	0x2000840c
 8027290:	080434fc 	.word	0x080434fc
 8027294:	200001e4 	.word	0x200001e4
 8027298:	08043528 	.word	0x08043528
 802729c:	08043534 	.word	0x08043534
 80272a0:	08043538 	.word	0x08043538
 80272a4:	08043548 	.word	0x08043548
 80272a8:	08043558 	.word	0x08043558
 80272ac:	08043568 	.word	0x08043568
 80272b0:	08043590 	.word	0x08043590
 80272b4:	080435a8 	.word	0x080435a8
 80272b8:	080435b8 	.word	0x080435b8
 80272bc:	080435d4 	.word	0x080435d4
 80272c0:	080435dc 	.word	0x080435dc
 80272c4:	080435e4 	.word	0x080435e4
 80272c8:	08043608 	.word	0x08043608

080272cc <Finger_DeleteID>:

uint8_t Finger_DeleteID(uint8_t id) {
 80272cc:	b580      	push	{r7, lr}
 80272ce:	b084      	sub	sp, #16
 80272d0:	af00      	add	r7, sp, #0
 80272d2:	4603      	mov	r3, r0
 80272d4:	71fb      	strb	r3, [r7, #7]
    int8_t p;

    lock();
 80272d6:	f000 f88f 	bl	80273f8 <lock>
    // delete the modle
    p = FZ3387_deleteModel(id);
 80272da:	79fb      	ldrb	r3, [r7, #7]
 80272dc:	b29b      	uxth	r3, r3
 80272de:	4618      	mov	r0, r3
 80272e0:	f7fd f9cc 	bl	802467c <FZ3387_deleteModel>
 80272e4:	4603      	mov	r3, r0
 80272e6:	73fb      	strb	r3, [r7, #15]
    if (p == FINGERPRINT_OK) {
 80272e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80272ec:	2b00      	cmp	r3, #0
 80272ee:	d103      	bne.n	80272f8 <Finger_DeleteID+0x2c>
        LOG_StrLn("Deleted!");
 80272f0:	4818      	ldr	r0, [pc, #96]	; (8027354 <Finger_DeleteID+0x88>)
 80272f2:	f017 f84f 	bl	803e394 <LOG_StrLn>
 80272f6:	e020      	b.n	802733a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_PACKETRECIEVEERR) {
 80272f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80272fc:	2b01      	cmp	r3, #1
 80272fe:	d103      	bne.n	8027308 <Finger_DeleteID+0x3c>
        LOG_StrLn("Communication error");
 8027300:	4815      	ldr	r0, [pc, #84]	; (8027358 <Finger_DeleteID+0x8c>)
 8027302:	f017 f847 	bl	803e394 <LOG_StrLn>
 8027306:	e018      	b.n	802733a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_BADLOCATION) {
 8027308:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802730c:	2b0b      	cmp	r3, #11
 802730e:	d103      	bne.n	8027318 <Finger_DeleteID+0x4c>
        LOG_StrLn("Could not delete in that location");
 8027310:	4812      	ldr	r0, [pc, #72]	; (802735c <Finger_DeleteID+0x90>)
 8027312:	f017 f83f 	bl	803e394 <LOG_StrLn>
 8027316:	e010      	b.n	802733a <Finger_DeleteID+0x6e>
    } else if (p == FINGERPRINT_FLASHERR) {
 8027318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802731c:	2b18      	cmp	r3, #24
 802731e:	d103      	bne.n	8027328 <Finger_DeleteID+0x5c>
        LOG_StrLn("Error writing to flash");
 8027320:	480f      	ldr	r0, [pc, #60]	; (8027360 <Finger_DeleteID+0x94>)
 8027322:	f017 f837 	bl	803e394 <LOG_StrLn>
 8027326:	e008      	b.n	802733a <Finger_DeleteID+0x6e>
    } else {
        LOG_Str("\nUnknown error: 0x");
 8027328:	480e      	ldr	r0, [pc, #56]	; (8027364 <Finger_DeleteID+0x98>)
 802732a:	f017 f81b 	bl	803e364 <LOG_Str>
        LOG_Hex8(p);
 802732e:	7bfb      	ldrb	r3, [r7, #15]
 8027330:	4618      	mov	r0, r3
 8027332:	f016 fff7 	bl	803e324 <LOG_Hex8>
        LOG_Enter();
 8027336:	f016 ff9b 	bl	803e270 <LOG_Enter>
    }
    unlock();
 802733a:	f000 f86d 	bl	8027418 <unlock>

    return (p == FINGERPRINT_OK);
 802733e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8027342:	2b00      	cmp	r3, #0
 8027344:	bf0c      	ite	eq
 8027346:	2301      	moveq	r3, #1
 8027348:	2300      	movne	r3, #0
 802734a:	b2db      	uxtb	r3, r3
}
 802734c:	4618      	mov	r0, r3
 802734e:	3710      	adds	r7, #16
 8027350:	46bd      	mov	sp, r7
 8027352:	bd80      	pop	{r7, pc}
 8027354:	08043620 	.word	0x08043620
 8027358:	080434c4 	.word	0x080434c4
 802735c:	0804362c 	.word	0x0804362c
 8027360:	08043608 	.word	0x08043608
 8027364:	08043650 	.word	0x08043650

08027368 <Finger_EmptyDatabase>:

uint8_t Finger_EmptyDatabase(void) {
 8027368:	b580      	push	{r7, lr}
 802736a:	b082      	sub	sp, #8
 802736c:	af00      	add	r7, sp, #0
    int8_t p;

    lock();
 802736e:	f000 f843 	bl	80273f8 <lock>
    // reset database
    p = FZ3387_emptyDatabase();
 8027372:	f7fd f9a1 	bl	80246b8 <FZ3387_emptyDatabase>
 8027376:	4603      	mov	r3, r0
 8027378:	71fb      	strb	r3, [r7, #7]
    unlock();
 802737a:	f000 f84d 	bl	8027418 <unlock>

    return (p == FINGERPRINT_OK);
 802737e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027382:	2b00      	cmp	r3, #0
 8027384:	bf0c      	ite	eq
 8027386:	2301      	moveq	r3, #1
 8027388:	2300      	movne	r3, #0
 802738a:	b2db      	uxtb	r3, r3
}
 802738c:	4618      	mov	r0, r3
 802738e:	3708      	adds	r7, #8
 8027390:	46bd      	mov	sp, r7
 8027392:	bd80      	pop	{r7, pc}

08027394 <Finger_AuthFast>:
    unlock();

    return id;
}

int8_t Finger_AuthFast(void) {
 8027394:	b580      	push	{r7, lr}
 8027396:	b082      	sub	sp, #8
 8027398:	af00      	add	r7, sp, #0
    int8_t p, id = -1;
 802739a:	23ff      	movs	r3, #255	; 0xff
 802739c:	71bb      	strb	r3, [r7, #6]

    lock();
 802739e:	f000 f82b 	bl	80273f8 <lock>

    // scan the finger print
    p = FZ3387_getImage();
 80273a2:	f7fd f91d 	bl	80245e0 <FZ3387_getImage>
 80273a6:	4603      	mov	r3, r0
 80273a8:	71fb      	strb	r3, [r7, #7]

    // OK success!, convert the image taken
    if (p == FINGERPRINT_OK) {
 80273aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80273ae:	2b00      	cmp	r3, #0
 80273b0:	d104      	bne.n	80273bc <Finger_AuthFast+0x28>
        p = FZ3387_image2Tz(1);
 80273b2:	2001      	movs	r0, #1
 80273b4:	f7fd f923 	bl	80245fe <FZ3387_image2Tz>
 80273b8:	4603      	mov	r3, r0
 80273ba:	71fb      	strb	r3, [r7, #7]
    }

    // Find in the model
    if (p == FINGERPRINT_OK) {
 80273bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80273c0:	2b00      	cmp	r3, #0
 80273c2:	d103      	bne.n	80273cc <Finger_AuthFast+0x38>
        p = FZ3387_fingerFastSearch();
 80273c4:	f7fd f988 	bl	80246d8 <FZ3387_fingerFastSearch>
 80273c8:	4603      	mov	r3, r0
 80273ca:	71fb      	strb	r3, [r7, #7]
    }

    // found a match!
    if (p == FINGERPRINT_OK) {
 80273cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80273d0:	2b00      	cmp	r3, #0
 80273d2:	d106      	bne.n	80273e2 <Finger_AuthFast+0x4e>
        if (finger.confidence > FINGER_CONFIDENCE_MIN) {
 80273d4:	4b07      	ldr	r3, [pc, #28]	; (80273f4 <Finger_AuthFast+0x60>)
 80273d6:	885b      	ldrh	r3, [r3, #2]
 80273d8:	2b32      	cmp	r3, #50	; 0x32
 80273da:	d902      	bls.n	80273e2 <Finger_AuthFast+0x4e>
            id = finger.id;
 80273dc:	4b05      	ldr	r3, [pc, #20]	; (80273f4 <Finger_AuthFast+0x60>)
 80273de:	881b      	ldrh	r3, [r3, #0]
 80273e0:	71bb      	strb	r3, [r7, #6]
        }
    }
    unlock();
 80273e2:	f000 f819 	bl	8027418 <unlock>

    return id;
 80273e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
}
 80273ea:	4618      	mov	r0, r3
 80273ec:	3708      	adds	r7, #8
 80273ee:	46bd      	mov	sp, r7
 80273f0:	bd80      	pop	{r7, pc}
 80273f2:	bf00      	nop
 80273f4:	2000840c 	.word	0x2000840c

080273f8 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80273f8:	b580      	push	{r7, lr}
 80273fa:	af00      	add	r7, sp, #0
    osMutexAcquire(FingerRecMutexHandle, osWaitForever);
 80273fc:	4b05      	ldr	r3, [pc, #20]	; (8027414 <lock+0x1c>)
 80273fe:	681b      	ldr	r3, [r3, #0]
 8027400:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8027404:	4618      	mov	r0, r3
 8027406:	f010 fd35 	bl	8037e74 <osMutexAcquire>
    FZ3387_SET_POWER(1);
 802740a:	2001      	movs	r0, #1
 802740c:	f7fc ff3e 	bl	802428c <FZ3387_SET_POWER>
}
 8027410:	bf00      	nop
 8027412:	bd80      	pop	{r7, pc}
 8027414:	20008a54 	.word	0x20008a54

08027418 <unlock>:

static void unlock(void) {
 8027418:	b580      	push	{r7, lr}
 802741a:	af00      	add	r7, sp, #0
    FZ3387_SET_POWER(0);
 802741c:	2000      	movs	r0, #0
 802741e:	f7fc ff35 	bl	802428c <FZ3387_SET_POWER>
    _DelayMS(50);
 8027422:	2032      	movs	r0, #50	; 0x32
 8027424:	f018 f968 	bl	803f6f8 <_DelayMS>
    osMutexRelease(FingerRecMutexHandle);
 8027428:	4b03      	ldr	r3, [pc, #12]	; (8027438 <unlock+0x20>)
 802742a:	681b      	ldr	r3, [r3, #0]
 802742c:	4618      	mov	r0, r3
 802742e:	f010 fd7f 	bl	8037f30 <osMutexRelease>
}
 8027432:	bf00      	nop
 8027434:	bd80      	pop	{r7, pc}
 8027436:	bf00      	nop
 8027438:	20008a54 	.word	0x20008a54

0802743c <GPS_Init>:

/* Private variables ----------------------------------------------------------*/
static nmea_t nmea;

/* Public functions implementation --------------------------------------------*/
void GPS_Init(void) {
 802743c:	b580      	push	{r7, lr}
 802743e:	b082      	sub	sp, #8
 8027440:	af00      	add	r7, sp, #0
    uint32_t tick;

    // Inititalize Module
    _LedWrite(1);
 8027442:	2001      	movs	r0, #1
 8027444:	f018 f96a 	bl	803f71c <_LedWrite>
    do {
        LOG_StrLn("GPS:Init");
 8027448:	481c      	ldr	r0, [pc, #112]	; (80274bc <GPS_Init+0x80>)
 802744a:	f016 ffa3 	bl	803e394 <LOG_StrLn>

        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 0);
 802744e:	2200      	movs	r2, #0
 8027450:	2102      	movs	r1, #2
 8027452:	481b      	ldr	r0, [pc, #108]	; (80274c0 <GPS_Init+0x84>)
 8027454:	f008 fe90 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027458:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802745c:	f018 f94c 	bl	803f6f8 <_DelayMS>
        HAL_GPIO_WritePin(INT_GPS_PWR_GPIO_Port, INT_GPS_PWR_Pin, 1);
 8027460:	2201      	movs	r2, #1
 8027462:	2102      	movs	r1, #2
 8027464:	4816      	ldr	r0, [pc, #88]	; (80274c0 <GPS_Init+0x84>)
 8027466:	f008 fe87 	bl	8030178 <HAL_GPIO_WritePin>

        // set timeout guard
        tick = _GetTickMS();
 802746a:	f018 f950 	bl	803f70e <_GetTickMS>
 802746e:	6078      	str	r0, [r7, #4]
        while ((_GetTickMS() - tick) < 5000) {
 8027470:	e008      	b.n	8027484 <GPS_Init+0x48>
            if (strlen(UBLOX_UART_RX) > 50) {
 8027472:	4814      	ldr	r0, [pc, #80]	; (80274c4 <GPS_Init+0x88>)
 8027474:	f7f8 fede 	bl	8020234 <strlen>
 8027478:	4603      	mov	r3, r0
 802747a:	2b32      	cmp	r3, #50	; 0x32
 802747c:	d80c      	bhi.n	8027498 <GPS_Init+0x5c>
                break;
            }
            _DelayMS(10);
 802747e:	200a      	movs	r0, #10
 8027480:	f018 f93a 	bl	803f6f8 <_DelayMS>
        while ((_GetTickMS() - tick) < 5000) {
 8027484:	f018 f943 	bl	803f70e <_GetTickMS>
 8027488:	4602      	mov	r2, r0
 802748a:	687b      	ldr	r3, [r7, #4]
 802748c:	1ad3      	subs	r3, r2, r3
 802748e:	f241 3287 	movw	r2, #4999	; 0x1387
 8027492:	4293      	cmp	r3, r2
 8027494:	d9ed      	bls.n	8027472 <GPS_Init+0x36>
 8027496:	e000      	b.n	802749a <GPS_Init+0x5e>
                break;
 8027498:	bf00      	nop
        }
    } while (strlen(UBLOX_UART_RX) <= 50);
 802749a:	480a      	ldr	r0, [pc, #40]	; (80274c4 <GPS_Init+0x88>)
 802749c:	f7f8 feca 	bl	8020234 <strlen>
 80274a0:	4603      	mov	r3, r0
 80274a2:	2b32      	cmp	r3, #50	; 0x32
 80274a4:	d9d0      	bls.n	8027448 <GPS_Init+0xc>
    _LedWrite(0);
 80274a6:	2000      	movs	r0, #0
 80274a8:	f018 f938 	bl	803f71c <_LedWrite>

    nmea_init(&nmea);
 80274ac:	4806      	ldr	r0, [pc, #24]	; (80274c8 <GPS_Init+0x8c>)
 80274ae:	f7fd fb55 	bl	8024b5c <nmea_init>
}
 80274b2:	bf00      	nop
 80274b4:	3708      	adds	r7, #8
 80274b6:	46bd      	mov	sp, r7
 80274b8:	bd80      	pop	{r7, pc}
 80274ba:	bf00      	nop
 80274bc:	080436cc 	.word	0x080436cc
 80274c0:	40020800 	.word	0x40020800
 80274c4:	20008164 	.word	0x20008164
 80274c8:	20000e3c 	.word	0x20000e3c

080274cc <GPS_Capture>:

uint8_t GPS_Capture(void) {
 80274cc:	b580      	push	{r7, lr}
 80274ce:	af00      	add	r7, sp, #0
    nmea_process(&nmea, UBLOX_UART_RX, strlen(UBLOX_UART_RX));
 80274d0:	481d      	ldr	r0, [pc, #116]	; (8027548 <GPS_Capture+0x7c>)
 80274d2:	f7f8 feaf 	bl	8020234 <strlen>
 80274d6:	4603      	mov	r3, r0
 80274d8:	461a      	mov	r2, r3
 80274da:	491b      	ldr	r1, [pc, #108]	; (8027548 <GPS_Capture+0x7c>)
 80274dc:	481b      	ldr	r0, [pc, #108]	; (802754c <GPS_Capture+0x80>)
 80274de:	f7fd fb4b 	bl	8024b78 <nmea_process>

    // copy only necessary part
    GPS.dop_h = nmea.dop_h;
 80274e2:	4b1a      	ldr	r3, [pc, #104]	; (802754c <GPS_Capture+0x80>)
 80274e4:	699b      	ldr	r3, [r3, #24]
 80274e6:	4a1a      	ldr	r2, [pc, #104]	; (8027550 <GPS_Capture+0x84>)
 80274e8:	6013      	str	r3, [r2, #0]
    GPS.latitude = nmea.latitude;
 80274ea:	4b18      	ldr	r3, [pc, #96]	; (802754c <GPS_Capture+0x80>)
 80274ec:	681b      	ldr	r3, [r3, #0]
 80274ee:	4a18      	ldr	r2, [pc, #96]	; (8027550 <GPS_Capture+0x84>)
 80274f0:	6053      	str	r3, [r2, #4]
    GPS.longitude = nmea.longitude;
 80274f2:	4b16      	ldr	r3, [pc, #88]	; (802754c <GPS_Capture+0x80>)
 80274f4:	685b      	ldr	r3, [r3, #4]
 80274f6:	4a16      	ldr	r2, [pc, #88]	; (8027550 <GPS_Capture+0x84>)
 80274f8:	6093      	str	r3, [r2, #8]
    GPS.heading = nmea.coarse;
 80274fa:	4b14      	ldr	r3, [pc, #80]	; (802754c <GPS_Capture+0x80>)
 80274fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80274fe:	4a14      	ldr	r2, [pc, #80]	; (8027550 <GPS_Capture+0x84>)
 8027500:	60d3      	str	r3, [r2, #12]
    GPS.speed_kph = nmea_to_speed(nmea.speed, nmea_speed_kph);
 8027502:	4b12      	ldr	r3, [pc, #72]	; (802754c <GPS_Capture+0x80>)
 8027504:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027508:	2001      	movs	r0, #1
 802750a:	eeb0 0a67 	vmov.f32	s0, s15
 802750e:	f7fd fbed 	bl	8024cec <nmea_to_speed>
 8027512:	eef0 7a40 	vmov.f32	s15, s0
 8027516:	4b0e      	ldr	r3, [pc, #56]	; (8027550 <GPS_Capture+0x84>)
 8027518:	edc3 7a04 	vstr	s15, [r3, #16]
    GPS.speed_mps = nmea_to_speed(nmea.speed, nmea_speed_mps);
 802751c:	4b0b      	ldr	r3, [pc, #44]	; (802754c <GPS_Capture+0x80>)
 802751e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8027522:	2002      	movs	r0, #2
 8027524:	eeb0 0a67 	vmov.f32	s0, s15
 8027528:	f7fd fbe0 	bl	8024cec <nmea_to_speed>
 802752c:	eef0 7a40 	vmov.f32	s15, s0
 8027530:	4b07      	ldr	r3, [pc, #28]	; (8027550 <GPS_Capture+0x84>)
 8027532:	edc3 7a05 	vstr	s15, [r3, #20]

    return nmea.fix > 0;
 8027536:	4b05      	ldr	r3, [pc, #20]	; (802754c <GPS_Capture+0x80>)
 8027538:	7c5b      	ldrb	r3, [r3, #17]
 802753a:	2b00      	cmp	r3, #0
 802753c:	bf14      	ite	ne
 802753e:	2301      	movne	r3, #1
 8027540:	2300      	moveq	r3, #0
 8027542:	b2db      	uxtb	r3, r3
}
 8027544:	4618      	mov	r0, r3
 8027546:	bd80      	pop	{r7, pc}
 8027548:	20008164 	.word	0x20008164
 802754c:	20000e3c 	.word	0x20000e3c
 8027550:	2000844c 	.word	0x2000844c

08027554 <GPS_CalculateOdometer>:
    LOG_StrLn("GPS:Buffer = ");
    LOG_Buf(UBLOX_UART_RX, sizeof(UBLOX_UART_RX));
    LOG_Enter();
}

void GPS_CalculateOdometer(void) {
 8027554:	b580      	push	{r7, lr}
 8027556:	b082      	sub	sp, #8
 8027558:	af00      	add	r7, sp, #0
    static uint16_t odometer_mps = 0;

    // dummy odometer
    if (GPS.speed_mps > 5) {
 802755a:	4b2a      	ldr	r3, [pc, #168]	; (8027604 <GPS_CalculateOdometer+0xb0>)
 802755c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027560:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8027564:	eef4 7ac7 	vcmpe.f32	s15, s14
 8027568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802756c:	dd19      	ble.n	80275a2 <GPS_CalculateOdometer+0x4e>
        odometer_mps += (GPS.speed_mps * GPS_INTERVAL_MS) / 1000;
 802756e:	4b26      	ldr	r3, [pc, #152]	; (8027608 <GPS_CalculateOdometer+0xb4>)
 8027570:	881b      	ldrh	r3, [r3, #0]
 8027572:	ee07 3a90 	vmov	s15, r3
 8027576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802757a:	4b22      	ldr	r3, [pc, #136]	; (8027604 <GPS_CalculateOdometer+0xb0>)
 802757c:	edd3 7a05 	vldr	s15, [r3, #20]
 8027580:	eddf 6a22 	vldr	s13, [pc, #136]	; 802760c <GPS_CalculateOdometer+0xb8>
 8027584:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8027588:	ed9f 6a21 	vldr	s12, [pc, #132]	; 8027610 <GPS_CalculateOdometer+0xbc>
 802758c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8027590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8027594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8027598:	ee17 3a90 	vmov	r3, s15
 802759c:	b29a      	uxth	r2, r3
 802759e:	4b1a      	ldr	r3, [pc, #104]	; (8027608 <GPS_CalculateOdometer+0xb4>)
 80275a0:	801a      	strh	r2, [r3, #0]
    }
    // check if already > 1km
    if (odometer_mps >= 1000) {
 80275a2:	4b19      	ldr	r3, [pc, #100]	; (8027608 <GPS_CalculateOdometer+0xb4>)
 80275a4:	881b      	ldrh	r3, [r3, #0]
 80275a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80275aa:	d30b      	bcc.n	80275c4 <GPS_CalculateOdometer+0x70>
        odometer_mps = 0;
 80275ac:	4b16      	ldr	r3, [pc, #88]	; (8027608 <GPS_CalculateOdometer+0xb4>)
 80275ae:	2200      	movs	r2, #0
 80275b0:	801a      	strh	r2, [r3, #0]

        // Accumulate Odometer (Save permanently)
        EEPROM_Odometer(EE_CMD_W, VCU.d.odometer + 1);
 80275b2:	4b18      	ldr	r3, [pc, #96]	; (8027614 <GPS_CalculateOdometer+0xc0>)
 80275b4:	68db      	ldr	r3, [r3, #12]
 80275b6:	3301      	adds	r3, #1
 80275b8:	4619      	mov	r1, r3
 80275ba:	2001      	movs	r0, #1
 80275bc:	f017 f840 	bl	803e640 <EEPROM_Odometer>

        // Accumulate Sub-Trip (Reset on Start)
        HBAR_AccumulateSubTrip();
 80275c0:	f000 fb2c 	bl	8027c1c <HBAR_AccumulateSubTrip>
    }

    // FIXME: use real data
    // update data
    VCU.d.speed = GPS.speed_kph;
 80275c4:	4b0f      	ldr	r3, [pc, #60]	; (8027604 <GPS_CalculateOdometer+0xb0>)
 80275c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80275ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80275ce:	edc7 7a01 	vstr	s15, [r7, #4]
 80275d2:	793b      	ldrb	r3, [r7, #4]
 80275d4:	b2da      	uxtb	r2, r3
 80275d6:	4b0f      	ldr	r3, [pc, #60]	; (8027614 <GPS_CalculateOdometer+0xc0>)
 80275d8:	725a      	strb	r2, [r3, #9]
    VCU.d.volume = VCU.d.speed * 100 / MCU_SPEED_MAX;
 80275da:	4b0e      	ldr	r3, [pc, #56]	; (8027614 <GPS_CalculateOdometer+0xc0>)
 80275dc:	7a5b      	ldrb	r3, [r3, #9]
 80275de:	461a      	mov	r2, r3
 80275e0:	2364      	movs	r3, #100	; 0x64
 80275e2:	fb03 f302 	mul.w	r3, r3, r2
 80275e6:	4a0c      	ldr	r2, [pc, #48]	; (8027618 <GPS_CalculateOdometer+0xc4>)
 80275e8:	fb82 1203 	smull	r1, r2, r2, r3
 80275ec:	441a      	add	r2, r3
 80275ee:	11d2      	asrs	r2, r2, #7
 80275f0:	17db      	asrs	r3, r3, #31
 80275f2:	1ad3      	subs	r3, r2, r3
 80275f4:	b2da      	uxtb	r2, r3
 80275f6:	4b07      	ldr	r3, [pc, #28]	; (8027614 <GPS_CalculateOdometer+0xc0>)
 80275f8:	721a      	strb	r2, [r3, #8]
}
 80275fa:	bf00      	nop
 80275fc:	3708      	adds	r7, #8
 80275fe:	46bd      	mov	sp, r7
 8027600:	bd80      	pop	{r7, pc}
 8027602:	bf00      	nop
 8027604:	2000844c 	.word	0x2000844c
 8027608:	20000eb0 	.word	0x20000eb0
 802760c:	451c4000 	.word	0x451c4000
 8027610:	447a0000 	.word	0x447a0000
 8027614:	20000228 	.word	0x20000228
 8027618:	80808081 	.word	0x80808081

0802761c <GYRO_Init>:
static mems_t mems, calibrator;
static uint8_t calibrated;
static mems_decision_t decider;

/* Public functions implementation --------------------------------------------*/
void GYRO_Init(void) {
 802761c:	b5b0      	push	{r4, r5, r7, lr}
 802761e:	b08a      	sub	sp, #40	; 0x28
 8027620:	af02      	add	r7, sp, #8
    MPU6050_Result result;
    calibrated = 0;
 8027622:	4b1f      	ldr	r3, [pc, #124]	; (80276a0 <GYRO_Init+0x84>)
 8027624:	2200      	movs	r2, #0
 8027626:	701a      	strb	r2, [r3, #0]

    do {
        LOG_StrLn("Gyro:Init");
 8027628:	481e      	ldr	r0, [pc, #120]	; (80276a4 <GYRO_Init+0x88>)
 802762a:	f016 feb3 	bl	803e394 <LOG_StrLn>

        // MOSFET Control
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 0);
 802762e:	2200      	movs	r2, #0
 8027630:	2110      	movs	r1, #16
 8027632:	481d      	ldr	r0, [pc, #116]	; (80276a8 <GYRO_Init+0x8c>)
 8027634:	f008 fda0 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(500);
 8027638:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 802763c:	f018 f85c 	bl	803f6f8 <_DelayMS>
        HAL_GPIO_WritePin(INT_GYRO_PWR_GPIO_Port, INT_GYRO_PWR_Pin, 1);
 8027640:	2201      	movs	r2, #1
 8027642:	2110      	movs	r1, #16
 8027644:	4818      	ldr	r0, [pc, #96]	; (80276a8 <GYRO_Init+0x8c>)
 8027646:	f008 fd97 	bl	8030178 <HAL_GPIO_WritePin>
        _DelayMS(1000);
 802764a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802764e:	f018 f853 	bl	803f6f8 <_DelayMS>

        // module initialization
        result = MPU6050_Init(&hi2c3, &mpu, MPU6050_Device_0, MPU6050_Accelerometer_16G, MPU6050_Gyroscope_2000s);
 8027652:	2303      	movs	r3, #3
 8027654:	9300      	str	r3, [sp, #0]
 8027656:	2303      	movs	r3, #3
 8027658:	2200      	movs	r2, #0
 802765a:	4914      	ldr	r1, [pc, #80]	; (80276ac <GYRO_Init+0x90>)
 802765c:	4814      	ldr	r0, [pc, #80]	; (80276b0 <GYRO_Init+0x94>)
 802765e:	f7fd f8af 	bl	80247c0 <MPU6050_Init>
 8027662:	4603      	mov	r3, r0
 8027664:	77fb      	strb	r3, [r7, #31]

    } while (result != MPU6050_Result_Ok);
 8027666:	7ffb      	ldrb	r3, [r7, #31]
 8027668:	2b00      	cmp	r3, #0
 802766a:	d1dd      	bne.n	8027628 <GYRO_Init+0xc>

    // Set calibrator
    calibrator = GYRO_Average(500);
 802766c:	4c11      	ldr	r4, [pc, #68]	; (80276b4 <GYRO_Init+0x98>)
 802766e:	463b      	mov	r3, r7
 8027670:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8027674:	4618      	mov	r0, r3
 8027676:	f000 f821 	bl	80276bc <GYRO_Average>
 802767a:	4625      	mov	r5, r4
 802767c:	463c      	mov	r4, r7
 802767e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027680:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8027682:	e894 0003 	ldmia.w	r4, {r0, r1}
 8027686:	e885 0003 	stmia.w	r5, {r0, r1}
    calibrated = 1;
 802768a:	4b05      	ldr	r3, [pc, #20]	; (80276a0 <GYRO_Init+0x84>)
 802768c:	2201      	movs	r2, #1
 802768e:	701a      	strb	r2, [r3, #0]
    LOG_StrLn("Gyro:Calibrated");
 8027690:	4809      	ldr	r0, [pc, #36]	; (80276b8 <GYRO_Init+0x9c>)
 8027692:	f016 fe7f 	bl	803e394 <LOG_StrLn>
}
 8027696:	bf00      	nop
 8027698:	3720      	adds	r7, #32
 802769a:	46bd      	mov	sp, r7
 802769c:	bdb0      	pop	{r4, r5, r7, pc}
 802769e:	bf00      	nop
 80276a0:	20000f00 	.word	0x20000f00
 80276a4:	080436e8 	.word	0x080436e8
 80276a8:	40020400 	.word	0x40020400
 80276ac:	20000eb4 	.word	0x20000eb4
 80276b0:	20008524 	.word	0x20008524
 80276b4:	20000ee8 	.word	0x20000ee8
 80276b8:	080436f4 	.word	0x080436f4

080276bc <GYRO_Average>:

mems_t GYRO_Average(uint16_t sample) {
 80276bc:	b5b0      	push	{r4, r5, r7, lr}
 80276be:	b084      	sub	sp, #16
 80276c0:	af00      	add	r7, sp, #0
 80276c2:	6078      	str	r0, [r7, #4]
 80276c4:	460b      	mov	r3, r1
 80276c6:	807b      	strh	r3, [r7, #2]
    uint16_t i;

    // reset value
    mems.accelerometer.x = 0;
 80276c8:	4b5a      	ldr	r3, [pc, #360]	; (8027834 <GYRO_Average+0x178>)
 80276ca:	2200      	movs	r2, #0
 80276cc:	601a      	str	r2, [r3, #0]
    mems.accelerometer.y = 0;
 80276ce:	4b59      	ldr	r3, [pc, #356]	; (8027834 <GYRO_Average+0x178>)
 80276d0:	2200      	movs	r2, #0
 80276d2:	605a      	str	r2, [r3, #4]
    mems.accelerometer.z = 0;
 80276d4:	4b57      	ldr	r3, [pc, #348]	; (8027834 <GYRO_Average+0x178>)
 80276d6:	2200      	movs	r2, #0
 80276d8:	609a      	str	r2, [r3, #8]
    mems.gyroscope.x = 0;
 80276da:	4b56      	ldr	r3, [pc, #344]	; (8027834 <GYRO_Average+0x178>)
 80276dc:	2200      	movs	r2, #0
 80276de:	60da      	str	r2, [r3, #12]
    mems.gyroscope.y = 0;
 80276e0:	4b54      	ldr	r3, [pc, #336]	; (8027834 <GYRO_Average+0x178>)
 80276e2:	2200      	movs	r2, #0
 80276e4:	611a      	str	r2, [r3, #16]
    mems.gyroscope.z = 0;
 80276e6:	4b53      	ldr	r3, [pc, #332]	; (8027834 <GYRO_Average+0x178>)
 80276e8:	2200      	movs	r2, #0
 80276ea:	615a      	str	r2, [r3, #20]

    // sampling
    for (i = 0; i < sample; i++) {
 80276ec:	2300      	movs	r3, #0
 80276ee:	81fb      	strh	r3, [r7, #14]
 80276f0:	e036      	b.n	8027760 <GYRO_Average+0xa4>
        // read sensor
        MPU6050_ReadAll(&hi2c3, &mpu);
 80276f2:	4951      	ldr	r1, [pc, #324]	; (8027838 <GYRO_Average+0x17c>)
 80276f4:	4851      	ldr	r0, [pc, #324]	; (802783c <GYRO_Average+0x180>)
 80276f6:	f7fd f9bd 	bl	8024a74 <MPU6050_ReadAll>
        // sum all value
        mems.accelerometer.x += mpu.Gyroscope_X;
 80276fa:	4b4e      	ldr	r3, [pc, #312]	; (8027834 <GYRO_Average+0x178>)
 80276fc:	681b      	ldr	r3, [r3, #0]
 80276fe:	4a4e      	ldr	r2, [pc, #312]	; (8027838 <GYRO_Average+0x17c>)
 8027700:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8027704:	4413      	add	r3, r2
 8027706:	4a4b      	ldr	r2, [pc, #300]	; (8027834 <GYRO_Average+0x178>)
 8027708:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y += mpu.Gyroscope_Y;
 802770a:	4b4a      	ldr	r3, [pc, #296]	; (8027834 <GYRO_Average+0x178>)
 802770c:	685b      	ldr	r3, [r3, #4]
 802770e:	4a4a      	ldr	r2, [pc, #296]	; (8027838 <GYRO_Average+0x17c>)
 8027710:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8027714:	4413      	add	r3, r2
 8027716:	4a47      	ldr	r2, [pc, #284]	; (8027834 <GYRO_Average+0x178>)
 8027718:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z += mpu.Gyroscope_Z;
 802771a:	4b46      	ldr	r3, [pc, #280]	; (8027834 <GYRO_Average+0x178>)
 802771c:	689b      	ldr	r3, [r3, #8]
 802771e:	4a46      	ldr	r2, [pc, #280]	; (8027838 <GYRO_Average+0x17c>)
 8027720:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8027724:	4413      	add	r3, r2
 8027726:	4a43      	ldr	r2, [pc, #268]	; (8027834 <GYRO_Average+0x178>)
 8027728:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x += mpu.Accelerometer_X;
 802772a:	4b42      	ldr	r3, [pc, #264]	; (8027834 <GYRO_Average+0x178>)
 802772c:	68db      	ldr	r3, [r3, #12]
 802772e:	4a42      	ldr	r2, [pc, #264]	; (8027838 <GYRO_Average+0x17c>)
 8027730:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8027734:	4413      	add	r3, r2
 8027736:	4a3f      	ldr	r2, [pc, #252]	; (8027834 <GYRO_Average+0x178>)
 8027738:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y += mpu.Accelerometer_Y;
 802773a:	4b3e      	ldr	r3, [pc, #248]	; (8027834 <GYRO_Average+0x178>)
 802773c:	691b      	ldr	r3, [r3, #16]
 802773e:	4a3e      	ldr	r2, [pc, #248]	; (8027838 <GYRO_Average+0x17c>)
 8027740:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8027744:	4413      	add	r3, r2
 8027746:	4a3b      	ldr	r2, [pc, #236]	; (8027834 <GYRO_Average+0x178>)
 8027748:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z += mpu.Accelerometer_Z;
 802774a:	4b3a      	ldr	r3, [pc, #232]	; (8027834 <GYRO_Average+0x178>)
 802774c:	695b      	ldr	r3, [r3, #20]
 802774e:	4a3a      	ldr	r2, [pc, #232]	; (8027838 <GYRO_Average+0x17c>)
 8027750:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8027754:	4413      	add	r3, r2
 8027756:	4a37      	ldr	r2, [pc, #220]	; (8027834 <GYRO_Average+0x178>)
 8027758:	6153      	str	r3, [r2, #20]
    for (i = 0; i < sample; i++) {
 802775a:	89fb      	ldrh	r3, [r7, #14]
 802775c:	3301      	adds	r3, #1
 802775e:	81fb      	strh	r3, [r7, #14]
 8027760:	89fa      	ldrh	r2, [r7, #14]
 8027762:	887b      	ldrh	r3, [r7, #2]
 8027764:	429a      	cmp	r2, r3
 8027766:	d3c4      	bcc.n	80276f2 <GYRO_Average+0x36>
    }

    // calculate the average
    mems.accelerometer.x = mems.accelerometer.x / sample;
 8027768:	4b32      	ldr	r3, [pc, #200]	; (8027834 <GYRO_Average+0x178>)
 802776a:	681a      	ldr	r2, [r3, #0]
 802776c:	887b      	ldrh	r3, [r7, #2]
 802776e:	fb92 f3f3 	sdiv	r3, r2, r3
 8027772:	4a30      	ldr	r2, [pc, #192]	; (8027834 <GYRO_Average+0x178>)
 8027774:	6013      	str	r3, [r2, #0]
    mems.accelerometer.y = mems.accelerometer.y / sample;
 8027776:	4b2f      	ldr	r3, [pc, #188]	; (8027834 <GYRO_Average+0x178>)
 8027778:	685a      	ldr	r2, [r3, #4]
 802777a:	887b      	ldrh	r3, [r7, #2]
 802777c:	fb92 f3f3 	sdiv	r3, r2, r3
 8027780:	4a2c      	ldr	r2, [pc, #176]	; (8027834 <GYRO_Average+0x178>)
 8027782:	6053      	str	r3, [r2, #4]
    mems.accelerometer.z = mems.accelerometer.z / sample;
 8027784:	4b2b      	ldr	r3, [pc, #172]	; (8027834 <GYRO_Average+0x178>)
 8027786:	689a      	ldr	r2, [r3, #8]
 8027788:	887b      	ldrh	r3, [r7, #2]
 802778a:	fb92 f3f3 	sdiv	r3, r2, r3
 802778e:	4a29      	ldr	r2, [pc, #164]	; (8027834 <GYRO_Average+0x178>)
 8027790:	6093      	str	r3, [r2, #8]
    mems.gyroscope.x = mems.gyroscope.x / sample;
 8027792:	4b28      	ldr	r3, [pc, #160]	; (8027834 <GYRO_Average+0x178>)
 8027794:	68da      	ldr	r2, [r3, #12]
 8027796:	887b      	ldrh	r3, [r7, #2]
 8027798:	fb92 f3f3 	sdiv	r3, r2, r3
 802779c:	4a25      	ldr	r2, [pc, #148]	; (8027834 <GYRO_Average+0x178>)
 802779e:	60d3      	str	r3, [r2, #12]
    mems.gyroscope.y = mems.gyroscope.y / sample;
 80277a0:	4b24      	ldr	r3, [pc, #144]	; (8027834 <GYRO_Average+0x178>)
 80277a2:	691a      	ldr	r2, [r3, #16]
 80277a4:	887b      	ldrh	r3, [r7, #2]
 80277a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80277aa:	4a22      	ldr	r2, [pc, #136]	; (8027834 <GYRO_Average+0x178>)
 80277ac:	6113      	str	r3, [r2, #16]
    mems.gyroscope.z = mems.gyroscope.z / sample;
 80277ae:	4b21      	ldr	r3, [pc, #132]	; (8027834 <GYRO_Average+0x178>)
 80277b0:	695a      	ldr	r2, [r3, #20]
 80277b2:	887b      	ldrh	r3, [r7, #2]
 80277b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80277b8:	4a1e      	ldr	r2, [pc, #120]	; (8027834 <GYRO_Average+0x178>)
 80277ba:	6153      	str	r3, [r2, #20]

    // set for calibration
    if (calibrated) {
 80277bc:	4b20      	ldr	r3, [pc, #128]	; (8027840 <GYRO_Average+0x184>)
 80277be:	781b      	ldrb	r3, [r3, #0]
 80277c0:	2b00      	cmp	r3, #0
 80277c2:	d029      	beq.n	8027818 <GYRO_Average+0x15c>
        mems.accelerometer.x -= calibrator.accelerometer.x;
 80277c4:	4b1b      	ldr	r3, [pc, #108]	; (8027834 <GYRO_Average+0x178>)
 80277c6:	681a      	ldr	r2, [r3, #0]
 80277c8:	4b1e      	ldr	r3, [pc, #120]	; (8027844 <GYRO_Average+0x188>)
 80277ca:	681b      	ldr	r3, [r3, #0]
 80277cc:	1ad3      	subs	r3, r2, r3
 80277ce:	4a19      	ldr	r2, [pc, #100]	; (8027834 <GYRO_Average+0x178>)
 80277d0:	6013      	str	r3, [r2, #0]
        mems.accelerometer.y -= calibrator.accelerometer.y;
 80277d2:	4b18      	ldr	r3, [pc, #96]	; (8027834 <GYRO_Average+0x178>)
 80277d4:	685a      	ldr	r2, [r3, #4]
 80277d6:	4b1b      	ldr	r3, [pc, #108]	; (8027844 <GYRO_Average+0x188>)
 80277d8:	685b      	ldr	r3, [r3, #4]
 80277da:	1ad3      	subs	r3, r2, r3
 80277dc:	4a15      	ldr	r2, [pc, #84]	; (8027834 <GYRO_Average+0x178>)
 80277de:	6053      	str	r3, [r2, #4]
        mems.accelerometer.z -= calibrator.accelerometer.z;
 80277e0:	4b14      	ldr	r3, [pc, #80]	; (8027834 <GYRO_Average+0x178>)
 80277e2:	689a      	ldr	r2, [r3, #8]
 80277e4:	4b17      	ldr	r3, [pc, #92]	; (8027844 <GYRO_Average+0x188>)
 80277e6:	689b      	ldr	r3, [r3, #8]
 80277e8:	1ad3      	subs	r3, r2, r3
 80277ea:	4a12      	ldr	r2, [pc, #72]	; (8027834 <GYRO_Average+0x178>)
 80277ec:	6093      	str	r3, [r2, #8]
        mems.gyroscope.x -= calibrator.gyroscope.x;
 80277ee:	4b11      	ldr	r3, [pc, #68]	; (8027834 <GYRO_Average+0x178>)
 80277f0:	68da      	ldr	r2, [r3, #12]
 80277f2:	4b14      	ldr	r3, [pc, #80]	; (8027844 <GYRO_Average+0x188>)
 80277f4:	68db      	ldr	r3, [r3, #12]
 80277f6:	1ad3      	subs	r3, r2, r3
 80277f8:	4a0e      	ldr	r2, [pc, #56]	; (8027834 <GYRO_Average+0x178>)
 80277fa:	60d3      	str	r3, [r2, #12]
        mems.gyroscope.y -= calibrator.gyroscope.y;
 80277fc:	4b0d      	ldr	r3, [pc, #52]	; (8027834 <GYRO_Average+0x178>)
 80277fe:	691a      	ldr	r2, [r3, #16]
 8027800:	4b10      	ldr	r3, [pc, #64]	; (8027844 <GYRO_Average+0x188>)
 8027802:	691b      	ldr	r3, [r3, #16]
 8027804:	1ad3      	subs	r3, r2, r3
 8027806:	4a0b      	ldr	r2, [pc, #44]	; (8027834 <GYRO_Average+0x178>)
 8027808:	6113      	str	r3, [r2, #16]
        mems.gyroscope.z -= calibrator.gyroscope.z;
 802780a:	4b0a      	ldr	r3, [pc, #40]	; (8027834 <GYRO_Average+0x178>)
 802780c:	695a      	ldr	r2, [r3, #20]
 802780e:	4b0d      	ldr	r3, [pc, #52]	; (8027844 <GYRO_Average+0x188>)
 8027810:	695b      	ldr	r3, [r3, #20]
 8027812:	1ad3      	subs	r3, r2, r3
 8027814:	4a07      	ldr	r2, [pc, #28]	; (8027834 <GYRO_Average+0x178>)
 8027816:	6153      	str	r3, [r2, #20]
    }

    return mems;
 8027818:	687b      	ldr	r3, [r7, #4]
 802781a:	4a06      	ldr	r2, [pc, #24]	; (8027834 <GYRO_Average+0x178>)
 802781c:	461c      	mov	r4, r3
 802781e:	4615      	mov	r5, r2
 8027820:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8027822:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8027824:	e895 0003 	ldmia.w	r5, {r0, r1}
 8027828:	e884 0003 	stmia.w	r4, {r0, r1}
}
 802782c:	6878      	ldr	r0, [r7, #4]
 802782e:	3710      	adds	r7, #16
 8027830:	46bd      	mov	sp, r7
 8027832:	bdb0      	pop	{r4, r5, r7, pc}
 8027834:	20000ed0 	.word	0x20000ed0
 8027838:	20000eb4 	.word	0x20000eb4
 802783c:	20008524 	.word	0x20008524
 8027840:	20000f00 	.word	0x20000f00
 8027844:	20000ee8 	.word	0x20000ee8

08027848 <GYRO_Decision>:

mems_decision_t GYRO_Decision(uint16_t sample) {
 8027848:	b5b0      	push	{r4, r5, r7, lr}
 802784a:	b088      	sub	sp, #32
 802784c:	af00      	add	r7, sp, #0
 802784e:	61f8      	str	r0, [r7, #28]
 8027850:	460b      	mov	r3, r1
 8027852:	837b      	strh	r3, [r7, #26]
    // get mems data
    mems = GYRO_Average(sample);
 8027854:	4c44      	ldr	r4, [pc, #272]	; (8027968 <GYRO_Decision+0x120>)
 8027856:	463b      	mov	r3, r7
 8027858:	8b7a      	ldrh	r2, [r7, #26]
 802785a:	4611      	mov	r1, r2
 802785c:	4618      	mov	r0, r3
 802785e:	f7ff ff2d 	bl	80276bc <GYRO_Average>
 8027862:	4625      	mov	r5, r4
 8027864:	463c      	mov	r4, r7
 8027866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8027868:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802786a:	e894 0003 	ldmia.w	r4, {r0, r1}
 802786e:	e885 0003 	stmia.w	r5, {r0, r1}

    // calculate g-force
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 8027872:	4b3d      	ldr	r3, [pc, #244]	; (8027968 <GYRO_Decision+0x120>)
 8027874:	681b      	ldr	r3, [r3, #0]
 8027876:	4618      	mov	r0, r3
 8027878:	f7f8 fe8c 	bl	8020594 <__aeabi_i2d>
 802787c:	4603      	mov	r3, r0
 802787e:	460c      	mov	r4, r1
 8027880:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8027960 <GYRO_Decision+0x118>
 8027884:	ec44 3b10 	vmov	d0, r3, r4
 8027888:	f01a fada 	bl	8041e40 <pow>
 802788c:	ec55 4b10 	vmov	r4, r5, d0
            pow(mems.accelerometer.y, 2) +
 8027890:	4b35      	ldr	r3, [pc, #212]	; (8027968 <GYRO_Decision+0x120>)
 8027892:	685b      	ldr	r3, [r3, #4]
 8027894:	4618      	mov	r0, r3
 8027896:	f7f8 fe7d 	bl	8020594 <__aeabi_i2d>
 802789a:	4602      	mov	r2, r0
 802789c:	460b      	mov	r3, r1
 802789e:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8027960 <GYRO_Decision+0x118>
 80278a2:	ec43 2b10 	vmov	d0, r2, r3
 80278a6:	f01a facb 	bl	8041e40 <pow>
 80278aa:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80278ae:	4620      	mov	r0, r4
 80278b0:	4629      	mov	r1, r5
 80278b2:	f7f8 fd23 	bl	80202fc <__adddf3>
 80278b6:	4603      	mov	r3, r0
 80278b8:	460c      	mov	r4, r1
 80278ba:	4625      	mov	r5, r4
 80278bc:	461c      	mov	r4, r3
            pow(mems.accelerometer.z, 2));
 80278be:	4b2a      	ldr	r3, [pc, #168]	; (8027968 <GYRO_Decision+0x120>)
 80278c0:	689b      	ldr	r3, [r3, #8]
 80278c2:	4618      	mov	r0, r3
 80278c4:	f7f8 fe66 	bl	8020594 <__aeabi_i2d>
 80278c8:	4602      	mov	r2, r0
 80278ca:	460b      	mov	r3, r1
 80278cc:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8027960 <GYRO_Decision+0x118>
 80278d0:	ec43 2b10 	vmov	d0, r2, r3
 80278d4:	f01a fab4 	bl	8041e40 <pow>
 80278d8:	ec53 2b10 	vmov	r2, r3, d0
    decider.crash.value = sqrt(pow(mems.accelerometer.x, 2) +
 80278dc:	4620      	mov	r0, r4
 80278de:	4629      	mov	r1, r5
 80278e0:	f7f8 fd0c 	bl	80202fc <__adddf3>
 80278e4:	4603      	mov	r3, r0
 80278e6:	460c      	mov	r4, r1
 80278e8:	ec44 3b17 	vmov	d7, r3, r4
 80278ec:	eeb0 0a47 	vmov.f32	s0, s14
 80278f0:	eef0 0a67 	vmov.f32	s1, s15
 80278f4:	f01a fc14 	bl	8042120 <sqrt>
 80278f8:	ec54 3b10 	vmov	r3, r4, d0
 80278fc:	4618      	mov	r0, r3
 80278fe:	4621      	mov	r1, r4
 8027900:	f7f9 f962 	bl	8020bc8 <__aeabi_d2iz>
 8027904:	4602      	mov	r2, r0
 8027906:	4b19      	ldr	r3, [pc, #100]	; (802796c <GYRO_Decision+0x124>)
 8027908:	60da      	str	r2, [r3, #12]
    decider.crash.state = (decider.crash.value > ACCELEROMETER_LIMIT);
 802790a:	4b18      	ldr	r3, [pc, #96]	; (802796c <GYRO_Decision+0x124>)
 802790c:	68db      	ldr	r3, [r3, #12]
 802790e:	461a      	mov	r2, r3
 8027910:	f643 33e5 	movw	r3, #15333	; 0x3be5
 8027914:	429a      	cmp	r2, r3
 8027916:	bf8c      	ite	hi
 8027918:	2301      	movhi	r3, #1
 802791a:	2300      	movls	r3, #0
 802791c:	b2db      	uxtb	r3, r3
 802791e:	461a      	mov	r2, r3
 8027920:	4b12      	ldr	r3, [pc, #72]	; (802796c <GYRO_Decision+0x124>)
 8027922:	721a      	strb	r2, [r3, #8]

    // calculate movement change
    decider.fall.value = (abs(mems.gyroscope.z));
 8027924:	4b10      	ldr	r3, [pc, #64]	; (8027968 <GYRO_Decision+0x120>)
 8027926:	695b      	ldr	r3, [r3, #20]
 8027928:	2b00      	cmp	r3, #0
 802792a:	bfb8      	it	lt
 802792c:	425b      	neglt	r3, r3
 802792e:	461a      	mov	r2, r3
 8027930:	4b0e      	ldr	r3, [pc, #56]	; (802796c <GYRO_Decision+0x124>)
 8027932:	605a      	str	r2, [r3, #4]
    decider.fall.state = decider.fall.value > GYROSCOPE_LIMIT;
 8027934:	4b0d      	ldr	r3, [pc, #52]	; (802796c <GYRO_Decision+0x124>)
 8027936:	685b      	ldr	r3, [r3, #4]
 8027938:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802793c:	bf8c      	ite	hi
 802793e:	2301      	movhi	r3, #1
 8027940:	2300      	movls	r3, #0
 8027942:	b2db      	uxtb	r3, r3
 8027944:	461a      	mov	r2, r3
 8027946:	4b09      	ldr	r3, [pc, #36]	; (802796c <GYRO_Decision+0x124>)
 8027948:	701a      	strb	r2, [r3, #0]

    // debugger
//	Gyro_RawDebugger();

    return decider;
 802794a:	69fb      	ldr	r3, [r7, #28]
 802794c:	4a07      	ldr	r2, [pc, #28]	; (802796c <GYRO_Decision+0x124>)
 802794e:	461c      	mov	r4, r3
 8027950:	4613      	mov	r3, r2
 8027952:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8027954:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8027958:	69f8      	ldr	r0, [r7, #28]
 802795a:	3720      	adds	r7, #32
 802795c:	46bd      	mov	sp, r7
 802795e:	bdb0      	pop	{r4, r5, r7, pc}
 8027960:	00000000 	.word	0x00000000
 8027964:	40000000 	.word	0x40000000
 8027968:	20000ed0 	.word	0x20000ed0
 802796c:	20000f04 	.word	0x20000f04

08027970 <HBAR_ReadStates>:

/* Private variables ----------------------------------------------------------*/
static uint8_t mode;

/* Public functions implementation --------------------------------------------*/
void HBAR_ReadStates(void) {
 8027970:	b590      	push	{r4, r7, lr}
 8027972:	b083      	sub	sp, #12
 8027974:	af00      	add	r7, sp, #0
    // Read all EXTI state
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027976:	2300      	movs	r3, #0
 8027978:	71fb      	strb	r3, [r7, #7]
 802797a:	e01a      	b.n	80279b2 <HBAR_ReadStates+0x42>
        SW.list[i].state = HAL_GPIO_ReadPin(SW.list[i].port, SW.list[i].pin);
 802797c:	79fb      	ldrb	r3, [r7, #7]
 802797e:	4a11      	ldr	r2, [pc, #68]	; (80279c4 <HBAR_ReadStates+0x54>)
 8027980:	015b      	lsls	r3, r3, #5
 8027982:	4413      	add	r3, r2
 8027984:	3318      	adds	r3, #24
 8027986:	6818      	ldr	r0, [r3, #0]
 8027988:	79fb      	ldrb	r3, [r7, #7]
 802798a:	4a0e      	ldr	r2, [pc, #56]	; (80279c4 <HBAR_ReadStates+0x54>)
 802798c:	015b      	lsls	r3, r3, #5
 802798e:	4413      	add	r3, r2
 8027990:	3314      	adds	r3, #20
 8027992:	881b      	ldrh	r3, [r3, #0]
 8027994:	79fc      	ldrb	r4, [r7, #7]
 8027996:	4619      	mov	r1, r3
 8027998:	f008 fbd6 	bl	8030148 <HAL_GPIO_ReadPin>
 802799c:	4603      	mov	r3, r0
 802799e:	4619      	mov	r1, r3
 80279a0:	4a08      	ldr	r2, [pc, #32]	; (80279c4 <HBAR_ReadStates+0x54>)
 80279a2:	0163      	lsls	r3, r4, #5
 80279a4:	4413      	add	r3, r2
 80279a6:	331c      	adds	r3, #28
 80279a8:	460a      	mov	r2, r1
 80279aa:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 80279ac:	79fb      	ldrb	r3, [r7, #7]
 80279ae:	3301      	adds	r3, #1
 80279b0:	71fb      	strb	r3, [r7, #7]
 80279b2:	79fb      	ldrb	r3, [r7, #7]
 80279b4:	2b06      	cmp	r3, #6
 80279b6:	d9e1      	bls.n	802797c <HBAR_ReadStates+0xc>
    }

    // check is reverse mode active
    HBAR_CheckReverse();
 80279b8:	f000 f81c 	bl	80279f4 <HBAR_CheckReverse>
}
 80279bc:	bf00      	nop
 80279be:	370c      	adds	r7, #12
 80279c0:	46bd      	mov	sp, r7
 80279c2:	bd90      	pop	{r4, r7, pc}
 80279c4:	20000004 	.word	0x20000004

080279c8 <HBAR_RestoreMode>:

void HBAR_RestoreMode(void) {
 80279c8:	b480      	push	{r7}
 80279ca:	af00      	add	r7, sp, #0
    if (SW.runner.mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R) {
 80279cc:	4b07      	ldr	r3, [pc, #28]	; (80279ec <HBAR_RestoreMode+0x24>)
 80279ce:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 80279d2:	2b03      	cmp	r3, #3
 80279d4:	d104      	bne.n	80279e0 <HBAR_RestoreMode+0x18>
        SW.runner.mode.sub.val[SW_M_DRIVE] = mode;
 80279d6:	4b06      	ldr	r3, [pc, #24]	; (80279f0 <HBAR_RestoreMode+0x28>)
 80279d8:	781a      	ldrb	r2, [r3, #0]
 80279da:	4b04      	ldr	r3, [pc, #16]	; (80279ec <HBAR_RestoreMode+0x24>)
 80279dc:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }
}
 80279e0:	bf00      	nop
 80279e2:	46bd      	mov	sp, r7
 80279e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80279e8:	4770      	bx	lr
 80279ea:	bf00      	nop
 80279ec:	20000004 	.word	0x20000004
 80279f0:	20000f14 	.word	0x20000f14

080279f4 <HBAR_CheckReverse>:

void HBAR_CheckReverse(void) {
 80279f4:	b480      	push	{r7}
 80279f6:	af00      	add	r7, sp, #0
    if (SW.list[SW_K_REVERSE].state) {
 80279f8:	4b0e      	ldr	r3, [pc, #56]	; (8027a34 <HBAR_CheckReverse+0x40>)
 80279fa:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80279fe:	2b00      	cmp	r3, #0
 8027a00:	d00d      	beq.n	8027a1e <HBAR_CheckReverse+0x2a>
        // save previous Drive Mode state
        if (SW.runner.mode.sub.val[SW_M_DRIVE] != SW_M_DRIVE_R) {
 8027a02:	4b0c      	ldr	r3, [pc, #48]	; (8027a34 <HBAR_CheckReverse+0x40>)
 8027a04:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027a08:	2b03      	cmp	r3, #3
 8027a0a:	d004      	beq.n	8027a16 <HBAR_CheckReverse+0x22>
            mode = SW.runner.mode.sub.val[SW_M_DRIVE];
 8027a0c:	4b09      	ldr	r3, [pc, #36]	; (8027a34 <HBAR_CheckReverse+0x40>)
 8027a0e:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027a12:	4b09      	ldr	r3, [pc, #36]	; (8027a38 <HBAR_CheckReverse+0x44>)
 8027a14:	701a      	strb	r2, [r3, #0]
        }
        // force state
        SW.runner.mode.sub.val[SW_M_DRIVE] = SW_M_DRIVE_R;
 8027a16:	4b07      	ldr	r3, [pc, #28]	; (8027a34 <HBAR_CheckReverse+0x40>)
 8027a18:	2203      	movs	r2, #3
 8027a1a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    }

    // set hazard
    SW.runner.hazard = SW.list[SW_K_REVERSE].state;
 8027a1e:	4b05      	ldr	r3, [pc, #20]	; (8027a34 <HBAR_CheckReverse+0x40>)
 8027a20:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8027a24:	4b03      	ldr	r3, [pc, #12]	; (8027a34 <HBAR_CheckReverse+0x40>)
 8027a26:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
}
 8027a2a:	bf00      	nop
 8027a2c:	46bd      	mov	sp, r7
 8027a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027a32:	4770      	bx	lr
 8027a34:	20000004 	.word	0x20000004
 8027a38:	20000f14 	.word	0x20000f14

08027a3c <HBAR_TimerSelectSet>:

void HBAR_TimerSelectSet(void) {
 8027a3c:	b590      	push	{r4, r7, lr}
 8027a3e:	b083      	sub	sp, #12
 8027a40:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027a42:	2300      	movs	r3, #0
 8027a44:	71fb      	strb	r3, [r7, #7]
 8027a46:	e06d      	b.n	8027b24 <HBAR_TimerSelectSet+0xe8>
        if (i == SW_K_SELECT || i == SW_K_SET) {
 8027a48:	79fb      	ldrb	r3, [r7, #7]
 8027a4a:	2b00      	cmp	r3, #0
 8027a4c:	d002      	beq.n	8027a54 <HBAR_TimerSelectSet+0x18>
 8027a4e:	79fb      	ldrb	r3, [r7, #7]
 8027a50:	2b01      	cmp	r3, #1
 8027a52:	d164      	bne.n	8027b1e <HBAR_TimerSelectSet+0xe2>
            // reset SET timer
            SW.timer[i].time = 0;
 8027a54:	79fb      	ldrb	r3, [r7, #7]
 8027a56:	4a37      	ldr	r2, [pc, #220]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027a58:	331c      	adds	r3, #28
 8027a5a:	00db      	lsls	r3, r3, #3
 8027a5c:	4413      	add	r3, r2
 8027a5e:	2200      	movs	r2, #0
 8027a60:	715a      	strb	r2, [r3, #5]

            // next job
            if (SW.list[i].state) {
 8027a62:	79fb      	ldrb	r3, [r7, #7]
 8027a64:	4a33      	ldr	r2, [pc, #204]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027a66:	015b      	lsls	r3, r3, #5
 8027a68:	4413      	add	r3, r2
 8027a6a:	331c      	adds	r3, #28
 8027a6c:	781b      	ldrb	r3, [r3, #0]
 8027a6e:	2b00      	cmp	r3, #0
 8027a70:	d02a      	beq.n	8027ac8 <HBAR_TimerSelectSet+0x8c>
                if (i == SW_K_SELECT || (i == SW_K_SET && SW.runner.listening)) {
 8027a72:	79fb      	ldrb	r3, [r7, #7]
 8027a74:	2b00      	cmp	r3, #0
 8027a76:	d007      	beq.n	8027a88 <HBAR_TimerSelectSet+0x4c>
 8027a78:	79fb      	ldrb	r3, [r7, #7]
 8027a7a:	2b01      	cmp	r3, #1
 8027a7c:	d11c      	bne.n	8027ab8 <HBAR_TimerSelectSet+0x7c>
 8027a7e:	4b2d      	ldr	r3, [pc, #180]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027a80:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027a84:	2b00      	cmp	r3, #0
 8027a86:	d017      	beq.n	8027ab8 <HBAR_TimerSelectSet+0x7c>
                    // start timer if not running
                    if (!SW.timer[i].running) {
 8027a88:	79fb      	ldrb	r3, [r7, #7]
 8027a8a:	4a2a      	ldr	r2, [pc, #168]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027a8c:	331c      	adds	r3, #28
 8027a8e:	00db      	lsls	r3, r3, #3
 8027a90:	4413      	add	r3, r2
 8027a92:	791b      	ldrb	r3, [r3, #4]
 8027a94:	2b00      	cmp	r3, #0
 8027a96:	d10f      	bne.n	8027ab8 <HBAR_TimerSelectSet+0x7c>
                        // set flag
                        SW.timer[i].running = 1;
 8027a98:	79fb      	ldrb	r3, [r7, #7]
 8027a9a:	4a26      	ldr	r2, [pc, #152]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027a9c:	331c      	adds	r3, #28
 8027a9e:	00db      	lsls	r3, r3, #3
 8027aa0:	4413      	add	r3, r2
 8027aa2:	2201      	movs	r2, #1
 8027aa4:	711a      	strb	r2, [r3, #4]
                        // start timer for SET
                        SW.timer[i].start = _GetTickMS();
 8027aa6:	79fc      	ldrb	r4, [r7, #7]
 8027aa8:	f017 fe31 	bl	803f70e <_GetTickMS>
 8027aac:	4601      	mov	r1, r0
 8027aae:	4a21      	ldr	r2, [pc, #132]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027ab0:	f104 031c 	add.w	r3, r4, #28
 8027ab4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
                    }
                }
                // reverse it
                SW.list[i].state = 0;
 8027ab8:	79fb      	ldrb	r3, [r7, #7]
 8027aba:	4a1e      	ldr	r2, [pc, #120]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027abc:	015b      	lsls	r3, r3, #5
 8027abe:	4413      	add	r3, r2
 8027ac0:	331c      	adds	r3, #28
 8027ac2:	2200      	movs	r2, #0
 8027ac4:	701a      	strb	r2, [r3, #0]
 8027ac6:	e02a      	b.n	8027b1e <HBAR_TimerSelectSet+0xe2>
            } else {
                // stop timer if running
                if (SW.timer[i].running) {
 8027ac8:	79fb      	ldrb	r3, [r7, #7]
 8027aca:	4a1a      	ldr	r2, [pc, #104]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027acc:	331c      	adds	r3, #28
 8027ace:	00db      	lsls	r3, r3, #3
 8027ad0:	4413      	add	r3, r2
 8027ad2:	791b      	ldrb	r3, [r3, #4]
 8027ad4:	2b00      	cmp	r3, #0
 8027ad6:	d022      	beq.n	8027b1e <HBAR_TimerSelectSet+0xe2>
                    // set flag
                    SW.timer[i].running = 0;
 8027ad8:	79fb      	ldrb	r3, [r7, #7]
 8027ada:	4a16      	ldr	r2, [pc, #88]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027adc:	331c      	adds	r3, #28
 8027ade:	00db      	lsls	r3, r3, #3
 8027ae0:	4413      	add	r3, r2
 8027ae2:	2200      	movs	r2, #0
 8027ae4:	711a      	strb	r2, [r3, #4]
                    // stop SET
                    SW.timer[i].time = (_GetTickMS() - SW.timer[i].start) / 1000;
 8027ae6:	f017 fe12 	bl	803f70e <_GetTickMS>
 8027aea:	4601      	mov	r1, r0
 8027aec:	79fb      	ldrb	r3, [r7, #7]
 8027aee:	4a11      	ldr	r2, [pc, #68]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027af0:	331c      	adds	r3, #28
 8027af2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8027af6:	1acb      	subs	r3, r1, r3
 8027af8:	4a0f      	ldr	r2, [pc, #60]	; (8027b38 <HBAR_TimerSelectSet+0xfc>)
 8027afa:	fba2 2303 	umull	r2, r3, r2, r3
 8027afe:	099a      	lsrs	r2, r3, #6
 8027b00:	79fb      	ldrb	r3, [r7, #7]
 8027b02:	b2d1      	uxtb	r1, r2
 8027b04:	4a0b      	ldr	r2, [pc, #44]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027b06:	331c      	adds	r3, #28
 8027b08:	00db      	lsls	r3, r3, #3
 8027b0a:	4413      	add	r3, r2
 8027b0c:	460a      	mov	r2, r1
 8027b0e:	715a      	strb	r2, [r3, #5]
                    // reverse it
                    SW.list[i].state = 1;
 8027b10:	79fb      	ldrb	r3, [r7, #7]
 8027b12:	4a08      	ldr	r2, [pc, #32]	; (8027b34 <HBAR_TimerSelectSet+0xf8>)
 8027b14:	015b      	lsls	r3, r3, #5
 8027b16:	4413      	add	r3, r2
 8027b18:	331c      	adds	r3, #28
 8027b1a:	2201      	movs	r2, #1
 8027b1c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 8027b1e:	79fb      	ldrb	r3, [r7, #7]
 8027b20:	3301      	adds	r3, #1
 8027b22:	71fb      	strb	r3, [r7, #7]
 8027b24:	79fb      	ldrb	r3, [r7, #7]
 8027b26:	2b06      	cmp	r3, #6
 8027b28:	d98e      	bls.n	8027a48 <HBAR_TimerSelectSet+0xc>
                }
            }
        }
    }
}
 8027b2a:	bf00      	nop
 8027b2c:	370c      	adds	r7, #12
 8027b2e:	46bd      	mov	sp, r7
 8027b30:	bd90      	pop	{r4, r7, pc}
 8027b32:	bf00      	nop
 8027b34:	20000004 	.word	0x20000004
 8027b38:	10624dd3 	.word	0x10624dd3

08027b3c <HBAR_RunSelect>:

void HBAR_RunSelect(void) {
 8027b3c:	b480      	push	{r7}
 8027b3e:	af00      	add	r7, sp, #0
    if (SW.runner.listening) {
 8027b40:	4b0f      	ldr	r3, [pc, #60]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b42:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027b46:	2b00      	cmp	r3, #0
 8027b48:	d011      	beq.n	8027b6e <HBAR_RunSelect+0x32>
        // change mode position
        if (SW.runner.mode.val == SW_M_MAX) {
 8027b4a:	4b0d      	ldr	r3, [pc, #52]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b4c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027b50:	2b02      	cmp	r3, #2
 8027b52:	d104      	bne.n	8027b5e <HBAR_RunSelect+0x22>
            SW.runner.mode.val = 0;
 8027b54:	4b0a      	ldr	r3, [pc, #40]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b56:	2200      	movs	r2, #0
 8027b58:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8027b5c:	e007      	b.n	8027b6e <HBAR_RunSelect+0x32>
        } else {
            SW.runner.mode.val++;
 8027b5e:	4b08      	ldr	r3, [pc, #32]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b60:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027b64:	3301      	adds	r3, #1
 8027b66:	b2da      	uxtb	r2, r3
 8027b68:	4b05      	ldr	r3, [pc, #20]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b6a:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
        }
    }
    // Listening on option
    SW.runner.listening = 1;
 8027b6e:	4b04      	ldr	r3, [pc, #16]	; (8027b80 <HBAR_RunSelect+0x44>)
 8027b70:	2201      	movs	r2, #1
 8027b72:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 8027b76:	bf00      	nop
 8027b78:	46bd      	mov	sp, r7
 8027b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b7e:	4770      	bx	lr
 8027b80:	20000004 	.word	0x20000004

08027b84 <HBAR_RunSet>:

void HBAR_RunSet(void) {
 8027b84:	b480      	push	{r7}
 8027b86:	b083      	sub	sp, #12
 8027b88:	af00      	add	r7, sp, #0
    SW_MODE sMode = SW.runner.mode.val;
 8027b8a:	4b23      	ldr	r3, [pc, #140]	; (8027c18 <HBAR_RunSet+0x94>)
 8027b8c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 8027b90:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.listening ||
 8027b92:	4b21      	ldr	r3, [pc, #132]	; (8027c18 <HBAR_RunSet+0x94>)
 8027b94:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027b98:	2b00      	cmp	r3, #0
 8027b9a:	d107      	bne.n	8027bac <HBAR_RunSet+0x28>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027b9c:	4b1e      	ldr	r3, [pc, #120]	; (8027c18 <HBAR_RunSet+0x94>)
 8027b9e:	f893 30ed 	ldrb.w	r3, [r3, #237]	; 0xed
    if (SW.runner.listening ||
 8027ba2:	2b02      	cmp	r3, #2
 8027ba4:	d932      	bls.n	8027c0c <HBAR_RunSet+0x88>
            (SW.timer[SW_K_SET].time >= 3 && sMode == SW_M_TRIP)) {
 8027ba6:	79fb      	ldrb	r3, [r7, #7]
 8027ba8:	2b01      	cmp	r3, #1
 8027baa:	d12f      	bne.n	8027c0c <HBAR_RunSet+0x88>
        // handle reset only if push more than n sec, and in trip mode
        if (!SW.runner.listening) {
 8027bac:	4b1a      	ldr	r3, [pc, #104]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bae:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8027bb2:	2b00      	cmp	r3, #0
 8027bb4:	d10b      	bne.n	8027bce <HBAR_RunSet+0x4a>
            // reset value
            SW.runner.mode.sub.trip[SW.runner.mode.sub.val[sMode]] = 0;
 8027bb6:	79fb      	ldrb	r3, [r7, #7]
 8027bb8:	4a17      	ldr	r2, [pc, #92]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bba:	4413      	add	r3, r2
 8027bbc:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
 8027bc0:	4a15      	ldr	r2, [pc, #84]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bc2:	333e      	adds	r3, #62	; 0x3e
 8027bc4:	009b      	lsls	r3, r3, #2
 8027bc6:	4413      	add	r3, r2
 8027bc8:	2200      	movs	r2, #0
 8027bca:	609a      	str	r2, [r3, #8]
            } else {
                SW.runner.mode.sub.val[sMode]++;
            }
        }
    }
}
 8027bcc:	e01e      	b.n	8027c0c <HBAR_RunSet+0x88>
            if (SW.runner.mode.sub.val[sMode] == SW.runner.mode.sub.max[sMode]) {
 8027bce:	79fb      	ldrb	r3, [r7, #7]
 8027bd0:	4a11      	ldr	r2, [pc, #68]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bd2:	4413      	add	r3, r2
 8027bd4:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8027bd8:	79fb      	ldrb	r3, [r7, #7]
 8027bda:	490f      	ldr	r1, [pc, #60]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bdc:	440b      	add	r3, r1
 8027bde:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8027be2:	429a      	cmp	r2, r3
 8027be4:	d106      	bne.n	8027bf4 <HBAR_RunSet+0x70>
                SW.runner.mode.sub.val[sMode] = 0;
 8027be6:	79fb      	ldrb	r3, [r7, #7]
 8027be8:	4a0b      	ldr	r2, [pc, #44]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bea:	4413      	add	r3, r2
 8027bec:	2200      	movs	r2, #0
 8027bee:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027bf2:	e00b      	b.n	8027c0c <HBAR_RunSet+0x88>
                SW.runner.mode.sub.val[sMode]++;
 8027bf4:	79fb      	ldrb	r3, [r7, #7]
 8027bf6:	4a08      	ldr	r2, [pc, #32]	; (8027c18 <HBAR_RunSet+0x94>)
 8027bf8:	441a      	add	r2, r3
 8027bfa:	f892 20f8 	ldrb.w	r2, [r2, #248]	; 0xf8
 8027bfe:	3201      	adds	r2, #1
 8027c00:	b2d1      	uxtb	r1, r2
 8027c02:	4a05      	ldr	r2, [pc, #20]	; (8027c18 <HBAR_RunSet+0x94>)
 8027c04:	4413      	add	r3, r2
 8027c06:	460a      	mov	r2, r1
 8027c08:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8027c0c:	bf00      	nop
 8027c0e:	370c      	adds	r7, #12
 8027c10:	46bd      	mov	sp, r7
 8027c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c16:	4770      	bx	lr
 8027c18:	20000004 	.word	0x20000004

08027c1c <HBAR_AccumulateSubTrip>:

void HBAR_AccumulateSubTrip(void) {
 8027c1c:	b480      	push	{r7}
 8027c1e:	b083      	sub	sp, #12
 8027c20:	af00      	add	r7, sp, #0
    SW_MODE_TRIP mTrip = SW.runner.mode.sub.val[SW_M_TRIP];
 8027c22:	4b14      	ldr	r3, [pc, #80]	; (8027c74 <HBAR_AccumulateSubTrip+0x58>)
 8027c24:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8027c28:	71fb      	strb	r3, [r7, #7]

    if (SW.runner.mode.sub.trip[mTrip] >= VCU_ODOMETER_MAX) {
 8027c2a:	79fb      	ldrb	r3, [r7, #7]
 8027c2c:	4a11      	ldr	r2, [pc, #68]	; (8027c74 <HBAR_AccumulateSubTrip+0x58>)
 8027c2e:	333e      	adds	r3, #62	; 0x3e
 8027c30:	009b      	lsls	r3, r3, #2
 8027c32:	4413      	add	r3, r2
 8027c34:	689b      	ldr	r3, [r3, #8]
 8027c36:	4a10      	ldr	r2, [pc, #64]	; (8027c78 <HBAR_AccumulateSubTrip+0x5c>)
 8027c38:	4293      	cmp	r3, r2
 8027c3a:	d907      	bls.n	8027c4c <HBAR_AccumulateSubTrip+0x30>
        SW.runner.mode.sub.trip[mTrip] = 0;
 8027c3c:	79fb      	ldrb	r3, [r7, #7]
 8027c3e:	4a0d      	ldr	r2, [pc, #52]	; (8027c74 <HBAR_AccumulateSubTrip+0x58>)
 8027c40:	333e      	adds	r3, #62	; 0x3e
 8027c42:	009b      	lsls	r3, r3, #2
 8027c44:	4413      	add	r3, r2
 8027c46:	2200      	movs	r2, #0
 8027c48:	609a      	str	r2, [r3, #8]
    } else {
        SW.runner.mode.sub.trip[mTrip]++;
    }
}
 8027c4a:	e00d      	b.n	8027c68 <HBAR_AccumulateSubTrip+0x4c>
        SW.runner.mode.sub.trip[mTrip]++;
 8027c4c:	79fa      	ldrb	r2, [r7, #7]
 8027c4e:	4909      	ldr	r1, [pc, #36]	; (8027c74 <HBAR_AccumulateSubTrip+0x58>)
 8027c50:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027c54:	009b      	lsls	r3, r3, #2
 8027c56:	440b      	add	r3, r1
 8027c58:	689b      	ldr	r3, [r3, #8]
 8027c5a:	1c59      	adds	r1, r3, #1
 8027c5c:	4805      	ldr	r0, [pc, #20]	; (8027c74 <HBAR_AccumulateSubTrip+0x58>)
 8027c5e:	f102 033e 	add.w	r3, r2, #62	; 0x3e
 8027c62:	009b      	lsls	r3, r3, #2
 8027c64:	4403      	add	r3, r0
 8027c66:	6099      	str	r1, [r3, #8]
}
 8027c68:	bf00      	nop
 8027c6a:	370c      	adds	r7, #12
 8027c6c:	46bd      	mov	sp, r7
 8027c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c72:	4770      	bx	lr
 8027c74:	20000004 	.word	0x20000004
 8027c78:	0001869e 	.word	0x0001869e

08027c7c <HBAR_SeinController>:

sein_state_t HBAR_SeinController(sw_t *sw) {
 8027c7c:	b580      	push	{r7, lr}
 8027c7e:	b084      	sub	sp, #16
 8027c80:	af00      	add	r7, sp, #0
 8027c82:	6078      	str	r0, [r7, #4]
    static sein_state_t sein = {
            .left = 0,
            .right = 0
    };

    if ((_GetTickMS() - tickSein) >= 500) {
 8027c84:	f017 fd43 	bl	803f70e <_GetTickMS>
 8027c88:	4602      	mov	r2, r0
 8027c8a:	4b34      	ldr	r3, [pc, #208]	; (8027d5c <HBAR_SeinController+0xe0>)
 8027c8c:	681b      	ldr	r3, [r3, #0]
 8027c8e:	1ad3      	subs	r3, r2, r3
 8027c90:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8027c94:	d354      	bcc.n	8027d40 <HBAR_SeinController+0xc4>
        if (sw->runner.hazard) {
 8027c96:	687b      	ldr	r3, [r7, #4]
 8027c98:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 8027c9c:	2b00      	cmp	r3, #0
 8027c9e:	d019      	beq.n	8027cd4 <HBAR_SeinController+0x58>
            // hazard
            tickSein = _GetTickMS();
 8027ca0:	f017 fd35 	bl	803f70e <_GetTickMS>
 8027ca4:	4602      	mov	r2, r0
 8027ca6:	4b2d      	ldr	r3, [pc, #180]	; (8027d5c <HBAR_SeinController+0xe0>)
 8027ca8:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027caa:	4b2d      	ldr	r3, [pc, #180]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cac:	781b      	ldrb	r3, [r3, #0]
 8027cae:	2b00      	cmp	r3, #0
 8027cb0:	bf0c      	ite	eq
 8027cb2:	2301      	moveq	r3, #1
 8027cb4:	2300      	movne	r3, #0
 8027cb6:	b2db      	uxtb	r3, r3
 8027cb8:	461a      	mov	r2, r3
 8027cba:	4b29      	ldr	r3, [pc, #164]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cbc:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027cbe:	4b28      	ldr	r3, [pc, #160]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cc0:	785b      	ldrb	r3, [r3, #1]
 8027cc2:	2b00      	cmp	r3, #0
 8027cc4:	bf0c      	ite	eq
 8027cc6:	2301      	moveq	r3, #1
 8027cc8:	2300      	movne	r3, #0
 8027cca:	b2db      	uxtb	r3, r3
 8027ccc:	461a      	mov	r2, r3
 8027cce:	4b24      	ldr	r3, [pc, #144]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cd0:	705a      	strb	r2, [r3, #1]
 8027cd2:	e035      	b.n	8027d40 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_LEFT].state) {
 8027cd4:	687b      	ldr	r3, [r7, #4]
 8027cd6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8027cda:	2b00      	cmp	r3, #0
 8027cdc:	d012      	beq.n	8027d04 <HBAR_SeinController+0x88>
            // left sein
            tickSein = _GetTickMS();
 8027cde:	f017 fd16 	bl	803f70e <_GetTickMS>
 8027ce2:	4602      	mov	r2, r0
 8027ce4:	4b1d      	ldr	r3, [pc, #116]	; (8027d5c <HBAR_SeinController+0xe0>)
 8027ce6:	601a      	str	r2, [r3, #0]
            sein.left = !sein.left;
 8027ce8:	4b1d      	ldr	r3, [pc, #116]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cea:	781b      	ldrb	r3, [r3, #0]
 8027cec:	2b00      	cmp	r3, #0
 8027cee:	bf0c      	ite	eq
 8027cf0:	2301      	moveq	r3, #1
 8027cf2:	2300      	movne	r3, #0
 8027cf4:	b2db      	uxtb	r3, r3
 8027cf6:	461a      	mov	r2, r3
 8027cf8:	4b19      	ldr	r3, [pc, #100]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cfa:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027cfc:	4b18      	ldr	r3, [pc, #96]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027cfe:	2200      	movs	r2, #0
 8027d00:	705a      	strb	r2, [r3, #1]
 8027d02:	e01d      	b.n	8027d40 <HBAR_SeinController+0xc4>
        } else if (sw->list[SW_K_SEIN_RIGHT].state) {
 8027d04:	687b      	ldr	r3, [r7, #4]
 8027d06:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8027d0a:	2b00      	cmp	r3, #0
 8027d0c:	d012      	beq.n	8027d34 <HBAR_SeinController+0xb8>
            // right sein
            tickSein = _GetTickMS();
 8027d0e:	f017 fcfe 	bl	803f70e <_GetTickMS>
 8027d12:	4602      	mov	r2, r0
 8027d14:	4b11      	ldr	r3, [pc, #68]	; (8027d5c <HBAR_SeinController+0xe0>)
 8027d16:	601a      	str	r2, [r3, #0]
            sein.left = 0;
 8027d18:	4b11      	ldr	r3, [pc, #68]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d1a:	2200      	movs	r2, #0
 8027d1c:	701a      	strb	r2, [r3, #0]
            sein.right = !sein.right;
 8027d1e:	4b10      	ldr	r3, [pc, #64]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d20:	785b      	ldrb	r3, [r3, #1]
 8027d22:	2b00      	cmp	r3, #0
 8027d24:	bf0c      	ite	eq
 8027d26:	2301      	moveq	r3, #1
 8027d28:	2300      	movne	r3, #0
 8027d2a:	b2db      	uxtb	r3, r3
 8027d2c:	461a      	mov	r2, r3
 8027d2e:	4b0c      	ldr	r3, [pc, #48]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d30:	705a      	strb	r2, [r3, #1]
 8027d32:	e005      	b.n	8027d40 <HBAR_SeinController+0xc4>
        } else {
            sein.left = 0;
 8027d34:	4b0a      	ldr	r3, [pc, #40]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d36:	2200      	movs	r2, #0
 8027d38:	701a      	strb	r2, [r3, #0]
            sein.right = 0;
 8027d3a:	4b09      	ldr	r3, [pc, #36]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d3c:	2200      	movs	r2, #0
 8027d3e:	705a      	strb	r2, [r3, #1]
        }
    }

    return sein;
 8027d40:	4b07      	ldr	r3, [pc, #28]	; (8027d60 <HBAR_SeinController+0xe4>)
 8027d42:	881b      	ldrh	r3, [r3, #0]
 8027d44:	81bb      	strh	r3, [r7, #12]
 8027d46:	2300      	movs	r3, #0
 8027d48:	7b3a      	ldrb	r2, [r7, #12]
 8027d4a:	f362 0307 	bfi	r3, r2, #0, #8
 8027d4e:	7b7a      	ldrb	r2, [r7, #13]
 8027d50:	f362 230f 	bfi	r3, r2, #8, #8
}
 8027d54:	4618      	mov	r0, r3
 8027d56:	3710      	adds	r7, #16
 8027d58:	46bd      	mov	sp, r7
 8027d5a:	bd80      	pop	{r7, pc}
 8027d5c:	20000f18 	.word	0x20000f18
 8027d60:	20000f1c 	.word	0x20000f1c

08027d64 <HBAR_ModeController>:

uint8_t HBAR_ModeController(sw_runner_t *runner) {
 8027d64:	b580      	push	{r7, lr}
 8027d66:	b082      	sub	sp, #8
 8027d68:	af00      	add	r7, sp, #0
 8027d6a:	6078      	str	r0, [r7, #4]
    static TickType_t tick, tickPeriod;
    static uint8_t iHide = 0;
    static int8_t iName = -1, iValue = -1;

    // MODE Show/Hide Manipulator
    if (runner->listening) {
 8027d6c:	687b      	ldr	r3, [r7, #4]
 8027d6e:	781b      	ldrb	r3, [r3, #0]
 8027d70:	2b00      	cmp	r3, #0
 8027d72:	d05f      	beq.n	8027e34 <HBAR_ModeController+0xd0>
        // if mode same
        if (iName != runner->mode.val) {
 8027d74:	4b34      	ldr	r3, [pc, #208]	; (8027e48 <HBAR_ModeController+0xe4>)
 8027d76:	f993 3000 	ldrsb.w	r3, [r3]
 8027d7a:	461a      	mov	r2, r3
 8027d7c:	687b      	ldr	r3, [r7, #4]
 8027d7e:	791b      	ldrb	r3, [r3, #4]
 8027d80:	429a      	cmp	r2, r3
 8027d82:	d00a      	beq.n	8027d9a <HBAR_ModeController+0x36>
            iName = runner->mode.val;
 8027d84:	687b      	ldr	r3, [r7, #4]
 8027d86:	791b      	ldrb	r3, [r3, #4]
 8027d88:	b25a      	sxtb	r2, r3
 8027d8a:	4b2f      	ldr	r3, [pc, #188]	; (8027e48 <HBAR_ModeController+0xe4>)
 8027d8c:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027d8e:	f017 fcbe 	bl	803f70e <_GetTickMS>
 8027d92:	4602      	mov	r2, r0
 8027d94:	4b2d      	ldr	r3, [pc, #180]	; (8027e4c <HBAR_ModeController+0xe8>)
 8027d96:	601a      	str	r2, [r3, #0]
 8027d98:	e019      	b.n	8027dce <HBAR_ModeController+0x6a>

        } else if (iValue != runner->mode.sub.val[runner->mode.val]) {
 8027d9a:	4b2d      	ldr	r3, [pc, #180]	; (8027e50 <HBAR_ModeController+0xec>)
 8027d9c:	f993 3000 	ldrsb.w	r3, [r3]
 8027da0:	461a      	mov	r2, r3
 8027da2:	687b      	ldr	r3, [r7, #4]
 8027da4:	791b      	ldrb	r3, [r3, #4]
 8027da6:	4619      	mov	r1, r3
 8027da8:	687b      	ldr	r3, [r7, #4]
 8027daa:	440b      	add	r3, r1
 8027dac:	7a1b      	ldrb	r3, [r3, #8]
 8027dae:	429a      	cmp	r2, r3
 8027db0:	d00d      	beq.n	8027dce <HBAR_ModeController+0x6a>
            iValue = runner->mode.sub.val[runner->mode.val];
 8027db2:	687b      	ldr	r3, [r7, #4]
 8027db4:	791b      	ldrb	r3, [r3, #4]
 8027db6:	461a      	mov	r2, r3
 8027db8:	687b      	ldr	r3, [r7, #4]
 8027dba:	4413      	add	r3, r2
 8027dbc:	7a1b      	ldrb	r3, [r3, #8]
 8027dbe:	b25a      	sxtb	r2, r3
 8027dc0:	4b23      	ldr	r3, [pc, #140]	; (8027e50 <HBAR_ModeController+0xec>)
 8027dc2:	701a      	strb	r2, [r3, #0]
            // reset period tick
            tickPeriod = _GetTickMS();
 8027dc4:	f017 fca3 	bl	803f70e <_GetTickMS>
 8027dc8:	4602      	mov	r2, r0
 8027dca:	4b20      	ldr	r3, [pc, #128]	; (8027e4c <HBAR_ModeController+0xe8>)
 8027dcc:	601a      	str	r2, [r3, #0]
        }

        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027dce:	f017 fc9e 	bl	803f70e <_GetTickMS>
 8027dd2:	4602      	mov	r2, r0
 8027dd4:	4b1d      	ldr	r3, [pc, #116]	; (8027e4c <HBAR_ModeController+0xe8>)
 8027dd6:	681b      	ldr	r3, [r3, #0]
 8027dd8:	1ad3      	subs	r3, r2, r3
 8027dda:	f241 3287 	movw	r2, #4999	; 0x1387
 8027dde:	4293      	cmp	r3, r2
 8027de0:	d803      	bhi.n	8027dea <HBAR_ModeController+0x86>
                (runner->mode.sub.val[SW_M_DRIVE] == SW_M_DRIVE_R)) {
 8027de2:	687b      	ldr	r3, [r7, #4]
 8027de4:	7a1b      	ldrb	r3, [r3, #8]
        if ((_GetTickMS() - tickPeriod) >= 5000 ||
 8027de6:	2b03      	cmp	r3, #3
 8027de8:	d10c      	bne.n	8027e04 <HBAR_ModeController+0xa0>
            // stop listening
            runner->listening = 0;
 8027dea:	687b      	ldr	r3, [r7, #4]
 8027dec:	2200      	movs	r2, #0
 8027dee:	701a      	strb	r2, [r3, #0]
            iHide = 0;
 8027df0:	4b18      	ldr	r3, [pc, #96]	; (8027e54 <HBAR_ModeController+0xf0>)
 8027df2:	2200      	movs	r2, #0
 8027df4:	701a      	strb	r2, [r3, #0]
            iName = -1;
 8027df6:	4b14      	ldr	r3, [pc, #80]	; (8027e48 <HBAR_ModeController+0xe4>)
 8027df8:	22ff      	movs	r2, #255	; 0xff
 8027dfa:	701a      	strb	r2, [r3, #0]
            iValue = -1;
 8027dfc:	4b14      	ldr	r3, [pc, #80]	; (8027e50 <HBAR_ModeController+0xec>)
 8027dfe:	22ff      	movs	r2, #255	; 0xff
 8027e00:	701a      	strb	r2, [r3, #0]
 8027e02:	e01a      	b.n	8027e3a <HBAR_ModeController+0xd6>
        } else {
            // blink
            if ((_GetTickMS() - tick) >= 250) {
 8027e04:	f017 fc83 	bl	803f70e <_GetTickMS>
 8027e08:	4602      	mov	r2, r0
 8027e0a:	4b13      	ldr	r3, [pc, #76]	; (8027e58 <HBAR_ModeController+0xf4>)
 8027e0c:	681b      	ldr	r3, [r3, #0]
 8027e0e:	1ad3      	subs	r3, r2, r3
 8027e10:	2bf9      	cmp	r3, #249	; 0xf9
 8027e12:	d912      	bls.n	8027e3a <HBAR_ModeController+0xd6>
                tick = _GetTickMS();
 8027e14:	f017 fc7b 	bl	803f70e <_GetTickMS>
 8027e18:	4602      	mov	r2, r0
 8027e1a:	4b0f      	ldr	r3, [pc, #60]	; (8027e58 <HBAR_ModeController+0xf4>)
 8027e1c:	601a      	str	r2, [r3, #0]
                iHide = !iHide;
 8027e1e:	4b0d      	ldr	r3, [pc, #52]	; (8027e54 <HBAR_ModeController+0xf0>)
 8027e20:	781b      	ldrb	r3, [r3, #0]
 8027e22:	2b00      	cmp	r3, #0
 8027e24:	bf0c      	ite	eq
 8027e26:	2301      	moveq	r3, #1
 8027e28:	2300      	movne	r3, #0
 8027e2a:	b2db      	uxtb	r3, r3
 8027e2c:	461a      	mov	r2, r3
 8027e2e:	4b09      	ldr	r3, [pc, #36]	; (8027e54 <HBAR_ModeController+0xf0>)
 8027e30:	701a      	strb	r2, [r3, #0]
 8027e32:	e002      	b.n	8027e3a <HBAR_ModeController+0xd6>
            }
        }
    } else {
        iHide = 0;
 8027e34:	4b07      	ldr	r3, [pc, #28]	; (8027e54 <HBAR_ModeController+0xf0>)
 8027e36:	2200      	movs	r2, #0
 8027e38:	701a      	strb	r2, [r3, #0]
    }

    return iHide;
 8027e3a:	4b06      	ldr	r3, [pc, #24]	; (8027e54 <HBAR_ModeController+0xf0>)
 8027e3c:	781b      	ldrb	r3, [r3, #0]
}
 8027e3e:	4618      	mov	r0, r3
 8027e40:	3708      	adds	r7, #8
 8027e42:	46bd      	mov	sp, r7
 8027e44:	bd80      	pop	{r7, pc}
 8027e46:	bf00      	nop
 8027e48:	2000010c 	.word	0x2000010c
 8027e4c:	20000f20 	.word	0x20000f20
 8027e50:	2000010d 	.word	0x2000010d
 8027e54:	20000f24 	.word	0x20000f24
 8027e58:	20000f28 	.word	0x20000f28

08027e5c <KLESS_Init>:
/* Private functions declaration ---------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
void KLESS_Init(void) {
 8027e5c:	b580      	push	{r7, lr}
 8027e5e:	b082      	sub	sp, #8
 8027e60:	af00      	add	r7, sp, #0
    nrf24l01_config *config = &(KLESS.config);
 8027e62:	4b24      	ldr	r3, [pc, #144]	; (8027ef4 <KLESS_Init+0x98>)
 8027e64:	607b      	str	r3, [r7, #4]

    // use VCU_ID as address
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027e66:	4b24      	ldr	r3, [pc, #144]	; (8027ef8 <KLESS_Init+0x9c>)
 8027e68:	681b      	ldr	r3, [r3, #0]
 8027e6a:	4a22      	ldr	r2, [pc, #136]	; (8027ef4 <KLESS_Init+0x98>)
 8027e6c:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 8027e6e:	4b22      	ldr	r3, [pc, #136]	; (8027ef8 <KLESS_Init+0x9c>)
 8027e70:	681b      	ldr	r3, [r3, #0]
 8027e72:	4a20      	ldr	r2, [pc, #128]	; (8027ef4 <KLESS_Init+0x98>)
 8027e74:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e

    // set configuration
    config->tx_address = KLESS.tx.address;
 8027e78:	687b      	ldr	r3, [r7, #4]
 8027e7a:	4a20      	ldr	r2, [pc, #128]	; (8027efc <KLESS_Init+0xa0>)
 8027e7c:	60da      	str	r2, [r3, #12]
    config->rx_address = KLESS.rx.address;
 8027e7e:	687b      	ldr	r3, [r7, #4]
 8027e80:	4a1f      	ldr	r2, [pc, #124]	; (8027f00 <KLESS_Init+0xa4>)
 8027e82:	609a      	str	r2, [r3, #8]
    config->rx_buffer = KLESS.rx.payload;
 8027e84:	687b      	ldr	r3, [r7, #4]
 8027e86:	4a1f      	ldr	r2, [pc, #124]	; (8027f04 <KLESS_Init+0xa8>)
 8027e88:	611a      	str	r2, [r3, #16]

    config->data_rate = NRF_DATA_RATE_250KBPS;
 8027e8a:	687b      	ldr	r3, [r7, #4]
 8027e8c:	2201      	movs	r2, #1
 8027e8e:	701a      	strb	r2, [r3, #0]
    config->tx_power = NRF_TX_PWR_0dBm;
 8027e90:	687b      	ldr	r3, [r7, #4]
 8027e92:	2203      	movs	r2, #3
 8027e94:	705a      	strb	r2, [r3, #1]
    config->crc_width = NRF_CRC_WIDTH_1B;
 8027e96:	687b      	ldr	r3, [r7, #4]
 8027e98:	2200      	movs	r2, #0
 8027e9a:	709a      	strb	r2, [r3, #2]
    config->retransmit_count = 0x0F;   // maximum is 15 times
 8027e9c:	687b      	ldr	r3, [r7, #4]
 8027e9e:	220f      	movs	r2, #15
 8027ea0:	715a      	strb	r2, [r3, #5]
    config->retransmit_delay = 0x0F; // 4000us, LSB:250us
 8027ea2:	687b      	ldr	r3, [r7, #4]
 8027ea4:	220f      	movs	r2, #15
 8027ea6:	719a      	strb	r2, [r3, #6]
    config->rf_channel = 110;
 8027ea8:	687b      	ldr	r3, [r7, #4]
 8027eaa:	226e      	movs	r2, #110	; 0x6e
 8027eac:	71da      	strb	r2, [r3, #7]

    config->spi = &hspi1;
 8027eae:	687b      	ldr	r3, [r7, #4]
 8027eb0:	4a15      	ldr	r2, [pc, #84]	; (8027f08 <KLESS_Init+0xac>)
 8027eb2:	615a      	str	r2, [r3, #20]
    config->spi_timeout = 100; // milliseconds
 8027eb4:	687b      	ldr	r3, [r7, #4]
 8027eb6:	2264      	movs	r2, #100	; 0x64
 8027eb8:	619a      	str	r2, [r3, #24]
    config->csn_port = INT_KEYLESS_CSN_GPIO_Port;
 8027eba:	687b      	ldr	r3, [r7, #4]
 8027ebc:	4a13      	ldr	r2, [pc, #76]	; (8027f0c <KLESS_Init+0xb0>)
 8027ebe:	61da      	str	r2, [r3, #28]
    config->csn_pin = INT_KEYLESS_CSN_Pin;
 8027ec0:	687b      	ldr	r3, [r7, #4]
 8027ec2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027ec6:	841a      	strh	r2, [r3, #32]
    config->ce_port = INT_KEYLESS_CE_GPIO_Port;
 8027ec8:	687b      	ldr	r3, [r7, #4]
 8027eca:	4a11      	ldr	r2, [pc, #68]	; (8027f10 <KLESS_Init+0xb4>)
 8027ecc:	625a      	str	r2, [r3, #36]	; 0x24
    config->ce_pin = INT_KEYLESS_CE_Pin;
 8027ece:	687b      	ldr	r3, [r7, #4]
 8027ed0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8027ed4:	851a      	strh	r2, [r3, #40]	; 0x28
    config->irq_port = INT_KEYLESS_IRQ_GPIO_Port;
 8027ed6:	687b      	ldr	r3, [r7, #4]
 8027ed8:	4a0e      	ldr	r2, [pc, #56]	; (8027f14 <KLESS_Init+0xb8>)
 8027eda:	62da      	str	r2, [r3, #44]	; 0x2c
    config->irq_pin = INT_KEYLESS_IRQ_Pin;
 8027edc:	687b      	ldr	r3, [r7, #4]
 8027ede:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8027ee2:	861a      	strh	r2, [r3, #48]	; 0x30

    // initialization
    nrf_init(&nrf, config);
 8027ee4:	6879      	ldr	r1, [r7, #4]
 8027ee6:	480c      	ldr	r0, [pc, #48]	; (8027f18 <KLESS_Init+0xbc>)
 8027ee8:	f7fd fc36 	bl	8025758 <nrf_init>
}
 8027eec:	bf00      	nop
 8027eee:	3708      	adds	r7, #8
 8027ef0:	46bd      	mov	sp, r7
 8027ef2:	bd80      	pop	{r7, pc}
 8027ef4:	20000110 	.word	0x20000110
 8027ef8:	20000228 	.word	0x20000228
 8027efc:	20000144 	.word	0x20000144
 8027f00:	2000015e 	.word	0x2000015e
 8027f04:	20000163 	.word	0x20000163
 8027f08:	200088d8 	.word	0x200088d8
 8027f0c:	40020000 	.word	0x40020000
 8027f10:	40020800 	.word	0x40020800
 8027f14:	40021000 	.word	0x40021000
 8027f18:	20008414 	.word	0x20008414

08027f1c <KLESS_ValidateCommand>:

uint8_t KLESS_ValidateCommand(KLESS_CMD *cmd) {
 8027f1c:	b580      	push	{r7, lr}
 8027f1e:	b088      	sub	sp, #32
 8027f20:	af00      	add	r7, sp, #0
 8027f22:	6078      	str	r0, [r7, #4]
    uint8_t valid, payload_dec[NRF_DATA_LENGTH];

    lock();
 8027f24:	f000 f946 	bl	80281b4 <lock>
    // Read Payload
    valid = KLESS_Payload(KLESS_R, payload_dec);
 8027f28:	f107 030c 	add.w	r3, r7, #12
 8027f2c:	4619      	mov	r1, r3
 8027f2e:	2000      	movs	r0, #0
 8027f30:	f000 f82c 	bl	8027f8c <KLESS_Payload>
 8027f34:	4603      	mov	r3, r0
 8027f36:	77fb      	strb	r3, [r7, #31]

    // Get Payload position
    if (valid) {
 8027f38:	7ffb      	ldrb	r3, [r7, #31]
 8027f3a:	2b00      	cmp	r3, #0
 8027f3c:	d01d      	beq.n	8027f7a <KLESS_ValidateCommand+0x5e>
        valid = 0;
 8027f3e:	2300      	movs	r3, #0
 8027f40:	77fb      	strb	r3, [r7, #31]
        // Check Payload Command
        for (uint8_t i = 0; i < 3; i++) {
 8027f42:	2300      	movs	r3, #0
 8027f44:	77bb      	strb	r3, [r7, #30]
 8027f46:	e015      	b.n	8027f74 <KLESS_ValidateCommand+0x58>
            // check command
            if (memcmp(payload_dec, &commands[i], 8) == 0) {
 8027f48:	7fbb      	ldrb	r3, [r7, #30]
 8027f4a:	00db      	lsls	r3, r3, #3
 8027f4c:	4a0e      	ldr	r2, [pc, #56]	; (8027f88 <KLESS_ValidateCommand+0x6c>)
 8027f4e:	1899      	adds	r1, r3, r2
 8027f50:	f107 030c 	add.w	r3, r7, #12
 8027f54:	2208      	movs	r2, #8
 8027f56:	4618      	mov	r0, r3
 8027f58:	f017 fcde 	bl	803f918 <memcmp>
 8027f5c:	4603      	mov	r3, r0
 8027f5e:	2b00      	cmp	r3, #0
 8027f60:	d105      	bne.n	8027f6e <KLESS_ValidateCommand+0x52>
                *cmd = i;
 8027f62:	687b      	ldr	r3, [r7, #4]
 8027f64:	7fba      	ldrb	r2, [r7, #30]
 8027f66:	701a      	strb	r2, [r3, #0]
                valid = 1;
 8027f68:	2301      	movs	r3, #1
 8027f6a:	77fb      	strb	r3, [r7, #31]
                break;
 8027f6c:	e005      	b.n	8027f7a <KLESS_ValidateCommand+0x5e>
        for (uint8_t i = 0; i < 3; i++) {
 8027f6e:	7fbb      	ldrb	r3, [r7, #30]
 8027f70:	3301      	adds	r3, #1
 8027f72:	77bb      	strb	r3, [r7, #30]
 8027f74:	7fbb      	ldrb	r3, [r7, #30]
 8027f76:	2b02      	cmp	r3, #2
 8027f78:	d9e6      	bls.n	8027f48 <KLESS_ValidateCommand+0x2c>
            }
        }

    }
    unlock();
 8027f7a:	f000 f929 	bl	80281d0 <unlock>

    return valid;
 8027f7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8027f80:	4618      	mov	r0, r3
 8027f82:	3720      	adds	r7, #32
 8027f84:	46bd      	mov	sp, r7
 8027f86:	bd80      	pop	{r7, pc}
 8027f88:	08055f44 	.word	0x08055f44

08027f8c <KLESS_Payload>:

uint8_t KLESS_Payload(KLESS_MODE mode, uint8_t *payload) {
 8027f8c:	b580      	push	{r7, lr}
 8027f8e:	b084      	sub	sp, #16
 8027f90:	af00      	add	r7, sp, #0
 8027f92:	4603      	mov	r3, r0
 8027f94:	6039      	str	r1, [r7, #0]
 8027f96:	71fb      	strb	r3, [r7, #7]
    uint8_t ret = 0;
 8027f98:	2300      	movs	r3, #0
 8027f9a:	73fb      	strb	r3, [r7, #15]

    lock();
 8027f9c:	f000 f90a 	bl	80281b4 <lock>
    // Process Payload
    if (mode == KLESS_R) {
 8027fa0:	79fb      	ldrb	r3, [r7, #7]
 8027fa2:	2b00      	cmp	r3, #0
 8027fa4:	d10a      	bne.n	8027fbc <KLESS_Payload+0x30>
        // Decrypt
        if (AES_Decrypt(payload, KLESS.rx.payload, NRF_DATA_LENGTH)) {
 8027fa6:	2210      	movs	r2, #16
 8027fa8:	490d      	ldr	r1, [pc, #52]	; (8027fe0 <KLESS_Payload+0x54>)
 8027faa:	6838      	ldr	r0, [r7, #0]
 8027fac:	f7fb fcd8 	bl	8023960 <AES_Decrypt>
 8027fb0:	4603      	mov	r3, r0
 8027fb2:	2b00      	cmp	r3, #0
 8027fb4:	d00c      	beq.n	8027fd0 <KLESS_Payload+0x44>
            ret = 1;
 8027fb6:	2301      	movs	r3, #1
 8027fb8:	73fb      	strb	r3, [r7, #15]
 8027fba:	e009      	b.n	8027fd0 <KLESS_Payload+0x44>
        }
    } else {
        // Encrypt
        if (AES_Encrypt(KLESS.tx.payload, payload, NRF_DATA_LENGTH)) {
 8027fbc:	2210      	movs	r2, #16
 8027fbe:	6839      	ldr	r1, [r7, #0]
 8027fc0:	4808      	ldr	r0, [pc, #32]	; (8027fe4 <KLESS_Payload+0x58>)
 8027fc2:	f7fb fcab 	bl	802391c <AES_Encrypt>
 8027fc6:	4603      	mov	r3, r0
 8027fc8:	2b00      	cmp	r3, #0
 8027fca:	d001      	beq.n	8027fd0 <KLESS_Payload+0x44>
            ret = 1;
 8027fcc:	2301      	movs	r3, #1
 8027fce:	73fb      	strb	r3, [r7, #15]
        }
    }
    unlock();
 8027fd0:	f000 f8fe 	bl	80281d0 <unlock>

    return ret;
 8027fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8027fd6:	4618      	mov	r0, r3
 8027fd8:	3710      	adds	r7, #16
 8027fda:	46bd      	mov	sp, r7
 8027fdc:	bd80      	pop	{r7, pc}
 8027fde:	bf00      	nop
 8027fe0:	20000163 	.word	0x20000163
 8027fe4:	20000149 	.word	0x20000149

08027fe8 <KLESS_GenerateAesKey>:

void KLESS_GenerateAesKey(uint32_t *payload) {
 8027fe8:	b580      	push	{r7, lr}
 8027fea:	b084      	sub	sp, #16
 8027fec:	af00      	add	r7, sp, #0
 8027fee:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8027ff0:	2300      	movs	r3, #0
 8027ff2:	73fb      	strb	r3, [r7, #15]
 8027ff4:	e009      	b.n	802800a <KLESS_GenerateAesKey+0x22>
        HAL_RNG_GenerateRandomNumber(&hrng, payload++);
 8027ff6:	687b      	ldr	r3, [r7, #4]
 8027ff8:	1d1a      	adds	r2, r3, #4
 8027ffa:	607a      	str	r2, [r7, #4]
 8027ffc:	4619      	mov	r1, r3
 8027ffe:	4806      	ldr	r0, [pc, #24]	; (8028018 <KLESS_GenerateAesKey+0x30>)
 8028000:	f00c ff22 	bl	8034e48 <HAL_RNG_GenerateRandomNumber>
    for (uint8_t i = 0; i < (NRF_DATA_LENGTH / sizeof(uint32_t)); i++) {
 8028004:	7bfb      	ldrb	r3, [r7, #15]
 8028006:	3301      	adds	r3, #1
 8028008:	73fb      	strb	r3, [r7, #15]
 802800a:	7bfb      	ldrb	r3, [r7, #15]
 802800c:	2b03      	cmp	r3, #3
 802800e:	d9f2      	bls.n	8027ff6 <KLESS_GenerateAesKey+0xe>
    }
}
 8028010:	bf00      	nop
 8028012:	3710      	adds	r7, #16
 8028014:	46bd      	mov	sp, r7
 8028016:	bd80      	pop	{r7, pc}
 8028018:	20008878 	.word	0x20008878

0802801c <KLESS_Pairing>:

uint8_t KLESS_Pairing(void) {
 802801c:	b580      	push	{r7, lr}
 802801e:	b088      	sub	sp, #32
 8028020:	af00      	add	r7, sp, #0
    uint8_t *payload = KLESS.tx.payload;
 8028022:	4b36      	ldr	r3, [pc, #216]	; (80280fc <KLESS_Pairing+0xe0>)
 8028024:	61bb      	str	r3, [r7, #24]
    uint32_t aes[4], swapped;
    NRF_RESULT p = NRF_ERROR;
 8028026:	2301      	movs	r3, #1
 8028028:	75fb      	strb	r3, [r7, #23]

    // Insert AES Key
    KLESS_GenerateAesKey(aes);
 802802a:	1d3b      	adds	r3, r7, #4
 802802c:	4618      	mov	r0, r3
 802802e:	f7ff ffdb 	bl	8027fe8 <KLESS_GenerateAesKey>
    // swap byte order
    for (uint8_t i = 0; i < 4; i++) {
 8028032:	2300      	movs	r3, #0
 8028034:	77fb      	strb	r3, [r7, #31]
 8028036:	e015      	b.n	8028064 <KLESS_Pairing+0x48>
        swapped = _ByteSwap32(aes[i]);
 8028038:	7ffb      	ldrb	r3, [r7, #31]
 802803a:	009b      	lsls	r3, r3, #2
 802803c:	f107 0220 	add.w	r2, r7, #32
 8028040:	4413      	add	r3, r2
 8028042:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8028046:	4618      	mov	r0, r3
 8028048:	f017 fb98 	bl	803f77c <_ByteSwap32>
 802804c:	4603      	mov	r3, r0
 802804e:	603b      	str	r3, [r7, #0]
        memcpy(&payload[i * 4], &swapped, sizeof(swapped));
 8028050:	7ffb      	ldrb	r3, [r7, #31]
 8028052:	009b      	lsls	r3, r3, #2
 8028054:	461a      	mov	r2, r3
 8028056:	69bb      	ldr	r3, [r7, #24]
 8028058:	4413      	add	r3, r2
 802805a:	683a      	ldr	r2, [r7, #0]
 802805c:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 802805e:	7ffb      	ldrb	r3, [r7, #31]
 8028060:	3301      	adds	r3, #1
 8028062:	77fb      	strb	r3, [r7, #31]
 8028064:	7ffb      	ldrb	r3, [r7, #31]
 8028066:	2b03      	cmp	r3, #3
 8028068:	d9e6      	bls.n	8028038 <KLESS_Pairing+0x1c>
    }
    // Insert VCU_ID
    memcpy(&payload[NRF_DATA_LENGTH], KLESS.tx.address, NRF_ADDR_LENGTH);
 802806a:	69bb      	ldr	r3, [r7, #24]
 802806c:	f103 0210 	add.w	r2, r3, #16
 8028070:	4b23      	ldr	r3, [pc, #140]	; (8028100 <KLESS_Pairing+0xe4>)
 8028072:	3334      	adds	r3, #52	; 0x34
 8028074:	6818      	ldr	r0, [r3, #0]
 8028076:	6010      	str	r0, [r2, #0]
 8028078:	791b      	ldrb	r3, [r3, #4]
 802807a:	7113      	strb	r3, [r2, #4]

    // Set Address (pairing mode)
    memset(KLESS.tx.address, 0x00, sizeof(VCU.d.unit_id));
 802807c:	2204      	movs	r2, #4
 802807e:	2100      	movs	r1, #0
 8028080:	4820      	ldr	r0, [pc, #128]	; (8028104 <KLESS_Pairing+0xe8>)
 8028082:	f017 fc63 	bl	803f94c <memset>
    memset(KLESS.rx.address, 0x00, sizeof(VCU.d.unit_id));
 8028086:	2204      	movs	r2, #4
 8028088:	2100      	movs	r1, #0
 802808a:	481f      	ldr	r0, [pc, #124]	; (8028108 <KLESS_Pairing+0xec>)
 802808c:	f017 fc5e 	bl	803f94c <memset>

    // Set NRF Config (pairing mode)
    ce_reset(&nrf);
 8028090:	481e      	ldr	r0, [pc, #120]	; (802810c <KLESS_Pairing+0xf0>)
 8028092:	f7fd fb50 	bl	8025736 <ce_reset>
    nrf_set_tx_address(&nrf, KLESS.tx.address);
 8028096:	491b      	ldr	r1, [pc, #108]	; (8028104 <KLESS_Pairing+0xe8>)
 8028098:	481c      	ldr	r0, [pc, #112]	; (802810c <KLESS_Pairing+0xf0>)
 802809a:	f7fe f9b1 	bl	8026400 <nrf_set_tx_address>
    nrf_set_rx_address_p0(&nrf, KLESS.rx.address);
 802809e:	491a      	ldr	r1, [pc, #104]	; (8028108 <KLESS_Pairing+0xec>)
 80280a0:	481a      	ldr	r0, [pc, #104]	; (802810c <KLESS_Pairing+0xf0>)
 80280a2:	f7fe f991 	bl	80263c8 <nrf_set_rx_address_p0>
    nrf_set_rx_payload_width_p0(&nrf, NRF_DATA_PAIR_LENGTH);
 80280a6:	2115      	movs	r1, #21
 80280a8:	4818      	ldr	r0, [pc, #96]	; (802810c <KLESS_Pairing+0xf0>)
 80280aa:	f7fe f9c5 	bl	8026438 <nrf_set_rx_payload_width_p0>
    ce_set(&nrf);
 80280ae:	4817      	ldr	r0, [pc, #92]	; (802810c <KLESS_Pairing+0xf0>)
 80280b0:	f7fd fb31 	bl	8025716 <ce_set>

    // Send Payload
    p = nrf_send_packet(&nrf, payload);
 80280b4:	69b9      	ldr	r1, [r7, #24]
 80280b6:	4815      	ldr	r0, [pc, #84]	; (802810c <KLESS_Pairing+0xf0>)
 80280b8:	f7fe f9df 	bl	802647a <nrf_send_packet>
 80280bc:	4603      	mov	r3, r0
 80280be:	75fb      	strb	r3, [r7, #23]
    _DelayMS(100);
 80280c0:	2064      	movs	r0, #100	; 0x64
 80280c2:	f017 fb19 	bl	803f6f8 <_DelayMS>

    // Set Address (normal mode)
    memcpy(KLESS.tx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 80280c6:	4b12      	ldr	r3, [pc, #72]	; (8028110 <KLESS_Pairing+0xf4>)
 80280c8:	681b      	ldr	r3, [r3, #0]
 80280ca:	4a0d      	ldr	r2, [pc, #52]	; (8028100 <KLESS_Pairing+0xe4>)
 80280cc:	6353      	str	r3, [r2, #52]	; 0x34
    memcpy(KLESS.rx.address, &(VCU.d.unit_id), sizeof(VCU.d.unit_id));
 80280ce:	4b10      	ldr	r3, [pc, #64]	; (8028110 <KLESS_Pairing+0xf4>)
 80280d0:	681b      	ldr	r3, [r3, #0]
 80280d2:	4a0b      	ldr	r2, [pc, #44]	; (8028100 <KLESS_Pairing+0xe4>)
 80280d4:	f8c2 304e 	str.w	r3, [r2, #78]	; 0x4e
    // Set Aes Key (new)
    EEPROM_AesKey(EE_CMD_W, aes);
 80280d8:	1d3b      	adds	r3, r7, #4
 80280da:	4619      	mov	r1, r3
 80280dc:	2001      	movs	r0, #1
 80280de:	f016 fb17 	bl	803e710 <EEPROM_AesKey>

    // Set NRF Config (normal mode)
    KLESS_Init();
 80280e2:	f7ff febb 	bl	8027e5c <KLESS_Init>

    return (p == NRF_OK);
 80280e6:	7dfb      	ldrb	r3, [r7, #23]
 80280e8:	2b00      	cmp	r3, #0
 80280ea:	bf0c      	ite	eq
 80280ec:	2301      	moveq	r3, #1
 80280ee:	2300      	movne	r3, #0
 80280f0:	b2db      	uxtb	r3, r3
}
 80280f2:	4618      	mov	r0, r3
 80280f4:	3720      	adds	r7, #32
 80280f6:	46bd      	mov	sp, r7
 80280f8:	bd80      	pop	{r7, pc}
 80280fa:	bf00      	nop
 80280fc:	20000149 	.word	0x20000149
 8028100:	20000110 	.word	0x20000110
 8028104:	20000144 	.word	0x20000144
 8028108:	2000015e 	.word	0x2000015e
 802810c:	20008414 	.word	0x20008414
 8028110:	20000228 	.word	0x20000228

08028114 <KLESS_Debugger>:
    LOG_Enter();

    return (p == NRF_OK);
}

void KLESS_Debugger(void) {
 8028114:	b580      	push	{r7, lr}
 8028116:	af00      	add	r7, sp, #0
    lock();
 8028118:	f000 f84c 	bl	80281b4 <lock>
    LOG_Str("NRF:Receive = ");
 802811c:	4806      	ldr	r0, [pc, #24]	; (8028138 <KLESS_Debugger+0x24>)
 802811e:	f016 f921 	bl	803e364 <LOG_Str>
    LOG_BufHex((char*) KLESS.rx.payload, NRF_DATA_LENGTH);
 8028122:	2110      	movs	r1, #16
 8028124:	4805      	ldr	r0, [pc, #20]	; (802813c <KLESS_Debugger+0x28>)
 8028126:	f016 f96f 	bl	803e408 <LOG_BufHex>
    LOG_Enter();
 802812a:	f016 f8a1 	bl	803e270 <LOG_Enter>
    unlock();
 802812e:	f000 f84f 	bl	80281d0 <unlock>
}
 8028132:	bf00      	nop
 8028134:	bd80      	pop	{r7, pc}
 8028136:	bf00      	nop
 8028138:	0804378c 	.word	0x0804378c
 802813c:	20000163 	.word	0x20000163

08028140 <KLESS_Refresh>:

void KLESS_Refresh(void) {
 8028140:	b580      	push	{r7, lr}
 8028142:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - VCU.d.tick.keyless) < KEYLESS_TIMEOUT) {
 8028144:	f017 fae3 	bl	803f70e <_GetTickMS>
 8028148:	4602      	mov	r2, r0
 802814a:	4b08      	ldr	r3, [pc, #32]	; (802816c <KLESS_Refresh+0x2c>)
 802814c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802814e:	1ad3      	subs	r3, r2, r3
 8028150:	f241 3287 	movw	r2, #4999	; 0x1387
 8028154:	4293      	cmp	r3, r2
 8028156:	d803      	bhi.n	8028160 <KLESS_Refresh+0x20>
        HMI1.d.status.keyless = 1;
 8028158:	4b05      	ldr	r3, [pc, #20]	; (8028170 <KLESS_Refresh+0x30>)
 802815a:	2201      	movs	r2, #1
 802815c:	715a      	strb	r2, [r3, #5]
    } else {
        HMI1.d.status.keyless = 0;
    }
}
 802815e:	e002      	b.n	8028166 <KLESS_Refresh+0x26>
        HMI1.d.status.keyless = 0;
 8028160:	4b03      	ldr	r3, [pc, #12]	; (8028170 <KLESS_Refresh+0x30>)
 8028162:	2200      	movs	r2, #0
 8028164:	715a      	strb	r2, [r3, #5]
}
 8028166:	bf00      	nop
 8028168:	bd80      	pop	{r7, pc}
 802816a:	bf00      	nop
 802816c:	20000228 	.word	0x20000228
 8028170:	200001e4 	.word	0x200001e4

08028174 <KLESS_IrqHandler>:

void KLESS_IrqHandler(void) {
 8028174:	b580      	push	{r7, lr}
 8028176:	af00      	add	r7, sp, #0
    nrf_irq_handler(&nrf);
 8028178:	4802      	ldr	r0, [pc, #8]	; (8028184 <KLESS_IrqHandler+0x10>)
 802817a:	f7fe f9b1 	bl	80264e0 <nrf_irq_handler>
}
 802817e:	bf00      	nop
 8028180:	bd80      	pop	{r7, pc}
 8028182:	bf00      	nop
 8028184:	20008414 	.word	0x20008414

08028188 <nrf_packet_received_callback>:

void nrf_packet_received_callback(nrf24l01 *dev, uint8_t *data) {
 8028188:	b580      	push	{r7, lr}
 802818a:	b082      	sub	sp, #8
 802818c:	af00      	add	r7, sp, #0
 802818e:	6078      	str	r0, [r7, #4]
 8028190:	6039      	str	r1, [r7, #0]
    // used in favor of nrf_receive_packet
    dev->rx_busy = 0;
 8028192:	687b      	ldr	r3, [r7, #4]
 8028194:	2200      	movs	r2, #0
 8028196:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RX_IT);
 802819a:	4b05      	ldr	r3, [pc, #20]	; (80281b0 <nrf_packet_received_callback+0x28>)
 802819c:	681b      	ldr	r3, [r3, #0]
 802819e:	2101      	movs	r1, #1
 80281a0:	4618      	mov	r0, r3
 80281a2:	f00f faf9 	bl	8037798 <osThreadFlagsSet>
}
 80281a6:	bf00      	nop
 80281a8:	3708      	adds	r7, #8
 80281aa:	46bd      	mov	sp, r7
 80281ac:	bd80      	pop	{r7, pc}
 80281ae:	bf00      	nop
 80281b0:	20008680 	.word	0x20008680

080281b4 <lock>:

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80281b4:	b580      	push	{r7, lr}
 80281b6:	af00      	add	r7, sp, #0
    osMutexAcquire(KlessRecMutexHandle, osWaitForever);
 80281b8:	4b04      	ldr	r3, [pc, #16]	; (80281cc <lock+0x18>)
 80281ba:	681b      	ldr	r3, [r3, #0]
 80281bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80281c0:	4618      	mov	r0, r3
 80281c2:	f00f fe57 	bl	8037e74 <osMutexAcquire>
}
 80281c6:	bf00      	nop
 80281c8:	bd80      	pop	{r7, pc}
 80281ca:	bf00      	nop
 80281cc:	200086fc 	.word	0x200086fc

080281d0 <unlock>:

static void unlock(void) {
 80281d0:	b580      	push	{r7, lr}
 80281d2:	af00      	add	r7, sp, #0
    osMutexRelease(KlessRecMutexHandle);
 80281d4:	4b03      	ldr	r3, [pc, #12]	; (80281e4 <unlock+0x14>)
 80281d6:	681b      	ldr	r3, [r3, #0]
 80281d8:	4618      	mov	r0, r3
 80281da:	f00f fea9 	bl	8037f30 <osMutexRelease>
}
 80281de:	bf00      	nop
 80281e0:	bd80      	pop	{r7, pc}
 80281e2:	bf00      	nop
 80281e4:	200086fc 	.word	0x200086fc

080281e8 <Report_Init>:
extern sw_t SW;
extern sim_t SIM;
extern uint16_t BACKUP_VOLTAGE;

/* Public functions implementation --------------------------------------------*/
void Report_Init(FRAME_TYPE frame, report_t *report) {
 80281e8:	b580      	push	{r7, lr}
 80281ea:	b082      	sub	sp, #8
 80281ec:	af00      	add	r7, sp, #0
 80281ee:	4603      	mov	r3, r0
 80281f0:	6039      	str	r1, [r7, #0]
 80281f2:	71fb      	strb	r3, [r7, #7]
    // set default data
    LOG_StrLn("Reporter:ReportInit");
 80281f4:	4808      	ldr	r0, [pc, #32]	; (8028218 <Report_Init+0x30>)
 80281f6:	f016 f8cd 	bl	803e394 <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    report->header.prefix[0] = PREFIX_REPORT[1];
 80281fa:	2252      	movs	r2, #82	; 0x52
 80281fc:	683b      	ldr	r3, [r7, #0]
 80281fe:	701a      	strb	r2, [r3, #0]
    report->header.prefix[1] = PREFIX_REPORT[0];
 8028200:	2240      	movs	r2, #64	; 0x40
 8028202:	683b      	ldr	r3, [r7, #0]
 8028204:	705a      	strb	r2, [r3, #1]
    report->header.seq_id = VCU.d.seq_id.report;
 8028206:	4b05      	ldr	r3, [pc, #20]	; (802821c <Report_Init+0x34>)
 8028208:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 802820c:	683b      	ldr	r3, [r7, #0]
 802820e:	819a      	strh	r2, [r3, #12]
    // (already set)
    // body required
    // body optional
}
 8028210:	bf00      	nop
 8028212:	3708      	adds	r7, #8
 8028214:	46bd      	mov	sp, r7
 8028216:	bd80      	pop	{r7, pc}
 8028218:	0804379c 	.word	0x0804379c
 802821c:	20000228 	.word	0x20000228

08028220 <Response_Init>:

void Response_Init(response_t *response) {
 8028220:	b580      	push	{r7, lr}
 8028222:	b082      	sub	sp, #8
 8028224:	af00      	add	r7, sp, #0
 8028226:	6078      	str	r0, [r7, #4]
    // set default data
    LOG_StrLn("Reporter:ResponseInit");
 8028228:	4808      	ldr	r0, [pc, #32]	; (802824c <Response_Init+0x2c>)
 802822a:	f016 f8b3 	bl	803e394 <LOG_StrLn>
    // =============== REPORT ==============
    // header report
    response->header.prefix[0] = PREFIX_REPORT[1];
 802822e:	2252      	movs	r2, #82	; 0x52
 8028230:	687b      	ldr	r3, [r7, #4]
 8028232:	701a      	strb	r2, [r3, #0]
    response->header.prefix[1] = PREFIX_REPORT[0];
 8028234:	2240      	movs	r2, #64	; 0x40
 8028236:	687b      	ldr	r3, [r7, #4]
 8028238:	705a      	strb	r2, [r3, #1]
    response->header.seq_id = VCU.d.seq_id.response;
 802823a:	4b05      	ldr	r3, [pc, #20]	; (8028250 <Response_Init+0x30>)
 802823c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8028240:	687b      	ldr	r3, [r7, #4]
 8028242:	819a      	strh	r2, [r3, #12]
}
 8028244:	bf00      	nop
 8028246:	3708      	adds	r7, #8
 8028248:	46bd      	mov	sp, r7
 802824a:	bd80      	pop	{r7, pc}
 802824c:	080437b0 	.word	0x080437b0
 8028250:	20000228 	.word	0x20000228

08028254 <Report_Capture>:

void Report_Capture(FRAME_TYPE frame, report_t *report) {
 8028254:	b590      	push	{r4, r7, lr}
 8028256:	b087      	sub	sp, #28
 8028258:	af00      	add	r7, sp, #0
 802825a:	4603      	mov	r3, r0
 802825c:	60b9      	str	r1, [r7, #8]
 802825e:	73fb      	strb	r3, [r7, #15]
    sw_sub_t *pSub = &(SW.runner.mode.sub);
 8028260:	4b9a      	ldr	r3, [pc, #616]	; (80284cc <Report_Capture+0x278>)
 8028262:	613b      	str	r3, [r7, #16]

    // Reconstruct the header
    report->header.seq_id++;
 8028264:	68bb      	ldr	r3, [r7, #8]
 8028266:	899b      	ldrh	r3, [r3, #12]
 8028268:	b29b      	uxth	r3, r3
 802826a:	3301      	adds	r3, #1
 802826c:	b29a      	uxth	r2, r3
 802826e:	68bb      	ldr	r3, [r7, #8]
 8028270:	819a      	strh	r2, [r3, #12]
    report->header.unit_id = VCU.d.unit_id;
 8028272:	4b97      	ldr	r3, [pc, #604]	; (80284d0 <Report_Capture+0x27c>)
 8028274:	681a      	ldr	r2, [r3, #0]
 8028276:	68bb      	ldr	r3, [r7, #8]
 8028278:	609a      	str	r2, [r3, #8]
    report->header.frame_id = frame;
 802827a:	68bb      	ldr	r3, [r7, #8]
 802827c:	7bfa      	ldrb	r2, [r7, #15]
 802827e:	71da      	strb	r2, [r3, #7]
    report->header.size = sizeof(report->header.frame_id) +
 8028280:	68bb      	ldr	r3, [r7, #8]
 8028282:	2230      	movs	r2, #48	; 0x30
 8028284:	719a      	strb	r2, [r3, #6]
            sizeof(report->header.unit_id) +
            sizeof(report->header.seq_id) +
            sizeof(report->data.req);

    // Reconstruct the body
    report->data.req.vcu.driver_id = VCU.d.driver_id;
 8028286:	4b92      	ldr	r3, [pc, #584]	; (80284d0 <Report_Capture+0x27c>)
 8028288:	791a      	ldrb	r2, [r3, #4]
 802828a:	68bb      	ldr	r3, [r7, #8]
 802828c:	779a      	strb	r2, [r3, #30]
    report->data.req.vcu.events_group = VCU.d.events;
 802828e:	4b90      	ldr	r3, [pc, #576]	; (80284d0 <Report_Capture+0x27c>)
 8028290:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8028294:	68ba      	ldr	r2, [r7, #8]
 8028296:	321f      	adds	r2, #31
 8028298:	6013      	str	r3, [r2, #0]
 802829a:	6054      	str	r4, [r2, #4]
    report->data.req.vcu.rtc.log = RTC_Read();
 802829c:	f7fe faec 	bl	8026878 <RTC_Read>
 80282a0:	4603      	mov	r3, r0
 80282a2:	460c      	mov	r4, r1
 80282a4:	68ba      	ldr	r2, [r7, #8]
 80282a6:	3216      	adds	r2, #22
 80282a8:	6013      	str	r3, [r2, #0]
 80282aa:	6054      	str	r4, [r2, #4]
    // BMS data
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80282ac:	2300      	movs	r3, #0
 80282ae:	75fb      	strb	r3, [r7, #23]
 80282b0:	e04c      	b.n	802834c <Report_Capture+0xf8>
        report->data.req.bms.pack[i].id = BMS.d.pack[i].id;
 80282b2:	7dfa      	ldrb	r2, [r7, #23]
 80282b4:	7df8      	ldrb	r0, [r7, #23]
 80282b6:	4987      	ldr	r1, [pc, #540]	; (80284d4 <Report_Capture+0x280>)
 80282b8:	4613      	mov	r3, r2
 80282ba:	00db      	lsls	r3, r3, #3
 80282bc:	1a9b      	subs	r3, r3, r2
 80282be:	009b      	lsls	r3, r3, #2
 80282c0:	440b      	add	r3, r1
 80282c2:	3304      	adds	r3, #4
 80282c4:	681a      	ldr	r2, [r3, #0]
 80282c6:	68b9      	ldr	r1, [r7, #8]
 80282c8:	1d03      	adds	r3, r0, #4
 80282ca:	00db      	lsls	r3, r3, #3
 80282cc:	440b      	add	r3, r1
 80282ce:	f8c3 2007 	str.w	r2, [r3, #7]
        report->data.req.bms.pack[i].voltage = BMS.d.pack[i].voltage * 100;
 80282d2:	7dfa      	ldrb	r2, [r7, #23]
 80282d4:	497f      	ldr	r1, [pc, #508]	; (80284d4 <Report_Capture+0x280>)
 80282d6:	4613      	mov	r3, r2
 80282d8:	00db      	lsls	r3, r3, #3
 80282da:	1a9b      	subs	r3, r3, r2
 80282dc:	009b      	lsls	r3, r3, #2
 80282de:	440b      	add	r3, r1
 80282e0:	3308      	adds	r3, #8
 80282e2:	edd3 7a00 	vldr	s15, [r3]
 80282e6:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80284d8 <Report_Capture+0x284>
 80282ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80282ee:	7dfb      	ldrb	r3, [r7, #23]
 80282f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80282f4:	ee17 2a90 	vmov	r2, s15
 80282f8:	b291      	uxth	r1, r2
 80282fa:	68ba      	ldr	r2, [r7, #8]
 80282fc:	3304      	adds	r3, #4
 80282fe:	00db      	lsls	r3, r3, #3
 8028300:	4413      	add	r3, r2
 8028302:	460a      	mov	r2, r1
 8028304:	f8a3 200b 	strh.w	r2, [r3, #11]
        report->data.req.bms.pack[i].current = (BMS.d.pack[i].current + 50) * 100;
 8028308:	7dfa      	ldrb	r2, [r7, #23]
 802830a:	4972      	ldr	r1, [pc, #456]	; (80284d4 <Report_Capture+0x280>)
 802830c:	4613      	mov	r3, r2
 802830e:	00db      	lsls	r3, r3, #3
 8028310:	1a9b      	subs	r3, r3, r2
 8028312:	009b      	lsls	r3, r3, #2
 8028314:	440b      	add	r3, r1
 8028316:	330c      	adds	r3, #12
 8028318:	edd3 7a00 	vldr	s15, [r3]
 802831c:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80284dc <Report_Capture+0x288>
 8028320:	ee77 7a87 	vadd.f32	s15, s15, s14
 8028324:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80284d8 <Report_Capture+0x284>
 8028328:	ee67 7a87 	vmul.f32	s15, s15, s14
 802832c:	7dfb      	ldrb	r3, [r7, #23]
 802832e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028332:	ee17 2a90 	vmov	r2, s15
 8028336:	b291      	uxth	r1, r2
 8028338:	68ba      	ldr	r2, [r7, #8]
 802833a:	3304      	adds	r3, #4
 802833c:	00db      	lsls	r3, r3, #3
 802833e:	4413      	add	r3, r2
 8028340:	460a      	mov	r2, r1
 8028342:	f8a3 200d 	strh.w	r2, [r3, #13]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028346:	7dfb      	ldrb	r3, [r7, #23]
 8028348:	3301      	adds	r3, #1
 802834a:	75fb      	strb	r3, [r7, #23]
 802834c:	7dfb      	ldrb	r3, [r7, #23]
 802834e:	2b01      	cmp	r3, #1
 8028350:	d9af      	bls.n	80282b2 <Report_Capture+0x5e>
    }

    // Add more (if full frame)
    if (frame == FR_FULL) {
 8028352:	7bfb      	ldrb	r3, [r7, #15]
 8028354:	2b02      	cmp	r3, #2
 8028356:	f040 80b4 	bne.w	80284c2 <Report_Capture+0x26e>
        report->header.size += sizeof(report->data.opt);
 802835a:	68bb      	ldr	r3, [r7, #8]
 802835c:	799b      	ldrb	r3, [r3, #6]
 802835e:	3323      	adds	r3, #35	; 0x23
 8028360:	b2da      	uxtb	r2, r3
 8028362:	68bb      	ldr	r3, [r7, #8]
 8028364:	719a      	strb	r2, [r3, #6]
        // set parameter
        report->data.opt.vcu.gps.latitude = (int32_t) (GPS.latitude * 10000000);
 8028366:	4b5e      	ldr	r3, [pc, #376]	; (80284e0 <Report_Capture+0x28c>)
 8028368:	edd3 7a01 	vldr	s15, [r3, #4]
 802836c:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80284e4 <Report_Capture+0x290>
 8028370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8028374:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8028378:	ee17 2a90 	vmov	r2, s15
 802837c:	68bb      	ldr	r3, [r7, #8]
 802837e:	f8c3 203b 	str.w	r2, [r3, #59]	; 0x3b
        report->data.opt.vcu.gps.longitude = (int32_t) (GPS.longitude * 10000000);
 8028382:	4b57      	ldr	r3, [pc, #348]	; (80284e0 <Report_Capture+0x28c>)
 8028384:	edd3 7a02 	vldr	s15, [r3, #8]
 8028388:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80284e4 <Report_Capture+0x290>
 802838c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8028390:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8028394:	ee17 2a90 	vmov	r2, s15
 8028398:	68bb      	ldr	r3, [r7, #8]
 802839a:	f8c3 2037 	str.w	r2, [r3, #55]	; 0x37
        report->data.opt.vcu.gps.hdop = (uint8_t) (GPS.dop_h * 10);
 802839e:	4b50      	ldr	r3, [pc, #320]	; (80284e0 <Report_Capture+0x28c>)
 80283a0:	edd3 7a00 	vldr	s15, [r3]
 80283a4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80283a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80283ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80283b0:	edc7 7a01 	vstr	s15, [r7, #4]
 80283b4:	793b      	ldrb	r3, [r7, #4]
 80283b6:	b2da      	uxtb	r2, r3
 80283b8:	68bb      	ldr	r3, [r7, #8]
 80283ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        report->data.opt.vcu.gps.heading = (uint8_t) (GPS.heading / 2);
 80283be:	4b48      	ldr	r3, [pc, #288]	; (80284e0 <Report_Capture+0x28c>)
 80283c0:	ed93 7a03 	vldr	s14, [r3, #12]
 80283c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80283c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80283cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80283d0:	edc7 7a01 	vstr	s15, [r7, #4]
 80283d4:	793b      	ldrb	r3, [r7, #4]
 80283d6:	b2da      	uxtb	r2, r3
 80283d8:	68bb      	ldr	r3, [r7, #8]
 80283da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        report->data.opt.vcu.speed = GPS.speed_kph;
 80283de:	4b40      	ldr	r3, [pc, #256]	; (80284e0 <Report_Capture+0x28c>)
 80283e0:	edd3 7a04 	vldr	s15, [r3, #16]
 80283e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80283e8:	edc7 7a01 	vstr	s15, [r7, #4]
 80283ec:	793b      	ldrb	r3, [r7, #4]
 80283ee:	b2da      	uxtb	r2, r3
 80283f0:	68bb      	ldr	r3, [r7, #8]
 80283f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        report->data.opt.vcu.odometer = VCU.d.odometer;
 80283f6:	4b36      	ldr	r3, [pc, #216]	; (80284d0 <Report_Capture+0x27c>)
 80283f8:	68da      	ldr	r2, [r3, #12]
 80283fa:	68bb      	ldr	r3, [r7, #8]
 80283fc:	f8c3 2042 	str.w	r2, [r3, #66]	; 0x42

        report->data.opt.vcu.trip.a = pSub->trip[SW_M_TRIP_A];
 8028400:	693b      	ldr	r3, [r7, #16]
 8028402:	689a      	ldr	r2, [r3, #8]
 8028404:	68bb      	ldr	r3, [r7, #8]
 8028406:	f8c3 204a 	str.w	r2, [r3, #74]	; 0x4a
        report->data.opt.vcu.trip.b = pSub->trip[SW_M_TRIP_B];
 802840a:	693b      	ldr	r3, [r7, #16]
 802840c:	68da      	ldr	r2, [r3, #12]
 802840e:	68bb      	ldr	r3, [r7, #8]
 8028410:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
        report->data.opt.vcu.report.range = pSub->report[SW_M_REPORT_RANGE];
 8028414:	693b      	ldr	r3, [r7, #16]
 8028416:	799a      	ldrb	r2, [r3, #6]
 8028418:	68bb      	ldr	r3, [r7, #8]
 802841a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        report->data.opt.vcu.report.efficiency = pSub->report[SW_M_REPORT_EFFICIENCY];
 802841e:	693b      	ldr	r3, [r7, #16]
 8028420:	79da      	ldrb	r2, [r3, #7]
 8028422:	68bb      	ldr	r3, [r7, #8]
 8028424:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

        report->data.opt.vcu.signal = SIM.signal;
 8028428:	4b2f      	ldr	r3, [pc, #188]	; (80284e8 <Report_Capture+0x294>)
 802842a:	7c1a      	ldrb	r2, [r3, #16]
 802842c:	68bb      	ldr	r3, [r7, #8]
 802842e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
        report->data.opt.vcu.backup_voltage = BACKUP_VOLTAGE / 18;
 8028432:	4b2e      	ldr	r3, [pc, #184]	; (80284ec <Report_Capture+0x298>)
 8028434:	881b      	ldrh	r3, [r3, #0]
 8028436:	4a2e      	ldr	r2, [pc, #184]	; (80284f0 <Report_Capture+0x29c>)
 8028438:	fba2 2303 	umull	r2, r3, r2, r3
 802843c:	089b      	lsrs	r3, r3, #2
 802843e:	b29b      	uxth	r3, r3
 8028440:	b2da      	uxtb	r2, r3
 8028442:	68bb      	ldr	r3, [r7, #8]
 8028444:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

        // BMS data
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028448:	2300      	movs	r3, #0
 802844a:	75bb      	strb	r3, [r7, #22]
 802844c:	e036      	b.n	80284bc <Report_Capture+0x268>
            report->data.opt.bms.pack[i].soc = BMS.d.pack[i].soc;
 802844e:	7dba      	ldrb	r2, [r7, #22]
 8028450:	4920      	ldr	r1, [pc, #128]	; (80284d4 <Report_Capture+0x280>)
 8028452:	4613      	mov	r3, r2
 8028454:	00db      	lsls	r3, r3, #3
 8028456:	1a9b      	subs	r3, r3, r2
 8028458:	009b      	lsls	r3, r3, #2
 802845a:	440b      	add	r3, r1
 802845c:	3310      	adds	r3, #16
 802845e:	edd3 7a00 	vldr	s15, [r3]
 8028462:	7dbb      	ldrb	r3, [r7, #22]
 8028464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028468:	ee17 2a90 	vmov	r2, s15
 802846c:	b291      	uxth	r1, r2
 802846e:	68ba      	ldr	r2, [r7, #8]
 8028470:	3312      	adds	r3, #18
 8028472:	009b      	lsls	r3, r3, #2
 8028474:	4413      	add	r3, r2
 8028476:	460a      	mov	r2, r1
 8028478:	815a      	strh	r2, [r3, #10]
            report->data.opt.bms.pack[i].temperature = (BMS.d.pack[i].temperature + 40) * 10;
 802847a:	7dba      	ldrb	r2, [r7, #22]
 802847c:	4915      	ldr	r1, [pc, #84]	; (80284d4 <Report_Capture+0x280>)
 802847e:	4613      	mov	r3, r2
 8028480:	00db      	lsls	r3, r3, #3
 8028482:	1a9b      	subs	r3, r3, r2
 8028484:	009b      	lsls	r3, r3, #2
 8028486:	440b      	add	r3, r1
 8028488:	3314      	adds	r3, #20
 802848a:	edd3 7a00 	vldr	s15, [r3]
 802848e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80284f4 <Report_Capture+0x2a0>
 8028492:	ee77 7a87 	vadd.f32	s15, s15, s14
 8028496:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 802849a:	ee67 7a87 	vmul.f32	s15, s15, s14
 802849e:	7dbb      	ldrb	r3, [r7, #22]
 80284a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80284a4:	ee17 2a90 	vmov	r2, s15
 80284a8:	b291      	uxth	r1, r2
 80284aa:	68ba      	ldr	r2, [r7, #8]
 80284ac:	3312      	adds	r3, #18
 80284ae:	009b      	lsls	r3, r3, #2
 80284b0:	4413      	add	r3, r2
 80284b2:	460a      	mov	r2, r1
 80284b4:	819a      	strh	r2, [r3, #12]
        for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80284b6:	7dbb      	ldrb	r3, [r7, #22]
 80284b8:	3301      	adds	r3, #1
 80284ba:	75bb      	strb	r3, [r7, #22]
 80284bc:	7dbb      	ldrb	r3, [r7, #22]
 80284be:	2b01      	cmp	r3, #1
 80284c0:	d9c5      	bls.n	802844e <Report_Capture+0x1fa>
        }
    }
}
 80284c2:	bf00      	nop
 80284c4:	371c      	adds	r7, #28
 80284c6:	46bd      	mov	sp, r7
 80284c8:	bd90      	pop	{r4, r7, pc}
 80284ca:	bf00      	nop
 80284cc:	200000fc 	.word	0x200000fc
 80284d0:	20000228 	.word	0x20000228
 80284d4:	20000178 	.word	0x20000178
 80284d8:	42c80000 	.word	0x42c80000
 80284dc:	42480000 	.word	0x42480000
 80284e0:	2000844c 	.word	0x2000844c
 80284e4:	4b189680 	.word	0x4b189680
 80284e8:	200002a8 	.word	0x200002a8
 80284ec:	200004b4 	.word	0x200004b4
 80284f0:	38e38e39 	.word	0x38e38e39
 80284f4:	42200000 	.word	0x42200000

080284f8 <Response_Capture>:

void Response_Capture(response_t *response) {
 80284f8:	b580      	push	{r7, lr}
 80284fa:	b082      	sub	sp, #8
 80284fc:	af00      	add	r7, sp, #0
 80284fe:	6078      	str	r0, [r7, #4]
    //Reconstruct the header
    response->header.seq_id++;
 8028500:	687b      	ldr	r3, [r7, #4]
 8028502:	899b      	ldrh	r3, [r3, #12]
 8028504:	b29b      	uxth	r3, r3
 8028506:	3301      	adds	r3, #1
 8028508:	b29a      	uxth	r2, r3
 802850a:	687b      	ldr	r3, [r7, #4]
 802850c:	819a      	strh	r2, [r3, #12]
    response->header.unit_id = VCU.d.unit_id;
 802850e:	4b0b      	ldr	r3, [pc, #44]	; (802853c <Response_Capture+0x44>)
 8028510:	681a      	ldr	r2, [r3, #0]
 8028512:	687b      	ldr	r3, [r7, #4]
 8028514:	609a      	str	r2, [r3, #8]
    response->header.frame_id = FR_RESPONSE;
 8028516:	687b      	ldr	r3, [r7, #4]
 8028518:	2200      	movs	r2, #0
 802851a:	71da      	strb	r2, [r3, #7]
    response->header.size = sizeof(response->header.frame_id) +
            sizeof(response->header.unit_id) +
            sizeof(response->header.seq_id) +
            sizeof(response->data.code) +
            strlen(response->data.message);
 802851c:	687b      	ldr	r3, [r7, #4]
 802851e:	330f      	adds	r3, #15
 8028520:	4618      	mov	r0, r3
 8028522:	f7f7 fe87 	bl	8020234 <strlen>
 8028526:	4603      	mov	r3, r0
            sizeof(response->data.code) +
 8028528:	b2db      	uxtb	r3, r3
 802852a:	3308      	adds	r3, #8
 802852c:	b2da      	uxtb	r2, r3
    response->header.size = sizeof(response->header.frame_id) +
 802852e:	687b      	ldr	r3, [r7, #4]
 8028530:	719a      	strb	r2, [r3, #6]
}
 8028532:	bf00      	nop
 8028534:	3708      	adds	r7, #8
 8028536:	46bd      	mov	sp, r7
 8028538:	bd80      	pop	{r7, pc}
 802853a:	bf00      	nop
 802853c:	20000228 	.word	0x20000228

08028540 <Report_SetCRC>:

void Report_SetCRC(report_t *report) {
 8028540:	b590      	push	{r4, r7, lr}
 8028542:	b083      	sub	sp, #12
 8028544:	af00      	add	r7, sp, #0
 8028546:	6078      	str	r0, [r7, #4]
    // get current sending date-time
    report->data.req.vcu.rtc.send = RTC_Read();
 8028548:	f7fe f996 	bl	8026878 <RTC_Read>
 802854c:	4603      	mov	r3, r0
 802854e:	460c      	mov	r4, r1
 8028550:	687a      	ldr	r2, [r7, #4]
 8028552:	320e      	adds	r2, #14
 8028554:	6013      	str	r3, [r2, #0]
 8028556:	6054      	str	r4, [r2, #4]
    // recalculate the CRC
    report->header.crc = CRC_Calculate8(
 8028558:	687b      	ldr	r3, [r7, #4]
 802855a:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(report->header.size),
            report->header.size + sizeof(report->header.size),
 802855c:	687b      	ldr	r3, [r7, #4]
 802855e:	799b      	ldrb	r3, [r3, #6]
 8028560:	3301      	adds	r3, #1
    report->header.crc = CRC_Calculate8(
 8028562:	2200      	movs	r2, #0
 8028564:	4619      	mov	r1, r3
 8028566:	f015 fd65 	bl	803e034 <CRC_Calculate8>
 802856a:	4602      	mov	r2, r0
 802856c:	687b      	ldr	r3, [r7, #4]
 802856e:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 8028572:	bf00      	nop
 8028574:	370c      	adds	r7, #12
 8028576:	46bd      	mov	sp, r7
 8028578:	bd90      	pop	{r4, r7, pc}

0802857a <Response_SetCRC>:

void Response_SetCRC(response_t *response) {
 802857a:	b580      	push	{r7, lr}
 802857c:	b082      	sub	sp, #8
 802857e:	af00      	add	r7, sp, #0
 8028580:	6078      	str	r0, [r7, #4]
    response->header.crc = CRC_Calculate8(
 8028582:	687b      	ldr	r3, [r7, #4]
 8028584:	1d98      	adds	r0, r3, #6
            (uint8_t*) &(response->header.size),
            response->header.size + sizeof(response->header.size),
 8028586:	687b      	ldr	r3, [r7, #4]
 8028588:	799b      	ldrb	r3, [r3, #6]
 802858a:	3301      	adds	r3, #1
    response->header.crc = CRC_Calculate8(
 802858c:	2200      	movs	r2, #0
 802858e:	4619      	mov	r1, r3
 8028590:	f015 fd50 	bl	803e034 <CRC_Calculate8>
 8028594:	4602      	mov	r2, r0
 8028596:	687b      	ldr	r3, [r7, #4]
 8028598:	f8c3 2002 	str.w	r2, [r3, #2]
            0);
}
 802859c:	bf00      	nop
 802859e:	3708      	adds	r7, #8
 80285a0:	46bd      	mov	sp, r7
 80285a2:	bd80      	pop	{r7, pc}

080285a4 <Command_Debugger>:

void Command_Debugger(command_t *cmd) {
 80285a4:	b580      	push	{r7, lr}
 80285a6:	b082      	sub	sp, #8
 80285a8:	af00      	add	r7, sp, #0
 80285aa:	6078      	str	r0, [r7, #4]
    LOG_Str("\nCommand:Payload [");
 80285ac:	480f      	ldr	r0, [pc, #60]	; (80285ec <Command_Debugger+0x48>)
 80285ae:	f015 fed9 	bl	803e364 <LOG_Str>
    LOG_Int(cmd->data.code);
 80285b2:	687b      	ldr	r3, [r7, #4]
 80285b4:	79db      	ldrb	r3, [r3, #7]
 80285b6:	4618      	mov	r0, r3
 80285b8:	f015 fe66 	bl	803e288 <LOG_Int>
    LOG_Str("-");
 80285bc:	480c      	ldr	r0, [pc, #48]	; (80285f0 <Command_Debugger+0x4c>)
 80285be:	f015 fed1 	bl	803e364 <LOG_Str>
    LOG_Int(cmd->data.sub_code);
 80285c2:	687b      	ldr	r3, [r7, #4]
 80285c4:	7a1b      	ldrb	r3, [r3, #8]
 80285c6:	4618      	mov	r0, r3
 80285c8:	f015 fe5e 	bl	803e288 <LOG_Int>
    LOG_Str("] = ");
 80285cc:	4809      	ldr	r0, [pc, #36]	; (80285f4 <Command_Debugger+0x50>)
 80285ce:	f015 fec9 	bl	803e364 <LOG_Str>
    LOG_BufHex((char*) &(cmd->data.value), sizeof(cmd->data.value));
 80285d2:	687b      	ldr	r3, [r7, #4]
 80285d4:	3309      	adds	r3, #9
 80285d6:	2108      	movs	r1, #8
 80285d8:	4618      	mov	r0, r3
 80285da:	f015 ff15 	bl	803e408 <LOG_BufHex>
    LOG_Enter();
 80285de:	f015 fe47 	bl	803e270 <LOG_Enter>
}
 80285e2:	bf00      	nop
 80285e4:	3708      	adds	r7, #8
 80285e6:	46bd      	mov	sp, r7
 80285e8:	bd80      	pop	{r7, pc}
 80285ea:	bf00      	nop
 80285ec:	080437c8 	.word	0x080437c8
 80285f0:	080437dc 	.word	0x080437dc
 80285f4:	080437e0 	.word	0x080437e0

080285f8 <BMS_Init>:
        BMS_CheckState,
        BMS_MergeData,
};

/* Public functions implementation --------------------------------------------*/
void BMS_Init(void) {
 80285f8:	b580      	push	{r7, lr}
 80285fa:	b082      	sub	sp, #8
 80285fc:	af00      	add	r7, sp, #0
    BMS.d.started = 0;
 80285fe:	4b0e      	ldr	r3, [pc, #56]	; (8028638 <BMS_Init+0x40>)
 8028600:	2200      	movs	r2, #0
 8028602:	701a      	strb	r2, [r3, #0]
    BMS.d.soc = 0;
 8028604:	4b0c      	ldr	r3, [pc, #48]	; (8028638 <BMS_Init+0x40>)
 8028606:	2200      	movs	r2, #0
 8028608:	705a      	strb	r2, [r3, #1]
    BMS.d.overheat = 0;
 802860a:	4b0b      	ldr	r3, [pc, #44]	; (8028638 <BMS_Init+0x40>)
 802860c:	2200      	movs	r2, #0
 802860e:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = 0;
 8028610:	4b09      	ldr	r3, [pc, #36]	; (8028638 <BMS_Init+0x40>)
 8028612:	2200      	movs	r2, #0
 8028614:	70da      	strb	r2, [r3, #3]
    // set each BMS
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028616:	2300      	movs	r3, #0
 8028618:	71fb      	strb	r3, [r7, #7]
 802861a:	e006      	b.n	802862a <BMS_Init+0x32>
        BMS_ResetIndex(i);
 802861c:	79fb      	ldrb	r3, [r7, #7]
 802861e:	4618      	mov	r0, r3
 8028620:	f000 f852 	bl	80286c8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028624:	79fb      	ldrb	r3, [r7, #7]
 8028626:	3301      	adds	r3, #1
 8028628:	71fb      	strb	r3, [r7, #7]
 802862a:	79fb      	ldrb	r3, [r7, #7]
 802862c:	2b01      	cmp	r3, #1
 802862e:	d9f5      	bls.n	802861c <BMS_Init+0x24>
    }
}
 8028630:	bf00      	nop
 8028632:	3708      	adds	r7, #8
 8028634:	46bd      	mov	sp, r7
 8028636:	bd80      	pop	{r7, pc}
 8028638:	20000178 	.word	0x20000178

0802863c <BMS_PowerOverCan>:

void BMS_PowerOverCan(uint8_t on) {
 802863c:	b580      	push	{r7, lr}
 802863e:	b082      	sub	sp, #8
 8028640:	af00      	add	r7, sp, #0
 8028642:	4603      	mov	r3, r0
 8028644:	71fb      	strb	r3, [r7, #7]
    if (on) {
 8028646:	79fb      	ldrb	r3, [r7, #7]
 8028648:	2b00      	cmp	r3, #0
 802864a:	d016      	beq.n	802867a <BMS_PowerOverCan+0x3e>
        if (!BMS.CheckRun(1) && !BMS.CheckState(BMS_STATE_DISCHARGE)) {
 802864c:	4b1d      	ldr	r3, [pc, #116]	; (80286c4 <BMS_PowerOverCan+0x88>)
 802864e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028650:	2001      	movs	r0, #1
 8028652:	4798      	blx	r3
 8028654:	4603      	mov	r3, r0
 8028656:	2b00      	cmp	r3, #0
 8028658:	d10b      	bne.n	8028672 <BMS_PowerOverCan+0x36>
 802865a:	4b1a      	ldr	r3, [pc, #104]	; (80286c4 <BMS_PowerOverCan+0x88>)
 802865c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802865e:	2001      	movs	r0, #1
 8028660:	4798      	blx	r3
 8028662:	4603      	mov	r3, r0
 8028664:	2b00      	cmp	r3, #0
 8028666:	d104      	bne.n	8028672 <BMS_PowerOverCan+0x36>
            BMS_CAN_TX_Setting(1, BMS_STATE_DISCHARGE);
 8028668:	2101      	movs	r1, #1
 802866a:	2001      	movs	r0, #1
 802866c:	f000 fbee 	bl	8028e4c <BMS_CAN_TX_Setting>
 8028670:	e023      	b.n	80286ba <BMS_PowerOverCan+0x7e>
        } else {
            // completely ON
            BMS.d.started = 1;
 8028672:	4b14      	ldr	r3, [pc, #80]	; (80286c4 <BMS_PowerOverCan+0x88>)
 8028674:	2201      	movs	r2, #1
 8028676:	701a      	strb	r2, [r3, #0]
            // other parameters
            BMS.d.overheat = 0;
            BMS.d.warning = 1;
        }
    }
}
 8028678:	e01f      	b.n	80286ba <BMS_PowerOverCan+0x7e>
        if (!BMS.CheckRun(0) || !BMS.CheckState(BMS_STATE_IDLE)) {
 802867a:	4b12      	ldr	r3, [pc, #72]	; (80286c4 <BMS_PowerOverCan+0x88>)
 802867c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802867e:	2000      	movs	r0, #0
 8028680:	4798      	blx	r3
 8028682:	4603      	mov	r3, r0
 8028684:	2b00      	cmp	r3, #0
 8028686:	d006      	beq.n	8028696 <BMS_PowerOverCan+0x5a>
 8028688:	4b0e      	ldr	r3, [pc, #56]	; (80286c4 <BMS_PowerOverCan+0x88>)
 802868a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802868c:	2000      	movs	r0, #0
 802868e:	4798      	blx	r3
 8028690:	4603      	mov	r3, r0
 8028692:	2b00      	cmp	r3, #0
 8028694:	d104      	bne.n	80286a0 <BMS_PowerOverCan+0x64>
            BMS_CAN_TX_Setting(0, BMS_STATE_IDLE);
 8028696:	2100      	movs	r1, #0
 8028698:	2000      	movs	r0, #0
 802869a:	f000 fbd7 	bl	8028e4c <BMS_CAN_TX_Setting>
 802869e:	e00c      	b.n	80286ba <BMS_PowerOverCan+0x7e>
            BMS.d.started = 0;
 80286a0:	4b08      	ldr	r3, [pc, #32]	; (80286c4 <BMS_PowerOverCan+0x88>)
 80286a2:	2200      	movs	r2, #0
 80286a4:	701a      	strb	r2, [r3, #0]
            BMS.d.soc = 0;
 80286a6:	4b07      	ldr	r3, [pc, #28]	; (80286c4 <BMS_PowerOverCan+0x88>)
 80286a8:	2200      	movs	r2, #0
 80286aa:	705a      	strb	r2, [r3, #1]
            BMS.d.overheat = 0;
 80286ac:	4b05      	ldr	r3, [pc, #20]	; (80286c4 <BMS_PowerOverCan+0x88>)
 80286ae:	2200      	movs	r2, #0
 80286b0:	709a      	strb	r2, [r3, #2]
            BMS.d.warning = 1;
 80286b2:	4b04      	ldr	r3, [pc, #16]	; (80286c4 <BMS_PowerOverCan+0x88>)
 80286b4:	2201      	movs	r2, #1
 80286b6:	70da      	strb	r2, [r3, #3]
}
 80286b8:	e7ff      	b.n	80286ba <BMS_PowerOverCan+0x7e>
 80286ba:	bf00      	nop
 80286bc:	3708      	adds	r7, #8
 80286be:	46bd      	mov	sp, r7
 80286c0:	bd80      	pop	{r7, pc}
 80286c2:	bf00      	nop
 80286c4:	20000178 	.word	0x20000178

080286c8 <BMS_ResetIndex>:

void BMS_ResetIndex(uint8_t i) {
 80286c8:	b480      	push	{r7}
 80286ca:	b083      	sub	sp, #12
 80286cc:	af00      	add	r7, sp, #0
 80286ce:	4603      	mov	r3, r0
 80286d0:	71fb      	strb	r3, [r7, #7]
    BMS.d.pack[i].id = BMS_ID_NONE;
 80286d2:	79fa      	ldrb	r2, [r7, #7]
 80286d4:	4931      	ldr	r1, [pc, #196]	; (802879c <BMS_ResetIndex+0xd4>)
 80286d6:	4613      	mov	r3, r2
 80286d8:	00db      	lsls	r3, r3, #3
 80286da:	1a9b      	subs	r3, r3, r2
 80286dc:	009b      	lsls	r3, r3, #2
 80286de:	440b      	add	r3, r1
 80286e0:	3304      	adds	r3, #4
 80286e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80286e6:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].voltage = 0;
 80286e8:	79fa      	ldrb	r2, [r7, #7]
 80286ea:	492c      	ldr	r1, [pc, #176]	; (802879c <BMS_ResetIndex+0xd4>)
 80286ec:	4613      	mov	r3, r2
 80286ee:	00db      	lsls	r3, r3, #3
 80286f0:	1a9b      	subs	r3, r3, r2
 80286f2:	009b      	lsls	r3, r3, #2
 80286f4:	440b      	add	r3, r1
 80286f6:	3308      	adds	r3, #8
 80286f8:	f04f 0200 	mov.w	r2, #0
 80286fc:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].current = 0;
 80286fe:	79fa      	ldrb	r2, [r7, #7]
 8028700:	4926      	ldr	r1, [pc, #152]	; (802879c <BMS_ResetIndex+0xd4>)
 8028702:	4613      	mov	r3, r2
 8028704:	00db      	lsls	r3, r3, #3
 8028706:	1a9b      	subs	r3, r3, r2
 8028708:	009b      	lsls	r3, r3, #2
 802870a:	440b      	add	r3, r1
 802870c:	330c      	adds	r3, #12
 802870e:	f04f 0200 	mov.w	r2, #0
 8028712:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].soc = 0;
 8028714:	79fa      	ldrb	r2, [r7, #7]
 8028716:	4921      	ldr	r1, [pc, #132]	; (802879c <BMS_ResetIndex+0xd4>)
 8028718:	4613      	mov	r3, r2
 802871a:	00db      	lsls	r3, r3, #3
 802871c:	1a9b      	subs	r3, r3, r2
 802871e:	009b      	lsls	r3, r3, #2
 8028720:	440b      	add	r3, r1
 8028722:	3310      	adds	r3, #16
 8028724:	f04f 0200 	mov.w	r2, #0
 8028728:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].temperature = 0;
 802872a:	79fa      	ldrb	r2, [r7, #7]
 802872c:	491b      	ldr	r1, [pc, #108]	; (802879c <BMS_ResetIndex+0xd4>)
 802872e:	4613      	mov	r3, r2
 8028730:	00db      	lsls	r3, r3, #3
 8028732:	1a9b      	subs	r3, r3, r2
 8028734:	009b      	lsls	r3, r3, #2
 8028736:	440b      	add	r3, r1
 8028738:	3314      	adds	r3, #20
 802873a:	f04f 0200 	mov.w	r2, #0
 802873e:	601a      	str	r2, [r3, #0]
    BMS.d.pack[i].state = BMS_STATE_IDLE;
 8028740:	79fa      	ldrb	r2, [r7, #7]
 8028742:	4916      	ldr	r1, [pc, #88]	; (802879c <BMS_ResetIndex+0xd4>)
 8028744:	4613      	mov	r3, r2
 8028746:	00db      	lsls	r3, r3, #3
 8028748:	1a9b      	subs	r3, r3, r2
 802874a:	009b      	lsls	r3, r3, #2
 802874c:	440b      	add	r3, r1
 802874e:	331a      	adds	r3, #26
 8028750:	2200      	movs	r2, #0
 8028752:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].started = 0;
 8028754:	79fa      	ldrb	r2, [r7, #7]
 8028756:	4911      	ldr	r1, [pc, #68]	; (802879c <BMS_ResetIndex+0xd4>)
 8028758:	4613      	mov	r3, r2
 802875a:	00db      	lsls	r3, r3, #3
 802875c:	1a9b      	subs	r3, r3, r2
 802875e:	009b      	lsls	r3, r3, #2
 8028760:	440b      	add	r3, r1
 8028762:	331b      	adds	r3, #27
 8028764:	2200      	movs	r2, #0
 8028766:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[i].flag = 0;
 8028768:	79fa      	ldrb	r2, [r7, #7]
 802876a:	490c      	ldr	r1, [pc, #48]	; (802879c <BMS_ResetIndex+0xd4>)
 802876c:	4613      	mov	r3, r2
 802876e:	00db      	lsls	r3, r3, #3
 8028770:	1a9b      	subs	r3, r3, r2
 8028772:	009b      	lsls	r3, r3, #2
 8028774:	440b      	add	r3, r1
 8028776:	3318      	adds	r3, #24
 8028778:	2200      	movs	r2, #0
 802877a:	801a      	strh	r2, [r3, #0]
    BMS.d.pack[i].tick = 0;
 802877c:	79fa      	ldrb	r2, [r7, #7]
 802877e:	4907      	ldr	r1, [pc, #28]	; (802879c <BMS_ResetIndex+0xd4>)
 8028780:	4613      	mov	r3, r2
 8028782:	00db      	lsls	r3, r3, #3
 8028784:	1a9b      	subs	r3, r3, r2
 8028786:	009b      	lsls	r3, r3, #2
 8028788:	440b      	add	r3, r1
 802878a:	331c      	adds	r3, #28
 802878c:	2200      	movs	r2, #0
 802878e:	601a      	str	r2, [r3, #0]
}
 8028790:	bf00      	nop
 8028792:	370c      	adds	r7, #12
 8028794:	46bd      	mov	sp, r7
 8028796:	f85d 7b04 	ldr.w	r7, [sp], #4
 802879a:	4770      	bx	lr
 802879c:	20000178 	.word	0x20000178

080287a0 <BMS_RefreshIndex>:

void BMS_RefreshIndex(void) {
 80287a0:	b580      	push	{r7, lr}
 80287a2:	b082      	sub	sp, #8
 80287a4:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80287a6:	2300      	movs	r3, #0
 80287a8:	71fb      	strb	r3, [r7, #7]
 80287aa:	e015      	b.n	80287d8 <BMS_RefreshIndex+0x38>
        if ((_GetTickMS() - BMS.d.pack[i].tick) > 500) {
 80287ac:	f016 ffaf 	bl	803f70e <_GetTickMS>
 80287b0:	79fa      	ldrb	r2, [r7, #7]
 80287b2:	490e      	ldr	r1, [pc, #56]	; (80287ec <BMS_RefreshIndex+0x4c>)
 80287b4:	4613      	mov	r3, r2
 80287b6:	00db      	lsls	r3, r3, #3
 80287b8:	1a9b      	subs	r3, r3, r2
 80287ba:	009b      	lsls	r3, r3, #2
 80287bc:	440b      	add	r3, r1
 80287be:	331c      	adds	r3, #28
 80287c0:	681b      	ldr	r3, [r3, #0]
 80287c2:	1ac3      	subs	r3, r0, r3
 80287c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80287c8:	d903      	bls.n	80287d2 <BMS_RefreshIndex+0x32>
            BMS_ResetIndex(i);
 80287ca:	79fb      	ldrb	r3, [r7, #7]
 80287cc:	4618      	mov	r0, r3
 80287ce:	f7ff ff7b 	bl	80286c8 <BMS_ResetIndex>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 80287d2:	79fb      	ldrb	r3, [r7, #7]
 80287d4:	3301      	adds	r3, #1
 80287d6:	71fb      	strb	r3, [r7, #7]
 80287d8:	79fb      	ldrb	r3, [r7, #7]
 80287da:	2b01      	cmp	r3, #1
 80287dc:	d9e6      	bls.n	80287ac <BMS_RefreshIndex+0xc>
        }
    }
    // update data
    BMS_MergeData();
 80287de:	f000 f9cf 	bl	8028b80 <BMS_MergeData>
}
 80287e2:	bf00      	nop
 80287e4:	3708      	adds	r7, #8
 80287e6:	46bd      	mov	sp, r7
 80287e8:	bd80      	pop	{r7, pc}
 80287ea:	bf00      	nop
 80287ec:	20000178 	.word	0x20000178

080287f0 <BMS_GetIndex>:

uint8_t BMS_GetIndex(uint32_t id) {
 80287f0:	b480      	push	{r7}
 80287f2:	b085      	sub	sp, #20
 80287f4:	af00      	add	r7, sp, #0
 80287f6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    // find index (if already exist)
    for (i = 0; i < BMS_COUNT; i++) {
 80287f8:	2300      	movs	r3, #0
 80287fa:	73fb      	strb	r3, [r7, #15]
 80287fc:	e010      	b.n	8028820 <BMS_GetIndex+0x30>
        if (BMS.d.pack[i].id == id) {
 80287fe:	7bfa      	ldrb	r2, [r7, #15]
 8028800:	4918      	ldr	r1, [pc, #96]	; (8028864 <BMS_GetIndex+0x74>)
 8028802:	4613      	mov	r3, r2
 8028804:	00db      	lsls	r3, r3, #3
 8028806:	1a9b      	subs	r3, r3, r2
 8028808:	009b      	lsls	r3, r3, #2
 802880a:	440b      	add	r3, r1
 802880c:	3304      	adds	r3, #4
 802880e:	681b      	ldr	r3, [r3, #0]
 8028810:	687a      	ldr	r2, [r7, #4]
 8028812:	429a      	cmp	r2, r3
 8028814:	d101      	bne.n	802881a <BMS_GetIndex+0x2a>
            return i;
 8028816:	7bfb      	ldrb	r3, [r7, #15]
 8028818:	e01d      	b.n	8028856 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 802881a:	7bfb      	ldrb	r3, [r7, #15]
 802881c:	3301      	adds	r3, #1
 802881e:	73fb      	strb	r3, [r7, #15]
 8028820:	7bfb      	ldrb	r3, [r7, #15]
 8028822:	2b01      	cmp	r3, #1
 8028824:	d9eb      	bls.n	80287fe <BMS_GetIndex+0xe>
        }
    }

    // finx index (if not exist)
    for (i = 0; i < BMS_COUNT; i++) {
 8028826:	2300      	movs	r3, #0
 8028828:	73fb      	strb	r3, [r7, #15]
 802882a:	e010      	b.n	802884e <BMS_GetIndex+0x5e>
        if (BMS.d.pack[i].id == BMS_ID_NONE) {
 802882c:	7bfa      	ldrb	r2, [r7, #15]
 802882e:	490d      	ldr	r1, [pc, #52]	; (8028864 <BMS_GetIndex+0x74>)
 8028830:	4613      	mov	r3, r2
 8028832:	00db      	lsls	r3, r3, #3
 8028834:	1a9b      	subs	r3, r3, r2
 8028836:	009b      	lsls	r3, r3, #2
 8028838:	440b      	add	r3, r1
 802883a:	3304      	adds	r3, #4
 802883c:	681b      	ldr	r3, [r3, #0]
 802883e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8028842:	d101      	bne.n	8028848 <BMS_GetIndex+0x58>
            return i;
 8028844:	7bfb      	ldrb	r3, [r7, #15]
 8028846:	e006      	b.n	8028856 <BMS_GetIndex+0x66>
    for (i = 0; i < BMS_COUNT; i++) {
 8028848:	7bfb      	ldrb	r3, [r7, #15]
 802884a:	3301      	adds	r3, #1
 802884c:	73fb      	strb	r3, [r7, #15]
 802884e:	7bfb      	ldrb	r3, [r7, #15]
 8028850:	2b01      	cmp	r3, #1
 8028852:	d9eb      	bls.n	802882c <BMS_GetIndex+0x3c>
        }
    }

    // force replace first index (if already full)
    return 0;
 8028854:	2300      	movs	r3, #0
}
 8028856:	4618      	mov	r0, r3
 8028858:	3714      	adds	r7, #20
 802885a:	46bd      	mov	sp, r7
 802885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028860:	4770      	bx	lr
 8028862:	bf00      	nop
 8028864:	20000178 	.word	0x20000178

08028868 <BMS_SetEvents>:

void BMS_SetEvents(uint16_t flag) {
 8028868:	b580      	push	{r7, lr}
 802886a:	b082      	sub	sp, #8
 802886c:	af00      	add	r7, sp, #0
 802886e:	4603      	mov	r3, r0
 8028870:	80fb      	strh	r3, [r7, #6]
    // Set events
    VCU.SetEvent(EV_BMS_SHORT_CIRCUIT, _R1(flag, 0));
 8028872:	4b9a      	ldr	r3, [pc, #616]	; (8028adc <BMS_SetEvents+0x274>)
 8028874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028876:	88fa      	ldrh	r2, [r7, #6]
 8028878:	b2d2      	uxtb	r2, r2
 802887a:	f002 0201 	and.w	r2, r2, #1
 802887e:	b2d2      	uxtb	r2, r2
 8028880:	f04f 0000 	mov.w	r0, #0
 8028884:	f04f 0101 	mov.w	r1, #1
 8028888:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_CURRENT, _R1(flag, 1));
 802888a:	4b94      	ldr	r3, [pc, #592]	; (8028adc <BMS_SetEvents+0x274>)
 802888c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802888e:	88fa      	ldrh	r2, [r7, #6]
 8028890:	0852      	lsrs	r2, r2, #1
 8028892:	b292      	uxth	r2, r2
 8028894:	b2d2      	uxtb	r2, r2
 8028896:	f002 0201 	and.w	r2, r2, #1
 802889a:	b2d2      	uxtb	r2, r2
 802889c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80288a0:	f04f 0100 	mov.w	r1, #0
 80288a4:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_CURRENT, _R1(flag, 2));
 80288a6:	4b8d      	ldr	r3, [pc, #564]	; (8028adc <BMS_SetEvents+0x274>)
 80288a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288aa:	88fa      	ldrh	r2, [r7, #6]
 80288ac:	0892      	lsrs	r2, r2, #2
 80288ae:	b292      	uxth	r2, r2
 80288b0:	b2d2      	uxtb	r2, r2
 80288b2:	f002 0201 	and.w	r2, r2, #1
 80288b6:	b2d2      	uxtb	r2, r2
 80288b8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80288bc:	f04f 0100 	mov.w	r1, #0
 80288c0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE, _R1(flag, 3));
 80288c2:	4b86      	ldr	r3, [pc, #536]	; (8028adc <BMS_SetEvents+0x274>)
 80288c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288c6:	88fa      	ldrh	r2, [r7, #6]
 80288c8:	08d2      	lsrs	r2, r2, #3
 80288ca:	b292      	uxth	r2, r2
 80288cc:	b2d2      	uxtb	r2, r2
 80288ce:	f002 0201 	and.w	r2, r2, #1
 80288d2:	b2d2      	uxtb	r2, r2
 80288d4:	f04f 0000 	mov.w	r0, #0
 80288d8:	f04f 0102 	mov.w	r1, #2
 80288dc:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE, _R1(flag, 4));
 80288de:	4b7f      	ldr	r3, [pc, #508]	; (8028adc <BMS_SetEvents+0x274>)
 80288e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288e2:	88fa      	ldrh	r2, [r7, #6]
 80288e4:	0912      	lsrs	r2, r2, #4
 80288e6:	b292      	uxth	r2, r2
 80288e8:	b2d2      	uxtb	r2, r2
 80288ea:	f002 0201 	and.w	r2, r2, #1
 80288ee:	b2d2      	uxtb	r2, r2
 80288f0:	f04f 0000 	mov.w	r0, #0
 80288f4:	f04f 0104 	mov.w	r1, #4
 80288f8:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_OVER_TEMPERATURE, _R1(flag, 5));
 80288fa:	4b78      	ldr	r3, [pc, #480]	; (8028adc <BMS_SetEvents+0x274>)
 80288fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80288fe:	88fa      	ldrh	r2, [r7, #6]
 8028900:	0952      	lsrs	r2, r2, #5
 8028902:	b292      	uxth	r2, r2
 8028904:	b2d2      	uxtb	r2, r2
 8028906:	f002 0201 	and.w	r2, r2, #1
 802890a:	b2d2      	uxtb	r2, r2
 802890c:	f04f 0000 	mov.w	r0, #0
 8028910:	f04f 0108 	mov.w	r1, #8
 8028914:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE, _R1(flag, 6));
 8028916:	4b71      	ldr	r3, [pc, #452]	; (8028adc <BMS_SetEvents+0x274>)
 8028918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802891a:	88fa      	ldrh	r2, [r7, #6]
 802891c:	0992      	lsrs	r2, r2, #6
 802891e:	b292      	uxth	r2, r2
 8028920:	b2d2      	uxtb	r2, r2
 8028922:	f002 0201 	and.w	r2, r2, #1
 8028926:	b2d2      	uxtb	r2, r2
 8028928:	f04f 0000 	mov.w	r0, #0
 802892c:	f04f 0110 	mov.w	r1, #16
 8028930:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNBALANCE, _R1(flag, 7));
 8028932:	4b6a      	ldr	r3, [pc, #424]	; (8028adc <BMS_SetEvents+0x274>)
 8028934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028936:	88fa      	ldrh	r2, [r7, #6]
 8028938:	09d2      	lsrs	r2, r2, #7
 802893a:	b292      	uxth	r2, r2
 802893c:	b2d2      	uxtb	r2, r2
 802893e:	f002 0201 	and.w	r2, r2, #1
 8028942:	b2d2      	uxtb	r2, r2
 8028944:	f04f 0000 	mov.w	r0, #0
 8028948:	f44f 7180 	mov.w	r1, #256	; 0x100
 802894c:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_UNDER_VOLTAGE, _R1(flag, 8));
 802894e:	4b63      	ldr	r3, [pc, #396]	; (8028adc <BMS_SetEvents+0x274>)
 8028950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028952:	88fa      	ldrh	r2, [r7, #6]
 8028954:	0a12      	lsrs	r2, r2, #8
 8028956:	b292      	uxth	r2, r2
 8028958:	b2d2      	uxtb	r2, r2
 802895a:	f002 0201 	and.w	r2, r2, #1
 802895e:	b2d2      	uxtb	r2, r2
 8028960:	f04f 0000 	mov.w	r0, #0
 8028964:	f04f 0120 	mov.w	r1, #32
 8028968:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_VOLTAGE, _R1(flag, 9));
 802896a:	4b5c      	ldr	r3, [pc, #368]	; (8028adc <BMS_SetEvents+0x274>)
 802896c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802896e:	88fa      	ldrh	r2, [r7, #6]
 8028970:	0a52      	lsrs	r2, r2, #9
 8028972:	b292      	uxth	r2, r2
 8028974:	b2d2      	uxtb	r2, r2
 8028976:	f002 0201 	and.w	r2, r2, #1
 802897a:	b2d2      	uxtb	r2, r2
 802897c:	f04f 0000 	mov.w	r0, #0
 8028980:	f04f 0140 	mov.w	r1, #64	; 0x40
 8028984:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_OVER_DISCHARGE_CAPACITY, _R1(flag, 10));
 8028986:	4b55      	ldr	r3, [pc, #340]	; (8028adc <BMS_SetEvents+0x274>)
 8028988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802898a:	88fa      	ldrh	r2, [r7, #6]
 802898c:	0a92      	lsrs	r2, r2, #10
 802898e:	b292      	uxth	r2, r2
 8028990:	b2d2      	uxtb	r2, r2
 8028992:	f002 0201 	and.w	r2, r2, #1
 8028996:	b2d2      	uxtb	r2, r2
 8028998:	f04f 0000 	mov.w	r0, #0
 802899c:	f04f 0180 	mov.w	r1, #128	; 0x80
 80289a0:	4798      	blx	r3
    VCU.SetEvent(EV_BMS_SYSTEM_FAILURE, _R1(flag, 11));
 80289a2:	4b4e      	ldr	r3, [pc, #312]	; (8028adc <BMS_SetEvents+0x274>)
 80289a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80289a6:	88fa      	ldrh	r2, [r7, #6]
 80289a8:	0ad2      	lsrs	r2, r2, #11
 80289aa:	b292      	uxth	r2, r2
 80289ac:	b2d2      	uxtb	r2, r2
 80289ae:	f002 0201 	and.w	r2, r2, #1
 80289b2:	b2d2      	uxtb	r2, r2
 80289b4:	f04f 0000 	mov.w	r0, #0
 80289b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80289bc:	4798      	blx	r3

    // Parse event for indicator
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80289be:	4b47      	ldr	r3, [pc, #284]	; (8028adc <BMS_SetEvents+0x274>)
 80289c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289c2:	f04f 0000 	mov.w	r0, #0
 80289c6:	f04f 0102 	mov.w	r1, #2
 80289ca:	4798      	blx	r3
 80289cc:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80289ce:	2b00      	cmp	r3, #0
 80289d0:	d11d      	bne.n	8028a0e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 80289d2:	4b42      	ldr	r3, [pc, #264]	; (8028adc <BMS_SetEvents+0x274>)
 80289d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289d6:	f04f 0000 	mov.w	r0, #0
 80289da:	f04f 0104 	mov.w	r1, #4
 80289de:	4798      	blx	r3
 80289e0:	4603      	mov	r3, r0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 80289e2:	2b00      	cmp	r3, #0
 80289e4:	d113      	bne.n	8028a0e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 80289e6:	4b3d      	ldr	r3, [pc, #244]	; (8028adc <BMS_SetEvents+0x274>)
 80289e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289ea:	f04f 0000 	mov.w	r0, #0
 80289ee:	f04f 0108 	mov.w	r1, #8
 80289f2:	4798      	blx	r3
 80289f4:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_UNDER_TEMPERATURE) ||
 80289f6:	2b00      	cmp	r3, #0
 80289f8:	d109      	bne.n	8028a0e <BMS_SetEvents+0x1a6>
            VCU.ReadEvent(EV_BMS_CHARGE_UNDER_TEMPERATURE);
 80289fa:	4b38      	ldr	r3, [pc, #224]	; (8028adc <BMS_SetEvents+0x274>)
 80289fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80289fe:	f04f 0000 	mov.w	r0, #0
 8028a02:	f04f 0110 	mov.w	r1, #16
 8028a06:	4798      	blx	r3
 8028a08:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_TEMPERATURE) ||
 8028a0a:	2b00      	cmp	r3, #0
 8028a0c:	d001      	beq.n	8028a12 <BMS_SetEvents+0x1aa>
 8028a0e:	2301      	movs	r3, #1
 8028a10:	e000      	b.n	8028a14 <BMS_SetEvents+0x1ac>
 8028a12:	2300      	movs	r3, #0
    BMS.d.overheat = VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_TEMPERATURE) ||
 8028a14:	b2da      	uxtb	r2, r3
 8028a16:	4b32      	ldr	r3, [pc, #200]	; (8028ae0 <BMS_SetEvents+0x278>)
 8028a18:	709a      	strb	r2, [r3, #2]
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 8028a1a:	4b30      	ldr	r3, [pc, #192]	; (8028adc <BMS_SetEvents+0x274>)
 8028a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a1e:	f04f 0000 	mov.w	r0, #0
 8028a22:	f04f 0101 	mov.w	r1, #1
 8028a26:	4798      	blx	r3
 8028a28:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 8028a2a:	2b00      	cmp	r3, #0
 8028a2c:	d145      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 8028a2e:	4b2b      	ldr	r3, [pc, #172]	; (8028adc <BMS_SetEvents+0x274>)
 8028a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a32:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8028a36:	f04f 0100 	mov.w	r1, #0
 8028a3a:	4798      	blx	r3
 8028a3c:	4603      	mov	r3, r0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 8028a3e:	2b00      	cmp	r3, #0
 8028a40:	d13b      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028a42:	4b26      	ldr	r3, [pc, #152]	; (8028adc <BMS_SetEvents+0x274>)
 8028a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a46:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8028a4a:	f04f 0100 	mov.w	r1, #0
 8028a4e:	4798      	blx	r3
 8028a50:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_DISCHARGE_OVER_CURRENT) ||
 8028a52:	2b00      	cmp	r3, #0
 8028a54:	d131      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 8028a56:	4b21      	ldr	r3, [pc, #132]	; (8028adc <BMS_SetEvents+0x274>)
 8028a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a5a:	f04f 0000 	mov.w	r0, #0
 8028a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8028a62:	4798      	blx	r3
 8028a64:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_CHARGE_OVER_CURRENT) ||
 8028a66:	2b00      	cmp	r3, #0
 8028a68:	d127      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 8028a6a:	4b1c      	ldr	r3, [pc, #112]	; (8028adc <BMS_SetEvents+0x274>)
 8028a6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a6e:	f04f 0000 	mov.w	r0, #0
 8028a72:	f04f 0120 	mov.w	r1, #32
 8028a76:	4798      	blx	r3
 8028a78:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNBALANCE) ||
 8028a7a:	2b00      	cmp	r3, #0
 8028a7c:	d11d      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 8028a7e:	4b17      	ldr	r3, [pc, #92]	; (8028adc <BMS_SetEvents+0x274>)
 8028a80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a82:	f04f 0000 	mov.w	r0, #0
 8028a86:	f04f 0140 	mov.w	r1, #64	; 0x40
 8028a8a:	4798      	blx	r3
 8028a8c:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_UNDER_VOLTAGE) ||
 8028a8e:	2b00      	cmp	r3, #0
 8028a90:	d113      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 8028a92:	4b12      	ldr	r3, [pc, #72]	; (8028adc <BMS_SetEvents+0x274>)
 8028a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028a96:	f04f 0000 	mov.w	r0, #0
 8028a9a:	f04f 0180 	mov.w	r1, #128	; 0x80
 8028a9e:	4798      	blx	r3
 8028aa0:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_VOLTAGE) ||
 8028aa2:	2b00      	cmp	r3, #0
 8028aa4:	d109      	bne.n	8028aba <BMS_SetEvents+0x252>
            VCU.ReadEvent(EV_BMS_SYSTEM_FAILURE);
 8028aa6:	4b0d      	ldr	r3, [pc, #52]	; (8028adc <BMS_SetEvents+0x274>)
 8028aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8028aaa:	f04f 0000 	mov.w	r0, #0
 8028aae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8028ab2:	4798      	blx	r3
 8028ab4:	4603      	mov	r3, r0
            VCU.ReadEvent(EV_BMS_OVER_DISCHARGE_CAPACITY) ||
 8028ab6:	2b00      	cmp	r3, #0
 8028ab8:	d001      	beq.n	8028abe <BMS_SetEvents+0x256>
 8028aba:	2301      	movs	r3, #1
 8028abc:	e000      	b.n	8028ac0 <BMS_SetEvents+0x258>
 8028abe:	2300      	movs	r3, #0
    BMS.d.warning = VCU.ReadEvent(EV_BMS_SHORT_CIRCUIT) ||
 8028ac0:	b2da      	uxtb	r2, r3
 8028ac2:	4b07      	ldr	r3, [pc, #28]	; (8028ae0 <BMS_SetEvents+0x278>)
 8028ac4:	70da      	strb	r2, [r3, #3]

    // Handle overheat
    HAL_GPIO_WritePin(EXT_BMS_FAN_PWR_GPIO_Port, EXT_BMS_FAN_PWR_Pin, BMS.d.overheat);
 8028ac6:	4b06      	ldr	r3, [pc, #24]	; (8028ae0 <BMS_SetEvents+0x278>)
 8028ac8:	789b      	ldrb	r3, [r3, #2]
 8028aca:	461a      	mov	r2, r3
 8028acc:	2140      	movs	r1, #64	; 0x40
 8028ace:	4805      	ldr	r0, [pc, #20]	; (8028ae4 <BMS_SetEvents+0x27c>)
 8028ad0:	f007 fb52 	bl	8030178 <HAL_GPIO_WritePin>
}
 8028ad4:	bf00      	nop
 8028ad6:	3708      	adds	r7, #8
 8028ad8:	46bd      	mov	sp, r7
 8028ada:	bd80      	pop	{r7, pc}
 8028adc:	20000228 	.word	0x20000228
 8028ae0:	20000178 	.word	0x20000178
 8028ae4:	40020c00 	.word	0x40020c00

08028ae8 <BMS_CheckRun>:

uint8_t BMS_CheckRun(uint8_t state) {
 8028ae8:	b480      	push	{r7}
 8028aea:	b085      	sub	sp, #20
 8028aec:	af00      	add	r7, sp, #0
 8028aee:	4603      	mov	r3, r0
 8028af0:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028af2:	2300      	movs	r3, #0
 8028af4:	73fb      	strb	r3, [r7, #15]
 8028af6:	e010      	b.n	8028b1a <BMS_CheckRun+0x32>
        if (BMS.d.pack[i].started != state) {
 8028af8:	7bfa      	ldrb	r2, [r7, #15]
 8028afa:	490d      	ldr	r1, [pc, #52]	; (8028b30 <BMS_CheckRun+0x48>)
 8028afc:	4613      	mov	r3, r2
 8028afe:	00db      	lsls	r3, r3, #3
 8028b00:	1a9b      	subs	r3, r3, r2
 8028b02:	009b      	lsls	r3, r3, #2
 8028b04:	440b      	add	r3, r1
 8028b06:	331b      	adds	r3, #27
 8028b08:	781b      	ldrb	r3, [r3, #0]
 8028b0a:	79fa      	ldrb	r2, [r7, #7]
 8028b0c:	429a      	cmp	r2, r3
 8028b0e:	d001      	beq.n	8028b14 <BMS_CheckRun+0x2c>
            return 0;
 8028b10:	2300      	movs	r3, #0
 8028b12:	e006      	b.n	8028b22 <BMS_CheckRun+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b14:	7bfb      	ldrb	r3, [r7, #15]
 8028b16:	3301      	adds	r3, #1
 8028b18:	73fb      	strb	r3, [r7, #15]
 8028b1a:	7bfb      	ldrb	r3, [r7, #15]
 8028b1c:	2b01      	cmp	r3, #1
 8028b1e:	d9eb      	bls.n	8028af8 <BMS_CheckRun+0x10>
        }
    }
    return 1;
 8028b20:	2301      	movs	r3, #1
}
 8028b22:	4618      	mov	r0, r3
 8028b24:	3714      	adds	r7, #20
 8028b26:	46bd      	mov	sp, r7
 8028b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028b2c:	4770      	bx	lr
 8028b2e:	bf00      	nop
 8028b30:	20000178 	.word	0x20000178

08028b34 <BMS_CheckState>:

uint8_t BMS_CheckState(BMS_STATE state) {
 8028b34:	b480      	push	{r7}
 8028b36:	b085      	sub	sp, #20
 8028b38:	af00      	add	r7, sp, #0
 8028b3a:	4603      	mov	r3, r0
 8028b3c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b3e:	2300      	movs	r3, #0
 8028b40:	73fb      	strb	r3, [r7, #15]
 8028b42:	e010      	b.n	8028b66 <BMS_CheckState+0x32>
        if (BMS.d.pack[i].state != state) {
 8028b44:	7bfa      	ldrb	r2, [r7, #15]
 8028b46:	490d      	ldr	r1, [pc, #52]	; (8028b7c <BMS_CheckState+0x48>)
 8028b48:	4613      	mov	r3, r2
 8028b4a:	00db      	lsls	r3, r3, #3
 8028b4c:	1a9b      	subs	r3, r3, r2
 8028b4e:	009b      	lsls	r3, r3, #2
 8028b50:	440b      	add	r3, r1
 8028b52:	331a      	adds	r3, #26
 8028b54:	781b      	ldrb	r3, [r3, #0]
 8028b56:	79fa      	ldrb	r2, [r7, #7]
 8028b58:	429a      	cmp	r2, r3
 8028b5a:	d001      	beq.n	8028b60 <BMS_CheckState+0x2c>
            return 0;
 8028b5c:	2300      	movs	r3, #0
 8028b5e:	e006      	b.n	8028b6e <BMS_CheckState+0x3a>
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b60:	7bfb      	ldrb	r3, [r7, #15]
 8028b62:	3301      	adds	r3, #1
 8028b64:	73fb      	strb	r3, [r7, #15]
 8028b66:	7bfb      	ldrb	r3, [r7, #15]
 8028b68:	2b01      	cmp	r3, #1
 8028b6a:	d9eb      	bls.n	8028b44 <BMS_CheckState+0x10>
        }
    }
    return 1;
 8028b6c:	2301      	movs	r3, #1
}
 8028b6e:	4618      	mov	r0, r3
 8028b70:	3714      	adds	r7, #20
 8028b72:	46bd      	mov	sp, r7
 8028b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028b78:	4770      	bx	lr
 8028b7a:	bf00      	nop
 8028b7c:	20000178 	.word	0x20000178

08028b80 <BMS_MergeData>:

void BMS_MergeData(void) {
 8028b80:	b580      	push	{r7, lr}
 8028b82:	b084      	sub	sp, #16
 8028b84:	af00      	add	r7, sp, #0
    uint16_t flags = 0;
 8028b86:	2300      	movs	r3, #0
 8028b88:	81fb      	strh	r3, [r7, #14]
    uint8_t soc = 0, device = 0;
 8028b8a:	2300      	movs	r3, #0
 8028b8c:	737b      	strb	r3, [r7, #13]
 8028b8e:	2300      	movs	r3, #0
 8028b90:	733b      	strb	r3, [r7, #12]

    // Merge flags (OR-ed)
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028b92:	2300      	movs	r3, #0
 8028b94:	72fb      	strb	r3, [r7, #11]
 8028b96:	e00e      	b.n	8028bb6 <BMS_MergeData+0x36>
        flags |= BMS.d.pack[i].flag;
 8028b98:	7afa      	ldrb	r2, [r7, #11]
 8028b9a:	4929      	ldr	r1, [pc, #164]	; (8028c40 <BMS_MergeData+0xc0>)
 8028b9c:	4613      	mov	r3, r2
 8028b9e:	00db      	lsls	r3, r3, #3
 8028ba0:	1a9b      	subs	r3, r3, r2
 8028ba2:	009b      	lsls	r3, r3, #2
 8028ba4:	440b      	add	r3, r1
 8028ba6:	3318      	adds	r3, #24
 8028ba8:	881a      	ldrh	r2, [r3, #0]
 8028baa:	89fb      	ldrh	r3, [r7, #14]
 8028bac:	4313      	orrs	r3, r2
 8028bae:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028bb0:	7afb      	ldrb	r3, [r7, #11]
 8028bb2:	3301      	adds	r3, #1
 8028bb4:	72fb      	strb	r3, [r7, #11]
 8028bb6:	7afb      	ldrb	r3, [r7, #11]
 8028bb8:	2b01      	cmp	r3, #1
 8028bba:	d9ed      	bls.n	8028b98 <BMS_MergeData+0x18>
    }
    BMS_SetEvents(flags);
 8028bbc:	89fb      	ldrh	r3, [r7, #14]
 8028bbe:	4618      	mov	r0, r3
 8028bc0:	f7ff fe52 	bl	8028868 <BMS_SetEvents>

    // Average SOC
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028bc4:	2300      	movs	r3, #0
 8028bc6:	72bb      	strb	r3, [r7, #10]
 8028bc8:	e027      	b.n	8028c1a <BMS_MergeData+0x9a>
        if (BMS.d.pack[i].started == 1) {
 8028bca:	7aba      	ldrb	r2, [r7, #10]
 8028bcc:	491c      	ldr	r1, [pc, #112]	; (8028c40 <BMS_MergeData+0xc0>)
 8028bce:	4613      	mov	r3, r2
 8028bd0:	00db      	lsls	r3, r3, #3
 8028bd2:	1a9b      	subs	r3, r3, r2
 8028bd4:	009b      	lsls	r3, r3, #2
 8028bd6:	440b      	add	r3, r1
 8028bd8:	331b      	adds	r3, #27
 8028bda:	781b      	ldrb	r3, [r3, #0]
 8028bdc:	2b01      	cmp	r3, #1
 8028bde:	d119      	bne.n	8028c14 <BMS_MergeData+0x94>
            soc += BMS.d.pack[i].soc;
 8028be0:	7b7b      	ldrb	r3, [r7, #13]
 8028be2:	ee07 3a90 	vmov	s15, r3
 8028be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8028bea:	7aba      	ldrb	r2, [r7, #10]
 8028bec:	4914      	ldr	r1, [pc, #80]	; (8028c40 <BMS_MergeData+0xc0>)
 8028bee:	4613      	mov	r3, r2
 8028bf0:	00db      	lsls	r3, r3, #3
 8028bf2:	1a9b      	subs	r3, r3, r2
 8028bf4:	009b      	lsls	r3, r3, #2
 8028bf6:	440b      	add	r3, r1
 8028bf8:	3310      	adds	r3, #16
 8028bfa:	edd3 7a00 	vldr	s15, [r3]
 8028bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8028c02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8028c06:	edc7 7a01 	vstr	s15, [r7, #4]
 8028c0a:	793b      	ldrb	r3, [r7, #4]
 8028c0c:	737b      	strb	r3, [r7, #13]
            device++;
 8028c0e:	7b3b      	ldrb	r3, [r7, #12]
 8028c10:	3301      	adds	r3, #1
 8028c12:	733b      	strb	r3, [r7, #12]
    for (uint8_t i = 0; i < BMS_COUNT; i++) {
 8028c14:	7abb      	ldrb	r3, [r7, #10]
 8028c16:	3301      	adds	r3, #1
 8028c18:	72bb      	strb	r3, [r7, #10]
 8028c1a:	7abb      	ldrb	r3, [r7, #10]
 8028c1c:	2b01      	cmp	r3, #1
 8028c1e:	d9d4      	bls.n	8028bca <BMS_MergeData+0x4a>
        }
    }
    BMS.d.soc = device ? (soc / device) : soc;
 8028c20:	7b3b      	ldrb	r3, [r7, #12]
 8028c22:	2b00      	cmp	r3, #0
 8028c24:	d005      	beq.n	8028c32 <BMS_MergeData+0xb2>
 8028c26:	7b7a      	ldrb	r2, [r7, #13]
 8028c28:	7b3b      	ldrb	r3, [r7, #12]
 8028c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8028c2e:	b2db      	uxtb	r3, r3
 8028c30:	e000      	b.n	8028c34 <BMS_MergeData+0xb4>
 8028c32:	7b7b      	ldrb	r3, [r7, #13]
 8028c34:	4a02      	ldr	r2, [pc, #8]	; (8028c40 <BMS_MergeData+0xc0>)
 8028c36:	7053      	strb	r3, [r2, #1]
}
 8028c38:	bf00      	nop
 8028c3a:	3710      	adds	r7, #16
 8028c3c:	46bd      	mov	sp, r7
 8028c3e:	bd80      	pop	{r7, pc}
 8028c40:	20000178 	.word	0x20000178
 8028c44:	00000000 	.word	0x00000000

08028c48 <BMS_CAN_RX_Param1>:

/* ====================================== CAN RX =================================== */
void BMS_CAN_RX_Param1(void) {
 8028c48:	b590      	push	{r4, r7, lr}
 8028c4a:	b083      	sub	sp, #12
 8028c4c:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028c4e:	4b58      	ldr	r3, [pc, #352]	; (8028db0 <BMS_CAN_RX_Param1+0x168>)
 8028c50:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028c52:	4b58      	ldr	r3, [pc, #352]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028c56:	4a58      	ldr	r2, [pc, #352]	; (8028db8 <BMS_CAN_RX_Param1+0x170>)
 8028c58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028c5a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028c5e:	4610      	mov	r0, r2
 8028c60:	4798      	blx	r3
 8028c62:	4603      	mov	r3, r0
 8028c64:	70fb      	strb	r3, [r7, #3]

    // read the content
    BMS.d.pack[index].voltage = data->u16[0] * 0.01;
 8028c66:	687b      	ldr	r3, [r7, #4]
 8028c68:	881b      	ldrh	r3, [r3, #0]
 8028c6a:	4618      	mov	r0, r3
 8028c6c:	f7f7 fc92 	bl	8020594 <__aeabi_i2d>
 8028c70:	a34b      	add	r3, pc, #300	; (adr r3, 8028da0 <BMS_CAN_RX_Param1+0x158>)
 8028c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028c76:	f7f7 fcf7 	bl	8020668 <__aeabi_dmul>
 8028c7a:	4603      	mov	r3, r0
 8028c7c:	460c      	mov	r4, r1
 8028c7e:	461a      	mov	r2, r3
 8028c80:	4623      	mov	r3, r4
 8028c82:	78fc      	ldrb	r4, [r7, #3]
 8028c84:	4610      	mov	r0, r2
 8028c86:	4619      	mov	r1, r3
 8028c88:	f7f7 ffe6 	bl	8020c58 <__aeabi_d2f>
 8028c8c:	4601      	mov	r1, r0
 8028c8e:	4a49      	ldr	r2, [pc, #292]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028c90:	4623      	mov	r3, r4
 8028c92:	00db      	lsls	r3, r3, #3
 8028c94:	1b1b      	subs	r3, r3, r4
 8028c96:	009b      	lsls	r3, r3, #2
 8028c98:	4413      	add	r3, r2
 8028c9a:	3308      	adds	r3, #8
 8028c9c:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].current = (data->u16[1] * 0.01) - 50;
 8028c9e:	687b      	ldr	r3, [r7, #4]
 8028ca0:	885b      	ldrh	r3, [r3, #2]
 8028ca2:	4618      	mov	r0, r3
 8028ca4:	f7f7 fc76 	bl	8020594 <__aeabi_i2d>
 8028ca8:	a33d      	add	r3, pc, #244	; (adr r3, 8028da0 <BMS_CAN_RX_Param1+0x158>)
 8028caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028cae:	f7f7 fcdb 	bl	8020668 <__aeabi_dmul>
 8028cb2:	4603      	mov	r3, r0
 8028cb4:	460c      	mov	r4, r1
 8028cb6:	4618      	mov	r0, r3
 8028cb8:	4621      	mov	r1, r4
 8028cba:	f04f 0200 	mov.w	r2, #0
 8028cbe:	4b3f      	ldr	r3, [pc, #252]	; (8028dbc <BMS_CAN_RX_Param1+0x174>)
 8028cc0:	f7f7 fb1a 	bl	80202f8 <__aeabi_dsub>
 8028cc4:	4603      	mov	r3, r0
 8028cc6:	460c      	mov	r4, r1
 8028cc8:	461a      	mov	r2, r3
 8028cca:	4623      	mov	r3, r4
 8028ccc:	78fc      	ldrb	r4, [r7, #3]
 8028cce:	4610      	mov	r0, r2
 8028cd0:	4619      	mov	r1, r3
 8028cd2:	f7f7 ffc1 	bl	8020c58 <__aeabi_d2f>
 8028cd6:	4601      	mov	r1, r0
 8028cd8:	4a36      	ldr	r2, [pc, #216]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028cda:	4623      	mov	r3, r4
 8028cdc:	00db      	lsls	r3, r3, #3
 8028cde:	1b1b      	subs	r3, r3, r4
 8028ce0:	009b      	lsls	r3, r3, #2
 8028ce2:	4413      	add	r3, r2
 8028ce4:	330c      	adds	r3, #12
 8028ce6:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].soc = data->u16[2];
 8028ce8:	687b      	ldr	r3, [r7, #4]
 8028cea:	889b      	ldrh	r3, [r3, #4]
 8028cec:	78fa      	ldrb	r2, [r7, #3]
 8028cee:	ee07 3a90 	vmov	s15, r3
 8028cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8028cf6:	492f      	ldr	r1, [pc, #188]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028cf8:	4613      	mov	r3, r2
 8028cfa:	00db      	lsls	r3, r3, #3
 8028cfc:	1a9b      	subs	r3, r3, r2
 8028cfe:	009b      	lsls	r3, r3, #2
 8028d00:	440b      	add	r3, r1
 8028d02:	3310      	adds	r3, #16
 8028d04:	edc3 7a00 	vstr	s15, [r3]
    BMS.d.pack[index].temperature = (data->u16[3] * 0.1) - 40;
 8028d08:	687b      	ldr	r3, [r7, #4]
 8028d0a:	88db      	ldrh	r3, [r3, #6]
 8028d0c:	4618      	mov	r0, r3
 8028d0e:	f7f7 fc41 	bl	8020594 <__aeabi_i2d>
 8028d12:	a325      	add	r3, pc, #148	; (adr r3, 8028da8 <BMS_CAN_RX_Param1+0x160>)
 8028d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028d18:	f7f7 fca6 	bl	8020668 <__aeabi_dmul>
 8028d1c:	4603      	mov	r3, r0
 8028d1e:	460c      	mov	r4, r1
 8028d20:	4618      	mov	r0, r3
 8028d22:	4621      	mov	r1, r4
 8028d24:	f04f 0200 	mov.w	r2, #0
 8028d28:	4b25      	ldr	r3, [pc, #148]	; (8028dc0 <BMS_CAN_RX_Param1+0x178>)
 8028d2a:	f7f7 fae5 	bl	80202f8 <__aeabi_dsub>
 8028d2e:	4603      	mov	r3, r0
 8028d30:	460c      	mov	r4, r1
 8028d32:	461a      	mov	r2, r3
 8028d34:	4623      	mov	r3, r4
 8028d36:	78fc      	ldrb	r4, [r7, #3]
 8028d38:	4610      	mov	r0, r2
 8028d3a:	4619      	mov	r1, r3
 8028d3c:	f7f7 ff8c 	bl	8020c58 <__aeabi_d2f>
 8028d40:	4601      	mov	r1, r0
 8028d42:	4a1c      	ldr	r2, [pc, #112]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028d44:	4623      	mov	r3, r4
 8028d46:	00db      	lsls	r3, r3, #3
 8028d48:	1b1b      	subs	r3, r3, r4
 8028d4a:	009b      	lsls	r3, r3, #2
 8028d4c:	4413      	add	r3, r2
 8028d4e:	3314      	adds	r3, #20
 8028d50:	6019      	str	r1, [r3, #0]

    // read the id
    BMS.d.pack[index].id = CB.rx.header.ExtId & BMS_ID_MASK;
 8028d52:	4b19      	ldr	r3, [pc, #100]	; (8028db8 <BMS_CAN_RX_Param1+0x170>)
 8028d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8028d56:	78fa      	ldrb	r2, [r7, #3]
 8028d58:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8028d5c:	4815      	ldr	r0, [pc, #84]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028d5e:	4613      	mov	r3, r2
 8028d60:	00db      	lsls	r3, r3, #3
 8028d62:	1a9b      	subs	r3, r3, r2
 8028d64:	009b      	lsls	r3, r3, #2
 8028d66:	4403      	add	r3, r0
 8028d68:	3304      	adds	r3, #4
 8028d6a:	6019      	str	r1, [r3, #0]
    BMS.d.pack[index].started = 1;
 8028d6c:	78fa      	ldrb	r2, [r7, #3]
 8028d6e:	4911      	ldr	r1, [pc, #68]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028d70:	4613      	mov	r3, r2
 8028d72:	00db      	lsls	r3, r3, #3
 8028d74:	1a9b      	subs	r3, r3, r2
 8028d76:	009b      	lsls	r3, r3, #2
 8028d78:	440b      	add	r3, r1
 8028d7a:	331b      	adds	r3, #27
 8028d7c:	2201      	movs	r2, #1
 8028d7e:	701a      	strb	r2, [r3, #0]
    BMS.d.pack[index].tick = _GetTickMS();
 8028d80:	78fc      	ldrb	r4, [r7, #3]
 8028d82:	f016 fcc4 	bl	803f70e <_GetTickMS>
 8028d86:	4601      	mov	r1, r0
 8028d88:	4a0a      	ldr	r2, [pc, #40]	; (8028db4 <BMS_CAN_RX_Param1+0x16c>)
 8028d8a:	4623      	mov	r3, r4
 8028d8c:	00db      	lsls	r3, r3, #3
 8028d8e:	1b1b      	subs	r3, r3, r4
 8028d90:	009b      	lsls	r3, r3, #2
 8028d92:	4413      	add	r3, r2
 8028d94:	331c      	adds	r3, #28
 8028d96:	6019      	str	r1, [r3, #0]
}
 8028d98:	bf00      	nop
 8028d9a:	370c      	adds	r7, #12
 8028d9c:	46bd      	mov	sp, r7
 8028d9e:	bd90      	pop	{r4, r7, pc}
 8028da0:	47ae147b 	.word	0x47ae147b
 8028da4:	3f847ae1 	.word	0x3f847ae1
 8028da8:	9999999a 	.word	0x9999999a
 8028dac:	3fb99999 	.word	0x3fb99999
 8028db0:	200083b8 	.word	0x200083b8
 8028db4:	20000178 	.word	0x20000178
 8028db8:	20008378 	.word	0x20008378
 8028dbc:	40490000 	.word	0x40490000
 8028dc0:	40440000 	.word	0x40440000

08028dc4 <BMS_CAN_RX_Param2>:

void BMS_CAN_RX_Param2(void) {
 8028dc4:	b580      	push	{r7, lr}
 8028dc6:	b082      	sub	sp, #8
 8028dc8:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8028dca:	4b1d      	ldr	r3, [pc, #116]	; (8028e40 <BMS_CAN_RX_Param2+0x7c>)
 8028dcc:	607b      	str	r3, [r7, #4]
    uint8_t index = BMS.GetIndex(CB.rx.header.ExtId & BMS_ID_MASK);
 8028dce:	4b1d      	ldr	r3, [pc, #116]	; (8028e44 <BMS_CAN_RX_Param2+0x80>)
 8028dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8028dd2:	4a1d      	ldr	r2, [pc, #116]	; (8028e48 <BMS_CAN_RX_Param2+0x84>)
 8028dd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8028dd6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8028dda:	4610      	mov	r0, r2
 8028ddc:	4798      	blx	r3
 8028dde:	4603      	mov	r3, r0
 8028de0:	70fb      	strb	r3, [r7, #3]

    // save flag
    BMS.d.pack[index].flag = data->u16[3];
 8028de2:	78fa      	ldrb	r2, [r7, #3]
 8028de4:	687b      	ldr	r3, [r7, #4]
 8028de6:	88d8      	ldrh	r0, [r3, #6]
 8028de8:	4916      	ldr	r1, [pc, #88]	; (8028e44 <BMS_CAN_RX_Param2+0x80>)
 8028dea:	4613      	mov	r3, r2
 8028dec:	00db      	lsls	r3, r3, #3
 8028dee:	1a9b      	subs	r3, r3, r2
 8028df0:	009b      	lsls	r3, r3, #2
 8028df2:	440b      	add	r3, r1
 8028df4:	3318      	adds	r3, #24
 8028df6:	4602      	mov	r2, r0
 8028df8:	801a      	strh	r2, [r3, #0]

    // save state
    BMS.d.pack[index].state = _L(_R1(data->u8[7], 4), 1) | _R1(data->u8[7], 5);
 8028dfa:	687b      	ldr	r3, [r7, #4]
 8028dfc:	79db      	ldrb	r3, [r3, #7]
 8028dfe:	091b      	lsrs	r3, r3, #4
 8028e00:	b2db      	uxtb	r3, r3
 8028e02:	005b      	lsls	r3, r3, #1
 8028e04:	b25b      	sxtb	r3, r3
 8028e06:	f003 0302 	and.w	r3, r3, #2
 8028e0a:	b25a      	sxtb	r2, r3
 8028e0c:	687b      	ldr	r3, [r7, #4]
 8028e0e:	79db      	ldrb	r3, [r3, #7]
 8028e10:	095b      	lsrs	r3, r3, #5
 8028e12:	b2db      	uxtb	r3, r3
 8028e14:	b25b      	sxtb	r3, r3
 8028e16:	f003 0301 	and.w	r3, r3, #1
 8028e1a:	b25b      	sxtb	r3, r3
 8028e1c:	4313      	orrs	r3, r2
 8028e1e:	b25b      	sxtb	r3, r3
 8028e20:	78fa      	ldrb	r2, [r7, #3]
 8028e22:	b2d8      	uxtb	r0, r3
 8028e24:	4907      	ldr	r1, [pc, #28]	; (8028e44 <BMS_CAN_RX_Param2+0x80>)
 8028e26:	4613      	mov	r3, r2
 8028e28:	00db      	lsls	r3, r3, #3
 8028e2a:	1a9b      	subs	r3, r3, r2
 8028e2c:	009b      	lsls	r3, r3, #2
 8028e2e:	440b      	add	r3, r1
 8028e30:	331a      	adds	r3, #26
 8028e32:	4602      	mov	r2, r0
 8028e34:	701a      	strb	r2, [r3, #0]
}
 8028e36:	bf00      	nop
 8028e38:	3708      	adds	r7, #8
 8028e3a:	46bd      	mov	sp, r7
 8028e3c:	bd80      	pop	{r7, pc}
 8028e3e:	bf00      	nop
 8028e40:	200083b8 	.word	0x200083b8
 8028e44:	20000178 	.word	0x20000178
 8028e48:	20008378 	.word	0x20008378

08028e4c <BMS_CAN_TX_Setting>:

/* ====================================== CAN TX =================================== */
uint8_t BMS_CAN_TX_Setting(uint8_t start, BMS_STATE state) {
 8028e4c:	b580      	push	{r7, lr}
 8028e4e:	b084      	sub	sp, #16
 8028e50:	af00      	add	r7, sp, #0
 8028e52:	4603      	mov	r3, r0
 8028e54:	460a      	mov	r2, r1
 8028e56:	71fb      	strb	r3, [r7, #7]
 8028e58:	4613      	mov	r3, r2
 8028e5a:	71bb      	strb	r3, [r7, #6]
    CAN_DATA *data = &(CB.tx.data);
 8028e5c:	4b0e      	ldr	r3, [pc, #56]	; (8028e98 <BMS_CAN_TX_Setting+0x4c>)
 8028e5e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = start;
 8028e60:	68fb      	ldr	r3, [r7, #12]
 8028e62:	79fa      	ldrb	r2, [r7, #7]
 8028e64:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(state, 1);
 8028e66:	68fb      	ldr	r3, [r7, #12]
 8028e68:	781b      	ldrb	r3, [r3, #0]
 8028e6a:	b25a      	sxtb	r2, r3
 8028e6c:	79bb      	ldrb	r3, [r7, #6]
 8028e6e:	005b      	lsls	r3, r3, #1
 8028e70:	b25b      	sxtb	r3, r3
 8028e72:	4313      	orrs	r3, r2
 8028e74:	b25b      	sxtb	r3, r3
 8028e76:	b2da      	uxtb	r2, r3
 8028e78:	68fb      	ldr	r3, [r7, #12]
 8028e7a:	701a      	strb	r2, [r3, #0]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_BMS_SETTING, 1);
 8028e7c:	2201      	movs	r2, #1
 8028e7e:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 8028e82:	4806      	ldr	r0, [pc, #24]	; (8028e9c <BMS_CAN_TX_Setting+0x50>)
 8028e84:	f7fa fdc6 	bl	8023a14 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8028e88:	4804      	ldr	r0, [pc, #16]	; (8028e9c <BMS_CAN_TX_Setting+0x50>)
 8028e8a:	f7fa fe05 	bl	8023a98 <CANBUS_Write>
 8028e8e:	4603      	mov	r3, r0
}
 8028e90:	4618      	mov	r0, r3
 8028e92:	3710      	adds	r7, #16
 8028e94:	46bd      	mov	sp, r7
 8028e96:	bd80      	pop	{r7, pc}
 8028e98:	20008390 	.word	0x20008390
 8028e9c:	20008378 	.word	0x20008378

08028ea0 <HMI1_Init>:
        HMI1_RefreshIndex,
        HMI1_Power
};

/* Public functions implementation --------------------------------------------*/
void HMI1_Init(void) {
 8028ea0:	b480      	push	{r7}
 8028ea2:	b083      	sub	sp, #12
 8028ea4:	af00      	add	r7, sp, #0
    // reset HMI1 data
    HMI1.d.started = 0;
 8028ea6:	4b18      	ldr	r3, [pc, #96]	; (8028f08 <HMI1_Init+0x68>)
 8028ea8:	2200      	movs	r2, #0
 8028eaa:	701a      	strb	r2, [r3, #0]
    HMI1.d.status.mirroring = 0;
 8028eac:	4b16      	ldr	r3, [pc, #88]	; (8028f08 <HMI1_Init+0x68>)
 8028eae:	2200      	movs	r2, #0
 8028eb0:	705a      	strb	r2, [r3, #1]
    HMI1.d.status.warning = 0;
 8028eb2:	4b15      	ldr	r3, [pc, #84]	; (8028f08 <HMI1_Init+0x68>)
 8028eb4:	2200      	movs	r2, #0
 8028eb6:	709a      	strb	r2, [r3, #2]
    HMI1.d.status.overheat = 0;
 8028eb8:	4b13      	ldr	r3, [pc, #76]	; (8028f08 <HMI1_Init+0x68>)
 8028eba:	2200      	movs	r2, #0
 8028ebc:	70da      	strb	r2, [r3, #3]
    HMI1.d.status.finger = 0;
 8028ebe:	4b12      	ldr	r3, [pc, #72]	; (8028f08 <HMI1_Init+0x68>)
 8028ec0:	2200      	movs	r2, #0
 8028ec2:	711a      	strb	r2, [r3, #4]
    HMI1.d.status.keyless = 0;
 8028ec4:	4b10      	ldr	r3, [pc, #64]	; (8028f08 <HMI1_Init+0x68>)
 8028ec6:	2200      	movs	r2, #0
 8028ec8:	715a      	strb	r2, [r3, #5]
    HMI1.d.status.daylight = 0;
 8028eca:	4b0f      	ldr	r3, [pc, #60]	; (8028f08 <HMI1_Init+0x68>)
 8028ecc:	2200      	movs	r2, #0
 8028ece:	719a      	strb	r2, [r3, #6]
    // each HMIs
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028ed0:	2300      	movs	r3, #0
 8028ed2:	71fb      	strb	r3, [r7, #7]
 8028ed4:	e00f      	b.n	8028ef6 <HMI1_Init+0x56>
        HMI1.d.device[i].started = 0;
 8028ed6:	79fb      	ldrb	r3, [r7, #7]
 8028ed8:	4a0b      	ldr	r2, [pc, #44]	; (8028f08 <HMI1_Init+0x68>)
 8028eda:	3301      	adds	r3, #1
 8028edc:	2100      	movs	r1, #0
 8028ede:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
        HMI1.d.device[i].tick = 0;
 8028ee2:	79fb      	ldrb	r3, [r7, #7]
 8028ee4:	4a08      	ldr	r2, [pc, #32]	; (8028f08 <HMI1_Init+0x68>)
 8028ee6:	3301      	adds	r3, #1
 8028ee8:	00db      	lsls	r3, r3, #3
 8028eea:	4413      	add	r3, r2
 8028eec:	2200      	movs	r2, #0
 8028eee:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028ef0:	79fb      	ldrb	r3, [r7, #7]
 8028ef2:	3301      	adds	r3, #1
 8028ef4:	71fb      	strb	r3, [r7, #7]
 8028ef6:	79fb      	ldrb	r3, [r7, #7]
 8028ef8:	2b00      	cmp	r3, #0
 8028efa:	d0ec      	beq.n	8028ed6 <HMI1_Init+0x36>
    }
}
 8028efc:	bf00      	nop
 8028efe:	370c      	adds	r7, #12
 8028f00:	46bd      	mov	sp, r7
 8028f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028f06:	4770      	bx	lr
 8028f08:	200001e4 	.word	0x200001e4

08028f0c <HMI1_RefreshIndex>:

void HMI1_RefreshIndex(void) {
 8028f0c:	b580      	push	{r7, lr}
 8028f0e:	b082      	sub	sp, #8
 8028f10:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028f12:	2300      	movs	r3, #0
 8028f14:	71fb      	strb	r3, [r7, #7]
 8028f16:	e015      	b.n	8028f44 <HMI1_RefreshIndex+0x38>
        if ((_GetTickMS() - HMI1.d.device[i].tick) > 1000) {
 8028f18:	f016 fbf9 	bl	803f70e <_GetTickMS>
 8028f1c:	4601      	mov	r1, r0
 8028f1e:	79fb      	ldrb	r3, [r7, #7]
 8028f20:	4a0c      	ldr	r2, [pc, #48]	; (8028f54 <HMI1_RefreshIndex+0x48>)
 8028f22:	3301      	adds	r3, #1
 8028f24:	00db      	lsls	r3, r3, #3
 8028f26:	4413      	add	r3, r2
 8028f28:	685b      	ldr	r3, [r3, #4]
 8028f2a:	1acb      	subs	r3, r1, r3
 8028f2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8028f30:	d905      	bls.n	8028f3e <HMI1_RefreshIndex+0x32>
            HMI1.d.device[i].started = 0;
 8028f32:	79fb      	ldrb	r3, [r7, #7]
 8028f34:	4a07      	ldr	r2, [pc, #28]	; (8028f54 <HMI1_RefreshIndex+0x48>)
 8028f36:	3301      	adds	r3, #1
 8028f38:	2100      	movs	r1, #0
 8028f3a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
    for (uint8_t i = 0; i < HMI1_DEV_MAX; i++) {
 8028f3e:	79fb      	ldrb	r3, [r7, #7]
 8028f40:	3301      	adds	r3, #1
 8028f42:	71fb      	strb	r3, [r7, #7]
 8028f44:	79fb      	ldrb	r3, [r7, #7]
 8028f46:	2b00      	cmp	r3, #0
 8028f48:	d0e6      	beq.n	8028f18 <HMI1_RefreshIndex+0xc>
        }
    }
}
 8028f4a:	bf00      	nop
 8028f4c:	3708      	adds	r7, #8
 8028f4e:	46bd      	mov	sp, r7
 8028f50:	bd80      	pop	{r7, pc}
 8028f52:	bf00      	nop
 8028f54:	200001e4 	.word	0x200001e4

08028f58 <HMI1_Power>:

void HMI1_Power(uint8_t state) {
 8028f58:	b580      	push	{r7, lr}
 8028f5a:	b082      	sub	sp, #8
 8028f5c:	af00      	add	r7, sp, #0
 8028f5e:	4603      	mov	r3, r0
 8028f60:	71fb      	strb	r3, [r7, #7]
    // PNP transistor is Active Low
    HAL_GPIO_WritePin(EXT_HMI1_PWR_GPIO_Port, EXT_HMI1_PWR_Pin, state);
 8028f62:	79fb      	ldrb	r3, [r7, #7]
 8028f64:	461a      	mov	r2, r3
 8028f66:	2110      	movs	r1, #16
 8028f68:	4803      	ldr	r0, [pc, #12]	; (8028f78 <HMI1_Power+0x20>)
 8028f6a:	f007 f905 	bl	8030178 <HAL_GPIO_WritePin>
}
 8028f6e:	bf00      	nop
 8028f70:	3708      	adds	r7, #8
 8028f72:	46bd      	mov	sp, r7
 8028f74:	bd80      	pop	{r7, pc}
 8028f76:	bf00      	nop
 8028f78:	40020800 	.word	0x40020800

08028f7c <HMI1_CAN_RX_LeftState>:

/* ====================================== CAN RX =================================== */
void HMI1_CAN_RX_LeftState(void) {
 8028f7c:	b580      	push	{r7, lr}
 8028f7e:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_LEFT].started = 1;
 8028f80:	4b04      	ldr	r3, [pc, #16]	; (8028f94 <HMI1_CAN_RX_LeftState+0x18>)
 8028f82:	2201      	movs	r2, #1
 8028f84:	721a      	strb	r2, [r3, #8]
    HMI1.d.device[HMI1_DEV_LEFT].tick = _GetTickMS();
 8028f86:	f016 fbc2 	bl	803f70e <_GetTickMS>
 8028f8a:	4602      	mov	r2, r0
 8028f8c:	4b01      	ldr	r3, [pc, #4]	; (8028f94 <HMI1_CAN_RX_LeftState+0x18>)
 8028f8e:	60da      	str	r2, [r3, #12]
}
 8028f90:	bf00      	nop
 8028f92:	bd80      	pop	{r7, pc}
 8028f94:	200001e4 	.word	0x200001e4

08028f98 <HMI1_CAN_RX_RightState>:

void HMI1_CAN_RX_RightState(void) {
 8028f98:	b580      	push	{r7, lr}
 8028f9a:	af00      	add	r7, sp, #0
    // save state
    HMI1.d.device[HMI1_DEV_RIGHT].started = 1;
 8028f9c:	4b04      	ldr	r3, [pc, #16]	; (8028fb0 <HMI1_CAN_RX_RightState+0x18>)
 8028f9e:	2201      	movs	r2, #1
 8028fa0:	741a      	strb	r2, [r3, #16]
    HMI1.d.device[HMI1_DEV_RIGHT].tick = _GetTickMS();
 8028fa2:	f016 fbb4 	bl	803f70e <_GetTickMS>
 8028fa6:	4602      	mov	r2, r0
 8028fa8:	4b01      	ldr	r3, [pc, #4]	; (8028fb0 <HMI1_CAN_RX_RightState+0x18>)
 8028faa:	615a      	str	r2, [r3, #20]
}
 8028fac:	bf00      	nop
 8028fae:	bd80      	pop	{r7, pc}
 8028fb0:	200001e4 	.word	0x200001e4

08028fb4 <HMI2_Init>:
        HMI2_Refresh,
        HMI2_PowerOverCan
};

/* Public functions implementation --------------------------------------------*/
void HMI2_Init(void) {
 8028fb4:	b480      	push	{r7}
 8028fb6:	af00      	add	r7, sp, #0
    HMI2.d.started = 0;
 8028fb8:	4b05      	ldr	r3, [pc, #20]	; (8028fd0 <HMI2_Init+0x1c>)
 8028fba:	2200      	movs	r2, #0
 8028fbc:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = 0;
 8028fbe:	4b04      	ldr	r3, [pc, #16]	; (8028fd0 <HMI2_Init+0x1c>)
 8028fc0:	2200      	movs	r2, #0
 8028fc2:	605a      	str	r2, [r3, #4]
}
 8028fc4:	bf00      	nop
 8028fc6:	46bd      	mov	sp, r7
 8028fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028fcc:	4770      	bx	lr
 8028fce:	bf00      	nop
 8028fd0:	20000210 	.word	0x20000210

08028fd4 <HMI2_Refresh>:

void HMI2_Refresh(void) {
 8028fd4:	b580      	push	{r7, lr}
 8028fd6:	af00      	add	r7, sp, #0
    if ((_GetTickMS() - HMI2.d.tick) > 10000) {
 8028fd8:	f016 fb99 	bl	803f70e <_GetTickMS>
 8028fdc:	4602      	mov	r2, r0
 8028fde:	4b06      	ldr	r3, [pc, #24]	; (8028ff8 <HMI2_Refresh+0x24>)
 8028fe0:	685b      	ldr	r3, [r3, #4]
 8028fe2:	1ad3      	subs	r3, r2, r3
 8028fe4:	f242 7210 	movw	r2, #10000	; 0x2710
 8028fe8:	4293      	cmp	r3, r2
 8028fea:	d902      	bls.n	8028ff2 <HMI2_Refresh+0x1e>
        HMI2.d.started = 0;
 8028fec:	4b02      	ldr	r3, [pc, #8]	; (8028ff8 <HMI2_Refresh+0x24>)
 8028fee:	2200      	movs	r2, #0
 8028ff0:	705a      	strb	r2, [r3, #1]
    }
}
 8028ff2:	bf00      	nop
 8028ff4:	bd80      	pop	{r7, pc}
 8028ff6:	bf00      	nop
 8028ff8:	20000210 	.word	0x20000210

08028ffc <HMI2_PowerOverCan>:

void HMI2_PowerOverCan(uint8_t state) {
 8028ffc:	b580      	push	{r7, lr}
 8028ffe:	b082      	sub	sp, #8
 8029000:	af00      	add	r7, sp, #0
 8029002:	4603      	mov	r3, r0
 8029004:	71fb      	strb	r3, [r7, #7]
    // past to thread handler
    HMI2.d.power = state;
 8029006:	4a06      	ldr	r2, [pc, #24]	; (8029020 <HMI2_PowerOverCan+0x24>)
 8029008:	79fb      	ldrb	r3, [r7, #7]
 802900a:	7013      	strb	r3, [r2, #0]
    osThreadFlagsSet(Hmi2PowerTaskHandle, EVT_HMI2POWER_CHANGED);
 802900c:	4b05      	ldr	r3, [pc, #20]	; (8029024 <HMI2_PowerOverCan+0x28>)
 802900e:	681b      	ldr	r3, [r3, #0]
 8029010:	2101      	movs	r1, #1
 8029012:	4618      	mov	r0, r3
 8029014:	f00e fbc0 	bl	8037798 <osThreadFlagsSet>
}
 8029018:	bf00      	nop
 802901a:	3708      	adds	r7, #8
 802901c:	46bd      	mov	sp, r7
 802901e:	bd80      	pop	{r7, pc}
 8029020:	20000210 	.word	0x20000210
 8029024:	20008874 	.word	0x20008874

08029028 <StartHmi2PowerTask>:

/* ====================================== THREAD =================================== */
void StartHmi2PowerTask(void *argument) {
 8029028:	b580      	push	{r7, lr}
 802902a:	b086      	sub	sp, #24
 802902c:	af00      	add	r7, sp, #0
 802902e:	6078      	str	r0, [r7, #4]
    TickType_t tick;
    uint32_t notif;
    uint8_t activeHigh = 0;
 8029030:	2300      	movs	r3, #0
 8029032:	75fb      	strb	r3, [r7, #23]

    /* Infinite loop */
    for (;;) {
        // wait forever until triggered
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 8029034:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8029038:	2100      	movs	r1, #0
 802903a:	2001      	movs	r0, #1
 802903c:	f00e fc5e 	bl	80378fc <osThreadFlagsWait>
 8029040:	6138      	str	r0, [r7, #16]
        if (_RTOS_ValidThreadFlag(notif)) {
 8029042:	6938      	ldr	r0, [r7, #16]
 8029044:	f016 fbbc 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 8029048:	4603      	mov	r3, r0
 802904a:	2b00      	cmp	r3, #0
 802904c:	d0f2      	beq.n	8029034 <StartHmi2PowerTask+0xc>
            // Handle power control
            if (HMI2.d.power) {
 802904e:	4b29      	ldr	r3, [pc, #164]	; (80290f4 <StartHmi2PowerTask+0xcc>)
 8029050:	781b      	ldrb	r3, [r3, #0]
 8029052:	2b00      	cmp	r3, #0
 8029054:	d048      	beq.n	80290e8 <StartHmi2PowerTask+0xc0>
                while (!HMI2.d.started) {
 8029056:	e024      	b.n	80290a2 <StartHmi2PowerTask+0x7a>
                    // turn ON
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 8029058:	7dfb      	ldrb	r3, [r7, #23]
 802905a:	2b00      	cmp	r3, #0
 802905c:	bf0c      	ite	eq
 802905e:	2301      	moveq	r3, #1
 8029060:	2300      	movne	r3, #0
 8029062:	b2db      	uxtb	r3, r3
 8029064:	461a      	mov	r2, r3
 8029066:	2120      	movs	r1, #32
 8029068:	4823      	ldr	r0, [pc, #140]	; (80290f8 <StartHmi2PowerTask+0xd0>)
 802906a:	f007 f885 	bl	8030178 <HAL_GPIO_WritePin>
                    _DelayMS(100);
 802906e:	2064      	movs	r0, #100	; 0x64
 8029070:	f016 fb42 	bl	803f6f8 <_DelayMS>
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, activeHigh);
 8029074:	7dfb      	ldrb	r3, [r7, #23]
 8029076:	461a      	mov	r2, r3
 8029078:	2120      	movs	r1, #32
 802907a:	481f      	ldr	r0, [pc, #124]	; (80290f8 <StartHmi2PowerTask+0xd0>)
 802907c:	f007 f87c 	bl	8030178 <HAL_GPIO_WritePin>

                    // wait until turned ON
                    tick = _GetTickMS();
 8029080:	f016 fb45 	bl	803f70e <_GetTickMS>
 8029084:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8029086:	e004      	b.n	8029092 <StartHmi2PowerTask+0x6a>
                        // already ON
                        if (HMI2.d.started) {
 8029088:	4b1a      	ldr	r3, [pc, #104]	; (80290f4 <StartHmi2PowerTask+0xcc>)
 802908a:	785b      	ldrb	r3, [r3, #1]
 802908c:	2b00      	cmp	r3, #0
 802908e:	d000      	beq.n	8029092 <StartHmi2PowerTask+0x6a>
                            break;
 8029090:	e007      	b.n	80290a2 <StartHmi2PowerTask+0x7a>
                    while (_GetTickMS() - tick < (90 * 1000)) {
 8029092:	f016 fb3c 	bl	803f70e <_GetTickMS>
 8029096:	4602      	mov	r2, r0
 8029098:	68fb      	ldr	r3, [r7, #12]
 802909a:	1ad3      	subs	r3, r2, r3
 802909c:	4a17      	ldr	r2, [pc, #92]	; (80290fc <StartHmi2PowerTask+0xd4>)
 802909e:	4293      	cmp	r3, r2
 80290a0:	d9f2      	bls.n	8029088 <StartHmi2PowerTask+0x60>
                while (!HMI2.d.started) {
 80290a2:	4b14      	ldr	r3, [pc, #80]	; (80290f4 <StartHmi2PowerTask+0xcc>)
 80290a4:	785b      	ldrb	r3, [r3, #1]
 80290a6:	2b00      	cmp	r3, #0
 80290a8:	d0d6      	beq.n	8029058 <StartHmi2PowerTask+0x30>
 80290aa:	e7c3      	b.n	8029034 <StartHmi2PowerTask+0xc>
                    }
                }
            } else {
                while (HMI2.d.started) {
                    // wait until turned OFF by CAN
                    tick = _GetTickMS();
 80290ac:	f016 fb2f 	bl	803f70e <_GetTickMS>
 80290b0:	60f8      	str	r0, [r7, #12]
                    while (_GetTickMS() - tick < (30 * 1000)) {
 80290b2:	e003      	b.n	80290bc <StartHmi2PowerTask+0x94>
                        // already OFF
                        if (!HMI2.d.started) {
 80290b4:	4b0f      	ldr	r3, [pc, #60]	; (80290f4 <StartHmi2PowerTask+0xcc>)
 80290b6:	785b      	ldrb	r3, [r3, #1]
 80290b8:	2b00      	cmp	r3, #0
 80290ba:	d009      	beq.n	80290d0 <StartHmi2PowerTask+0xa8>
                    while (_GetTickMS() - tick < (30 * 1000)) {
 80290bc:	f016 fb27 	bl	803f70e <_GetTickMS>
 80290c0:	4602      	mov	r2, r0
 80290c2:	68fb      	ldr	r3, [r7, #12]
 80290c4:	1ad3      	subs	r3, r2, r3
 80290c6:	f247 522f 	movw	r2, #29999	; 0x752f
 80290ca:	4293      	cmp	r3, r2
 80290cc:	d9f2      	bls.n	80290b4 <StartHmi2PowerTask+0x8c>
 80290ce:	e000      	b.n	80290d2 <StartHmi2PowerTask+0xaa>
                            break;
 80290d0:	bf00      	nop
                        }
                    }

                    // force turn OFF
                    HAL_GPIO_WritePin(EXT_HMI2_PWR_GPIO_Port, EXT_HMI2_PWR_Pin, !activeHigh);
 80290d2:	7dfb      	ldrb	r3, [r7, #23]
 80290d4:	2b00      	cmp	r3, #0
 80290d6:	bf0c      	ite	eq
 80290d8:	2301      	moveq	r3, #1
 80290da:	2300      	movne	r3, #0
 80290dc:	b2db      	uxtb	r3, r3
 80290de:	461a      	mov	r2, r3
 80290e0:	2120      	movs	r1, #32
 80290e2:	4805      	ldr	r0, [pc, #20]	; (80290f8 <StartHmi2PowerTask+0xd0>)
 80290e4:	f007 f848 	bl	8030178 <HAL_GPIO_WritePin>
                while (HMI2.d.started) {
 80290e8:	4b02      	ldr	r3, [pc, #8]	; (80290f4 <StartHmi2PowerTask+0xcc>)
 80290ea:	785b      	ldrb	r3, [r3, #1]
 80290ec:	2b00      	cmp	r3, #0
 80290ee:	d1dd      	bne.n	80290ac <StartHmi2PowerTask+0x84>
        notif = osThreadFlagsWait(EVT_HMI2POWER_CHANGED, osFlagsWaitAny, osWaitForever);
 80290f0:	e7a0      	b.n	8029034 <StartHmi2PowerTask+0xc>
 80290f2:	bf00      	nop
 80290f4:	20000210 	.word	0x20000210
 80290f8:	40020800 	.word	0x40020800
 80290fc:	00015f8f 	.word	0x00015f8f

08029100 <HMI2_CAN_RX_State>:
        }
    }
}

/* ====================================== CAN RX =================================== */
void HMI2_CAN_RX_State(void) {
 8029100:	b580      	push	{r7, lr}
 8029102:	b082      	sub	sp, #8
 8029104:	af00      	add	r7, sp, #0
    CAN_DATA *data = &(CB.rx.data);
 8029106:	4b0a      	ldr	r3, [pc, #40]	; (8029130 <HMI2_CAN_RX_State+0x30>)
 8029108:	607b      	str	r3, [r7, #4]

    // read message
    HMI1.d.status.mirroring = _R1(data->u8[0], 0);
 802910a:	687b      	ldr	r3, [r7, #4]
 802910c:	781b      	ldrb	r3, [r3, #0]
 802910e:	f003 0301 	and.w	r3, r3, #1
 8029112:	b2da      	uxtb	r2, r3
 8029114:	4b07      	ldr	r3, [pc, #28]	; (8029134 <HMI2_CAN_RX_State+0x34>)
 8029116:	705a      	strb	r2, [r3, #1]

    // save state
    HMI2.d.started = 1;
 8029118:	4b07      	ldr	r3, [pc, #28]	; (8029138 <HMI2_CAN_RX_State+0x38>)
 802911a:	2201      	movs	r2, #1
 802911c:	705a      	strb	r2, [r3, #1]
    HMI2.d.tick = _GetTickMS();
 802911e:	f016 faf6 	bl	803f70e <_GetTickMS>
 8029122:	4602      	mov	r2, r0
 8029124:	4b04      	ldr	r3, [pc, #16]	; (8029138 <HMI2_CAN_RX_State+0x38>)
 8029126:	605a      	str	r2, [r3, #4]
}
 8029128:	bf00      	nop
 802912a:	3708      	adds	r7, #8
 802912c:	46bd      	mov	sp, r7
 802912e:	bd80      	pop	{r7, pc}
 8029130:	200083b8 	.word	0x200083b8
 8029134:	200001e4 	.word	0x200001e4
 8029138:	20000210 	.word	0x20000210

0802913c <VCU_Init>:
        VCU_ReadEvent,
        VCU_CheckMainPower,
};

/* Public functions implementation --------------------------------------------*/
void VCU_Init(void) {
 802913c:	b490      	push	{r4, r7}
 802913e:	af00      	add	r7, sp, #0
    // reset VCU data
    VCU.d.state.vehicle = VEHICLE_INDEPENDENT;
 8029140:	4b1a      	ldr	r3, [pc, #104]	; (80291ac <VCU_Init+0x70>)
 8029142:	2200      	movs	r2, #0
 8029144:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    VCU.d.state.starter = 0;
 8029148:	4b18      	ldr	r3, [pc, #96]	; (80291ac <VCU_Init+0x70>)
 802914a:	2200      	movs	r2, #0
 802914c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    VCU.d.state.knob = 0;
 8029150:	4b16      	ldr	r3, [pc, #88]	; (80291ac <VCU_Init+0x70>)
 8029152:	2200      	movs	r2, #0
 8029154:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    VCU.d.state.independent = 1;
 8029158:	4b14      	ldr	r3, [pc, #80]	; (80291ac <VCU_Init+0x70>)
 802915a:	2201      	movs	r2, #1
 802915c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029160:	4b12      	ldr	r3, [pc, #72]	; (80291ac <VCU_Init+0x70>)
 8029162:	2205      	movs	r2, #5
 8029164:	80da      	strh	r2, [r3, #6]
    VCU.d.driver_id = DRIVER_ID_NONE;
 8029166:	4b11      	ldr	r3, [pc, #68]	; (80291ac <VCU_Init+0x70>)
 8029168:	22ff      	movs	r2, #255	; 0xff
 802916a:	711a      	strb	r2, [r3, #4]
    VCU.d.volume = 0;
 802916c:	4b0f      	ldr	r3, [pc, #60]	; (80291ac <VCU_Init+0x70>)
 802916e:	2200      	movs	r2, #0
 8029170:	721a      	strb	r2, [r3, #8]
    VCU.d.speed = 0;
 8029172:	4b0e      	ldr	r3, [pc, #56]	; (80291ac <VCU_Init+0x70>)
 8029174:	2200      	movs	r2, #0
 8029176:	725a      	strb	r2, [r3, #9]
    VCU.d.odometer = 0;
 8029178:	4b0c      	ldr	r3, [pc, #48]	; (80291ac <VCU_Init+0x70>)
 802917a:	2200      	movs	r2, #0
 802917c:	60da      	str	r2, [r3, #12]
    VCU.d.events = 0;
 802917e:	4a0b      	ldr	r2, [pc, #44]	; (80291ac <VCU_Init+0x70>)
 8029180:	f04f 0300 	mov.w	r3, #0
 8029184:	f04f 0400 	mov.w	r4, #0
 8029188:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

    VCU.d.tick.keyless = 0;
 802918c:	4b07      	ldr	r3, [pc, #28]	; (80291ac <VCU_Init+0x70>)
 802918e:	2200      	movs	r2, #0
 8029190:	63da      	str	r2, [r3, #60]	; 0x3c
    //  VCU.d.tick.finger = 0;

    VCU.d.seq_id.report = 0;
 8029192:	4b06      	ldr	r3, [pc, #24]	; (80291ac <VCU_Init+0x70>)
 8029194:	2200      	movs	r2, #0
 8029196:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    VCU.d.seq_id.response = 0;
 802919a:	4b04      	ldr	r3, [pc, #16]	; (80291ac <VCU_Init+0x70>)
 802919c:	2200      	movs	r2, #0
 802919e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 80291a2:	bf00      	nop
 80291a4:	46bd      	mov	sp, r7
 80291a6:	bc90      	pop	{r4, r7}
 80291a8:	4770      	bx	lr
 80291aa:	bf00      	nop
 80291ac:	20000228 	.word	0x20000228

080291b0 <VCU_SetEvent>:

void VCU_SetEvent(uint64_t event_id, uint8_t value) {
 80291b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80291b4:	b085      	sub	sp, #20
 80291b6:	af00      	add	r7, sp, #0
 80291b8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80291bc:	4613      	mov	r3, r2
 80291be:	71fb      	strb	r3, [r7, #7]
    if (value & 1) {
 80291c0:	79fb      	ldrb	r3, [r7, #7]
 80291c2:	f003 0301 	and.w	r3, r3, #1
 80291c6:	2b00      	cmp	r3, #0
 80291c8:	d024      	beq.n	8029214 <VCU_SetEvent+0x64>
        BV(VCU.d.events, _BitPosition(event_id));
 80291ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80291ce:	f016 fb3d 	bl	803f84c <_BitPosition>
 80291d2:	4603      	mov	r3, r0
 80291d4:	461a      	mov	r2, r3
 80291d6:	f04f 0301 	mov.w	r3, #1
 80291da:	f04f 0400 	mov.w	r4, #0
 80291de:	f1a2 0020 	sub.w	r0, r2, #32
 80291e2:	f1c2 0120 	rsb	r1, r2, #32
 80291e6:	fa04 f902 	lsl.w	r9, r4, r2
 80291ea:	fa03 f000 	lsl.w	r0, r3, r0
 80291ee:	ea49 0900 	orr.w	r9, r9, r0
 80291f2:	fa23 f101 	lsr.w	r1, r3, r1
 80291f6:	ea49 0901 	orr.w	r9, r9, r1
 80291fa:	fa03 f802 	lsl.w	r8, r3, r2
 80291fe:	4b1b      	ldr	r3, [pc, #108]	; (802926c <VCU_SetEvent+0xbc>)
 8029200:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029204:	ea41 0308 	orr.w	r3, r1, r8
 8029208:	ea42 0409 	orr.w	r4, r2, r9
 802920c:	4a17      	ldr	r2, [pc, #92]	; (802926c <VCU_SetEvent+0xbc>)
 802920e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
    } else {
        BC(VCU.d.events, _BitPosition(event_id));
    }
}
 8029212:	e025      	b.n	8029260 <VCU_SetEvent+0xb0>
        BC(VCU.d.events, _BitPosition(event_id));
 8029214:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029218:	f016 fb18 	bl	803f84c <_BitPosition>
 802921c:	4603      	mov	r3, r0
 802921e:	4619      	mov	r1, r3
 8029220:	f04f 0201 	mov.w	r2, #1
 8029224:	f04f 0300 	mov.w	r3, #0
 8029228:	f1a1 0620 	sub.w	r6, r1, #32
 802922c:	f1c1 0020 	rsb	r0, r1, #32
 8029230:	fa03 f501 	lsl.w	r5, r3, r1
 8029234:	fa02 f606 	lsl.w	r6, r2, r6
 8029238:	4335      	orrs	r5, r6
 802923a:	fa22 f000 	lsr.w	r0, r2, r0
 802923e:	4305      	orrs	r5, r0
 8029240:	fa02 f401 	lsl.w	r4, r2, r1
 8029244:	ea6f 0104 	mvn.w	r1, r4
 8029248:	ea6f 0205 	mvn.w	r2, r5
 802924c:	4b07      	ldr	r3, [pc, #28]	; (802926c <VCU_SetEvent+0xbc>)
 802924e:	e9d3 560c 	ldrd	r5, r6, [r3, #48]	; 0x30
 8029252:	ea05 0301 	and.w	r3, r5, r1
 8029256:	ea06 0402 	and.w	r4, r6, r2
 802925a:	4a04      	ldr	r2, [pc, #16]	; (802926c <VCU_SetEvent+0xbc>)
 802925c:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
}
 8029260:	bf00      	nop
 8029262:	3714      	adds	r7, #20
 8029264:	46bd      	mov	sp, r7
 8029266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802926a:	bf00      	nop
 802926c:	20000228 	.word	0x20000228

08029270 <VCU_ReadEvent>:

uint8_t VCU_ReadEvent(uint64_t event_id) {
 8029270:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8029274:	b083      	sub	sp, #12
 8029276:	af00      	add	r7, sp, #0
 8029278:	e9c7 0100 	strd	r0, r1, [r7]
    return (VCU.d.events & event_id) == event_id;
 802927c:	4b0b      	ldr	r3, [pc, #44]	; (80292ac <VCU_ReadEvent+0x3c>)
 802927e:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 8029282:	e9d7 3400 	ldrd	r3, r4, [r7]
 8029286:	ea03 0b01 	and.w	fp, r3, r1
 802928a:	ea04 0c02 	and.w	ip, r4, r2
 802928e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8029292:	4562      	cmp	r2, ip
 8029294:	bf06      	itte	eq
 8029296:	4559      	cmpeq	r1, fp
 8029298:	2301      	moveq	r3, #1
 802929a:	2300      	movne	r3, #0
 802929c:	b2db      	uxtb	r3, r3
}
 802929e:	4618      	mov	r0, r3
 80292a0:	370c      	adds	r7, #12
 80292a2:	46bd      	mov	sp, r7
 80292a4:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80292a8:	4770      	bx	lr
 80292aa:	bf00      	nop
 80292ac:	20000228 	.word	0x20000228

080292b0 <VCU_CheckMainPower>:

void VCU_CheckMainPower(void) {
 80292b0:	b580      	push	{r7, lr}
 80292b2:	b082      	sub	sp, #8
 80292b4:	af00      	add	r7, sp, #0
    static TickType_t tick;
    static int8_t lastState = -1;
    uint8_t currentState;

    // read state
    currentState = HAL_GPIO_ReadPin(EXT_REG_5V_IRQ_GPIO_Port, EXT_REG_5V_IRQ_Pin);
 80292b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80292ba:	4831      	ldr	r0, [pc, #196]	; (8029380 <VCU_CheckMainPower+0xd0>)
 80292bc:	f006 ff44 	bl	8030148 <HAL_GPIO_ReadPin>
 80292c0:	4603      	mov	r3, r0
 80292c2:	71fb      	strb	r3, [r7, #7]
    // handle only when changed
    if (lastState != currentState) {
 80292c4:	4b2f      	ldr	r3, [pc, #188]	; (8029384 <VCU_CheckMainPower+0xd4>)
 80292c6:	f993 3000 	ldrsb.w	r3, [r3]
 80292ca:	461a      	mov	r2, r3
 80292cc:	79fb      	ldrb	r3, [r7, #7]
 80292ce:	429a      	cmp	r2, r3
 80292d0:	d008      	beq.n	80292e4 <VCU_CheckMainPower+0x34>
        lastState = currentState;
 80292d2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80292d6:	4b2b      	ldr	r3, [pc, #172]	; (8029384 <VCU_CheckMainPower+0xd4>)
 80292d8:	701a      	strb	r2, [r3, #0]
        // update tick
        tick = _GetTickMS();
 80292da:	f016 fa18 	bl	803f70e <_GetTickMS>
 80292de:	4602      	mov	r2, r0
 80292e0:	4b29      	ldr	r3, [pc, #164]	; (8029388 <VCU_CheckMainPower+0xd8>)
 80292e2:	601a      	str	r2, [r3, #0]
    }

    // set things
    VCU.d.state.independent = !currentState;
 80292e4:	79fb      	ldrb	r3, [r7, #7]
 80292e6:	2b00      	cmp	r3, #0
 80292e8:	bf0c      	ite	eq
 80292ea:	2301      	moveq	r3, #1
 80292ec:	2300      	movne	r3, #0
 80292ee:	b2db      	uxtb	r3, r3
 80292f0:	461a      	mov	r2, r3
 80292f2:	4b26      	ldr	r3, [pc, #152]	; (802938c <VCU_CheckMainPower+0xdc>)
 80292f4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

    // handle when REG_5V is OFF
    if (currentState == 0) {
 80292f8:	79fb      	ldrb	r3, [r7, #7]
 80292fa:	2b00      	cmp	r3, #0
 80292fc:	d128      	bne.n	8029350 <VCU_CheckMainPower+0xa0>
        VCU.SetEvent(EV_VCU_INDEPENDENT, 1);
 80292fe:	4b23      	ldr	r3, [pc, #140]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029302:	2201      	movs	r2, #1
 8029304:	f04f 0010 	mov.w	r0, #16
 8029308:	f04f 0100 	mov.w	r1, #0
 802930c:	4798      	blx	r3
        if (_GetTickMS() - tick > (VCU_ACTIVATE_LOST_MODE * 1000)) {
 802930e:	f016 f9fe 	bl	803f70e <_GetTickMS>
 8029312:	4602      	mov	r2, r0
 8029314:	4b1c      	ldr	r3, [pc, #112]	; (8029388 <VCU_CheckMainPower+0xd8>)
 8029316:	681b      	ldr	r3, [r3, #0]
 8029318:	1ad3      	subs	r3, r2, r3
 802931a:	4a1d      	ldr	r2, [pc, #116]	; (8029390 <VCU_CheckMainPower+0xe0>)
 802931c:	4293      	cmp	r3, r2
 802931e:	d90b      	bls.n	8029338 <VCU_CheckMainPower+0x88>
            VCU.d.interval = RPT_INTERVAL_LOST;
 8029320:	4b1a      	ldr	r3, [pc, #104]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029322:	223c      	movs	r2, #60	; 0x3c
 8029324:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 1);
 8029326:	4b19      	ldr	r3, [pc, #100]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802932a:	2201      	movs	r2, #1
 802932c:	f04f 0020 	mov.w	r0, #32
 8029330:	f04f 0100 	mov.w	r1, #0
 8029334:	4798      	blx	r3
    } else {
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
    }
}
 8029336:	e01e      	b.n	8029376 <VCU_CheckMainPower+0xc6>
            VCU.d.interval = RPT_INTERVAL_INDEPENDENT;
 8029338:	4b14      	ldr	r3, [pc, #80]	; (802938c <VCU_CheckMainPower+0xdc>)
 802933a:	220a      	movs	r2, #10
 802933c:	80da      	strh	r2, [r3, #6]
            VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 802933e:	4b13      	ldr	r3, [pc, #76]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8029342:	2200      	movs	r2, #0
 8029344:	f04f 0020 	mov.w	r0, #32
 8029348:	f04f 0100 	mov.w	r1, #0
 802934c:	4798      	blx	r3
}
 802934e:	e012      	b.n	8029376 <VCU_CheckMainPower+0xc6>
        VCU.d.interval = RPT_INTERVAL_SIMPLE;
 8029350:	4b0e      	ldr	r3, [pc, #56]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029352:	2205      	movs	r2, #5
 8029354:	80da      	strh	r2, [r3, #6]
        VCU.SetEvent(EV_VCU_INDEPENDENT, 0);
 8029356:	4b0d      	ldr	r3, [pc, #52]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802935a:	2200      	movs	r2, #0
 802935c:	f04f 0010 	mov.w	r0, #16
 8029360:	f04f 0100 	mov.w	r1, #0
 8029364:	4798      	blx	r3
        VCU.SetEvent(EV_VCU_UNAUTHORIZE_REMOVAL, 0);
 8029366:	4b09      	ldr	r3, [pc, #36]	; (802938c <VCU_CheckMainPower+0xdc>)
 8029368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802936a:	2200      	movs	r2, #0
 802936c:	f04f 0020 	mov.w	r0, #32
 8029370:	f04f 0100 	mov.w	r1, #0
 8029374:	4798      	blx	r3
}
 8029376:	bf00      	nop
 8029378:	3708      	adds	r7, #8
 802937a:	46bd      	mov	sp, r7
 802937c:	bd80      	pop	{r7, pc}
 802937e:	bf00      	nop
 8029380:	40021000 	.word	0x40021000
 8029384:	20000290 	.word	0x20000290
 8029388:	20000f2c 	.word	0x20000f2c
 802938c:	20000228 	.word	0x20000228
 8029390:	0001d4c0 	.word	0x0001d4c0

08029394 <VCU_CAN_TX_SwitchModeControl>:

/* ====================================== CAN TX =================================== */
uint8_t VCU_CAN_TX_SwitchModeControl(sw_t *sw) {
 8029394:	b580      	push	{r7, lr}
 8029396:	b084      	sub	sp, #16
 8029398:	af00      	add	r7, sp, #0
 802939a:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 802939c:	4b5d      	ldr	r3, [pc, #372]	; (8029514 <VCU_CAN_TX_SwitchModeControl+0x180>)
 802939e:	60fb      	str	r3, [r7, #12]
    sein_state_t sein = HBAR_SeinController(sw);
 80293a0:	6878      	ldr	r0, [r7, #4]
 80293a2:	f7fe fc6b 	bl	8027c7c <HBAR_SeinController>
 80293a6:	4603      	mov	r3, r0
 80293a8:	813b      	strh	r3, [r7, #8]

    // set message
    data->u8[0] = sw->list[SW_K_ABS].state;
 80293aa:	687b      	ldr	r3, [r7, #4]
 80293ac:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 80293b0:	68fb      	ldr	r3, [r7, #12]
 80293b2:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.mirroring, 1);
 80293b4:	68fb      	ldr	r3, [r7, #12]
 80293b6:	781b      	ldrb	r3, [r3, #0]
 80293b8:	b25a      	sxtb	r2, r3
 80293ba:	4b57      	ldr	r3, [pc, #348]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80293bc:	785b      	ldrb	r3, [r3, #1]
 80293be:	005b      	lsls	r3, r3, #1
 80293c0:	b25b      	sxtb	r3, r3
 80293c2:	4313      	orrs	r3, r2
 80293c4:	b25b      	sxtb	r3, r3
 80293c6:	b2da      	uxtb	r2, r3
 80293c8:	68fb      	ldr	r3, [r7, #12]
 80293ca:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(sw->list[SW_K_LAMP].state, 2);
 80293cc:	68fb      	ldr	r3, [r7, #12]
 80293ce:	781b      	ldrb	r3, [r3, #0]
 80293d0:	b25a      	sxtb	r2, r3
 80293d2:	687b      	ldr	r3, [r7, #4]
 80293d4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80293d8:	009b      	lsls	r3, r3, #2
 80293da:	b25b      	sxtb	r3, r3
 80293dc:	4313      	orrs	r3, r2
 80293de:	b25b      	sxtb	r3, r3
 80293e0:	b2da      	uxtb	r2, r3
 80293e2:	68fb      	ldr	r3, [r7, #12]
 80293e4:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.warning, 3);
 80293e6:	68fb      	ldr	r3, [r7, #12]
 80293e8:	781b      	ldrb	r3, [r3, #0]
 80293ea:	b25a      	sxtb	r2, r3
 80293ec:	4b4a      	ldr	r3, [pc, #296]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 80293ee:	789b      	ldrb	r3, [r3, #2]
 80293f0:	00db      	lsls	r3, r3, #3
 80293f2:	b25b      	sxtb	r3, r3
 80293f4:	4313      	orrs	r3, r2
 80293f6:	b25b      	sxtb	r3, r3
 80293f8:	b2da      	uxtb	r2, r3
 80293fa:	68fb      	ldr	r3, [r7, #12]
 80293fc:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.overheat, 4);
 80293fe:	68fb      	ldr	r3, [r7, #12]
 8029400:	781b      	ldrb	r3, [r3, #0]
 8029402:	b25a      	sxtb	r2, r3
 8029404:	4b44      	ldr	r3, [pc, #272]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029406:	78db      	ldrb	r3, [r3, #3]
 8029408:	011b      	lsls	r3, r3, #4
 802940a:	b25b      	sxtb	r3, r3
 802940c:	4313      	orrs	r3, r2
 802940e:	b25b      	sxtb	r3, r3
 8029410:	b2da      	uxtb	r2, r3
 8029412:	68fb      	ldr	r3, [r7, #12]
 8029414:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.finger, 5);
 8029416:	68fb      	ldr	r3, [r7, #12]
 8029418:	781b      	ldrb	r3, [r3, #0]
 802941a:	b25a      	sxtb	r2, r3
 802941c:	4b3e      	ldr	r3, [pc, #248]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802941e:	791b      	ldrb	r3, [r3, #4]
 8029420:	015b      	lsls	r3, r3, #5
 8029422:	b25b      	sxtb	r3, r3
 8029424:	4313      	orrs	r3, r2
 8029426:	b25b      	sxtb	r3, r3
 8029428:	b2da      	uxtb	r2, r3
 802942a:	68fb      	ldr	r3, [r7, #12]
 802942c:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.keyless, 6);
 802942e:	68fb      	ldr	r3, [r7, #12]
 8029430:	781b      	ldrb	r3, [r3, #0]
 8029432:	b25a      	sxtb	r2, r3
 8029434:	4b38      	ldr	r3, [pc, #224]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 8029436:	795b      	ldrb	r3, [r3, #5]
 8029438:	019b      	lsls	r3, r3, #6
 802943a:	b25b      	sxtb	r3, r3
 802943c:	4313      	orrs	r3, r2
 802943e:	b25b      	sxtb	r3, r3
 8029440:	b2da      	uxtb	r2, r3
 8029442:	68fb      	ldr	r3, [r7, #12]
 8029444:	701a      	strb	r2, [r3, #0]
    data->u8[0] |= _L(HMI1.d.status.daylight, 7);
 8029446:	68fb      	ldr	r3, [r7, #12]
 8029448:	781b      	ldrb	r3, [r3, #0]
 802944a:	b25a      	sxtb	r2, r3
 802944c:	4b32      	ldr	r3, [pc, #200]	; (8029518 <VCU_CAN_TX_SwitchModeControl+0x184>)
 802944e:	799b      	ldrb	r3, [r3, #6]
 8029450:	01db      	lsls	r3, r3, #7
 8029452:	b25b      	sxtb	r3, r3
 8029454:	4313      	orrs	r3, r2
 8029456:	b25b      	sxtb	r3, r3
 8029458:	b2da      	uxtb	r2, r3
 802945a:	68fb      	ldr	r3, [r7, #12]
 802945c:	701a      	strb	r2, [r3, #0]

    // sein value
    data->u8[1] = sein.left;
 802945e:	7a3a      	ldrb	r2, [r7, #8]
 8029460:	68fb      	ldr	r3, [r7, #12]
 8029462:	705a      	strb	r2, [r3, #1]
    data->u8[1] |= _L(sein.right, 1);
 8029464:	68fb      	ldr	r3, [r7, #12]
 8029466:	785b      	ldrb	r3, [r3, #1]
 8029468:	b25a      	sxtb	r2, r3
 802946a:	7a7b      	ldrb	r3, [r7, #9]
 802946c:	005b      	lsls	r3, r3, #1
 802946e:	b25b      	sxtb	r3, r3
 8029470:	4313      	orrs	r3, r2
 8029472:	b25b      	sxtb	r3, r3
 8029474:	b2da      	uxtb	r2, r3
 8029476:	68fb      	ldr	r3, [r7, #12]
 8029478:	705a      	strb	r2, [r3, #1]

    // mode
    data->u8[2] = sw->runner.mode.sub.val[SW_M_DRIVE];
 802947a:	687b      	ldr	r3, [r7, #4]
 802947c:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8029480:	68fb      	ldr	r3, [r7, #12]
 8029482:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_TRIP], 2);
 8029484:	68fb      	ldr	r3, [r7, #12]
 8029486:	789b      	ldrb	r3, [r3, #2]
 8029488:	b25a      	sxtb	r2, r3
 802948a:	687b      	ldr	r3, [r7, #4]
 802948c:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8029490:	009b      	lsls	r3, r3, #2
 8029492:	b25b      	sxtb	r3, r3
 8029494:	4313      	orrs	r3, r2
 8029496:	b25b      	sxtb	r3, r3
 8029498:	b2da      	uxtb	r2, r3
 802949a:	68fb      	ldr	r3, [r7, #12]
 802949c:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.sub.val[SW_M_REPORT], 3);
 802949e:	68fb      	ldr	r3, [r7, #12]
 80294a0:	789b      	ldrb	r3, [r3, #2]
 80294a2:	b25a      	sxtb	r2, r3
 80294a4:	687b      	ldr	r3, [r7, #4]
 80294a6:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80294aa:	00db      	lsls	r3, r3, #3
 80294ac:	b25b      	sxtb	r3, r3
 80294ae:	4313      	orrs	r3, r2
 80294b0:	b25b      	sxtb	r3, r3
 80294b2:	b2da      	uxtb	r2, r3
 80294b4:	68fb      	ldr	r3, [r7, #12]
 80294b6:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(sw->runner.mode.val, 4);
 80294b8:	68fb      	ldr	r3, [r7, #12]
 80294ba:	789b      	ldrb	r3, [r3, #2]
 80294bc:	b25a      	sxtb	r2, r3
 80294be:	687b      	ldr	r3, [r7, #4]
 80294c0:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
 80294c4:	011b      	lsls	r3, r3, #4
 80294c6:	b25b      	sxtb	r3, r3
 80294c8:	4313      	orrs	r3, r2
 80294ca:	b25b      	sxtb	r3, r3
 80294cc:	b2da      	uxtb	r2, r3
 80294ce:	68fb      	ldr	r3, [r7, #12]
 80294d0:	709a      	strb	r2, [r3, #2]
    data->u8[2] |= _L(HBAR_ModeController(&(sw->runner)), 6);
 80294d2:	687b      	ldr	r3, [r7, #4]
 80294d4:	33f0      	adds	r3, #240	; 0xf0
 80294d6:	4618      	mov	r0, r3
 80294d8:	f7fe fc44 	bl	8027d64 <HBAR_ModeController>
 80294dc:	4603      	mov	r3, r0
 80294de:	0199      	lsls	r1, r3, #6
 80294e0:	68fb      	ldr	r3, [r7, #12]
 80294e2:	789b      	ldrb	r3, [r3, #2]
 80294e4:	b25a      	sxtb	r2, r3
 80294e6:	b24b      	sxtb	r3, r1
 80294e8:	4313      	orrs	r3, r2
 80294ea:	b25b      	sxtb	r3, r3
 80294ec:	b2da      	uxtb	r2, r3
 80294ee:	68fb      	ldr	r3, [r7, #12]
 80294f0:	709a      	strb	r2, [r3, #2]

    // others
    data->u8[3] = VCU.d.speed;
 80294f2:	4b0a      	ldr	r3, [pc, #40]	; (802951c <VCU_CAN_TX_SwitchModeControl+0x188>)
 80294f4:	7a5a      	ldrb	r2, [r3, #9]
 80294f6:	68fb      	ldr	r3, [r7, #12]
 80294f8:	70da      	strb	r2, [r3, #3]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SWITCH, 4);
 80294fa:	2204      	movs	r2, #4
 80294fc:	2100      	movs	r1, #0
 80294fe:	4808      	ldr	r0, [pc, #32]	; (8029520 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029500:	f7fa fa88 	bl	8023a14 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029504:	4806      	ldr	r0, [pc, #24]	; (8029520 <VCU_CAN_TX_SwitchModeControl+0x18c>)
 8029506:	f7fa fac7 	bl	8023a98 <CANBUS_Write>
 802950a:	4603      	mov	r3, r0
}
 802950c:	4618      	mov	r0, r3
 802950e:	3710      	adds	r7, #16
 8029510:	46bd      	mov	sp, r7
 8029512:	bd80      	pop	{r7, pc}
 8029514:	20008390 	.word	0x20008390
 8029518:	200001e4 	.word	0x200001e4
 802951c:	20000228 	.word	0x20000228
 8029520:	20008378 	.word	0x20008378

08029524 <VCU_CAN_TX_Datetime>:

uint8_t VCU_CAN_TX_Datetime(timestamp_t *timestamp) {
 8029524:	b580      	push	{r7, lr}
 8029526:	b084      	sub	sp, #16
 8029528:	af00      	add	r7, sp, #0
 802952a:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 802952c:	4b1a      	ldr	r3, [pc, #104]	; (8029598 <VCU_CAN_TX_Datetime+0x74>)
 802952e:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = timestamp->time.Seconds;
 8029530:	687b      	ldr	r3, [r7, #4]
 8029532:	789a      	ldrb	r2, [r3, #2]
 8029534:	68fb      	ldr	r3, [r7, #12]
 8029536:	701a      	strb	r2, [r3, #0]
    data->u8[1] = timestamp->time.Minutes;
 8029538:	687b      	ldr	r3, [r7, #4]
 802953a:	785a      	ldrb	r2, [r3, #1]
 802953c:	68fb      	ldr	r3, [r7, #12]
 802953e:	705a      	strb	r2, [r3, #1]
    data->u8[2] = timestamp->time.Hours;
 8029540:	687b      	ldr	r3, [r7, #4]
 8029542:	781a      	ldrb	r2, [r3, #0]
 8029544:	68fb      	ldr	r3, [r7, #12]
 8029546:	709a      	strb	r2, [r3, #2]
    data->u8[3] = timestamp->date.Date;
 8029548:	687b      	ldr	r3, [r7, #4]
 802954a:	7d9a      	ldrb	r2, [r3, #22]
 802954c:	68fb      	ldr	r3, [r7, #12]
 802954e:	70da      	strb	r2, [r3, #3]
    data->u8[4] = timestamp->date.Month;
 8029550:	687b      	ldr	r3, [r7, #4]
 8029552:	7d5a      	ldrb	r2, [r3, #21]
 8029554:	68fb      	ldr	r3, [r7, #12]
 8029556:	711a      	strb	r2, [r3, #4]
    data->u8[5] = timestamp->date.Year;
 8029558:	687b      	ldr	r3, [r7, #4]
 802955a:	7dda      	ldrb	r2, [r3, #23]
 802955c:	68fb      	ldr	r3, [r7, #12]
 802955e:	715a      	strb	r2, [r3, #5]
    data->u8[6] = timestamp->date.WeekDay;
 8029560:	687b      	ldr	r3, [r7, #4]
 8029562:	7d1a      	ldrb	r2, [r3, #20]
 8029564:	68fb      	ldr	r3, [r7, #12]
 8029566:	719a      	strb	r2, [r3, #6]
    // HMI2 shutdown request
    data->u8[7] = !VCU.d.state.knob;
 8029568:	4b0c      	ldr	r3, [pc, #48]	; (802959c <VCU_CAN_TX_Datetime+0x78>)
 802956a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802956e:	2b00      	cmp	r3, #0
 8029570:	bf0c      	ite	eq
 8029572:	2301      	moveq	r3, #1
 8029574:	2300      	movne	r3, #0
 8029576:	b2db      	uxtb	r3, r3
 8029578:	461a      	mov	r2, r3
 802957a:	68fb      	ldr	r3, [r7, #12]
 802957c:	71da      	strb	r2, [r3, #7]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_DATETIME, 8);
 802957e:	2208      	movs	r2, #8
 8029580:	2101      	movs	r1, #1
 8029582:	4807      	ldr	r0, [pc, #28]	; (80295a0 <VCU_CAN_TX_Datetime+0x7c>)
 8029584:	f7fa fa46 	bl	8023a14 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 8029588:	4805      	ldr	r0, [pc, #20]	; (80295a0 <VCU_CAN_TX_Datetime+0x7c>)
 802958a:	f7fa fa85 	bl	8023a98 <CANBUS_Write>
 802958e:	4603      	mov	r3, r0
}
 8029590:	4618      	mov	r0, r3
 8029592:	3710      	adds	r7, #16
 8029594:	46bd      	mov	sp, r7
 8029596:	bd80      	pop	{r7, pc}
 8029598:	20008390 	.word	0x20008390
 802959c:	20000228 	.word	0x20000228
 80295a0:	20008378 	.word	0x20008378

080295a4 <VCU_CAN_TX_MixedData>:

uint8_t VCU_CAN_TX_MixedData(sw_runner_t *runner) {
 80295a4:	b580      	push	{r7, lr}
 80295a6:	b084      	sub	sp, #16
 80295a8:	af00      	add	r7, sp, #0
 80295aa:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 80295ac:	4b11      	ldr	r3, [pc, #68]	; (80295f4 <VCU_CAN_TX_MixedData+0x50>)
 80295ae:	60fb      	str	r3, [r7, #12]

    // set message
    data->u8[0] = SIM.signal;
 80295b0:	4b11      	ldr	r3, [pc, #68]	; (80295f8 <VCU_CAN_TX_MixedData+0x54>)
 80295b2:	7c1a      	ldrb	r2, [r3, #16]
 80295b4:	68fb      	ldr	r3, [r7, #12]
 80295b6:	701a      	strb	r2, [r3, #0]
    data->u8[1] = BMS.d.soc;
 80295b8:	4b10      	ldr	r3, [pc, #64]	; (80295fc <VCU_CAN_TX_MixedData+0x58>)
 80295ba:	785a      	ldrb	r2, [r3, #1]
 80295bc:	68fb      	ldr	r3, [r7, #12]
 80295be:	705a      	strb	r2, [r3, #1]
    data->u8[2] = runner->mode.sub.report[SW_M_REPORT_RANGE];
 80295c0:	687b      	ldr	r3, [r7, #4]
 80295c2:	7b9a      	ldrb	r2, [r3, #14]
 80295c4:	68fb      	ldr	r3, [r7, #12]
 80295c6:	709a      	strb	r2, [r3, #2]
    data->u8[3] = runner->mode.sub.report[SW_M_REPORT_EFFICIENCY];
 80295c8:	687b      	ldr	r3, [r7, #4]
 80295ca:	7bda      	ldrb	r2, [r3, #15]
 80295cc:	68fb      	ldr	r3, [r7, #12]
 80295ce:	70da      	strb	r2, [r3, #3]
    data->u32[1] = VCU.d.odometer;
 80295d0:	4b0b      	ldr	r3, [pc, #44]	; (8029600 <VCU_CAN_TX_MixedData+0x5c>)
 80295d2:	68da      	ldr	r2, [r3, #12]
 80295d4:	68fb      	ldr	r3, [r7, #12]
 80295d6:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_SELECT_SET, 8);
 80295d8:	2208      	movs	r2, #8
 80295da:	2102      	movs	r1, #2
 80295dc:	4809      	ldr	r0, [pc, #36]	; (8029604 <VCU_CAN_TX_MixedData+0x60>)
 80295de:	f7fa fa19 	bl	8023a14 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 80295e2:	4808      	ldr	r0, [pc, #32]	; (8029604 <VCU_CAN_TX_MixedData+0x60>)
 80295e4:	f7fa fa58 	bl	8023a98 <CANBUS_Write>
 80295e8:	4603      	mov	r3, r0
}
 80295ea:	4618      	mov	r0, r3
 80295ec:	3710      	adds	r7, #16
 80295ee:	46bd      	mov	sp, r7
 80295f0:	bd80      	pop	{r7, pc}
 80295f2:	bf00      	nop
 80295f4:	20008390 	.word	0x20008390
 80295f8:	200002a8 	.word	0x200002a8
 80295fc:	20000178 	.word	0x20000178
 8029600:	20000228 	.word	0x20000228
 8029604:	20008378 	.word	0x20008378

08029608 <VCU_CAN_TX_SubTripData>:

uint8_t VCU_CAN_TX_SubTripData(uint32_t *trip) {
 8029608:	b580      	push	{r7, lr}
 802960a:	b084      	sub	sp, #16
 802960c:	af00      	add	r7, sp, #0
 802960e:	6078      	str	r0, [r7, #4]
    CAN_DATA *data = &(CB.tx.data);
 8029610:	4b0b      	ldr	r3, [pc, #44]	; (8029640 <VCU_CAN_TX_SubTripData+0x38>)
 8029612:	60fb      	str	r3, [r7, #12]

    // set message
    data->u32[0] = trip[SW_M_TRIP_A];
 8029614:	687b      	ldr	r3, [r7, #4]
 8029616:	681a      	ldr	r2, [r3, #0]
 8029618:	68fb      	ldr	r3, [r7, #12]
 802961a:	601a      	str	r2, [r3, #0]
    data->u32[1] = trip[SW_M_TRIP_B];
 802961c:	687b      	ldr	r3, [r7, #4]
 802961e:	685a      	ldr	r2, [r3, #4]
 8029620:	68fb      	ldr	r3, [r7, #12]
 8029622:	605a      	str	r2, [r3, #4]

    // set default header
    CANBUS_Header(&(CB.tx.header), CAND_VCU_TRIP_MODE, 8);
 8029624:	2208      	movs	r2, #8
 8029626:	2103      	movs	r1, #3
 8029628:	4806      	ldr	r0, [pc, #24]	; (8029644 <VCU_CAN_TX_SubTripData+0x3c>)
 802962a:	f7fa f9f3 	bl	8023a14 <CANBUS_Header>
    // send message
    return CANBUS_Write(&(CB.tx));
 802962e:	4805      	ldr	r0, [pc, #20]	; (8029644 <VCU_CAN_TX_SubTripData+0x3c>)
 8029630:	f7fa fa32 	bl	8023a98 <CANBUS_Write>
 8029634:	4603      	mov	r3, r0
}
 8029636:	4618      	mov	r0, r3
 8029638:	3710      	adds	r7, #16
 802963a:	46bd      	mov	sp, r7
 802963c:	bd80      	pop	{r7, pc}
 802963e:	bf00      	nop
 8029640:	20008390 	.word	0x20008390
 8029644:	20008378 	.word	0x20008378

08029648 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8029648:	b580      	push	{r7, lr}
 802964a:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 802964c:	f002 fe6c 	bl	802c328 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8029650:	f000 f98a 	bl	8029968 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8029654:	f000 fdb0 	bl	802a1b8 <MX_GPIO_Init>
    MX_DMA_Init();
 8029658:	f000 fd60 	bl	802a11c <MX_DMA_Init>
    MX_ADC1_Init();
 802965c:	f000 fa20 	bl	8029aa0 <MX_ADC1_Init>
    MX_AES_Init();
 8029660:	f000 fa70 	bl	8029b44 <MX_AES_Init>
    MX_CAN1_Init();
 8029664:	f000 fa96 	bl	8029b94 <MX_CAN1_Init>
    MX_CRC_Init();
 8029668:	f000 faca 	bl	8029c00 <MX_CRC_Init>
    MX_I2C1_Init();
 802966c:	f000 fadc 	bl	8029c28 <MX_I2C1_Init>
    MX_I2C2_Init();
 8029670:	f000 fb1a 	bl	8029ca8 <MX_I2C2_Init>
    MX_I2C3_Init();
 8029674:	f000 fb58 	bl	8029d28 <MX_I2C3_Init>
    MX_I2S3_Init();
 8029678:	f000 fb96 	bl	8029da8 <MX_I2S3_Init>
    MX_IWDG_Init();
 802967c:	f000 fbc2 	bl	8029e04 <MX_IWDG_Init>
    MX_RTC_Init();
 8029680:	f000 fbee 	bl	8029e60 <MX_RTC_Init>
    MX_SPI1_Init();
 8029684:	f000 fc46 	bl	8029f14 <MX_SPI1_Init>
    MX_UART4_Init();
 8029688:	f000 fcca 	bl	802a020 <MX_UART4_Init>
    MX_USART1_UART_Init();
 802968c:	f000 fcf2 	bl	802a074 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8029690:	f000 fd1a 	bl	802a0c8 <MX_USART2_UART_Init>
    MX_RNG_Init();
 8029694:	f000 fbd0 	bl	8029e38 <MX_RNG_Init>
    MX_TIM10_Init();
 8029698:	f000 fc72 	bl	8029f80 <MX_TIM10_Init>
    /* USER CODE BEGIN 2 */
    CANBUS_Init();
 802969c:	f7fa f99c 	bl	80239d8 <CANBUS_Init>
    BAT_DMA_Init();
 80296a0:	f7f7 fccc 	bl	802103c <BAT_DMA_Init>
    SIMCOM_DMA_Init();
 80296a4:	f013 fbf4 	bl	803ce90 <SIMCOM_DMA_Init>
    UBLOX_DMA_Init();
 80296a8:	f7fa f872 	bl	8023790 <UBLOX_DMA_Init>
    FINGER_DMA_Init();
 80296ac:	f7f8 feaa 	bl	8022404 <FINGER_DMA_Init>
    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize();
 80296b0:	f00d ff18 	bl	80374e4 <osKernelInitialize>
    /* Create the mutex(es) */
    /* creation of AudioMutex */
    AudioMutexHandle = osMutexNew(&AudioMutex_attributes);
 80296b4:	4868      	ldr	r0, [pc, #416]	; (8029858 <main+0x210>)
 80296b6:	f00e fb43 	bl	8037d40 <osMutexNew>
 80296ba:	4602      	mov	r2, r0
 80296bc:	4b67      	ldr	r3, [pc, #412]	; (802985c <main+0x214>)
 80296be:	601a      	str	r2, [r3, #0]

    /* creation of LogMutex */
    LogMutexHandle = osMutexNew(&LogMutex_attributes);
 80296c0:	4867      	ldr	r0, [pc, #412]	; (8029860 <main+0x218>)
 80296c2:	f00e fb3d 	bl	8037d40 <osMutexNew>
 80296c6:	4602      	mov	r2, r0
 80296c8:	4b66      	ldr	r3, [pc, #408]	; (8029864 <main+0x21c>)
 80296ca:	601a      	str	r2, [r3, #0]

    /* creation of CanTxMutex */
    CanTxMutexHandle = osMutexNew(&CanTxMutex_attributes);
 80296cc:	4866      	ldr	r0, [pc, #408]	; (8029868 <main+0x220>)
 80296ce:	f00e fb37 	bl	8037d40 <osMutexNew>
 80296d2:	4602      	mov	r2, r0
 80296d4:	4b65      	ldr	r3, [pc, #404]	; (802986c <main+0x224>)
 80296d6:	601a      	str	r2, [r3, #0]

    /* creation of EepromMutex */
    EepromMutexHandle = osMutexNew(&EepromMutex_attributes);
 80296d8:	4865      	ldr	r0, [pc, #404]	; (8029870 <main+0x228>)
 80296da:	f00e fb31 	bl	8037d40 <osMutexNew>
 80296de:	4602      	mov	r2, r0
 80296e0:	4b64      	ldr	r3, [pc, #400]	; (8029874 <main+0x22c>)
 80296e2:	601a      	str	r2, [r3, #0]

    /* creation of RtcMutex */
    RtcMutexHandle = osMutexNew(&RtcMutex_attributes);
 80296e4:	4864      	ldr	r0, [pc, #400]	; (8029878 <main+0x230>)
 80296e6:	f00e fb2b 	bl	8037d40 <osMutexNew>
 80296ea:	4602      	mov	r2, r0
 80296ec:	4b63      	ldr	r3, [pc, #396]	; (802987c <main+0x234>)
 80296ee:	601a      	str	r2, [r3, #0]

    /* creation of CrcMutex */
    CrcMutexHandle = osMutexNew(&CrcMutex_attributes);
 80296f0:	4863      	ldr	r0, [pc, #396]	; (8029880 <main+0x238>)
 80296f2:	f00e fb25 	bl	8037d40 <osMutexNew>
 80296f6:	4602      	mov	r2, r0
 80296f8:	4b62      	ldr	r3, [pc, #392]	; (8029884 <main+0x23c>)
 80296fa:	601a      	str	r2, [r3, #0]

    /* creation of AesMutex */
    AesMutexHandle = osMutexNew(&AesMutex_attributes);
 80296fc:	4862      	ldr	r0, [pc, #392]	; (8029888 <main+0x240>)
 80296fe:	f00e fb1f 	bl	8037d40 <osMutexNew>
 8029702:	4602      	mov	r2, r0
 8029704:	4b61      	ldr	r3, [pc, #388]	; (802988c <main+0x244>)
 8029706:	601a      	str	r2, [r3, #0]

    /* Create the recursive mutex(es) */
    /* creation of SimcomRecMutex */
    SimcomRecMutexHandle = osMutexNew(&SimcomRecMutex_attributes);
 8029708:	4861      	ldr	r0, [pc, #388]	; (8029890 <main+0x248>)
 802970a:	f00e fb19 	bl	8037d40 <osMutexNew>
 802970e:	4602      	mov	r2, r0
 8029710:	4b60      	ldr	r3, [pc, #384]	; (8029894 <main+0x24c>)
 8029712:	601a      	str	r2, [r3, #0]

    /* creation of FingerRecMutex */
    FingerRecMutexHandle = osMutexNew(&FingerRecMutex_attributes);
 8029714:	4860      	ldr	r0, [pc, #384]	; (8029898 <main+0x250>)
 8029716:	f00e fb13 	bl	8037d40 <osMutexNew>
 802971a:	4602      	mov	r2, r0
 802971c:	4b5f      	ldr	r3, [pc, #380]	; (802989c <main+0x254>)
 802971e:	601a      	str	r2, [r3, #0]

    /* creation of KlessRecMutex */
    KlessRecMutexHandle = osMutexNew(&KlessRecMutex_attributes);
 8029720:	485f      	ldr	r0, [pc, #380]	; (80298a0 <main+0x258>)
 8029722:	f00e fb0d 	bl	8037d40 <osMutexNew>
 8029726:	4602      	mov	r2, r0
 8029728:	4b5e      	ldr	r3, [pc, #376]	; (80298a4 <main+0x25c>)
 802972a:	601a      	str	r2, [r3, #0]
    /* start timers, add new ones, ... */
    /* USER CODE END RTOS_TIMERS */

    /* Create the queue(s) */
    /* creation of CommandQueue */
    CommandQueueHandle = osMessageQueueNew(1, sizeof(command_t), &CommandQueue_attributes);
 802972c:	4a5e      	ldr	r2, [pc, #376]	; (80298a8 <main+0x260>)
 802972e:	2111      	movs	r1, #17
 8029730:	2001      	movs	r0, #1
 8029732:	f00e fc4d 	bl	8037fd0 <osMessageQueueNew>
 8029736:	4602      	mov	r2, r0
 8029738:	4b5c      	ldr	r3, [pc, #368]	; (80298ac <main+0x264>)
 802973a:	601a      	str	r2, [r3, #0]

    /* creation of ResponseQueue */
    ResponseQueueHandle = osMessageQueueNew(1, sizeof(response_t), &ResponseQueue_attributes);
 802973c:	4a5c      	ldr	r2, [pc, #368]	; (80298b0 <main+0x268>)
 802973e:	2141      	movs	r1, #65	; 0x41
 8029740:	2001      	movs	r0, #1
 8029742:	f00e fc45 	bl	8037fd0 <osMessageQueueNew>
 8029746:	4602      	mov	r2, r0
 8029748:	4b5a      	ldr	r3, [pc, #360]	; (80298b4 <main+0x26c>)
 802974a:	601a      	str	r2, [r3, #0]

    /* creation of ReportQueue */
    ReportQueueHandle = osMessageQueueNew(100, sizeof(report_t), &ReportQueue_attributes);
 802974c:	4a5a      	ldr	r2, [pc, #360]	; (80298b8 <main+0x270>)
 802974e:	215a      	movs	r1, #90	; 0x5a
 8029750:	2064      	movs	r0, #100	; 0x64
 8029752:	f00e fc3d 	bl	8037fd0 <osMessageQueueNew>
 8029756:	4602      	mov	r2, r0
 8029758:	4b58      	ldr	r3, [pc, #352]	; (80298bc <main+0x274>)
 802975a:	601a      	str	r2, [r3, #0]

    /* creation of DriverQueue */
    DriverQueueHandle = osMessageQueueNew(1, sizeof(uint8_t), &DriverQueue_attributes);
 802975c:	4a58      	ldr	r2, [pc, #352]	; (80298c0 <main+0x278>)
 802975e:	2101      	movs	r1, #1
 8029760:	2001      	movs	r0, #1
 8029762:	f00e fc35 	bl	8037fd0 <osMessageQueueNew>
 8029766:	4602      	mov	r2, r0
 8029768:	4b56      	ldr	r3, [pc, #344]	; (80298c4 <main+0x27c>)
 802976a:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_QUEUES */
    /* add queues, ... */
    GlobalEventHandle = osEventFlagsNew(NULL);
 802976c:	2000      	movs	r0, #0
 802976e:	f00e f9c7 	bl	8037b00 <osEventFlagsNew>
 8029772:	4602      	mov	r2, r0
 8029774:	4b54      	ldr	r3, [pc, #336]	; (80298c8 <main+0x280>)
 8029776:	601a      	str	r2, [r3, #0]
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of ManagerTask */
    ManagerTaskHandle = osThreadNew(StartManagerTask, NULL, &ManagerTask_attributes);
 8029778:	4a54      	ldr	r2, [pc, #336]	; (80298cc <main+0x284>)
 802977a:	2100      	movs	r1, #0
 802977c:	4854      	ldr	r0, [pc, #336]	; (80298d0 <main+0x288>)
 802977e:	f00d ff65 	bl	803764c <osThreadNew>
 8029782:	4602      	mov	r2, r0
 8029784:	4b53      	ldr	r3, [pc, #332]	; (80298d4 <main+0x28c>)
 8029786:	601a      	str	r2, [r3, #0]

    /* creation of IotTask */
    IotTaskHandle = osThreadNew(StartIotTask, NULL, &IotTask_attributes);
 8029788:	4a53      	ldr	r2, [pc, #332]	; (80298d8 <main+0x290>)
 802978a:	2100      	movs	r1, #0
 802978c:	4853      	ldr	r0, [pc, #332]	; (80298dc <main+0x294>)
 802978e:	f00d ff5d 	bl	803764c <osThreadNew>
 8029792:	4602      	mov	r2, r0
 8029794:	4b52      	ldr	r3, [pc, #328]	; (80298e0 <main+0x298>)
 8029796:	601a      	str	r2, [r3, #0]

    /* creation of ReporterTask */
    ReporterTaskHandle = osThreadNew(StartReporterTask, NULL, &ReporterTask_attributes);
 8029798:	4a52      	ldr	r2, [pc, #328]	; (80298e4 <main+0x29c>)
 802979a:	2100      	movs	r1, #0
 802979c:	4852      	ldr	r0, [pc, #328]	; (80298e8 <main+0x2a0>)
 802979e:	f00d ff55 	bl	803764c <osThreadNew>
 80297a2:	4602      	mov	r2, r0
 80297a4:	4b51      	ldr	r3, [pc, #324]	; (80298ec <main+0x2a4>)
 80297a6:	601a      	str	r2, [r3, #0]

    /* creation of CommandTask */
    CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 80297a8:	4a51      	ldr	r2, [pc, #324]	; (80298f0 <main+0x2a8>)
 80297aa:	2100      	movs	r1, #0
 80297ac:	4851      	ldr	r0, [pc, #324]	; (80298f4 <main+0x2ac>)
 80297ae:	f00d ff4d 	bl	803764c <osThreadNew>
 80297b2:	4602      	mov	r2, r0
 80297b4:	4b50      	ldr	r3, [pc, #320]	; (80298f8 <main+0x2b0>)
 80297b6:	601a      	str	r2, [r3, #0]

    /* creation of GpsTask */
    GpsTaskHandle = osThreadNew(StartGpsTask, NULL, &GpsTask_attributes);
 80297b8:	4a50      	ldr	r2, [pc, #320]	; (80298fc <main+0x2b4>)
 80297ba:	2100      	movs	r1, #0
 80297bc:	4850      	ldr	r0, [pc, #320]	; (8029900 <main+0x2b8>)
 80297be:	f00d ff45 	bl	803764c <osThreadNew>
 80297c2:	4602      	mov	r2, r0
 80297c4:	4b4f      	ldr	r3, [pc, #316]	; (8029904 <main+0x2bc>)
 80297c6:	601a      	str	r2, [r3, #0]

    /* creation of GyroTask */
    GyroTaskHandle = osThreadNew(StartGyroTask, NULL, &GyroTask_attributes);
 80297c8:	4a4f      	ldr	r2, [pc, #316]	; (8029908 <main+0x2c0>)
 80297ca:	2100      	movs	r1, #0
 80297cc:	484f      	ldr	r0, [pc, #316]	; (802990c <main+0x2c4>)
 80297ce:	f00d ff3d 	bl	803764c <osThreadNew>
 80297d2:	4602      	mov	r2, r0
 80297d4:	4b4e      	ldr	r3, [pc, #312]	; (8029910 <main+0x2c8>)
 80297d6:	601a      	str	r2, [r3, #0]

    /* creation of KeylessTask */
    KeylessTaskHandle = osThreadNew(StartKeylessTask, NULL, &KeylessTask_attributes);
 80297d8:	4a4e      	ldr	r2, [pc, #312]	; (8029914 <main+0x2cc>)
 80297da:	2100      	movs	r1, #0
 80297dc:	484e      	ldr	r0, [pc, #312]	; (8029918 <main+0x2d0>)
 80297de:	f00d ff35 	bl	803764c <osThreadNew>
 80297e2:	4602      	mov	r2, r0
 80297e4:	4b4d      	ldr	r3, [pc, #308]	; (802991c <main+0x2d4>)
 80297e6:	601a      	str	r2, [r3, #0]

    /* creation of FingerTask */
    FingerTaskHandle = osThreadNew(StartFingerTask, NULL, &FingerTask_attributes);
 80297e8:	4a4d      	ldr	r2, [pc, #308]	; (8029920 <main+0x2d8>)
 80297ea:	2100      	movs	r1, #0
 80297ec:	484d      	ldr	r0, [pc, #308]	; (8029924 <main+0x2dc>)
 80297ee:	f00d ff2d 	bl	803764c <osThreadNew>
 80297f2:	4602      	mov	r2, r0
 80297f4:	4b4c      	ldr	r3, [pc, #304]	; (8029928 <main+0x2e0>)
 80297f6:	601a      	str	r2, [r3, #0]

    /* creation of AudioTask */
    AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 80297f8:	4a4c      	ldr	r2, [pc, #304]	; (802992c <main+0x2e4>)
 80297fa:	2100      	movs	r1, #0
 80297fc:	484c      	ldr	r0, [pc, #304]	; (8029930 <main+0x2e8>)
 80297fe:	f00d ff25 	bl	803764c <osThreadNew>
 8029802:	4602      	mov	r2, r0
 8029804:	4b4b      	ldr	r3, [pc, #300]	; (8029934 <main+0x2ec>)
 8029806:	601a      	str	r2, [r3, #0]

    /* creation of SwitchTask */
    SwitchTaskHandle = osThreadNew(StartSwitchTask, NULL, &SwitchTask_attributes);
 8029808:	4a4b      	ldr	r2, [pc, #300]	; (8029938 <main+0x2f0>)
 802980a:	2100      	movs	r1, #0
 802980c:	484b      	ldr	r0, [pc, #300]	; (802993c <main+0x2f4>)
 802980e:	f00d ff1d 	bl	803764c <osThreadNew>
 8029812:	4602      	mov	r2, r0
 8029814:	4b4a      	ldr	r3, [pc, #296]	; (8029940 <main+0x2f8>)
 8029816:	601a      	str	r2, [r3, #0]

    /* creation of CanRxTask */
    CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 8029818:	4a4a      	ldr	r2, [pc, #296]	; (8029944 <main+0x2fc>)
 802981a:	2100      	movs	r1, #0
 802981c:	484a      	ldr	r0, [pc, #296]	; (8029948 <main+0x300>)
 802981e:	f00d ff15 	bl	803764c <osThreadNew>
 8029822:	4602      	mov	r2, r0
 8029824:	4b49      	ldr	r3, [pc, #292]	; (802994c <main+0x304>)
 8029826:	601a      	str	r2, [r3, #0]

    /* creation of CanTxTask */
    CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 8029828:	4a49      	ldr	r2, [pc, #292]	; (8029950 <main+0x308>)
 802982a:	2100      	movs	r1, #0
 802982c:	4849      	ldr	r0, [pc, #292]	; (8029954 <main+0x30c>)
 802982e:	f00d ff0d 	bl	803764c <osThreadNew>
 8029832:	4602      	mov	r2, r0
 8029834:	4b48      	ldr	r3, [pc, #288]	; (8029958 <main+0x310>)
 8029836:	601a      	str	r2, [r3, #0]

    /* creation of Hmi2PowerTask */
    Hmi2PowerTaskHandle = osThreadNew(StartHmi2PowerTask, NULL, &Hmi2PowerTask_attributes);
 8029838:	4a48      	ldr	r2, [pc, #288]	; (802995c <main+0x314>)
 802983a:	2100      	movs	r1, #0
 802983c:	4848      	ldr	r0, [pc, #288]	; (8029960 <main+0x318>)
 802983e:	f00d ff05 	bl	803764c <osThreadNew>
 8029842:	4602      	mov	r2, r0
 8029844:	4b47      	ldr	r3, [pc, #284]	; (8029964 <main+0x31c>)
 8029846:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    HAL_Delay(1000);
 8029848:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802984c:	f002 fdae 	bl	802c3ac <HAL_Delay>
    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8029850:	f00d fe9e 	bl	8037590 <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8029854:	e7fe      	b.n	8029854 <main+0x20c>
 8029856:	bf00      	nop
 8029858:	080561a0 	.word	0x080561a0
 802985c:	20008a5c 	.word	0x20008a5c
 8029860:	080561b0 	.word	0x080561b0
 8029864:	20008684 	.word	0x20008684
 8029868:	080561c0 	.word	0x080561c0
 802986c:	200085d4 	.word	0x200085d4
 8029870:	080561d0 	.word	0x080561d0
 8029874:	20008978 	.word	0x20008978
 8029878:	080561e0 	.word	0x080561e0
 802987c:	200085d0 	.word	0x200085d0
 8029880:	080561f0 	.word	0x080561f0
 8029884:	20008690 	.word	0x20008690
 8029888:	08056200 	.word	0x08056200
 802988c:	20008890 	.word	0x20008890
 8029890:	08056210 	.word	0x08056210
 8029894:	20008a58 	.word	0x20008a58
 8029898:	08056220 	.word	0x08056220
 802989c:	20008a54 	.word	0x20008a54
 80298a0:	08056230 	.word	0x08056230
 80298a4:	200086fc 	.word	0x200086fc
 80298a8:	08056140 	.word	0x08056140
 80298ac:	200089a4 	.word	0x200089a4
 80298b0:	08056158 	.word	0x08056158
 80298b4:	20008578 	.word	0x20008578
 80298b8:	08056170 	.word	0x08056170
 80298bc:	20008688 	.word	0x20008688
 80298c0:	08056188 	.word	0x08056188
 80298c4:	200087a8 	.word	0x200087a8
 80298c8:	2000868c 	.word	0x2000868c
 80298cc:	08055f6c 	.word	0x08055f6c
 80298d0:	0802a5f1 	.word	0x0802a5f1
 80298d4:	200089a8 	.word	0x200089a8
 80298d8:	08055f90 	.word	0x08055f90
 80298dc:	0802a689 	.word	0x0802a689
 80298e0:	20008934 	.word	0x20008934
 80298e4:	08055fb4 	.word	0x08055fb4
 80298e8:	0802a88d 	.word	0x0802a88d
 80298ec:	200086f8 	.word	0x200086f8
 80298f0:	08055fd8 	.word	0x08055fd8
 80298f4:	0802a975 	.word	0x0802a975
 80298f8:	20008894 	.word	0x20008894
 80298fc:	08055ffc 	.word	0x08055ffc
 8029900:	0802aca5 	.word	0x0802aca5
 8029904:	2000888c 	.word	0x2000888c
 8029908:	08056020 	.word	0x08056020
 802990c:	0802ace1 	.word	0x0802ace1
 8029910:	2000884c 	.word	0x2000884c
 8029914:	08056044 	.word	0x08056044
 8029918:	0802ad95 	.word	0x0802ad95
 802991c:	20008680 	.word	0x20008680
 8029920:	08056068 	.word	0x08056068
 8029924:	0802af79 	.word	0x0802af79
 8029928:	20008694 	.word	0x20008694
 802992c:	0805608c 	.word	0x0805608c
 8029930:	0802b0f1 	.word	0x0802b0f1
 8029934:	20008a50 	.word	0x20008a50
 8029938:	080560b0 	.word	0x080560b0
 802993c:	0802b1fd 	.word	0x0802b1fd
 8029940:	20008930 	.word	0x20008930
 8029944:	080560d4 	.word	0x080560d4
 8029948:	0802b2f5 	.word	0x0802b2f5
 802994c:	20008850 	.word	0x20008850
 8029950:	080560f8 	.word	0x080560f8
 8029954:	0802b391 	.word	0x0802b391
 8029958:	20008888 	.word	0x20008888
 802995c:	0805611c 	.word	0x0805611c
 8029960:	08029029 	.word	0x08029029
 8029964:	20008874 	.word	0x20008874

08029968 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8029968:	b580      	push	{r7, lr}
 802996a:	b0aa      	sub	sp, #168	; 0xa8
 802996c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 802996e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029972:	2234      	movs	r2, #52	; 0x34
 8029974:	2100      	movs	r1, #0
 8029976:	4618      	mov	r0, r3
 8029978:	f015 ffe8 	bl	803f94c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 802997c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029980:	2200      	movs	r2, #0
 8029982:	601a      	str	r2, [r3, #0]
 8029984:	605a      	str	r2, [r3, #4]
 8029986:	609a      	str	r2, [r3, #8]
 8029988:	60da      	str	r2, [r3, #12]
 802998a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 802998c:	f107 0308 	add.w	r3, r7, #8
 8029990:	2258      	movs	r2, #88	; 0x58
 8029992:	2100      	movs	r1, #0
 8029994:	4618      	mov	r0, r3
 8029996:	f015 ffd9 	bl	803f94c <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 802999a:	2300      	movs	r3, #0
 802999c:	607b      	str	r3, [r7, #4]
 802999e:	4b3e      	ldr	r3, [pc, #248]	; (8029a98 <SystemClock_Config+0x130>)
 80299a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80299a2:	4a3d      	ldr	r2, [pc, #244]	; (8029a98 <SystemClock_Config+0x130>)
 80299a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80299a8:	6413      	str	r3, [r2, #64]	; 0x40
 80299aa:	4b3b      	ldr	r3, [pc, #236]	; (8029a98 <SystemClock_Config+0x130>)
 80299ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80299ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80299b2:	607b      	str	r3, [r7, #4]
 80299b4:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80299b6:	2300      	movs	r3, #0
 80299b8:	603b      	str	r3, [r7, #0]
 80299ba:	4b38      	ldr	r3, [pc, #224]	; (8029a9c <SystemClock_Config+0x134>)
 80299bc:	681b      	ldr	r3, [r3, #0]
 80299be:	4a37      	ldr	r2, [pc, #220]	; (8029a9c <SystemClock_Config+0x134>)
 80299c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80299c4:	6013      	str	r3, [r2, #0]
 80299c6:	4b35      	ldr	r3, [pc, #212]	; (8029a9c <SystemClock_Config+0x134>)
 80299c8:	681b      	ldr	r3, [r3, #0]
 80299ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80299ce:	603b      	str	r3, [r7, #0]
 80299d0:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE
 80299d2:	230d      	movs	r3, #13
 80299d4:	677b      	str	r3, [r7, #116]	; 0x74
            | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80299d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80299da:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80299dc:	2301      	movs	r3, #1
 80299de:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80299e0:	2301      	movs	r3, #1
 80299e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80299e6:	2302      	movs	r3, #2
 80299e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80299ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80299f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.PLL.PLLM = 4;
 80299f4:	2304      	movs	r3, #4
 80299f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_OscInitStruct.PLL.PLLN = 100;
 80299fa:	2364      	movs	r3, #100	; 0x64
 80299fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8029a00:	2302      	movs	r3, #2
 8029a02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8029a06:	2304      	movs	r3, #4
 8029a08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_OscInitStruct.PLL.PLLR = 2;
 8029a0c:	2302      	movs	r3, #2
 8029a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8029a12:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8029a16:	4618      	mov	r0, r3
 8029a18:	f00a ffaa 	bl	8034970 <HAL_RCC_OscConfig>
 8029a1c:	4603      	mov	r3, r0
 8029a1e:	2b00      	cmp	r3, #0
 8029a20:	d001      	beq.n	8029a26 <SystemClock_Config+0xbe>
            {
        Error_Handler();
 8029a22:	f001 fd35 	bl	802b490 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8029a26:	230f      	movs	r3, #15
 8029a28:	663b      	str	r3, [r7, #96]	; 0x60
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8029a2a:	2302      	movs	r3, #2
 8029a2c:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8029a2e:	2300      	movs	r3, #0
 8029a30:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8029a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8029a36:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8029a38:	2300      	movs	r3, #0
 8029a3a:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8029a3c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8029a40:	2103      	movs	r1, #3
 8029a42:	4618      	mov	r0, r3
 8029a44:	f00a f8e4 	bl	8033c10 <HAL_RCC_ClockConfig>
 8029a48:	4603      	mov	r3, r0
 8029a4a:	2b00      	cmp	r3, #0
 8029a4c:	d001      	beq.n	8029a52 <SystemClock_Config+0xea>
            {
        Error_Handler();
 8029a4e:	f001 fd1f 	bl	802b490 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_RTC
 8029a52:	2329      	movs	r3, #41	; 0x29
 8029a54:	60bb      	str	r3, [r7, #8]
            | RCC_PERIPHCLK_CLK48;
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 256;
 8029a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8029a5a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 8029a5c:	2308      	movs	r3, #8
 8029a5e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;
 8029a60:	2305      	movs	r3, #5
 8029a62:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8029a64:	2302      	movs	r3, #2
 8029a66:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8029a68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8029a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8029a6e:	2300      	movs	r3, #0
 8029a70:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8029a72:	2300      	movs	r3, #0
 8029a74:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8029a76:	2300      	movs	r3, #0
 8029a78:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8029a7a:	f107 0308 	add.w	r3, r7, #8
 8029a7e:	4618      	mov	r0, r3
 8029a80:	f00a faea 	bl	8034058 <HAL_RCCEx_PeriphCLKConfig>
 8029a84:	4603      	mov	r3, r0
 8029a86:	2b00      	cmp	r3, #0
 8029a88:	d001      	beq.n	8029a8e <SystemClock_Config+0x126>
            {
        Error_Handler();
 8029a8a:	f001 fd01 	bl	802b490 <Error_Handler>
    }
}
 8029a8e:	bf00      	nop
 8029a90:	37a8      	adds	r7, #168	; 0xa8
 8029a92:	46bd      	mov	sp, r7
 8029a94:	bd80      	pop	{r7, pc}
 8029a96:	bf00      	nop
 8029a98:	40023800 	.word	0x40023800
 8029a9c:	40007000 	.word	0x40007000

08029aa0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8029aa0:	b580      	push	{r7, lr}
 8029aa2:	b084      	sub	sp, #16
 8029aa4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 8029aa6:	463b      	mov	r3, r7
 8029aa8:	2200      	movs	r2, #0
 8029aaa:	601a      	str	r2, [r3, #0]
 8029aac:	605a      	str	r2, [r3, #4]
 8029aae:	609a      	str	r2, [r3, #8]
 8029ab0:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 8029ab2:	4b21      	ldr	r3, [pc, #132]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ab4:	4a21      	ldr	r2, [pc, #132]	; (8029b3c <MX_ADC1_Init+0x9c>)
 8029ab6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8029ab8:	4b1f      	ldr	r3, [pc, #124]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029aba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8029abe:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8029ac0:	4b1d      	ldr	r3, [pc, #116]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ac2:	2200      	movs	r2, #0
 8029ac4:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8029ac6:	4b1c      	ldr	r3, [pc, #112]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ac8:	2200      	movs	r2, #0
 8029aca:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 8029acc:	4b1a      	ldr	r3, [pc, #104]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ace:	2201      	movs	r2, #1
 8029ad0:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8029ad2:	4b19      	ldr	r3, [pc, #100]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ad4:	2200      	movs	r2, #0
 8029ad6:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8029ada:	4b17      	ldr	r3, [pc, #92]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029adc:	2200      	movs	r2, #0
 8029ade:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8029ae0:	4b15      	ldr	r3, [pc, #84]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ae2:	4a17      	ldr	r2, [pc, #92]	; (8029b40 <MX_ADC1_Init+0xa0>)
 8029ae4:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8029ae6:	4b14      	ldr	r3, [pc, #80]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029ae8:	2200      	movs	r2, #0
 8029aea:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8029aec:	4b12      	ldr	r3, [pc, #72]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029aee:	2201      	movs	r2, #1
 8029af0:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = ENABLE;
 8029af2:	4b11      	ldr	r3, [pc, #68]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029af4:	2201      	movs	r2, #1
 8029af6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8029afa:	4b0f      	ldr	r3, [pc, #60]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029afc:	2200      	movs	r2, #0
 8029afe:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8029b00:	480d      	ldr	r0, [pc, #52]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029b02:	f002 fc75 	bl	802c3f0 <HAL_ADC_Init>
 8029b06:	4603      	mov	r3, r0
 8029b08:	2b00      	cmp	r3, #0
 8029b0a:	d001      	beq.n	8029b10 <MX_ADC1_Init+0x70>
            {
        Error_Handler();
 8029b0c:	f001 fcc0 	bl	802b490 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_9;
 8029b10:	2309      	movs	r3, #9
 8029b12:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8029b14:	2301      	movs	r3, #1
 8029b16:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8029b18:	2301      	movs	r3, #1
 8029b1a:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8029b1c:	463b      	mov	r3, r7
 8029b1e:	4619      	mov	r1, r3
 8029b20:	4805      	ldr	r0, [pc, #20]	; (8029b38 <MX_ADC1_Init+0x98>)
 8029b22:	f002 fd87 	bl	802c634 <HAL_ADC_ConfigChannel>
 8029b26:	4603      	mov	r3, r0
 8029b28:	2b00      	cmp	r3, #0
 8029b2a:	d001      	beq.n	8029b30 <MX_ADC1_Init+0x90>
            {
        Error_Handler();
 8029b2c:	f001 fcb0 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8029b30:	bf00      	nop
 8029b32:	3710      	adds	r7, #16
 8029b34:	46bd      	mov	sp, r7
 8029b36:	bd80      	pop	{r7, pc}
 8029b38:	20008700 	.word	0x20008700
 8029b3c:	40012000 	.word	0x40012000
 8029b40:	0f000001 	.word	0x0f000001

08029b44 <MX_AES_Init>:
 * @brief AES Initialization Function
 * @param None
 * @retval None
 */
static void MX_AES_Init(void)
{
 8029b44:	b580      	push	{r7, lr}
 8029b46:	af00      	add	r7, sp, #0
    /* USER CODE END AES_Init 0 */

    /* USER CODE BEGIN AES_Init 1 */

    /* USER CODE END AES_Init 1 */
    hcryp.Instance = AES;
 8029b48:	4b0f      	ldr	r3, [pc, #60]	; (8029b88 <MX_AES_Init+0x44>)
 8029b4a:	4a10      	ldr	r2, [pc, #64]	; (8029b8c <MX_AES_Init+0x48>)
 8029b4c:	601a      	str	r2, [r3, #0]
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8029b4e:	4b0e      	ldr	r3, [pc, #56]	; (8029b88 <MX_AES_Init+0x44>)
 8029b50:	2204      	movs	r2, #4
 8029b52:	605a      	str	r2, [r3, #4]
    hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8029b54:	4b0c      	ldr	r3, [pc, #48]	; (8029b88 <MX_AES_Init+0x44>)
 8029b56:	2200      	movs	r2, #0
 8029b58:	609a      	str	r2, [r3, #8]
    hcryp.Init.pKey = (uint32_t*) pKeyAES;
 8029b5a:	4b0b      	ldr	r3, [pc, #44]	; (8029b88 <MX_AES_Init+0x44>)
 8029b5c:	4a0c      	ldr	r2, [pc, #48]	; (8029b90 <MX_AES_Init+0x4c>)
 8029b5e:	60da      	str	r2, [r3, #12]
    hcryp.Init.Algorithm = CRYP_AES_ECB;
 8029b60:	4b09      	ldr	r3, [pc, #36]	; (8029b88 <MX_AES_Init+0x44>)
 8029b62:	2200      	movs	r2, #0
 8029b64:	615a      	str	r2, [r3, #20]
    hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8029b66:	4b08      	ldr	r3, [pc, #32]	; (8029b88 <MX_AES_Init+0x44>)
 8029b68:	2201      	movs	r2, #1
 8029b6a:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 8029b6c:	4b06      	ldr	r3, [pc, #24]	; (8029b88 <MX_AES_Init+0x44>)
 8029b6e:	2200      	movs	r2, #0
 8029b70:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8029b72:	4805      	ldr	r0, [pc, #20]	; (8029b88 <MX_AES_Init+0x44>)
 8029b74:	f003 fff3 	bl	802db5e <HAL_CRYP_Init>
 8029b78:	4603      	mov	r3, r0
 8029b7a:	2b00      	cmp	r3, #0
 8029b7c:	d001      	beq.n	8029b82 <MX_AES_Init+0x3e>
            {
        Error_Handler();
 8029b7e:	f001 fc87 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN AES_Init 2 */

    /* USER CODE END AES_Init 2 */

}
 8029b82:	bf00      	nop
 8029b84:	bd80      	pop	{r7, pc}
 8029b86:	bf00      	nop
 8029b88:	200089ac 	.word	0x200089ac
 8029b8c:	50060000 	.word	0x50060000
 8029b90:	08055f5c 	.word	0x08055f5c

08029b94 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8029b94:	b580      	push	{r7, lr}
 8029b96:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 8029b98:	4b17      	ldr	r3, [pc, #92]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029b9a:	4a18      	ldr	r2, [pc, #96]	; (8029bfc <MX_CAN1_Init+0x68>)
 8029b9c:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 10;
 8029b9e:	4b16      	ldr	r3, [pc, #88]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029ba0:	220a      	movs	r2, #10
 8029ba2:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8029ba4:	4b14      	ldr	r3, [pc, #80]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029ba6:	2200      	movs	r2, #0
 8029ba8:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8029baa:	4b13      	ldr	r3, [pc, #76]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bac:	2200      	movs	r2, #0
 8029bae:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8029bb0:	4b11      	ldr	r3, [pc, #68]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bb2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8029bb6:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8029bb8:	4b0f      	ldr	r3, [pc, #60]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bba:	2200      	movs	r2, #0
 8029bbc:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8029bbe:	4b0e      	ldr	r3, [pc, #56]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bc0:	2200      	movs	r2, #0
 8029bc2:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8029bc4:	4b0c      	ldr	r3, [pc, #48]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bc6:	2201      	movs	r2, #1
 8029bc8:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8029bca:	4b0b      	ldr	r3, [pc, #44]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bcc:	2200      	movs	r2, #0
 8029bce:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8029bd0:	4b09      	ldr	r3, [pc, #36]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bd2:	2200      	movs	r2, #0
 8029bd4:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8029bd6:	4b08      	ldr	r3, [pc, #32]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bd8:	2200      	movs	r2, #0
 8029bda:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8029bdc:	4b06      	ldr	r3, [pc, #24]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029bde:	2200      	movs	r2, #0
 8029be0:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8029be2:	4805      	ldr	r0, [pc, #20]	; (8029bf8 <MX_CAN1_Init+0x64>)
 8029be4:	f002 ffd6 	bl	802cb94 <HAL_CAN_Init>
 8029be8:	4603      	mov	r3, r0
 8029bea:	2b00      	cmp	r3, #0
 8029bec:	d001      	beq.n	8029bf2 <MX_CAN1_Init+0x5e>
            {
        Error_Handler();
 8029bee:	f001 fc4f 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */

}
 8029bf2:	bf00      	nop
 8029bf4:	bd80      	pop	{r7, pc}
 8029bf6:	bf00      	nop
 8029bf8:	2000897c 	.word	0x2000897c
 8029bfc:	40006400 	.word	0x40006400

08029c00 <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8029c00:	b580      	push	{r7, lr}
 8029c02:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 8029c04:	4b06      	ldr	r3, [pc, #24]	; (8029c20 <MX_CRC_Init+0x20>)
 8029c06:	4a07      	ldr	r2, [pc, #28]	; (8029c24 <MX_CRC_Init+0x24>)
 8029c08:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8029c0a:	4805      	ldr	r0, [pc, #20]	; (8029c20 <MX_CRC_Init+0x20>)
 8029c0c:	f003 ff8b 	bl	802db26 <HAL_CRC_Init>
 8029c10:	4603      	mov	r3, r0
 8029c12:	2b00      	cmp	r3, #0
 8029c14:	d001      	beq.n	8029c1a <MX_CRC_Init+0x1a>
            {
        Error_Handler();
 8029c16:	f001 fc3b 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 8029c1a:	bf00      	nop
 8029c1c:	bd80      	pop	{r7, pc}
 8029c1e:	bf00      	nop
 8029c20:	20008624 	.word	0x20008624
 8029c24:	40023000 	.word	0x40023000

08029c28 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8029c28:	b580      	push	{r7, lr}
 8029c2a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8029c2c:	4b1b      	ldr	r3, [pc, #108]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c2e:	4a1c      	ldr	r2, [pc, #112]	; (8029ca0 <MX_I2C1_Init+0x78>)
 8029c30:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8029c32:	4b1a      	ldr	r3, [pc, #104]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c34:	4a1b      	ldr	r2, [pc, #108]	; (8029ca4 <MX_I2C1_Init+0x7c>)
 8029c36:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029c38:	4b18      	ldr	r3, [pc, #96]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c3a:	2200      	movs	r2, #0
 8029c3c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8029c3e:	4b17      	ldr	r3, [pc, #92]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c40:	2200      	movs	r2, #0
 8029c42:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029c44:	4b15      	ldr	r3, [pc, #84]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029c4a:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029c4c:	4b13      	ldr	r3, [pc, #76]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c4e:	2200      	movs	r2, #0
 8029c50:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8029c52:	4b12      	ldr	r3, [pc, #72]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c54:	2200      	movs	r2, #0
 8029c56:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029c58:	4b10      	ldr	r3, [pc, #64]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c5a:	2200      	movs	r2, #0
 8029c5c:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029c5e:	4b0f      	ldr	r3, [pc, #60]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c60:	2200      	movs	r2, #0
 8029c62:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8029c64:	480d      	ldr	r0, [pc, #52]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c66:	f006 fad3 	bl	8030210 <HAL_I2C_Init>
 8029c6a:	4603      	mov	r3, r0
 8029c6c:	2b00      	cmp	r3, #0
 8029c6e:	d001      	beq.n	8029c74 <MX_I2C1_Init+0x4c>
            {
        Error_Handler();
 8029c70:	f001 fc0e 	bl	802b490 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029c74:	2100      	movs	r1, #0
 8029c76:	4809      	ldr	r0, [pc, #36]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c78:	f009 f937 	bl	8032eea <HAL_I2CEx_ConfigAnalogFilter>
 8029c7c:	4603      	mov	r3, r0
 8029c7e:	2b00      	cmp	r3, #0
 8029c80:	d001      	beq.n	8029c86 <MX_I2C1_Init+0x5e>
            {
        Error_Handler();
 8029c82:	f001 fc05 	bl	802b490 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8029c86:	2100      	movs	r1, #0
 8029c88:	4804      	ldr	r0, [pc, #16]	; (8029c9c <MX_I2C1_Init+0x74>)
 8029c8a:	f009 f96a 	bl	8032f62 <HAL_I2CEx_ConfigDigitalFilter>
 8029c8e:	4603      	mov	r3, r0
 8029c90:	2b00      	cmp	r3, #0
 8029c92:	d001      	beq.n	8029c98 <MX_I2C1_Init+0x70>
            {
        Error_Handler();
 8029c94:	f001 fbfc 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8029c98:	bf00      	nop
 8029c9a:	bd80      	pop	{r7, pc}
 8029c9c:	2000857c 	.word	0x2000857c
 8029ca0:	40005400 	.word	0x40005400
 8029ca4:	000186a0 	.word	0x000186a0

08029ca8 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8029ca8:	b580      	push	{r7, lr}
 8029caa:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8029cac:	4b1b      	ldr	r3, [pc, #108]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cae:	4a1c      	ldr	r2, [pc, #112]	; (8029d20 <MX_I2C2_Init+0x78>)
 8029cb0:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8029cb2:	4b1a      	ldr	r3, [pc, #104]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cb4:	4a1b      	ldr	r2, [pc, #108]	; (8029d24 <MX_I2C2_Init+0x7c>)
 8029cb6:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029cb8:	4b18      	ldr	r3, [pc, #96]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cba:	2200      	movs	r2, #0
 8029cbc:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8029cbe:	4b17      	ldr	r3, [pc, #92]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cc0:	2200      	movs	r2, #0
 8029cc2:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029cc4:	4b15      	ldr	r3, [pc, #84]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029cca:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029ccc:	4b13      	ldr	r3, [pc, #76]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cce:	2200      	movs	r2, #0
 8029cd0:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8029cd2:	4b12      	ldr	r3, [pc, #72]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cd4:	2200      	movs	r2, #0
 8029cd6:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029cd8:	4b10      	ldr	r3, [pc, #64]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cda:	2200      	movs	r2, #0
 8029cdc:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029cde:	4b0f      	ldr	r3, [pc, #60]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029ce0:	2200      	movs	r2, #0
 8029ce2:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8029ce4:	480d      	ldr	r0, [pc, #52]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029ce6:	f006 fa93 	bl	8030210 <HAL_I2C_Init>
 8029cea:	4603      	mov	r3, r0
 8029cec:	2b00      	cmp	r3, #0
 8029cee:	d001      	beq.n	8029cf4 <MX_I2C2_Init+0x4c>
            {
        Error_Handler();
 8029cf0:	f001 fbce 	bl	802b490 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029cf4:	2100      	movs	r1, #0
 8029cf6:	4809      	ldr	r0, [pc, #36]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029cf8:	f009 f8f7 	bl	8032eea <HAL_I2CEx_ConfigAnalogFilter>
 8029cfc:	4603      	mov	r3, r0
 8029cfe:	2b00      	cmp	r3, #0
 8029d00:	d001      	beq.n	8029d06 <MX_I2C2_Init+0x5e>
            {
        Error_Handler();
 8029d02:	f001 fbc5 	bl	802b490 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8029d06:	2100      	movs	r1, #0
 8029d08:	4804      	ldr	r0, [pc, #16]	; (8029d1c <MX_I2C2_Init+0x74>)
 8029d0a:	f009 f92a 	bl	8032f62 <HAL_I2CEx_ConfigDigitalFilter>
 8029d0e:	4603      	mov	r3, r0
 8029d10:	2b00      	cmp	r3, #0
 8029d12:	d001      	beq.n	8029d18 <MX_I2C2_Init+0x70>
            {
        Error_Handler();
 8029d14:	f001 fbbc 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8029d18:	bf00      	nop
 8029d1a:	bd80      	pop	{r7, pc}
 8029d1c:	2000862c 	.word	0x2000862c
 8029d20:	40005800 	.word	0x40005800
 8029d24:	000186a0 	.word	0x000186a0

08029d28 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 8029d28:	b580      	push	{r7, lr}
 8029d2a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C3_Init 0 */

    /* USER CODE BEGIN I2C3_Init 1 */

    /* USER CODE END I2C3_Init 1 */
    hi2c3.Instance = I2C3;
 8029d2c:	4b1b      	ldr	r3, [pc, #108]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d2e:	4a1c      	ldr	r2, [pc, #112]	; (8029da0 <MX_I2C3_Init+0x78>)
 8029d30:	601a      	str	r2, [r3, #0]
    hi2c3.Init.ClockSpeed = 100000;
 8029d32:	4b1a      	ldr	r3, [pc, #104]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d34:	4a1b      	ldr	r2, [pc, #108]	; (8029da4 <MX_I2C3_Init+0x7c>)
 8029d36:	605a      	str	r2, [r3, #4]
    hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8029d38:	4b18      	ldr	r3, [pc, #96]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d3a:	2200      	movs	r2, #0
 8029d3c:	609a      	str	r2, [r3, #8]
    hi2c3.Init.OwnAddress1 = 0;
 8029d3e:	4b17      	ldr	r3, [pc, #92]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d40:	2200      	movs	r2, #0
 8029d42:	60da      	str	r2, [r3, #12]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029d44:	4b15      	ldr	r3, [pc, #84]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029d4a:	611a      	str	r2, [r3, #16]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029d4c:	4b13      	ldr	r3, [pc, #76]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d4e:	2200      	movs	r2, #0
 8029d50:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2 = 0;
 8029d52:	4b12      	ldr	r3, [pc, #72]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d54:	2200      	movs	r2, #0
 8029d56:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029d58:	4b10      	ldr	r3, [pc, #64]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d5a:	2200      	movs	r2, #0
 8029d5c:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029d5e:	4b0f      	ldr	r3, [pc, #60]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d60:	2200      	movs	r2, #0
 8029d62:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8029d64:	480d      	ldr	r0, [pc, #52]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d66:	f006 fa53 	bl	8030210 <HAL_I2C_Init>
 8029d6a:	4603      	mov	r3, r0
 8029d6c:	2b00      	cmp	r3, #0
 8029d6e:	d001      	beq.n	8029d74 <MX_I2C3_Init+0x4c>
            {
        Error_Handler();
 8029d70:	f001 fb8e 	bl	802b490 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029d74:	2100      	movs	r1, #0
 8029d76:	4809      	ldr	r0, [pc, #36]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d78:	f009 f8b7 	bl	8032eea <HAL_I2CEx_ConfigAnalogFilter>
 8029d7c:	4603      	mov	r3, r0
 8029d7e:	2b00      	cmp	r3, #0
 8029d80:	d001      	beq.n	8029d86 <MX_I2C3_Init+0x5e>
            {
        Error_Handler();
 8029d82:	f001 fb85 	bl	802b490 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8029d86:	2100      	movs	r1, #0
 8029d88:	4804      	ldr	r0, [pc, #16]	; (8029d9c <MX_I2C3_Init+0x74>)
 8029d8a:	f009 f8ea 	bl	8032f62 <HAL_I2CEx_ConfigDigitalFilter>
 8029d8e:	4603      	mov	r3, r0
 8029d90:	2b00      	cmp	r3, #0
 8029d92:	d001      	beq.n	8029d98 <MX_I2C3_Init+0x70>
            {
        Error_Handler();
 8029d94:	f001 fb7c 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN I2C3_Init 2 */

    /* USER CODE END I2C3_Init 2 */

}
 8029d98:	bf00      	nop
 8029d9a:	bd80      	pop	{r7, pc}
 8029d9c:	20008524 	.word	0x20008524
 8029da0:	40005c00 	.word	0x40005c00
 8029da4:	000186a0 	.word	0x000186a0

08029da8 <MX_I2S3_Init>:
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void)
{
 8029da8:	b580      	push	{r7, lr}
 8029daa:	af00      	add	r7, sp, #0
    /* USER CODE END I2S3_Init 0 */

    /* USER CODE BEGIN I2S3_Init 1 */

    /* USER CODE END I2S3_Init 1 */
    hi2s3.Instance = SPI3;
 8029dac:	4b13      	ldr	r3, [pc, #76]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dae:	4a14      	ldr	r2, [pc, #80]	; (8029e00 <MX_I2S3_Init+0x58>)
 8029db0:	601a      	str	r2, [r3, #0]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8029db2:	4b12      	ldr	r3, [pc, #72]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029db4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029db8:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8029dba:	4b10      	ldr	r3, [pc, #64]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dbc:	2200      	movs	r2, #0
 8029dbe:	609a      	str	r2, [r3, #8]
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8029dc0:	4b0e      	ldr	r3, [pc, #56]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dc2:	2200      	movs	r2, #0
 8029dc4:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8029dc6:	4b0d      	ldr	r3, [pc, #52]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029dcc:	611a      	str	r2, [r3, #16]
    hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8029dce:	4b0b      	ldr	r3, [pc, #44]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dd0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8029dd4:	615a      	str	r2, [r3, #20]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8029dd6:	4b09      	ldr	r3, [pc, #36]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dd8:	2200      	movs	r2, #0
 8029dda:	619a      	str	r2, [r3, #24]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8029ddc:	4b07      	ldr	r3, [pc, #28]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dde:	2200      	movs	r2, #0
 8029de0:	61da      	str	r2, [r3, #28]
    hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8029de2:	4b06      	ldr	r3, [pc, #24]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029de4:	2200      	movs	r2, #0
 8029de6:	621a      	str	r2, [r3, #32]
    if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8029de8:	4804      	ldr	r0, [pc, #16]	; (8029dfc <MX_I2S3_Init+0x54>)
 8029dea:	f009 f8f9 	bl	8032fe0 <HAL_I2S_Init>
 8029dee:	4603      	mov	r3, r0
 8029df0:	2b00      	cmp	r3, #0
 8029df2:	d001      	beq.n	8029df8 <MX_I2S3_Init+0x50>
            {
        Error_Handler();
 8029df4:	f001 fb4c 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN I2S3_Init 2 */

    /* USER CODE END I2S3_Init 2 */

}
 8029df8:	bf00      	nop
 8029dfa:	bd80      	pop	{r7, pc}
 8029dfc:	20008a08 	.word	0x20008a08
 8029e00:	40003c00 	.word	0x40003c00

08029e04 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8029e04:	b580      	push	{r7, lr}
 8029e06:	af00      	add	r7, sp, #0
    /* USER CODE END IWDG_Init 0 */

    /* USER CODE BEGIN IWDG_Init 1 */

    /* USER CODE END IWDG_Init 1 */
    hiwdg.Instance = IWDG;
 8029e08:	4b09      	ldr	r3, [pc, #36]	; (8029e30 <MX_IWDG_Init+0x2c>)
 8029e0a:	4a0a      	ldr	r2, [pc, #40]	; (8029e34 <MX_IWDG_Init+0x30>)
 8029e0c:	601a      	str	r2, [r3, #0]
    hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8029e0e:	4b08      	ldr	r3, [pc, #32]	; (8029e30 <MX_IWDG_Init+0x2c>)
 8029e10:	2203      	movs	r2, #3
 8029e12:	605a      	str	r2, [r3, #4]
    hiwdg.Init.Reload = 4095;
 8029e14:	4b06      	ldr	r3, [pc, #24]	; (8029e30 <MX_IWDG_Init+0x2c>)
 8029e16:	f640 72ff 	movw	r2, #4095	; 0xfff
 8029e1a:	609a      	str	r2, [r3, #8]
    if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8029e1c:	4804      	ldr	r0, [pc, #16]	; (8029e30 <MX_IWDG_Init+0x2c>)
 8029e1e:	f009 fead 	bl	8033b7c <HAL_IWDG_Init>
 8029e22:	4603      	mov	r3, r0
 8029e24:	2b00      	cmp	r3, #0
 8029e26:	d001      	beq.n	8029e2c <MX_IWDG_Init+0x28>
            {
        Error_Handler();
 8029e28:	f001 fb32 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN IWDG_Init 2 */

    /* USER CODE END IWDG_Init 2 */

}
 8029e2c:	bf00      	nop
 8029e2e:	bd80      	pop	{r7, pc}
 8029e30:	20008618 	.word	0x20008618
 8029e34:	40003000 	.word	0x40003000

08029e38 <MX_RNG_Init>:
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void)
{
 8029e38:	b580      	push	{r7, lr}
 8029e3a:	af00      	add	r7, sp, #0
    /* USER CODE END RNG_Init 0 */

    /* USER CODE BEGIN RNG_Init 1 */

    /* USER CODE END RNG_Init 1 */
    hrng.Instance = RNG;
 8029e3c:	4b06      	ldr	r3, [pc, #24]	; (8029e58 <MX_RNG_Init+0x20>)
 8029e3e:	4a07      	ldr	r2, [pc, #28]	; (8029e5c <MX_RNG_Init+0x24>)
 8029e40:	601a      	str	r2, [r3, #0]
    if (HAL_RNG_Init(&hrng) != HAL_OK)
 8029e42:	4805      	ldr	r0, [pc, #20]	; (8029e58 <MX_RNG_Init+0x20>)
 8029e44:	f00a ffd6 	bl	8034df4 <HAL_RNG_Init>
 8029e48:	4603      	mov	r3, r0
 8029e4a:	2b00      	cmp	r3, #0
 8029e4c:	d001      	beq.n	8029e52 <MX_RNG_Init+0x1a>
            {
        Error_Handler();
 8029e4e:	f001 fb1f 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN RNG_Init 2 */

    /* USER CODE END RNG_Init 2 */

}
 8029e52:	bf00      	nop
 8029e54:	bd80      	pop	{r7, pc}
 8029e56:	bf00      	nop
 8029e58:	20008878 	.word	0x20008878
 8029e5c:	50060800 	.word	0x50060800

08029e60 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8029e60:	b580      	push	{r7, lr}
 8029e62:	b086      	sub	sp, #24
 8029e64:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN RTC_Init 0 */

    /* USER CODE END RTC_Init 0 */

    RTC_TimeTypeDef sTime = { 0 };
 8029e66:	1d3b      	adds	r3, r7, #4
 8029e68:	2200      	movs	r2, #0
 8029e6a:	601a      	str	r2, [r3, #0]
 8029e6c:	605a      	str	r2, [r3, #4]
 8029e6e:	609a      	str	r2, [r3, #8]
 8029e70:	60da      	str	r2, [r3, #12]
 8029e72:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = { 0 };
 8029e74:	2300      	movs	r3, #0
 8029e76:	603b      	str	r3, [r7, #0]
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
     */
    hrtc.Instance = RTC;
 8029e78:	4b24      	ldr	r3, [pc, #144]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e7a:	4a25      	ldr	r2, [pc, #148]	; (8029f10 <MX_RTC_Init+0xb0>)
 8029e7c:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8029e7e:	4b23      	ldr	r3, [pc, #140]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e80:	2200      	movs	r2, #0
 8029e82:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 8029e84:	4b21      	ldr	r3, [pc, #132]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e86:	227f      	movs	r2, #127	; 0x7f
 8029e88:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8029e8a:	4b20      	ldr	r3, [pc, #128]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e8c:	22ff      	movs	r2, #255	; 0xff
 8029e8e:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8029e90:	4b1e      	ldr	r3, [pc, #120]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e92:	2200      	movs	r2, #0
 8029e94:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8029e96:	4b1d      	ldr	r3, [pc, #116]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e98:	2200      	movs	r2, #0
 8029e9a:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8029e9c:	4b1b      	ldr	r3, [pc, #108]	; (8029f0c <MX_RTC_Init+0xac>)
 8029e9e:	2200      	movs	r2, #0
 8029ea0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8029ea2:	481a      	ldr	r0, [pc, #104]	; (8029f0c <MX_RTC_Init+0xac>)
 8029ea4:	f00b f81f 	bl	8034ee6 <HAL_RTC_Init>
 8029ea8:	4603      	mov	r3, r0
 8029eaa:	2b00      	cmp	r3, #0
 8029eac:	d001      	beq.n	8029eb2 <MX_RTC_Init+0x52>
            {
        Error_Handler();
 8029eae:	f001 faef 	bl	802b490 <Error_Handler>

    /* USER CODE END Check_RTC_BKUP */

    /** Initialize RTC and set the Time and Date
     */
    sTime.Hours = 0x0;
 8029eb2:	2300      	movs	r3, #0
 8029eb4:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0x0;
 8029eb6:	2300      	movs	r3, #0
 8029eb8:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0x0;
 8029eba:	2300      	movs	r3, #0
 8029ebc:	71bb      	strb	r3, [r7, #6]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8029ebe:	2300      	movs	r3, #0
 8029ec0:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8029ec2:	2300      	movs	r3, #0
 8029ec4:	617b      	str	r3, [r7, #20]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8029ec6:	1d3b      	adds	r3, r7, #4
 8029ec8:	2201      	movs	r2, #1
 8029eca:	4619      	mov	r1, r3
 8029ecc:	480f      	ldr	r0, [pc, #60]	; (8029f0c <MX_RTC_Init+0xac>)
 8029ece:	f00b f89b 	bl	8035008 <HAL_RTC_SetTime>
 8029ed2:	4603      	mov	r3, r0
 8029ed4:	2b00      	cmp	r3, #0
 8029ed6:	d001      	beq.n	8029edc <MX_RTC_Init+0x7c>
            {
        Error_Handler();
 8029ed8:	f001 fada 	bl	802b490 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8029edc:	2303      	movs	r3, #3
 8029ede:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8029ee0:	2301      	movs	r3, #1
 8029ee2:	707b      	strb	r3, [r7, #1]
    sDate.Date = 0x1;
 8029ee4:	2301      	movs	r3, #1
 8029ee6:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 0x20;
 8029ee8:	2320      	movs	r3, #32
 8029eea:	70fb      	strb	r3, [r7, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8029eec:	463b      	mov	r3, r7
 8029eee:	2201      	movs	r2, #1
 8029ef0:	4619      	mov	r1, r3
 8029ef2:	4806      	ldr	r0, [pc, #24]	; (8029f0c <MX_RTC_Init+0xac>)
 8029ef4:	f00b f9a3 	bl	803523e <HAL_RTC_SetDate>
 8029ef8:	4603      	mov	r3, r0
 8029efa:	2b00      	cmp	r3, #0
 8029efc:	d001      	beq.n	8029f02 <MX_RTC_Init+0xa2>
            {
        Error_Handler();
 8029efe:	f001 fac7 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 8029f02:	bf00      	nop
 8029f04:	3718      	adds	r7, #24
 8029f06:	46bd      	mov	sp, r7
 8029f08:	bd80      	pop	{r7, pc}
 8029f0a:	bf00      	nop
 8029f0c:	20008854 	.word	0x20008854
 8029f10:	40002800 	.word	0x40002800

08029f14 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8029f14:	b580      	push	{r7, lr}
 8029f16:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8029f18:	4b17      	ldr	r3, [pc, #92]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f1a:	4a18      	ldr	r2, [pc, #96]	; (8029f7c <MX_SPI1_Init+0x68>)
 8029f1c:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8029f1e:	4b16      	ldr	r3, [pc, #88]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8029f24:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8029f26:	4b14      	ldr	r3, [pc, #80]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f28:	2200      	movs	r2, #0
 8029f2a:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8029f2c:	4b12      	ldr	r3, [pc, #72]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f2e:	2200      	movs	r2, #0
 8029f30:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8029f32:	4b11      	ldr	r3, [pc, #68]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f34:	2200      	movs	r2, #0
 8029f36:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8029f38:	4b0f      	ldr	r3, [pc, #60]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f3a:	2200      	movs	r2, #0
 8029f3c:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8029f3e:	4b0e      	ldr	r3, [pc, #56]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029f44:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8029f46:	4b0c      	ldr	r3, [pc, #48]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f48:	2228      	movs	r2, #40	; 0x28
 8029f4a:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8029f4c:	4b0a      	ldr	r3, [pc, #40]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f4e:	2200      	movs	r2, #0
 8029f50:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8029f52:	4b09      	ldr	r3, [pc, #36]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f54:	2200      	movs	r2, #0
 8029f56:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8029f58:	4b07      	ldr	r3, [pc, #28]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f5a:	2200      	movs	r2, #0
 8029f5c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8029f5e:	4b06      	ldr	r3, [pc, #24]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f60:	220a      	movs	r2, #10
 8029f62:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8029f64:	4804      	ldr	r0, [pc, #16]	; (8029f78 <MX_SPI1_Init+0x64>)
 8029f66:	f00b faf0 	bl	803554a <HAL_SPI_Init>
 8029f6a:	4603      	mov	r3, r0
 8029f6c:	2b00      	cmp	r3, #0
 8029f6e:	d001      	beq.n	8029f74 <MX_SPI1_Init+0x60>
            {
        Error_Handler();
 8029f70:	f001 fa8e 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 8029f74:	bf00      	nop
 8029f76:	bd80      	pop	{r7, pc}
 8029f78:	200088d8 	.word	0x200088d8
 8029f7c:	40013000 	.word	0x40013000

08029f80 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 8029f80:	b580      	push	{r7, lr}
 8029f82:	b088      	sub	sp, #32
 8029f84:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM10_Init 0 */

    /* USER CODE END TIM10_Init 0 */

    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8029f86:	1d3b      	adds	r3, r7, #4
 8029f88:	2200      	movs	r2, #0
 8029f8a:	601a      	str	r2, [r3, #0]
 8029f8c:	605a      	str	r2, [r3, #4]
 8029f8e:	609a      	str	r2, [r3, #8]
 8029f90:	60da      	str	r2, [r3, #12]
 8029f92:	611a      	str	r2, [r3, #16]
 8029f94:	615a      	str	r2, [r3, #20]
 8029f96:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM10_Init 1 */

    /* USER CODE END TIM10_Init 1 */
    htim10.Instance = TIM10;
 8029f98:	4b1f      	ldr	r3, [pc, #124]	; (802a018 <MX_TIM10_Init+0x98>)
 8029f9a:	4a20      	ldr	r2, [pc, #128]	; (802a01c <MX_TIM10_Init+0x9c>)
 8029f9c:	601a      	str	r2, [r3, #0]
    htim10.Init.Prescaler = 36630 - 1;
 8029f9e:	4b1e      	ldr	r3, [pc, #120]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fa0:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029fa4:	605a      	str	r2, [r3, #4]
    htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8029fa6:	4b1c      	ldr	r3, [pc, #112]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fa8:	2200      	movs	r2, #0
 8029faa:	609a      	str	r2, [r3, #8]
    htim10.Init.Period = 36630 - 1;
 8029fac:	4b1a      	ldr	r3, [pc, #104]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fae:	f648 7215 	movw	r2, #36629	; 0x8f15
 8029fb2:	60da      	str	r2, [r3, #12]
    htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8029fb4:	4b18      	ldr	r3, [pc, #96]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fb6:	2200      	movs	r2, #0
 8029fb8:	611a      	str	r2, [r3, #16]
    htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8029fba:	4b17      	ldr	r3, [pc, #92]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fbc:	2280      	movs	r2, #128	; 0x80
 8029fbe:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8029fc0:	4815      	ldr	r0, [pc, #84]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fc2:	f00b fd75 	bl	8035ab0 <HAL_TIM_Base_Init>
 8029fc6:	4603      	mov	r3, r0
 8029fc8:	2b00      	cmp	r3, #0
 8029fca:	d001      	beq.n	8029fd0 <MX_TIM10_Init+0x50>
            {
        Error_Handler();
 8029fcc:	f001 fa60 	bl	802b490 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8029fd0:	4811      	ldr	r0, [pc, #68]	; (802a018 <MX_TIM10_Init+0x98>)
 8029fd2:	f00b fdbc 	bl	8035b4e <HAL_TIM_PWM_Init>
 8029fd6:	4603      	mov	r3, r0
 8029fd8:	2b00      	cmp	r3, #0
 8029fda:	d001      	beq.n	8029fe0 <MX_TIM10_Init+0x60>
            {
        Error_Handler();
 8029fdc:	f001 fa58 	bl	802b490 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8029fe0:	2370      	movs	r3, #112	; 0x70
 8029fe2:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 36630 / 2;
 8029fe4:	f244 738b 	movw	r3, #18315	; 0x478b
 8029fe8:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8029fea:	2300      	movs	r3, #0
 8029fec:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8029fee:	2300      	movs	r3, #0
 8029ff0:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8029ff2:	1d3b      	adds	r3, r7, #4
 8029ff4:	2200      	movs	r2, #0
 8029ff6:	4619      	mov	r1, r3
 8029ff8:	4807      	ldr	r0, [pc, #28]	; (802a018 <MX_TIM10_Init+0x98>)
 8029ffa:	f00b fee5 	bl	8035dc8 <HAL_TIM_PWM_ConfigChannel>
 8029ffe:	4603      	mov	r3, r0
 802a000:	2b00      	cmp	r3, #0
 802a002:	d001      	beq.n	802a008 <MX_TIM10_Init+0x88>
            {
        Error_Handler();
 802a004:	f001 fa44 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN TIM10_Init 2 */

    /* USER CODE END TIM10_Init 2 */
    HAL_TIM_MspPostInit(&htim10);
 802a008:	4803      	ldr	r0, [pc, #12]	; (802a018 <MX_TIM10_Init+0x98>)
 802a00a:	f001 fe1f 	bl	802bc4c <HAL_TIM_MspPostInit>

}
 802a00e:	bf00      	nop
 802a010:	3720      	adds	r7, #32
 802a012:	46bd      	mov	sp, r7
 802a014:	bd80      	pop	{r7, pc}
 802a016:	bf00      	nop
 802a018:	200085d8 	.word	0x200085d8
 802a01c:	40014400 	.word	0x40014400

0802a020 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 802a020:	b580      	push	{r7, lr}
 802a022:	af00      	add	r7, sp, #0
    /* USER CODE END UART4_Init 0 */

    /* USER CODE BEGIN UART4_Init 1 */

    /* USER CODE END UART4_Init 1 */
    huart4.Instance = UART4;
 802a024:	4b11      	ldr	r3, [pc, #68]	; (802a06c <MX_UART4_Init+0x4c>)
 802a026:	4a12      	ldr	r2, [pc, #72]	; (802a070 <MX_UART4_Init+0x50>)
 802a028:	601a      	str	r2, [r3, #0]
    huart4.Init.BaudRate = 57600;
 802a02a:	4b10      	ldr	r3, [pc, #64]	; (802a06c <MX_UART4_Init+0x4c>)
 802a02c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 802a030:	605a      	str	r2, [r3, #4]
    huart4.Init.WordLength = UART_WORDLENGTH_8B;
 802a032:	4b0e      	ldr	r3, [pc, #56]	; (802a06c <MX_UART4_Init+0x4c>)
 802a034:	2200      	movs	r2, #0
 802a036:	609a      	str	r2, [r3, #8]
    huart4.Init.StopBits = UART_STOPBITS_1;
 802a038:	4b0c      	ldr	r3, [pc, #48]	; (802a06c <MX_UART4_Init+0x4c>)
 802a03a:	2200      	movs	r2, #0
 802a03c:	60da      	str	r2, [r3, #12]
    huart4.Init.Parity = UART_PARITY_NONE;
 802a03e:	4b0b      	ldr	r3, [pc, #44]	; (802a06c <MX_UART4_Init+0x4c>)
 802a040:	2200      	movs	r2, #0
 802a042:	611a      	str	r2, [r3, #16]
    huart4.Init.Mode = UART_MODE_TX_RX;
 802a044:	4b09      	ldr	r3, [pc, #36]	; (802a06c <MX_UART4_Init+0x4c>)
 802a046:	220c      	movs	r2, #12
 802a048:	615a      	str	r2, [r3, #20]
    huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a04a:	4b08      	ldr	r3, [pc, #32]	; (802a06c <MX_UART4_Init+0x4c>)
 802a04c:	2200      	movs	r2, #0
 802a04e:	619a      	str	r2, [r3, #24]
    huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 802a050:	4b06      	ldr	r3, [pc, #24]	; (802a06c <MX_UART4_Init+0x4c>)
 802a052:	2200      	movs	r2, #0
 802a054:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart4) != HAL_OK)
 802a056:	4805      	ldr	r0, [pc, #20]	; (802a06c <MX_UART4_Init+0x4c>)
 802a058:	f00c fa08 	bl	803646c <HAL_UART_Init>
 802a05c:	4603      	mov	r3, r0
 802a05e:	2b00      	cmp	r3, #0
 802a060:	d001      	beq.n	802a066 <MX_UART4_Init+0x46>
            {
        Error_Handler();
 802a062:	f001 fa15 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN UART4_Init 2 */

    /* USER CODE END UART4_Init 2 */

}
 802a066:	bf00      	nop
 802a068:	bd80      	pop	{r7, pc}
 802a06a:	bf00      	nop
 802a06c:	20008898 	.word	0x20008898
 802a070:	40004c00 	.word	0x40004c00

0802a074 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 802a074:	b580      	push	{r7, lr}
 802a076:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 802a078:	4b11      	ldr	r3, [pc, #68]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a07a:	4a12      	ldr	r2, [pc, #72]	; (802a0c4 <MX_USART1_UART_Init+0x50>)
 802a07c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 802a07e:	4b10      	ldr	r3, [pc, #64]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a080:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 802a084:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 802a086:	4b0e      	ldr	r3, [pc, #56]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a088:	2200      	movs	r2, #0
 802a08a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 802a08c:	4b0c      	ldr	r3, [pc, #48]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a08e:	2200      	movs	r2, #0
 802a090:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 802a092:	4b0b      	ldr	r3, [pc, #44]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a094:	2200      	movs	r2, #0
 802a096:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 802a098:	4b09      	ldr	r3, [pc, #36]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a09a:	220c      	movs	r2, #12
 802a09c:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a09e:	4b08      	ldr	r3, [pc, #32]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a0a0:	2200      	movs	r2, #0
 802a0a2:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 802a0a4:	4b06      	ldr	r3, [pc, #24]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a0a6:	2200      	movs	r2, #0
 802a0a8:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 802a0aa:	4805      	ldr	r0, [pc, #20]	; (802a0c0 <MX_USART1_UART_Init+0x4c>)
 802a0ac:	f00c f9de 	bl	803646c <HAL_UART_Init>
 802a0b0:	4603      	mov	r3, r0
 802a0b2:	2b00      	cmp	r3, #0
 802a0b4:	d001      	beq.n	802a0ba <MX_USART1_UART_Init+0x46>
            {
        Error_Handler();
 802a0b6:	f001 f9eb 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 802a0ba:	bf00      	nop
 802a0bc:	bd80      	pop	{r7, pc}
 802a0be:	bf00      	nop
 802a0c0:	200087ac 	.word	0x200087ac
 802a0c4:	40011000 	.word	0x40011000

0802a0c8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 802a0c8:	b580      	push	{r7, lr}
 802a0ca:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 802a0cc:	4b11      	ldr	r3, [pc, #68]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0ce:	4a12      	ldr	r2, [pc, #72]	; (802a118 <MX_USART2_UART_Init+0x50>)
 802a0d0:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 802a0d2:	4b10      	ldr	r3, [pc, #64]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 802a0d8:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 802a0da:	4b0e      	ldr	r3, [pc, #56]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0dc:	2200      	movs	r2, #0
 802a0de:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 802a0e0:	4b0c      	ldr	r3, [pc, #48]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0e2:	2200      	movs	r2, #0
 802a0e4:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 802a0e6:	4b0b      	ldr	r3, [pc, #44]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0e8:	2200      	movs	r2, #0
 802a0ea:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_RX;
 802a0ec:	4b09      	ldr	r3, [pc, #36]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0ee:	2204      	movs	r2, #4
 802a0f0:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a0f2:	4b08      	ldr	r3, [pc, #32]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0f4:	2200      	movs	r2, #0
 802a0f6:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 802a0f8:	4b06      	ldr	r3, [pc, #24]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a0fa:	2200      	movs	r2, #0
 802a0fc:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 802a0fe:	4805      	ldr	r0, [pc, #20]	; (802a114 <MX_USART2_UART_Init+0x4c>)
 802a100:	f00c f9b4 	bl	803646c <HAL_UART_Init>
 802a104:	4603      	mov	r3, r0
 802a106:	2b00      	cmp	r3, #0
 802a108:	d001      	beq.n	802a10e <MX_USART2_UART_Init+0x46>
            {
        Error_Handler();
 802a10a:	f001 f9c1 	bl	802b490 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 802a10e:	bf00      	nop
 802a110:	bd80      	pop	{r7, pc}
 802a112:	bf00      	nop
 802a114:	20008938 	.word	0x20008938
 802a118:	40004400 	.word	0x40004400

0802a11c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 802a11c:	b580      	push	{r7, lr}
 802a11e:	b082      	sub	sp, #8
 802a120:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 802a122:	2300      	movs	r3, #0
 802a124:	607b      	str	r3, [r7, #4]
 802a126:	4b23      	ldr	r3, [pc, #140]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a12a:	4a22      	ldr	r2, [pc, #136]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a12c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802a130:	6313      	str	r3, [r2, #48]	; 0x30
 802a132:	4b20      	ldr	r3, [pc, #128]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802a13a:	607b      	str	r3, [r7, #4]
 802a13c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 802a13e:	2300      	movs	r3, #0
 802a140:	603b      	str	r3, [r7, #0]
 802a142:	4b1c      	ldr	r3, [pc, #112]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a146:	4a1b      	ldr	r2, [pc, #108]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a148:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802a14c:	6313      	str	r3, [r2, #48]	; 0x30
 802a14e:	4b19      	ldr	r3, [pc, #100]	; (802a1b4 <MX_DMA_Init+0x98>)
 802a150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802a156:	603b      	str	r3, [r7, #0]
 802a158:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 802a15a:	2200      	movs	r2, #0
 802a15c:	2105      	movs	r1, #5
 802a15e:	200d      	movs	r0, #13
 802a160:	f003 fca5 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 802a164:	200d      	movs	r0, #13
 802a166:	f003 fcbe 	bl	802dae6 <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 802a16a:	2200      	movs	r2, #0
 802a16c:	2105      	movs	r1, #5
 802a16e:	2010      	movs	r0, #16
 802a170:	f003 fc9d 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 802a174:	2010      	movs	r0, #16
 802a176:	f003 fcb6 	bl	802dae6 <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream7_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 802a17a:	2200      	movs	r2, #0
 802a17c:	2105      	movs	r1, #5
 802a17e:	202f      	movs	r0, #47	; 0x2f
 802a180:	f003 fc95 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 802a184:	202f      	movs	r0, #47	; 0x2f
 802a186:	f003 fcae 	bl	802dae6 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 802a18a:	2200      	movs	r2, #0
 802a18c:	2105      	movs	r1, #5
 802a18e:	2038      	movs	r0, #56	; 0x38
 802a190:	f003 fc8d 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 802a194:	2038      	movs	r0, #56	; 0x38
 802a196:	f003 fca6 	bl	802dae6 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 802a19a:	2200      	movs	r2, #0
 802a19c:	2105      	movs	r1, #5
 802a19e:	203a      	movs	r0, #58	; 0x3a
 802a1a0:	f003 fc85 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 802a1a4:	203a      	movs	r0, #58	; 0x3a
 802a1a6:	f003 fc9e 	bl	802dae6 <HAL_NVIC_EnableIRQ>

}
 802a1aa:	bf00      	nop
 802a1ac:	3708      	adds	r7, #8
 802a1ae:	46bd      	mov	sp, r7
 802a1b0:	bd80      	pop	{r7, pc}
 802a1b2:	bf00      	nop
 802a1b4:	40023800 	.word	0x40023800

0802a1b8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 802a1b8:	b580      	push	{r7, lr}
 802a1ba:	b08c      	sub	sp, #48	; 0x30
 802a1bc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 802a1be:	f107 031c 	add.w	r3, r7, #28
 802a1c2:	2200      	movs	r2, #0
 802a1c4:	601a      	str	r2, [r3, #0]
 802a1c6:	605a      	str	r2, [r3, #4]
 802a1c8:	609a      	str	r2, [r3, #8]
 802a1ca:	60da      	str	r2, [r3, #12]
 802a1cc:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 802a1ce:	2300      	movs	r3, #0
 802a1d0:	61bb      	str	r3, [r7, #24]
 802a1d2:	4bb6      	ldr	r3, [pc, #728]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a1d6:	4ab5      	ldr	r2, [pc, #724]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1d8:	f043 0310 	orr.w	r3, r3, #16
 802a1dc:	6313      	str	r3, [r2, #48]	; 0x30
 802a1de:	4bb3      	ldr	r3, [pc, #716]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a1e2:	f003 0310 	and.w	r3, r3, #16
 802a1e6:	61bb      	str	r3, [r7, #24]
 802a1e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802a1ea:	2300      	movs	r3, #0
 802a1ec:	617b      	str	r3, [r7, #20]
 802a1ee:	4baf      	ldr	r3, [pc, #700]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a1f2:	4aae      	ldr	r2, [pc, #696]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1f4:	f043 0304 	orr.w	r3, r3, #4
 802a1f8:	6313      	str	r3, [r2, #48]	; 0x30
 802a1fa:	4bac      	ldr	r3, [pc, #688]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a1fe:	f003 0304 	and.w	r3, r3, #4
 802a202:	617b      	str	r3, [r7, #20]
 802a204:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 802a206:	2300      	movs	r3, #0
 802a208:	613b      	str	r3, [r7, #16]
 802a20a:	4ba8      	ldr	r3, [pc, #672]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a20c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a20e:	4aa7      	ldr	r2, [pc, #668]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802a214:	6313      	str	r3, [r2, #48]	; 0x30
 802a216:	4ba5      	ldr	r3, [pc, #660]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a21a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802a21e:	613b      	str	r3, [r7, #16]
 802a220:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802a222:	2300      	movs	r3, #0
 802a224:	60fb      	str	r3, [r7, #12]
 802a226:	4ba1      	ldr	r3, [pc, #644]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a22a:	4aa0      	ldr	r2, [pc, #640]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a22c:	f043 0301 	orr.w	r3, r3, #1
 802a230:	6313      	str	r3, [r2, #48]	; 0x30
 802a232:	4b9e      	ldr	r3, [pc, #632]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a236:	f003 0301 	and.w	r3, r3, #1
 802a23a:	60fb      	str	r3, [r7, #12]
 802a23c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802a23e:	2300      	movs	r3, #0
 802a240:	60bb      	str	r3, [r7, #8]
 802a242:	4b9a      	ldr	r3, [pc, #616]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a246:	4a99      	ldr	r2, [pc, #612]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a248:	f043 0302 	orr.w	r3, r3, #2
 802a24c:	6313      	str	r3, [r2, #48]	; 0x30
 802a24e:	4b97      	ldr	r3, [pc, #604]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a252:	f003 0302 	and.w	r3, r3, #2
 802a256:	60bb      	str	r3, [r7, #8]
 802a258:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802a25a:	2300      	movs	r3, #0
 802a25c:	607b      	str	r3, [r7, #4]
 802a25e:	4b93      	ldr	r3, [pc, #588]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a262:	4a92      	ldr	r2, [pc, #584]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a264:	f043 0308 	orr.w	r3, r3, #8
 802a268:	6313      	str	r3, [r2, #48]	; 0x30
 802a26a:	4b90      	ldr	r3, [pc, #576]	; (802a4ac <MX_GPIO_Init+0x2f4>)
 802a26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a26e:	f003 0308 	and.w	r3, r3, #8
 802a272:	607b      	str	r3, [r7, #4]
 802a274:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a276:	2200      	movs	r2, #0
 802a278:	f642 115b 	movw	r1, #10587	; 0x295b
 802a27c:	488c      	ldr	r0, [pc, #560]	; (802a4b0 <MX_GPIO_Init+0x2f8>)
 802a27e:	f005 ff7b 	bl	8030178 <HAL_GPIO_WritePin>
            | EXT_HMI1_PWR_Pin | INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin | INT_AUDIO_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin, GPIO_PIN_SET);
 802a282:	2201      	movs	r2, #1
 802a284:	2124      	movs	r1, #36	; 0x24
 802a286:	488a      	ldr	r0, [pc, #552]	; (802a4b0 <MX_GPIO_Init+0x2f8>)
 802a288:	f005 ff76 	bl	8030178 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, EXT_SOLENOID_PWR_Pin | INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin
 802a28c:	2200      	movs	r2, #0
 802a28e:	f24c 0131 	movw	r1, #49201	; 0xc031
 802a292:	4888      	ldr	r0, [pc, #544]	; (802a4b4 <MX_GPIO_Init+0x2fc>)
 802a294:	f005 ff70 	bl	8030178 <HAL_GPIO_WritePin>
            | INT_KEYLESS_PWR_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_CAN_PWR_Pin | INT_AUDIO_RST_Pin, GPIO_PIN_RESET);
 802a298:	2200      	movs	r2, #0
 802a29a:	f242 1118 	movw	r1, #8472	; 0x2118
 802a29e:	4886      	ldr	r0, [pc, #536]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a2a0:	f005 ff6a 	bl	8030178 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(INT_KEYLESS_CSN_GPIO_Port, INT_KEYLESS_CSN_Pin, GPIO_PIN_SET);
 802a2a4:	2201      	movs	r2, #1
 802a2a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802a2aa:	4884      	ldr	r0, [pc, #528]	; (802a4bc <MX_GPIO_Init+0x304>)
 802a2ac:	f005 ff64 	bl	8030178 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin, GPIO_PIN_SET);
 802a2b0:	2201      	movs	r2, #1
 802a2b2:	2160      	movs	r1, #96	; 0x60
 802a2b4:	4880      	ldr	r0, [pc, #512]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a2b6:	f005 ff5f 	bl	8030178 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : EXT_HBAR_SELECT_Pin EXT_HBAR_SET_Pin EXT_HBAR_REVERSE_Pin EXT_ABS_IRQ_Pin
     EXT_KNOB_IRQ_Pin EXT_HBAR_LAMP_Pin EXT_REG_5V_IRQ_Pin EXT_HBAR_SEIN_L_Pin
     EXT_HBAR_SEIN_R_Pin */
    GPIO_InitStruct.Pin = EXT_HBAR_SELECT_Pin | EXT_HBAR_SET_Pin | EXT_HBAR_REVERSE_Pin | EXT_ABS_IRQ_Pin
 802a2ba:	f246 136f 	movw	r3, #24943	; 0x616f
 802a2be:	61fb      	str	r3, [r7, #28]
            | EXT_KNOB_IRQ_Pin | EXT_HBAR_LAMP_Pin | EXT_REG_5V_IRQ_Pin | EXT_HBAR_SEIN_L_Pin
            | EXT_HBAR_SEIN_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 802a2c0:	4b7f      	ldr	r3, [pc, #508]	; (802a4c0 <MX_GPIO_Init+0x308>)
 802a2c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a2c4:	2302      	movs	r3, #2
 802a2c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a2c8:	f107 031c 	add.w	r3, r7, #28
 802a2cc:	4619      	mov	r1, r3
 802a2ce:	487d      	ldr	r0, [pc, #500]	; (802a4c4 <MX_GPIO_Init+0x30c>)
 802a2d0:	f005 fcb6 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : PE4 PE10 PE12 */
    GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_10 | GPIO_PIN_12;
 802a2d4:	f241 4310 	movw	r3, #5136	; 0x1410
 802a2d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a2da:	2303      	movs	r3, #3
 802a2dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a2de:	2300      	movs	r3, #0
 802a2e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a2e2:	f107 031c 	add.w	r3, r7, #28
 802a2e6:	4619      	mov	r1, r3
 802a2e8:	4876      	ldr	r0, [pc, #472]	; (802a4c4 <MX_GPIO_Init+0x30c>)
 802a2ea:	f005 fca9 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_KEYLESS_CE_Pin INT_NET_PWR_Pin INT_GPS_PWR_Pin EXT_FINGER_SENSING_PWR_Pin
     EXT_HMI1_PWR_Pin INT_AUDIO_PWR_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CE_Pin | INT_NET_PWR_Pin | INT_GPS_PWR_Pin | EXT_FINGER_SENSING_PWR_Pin
 802a2ee:	f642 031b 	movw	r3, #10267	; 0x281b
 802a2f2:	61fb      	str	r3, [r7, #28]
            | EXT_HMI1_PWR_Pin | INT_AUDIO_PWR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a2f4:	2301      	movs	r3, #1
 802a2f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a2f8:	2302      	movs	r3, #2
 802a2fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a2fc:	2300      	movs	r3, #0
 802a2fe:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a300:	f107 031c 	add.w	r3, r7, #28
 802a304:	4619      	mov	r1, r3
 802a306:	486a      	ldr	r0, [pc, #424]	; (802a4b0 <MX_GPIO_Init+0x2f8>)
 802a308:	f005 fc9a 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_MCU_PWR_Pin EXT_HMI2_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_MCU_PWR_Pin | EXT_HMI2_PWR_Pin;
 802a30c:	2324      	movs	r3, #36	; 0x24
 802a30e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a310:	2301      	movs	r3, #1
 802a312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a314:	2301      	movs	r3, #1
 802a316:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a318:	2300      	movs	r3, #0
 802a31a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a31c:	f107 031c 	add.w	r3, r7, #28
 802a320:	4619      	mov	r1, r3
 802a322:	4863      	ldr	r0, [pc, #396]	; (802a4b0 <MX_GPIO_Init+0x2f8>)
 802a324:	f005 fc8c 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : EXT_SOLENOID_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_SOLENOID_PWR_Pin;
 802a328:	2301      	movs	r3, #1
 802a32a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a32c:	2301      	movs	r3, #1
 802a32e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a330:	2300      	movs	r3, #0
 802a332:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a334:	2300      	movs	r3, #0
 802a336:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(EXT_SOLENOID_PWR_GPIO_Port, &GPIO_InitStruct);
 802a338:	f107 031c 	add.w	r3, r7, #28
 802a33c:	4619      	mov	r1, r3
 802a33e:	485d      	ldr	r0, [pc, #372]	; (802a4b4 <MX_GPIO_Init+0x2fc>)
 802a340:	f005 fc7e 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 802a344:	2304      	movs	r3, #4
 802a346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a348:	2300      	movs	r3, #0
 802a34a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a34c:	2300      	movs	r3, #0
 802a34e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 802a350:	f107 031c 	add.w	r3, r7, #28
 802a354:	4619      	mov	r1, r3
 802a356:	4857      	ldr	r0, [pc, #348]	; (802a4b4 <MX_GPIO_Init+0x2fc>)
 802a358:	f005 fc72 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_FINGER_IRQ_Pin EXT_STARTER_IRQ_Pin */
    GPIO_InitStruct.Pin = EXT_FINGER_IRQ_Pin | EXT_STARTER_IRQ_Pin;
 802a35c:	f44f 7320 	mov.w	r3, #640	; 0x280
 802a360:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a362:	4b59      	ldr	r3, [pc, #356]	; (802a4c8 <MX_GPIO_Init+0x310>)
 802a364:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a366:	2302      	movs	r3, #2
 802a368:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802a36a:	f107 031c 	add.w	r3, r7, #28
 802a36e:	4619      	mov	r1, r3
 802a370:	4854      	ldr	r0, [pc, #336]	; (802a4c4 <MX_GPIO_Init+0x30c>)
 802a372:	f005 fc65 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_GYRO_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_GYRO_IRQ_Pin;
 802a376:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802a37a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a37c:	4b52      	ldr	r3, [pc, #328]	; (802a4c8 <MX_GPIO_Init+0x310>)
 802a37e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a380:	2300      	movs	r3, #0
 802a382:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_GYRO_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a384:	f107 031c 	add.w	r3, r7, #28
 802a388:	4619      	mov	r1, r3
 802a38a:	484e      	ldr	r0, [pc, #312]	; (802a4c4 <MX_GPIO_Init+0x30c>)
 802a38c:	f005 fc58 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_IRQ_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_IRQ_Pin;
 802a390:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 802a396:	4b4d      	ldr	r3, [pc, #308]	; (802a4cc <MX_GPIO_Init+0x314>)
 802a398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a39a:	2301      	movs	r3, #1
 802a39c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_KEYLESS_IRQ_GPIO_Port, &GPIO_InitStruct);
 802a39e:	f107 031c 	add.w	r3, r7, #28
 802a3a2:	4619      	mov	r1, r3
 802a3a4:	4847      	ldr	r0, [pc, #284]	; (802a4c4 <MX_GPIO_Init+0x30c>)
 802a3a6:	f005 fc4b 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB12 PB13 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 802a3aa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 802a3ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a3b0:	2303      	movs	r3, #3
 802a3b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a3b4:	2300      	movs	r3, #0
 802a3b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a3b8:	f107 031c 	add.w	r3, r7, #28
 802a3bc:	4619      	mov	r1, r3
 802a3be:	483d      	ldr	r0, [pc, #244]	; (802a4b4 <MX_GPIO_Init+0x2fc>)
 802a3c0:	f005 fc3e 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_NET_RST_Pin INT_NET_DTR_Pin INT_GYRO_PWR_Pin INT_KEYLESS_PWR_Pin */
    GPIO_InitStruct.Pin = INT_NET_RST_Pin | INT_NET_DTR_Pin | INT_GYRO_PWR_Pin | INT_KEYLESS_PWR_Pin;
 802a3c4:	f24c 0330 	movw	r3, #49200	; 0xc030
 802a3c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a3ca:	2301      	movs	r3, #1
 802a3cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a3ce:	2302      	movs	r3, #2
 802a3d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a3d2:	2300      	movs	r3, #0
 802a3d4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a3d6:	f107 031c 	add.w	r3, r7, #28
 802a3da:	4619      	mov	r1, r3
 802a3dc:	4835      	ldr	r0, [pc, #212]	; (802a4b4 <MX_GPIO_Init+0x2fc>)
 802a3de:	f005 fc2f 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_GPIO_OUT1_Pin SYS_LED_Pin INT_AUDIO_RST_Pin */
    GPIO_InitStruct.Pin = EXT_GPIO_OUT1_Pin | SYS_LED_Pin | INT_AUDIO_RST_Pin;
 802a3e2:	f242 1310 	movw	r3, #8464	; 0x2110
 802a3e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a3e8:	2301      	movs	r3, #1
 802a3ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802a3ec:	2302      	movs	r3, #2
 802a3ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a3f0:	2300      	movs	r3, #0
 802a3f2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a3f4:	f107 031c 	add.w	r3, r7, #28
 802a3f8:	4619      	mov	r1, r3
 802a3fa:	482f      	ldr	r0, [pc, #188]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a3fc:	f005 fc20 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD9 PD10 PD11 PD12
     PD14 PD15 PD2 PD7 */
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12
 802a400:	f64d 6384 	movw	r3, #56964	; 0xde84
 802a404:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2 | GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a406:	2303      	movs	r3, #3
 802a408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a40a:	2300      	movs	r3, #0
 802a40c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a40e:	f107 031c 	add.w	r3, r7, #28
 802a412:	4619      	mov	r1, r3
 802a414:	4828      	ldr	r0, [pc, #160]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a416:	f005 fc13 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_GPS_SLEEP_Pin EXT_HORN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_GPS_SLEEP_Pin | EXT_HORN_PWR_Pin;
 802a41a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 802a41e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a420:	2301      	movs	r3, #1
 802a422:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a424:	2300      	movs	r3, #0
 802a426:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a428:	2300      	movs	r3, #0
 802a42a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a42c:	f107 031c 	add.w	r3, r7, #28
 802a430:	4619      	mov	r1, r3
 802a432:	481f      	ldr	r0, [pc, #124]	; (802a4b0 <MX_GPIO_Init+0x2f8>)
 802a434:	f005 fc04 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA11 PA12 */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 802a438:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 802a43c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802a43e:	2303      	movs	r3, #3
 802a440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a442:	2300      	movs	r3, #0
 802a444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802a446:	f107 031c 	add.w	r3, r7, #28
 802a44a:	4619      	mov	r1, r3
 802a44c:	481b      	ldr	r0, [pc, #108]	; (802a4bc <MX_GPIO_Init+0x304>)
 802a44e:	f005 fbf7 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_KEYLESS_CSN_Pin */
    GPIO_InitStruct.Pin = INT_KEYLESS_CSN_Pin;
 802a452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802a456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a458:	2301      	movs	r3, #1
 802a45a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a45c:	2301      	movs	r3, #1
 802a45e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802a460:	2303      	movs	r3, #3
 802a462:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_KEYLESS_CSN_GPIO_Port, &GPIO_InitStruct);
 802a464:	f107 031c 	add.w	r3, r7, #28
 802a468:	4619      	mov	r1, r3
 802a46a:	4814      	ldr	r0, [pc, #80]	; (802a4bc <MX_GPIO_Init+0x304>)
 802a46c:	f005 fbe8 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_CAN_PWR_Pin */
    GPIO_InitStruct.Pin = INT_CAN_PWR_Pin;
 802a470:	2308      	movs	r3, #8
 802a472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a474:	2301      	movs	r3, #1
 802a476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a478:	2300      	movs	r3, #0
 802a47a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a47c:	2300      	movs	r3, #0
 802a47e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_CAN_PWR_GPIO_Port, &GPIO_InitStruct);
 802a480:	f107 031c 	add.w	r3, r7, #28
 802a484:	4619      	mov	r1, r3
 802a486:	480c      	ldr	r0, [pc, #48]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a488:	f005 fbda 	bl	802fc40 <HAL_GPIO_Init>

    /*Configure GPIO pins : EXT_BMS_WAKEUP_Pin EXT_BMS_FAN_PWR_Pin */
    GPIO_InitStruct.Pin = EXT_BMS_WAKEUP_Pin | EXT_BMS_FAN_PWR_Pin;
 802a48c:	2360      	movs	r3, #96	; 0x60
 802a48e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a490:	2301      	movs	r3, #1
 802a492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802a494:	2301      	movs	r3, #1
 802a496:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a498:	2300      	movs	r3, #0
 802a49a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a49c:	f107 031c 	add.w	r3, r7, #28
 802a4a0:	4619      	mov	r1, r3
 802a4a2:	4805      	ldr	r0, [pc, #20]	; (802a4b8 <MX_GPIO_Init+0x300>)
 802a4a4:	f005 fbcc 	bl	802fc40 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 802a4a8:	2200      	movs	r2, #0
 802a4aa:	e011      	b.n	802a4d0 <MX_GPIO_Init+0x318>
 802a4ac:	40023800 	.word	0x40023800
 802a4b0:	40020800 	.word	0x40020800
 802a4b4:	40020400 	.word	0x40020400
 802a4b8:	40020c00 	.word	0x40020c00
 802a4bc:	40020000 	.word	0x40020000
 802a4c0:	10310000 	.word	0x10310000
 802a4c4:	40021000 	.word	0x40021000
 802a4c8:	10110000 	.word	0x10110000
 802a4cc:	10210000 	.word	0x10210000
 802a4d0:	2105      	movs	r1, #5
 802a4d2:	2006      	movs	r0, #6
 802a4d4:	f003 faeb 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 802a4d8:	2006      	movs	r0, #6
 802a4da:	f003 fb04 	bl	802dae6 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 802a4de:	2200      	movs	r2, #0
 802a4e0:	2105      	movs	r1, #5
 802a4e2:	2007      	movs	r0, #7
 802a4e4:	f003 fae3 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 802a4e8:	2007      	movs	r0, #7
 802a4ea:	f003 fafc 	bl	802dae6 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 802a4ee:	2200      	movs	r2, #0
 802a4f0:	2105      	movs	r1, #5
 802a4f2:	2008      	movs	r0, #8
 802a4f4:	f003 fadb 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 802a4f8:	2008      	movs	r0, #8
 802a4fa:	f003 faf4 	bl	802dae6 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 802a4fe:	2200      	movs	r2, #0
 802a500:	2105      	movs	r1, #5
 802a502:	2009      	movs	r0, #9
 802a504:	f003 fad3 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 802a508:	2009      	movs	r0, #9
 802a50a:	f003 faec 	bl	802dae6 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 802a50e:	2200      	movs	r2, #0
 802a510:	2105      	movs	r1, #5
 802a512:	2017      	movs	r0, #23
 802a514:	f003 facb 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 802a518:	2017      	movs	r0, #23
 802a51a:	f003 fae4 	bl	802dae6 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 802a51e:	2200      	movs	r2, #0
 802a520:	2105      	movs	r1, #5
 802a522:	2028      	movs	r0, #40	; 0x28
 802a524:	f003 fac3 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 802a528:	2028      	movs	r0, #40	; 0x28
 802a52a:	f003 fadc 	bl	802dae6 <HAL_NVIC_EnableIRQ>

}
 802a52e:	bf00      	nop
 802a530:	3730      	adds	r7, #48	; 0x30
 802a532:	46bd      	mov	sp, r7
 802a534:	bd80      	pop	{r7, pc}
 802a536:	bf00      	nop

0802a538 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 802a538:	b580      	push	{r7, lr}
 802a53a:	b084      	sub	sp, #16
 802a53c:	af00      	add	r7, sp, #0
 802a53e:	4603      	mov	r3, r0
 802a540:	80fb      	strh	r3, [r7, #6]
    if (osKernelGetState() == osKernelRunning) {
 802a542:	f00d f803 	bl	803754c <osKernelGetState>
 802a546:	4603      	mov	r3, r0
 802a548:	2b02      	cmp	r3, #2
 802a54a:	d146      	bne.n	802a5da <HAL_GPIO_EXTI_Callback+0xa2>
        // handle BMS_IRQ (is 5v exist?)
        if (GPIO_Pin == EXT_REG_5V_IRQ_Pin) {
 802a54c:	88fb      	ldrh	r3, [r7, #6]
 802a54e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 802a552:	d105      	bne.n	802a560 <HAL_GPIO_EXTI_Callback+0x28>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_REG_5V_IRQ);
 802a554:	4b23      	ldr	r3, [pc, #140]	; (802a5e4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a556:	681b      	ldr	r3, [r3, #0]
 802a558:	2102      	movs	r1, #2
 802a55a:	4618      	mov	r0, r3
 802a55c:	f00d f91c 	bl	8037798 <osThreadFlagsSet>
        }
        // handle Starter Button
        if (GPIO_Pin == EXT_STARTER_IRQ_Pin) {
 802a560:	88fb      	ldrh	r3, [r7, #6]
 802a562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802a566:	d105      	bne.n	802a574 <HAL_GPIO_EXTI_Callback+0x3c>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_STARTER_IRQ);
 802a568:	4b1e      	ldr	r3, [pc, #120]	; (802a5e4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a56a:	681b      	ldr	r3, [r3, #0]
 802a56c:	2104      	movs	r1, #4
 802a56e:	4618      	mov	r0, r3
 802a570:	f00d f912 	bl	8037798 <osThreadFlagsSet>
        }
        // handle KNOB IRQ (Power control for HMI1 & HMI2)
        if (GPIO_Pin == EXT_KNOB_IRQ_Pin) {
 802a574:	88fb      	ldrh	r3, [r7, #6]
 802a576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802a57a:	d105      	bne.n	802a588 <HAL_GPIO_EXTI_Callback+0x50>
            osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_KNOB_IRQ);
 802a57c:	4b19      	ldr	r3, [pc, #100]	; (802a5e4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a57e:	681b      	ldr	r3, [r3, #0]
 802a580:	2104      	movs	r1, #4
 802a582:	4618      	mov	r0, r3
 802a584:	f00d f908 	bl	8037798 <osThreadFlagsSet>
        }
        // handle Finger IRQ
        if (GPIO_Pin == EXT_FINGER_IRQ_Pin) {
 802a588:	88fb      	ldrh	r3, [r7, #6]
 802a58a:	2b80      	cmp	r3, #128	; 0x80
 802a58c:	d105      	bne.n	802a59a <HAL_GPIO_EXTI_Callback+0x62>
            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_PLACED);
 802a58e:	4b16      	ldr	r3, [pc, #88]	; (802a5e8 <HAL_GPIO_EXTI_Callback+0xb0>)
 802a590:	681b      	ldr	r3, [r3, #0]
 802a592:	2101      	movs	r1, #1
 802a594:	4618      	mov	r0, r3
 802a596:	f00d f8ff 	bl	8037798 <osThreadFlagsSet>
        }
        // handle NRF24 IRQ
        if (GPIO_Pin == INT_KEYLESS_IRQ_Pin) {
 802a59a:	88fb      	ldrh	r3, [r7, #6]
 802a59c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802a5a0:	d101      	bne.n	802a5a6 <HAL_GPIO_EXTI_Callback+0x6e>
            KLESS_IrqHandler();
 802a5a2:	f7fd fde7 	bl	8028174 <KLESS_IrqHandler>
        }
        // handle Switches EXTI
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a5a6:	2300      	movs	r3, #0
 802a5a8:	73fb      	strb	r3, [r7, #15]
 802a5aa:	e013      	b.n	802a5d4 <HAL_GPIO_EXTI_Callback+0x9c>
            if (GPIO_Pin == SW.list[i].pin) {
 802a5ac:	7bfb      	ldrb	r3, [r7, #15]
 802a5ae:	4a0f      	ldr	r2, [pc, #60]	; (802a5ec <HAL_GPIO_EXTI_Callback+0xb4>)
 802a5b0:	015b      	lsls	r3, r3, #5
 802a5b2:	4413      	add	r3, r2
 802a5b4:	3314      	adds	r3, #20
 802a5b6:	881b      	ldrh	r3, [r3, #0]
 802a5b8:	88fa      	ldrh	r2, [r7, #6]
 802a5ba:	429a      	cmp	r2, r3
 802a5bc:	d107      	bne.n	802a5ce <HAL_GPIO_EXTI_Callback+0x96>
                osThreadFlagsSet(SwitchTaskHandle, EVT_SWITCH_TRIGGERED);
 802a5be:	4b09      	ldr	r3, [pc, #36]	; (802a5e4 <HAL_GPIO_EXTI_Callback+0xac>)
 802a5c0:	681b      	ldr	r3, [r3, #0]
 802a5c2:	2101      	movs	r1, #1
 802a5c4:	4618      	mov	r0, r3
 802a5c6:	f00d f8e7 	bl	8037798 <osThreadFlagsSet>

                break;
 802a5ca:	bf00      	nop
            }
        }
    }
}
 802a5cc:	e005      	b.n	802a5da <HAL_GPIO_EXTI_Callback+0xa2>
        for (uint8_t i = 0; i < SW_TOTAL_LIST; i++) {
 802a5ce:	7bfb      	ldrb	r3, [r7, #15]
 802a5d0:	3301      	adds	r3, #1
 802a5d2:	73fb      	strb	r3, [r7, #15]
 802a5d4:	7bfb      	ldrb	r3, [r7, #15]
 802a5d6:	2b06      	cmp	r3, #6
 802a5d8:	d9e8      	bls.n	802a5ac <HAL_GPIO_EXTI_Callback+0x74>
}
 802a5da:	bf00      	nop
 802a5dc:	3710      	adds	r7, #16
 802a5de:	46bd      	mov	sp, r7
 802a5e0:	bd80      	pop	{r7, pc}
 802a5e2:	bf00      	nop
 802a5e4:	20008930 	.word	0x20008930
 802a5e8:	20008694 	.word	0x20008694
 802a5ec:	20000004 	.word	0x20000004

0802a5f0 <StartManagerTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartManagerTask */
void StartManagerTask(void *argument)
{
 802a5f0:	b5b0      	push	{r4, r5, r7, lr}
 802a5f2:	b088      	sub	sp, #32
 802a5f4:	af04      	add	r7, sp, #16
 802a5f6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    TickType_t lastWake;

    // Initialization, this task get executed first!
    VCU.Init();
 802a5f8:	4b1d      	ldr	r3, [pc, #116]	; (802a670 <StartManagerTask+0x80>)
 802a5fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802a5fc:	4798      	blx	r3
    BMS.Init();
 802a5fe:	4b1d      	ldr	r3, [pc, #116]	; (802a674 <StartManagerTask+0x84>)
 802a600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802a602:	4798      	blx	r3
    HMI1.Init();
 802a604:	4b1c      	ldr	r3, [pc, #112]	; (802a678 <StartManagerTask+0x88>)
 802a606:	6a1b      	ldr	r3, [r3, #32]
 802a608:	4798      	blx	r3
    HMI2.Init();
 802a60a:	4b1c      	ldr	r3, [pc, #112]	; (802a67c <StartManagerTask+0x8c>)
 802a60c:	68db      	ldr	r3, [r3, #12]
 802a60e:	4798      	blx	r3

    // Initialize EEPROM
    EEPROM_Init();
 802a610:	f013 ff44 	bl	803e49c <EEPROM_Init>
    //    osThreadSuspend(CanRxTaskHandle);
    //    osThreadSuspend(CanTxTaskHandle);
    //    osThreadSuspend(Hmi2PowerTaskHandle);

    // Release threads
    osEventFlagsSet(GlobalEventHandle, EVENT_READY);
 802a614:	4b1a      	ldr	r3, [pc, #104]	; (802a680 <StartManagerTask+0x90>)
 802a616:	681b      	ldr	r3, [r3, #0]
 802a618:	2101      	movs	r1, #1
 802a61a:	4618      	mov	r0, r3
 802a61c:	f00d fac2 	bl	8037ba4 <osEventFlagsSet>
    //    osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a620:	f015 f875 	bl	803f70e <_GetTickMS>
 802a624:	60f8      	str	r0, [r7, #12]

        // Feed the dog
        HAL_IWDG_Refresh(&hiwdg);
 802a626:	4817      	ldr	r0, [pc, #92]	; (802a684 <StartManagerTask+0x94>)
 802a628:	f009 fae1 	bl	8033bee <HAL_IWDG_Refresh>

        // Dummy data generator
        _DummyGenerator();
 802a62c:	f015 f8e0 	bl	803f7f0 <_DummyGenerator>

        // Battery Monitor
        // BAT_Debugger();

        // Other stuffs
        HMI1.d.status.daylight = RTC_IsDaylight(VCU.d.rtc.timestamp);
 802a630:	4c0f      	ldr	r4, [pc, #60]	; (802a670 <StartManagerTask+0x80>)
 802a632:	466d      	mov	r5, sp
 802a634:	f104 0320 	add.w	r3, r4, #32
 802a638:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802a63c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 802a640:	f104 0310 	add.w	r3, r4, #16
 802a644:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802a646:	f7fc f99f 	bl	8026988 <RTC_IsDaylight>
 802a64a:	4603      	mov	r3, r0
 802a64c:	461a      	mov	r2, r3
 802a64e:	4b0a      	ldr	r3, [pc, #40]	; (802a678 <StartManagerTask+0x88>)
 802a650:	719a      	strb	r2, [r3, #6]
        HMI1.d.status.warning = BMS.d.warning;
 802a652:	4b08      	ldr	r3, [pc, #32]	; (802a674 <StartManagerTask+0x84>)
 802a654:	78da      	ldrb	r2, [r3, #3]
 802a656:	4b08      	ldr	r3, [pc, #32]	; (802a678 <StartManagerTask+0x88>)
 802a658:	709a      	strb	r2, [r3, #2]
        HMI1.d.status.overheat = BMS.d.overheat;
 802a65a:	4b06      	ldr	r3, [pc, #24]	; (802a674 <StartManagerTask+0x84>)
 802a65c:	789a      	ldrb	r2, [r3, #2]
 802a65e:	4b06      	ldr	r3, [pc, #24]	; (802a678 <StartManagerTask+0x88>)
 802a660:	70da      	strb	r2, [r3, #3]

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a662:	68fb      	ldr	r3, [r7, #12]
 802a664:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a668:	4618      	mov	r0, r3
 802a66a:	f00d fa09 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802a66e:	e7d7      	b.n	802a620 <StartManagerTask+0x30>
 802a670:	20000228 	.word	0x20000228
 802a674:	20000178 	.word	0x20000178
 802a678:	200001e4 	.word	0x200001e4
 802a67c:	20000210 	.word	0x20000210
 802a680:	2000868c 	.word	0x2000868c
 802a684:	20008618 	.word	0x20008618

0802a688 <StartIotTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartIotTask */
void StartIotTask(void *argument)
{
 802a688:	b580      	push	{r7, lr}
 802a68a:	b0b4      	sub	sp, #208	; 0xd0
 802a68c:	af00      	add	r7, sp, #0
 802a68e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartIotTask */
    TickType_t lastWake;
    osStatus_t status;
    report_t report;
    response_t response;
    uint8_t retry[2], pending[2] = { 0 };
 802a690:	2300      	movs	r3, #0
 802a692:	813b      	strh	r3, [r7, #8]
    PAYLOAD_TYPE type;

    osMessageQueueId_t *pQueue;
    header_t *pHeader;
    void *pPayload;
    const uint8_t size = sizeof(report.header.prefix)
 802a694:	2307      	movs	r3, #7
 802a696:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            + sizeof(report.header.crc)
            + sizeof(report.header.size);

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a69a:	4b79      	ldr	r3, [pc, #484]	; (802a880 <StartIotTask+0x1f8>)
 802a69c:	6818      	ldr	r0, [r3, #0]
 802a69e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a6a2:	2202      	movs	r2, #2
 802a6a4:	2101      	movs	r1, #1
 802a6a6:	f00d fad5 	bl	8037c54 <osEventFlagsWait>

    // Start simcom module
    Simcom_SetState(SIM_STATE_READY, 0);
 802a6aa:	2100      	movs	r1, #0
 802a6ac:	2000      	movs	r0, #0
 802a6ae:	f014 f8d5 	bl	803e85c <Simcom_SetState>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a6b2:	f015 f82c 	bl	803f70e <_GetTickMS>
 802a6b6:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

        // Upload Report & Response Payload
        if (Simcom_SetState(SIM_STATE_SERVER_ON, 0)) {
 802a6ba:	2100      	movs	r1, #0
 802a6bc:	2006      	movs	r0, #6
 802a6be:	f014 f8cd 	bl	803e85c <Simcom_SetState>
 802a6c2:	4603      	mov	r3, r0
 802a6c4:	2b00      	cmp	r3, #0
 802a6c6:	f000 80c1 	beq.w	802a84c <StartIotTask+0x1c4>
            // Iterate between REPORT & RESPONSE
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a6ca:	2300      	movs	r3, #0
 802a6cc:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a6d0:	e0b7      	b.n	802a842 <StartIotTask+0x1ba>
                // decide the payload
                if (type == PAYLOAD_REPORT) {
 802a6d2:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a6d6:	2b01      	cmp	r3, #1
 802a6d8:	d107      	bne.n	802a6ea <StartIotTask+0x62>
                    pQueue = &ReportQueueHandle;
 802a6da:	4b6a      	ldr	r3, [pc, #424]	; (802a884 <StartIotTask+0x1fc>)
 802a6dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &report;
 802a6e0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802a6e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802a6e8:	e006      	b.n	802a6f8 <StartIotTask+0x70>
                } else {
                    pQueue = &ResponseQueueHandle;
 802a6ea:	4b67      	ldr	r3, [pc, #412]	; (802a888 <StartIotTask+0x200>)
 802a6ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                    pPayload = &response;
 802a6f0:	f107 0310 	add.w	r3, r7, #16
 802a6f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                }
                pHeader = (header_t*) pPayload;
 802a6f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 802a6fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

                // Handle Full Buffer
                if (type == PAYLOAD_REPORT) {
 802a700:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a704:	2b01      	cmp	r3, #1
 802a706:	d115      	bne.n	802a734 <StartIotTask+0xac>
                    notif = osThreadFlagsWait(EVT_IOT_DISCARD, osFlagsWaitAny, 0);
 802a708:	2200      	movs	r2, #0
 802a70a:	2100      	movs	r1, #0
 802a70c:	2001      	movs	r0, #1
 802a70e:	f00d f8f5 	bl	80378fc <osThreadFlagsWait>
 802a712:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
                    if (_RTOS_ValidThreadFlag(notif)) {
 802a716:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 802a71a:	f015 f851 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802a71e:	4603      	mov	r3, r0
 802a720:	2b00      	cmp	r3, #0
 802a722:	d007      	beq.n	802a734 <StartIotTask+0xac>
                        pending[type] = 0;
 802a724:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a728:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a72c:	4413      	add	r3, r2
 802a72e:	2200      	movs	r2, #0
 802a730:	f803 2cc8 	strb.w	r2, [r3, #-200]
                    }
                }

                // Check logs
                if (!pending[type]) {
 802a734:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a738:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a73c:	4413      	add	r3, r2
 802a73e:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a742:	2b00      	cmp	r3, #0
 802a744:	d11e      	bne.n	802a784 <StartIotTask+0xfc>
                    status = osMessageQueueGet(*pQueue, pPayload, NULL, 0);
 802a746:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 802a74a:	6818      	ldr	r0, [r3, #0]
 802a74c:	2300      	movs	r3, #0
 802a74e:	2200      	movs	r2, #0
 802a750:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 802a754:	f00d fd36 	bl	80381c4 <osMessageQueueGet>
 802a758:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
                    // check is mail ready
                    if (status == osOK) {
 802a75c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 802a760:	2b00      	cmp	r3, #0
 802a762:	d10f      	bne.n	802a784 <StartIotTask+0xfc>
                        pending[type] = 1;
 802a764:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a768:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a76c:	4413      	add	r3, r2
 802a76e:	2201      	movs	r2, #1
 802a770:	f803 2cc8 	strb.w	r2, [r3, #-200]
                        retry[type] = SIMCOM_MAX_UPLOAD_RETRY;
 802a774:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a778:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a77c:	4413      	add	r3, r2
 802a77e:	2203      	movs	r2, #3
 802a780:	f803 2cc4 	strb.w	r2, [r3, #-196]
                    }
                }

                // Check is payload ready
                if (pending[type]) {
 802a784:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a788:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a78c:	4413      	add	r3, r2
 802a78e:	f813 3cc8 	ldrb.w	r3, [r3, #-200]
 802a792:	2b00      	cmp	r3, #0
 802a794:	d050      	beq.n	802a838 <StartIotTask+0x1b0>
                    // Re-calculate CRC
                    if (type == PAYLOAD_REPORT) {
 802a796:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a79a:	2b01      	cmp	r3, #1
 802a79c:	d104      	bne.n	802a7a8 <StartIotTask+0x120>
                        Report_SetCRC((report_t*) pPayload);
 802a79e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a7a2:	f7fd fecd 	bl	8028540 <Report_SetCRC>
 802a7a6:	e003      	b.n	802a7b0 <StartIotTask+0x128>
                    } else {
                        Response_SetCRC((response_t*) pPayload);
 802a7a8:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a7ac:	f7fd fee5 	bl	802857a <Response_SetCRC>
                    }

                    // Send to server
                    p = Simcom_Upload(pPayload, size + pHeader->size);
 802a7b0:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 802a7b4:	b29a      	uxth	r2, r3
 802a7b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a7ba:	799b      	ldrb	r3, [r3, #6]
 802a7bc:	b29b      	uxth	r3, r3
 802a7be:	4413      	add	r3, r2
 802a7c0:	b29b      	uxth	r3, r3
 802a7c2:	4619      	mov	r1, r3
 802a7c4:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 802a7c8:	f014 fc62 	bl	803f090 <Simcom_Upload>
 802a7cc:	4603      	mov	r3, r0
 802a7ce:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

                    // Handle looping NACK
                    if (p == SIM_RESULT_NACK) {
 802a7d2:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a7d6:	f113 0f04 	cmn.w	r3, #4
 802a7da:	d117      	bne.n	802a80c <StartIotTask+0x184>
                        // Probably  CRC not valid, cancel but force as success
                        if (!--retry[type]) {
 802a7dc:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a7e0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a7e4:	441a      	add	r2, r3
 802a7e6:	f812 2cc4 	ldrb.w	r2, [r2, #-196]
 802a7ea:	3a01      	subs	r2, #1
 802a7ec:	b2d1      	uxtb	r1, r2
 802a7ee:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a7f2:	441a      	add	r2, r3
 802a7f4:	f802 1cc4 	strb.w	r1, [r2, #-196]
 802a7f8:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a7fc:	4413      	add	r3, r2
 802a7fe:	f813 3cc4 	ldrb.w	r3, [r3, #-196]
 802a802:	2b00      	cmp	r3, #0
 802a804:	d102      	bne.n	802a80c <StartIotTask+0x184>
                            p = SIM_RESULT_OK;
 802a806:	2301      	movs	r3, #1
 802a808:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
                        }
                    }

                    // Release back
                    if (p == SIM_RESULT_OK) {
 802a80c:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 802a810:	2b01      	cmp	r3, #1
 802a812:	d111      	bne.n	802a838 <StartIotTask+0x1b0>
                        EEPROM_SequentialID(EE_CMD_W, pHeader->seq_id, type);
 802a814:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 802a818:	899b      	ldrh	r3, [r3, #12]
 802a81a:	b29b      	uxth	r3, r3
 802a81c:	f897 20ce 	ldrb.w	r2, [r7, #206]	; 0xce
 802a820:	4619      	mov	r1, r3
 802a822:	2001      	movs	r0, #1
 802a824:	f013 ff4c 	bl	803e6c0 <EEPROM_SequentialID>
                        pending[type] = 0;
 802a828:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a82c:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 802a830:	4413      	add	r3, r2
 802a832:	2200      	movs	r2, #0
 802a834:	f803 2cc8 	strb.w	r2, [r3, #-200]
            for (type = 0; type <= PAYLOAD_MAX; type++) {
 802a838:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a83c:	3301      	adds	r3, #1
 802a83e:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 802a842:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 802a846:	2b01      	cmp	r3, #1
 802a848:	f67f af43 	bls.w	802a6d2 <StartIotTask+0x4a>
                }
            }
        }

        // ================= SIMCOM Related Routines ================
        if (Simcom_SetState(SIM_STATE_READY, 0)) {
 802a84c:	2100      	movs	r1, #0
 802a84e:	2000      	movs	r0, #0
 802a850:	f014 f804 	bl	803e85c <Simcom_SetState>
 802a854:	4603      	mov	r3, r0
 802a856:	2b00      	cmp	r3, #0
 802a858:	d009      	beq.n	802a86e <StartIotTask+0x1e6>
            Simcom_IdleJob(NULL);
 802a85a:	2000      	movs	r0, #0
 802a85c:	f014 fd2c 	bl	803f2b8 <Simcom_IdleJob>

            if (RTC_NeedCalibration()) {
 802a860:	f7fc f8a8 	bl	80269b4 <RTC_NeedCalibration>
 802a864:	4603      	mov	r3, r0
 802a866:	2b00      	cmp	r3, #0
 802a868:	d001      	beq.n	802a86e <StartIotTask+0x1e6>
                RTC_CalibrateWithSimcom();
 802a86a:	f7fc f8cb 	bl	8026a04 <RTC_CalibrateWithSimcom>
            }
        }

        // Periodic interval
        osDelayUntil(lastWake + 1000);
 802a86e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 802a872:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 802a876:	4618      	mov	r0, r3
 802a878:	f00d f902 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802a87c:	e719      	b.n	802a6b2 <StartIotTask+0x2a>
 802a87e:	bf00      	nop
 802a880:	2000868c 	.word	0x2000868c
 802a884:	20008688 	.word	0x20008688
 802a888:	20008578 	.word	0x20008578

0802a88c <StartReporterTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReporterTask */
void StartReporterTask(void *argument)
{
 802a88c:	b580      	push	{r7, lr}
 802a88e:	b09c      	sub	sp, #112	; 0x70
 802a890:	af00      	add	r7, sp, #0
 802a892:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartReporterTask */
    TickType_t lastWake;
    report_t report;
    osStatus_t status;
    FRAME_TYPE frame;
    uint8_t frameDecider = 0;
 802a894:	2300      	movs	r3, #0
 802a896:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a89a:	4b32      	ldr	r3, [pc, #200]	; (802a964 <StartReporterTask+0xd8>)
 802a89c:	6818      	ldr	r0, [r3, #0]
 802a89e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a8a2:	2202      	movs	r2, #2
 802a8a4:	2101      	movs	r1, #1
 802a8a6:	f00d f9d5 	bl	8037c54 <osEventFlagsWait>

    // Initialize
    Report_Init(FR_SIMPLE, &report);
 802a8aa:	f107 0308 	add.w	r3, r7, #8
 802a8ae:	4619      	mov	r1, r3
 802a8b0:	2001      	movs	r0, #1
 802a8b2:	f7fd fc99 	bl	80281e8 <Report_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802a8b6:	f014 ff2a 	bl	803f70e <_GetTickMS>
 802a8ba:	66b8      	str	r0, [r7, #104]	; 0x68

        // Frame type decider
        if (!VCU.d.state.independent) {
 802a8bc:	4b2a      	ldr	r3, [pc, #168]	; (802a968 <StartReporterTask+0xdc>)
 802a8be:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 802a8c2:	2b00      	cmp	r3, #0
 802a8c4:	d113      	bne.n	802a8ee <StartReporterTask+0x62>
            if (++frameDecider == (RPT_INTERVAL_FULL / RPT_INTERVAL_SIMPLE )) {
 802a8c6:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a8ca:	3301      	adds	r3, #1
 802a8cc:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a8d0:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 802a8d4:	2b04      	cmp	r3, #4
 802a8d6:	d106      	bne.n	802a8e6 <StartReporterTask+0x5a>
                frame = FR_FULL;
 802a8d8:	2302      	movs	r3, #2
 802a8da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                frameDecider = 0;
 802a8de:	2300      	movs	r3, #0
 802a8e0:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 802a8e4:	e009      	b.n	802a8fa <StartReporterTask+0x6e>
            } else {
                frame = FR_SIMPLE;
 802a8e6:	2301      	movs	r3, #1
 802a8e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 802a8ec:	e005      	b.n	802a8fa <StartReporterTask+0x6e>
            }
        }
        else {
            frame = FR_FULL;
 802a8ee:	2302      	movs	r3, #2
 802a8f0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            frameDecider = 0;
 802a8f4:	2300      	movs	r3, #0
 802a8f6:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
        }

        // Get current snapshot
        Report_Capture(frame, &report);
 802a8fa:	f107 0208 	add.w	r2, r7, #8
 802a8fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 802a902:	4611      	mov	r1, r2
 802a904:	4618      	mov	r0, r3
 802a906:	f7fd fca5 	bl	8028254 <Report_Capture>

        // Put report to log
        do {
            status = osMessageQueuePut(ReportQueueHandle, &report, 0U, 0U);
 802a90a:	4b18      	ldr	r3, [pc, #96]	; (802a96c <StartReporterTask+0xe0>)
 802a90c:	6818      	ldr	r0, [r3, #0]
 802a90e:	f107 0108 	add.w	r1, r7, #8
 802a912:	2300      	movs	r3, #0
 802a914:	2200      	movs	r2, #0
 802a916:	f00d fbe1 	bl	80380dc <osMessageQueuePut>
 802a91a:	6678      	str	r0, [r7, #100]	; 0x64
            // already full, remove oldest
            if (status == osErrorResource) {
 802a91c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a91e:	f113 0f03 	cmn.w	r3, #3
 802a922:	d105      	bne.n	802a930 <StartReporterTask+0xa4>
                osThreadFlagsSet(IotTaskHandle, EVT_IOT_DISCARD);
 802a924:	4b12      	ldr	r3, [pc, #72]	; (802a970 <StartReporterTask+0xe4>)
 802a926:	681b      	ldr	r3, [r3, #0]
 802a928:	2101      	movs	r1, #1
 802a92a:	4618      	mov	r0, r3
 802a92c:	f00c ff34 	bl	8037798 <osThreadFlagsSet>
            }
        } while (status != osOK);
 802a930:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802a932:	2b00      	cmp	r3, #0
 802a934:	d1e9      	bne.n	802a90a <StartReporterTask+0x7e>

        // reset some events group
        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 0);
 802a936:	4b0c      	ldr	r3, [pc, #48]	; (802a968 <StartReporterTask+0xdc>)
 802a938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802a93a:	2200      	movs	r2, #0
 802a93c:	f04f 0001 	mov.w	r0, #1
 802a940:	f04f 0100 	mov.w	r1, #0
 802a944:	4798      	blx	r3

        // Report interval
        osDelayUntil(lastWake + (VCU.d.interval * 1000));
 802a946:	4b08      	ldr	r3, [pc, #32]	; (802a968 <StartReporterTask+0xdc>)
 802a948:	88db      	ldrh	r3, [r3, #6]
 802a94a:	461a      	mov	r2, r3
 802a94c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a950:	fb03 f302 	mul.w	r3, r3, r2
 802a954:	461a      	mov	r2, r3
 802a956:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802a958:	4413      	add	r3, r2
 802a95a:	4618      	mov	r0, r3
 802a95c:	f00d f890 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802a960:	e7a9      	b.n	802a8b6 <StartReporterTask+0x2a>
 802a962:	bf00      	nop
 802a964:	2000868c 	.word	0x2000868c
 802a968:	20000228 	.word	0x20000228
 802a96c:	20008688 	.word	0x20008688
 802a970:	20008934 	.word	0x20008934

0802a974 <StartCommandTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCommandTask */
void StartCommandTask(void *argument)
{
 802a974:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802a978:	b09e      	sub	sp, #120	; 0x78
 802a97a:	af02      	add	r7, sp, #8
 802a97c:	6078      	str	r0, [r7, #4]
    osStatus_t status;
    uint32_t notif;
    uint8_t driver;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802a97e:	4bba      	ldr	r3, [pc, #744]	; (802ac68 <StartCommandTask+0x2f4>)
 802a980:	6818      	ldr	r0, [r3, #0]
 802a982:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a986:	2202      	movs	r2, #2
 802a988:	2101      	movs	r1, #1
 802a98a:	f00d f963 	bl	8037c54 <osEventFlagsWait>

    // Initialize
    Response_Init(&response);
 802a98e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802a992:	4618      	mov	r0, r3
 802a994:	f7fd fc44 	bl	8028220 <Response_Init>

    /* Infinite loop */
    for (;;) {
        // get command in queue
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802a998:	4bb4      	ldr	r3, [pc, #720]	; (802ac6c <StartCommandTask+0x2f8>)
 802a99a:	6818      	ldr	r0, [r3, #0]
 802a99c:	f107 0110 	add.w	r1, r7, #16
 802a9a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802a9a4:	2200      	movs	r2, #0
 802a9a6:	f00d fc0d 	bl	80381c4 <osMessageQueueGet>
 802a9aa:	66f8      	str	r0, [r7, #108]	; 0x6c

        if (status == osOK) {
 802a9ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802a9ae:	2b00      	cmp	r3, #0
 802a9b0:	d1f2      	bne.n	802a998 <StartCommandTask+0x24>
            Command_Debugger(&command);
 802a9b2:	f107 0310 	add.w	r3, r7, #16
 802a9b6:	4618      	mov	r0, r3
 802a9b8:	f7fd fdf4 	bl	80285a4 <Command_Debugger>

            // default command response
            response.data.code = RESPONSE_STATUS_OK;
 802a9bc:	2301      	movs	r3, #1
 802a9be:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
            strcpy(response.data.message, "");
 802a9c2:	2300      	movs	r3, #0
 802a9c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

            // handle the command
            switch (command.data.code) {
 802a9c8:	7dfb      	ldrb	r3, [r7, #23]
 802a9ca:	2b04      	cmp	r3, #4
 802a9cc:	f200 8138 	bhi.w	802ac40 <StartCommandTask+0x2cc>
 802a9d0:	a201      	add	r2, pc, #4	; (adr r2, 802a9d8 <StartCommandTask+0x64>)
 802a9d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a9d6:	bf00      	nop
 802a9d8:	0802a9ed 	.word	0x0802a9ed
 802a9dc:	0802aa87 	.word	0x0802aa87
 802a9e0:	0802aad7 	.word	0x0802aad7
 802a9e4:	0802ab37 	.word	0x0802ab37
 802a9e8:	0802abdb 	.word	0x0802abdb
                case CMD_CODE_GEN :
                    switch (command.data.sub_code) {
 802a9ec:	7e3b      	ldrb	r3, [r7, #24]
 802a9ee:	2b03      	cmp	r3, #3
 802a9f0:	d844      	bhi.n	802aa7c <StartCommandTask+0x108>
 802a9f2:	a201      	add	r2, pc, #4	; (adr r2, 802a9f8 <StartCommandTask+0x84>)
 802a9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a9f8:	0802aa09 	.word	0x0802aa09
 802a9fc:	0802aa21 	.word	0x0802aa21
 802aa00:	0802aa33 	.word	0x0802aa33
 802aa04:	0802aa45 	.word	0x0802aa45
                        case CMD_GEN_INFO :
                            sprintf(response.data.message,
 802aa08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802aa0c:	f103 000f 	add.w	r0, r3, #15
 802aa10:	2314      	movs	r3, #20
 802aa12:	9300      	str	r3, [sp, #0]
 802aa14:	2303      	movs	r3, #3
 802aa16:	2201      	movs	r2, #1
 802aa18:	4995      	ldr	r1, [pc, #596]	; (802ac70 <StartCommandTask+0x2fc>)
 802aa1a:	f014 ff9f 	bl	803f95c <siprintf>
                                    "VCU v%d.%d, "VCU_VENDOR" @ 20%d",
                                    _R8(VCU_VERSION, 8),
                                    _R8(VCU_VERSION, 0),
                                    VCU_BUILD_YEAR);
                            break;
 802aa1e:	e031      	b.n	802aa84 <StartCommandTask+0x110>

                        case CMD_GEN_LED :
                            _LedWrite((uint8_t) command.data.value);
 802aa20:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa24:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa28:	b2db      	uxtb	r3, r3
 802aa2a:	4618      	mov	r0, r3
 802aa2c:	f014 fe76 	bl	803f71c <_LedWrite>
                            break;
 802aa30:	e028      	b.n	802aa84 <StartCommandTask+0x110>

                        case CMD_GEN_KNOB :
                            VCU.d.state.knob = (uint8_t) command.data.value;
 802aa32:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa36:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa3a:	b2da      	uxtb	r2, r3
 802aa3c:	4b8d      	ldr	r3, [pc, #564]	; (802ac74 <StartCommandTask+0x300>)
 802aa3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                            break;
 802aa42:	e01f      	b.n	802aa84 <StartCommandTask+0x110>

                        case CMD_GEN_FOTA :
                            if (BACKUP_VOLTAGE > 3600) {
 802aa44:	4b8c      	ldr	r3, [pc, #560]	; (802ac78 <StartCommandTask+0x304>)
 802aa46:	881b      	ldrh	r3, [r3, #0]
 802aa48:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 802aa4c:	d908      	bls.n	802aa60 <StartCommandTask+0xec>
                                /* Set flag to SRAM */
                                *(uint32_t*) IAP_FLAG_ADDR = IAP_FLAG;
 802aa4e:	4b8b      	ldr	r3, [pc, #556]	; (802ac7c <StartCommandTask+0x308>)
 802aa50:	4a8b      	ldr	r2, [pc, #556]	; (802ac80 <StartCommandTask+0x30c>)
 802aa52:	601a      	str	r2, [r3, #0]
                                *(uint32_t*) IAP_RETRY_ADDR = IAP_RETRY;
 802aa54:	4b8b      	ldr	r3, [pc, #556]	; (802ac84 <StartCommandTask+0x310>)
 802aa56:	2201      	movs	r2, #1
 802aa58:	601a      	str	r2, [r3, #0]
                                HAL_NVIC_SystemReset();
 802aa5a:	f003 f860 	bl	802db1e <HAL_NVIC_SystemReset>
 802aa5e:	e009      	b.n	802aa74 <StartCommandTask+0x100>
                            } else {
                                sprintf(response.data.message, "Battery low at %u mV", BACKUP_VOLTAGE);
 802aa60:	4b85      	ldr	r3, [pc, #532]	; (802ac78 <StartCommandTask+0x304>)
 802aa62:	881b      	ldrh	r3, [r3, #0]
 802aa64:	461a      	mov	r2, r3
 802aa66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802aa6a:	330f      	adds	r3, #15
 802aa6c:	4986      	ldr	r1, [pc, #536]	; (802ac88 <StartCommandTask+0x314>)
 802aa6e:	4618      	mov	r0, r3
 802aa70:	f014 ff74 	bl	803f95c <siprintf>
                            }
                            /* This line is never reached when FOTA activated */
                            response.data.code = RESPONSE_STATUS_ERROR;
 802aa74:	2300      	movs	r3, #0
 802aa76:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

                            break;
 802aa7a:	e003      	b.n	802aa84 <StartCommandTask+0x110>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aa7c:	2302      	movs	r3, #2
 802aa7e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aa82:	bf00      	nop
                    }
                    break;
 802aa84:	e0e1      	b.n	802ac4a <StartCommandTask+0x2d6>

                case CMD_CODE_REPORT :
                    switch (command.data.sub_code) {
 802aa86:	7e3b      	ldrb	r3, [r7, #24]
 802aa88:	2b01      	cmp	r3, #1
 802aa8a:	d00d      	beq.n	802aaa8 <StartCommandTask+0x134>
 802aa8c:	2b02      	cmp	r3, #2
 802aa8e:	d014      	beq.n	802aaba <StartCommandTask+0x146>
 802aa90:	2b00      	cmp	r3, #0
 802aa92:	d11b      	bne.n	802aacc <StartCommandTask+0x158>
                        case CMD_REPORT_RTC :
                            RTC_Write((uint64_t) command.data.value, &(VCU.d.rtc));
 802aa94:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aa98:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aa9c:	4a7b      	ldr	r2, [pc, #492]	; (802ac8c <StartCommandTask+0x318>)
 802aa9e:	4618      	mov	r0, r3
 802aaa0:	4621      	mov	r1, r4
 802aaa2:	f7fb ff21 	bl	80268e8 <RTC_Write>
                            break;
 802aaa6:	e015      	b.n	802aad4 <StartCommandTask+0x160>

                        case CMD_REPORT_ODOM :
                            EEPROM_Odometer(EE_CMD_W, (uint32_t) command.data.value);
 802aaa8:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aaac:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aab0:	4619      	mov	r1, r3
 802aab2:	2001      	movs	r0, #1
 802aab4:	f013 fdc4 	bl	803e640 <EEPROM_Odometer>
                            break;
 802aab8:	e00c      	b.n	802aad4 <StartCommandTask+0x160>

                        case CMD_REPORT_UNITID :
                            EEPROM_UnitID(EE_CMD_W, (uint32_t) command.data.value);
 802aaba:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aabe:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aac2:	4619      	mov	r1, r3
 802aac4:	2001      	movs	r0, #1
 802aac6:	f013 fdd9 	bl	803e67c <EEPROM_UnitID>
                            break;
 802aaca:	e003      	b.n	802aad4 <StartCommandTask+0x160>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802aacc:	2302      	movs	r3, #2
 802aace:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802aad2:	bf00      	nop
                    }
                    break;
 802aad4:	e0b9      	b.n	802ac4a <StartCommandTask+0x2d6>

                case CMD_CODE_AUDIO :
                    switch (command.data.sub_code) {
 802aad6:	7e3b      	ldrb	r3, [r7, #24]
 802aad8:	2b01      	cmp	r3, #1
 802aada:	d00a      	beq.n	802aaf2 <StartCommandTask+0x17e>
 802aadc:	2b02      	cmp	r3, #2
 802aade:	d01d      	beq.n	802ab1c <StartCommandTask+0x1a8>
 802aae0:	2b00      	cmp	r3, #0
 802aae2:	d123      	bne.n	802ab2c <StartCommandTask+0x1b8>
                        case CMD_AUDIO_BEEP :
                            osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP);
 802aae4:	4b6a      	ldr	r3, [pc, #424]	; (802ac90 <StartCommandTask+0x31c>)
 802aae6:	681b      	ldr	r3, [r3, #0]
 802aae8:	2101      	movs	r1, #1
 802aaea:	4618      	mov	r0, r3
 802aaec:	f00c fe54 	bl	8037798 <osThreadFlagsSet>
                            break;
 802aaf0:	e020      	b.n	802ab34 <StartCommandTask+0x1c0>

                        case CMD_AUDIO_MUTE :
                            if ((uint8_t) command.data.value) {
 802aaf2:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802aaf6:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802aafa:	b2db      	uxtb	r3, r3
 802aafc:	2b00      	cmp	r3, #0
 802aafe:	d006      	beq.n	802ab0e <StartCommandTask+0x19a>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_ON);
 802ab00:	4b63      	ldr	r3, [pc, #396]	; (802ac90 <StartCommandTask+0x31c>)
 802ab02:	681b      	ldr	r3, [r3, #0]
 802ab04:	2108      	movs	r1, #8
 802ab06:	4618      	mov	r0, r3
 802ab08:	f00c fe46 	bl	8037798 <osThreadFlagsSet>
                            } else {
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
                            }

                            break;
 802ab0c:	e012      	b.n	802ab34 <StartCommandTask+0x1c0>
                                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_MUTE_OFF);
 802ab0e:	4b60      	ldr	r3, [pc, #384]	; (802ac90 <StartCommandTask+0x31c>)
 802ab10:	681b      	ldr	r3, [r3, #0]
 802ab12:	2110      	movs	r1, #16
 802ab14:	4618      	mov	r0, r3
 802ab16:	f00c fe3f 	bl	8037798 <osThreadFlagsSet>
                            break;
 802ab1a:	e00b      	b.n	802ab34 <StartCommandTask+0x1c0>

                        case CMD_AUDIO_VOL :
                            VCU.d.volume = (uint8_t) command.data.value;
 802ab1c:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802ab20:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802ab24:	b2da      	uxtb	r2, r3
 802ab26:	4b53      	ldr	r3, [pc, #332]	; (802ac74 <StartCommandTask+0x300>)
 802ab28:	721a      	strb	r2, [r3, #8]
                            break;
 802ab2a:	e003      	b.n	802ab34 <StartCommandTask+0x1c0>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802ab2c:	2302      	movs	r3, #2
 802ab2e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802ab32:	bf00      	nop
                    }
                    break;
 802ab34:	e089      	b.n	802ac4a <StartCommandTask+0x2d6>

                case CMD_CODE_FINGER :
                    // put finger index to queue
                    driver = command.data.value;
 802ab36:	f8d7 3019 	ldr.w	r3, [r7, #25]
 802ab3a:	f8d7 401d 	ldr.w	r4, [r7, #29]
 802ab3e:	b2db      	uxtb	r3, r3
 802ab40:	73fb      	strb	r3, [r7, #15]
                    osMessageQueuePut(DriverQueueHandle, &driver, 0U, 0U);
 802ab42:	4b54      	ldr	r3, [pc, #336]	; (802ac94 <StartCommandTask+0x320>)
 802ab44:	6818      	ldr	r0, [r3, #0]
 802ab46:	f107 010f 	add.w	r1, r7, #15
 802ab4a:	2300      	movs	r3, #0
 802ab4c:	2200      	movs	r2, #0
 802ab4e:	f00d fac5 	bl	80380dc <osMessageQueuePut>

                    switch (command.data.sub_code) {
 802ab52:	7e3b      	ldrb	r3, [r7, #24]
 802ab54:	2b01      	cmp	r3, #1
 802ab56:	d00a      	beq.n	802ab6e <StartCommandTask+0x1fa>
 802ab58:	2b02      	cmp	r3, #2
 802ab5a:	d00f      	beq.n	802ab7c <StartCommandTask+0x208>
 802ab5c:	2b00      	cmp	r3, #0
 802ab5e:	d114      	bne.n	802ab8a <StartCommandTask+0x216>
                        case CMD_FINGER_ADD :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_ADD);
 802ab60:	4b4d      	ldr	r3, [pc, #308]	; (802ac98 <StartCommandTask+0x324>)
 802ab62:	681b      	ldr	r3, [r3, #0]
 802ab64:	2102      	movs	r1, #2
 802ab66:	4618      	mov	r0, r3
 802ab68:	f00c fe16 	bl	8037798 <osThreadFlagsSet>
                            break;
 802ab6c:	e011      	b.n	802ab92 <StartCommandTask+0x21e>

                        case CMD_FINGER_DEL :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_DEL);
 802ab6e:	4b4a      	ldr	r3, [pc, #296]	; (802ac98 <StartCommandTask+0x324>)
 802ab70:	681b      	ldr	r3, [r3, #0]
 802ab72:	2104      	movs	r1, #4
 802ab74:	4618      	mov	r0, r3
 802ab76:	f00c fe0f 	bl	8037798 <osThreadFlagsSet>
                            break;
 802ab7a:	e00a      	b.n	802ab92 <StartCommandTask+0x21e>

                        case CMD_FINGER_RST :
                            osThreadFlagsSet(FingerTaskHandle, EVT_FINGER_RST);
 802ab7c:	4b46      	ldr	r3, [pc, #280]	; (802ac98 <StartCommandTask+0x324>)
 802ab7e:	681b      	ldr	r3, [r3, #0]
 802ab80:	2108      	movs	r1, #8
 802ab82:	4618      	mov	r0, r3
 802ab84:	f00c fe08 	bl	8037798 <osThreadFlagsSet>
                            break;
 802ab88:	e003      	b.n	802ab92 <StartCommandTask+0x21e>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802ab8a:	2302      	movs	r3, #2
 802ab8c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802ab90:	bf00      	nop
                    }

                    // wait response until timeout
                    if (response.data.code == RESPONSE_STATUS_OK) {
 802ab92:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802ab96:	2b01      	cmp	r3, #1
 802ab98:	d156      	bne.n	802ac48 <StartCommandTask+0x2d4>
                        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 20000);
 802ab9a:	f644 6220 	movw	r2, #20000	; 0x4e20
 802ab9e:	2100      	movs	r1, #0
 802aba0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802aba4:	f00c feaa 	bl	80378fc <osThreadFlagsWait>
 802aba8:	66b8      	str	r0, [r7, #104]	; 0x68
                        if (_RTOS_ValidThreadFlag(notif)) {
 802abaa:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802abac:	f014 fe08 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802abb0:	4603      	mov	r3, r0
 802abb2:	2b00      	cmp	r3, #0
 802abb4:	d048      	beq.n	802ac48 <StartCommandTask+0x2d4>
                            if (notif & EVT_COMMAND_ERROR) {
 802abb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802abb8:	469b      	mov	fp, r3
 802abba:	f04f 0c00 	mov.w	ip, #0
 802abbe:	f04f 0101 	mov.w	r1, #1
 802abc2:	f04f 0200 	mov.w	r2, #0
 802abc6:	ea0b 0301 	and.w	r3, fp, r1
 802abca:	ea0c 0402 	and.w	r4, ip, r2
 802abce:	4323      	orrs	r3, r4
 802abd0:	d03a      	beq.n	802ac48 <StartCommandTask+0x2d4>
                                response.data.code = RESPONSE_STATUS_ERROR;
 802abd2:	2300      	movs	r3, #0
 802abd4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            }
                        }
                    }
                    break;
 802abd8:	e036      	b.n	802ac48 <StartCommandTask+0x2d4>

                case CMD_CODE_KEYLESS :
                    switch (command.data.sub_code) {
 802abda:	7e3b      	ldrb	r3, [r7, #24]
 802abdc:	2b00      	cmp	r3, #0
 802abde:	d129      	bne.n	802ac34 <StartCommandTask+0x2c0>
                        case CMD_KEYLESS_PAIRING :
                            osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_PAIRING);
 802abe0:	4b2e      	ldr	r3, [pc, #184]	; (802ac9c <StartCommandTask+0x328>)
 802abe2:	681b      	ldr	r3, [r3, #0]
 802abe4:	2102      	movs	r1, #2
 802abe6:	4618      	mov	r0, r3
 802abe8:	f00c fdd6 	bl	8037798 <osThreadFlagsSet>

                            // wait response until timeout
                            if (response.data.code == RESPONSE_STATUS_OK) {
 802abec:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 802abf0:	2b01      	cmp	r3, #1
 802abf2:	d123      	bne.n	802ac3c <StartCommandTask+0x2c8>
                                notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, COMMAND_TIMEOUT);
 802abf4:	f644 6220 	movw	r2, #20000	; 0x4e20
 802abf8:	2100      	movs	r1, #0
 802abfa:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802abfe:	f00c fe7d 	bl	80378fc <osThreadFlagsWait>
 802ac02:	66b8      	str	r0, [r7, #104]	; 0x68
                                if (_RTOS_ValidThreadFlag(notif)) {
 802ac04:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 802ac06:	f014 fddb 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802ac0a:	4603      	mov	r3, r0
 802ac0c:	2b00      	cmp	r3, #0
 802ac0e:	d015      	beq.n	802ac3c <StartCommandTask+0x2c8>
                                    if (notif & EVT_COMMAND_ERROR) {
 802ac10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802ac12:	469b      	mov	fp, r3
 802ac14:	f04f 0c00 	mov.w	ip, #0
 802ac18:	f04f 0101 	mov.w	r1, #1
 802ac1c:	f04f 0200 	mov.w	r2, #0
 802ac20:	ea0b 0301 	and.w	r3, fp, r1
 802ac24:	ea0c 0402 	and.w	r4, ip, r2
 802ac28:	4323      	orrs	r3, r4
 802ac2a:	d007      	beq.n	802ac3c <StartCommandTask+0x2c8>
                                        response.data.code = RESPONSE_STATUS_ERROR;
 802ac2c:	2300      	movs	r3, #0
 802ac2e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                                    }
                                }
                            }

                            break;
 802ac32:	e003      	b.n	802ac3c <StartCommandTask+0x2c8>

                        default:
                            response.data.code = RESPONSE_STATUS_INVALID;
 802ac34:	2302      	movs	r3, #2
 802ac36:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                            break;
 802ac3a:	e000      	b.n	802ac3e <StartCommandTask+0x2ca>
                            break;
 802ac3c:	bf00      	nop
                    }
                    break;
 802ac3e:	e004      	b.n	802ac4a <StartCommandTask+0x2d6>

                default:
                    response.data.code = RESPONSE_STATUS_INVALID;
 802ac40:	2302      	movs	r3, #2
 802ac42:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
                    break;
 802ac46:	e000      	b.n	802ac4a <StartCommandTask+0x2d6>
                    break;
 802ac48:	bf00      	nop
            }

            // Get current snapshot
            Response_Capture(&response);
 802ac4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802ac4e:	4618      	mov	r0, r3
 802ac50:	f7fd fc52 	bl	80284f8 <Response_Capture>
            // Send to Queue
            osMessageQueuePut(ResponseQueueHandle, &response, 0U, 0U);
 802ac54:	4b12      	ldr	r3, [pc, #72]	; (802aca0 <StartCommandTask+0x32c>)
 802ac56:	6818      	ldr	r0, [r3, #0]
 802ac58:	f107 0124 	add.w	r1, r7, #36	; 0x24
 802ac5c:	2300      	movs	r3, #0
 802ac5e:	2200      	movs	r2, #0
 802ac60:	f00d fa3c 	bl	80380dc <osMessageQueuePut>
        status = osMessageQueueGet(CommandQueueHandle, &command, NULL, osWaitForever);
 802ac64:	e698      	b.n	802a998 <StartCommandTask+0x24>
 802ac66:	bf00      	nop
 802ac68:	2000868c 	.word	0x2000868c
 802ac6c:	200089a4 	.word	0x200089a4
 802ac70:	08043940 	.word	0x08043940
 802ac74:	20000228 	.word	0x20000228
 802ac78:	200004b4 	.word	0x200004b4
 802ac7c:	2004fffc 	.word	0x2004fffc
 802ac80:	aabbccdd 	.word	0xaabbccdd
 802ac84:	2004fff8 	.word	0x2004fff8
 802ac88:	08043958 	.word	0x08043958
 802ac8c:	20000238 	.word	0x20000238
 802ac90:	20008a50 	.word	0x20008a50
 802ac94:	200087a8 	.word	0x200087a8
 802ac98:	20008694 	.word	0x20008694
 802ac9c:	20008680 	.word	0x20008680
 802aca0:	20008578 	.word	0x20008578

0802aca4 <StartGpsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGpsTask */
void StartGpsTask(void *argument)
{
 802aca4:	b580      	push	{r7, lr}
 802aca6:	b084      	sub	sp, #16
 802aca8:	af00      	add	r7, sp, #0
 802acaa:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGpsTask */
    TickType_t lastWake;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802acac:	4b0b      	ldr	r3, [pc, #44]	; (802acdc <StartGpsTask+0x38>)
 802acae:	6818      	ldr	r0, [r3, #0]
 802acb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802acb4:	2202      	movs	r2, #2
 802acb6:	2101      	movs	r1, #1
 802acb8:	f00c ffcc 	bl	8037c54 <osEventFlagsWait>

    // Initialize
    GPS_Init();
 802acbc:	f7fc fbbe 	bl	802743c <GPS_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802acc0:	f014 fd25 	bl	803f70e <_GetTickMS>
 802acc4:	60f8      	str	r0, [r7, #12]

        GPS_Capture();
 802acc6:	f7fc fc01 	bl	80274cc <GPS_Capture>
        GPS_CalculateOdometer();
 802acca:	f7fc fc43 	bl	8027554 <GPS_CalculateOdometer>
        // GPS_Debugger();

        // Periodic interval
        osDelayUntil(lastWake + GPS_INTERVAL_MS);
 802acce:	68fb      	ldr	r3, [r7, #12]
 802acd0:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 802acd4:	4618      	mov	r0, r3
 802acd6:	f00c fed3 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802acda:	e7f1      	b.n	802acc0 <StartGpsTask+0x1c>
 802acdc:	2000868c 	.word	0x2000868c

0802ace0 <StartGyroTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGyroTask */
void StartGyroTask(void *argument)
{
 802ace0:	b580      	push	{r7, lr}
 802ace2:	b08c      	sub	sp, #48	; 0x30
 802ace4:	af00      	add	r7, sp, #0
 802ace6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartGyroTask */
    TickType_t lastWake;
    mems_decision_t decider, tmp;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802ace8:	4b27      	ldr	r3, [pc, #156]	; (802ad88 <StartGyroTask+0xa8>)
 802acea:	6818      	ldr	r0, [r3, #0]
 802acec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802acf0:	2202      	movs	r2, #2
 802acf2:	2101      	movs	r1, #1
 802acf4:	f00c ffae 	bl	8037c54 <osEventFlagsWait>

    /* MPU6050 Initialization*/
    GYRO_Init();
 802acf8:	f7fc fc90 	bl	802761c <GYRO_Init>

    /* Infinite loop */
    for (;;) {
        lastWake = _GetTickMS();
 802acfc:	f014 fd07 	bl	803f70e <_GetTickMS>
 802ad00:	62f8      	str	r0, [r7, #44]	; 0x2c

        // Read all accelerometer, gyroscope (average)
        decider = GYRO_Decision(25);
 802ad02:	f107 031c 	add.w	r3, r7, #28
 802ad06:	2119      	movs	r1, #25
 802ad08:	4618      	mov	r0, r3
 802ad0a:	f7fc fd9d 	bl	8027848 <GYRO_Decision>
        //		Gyro_Debugger(&decider);

        // Check accelerometer, happens when impact detected
        if (tmp.crash.state != decider.crash.state) {
 802ad0e:	7d3a      	ldrb	r2, [r7, #20]
 802ad10:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ad14:	429a      	cmp	r2, r3
 802ad16:	d00b      	beq.n	802ad30 <StartGyroTask+0x50>
            tmp.crash.state = decider.crash.state;
 802ad18:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ad1c:	753b      	strb	r3, [r7, #20]

            VCU.SetEvent(EV_VCU_BIKE_CRASHED, decider.crash.state);
 802ad1e:	4b1b      	ldr	r3, [pc, #108]	; (802ad8c <StartGyroTask+0xac>)
 802ad20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ad22:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 802ad26:	f04f 0004 	mov.w	r0, #4
 802ad2a:	f04f 0100 	mov.w	r1, #0
 802ad2e:	4798      	blx	r3
        }

        // Check gyroscope, happens when fall detected
        if (tmp.fall.state != decider.fall.state) {
 802ad30:	7b3a      	ldrb	r2, [r7, #12]
 802ad32:	7f3b      	ldrb	r3, [r7, #28]
 802ad34:	429a      	cmp	r2, r3
 802ad36:	d01d      	beq.n	802ad74 <StartGyroTask+0x94>
            tmp.fall.state = decider.fall.state;
 802ad38:	7f3b      	ldrb	r3, [r7, #28]
 802ad3a:	733b      	strb	r3, [r7, #12]

            if (decider.fall.state) {
 802ad3c:	7f3b      	ldrb	r3, [r7, #28]
 802ad3e:	2b00      	cmp	r3, #0
 802ad40:	d006      	beq.n	802ad50 <StartGyroTask+0x70>
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802ad42:	4b13      	ldr	r3, [pc, #76]	; (802ad90 <StartGyroTask+0xb0>)
 802ad44:	681b      	ldr	r3, [r3, #0]
 802ad46:	2102      	movs	r1, #2
 802ad48:	4618      	mov	r0, r3
 802ad4a:	f00c fd25 	bl	8037798 <osThreadFlagsSet>
 802ad4e:	e005      	b.n	802ad5c <StartGyroTask+0x7c>
            } else {
                osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802ad50:	4b0f      	ldr	r3, [pc, #60]	; (802ad90 <StartGyroTask+0xb0>)
 802ad52:	681b      	ldr	r3, [r3, #0]
 802ad54:	2104      	movs	r1, #4
 802ad56:	4618      	mov	r0, r3
 802ad58:	f00c fd1e 	bl	8037798 <osThreadFlagsSet>
            }
            VCU.SetEvent(EV_VCU_BIKE_FALLING, decider.fall.state);
 802ad5c:	4b0b      	ldr	r3, [pc, #44]	; (802ad8c <StartGyroTask+0xac>)
 802ad5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802ad60:	7f3a      	ldrb	r2, [r7, #28]
 802ad62:	f04f 0002 	mov.w	r0, #2
 802ad66:	f04f 0100 	mov.w	r1, #0
 802ad6a:	4798      	blx	r3
            _LedWrite(decider.fall.state);
 802ad6c:	7f3b      	ldrb	r3, [r7, #28]
 802ad6e:	4618      	mov	r0, r3
 802ad70:	f014 fcd4 	bl	803f71c <_LedWrite>
        }

        // Handle for both event
        if (decider.crash.state || decider.fall.state) {
 802ad74:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802ad78:	2b00      	cmp	r3, #0
            // Turn OFF BMS (+ MCU)

        }

        // Periodic interval
        osDelayUntil(lastWake + 100);
 802ad7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802ad7c:	3364      	adds	r3, #100	; 0x64
 802ad7e:	4618      	mov	r0, r3
 802ad80:	f00c fe7e 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802ad84:	e7ba      	b.n	802acfc <StartGyroTask+0x1c>
 802ad86:	bf00      	nop
 802ad88:	2000868c 	.word	0x2000868c
 802ad8c:	20000228 	.word	0x20000228
 802ad90:	20008a50 	.word	0x20008a50

0802ad94 <StartKeylessTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartKeylessTask */
void StartKeylessTask(void *argument)
{
 802ad94:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802ad98:	b086      	sub	sp, #24
 802ad9a:	af00      	add	r7, sp, #0
 802ad9c:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartKeylessTask */
    uint32_t notif;
    KLESS_CMD command;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802ad9e:	4b6c      	ldr	r3, [pc, #432]	; (802af50 <StartKeylessTask+0x1bc>)
 802ada0:	6818      	ldr	r0, [r3, #0]
 802ada2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802ada6:	2202      	movs	r2, #2
 802ada8:	2101      	movs	r1, #1
 802adaa:	f00c ff53 	bl	8037c54 <osEventFlagsWait>

    // initialization
    AES_Init();
 802adae:	f7f8 fd9b 	bl	80238e8 <AES_Init>
    KLESS_Init();
 802adb2:	f7fd f853 	bl	8027e5c <KLESS_Init>

    /* Infinite loop */
    for (;;) {
        // check if has new can message
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802adb6:	2264      	movs	r2, #100	; 0x64
 802adb8:	2100      	movs	r1, #0
 802adba:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802adbe:	f00c fd9d 	bl	80378fc <osThreadFlagsWait>
 802adc2:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802adc4:	6938      	ldr	r0, [r7, #16]
 802adc6:	f014 fcfb 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802adca:	4603      	mov	r3, r0
 802adcc:	2b00      	cmp	r3, #0
 802adce:	f000 80bb 	beq.w	802af48 <StartKeylessTask+0x1b4>
            // handle reset key & id
            if (notif & EVT_KEYLESS_RESET) {
 802add2:	693b      	ldr	r3, [r7, #16]
 802add4:	469b      	mov	fp, r3
 802add6:	f04f 0c00 	mov.w	ip, #0
 802adda:	f04f 0104 	mov.w	r1, #4
 802adde:	f04f 0200 	mov.w	r2, #0
 802ade2:	ea0b 0301 	and.w	r3, fp, r1
 802ade6:	ea0c 0402 	and.w	r4, ip, r2
 802adea:	4323      	orrs	r3, r4
 802adec:	d003      	beq.n	802adf6 <StartKeylessTask+0x62>
                AES_Init();
 802adee:	f7f8 fd7b 	bl	80238e8 <AES_Init>
                KLESS_Init();
 802adf2:	f7fd f833 	bl	8027e5c <KLESS_Init>
            }

            // handle incoming payload
            if (notif & EVT_KEYLESS_RX_IT) {
 802adf6:	693b      	ldr	r3, [r7, #16]
 802adf8:	469b      	mov	fp, r3
 802adfa:	f04f 0c00 	mov.w	ip, #0
 802adfe:	f04f 0101 	mov.w	r1, #1
 802ae02:	f04f 0200 	mov.w	r2, #0
 802ae06:	ea0b 0301 	and.w	r3, fp, r1
 802ae0a:	ea0c 0402 	and.w	r4, ip, r2
 802ae0e:	4323      	orrs	r3, r4
 802ae10:	d07a      	beq.n	802af08 <StartKeylessTask+0x174>
                KLESS_Debugger();
 802ae12:	f7fd f97f 	bl	8028114 <KLESS_Debugger>

                // process
                if (KLESS_ValidateCommand(&command)) {
 802ae16:	f107 030f 	add.w	r3, r7, #15
 802ae1a:	4618      	mov	r0, r3
 802ae1c:	f7fd f87e 	bl	8027f1c <KLESS_ValidateCommand>
 802ae20:	4603      	mov	r3, r0
 802ae22:	2b00      	cmp	r3, #0
 802ae24:	d06c      	beq.n	802af00 <StartKeylessTask+0x16c>
                    // handle command
                    switch (command) {
 802ae26:	7bfb      	ldrb	r3, [r7, #15]
 802ae28:	2b01      	cmp	r3, #1
 802ae2a:	d00d      	beq.n	802ae48 <StartKeylessTask+0xb4>
 802ae2c:	2b02      	cmp	r3, #2
 802ae2e:	d032      	beq.n	802ae96 <StartKeylessTask+0x102>
 802ae30:	2b00      	cmp	r3, #0
 802ae32:	d000      	beq.n	802ae36 <StartKeylessTask+0xa2>
                            _DelayMS(100);
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);

                            break;
                        default:
                            break;
 802ae34:	e040      	b.n	802aeb8 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = PING");
 802ae36:	4847      	ldr	r0, [pc, #284]	; (802af54 <StartKeylessTask+0x1c0>)
 802ae38:	f013 faac 	bl	803e394 <LOG_StrLn>
                            VCU.d.tick.keyless = _GetTickMS();
 802ae3c:	f014 fc67 	bl	803f70e <_GetTickMS>
 802ae40:	4602      	mov	r2, r0
 802ae42:	4b45      	ldr	r3, [pc, #276]	; (802af58 <StartKeylessTask+0x1c4>)
 802ae44:	63da      	str	r2, [r3, #60]	; 0x3c
                            break;
 802ae46:	e037      	b.n	802aeb8 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = ALARM");
 802ae48:	4844      	ldr	r0, [pc, #272]	; (802af5c <StartKeylessTask+0x1c8>)
 802ae4a:	f013 faa3 	bl	803e394 <LOG_StrLn>
                            for (uint8_t i = 0; i < 2; i++) {
 802ae4e:	2300      	movs	r3, #0
 802ae50:	75fb      	strb	r3, [r7, #23]
 802ae52:	e01c      	b.n	802ae8e <StartKeylessTask+0xfa>
                                SW.runner.hazard = 1;
 802ae54:	4b42      	ldr	r3, [pc, #264]	; (802af60 <StartKeylessTask+0x1cc>)
 802ae56:	2201      	movs	r2, #1
 802ae58:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 1);
 802ae5c:	2201      	movs	r2, #1
 802ae5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ae62:	4840      	ldr	r0, [pc, #256]	; (802af64 <StartKeylessTask+0x1d0>)
 802ae64:	f005 f988 	bl	8030178 <HAL_GPIO_WritePin>
                                _DelayMS(200);
 802ae68:	20c8      	movs	r0, #200	; 0xc8
 802ae6a:	f014 fc45 	bl	803f6f8 <_DelayMS>
                                SW.runner.hazard = 0;
 802ae6e:	4b3c      	ldr	r3, [pc, #240]	; (802af60 <StartKeylessTask+0x1cc>)
 802ae70:	2200      	movs	r2, #0
 802ae72:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
                                HAL_GPIO_WritePin(EXT_HORN_PWR_GPIO_Port, EXT_HORN_PWR_Pin, 0);
 802ae76:	2200      	movs	r2, #0
 802ae78:	f44f 7180 	mov.w	r1, #256	; 0x100
 802ae7c:	4839      	ldr	r0, [pc, #228]	; (802af64 <StartKeylessTask+0x1d0>)
 802ae7e:	f005 f97b 	bl	8030178 <HAL_GPIO_WritePin>
                                _DelayMS(100);
 802ae82:	2064      	movs	r0, #100	; 0x64
 802ae84:	f014 fc38 	bl	803f6f8 <_DelayMS>
                            for (uint8_t i = 0; i < 2; i++) {
 802ae88:	7dfb      	ldrb	r3, [r7, #23]
 802ae8a:	3301      	adds	r3, #1
 802ae8c:	75fb      	strb	r3, [r7, #23]
 802ae8e:	7dfb      	ldrb	r3, [r7, #23]
 802ae90:	2b01      	cmp	r3, #1
 802ae92:	d9df      	bls.n	802ae54 <StartKeylessTask+0xc0>
                            break;
 802ae94:	e010      	b.n	802aeb8 <StartKeylessTask+0x124>
                            LOG_StrLn("NRF:Command = SEAT");
 802ae96:	4834      	ldr	r0, [pc, #208]	; (802af68 <StartKeylessTask+0x1d4>)
 802ae98:	f013 fa7c 	bl	803e394 <LOG_StrLn>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 1);
 802ae9c:	2201      	movs	r2, #1
 802ae9e:	2101      	movs	r1, #1
 802aea0:	4832      	ldr	r0, [pc, #200]	; (802af6c <StartKeylessTask+0x1d8>)
 802aea2:	f005 f969 	bl	8030178 <HAL_GPIO_WritePin>
                            _DelayMS(100);
 802aea6:	2064      	movs	r0, #100	; 0x64
 802aea8:	f014 fc26 	bl	803f6f8 <_DelayMS>
                            HAL_GPIO_WritePin(EXT_SOLENOID_PWR_GPIO_Port, EXT_SOLENOID_PWR_Pin, 0);
 802aeac:	2200      	movs	r2, #0
 802aeae:	2101      	movs	r1, #1
 802aeb0:	482e      	ldr	r0, [pc, #184]	; (802af6c <StartKeylessTask+0x1d8>)
 802aeb2:	f005 f961 	bl	8030178 <HAL_GPIO_WritePin>
                            break;
 802aeb6:	bf00      	nop
                    }

                    // valid command indicator
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_START);
 802aeb8:	4b2d      	ldr	r3, [pc, #180]	; (802af70 <StartKeylessTask+0x1dc>)
 802aeba:	681b      	ldr	r3, [r3, #0]
 802aebc:	2102      	movs	r1, #2
 802aebe:	4618      	mov	r0, r3
 802aec0:	f00c fc6a 	bl	8037798 <osThreadFlagsSet>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802aec4:	2300      	movs	r3, #0
 802aec6:	75bb      	strb	r3, [r7, #22]
 802aec8:	e00c      	b.n	802aee4 <StartKeylessTask+0x150>
                        _LedToggle();
 802aeca:	f014 fc39 	bl	803f740 <_LedToggle>

                        _DelayMS((command + 1) * 50);
 802aece:	7bfb      	ldrb	r3, [r7, #15]
 802aed0:	3301      	adds	r3, #1
 802aed2:	2232      	movs	r2, #50	; 0x32
 802aed4:	fb02 f303 	mul.w	r3, r2, r3
 802aed8:	4618      	mov	r0, r3
 802aeda:	f014 fc0d 	bl	803f6f8 <_DelayMS>
                    for (uint8_t i = 0; i < (command + 1); i++) {
 802aede:	7dbb      	ldrb	r3, [r7, #22]
 802aee0:	3301      	adds	r3, #1
 802aee2:	75bb      	strb	r3, [r7, #22]
 802aee4:	7dba      	ldrb	r2, [r7, #22]
 802aee6:	7bfb      	ldrb	r3, [r7, #15]
 802aee8:	3301      	adds	r3, #1
 802aeea:	429a      	cmp	r2, r3
 802aeec:	dbed      	blt.n	802aeca <StartKeylessTask+0x136>
                    }
                    _LedWrite(0);
 802aeee:	2000      	movs	r0, #0
 802aef0:	f014 fc14 	bl	803f71c <_LedWrite>
                    osThreadFlagsSet(AudioTaskHandle, EVT_AUDIO_BEEP_STOP);
 802aef4:	4b1e      	ldr	r3, [pc, #120]	; (802af70 <StartKeylessTask+0x1dc>)
 802aef6:	681b      	ldr	r3, [r3, #0]
 802aef8:	2104      	movs	r1, #4
 802aefa:	4618      	mov	r0, r3
 802aefc:	f00c fc4c 	bl	8037798 <osThreadFlagsSet>
                }

                // reset pending flag
                osThreadFlagsClear(EVT_MASK);
 802af00:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802af04:	f00c fcaa 	bl	803785c <osThreadFlagsClear>
            }

            // handle Pairing
            if (notif & EVT_KEYLESS_PAIRING) {
 802af08:	693b      	ldr	r3, [r7, #16]
 802af0a:	469b      	mov	fp, r3
 802af0c:	f04f 0c00 	mov.w	ip, #0
 802af10:	f04f 0102 	mov.w	r1, #2
 802af14:	f04f 0200 	mov.w	r2, #0
 802af18:	ea0b 0301 	and.w	r3, fp, r1
 802af1c:	ea0c 0402 	and.w	r4, ip, r2
 802af20:	4323      	orrs	r3, r4
 802af22:	d011      	beq.n	802af48 <StartKeylessTask+0x1b4>
                if (KLESS_Pairing()) {
 802af24:	f7fd f87a 	bl	802801c <KLESS_Pairing>
 802af28:	4603      	mov	r3, r0
 802af2a:	2b00      	cmp	r3, #0
 802af2c:	d006      	beq.n	802af3c <StartKeylessTask+0x1a8>
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_OK);
 802af2e:	4b11      	ldr	r3, [pc, #68]	; (802af74 <StartKeylessTask+0x1e0>)
 802af30:	681b      	ldr	r3, [r3, #0]
 802af32:	2102      	movs	r1, #2
 802af34:	4618      	mov	r0, r3
 802af36:	f00c fc2f 	bl	8037798 <osThreadFlagsSet>
 802af3a:	e005      	b.n	802af48 <StartKeylessTask+0x1b4>
                } else {
                    osThreadFlagsSet(CommandTaskHandle, EVT_COMMAND_ERROR);
 802af3c:	4b0d      	ldr	r3, [pc, #52]	; (802af74 <StartKeylessTask+0x1e0>)
 802af3e:	681b      	ldr	r3, [r3, #0]
 802af40:	2101      	movs	r1, #1
 802af42:	4618      	mov	r0, r3
 802af44:	f00c fc28 	bl	8037798 <osThreadFlagsSet>
                }
            }
        }

        // update state
        KLESS_Refresh();
 802af48:	f7fd f8fa 	bl	8028140 <KLESS_Refresh>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802af4c:	e733      	b.n	802adb6 <StartKeylessTask+0x22>
 802af4e:	bf00      	nop
 802af50:	2000868c 	.word	0x2000868c
 802af54:	08043970 	.word	0x08043970
 802af58:	20000228 	.word	0x20000228
 802af5c:	08043984 	.word	0x08043984
 802af60:	20000004 	.word	0x20000004
 802af64:	40020800 	.word	0x40020800
 802af68:	08043998 	.word	0x08043998
 802af6c:	40020400 	.word	0x40020400
 802af70:	20008a50 	.word	0x20008a50
 802af74:	20008894 	.word	0x20008894

0802af78 <StartFingerTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFingerTask */
void StartFingerTask(void *argument)
{
 802af78:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802af7c:	b086      	sub	sp, #24
 802af7e:	af00      	add	r7, sp, #0
 802af80:	6078      	str	r0, [r7, #4]
    uint32_t notif;
    uint8_t driver, p;
    int8_t id;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802af82:	4b57      	ldr	r3, [pc, #348]	; (802b0e0 <StartFingerTask+0x168>)
 802af84:	6818      	ldr	r0, [r3, #0]
 802af86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802af8a:	2202      	movs	r2, #2
 802af8c:	2101      	movs	r1, #1
 802af8e:	f00c fe61 	bl	8037c54 <osEventFlagsWait>

    // Initialisation
    Finger_Init();
 802af92:	f7fb ffd7 	bl	8026f44 <Finger_Init>

    /* Infinite loop */
    for (;;) {
        // check if user put finger
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802af96:	2264      	movs	r2, #100	; 0x64
 802af98:	2100      	movs	r1, #0
 802af9a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802af9e:	f00c fcad 	bl	80378fc <osThreadFlagsWait>
 802afa2:	6138      	str	r0, [r7, #16]
        // proceed event
        if (_RTOS_ValidThreadFlag(notif)) {
 802afa4:	6938      	ldr	r0, [r7, #16]
 802afa6:	f014 fc0b 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802afaa:	4603      	mov	r3, r0
 802afac:	2b00      	cmp	r3, #0
 802afae:	d0f2      	beq.n	802af96 <StartFingerTask+0x1e>
            // Scan existing finger
            if (notif & EVT_FINGER_PLACED) {
 802afb0:	693b      	ldr	r3, [r7, #16]
 802afb2:	469b      	mov	fp, r3
 802afb4:	f04f 0c00 	mov.w	ip, #0
 802afb8:	f04f 0101 	mov.w	r1, #1
 802afbc:	f04f 0200 	mov.w	r2, #0
 802afc0:	ea0b 0301 	and.w	r3, fp, r1
 802afc4:	ea0c 0402 	and.w	r4, ip, r2
 802afc8:	4323      	orrs	r3, r4
 802afca:	d021      	beq.n	802b010 <StartFingerTask+0x98>
                id = Finger_AuthFast();
 802afcc:	f7fc f9e2 	bl	8027394 <Finger_AuthFast>
 802afd0:	4603      	mov	r3, r0
 802afd2:	75bb      	strb	r3, [r7, #22]
                // Finger is registered
                if (id >= 0) {
 802afd4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 802afd8:	2b00      	cmp	r3, #0
 802afda:	db19      	blt.n	802b010 <StartFingerTask+0x98>
                    // FIXME: use vehicle_state
                    VCU.d.state.knob = !VCU.d.state.knob;
 802afdc:	4b41      	ldr	r3, [pc, #260]	; (802b0e4 <StartFingerTask+0x16c>)
 802afde:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802afe2:	2b00      	cmp	r3, #0
 802afe4:	bf0c      	ite	eq
 802afe6:	2301      	moveq	r3, #1
 802afe8:	2300      	movne	r3, #0
 802afea:	b2db      	uxtb	r3, r3
 802afec:	461a      	mov	r2, r3
 802afee:	4b3d      	ldr	r3, [pc, #244]	; (802b0e4 <StartFingerTask+0x16c>)
 802aff0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

                    // Finger Heart-Beat
                    if (!VCU.d.state.knob) {
 802aff4:	4b3b      	ldr	r3, [pc, #236]	; (802b0e4 <StartFingerTask+0x16c>)
 802aff6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802affa:	2b00      	cmp	r3, #0
 802affc:	d101      	bne.n	802b002 <StartFingerTask+0x8a>
                        id = DRIVER_ID_NONE;
 802affe:	23ff      	movs	r3, #255	; 0xff
 802b000:	75bb      	strb	r3, [r7, #22]
                    }
                    VCU.d.driver_id = id;
 802b002:	7dba      	ldrb	r2, [r7, #22]
 802b004:	4b37      	ldr	r3, [pc, #220]	; (802b0e4 <StartFingerTask+0x16c>)
 802b006:	711a      	strb	r2, [r3, #4]

                    // Handle bounce effect
                    _DelayMS(5000);
 802b008:	f241 3088 	movw	r0, #5000	; 0x1388
 802b00c:	f014 fb74 	bl	803f6f8 <_DelayMS>
                }
            }

            if (notif & (EVT_FINGER_ADD | EVT_FINGER_DEL | EVT_FINGER_RST)) {
 802b010:	693b      	ldr	r3, [r7, #16]
 802b012:	469b      	mov	fp, r3
 802b014:	f04f 0c00 	mov.w	ip, #0
 802b018:	f04f 010e 	mov.w	r1, #14
 802b01c:	f04f 0200 	mov.w	r2, #0
 802b020:	ea0b 0301 	and.w	r3, fp, r1
 802b024:	ea0c 0402 	and.w	r4, ip, r2
 802b028:	4323      	orrs	r3, r4
 802b02a:	d053      	beq.n	802b0d4 <StartFingerTask+0x15c>
                // get driver value
                status = osMessageQueueGet(DriverQueueHandle, &driver, NULL, 0U);
 802b02c:	4b2e      	ldr	r3, [pc, #184]	; (802b0e8 <StartFingerTask+0x170>)
 802b02e:	6818      	ldr	r0, [r3, #0]
 802b030:	f107 010b 	add.w	r1, r7, #11
 802b034:	2300      	movs	r3, #0
 802b036:	2200      	movs	r2, #0
 802b038:	f00d f8c4 	bl	80381c4 <osMessageQueueGet>
 802b03c:	60f8      	str	r0, [r7, #12]

                if (status == osOK) {
 802b03e:	68fb      	ldr	r3, [r7, #12]
 802b040:	2b00      	cmp	r3, #0
 802b042:	d147      	bne.n	802b0d4 <StartFingerTask+0x15c>
                    if (notif & EVT_FINGER_ADD) {
 802b044:	693b      	ldr	r3, [r7, #16]
 802b046:	469b      	mov	fp, r3
 802b048:	f04f 0c00 	mov.w	ip, #0
 802b04c:	f04f 0102 	mov.w	r1, #2
 802b050:	f04f 0200 	mov.w	r2, #0
 802b054:	ea0b 0301 	and.w	r3, fp, r1
 802b058:	ea0c 0402 	and.w	r4, ip, r2
 802b05c:	4323      	orrs	r3, r4
 802b05e:	d006      	beq.n	802b06e <StartFingerTask+0xf6>
                        // Add new finger
                        p = Finger_Enroll(driver);
 802b060:	7afb      	ldrb	r3, [r7, #11]
 802b062:	4618      	mov	r0, r3
 802b064:	f7fb ff9e 	bl	8026fa4 <Finger_Enroll>
 802b068:	4603      	mov	r3, r0
 802b06a:	75fb      	strb	r3, [r7, #23]
 802b06c:	e026      	b.n	802b0bc <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_DEL) {
 802b06e:	693b      	ldr	r3, [r7, #16]
 802b070:	469b      	mov	fp, r3
 802b072:	f04f 0c00 	mov.w	ip, #0
 802b076:	f04f 0104 	mov.w	r1, #4
 802b07a:	f04f 0200 	mov.w	r2, #0
 802b07e:	ea0b 0301 	and.w	r3, fp, r1
 802b082:	ea0c 0402 	and.w	r4, ip, r2
 802b086:	4323      	orrs	r3, r4
 802b088:	d006      	beq.n	802b098 <StartFingerTask+0x120>
                        // Delete existing finger
                        p = Finger_DeleteID(driver);
 802b08a:	7afb      	ldrb	r3, [r7, #11]
 802b08c:	4618      	mov	r0, r3
 802b08e:	f7fc f91d 	bl	80272cc <Finger_DeleteID>
 802b092:	4603      	mov	r3, r0
 802b094:	75fb      	strb	r3, [r7, #23]
 802b096:	e011      	b.n	802b0bc <StartFingerTask+0x144>
                    } else if (notif & EVT_FINGER_RST) {
 802b098:	693b      	ldr	r3, [r7, #16]
 802b09a:	469b      	mov	fp, r3
 802b09c:	f04f 0c00 	mov.w	ip, #0
 802b0a0:	f04f 0108 	mov.w	r1, #8
 802b0a4:	f04f 0200 	mov.w	r2, #0
 802b0a8:	ea0b 0301 	and.w	r3, fp, r1
 802b0ac:	ea0c 0402 	and.w	r4, ip, r2
 802b0b0:	4323      	orrs	r3, r4
 802b0b2:	d003      	beq.n	802b0bc <StartFingerTask+0x144>
                        // Reset all finger database
                        p = Finger_EmptyDatabase();
 802b0b4:	f7fc f958 	bl	8027368 <Finger_EmptyDatabase>
 802b0b8:	4603      	mov	r3, r0
 802b0ba:	75fb      	strb	r3, [r7, #23]
                    }

                    // handle response
                    osThreadFlagsSet(CommandTaskHandle, p ? EVT_COMMAND_OK : EVT_COMMAND_ERROR);
 802b0bc:	4b0b      	ldr	r3, [pc, #44]	; (802b0ec <StartFingerTask+0x174>)
 802b0be:	681a      	ldr	r2, [r3, #0]
 802b0c0:	7dfb      	ldrb	r3, [r7, #23]
 802b0c2:	2b00      	cmp	r3, #0
 802b0c4:	d001      	beq.n	802b0ca <StartFingerTask+0x152>
 802b0c6:	2302      	movs	r3, #2
 802b0c8:	e000      	b.n	802b0cc <StartFingerTask+0x154>
 802b0ca:	2301      	movs	r3, #1
 802b0cc:	4619      	mov	r1, r3
 802b0ce:	4610      	mov	r0, r2
 802b0d0:	f00c fb62 	bl	8037798 <osThreadFlagsSet>
                }
            }

            // reset pending flag
            osThreadFlagsClear(EVT_MASK);
 802b0d4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b0d8:	f00c fbc0 	bl	803785c <osThreadFlagsClear>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b0dc:	e75b      	b.n	802af96 <StartFingerTask+0x1e>
 802b0de:	bf00      	nop
 802b0e0:	2000868c 	.word	0x2000868c
 802b0e4:	20000228 	.word	0x20000228
 802b0e8:	200087a8 	.word	0x200087a8
 802b0ec:	20008894 	.word	0x20008894

0802b0f0 <StartAudioTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 802b0f0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b0f4:	b084      	sub	sp, #16
 802b0f6:	af00      	add	r7, sp, #0
 802b0f8:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartAudioTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b0fa:	4b3e      	ldr	r3, [pc, #248]	; (802b1f4 <StartAudioTask+0x104>)
 802b0fc:	6818      	ldr	r0, [r3, #0]
 802b0fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b102:	2202      	movs	r2, #2
 802b104:	2101      	movs	r1, #1
 802b106:	f00c fda5 	bl	8037c54 <osEventFlagsWait>

    /* Initialize Wave player (Codec, DMA, I2C) */
    AUDIO_Init();
 802b10a:	f7fb fcaf 	bl	8026a6c <AUDIO_Init>
    // Play wave loop forever, hand-over to DMA, so CPU is free
    AUDIO_Play();
 802b10e:	f7fb fce5 	bl	8026adc <AUDIO_Play>

    /* Infinite loop */
    for (;;) {
        // wait with timeout
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b112:	2264      	movs	r2, #100	; 0x64
 802b114:	2100      	movs	r1, #0
 802b116:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b11a:	f00c fbef 	bl	80378fc <osThreadFlagsWait>
 802b11e:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b120:	68f8      	ldr	r0, [r7, #12]
 802b122:	f014 fb4d 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802b126:	4603      	mov	r3, r0
 802b128:	2b00      	cmp	r3, #0
 802b12a:	d05c      	beq.n	802b1e6 <StartAudioTask+0xf6>
            // Beep command
            if (notif & EVT_AUDIO_BEEP) {
 802b12c:	68fb      	ldr	r3, [r7, #12]
 802b12e:	469b      	mov	fp, r3
 802b130:	f04f 0c00 	mov.w	ip, #0
 802b134:	f04f 0101 	mov.w	r1, #1
 802b138:	f04f 0200 	mov.w	r2, #0
 802b13c:	ea0b 0301 	and.w	r3, fp, r1
 802b140:	ea0c 0402 	and.w	r4, ip, r2
 802b144:	4323      	orrs	r3, r4
 802b146:	d00a      	beq.n	802b15e <StartAudioTask+0x6e>
                // Beep
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b148:	21fa      	movs	r1, #250	; 0xfa
 802b14a:	200e      	movs	r0, #14
 802b14c:	f7fb fcec 	bl	8026b28 <AUDIO_BeepPlay>
                _DelayMS(250);
 802b150:	20fa      	movs	r0, #250	; 0xfa
 802b152:	f014 fad1 	bl	803f6f8 <_DelayMS>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 250);
 802b156:	21fa      	movs	r1, #250	; 0xfa
 802b158:	200e      	movs	r0, #14
 802b15a:	f7fb fce5 	bl	8026b28 <AUDIO_BeepPlay>
            }
            // Long-Beep Command
            if (notif & EVT_AUDIO_BEEP_START) {
 802b15e:	68fb      	ldr	r3, [r7, #12]
 802b160:	469b      	mov	fp, r3
 802b162:	f04f 0c00 	mov.w	ip, #0
 802b166:	f04f 0102 	mov.w	r1, #2
 802b16a:	f04f 0200 	mov.w	r2, #0
 802b16e:	ea0b 0301 	and.w	r3, fp, r1
 802b172:	ea0c 0402 	and.w	r4, ip, r2
 802b176:	4323      	orrs	r3, r4
 802b178:	d003      	beq.n	802b182 <StartAudioTask+0x92>
                AUDIO_BeepPlay(BEEP_FREQ_2000_HZ, 0);
 802b17a:	2100      	movs	r1, #0
 802b17c:	200e      	movs	r0, #14
 802b17e:	f7fb fcd3 	bl	8026b28 <AUDIO_BeepPlay>
            }
            if (notif & EVT_AUDIO_BEEP_STOP) {
 802b182:	68fb      	ldr	r3, [r7, #12]
 802b184:	469b      	mov	fp, r3
 802b186:	f04f 0c00 	mov.w	ip, #0
 802b18a:	f04f 0104 	mov.w	r1, #4
 802b18e:	f04f 0200 	mov.w	r2, #0
 802b192:	ea0b 0301 	and.w	r3, fp, r1
 802b196:	ea0c 0402 	and.w	r4, ip, r2
 802b19a:	4323      	orrs	r3, r4
 802b19c:	d001      	beq.n	802b1a2 <StartAudioTask+0xb2>
                AUDIO_BeepStop();
 802b19e:	f7fb fcea 	bl	8026b76 <AUDIO_BeepStop>
            }
            // Mute command
            if (notif & EVT_AUDIO_MUTE_ON) {
 802b1a2:	68fb      	ldr	r3, [r7, #12]
 802b1a4:	469b      	mov	fp, r3
 802b1a6:	f04f 0c00 	mov.w	ip, #0
 802b1aa:	f04f 0108 	mov.w	r1, #8
 802b1ae:	f04f 0200 	mov.w	r2, #0
 802b1b2:	ea0b 0301 	and.w	r3, fp, r1
 802b1b6:	ea0c 0402 	and.w	r4, ip, r2
 802b1ba:	4323      	orrs	r3, r4
 802b1bc:	d002      	beq.n	802b1c4 <StartAudioTask+0xd4>
                AUDIO_OUT_SetMute(AUDIO_MUTE_ON);
 802b1be:	2001      	movs	r0, #1
 802b1c0:	f7fb fd0e 	bl	8026be0 <AUDIO_OUT_SetMute>
            }
            if (notif & EVT_AUDIO_MUTE_OFF) {
 802b1c4:	68fb      	ldr	r3, [r7, #12]
 802b1c6:	469b      	mov	fp, r3
 802b1c8:	f04f 0c00 	mov.w	ip, #0
 802b1cc:	f04f 0110 	mov.w	r1, #16
 802b1d0:	f04f 0200 	mov.w	r2, #0
 802b1d4:	ea0b 0301 	and.w	r3, fp, r1
 802b1d8:	ea0c 0402 	and.w	r4, ip, r2
 802b1dc:	4323      	orrs	r3, r4
 802b1de:	d002      	beq.n	802b1e6 <StartAudioTask+0xf6>
                AUDIO_OUT_SetMute(AUDIO_MUTE_OFF);
 802b1e0:	2000      	movs	r0, #0
 802b1e2:	f7fb fcfd 	bl	8026be0 <AUDIO_OUT_SetMute>
            }
        }

        // update volume
        AUDIO_OUT_SetVolume(VCU.d.volume);
 802b1e6:	4b04      	ldr	r3, [pc, #16]	; (802b1f8 <StartAudioTask+0x108>)
 802b1e8:	7a1b      	ldrb	r3, [r3, #8]
 802b1ea:	4618      	mov	r0, r3
 802b1ec:	f7fb fce4 	bl	8026bb8 <AUDIO_OUT_SetVolume>
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny, 100);
 802b1f0:	e78f      	b.n	802b112 <StartAudioTask+0x22>
 802b1f2:	bf00      	nop
 802b1f4:	2000868c 	.word	0x2000868c
 802b1f8:	20000228 	.word	0x20000228

0802b1fc <StartSwitchTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSwitchTask */
void StartSwitchTask(void *argument)
{
 802b1fc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 802b200:	b084      	sub	sp, #16
 802b202:	af00      	add	r7, sp, #0
 802b204:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartSwitchTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b206:	4b37      	ldr	r3, [pc, #220]	; (802b2e4 <StartSwitchTask+0xe8>)
 802b208:	6818      	ldr	r0, [r3, #0]
 802b20a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b20e:	2202      	movs	r2, #2
 802b210:	2101      	movs	r1, #1
 802b212:	f00c fd1f 	bl	8037c54 <osEventFlagsWait>

    // Initialise
    HBAR_ReadStates();
 802b216:	f7fc fbab 	bl	8027970 <HBAR_ReadStates>
    // Check GPIOs state
    VCU.CheckMainPower();
 802b21a:	4b33      	ldr	r3, [pc, #204]	; (802b2e8 <StartSwitchTask+0xec>)
 802b21c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b21e:	4798      	blx	r3
    VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b220:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b224:	4831      	ldr	r0, [pc, #196]	; (802b2ec <StartSwitchTask+0xf0>)
 802b226:	f004 ff8f 	bl	8030148 <HAL_GPIO_ReadPin>
 802b22a:	4603      	mov	r3, r0
 802b22c:	461a      	mov	r2, r3
 802b22e:	4b2e      	ldr	r3, [pc, #184]	; (802b2e8 <StartSwitchTask+0xec>)
 802b230:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b234:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 802b238:	2102      	movs	r1, #2
 802b23a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b23e:	f00c fb5d 	bl	80378fc <osThreadFlagsWait>
 802b242:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b244:	68f8      	ldr	r0, [r7, #12]
 802b246:	f014 fabb 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802b24a:	4603      	mov	r3, r0
 802b24c:	2b00      	cmp	r3, #0
 802b24e:	d045      	beq.n	802b2dc <StartSwitchTask+0xe0>
            // handle bounce effect
            _DelayMS(50);
 802b250:	2032      	movs	r0, #50	; 0x32
 802b252:	f014 fa51 	bl	803f6f8 <_DelayMS>
            osThreadFlagsClear(EVT_MASK);
 802b256:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 802b25a:	f00c faff 	bl	803785c <osThreadFlagsClear>

            // Handle switch EXTI interrupt
            if (notif & EVT_SWITCH_TRIGGERED) {
 802b25e:	68fb      	ldr	r3, [r7, #12]
 802b260:	469b      	mov	fp, r3
 802b262:	f04f 0c00 	mov.w	ip, #0
 802b266:	f04f 0101 	mov.w	r1, #1
 802b26a:	f04f 0200 	mov.w	r2, #0
 802b26e:	ea0b 0301 	and.w	r3, fp, r1
 802b272:	ea0c 0402 	and.w	r4, ip, r2
 802b276:	4323      	orrs	r3, r4
 802b278:	d018      	beq.n	802b2ac <StartSwitchTask+0xb0>
                // Read all (to handle multiple switch change at the same time)
                HBAR_ReadStates();
 802b27a:	f7fc fb79 	bl	8027970 <HBAR_ReadStates>

                // handle select & set: timer
                HBAR_TimerSelectSet();
 802b27e:	f7fc fbdd 	bl	8027a3c <HBAR_TimerSelectSet>

                // Only handle Select & Set when in non-reverse
                if (!SW.list[SW_K_REVERSE].state) {
 802b282:	4b1b      	ldr	r3, [pc, #108]	; (802b2f0 <StartSwitchTask+0xf4>)
 802b284:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 802b288:	2b00      	cmp	r3, #0
 802b28a:	d10f      	bne.n	802b2ac <StartSwitchTask+0xb0>
                    // restore previous Mode
                    HBAR_RestoreMode();
 802b28c:	f7fc fb9c 	bl	80279c8 <HBAR_RestoreMode>

                    // handle Select & Set
                    if (SW.list[SW_K_SELECT].state) {
 802b290:	4b17      	ldr	r3, [pc, #92]	; (802b2f0 <StartSwitchTask+0xf4>)
 802b292:	7f1b      	ldrb	r3, [r3, #28]
 802b294:	2b00      	cmp	r3, #0
 802b296:	d002      	beq.n	802b29e <StartSwitchTask+0xa2>
                        // handle select key
                        HBAR_RunSelect();
 802b298:	f7fc fc50 	bl	8027b3c <HBAR_RunSelect>
 802b29c:	e006      	b.n	802b2ac <StartSwitchTask+0xb0>
                    } else if (SW.list[SW_K_SET].state) {
 802b29e:	4b14      	ldr	r3, [pc, #80]	; (802b2f0 <StartSwitchTask+0xf4>)
 802b2a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802b2a4:	2b00      	cmp	r3, #0
 802b2a6:	d001      	beq.n	802b2ac <StartSwitchTask+0xb0>
                        // handle set key
                        HBAR_RunSet();
 802b2a8:	f7fc fc6c 	bl	8027b84 <HBAR_RunSet>
            if (notif & EVT_SWITCH_STARTER_IRQ) {
                // check KNOB, KickStand, Keyless, Fingerprint

            }
            // KNOB IRQ
            if (notif & EVT_SWITCH_KNOB_IRQ) {
 802b2ac:	68fb      	ldr	r3, [r7, #12]
 802b2ae:	469b      	mov	fp, r3
 802b2b0:	f04f 0c00 	mov.w	ip, #0
 802b2b4:	f04f 0104 	mov.w	r1, #4
 802b2b8:	f04f 0200 	mov.w	r2, #0
 802b2bc:	ea0b 0301 	and.w	r3, fp, r1
 802b2c0:	ea0c 0402 	and.w	r4, ip, r2
 802b2c4:	4323      	orrs	r3, r4
 802b2c6:	d009      	beq.n	802b2dc <StartSwitchTask+0xe0>
                // get current state
                VCU.d.state.knob = HAL_GPIO_ReadPin(EXT_KNOB_IRQ_GPIO_Port, EXT_KNOB_IRQ_Pin);
 802b2c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b2cc:	4807      	ldr	r0, [pc, #28]	; (802b2ec <StartSwitchTask+0xf0>)
 802b2ce:	f004 ff3b 	bl	8030148 <HAL_GPIO_ReadPin>
 802b2d2:	4603      	mov	r3, r0
 802b2d4:	461a      	mov	r2, r3
 802b2d6:	4b04      	ldr	r3, [pc, #16]	; (802b2e8 <StartSwitchTask+0xec>)
 802b2d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            }
        }

        // Check REG_5V power state
        VCU.CheckMainPower();
 802b2dc:	4b02      	ldr	r3, [pc, #8]	; (802b2e8 <StartSwitchTask+0xec>)
 802b2de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802b2e0:	4798      	blx	r3
        notif = osThreadFlagsWait(EVT_MASK, osFlagsWaitAny | osFlagsNoClear, 500);
 802b2e2:	e7a7      	b.n	802b234 <StartSwitchTask+0x38>
 802b2e4:	2000868c 	.word	0x2000868c
 802b2e8:	20000228 	.word	0x20000228
 802b2ec:	40021000 	.word	0x40021000
 802b2f0:	20000004 	.word	0x20000004

0802b2f4 <StartCanRxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 802b2f4:	b580      	push	{r7, lr}
 802b2f6:	b084      	sub	sp, #16
 802b2f8:	af00      	add	r7, sp, #0
 802b2fa:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanRxTask */
    uint32_t notif;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b2fc:	4b20      	ldr	r3, [pc, #128]	; (802b380 <StartCanRxTask+0x8c>)
 802b2fe:	6818      	ldr	r0, [r3, #0]
 802b300:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b304:	2202      	movs	r2, #2
 802b306:	2101      	movs	r1, #1
 802b308:	f00c fca4 	bl	8037c54 <osEventFlagsWait>

    /* Infinite loop */
    for (;;) {
        // wait forever
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b30c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802b310:	2100      	movs	r1, #0
 802b312:	2001      	movs	r0, #1
 802b314:	f00c faf2 	bl	80378fc <osThreadFlagsWait>
 802b318:	60f8      	str	r0, [r7, #12]
        if (_RTOS_ValidThreadFlag(notif)) {
 802b31a:	68f8      	ldr	r0, [r7, #12]
 802b31c:	f014 fa50 	bl	803f7c0 <_RTOS_ValidThreadFlag>
 802b320:	4603      	mov	r3, r0
 802b322:	2b00      	cmp	r3, #0
 802b324:	d029      	beq.n	802b37a <StartCanRxTask+0x86>
            //			CANBUS_RxDebugger();

            // handle STD message
            switch (CANBUS_ReadID()) {
 802b326:	f7f8 fbfb 	bl	8023b20 <CANBUS_ReadID>
 802b32a:	4603      	mov	r3, r0
 802b32c:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b330:	d013      	beq.n	802b35a <StartCanRxTask+0x66>
 802b332:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 802b336:	d804      	bhi.n	802b342 <StartCanRxTask+0x4e>
 802b338:	2bb0      	cmp	r3, #176	; 0xb0
 802b33a:	d016      	beq.n	802b36a <StartCanRxTask+0x76>
 802b33c:	2bb1      	cmp	r3, #177	; 0xb1
 802b33e:	d018      	beq.n	802b372 <StartCanRxTask+0x7e>
                case CAND_BMS_PARAM_2 :
                    BMS.can.r.Param2();
                    break;
                default:

                    break;
 802b340:	e01c      	b.n	802b37c <StartCanRxTask+0x88>
            switch (CANBUS_ReadID()) {
 802b342:	f240 72c1 	movw	r2, #1985	; 0x7c1
 802b346:	4293      	cmp	r3, r2
 802b348:	d00b      	beq.n	802b362 <StartCanRxTask+0x6e>
 802b34a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 802b34e:	d000      	beq.n	802b352 <StartCanRxTask+0x5e>
                    break;
 802b350:	e014      	b.n	802b37c <StartCanRxTask+0x88>
                    HMI2.can.r.State();
 802b352:	4b0c      	ldr	r3, [pc, #48]	; (802b384 <StartCanRxTask+0x90>)
 802b354:	689b      	ldr	r3, [r3, #8]
 802b356:	4798      	blx	r3
                    break;
 802b358:	e010      	b.n	802b37c <StartCanRxTask+0x88>
                    HMI1.can.r.LeftState();
 802b35a:	4b0b      	ldr	r3, [pc, #44]	; (802b388 <StartCanRxTask+0x94>)
 802b35c:	699b      	ldr	r3, [r3, #24]
 802b35e:	4798      	blx	r3
                    break;
 802b360:	e00c      	b.n	802b37c <StartCanRxTask+0x88>
                    HMI1.can.r.RightState();
 802b362:	4b09      	ldr	r3, [pc, #36]	; (802b388 <StartCanRxTask+0x94>)
 802b364:	69db      	ldr	r3, [r3, #28]
 802b366:	4798      	blx	r3
                    break;
 802b368:	e008      	b.n	802b37c <StartCanRxTask+0x88>
                    BMS.can.r.Param1();
 802b36a:	4b08      	ldr	r3, [pc, #32]	; (802b38c <StartCanRxTask+0x98>)
 802b36c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802b36e:	4798      	blx	r3
                    break;
 802b370:	e004      	b.n	802b37c <StartCanRxTask+0x88>
                    BMS.can.r.Param2();
 802b372:	4b06      	ldr	r3, [pc, #24]	; (802b38c <StartCanRxTask+0x98>)
 802b374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b376:	4798      	blx	r3
                    break;
 802b378:	e000      	b.n	802b37c <StartCanRxTask+0x88>
            }
        }
 802b37a:	bf00      	nop
        notif = osThreadFlagsWait(EVT_CAN_RX_IT, osFlagsWaitAny, osWaitForever);
 802b37c:	e7c6      	b.n	802b30c <StartCanRxTask+0x18>
 802b37e:	bf00      	nop
 802b380:	2000868c 	.word	0x2000868c
 802b384:	20000210 	.word	0x20000210
 802b388:	200001e4 	.word	0x200001e4
 802b38c:	20000178 	.word	0x20000178

0802b390 <StartCanTxTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 802b390:	b580      	push	{r7, lr}
 802b392:	b086      	sub	sp, #24
 802b394:	af00      	add	r7, sp, #0
 802b396:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartCanTxTask */
    TickType_t lastWake, last500ms, last1000ms;

    // wait until ManagerTask done
    osEventFlagsWait(GlobalEventHandle, EVENT_READY, osFlagsNoClear, osWaitForever);
 802b398:	4b2b      	ldr	r3, [pc, #172]	; (802b448 <StartCanTxTask+0xb8>)
 802b39a:	6818      	ldr	r0, [r3, #0]
 802b39c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802b3a0:	2202      	movs	r2, #2
 802b3a2:	2101      	movs	r1, #1
 802b3a4:	f00c fc56 	bl	8037c54 <osEventFlagsWait>

    /* Infinite loop */
    last500ms = _GetTickMS();
 802b3a8:	f014 f9b1 	bl	803f70e <_GetTickMS>
 802b3ac:	6178      	str	r0, [r7, #20]
    last1000ms = _GetTickMS();
 802b3ae:	f014 f9ae 	bl	803f70e <_GetTickMS>
 802b3b2:	6138      	str	r0, [r7, #16]
    for (;;) {
        lastWake = _GetTickMS();
 802b3b4:	f014 f9ab 	bl	803f70e <_GetTickMS>
 802b3b8:	60f8      	str	r0, [r7, #12]

        // Send CAN data
        // send every 20m
        VCU.can.t.SwitchModeControl(&SW);
 802b3ba:	4b24      	ldr	r3, [pc, #144]	; (802b44c <StartCanTxTask+0xbc>)
 802b3bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b3be:	4824      	ldr	r0, [pc, #144]	; (802b450 <StartCanTxTask+0xc0>)
 802b3c0:	4798      	blx	r3

        // send every 500ms
        if (lastWake - last500ms > 500) {
 802b3c2:	68fa      	ldr	r2, [r7, #12]
 802b3c4:	697b      	ldr	r3, [r7, #20]
 802b3c6:	1ad3      	subs	r3, r2, r3
 802b3c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 802b3cc:	d906      	bls.n	802b3dc <StartCanTxTask+0x4c>
            last500ms = _GetTickMS();
 802b3ce:	f014 f99e 	bl	803f70e <_GetTickMS>
 802b3d2:	6178      	str	r0, [r7, #20]

            VCU.can.t.MixedData(&(SW.runner));
 802b3d4:	4b1d      	ldr	r3, [pc, #116]	; (802b44c <StartCanTxTask+0xbc>)
 802b3d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802b3d8:	481e      	ldr	r0, [pc, #120]	; (802b454 <StartCanTxTask+0xc4>)
 802b3da:	4798      	blx	r3
        }
        // send every 1000ms
        if (lastWake - last1000ms > 1000) {
 802b3dc:	68fa      	ldr	r2, [r7, #12]
 802b3de:	693b      	ldr	r3, [r7, #16]
 802b3e0:	1ad3      	subs	r3, r2, r3
 802b3e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b3e6:	d90a      	bls.n	802b3fe <StartCanTxTask+0x6e>
            last1000ms = _GetTickMS();
 802b3e8:	f014 f991 	bl	803f70e <_GetTickMS>
 802b3ec:	6138      	str	r0, [r7, #16]

            VCU.can.t.Datetime(&(VCU.d.rtc.timestamp));
 802b3ee:	4b17      	ldr	r3, [pc, #92]	; (802b44c <StartCanTxTask+0xbc>)
 802b3f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b3f2:	4819      	ldr	r0, [pc, #100]	; (802b458 <StartCanTxTask+0xc8>)
 802b3f4:	4798      	blx	r3
            VCU.can.t.SubTripData(&(SW.runner.mode.sub.trip[0]));
 802b3f6:	4b15      	ldr	r3, [pc, #84]	; (802b44c <StartCanTxTask+0xbc>)
 802b3f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b3fa:	4818      	ldr	r0, [pc, #96]	; (802b45c <StartCanTxTask+0xcc>)
 802b3fc:	4798      	blx	r3
        }

        // Handle Knob Changes
        BMS.PowerOverCan(VCU.d.state.knob);
 802b3fe:	4b18      	ldr	r3, [pc, #96]	; (802b460 <StartCanTxTask+0xd0>)
 802b400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b402:	4a12      	ldr	r2, [pc, #72]	; (802b44c <StartCanTxTask+0xbc>)
 802b404:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b408:	4610      	mov	r0, r2
 802b40a:	4798      	blx	r3
        HMI1.Power(VCU.d.state.knob);
 802b40c:	4b15      	ldr	r3, [pc, #84]	; (802b464 <StartCanTxTask+0xd4>)
 802b40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b410:	4a0e      	ldr	r2, [pc, #56]	; (802b44c <StartCanTxTask+0xbc>)
 802b412:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b416:	4610      	mov	r0, r2
 802b418:	4798      	blx	r3
        HMI2.PowerOverCan(VCU.d.state.knob);
 802b41a:	4b13      	ldr	r3, [pc, #76]	; (802b468 <StartCanTxTask+0xd8>)
 802b41c:	695b      	ldr	r3, [r3, #20]
 802b41e:	4a0b      	ldr	r2, [pc, #44]	; (802b44c <StartCanTxTask+0xbc>)
 802b420:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 802b424:	4610      	mov	r0, r2
 802b426:	4798      	blx	r3

        // Refresh state
        BMS.RefreshIndex();
 802b428:	4b0d      	ldr	r3, [pc, #52]	; (802b460 <StartCanTxTask+0xd0>)
 802b42a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b42c:	4798      	blx	r3
        HMI1.RefreshIndex();
 802b42e:	4b0d      	ldr	r3, [pc, #52]	; (802b464 <StartCanTxTask+0xd4>)
 802b430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b432:	4798      	blx	r3
        HMI2.Refresh();
 802b434:	4b0c      	ldr	r3, [pc, #48]	; (802b468 <StartCanTxTask+0xd8>)
 802b436:	691b      	ldr	r3, [r3, #16]
 802b438:	4798      	blx	r3

        // Periodic interval
        osDelayUntil(lastWake + 20);
 802b43a:	68fb      	ldr	r3, [r7, #12]
 802b43c:	3314      	adds	r3, #20
 802b43e:	4618      	mov	r0, r3
 802b440:	f00c fb1e 	bl	8037a80 <osDelayUntil>
        lastWake = _GetTickMS();
 802b444:	e7b6      	b.n	802b3b4 <StartCanTxTask+0x24>
 802b446:	bf00      	nop
 802b448:	2000868c 	.word	0x2000868c
 802b44c:	20000228 	.word	0x20000228
 802b450:	20000004 	.word	0x20000004
 802b454:	200000f4 	.word	0x200000f4
 802b458:	20000238 	.word	0x20000238
 802b45c:	20000104 	.word	0x20000104
 802b460:	20000178 	.word	0x20000178
 802b464:	200001e4 	.word	0x200001e4
 802b468:	20000210 	.word	0x20000210

0802b46c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 802b46c:	b580      	push	{r7, lr}
 802b46e:	b082      	sub	sp, #8
 802b470:	af00      	add	r7, sp, #0
 802b472:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM1) {
 802b474:	687b      	ldr	r3, [r7, #4]
 802b476:	681b      	ldr	r3, [r3, #0]
 802b478:	4a04      	ldr	r2, [pc, #16]	; (802b48c <HAL_TIM_PeriodElapsedCallback+0x20>)
 802b47a:	4293      	cmp	r3, r2
 802b47c:	d101      	bne.n	802b482 <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 802b47e:	f000 ff75 	bl	802c36c <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 802b482:	bf00      	nop
 802b484:	3708      	adds	r7, #8
 802b486:	46bd      	mov	sp, r7
 802b488:	bd80      	pop	{r7, pc}
 802b48a:	bf00      	nop
 802b48c:	40010000 	.word	0x40010000

0802b490 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 802b490:	b580      	push	{r7, lr}
 802b492:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    _Error("Error Handler fired.");
 802b494:	4802      	ldr	r0, [pc, #8]	; (802b4a0 <Error_Handler+0x10>)
 802b496:	f014 f95f 	bl	803f758 <_Error>
    /* USER CODE END Error_Handler_Debug */
}
 802b49a:	bf00      	nop
 802b49c:	bd80      	pop	{r7, pc}
 802b49e:	bf00      	nop
 802b4a0:	080439ac 	.word	0x080439ac

0802b4a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802b4a4:	b580      	push	{r7, lr}
 802b4a6:	b082      	sub	sp, #8
 802b4a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802b4aa:	2300      	movs	r3, #0
 802b4ac:	607b      	str	r3, [r7, #4]
 802b4ae:	4b12      	ldr	r3, [pc, #72]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b4b2:	4a11      	ldr	r2, [pc, #68]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802b4b8:	6453      	str	r3, [r2, #68]	; 0x44
 802b4ba:	4b0f      	ldr	r3, [pc, #60]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b4be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802b4c2:	607b      	str	r3, [r7, #4]
 802b4c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802b4c6:	2300      	movs	r3, #0
 802b4c8:	603b      	str	r3, [r7, #0]
 802b4ca:	4b0b      	ldr	r3, [pc, #44]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b4ce:	4a0a      	ldr	r2, [pc, #40]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802b4d4:	6413      	str	r3, [r2, #64]	; 0x40
 802b4d6:	4b08      	ldr	r3, [pc, #32]	; (802b4f8 <HAL_MspInit+0x54>)
 802b4d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b4da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802b4de:	603b      	str	r3, [r7, #0]
 802b4e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 802b4e2:	2200      	movs	r2, #0
 802b4e4:	210f      	movs	r1, #15
 802b4e6:	f06f 0001 	mvn.w	r0, #1
 802b4ea:	f002 fae0 	bl	802daae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802b4ee:	bf00      	nop
 802b4f0:	3708      	adds	r7, #8
 802b4f2:	46bd      	mov	sp, r7
 802b4f4:	bd80      	pop	{r7, pc}
 802b4f6:	bf00      	nop
 802b4f8:	40023800 	.word	0x40023800

0802b4fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 802b4fc:	b580      	push	{r7, lr}
 802b4fe:	b08a      	sub	sp, #40	; 0x28
 802b500:	af00      	add	r7, sp, #0
 802b502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b504:	f107 0314 	add.w	r3, r7, #20
 802b508:	2200      	movs	r2, #0
 802b50a:	601a      	str	r2, [r3, #0]
 802b50c:	605a      	str	r2, [r3, #4]
 802b50e:	609a      	str	r2, [r3, #8]
 802b510:	60da      	str	r2, [r3, #12]
 802b512:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 802b514:	687b      	ldr	r3, [r7, #4]
 802b516:	681b      	ldr	r3, [r3, #0]
 802b518:	4a2f      	ldr	r2, [pc, #188]	; (802b5d8 <HAL_ADC_MspInit+0xdc>)
 802b51a:	4293      	cmp	r3, r2
 802b51c:	d158      	bne.n	802b5d0 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 802b51e:	2300      	movs	r3, #0
 802b520:	613b      	str	r3, [r7, #16]
 802b522:	4b2e      	ldr	r3, [pc, #184]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b526:	4a2d      	ldr	r2, [pc, #180]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b52c:	6453      	str	r3, [r2, #68]	; 0x44
 802b52e:	4b2b      	ldr	r3, [pc, #172]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b536:	613b      	str	r3, [r7, #16]
 802b538:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b53a:	2300      	movs	r3, #0
 802b53c:	60fb      	str	r3, [r7, #12]
 802b53e:	4b27      	ldr	r3, [pc, #156]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b542:	4a26      	ldr	r2, [pc, #152]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b544:	f043 0302 	orr.w	r3, r3, #2
 802b548:	6313      	str	r3, [r2, #48]	; 0x30
 802b54a:	4b24      	ldr	r3, [pc, #144]	; (802b5dc <HAL_ADC_MspInit+0xe0>)
 802b54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b54e:	f003 0302 	and.w	r3, r3, #2
 802b552:	60fb      	str	r3, [r7, #12]
 802b554:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = INT_ADC_VBAT_Pin;
 802b556:	2302      	movs	r3, #2
 802b558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802b55a:	2303      	movs	r3, #3
 802b55c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b55e:	2300      	movs	r3, #0
 802b560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_ADC_VBAT_GPIO_Port, &GPIO_InitStruct);
 802b562:	f107 0314 	add.w	r3, r7, #20
 802b566:	4619      	mov	r1, r3
 802b568:	481d      	ldr	r0, [pc, #116]	; (802b5e0 <HAL_ADC_MspInit+0xe4>)
 802b56a:	f004 fb69 	bl	802fc40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 802b56e:	4b1d      	ldr	r3, [pc, #116]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b570:	4a1d      	ldr	r2, [pc, #116]	; (802b5e8 <HAL_ADC_MspInit+0xec>)
 802b572:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 802b574:	4b1b      	ldr	r3, [pc, #108]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b576:	2200      	movs	r2, #0
 802b578:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802b57a:	4b1a      	ldr	r3, [pc, #104]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b57c:	2200      	movs	r2, #0
 802b57e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 802b580:	4b18      	ldr	r3, [pc, #96]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b582:	2200      	movs	r2, #0
 802b584:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 802b586:	4b17      	ldr	r3, [pc, #92]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b588:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802b58c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 802b58e:	4b15      	ldr	r3, [pc, #84]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 802b594:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 802b596:	4b13      	ldr	r3, [pc, #76]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b598:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 802b59c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 802b59e:	4b11      	ldr	r3, [pc, #68]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 802b5a4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 802b5a6:	4b0f      	ldr	r3, [pc, #60]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802b5ac:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802b5ae:	4b0d      	ldr	r3, [pc, #52]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5b0:	2200      	movs	r2, #0
 802b5b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 802b5b4:	480b      	ldr	r0, [pc, #44]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5b6:	f003 ffa5 	bl	802f504 <HAL_DMA_Init>
 802b5ba:	4603      	mov	r3, r0
 802b5bc:	2b00      	cmp	r3, #0
 802b5be:	d001      	beq.n	802b5c4 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 802b5c0:	f7ff ff66 	bl	802b490 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 802b5c4:	687b      	ldr	r3, [r7, #4]
 802b5c6:	4a07      	ldr	r2, [pc, #28]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5c8:	639a      	str	r2, [r3, #56]	; 0x38
 802b5ca:	4a06      	ldr	r2, [pc, #24]	; (802b5e4 <HAL_ADC_MspInit+0xe8>)
 802b5cc:	687b      	ldr	r3, [r7, #4]
 802b5ce:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 802b5d0:	bf00      	nop
 802b5d2:	3728      	adds	r7, #40	; 0x28
 802b5d4:	46bd      	mov	sp, r7
 802b5d6:	bd80      	pop	{r7, pc}
 802b5d8:	40012000 	.word	0x40012000
 802b5dc:	40023800 	.word	0x40023800
 802b5e0:	40020400 	.word	0x40020400
 802b5e4:	200087ec 	.word	0x200087ec
 802b5e8:	40026410 	.word	0x40026410

0802b5ec <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 802b5ec:	b480      	push	{r7}
 802b5ee:	b085      	sub	sp, #20
 802b5f0:	af00      	add	r7, sp, #0
 802b5f2:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==AES)
 802b5f4:	687b      	ldr	r3, [r7, #4]
 802b5f6:	681b      	ldr	r3, [r3, #0]
 802b5f8:	4a0b      	ldr	r2, [pc, #44]	; (802b628 <HAL_CRYP_MspInit+0x3c>)
 802b5fa:	4293      	cmp	r3, r2
 802b5fc:	d10d      	bne.n	802b61a <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 802b5fe:	2300      	movs	r3, #0
 802b600:	60fb      	str	r3, [r7, #12]
 802b602:	4b0a      	ldr	r3, [pc, #40]	; (802b62c <HAL_CRYP_MspInit+0x40>)
 802b604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b606:	4a09      	ldr	r2, [pc, #36]	; (802b62c <HAL_CRYP_MspInit+0x40>)
 802b608:	f043 0310 	orr.w	r3, r3, #16
 802b60c:	6353      	str	r3, [r2, #52]	; 0x34
 802b60e:	4b07      	ldr	r3, [pc, #28]	; (802b62c <HAL_CRYP_MspInit+0x40>)
 802b610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802b612:	f003 0310 	and.w	r3, r3, #16
 802b616:	60fb      	str	r3, [r7, #12]
 802b618:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }

}
 802b61a:	bf00      	nop
 802b61c:	3714      	adds	r7, #20
 802b61e:	46bd      	mov	sp, r7
 802b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b624:	4770      	bx	lr
 802b626:	bf00      	nop
 802b628:	50060000 	.word	0x50060000
 802b62c:	40023800 	.word	0x40023800

0802b630 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 802b630:	b580      	push	{r7, lr}
 802b632:	b08a      	sub	sp, #40	; 0x28
 802b634:	af00      	add	r7, sp, #0
 802b636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b638:	f107 0314 	add.w	r3, r7, #20
 802b63c:	2200      	movs	r2, #0
 802b63e:	601a      	str	r2, [r3, #0]
 802b640:	605a      	str	r2, [r3, #4]
 802b642:	609a      	str	r2, [r3, #8]
 802b644:	60da      	str	r2, [r3, #12]
 802b646:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 802b648:	687b      	ldr	r3, [r7, #4]
 802b64a:	681b      	ldr	r3, [r3, #0]
 802b64c:	4a1d      	ldr	r2, [pc, #116]	; (802b6c4 <HAL_CAN_MspInit+0x94>)
 802b64e:	4293      	cmp	r3, r2
 802b650:	d133      	bne.n	802b6ba <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 802b652:	2300      	movs	r3, #0
 802b654:	613b      	str	r3, [r7, #16]
 802b656:	4b1c      	ldr	r3, [pc, #112]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b65a:	4a1b      	ldr	r2, [pc, #108]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b65c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 802b660:	6413      	str	r3, [r2, #64]	; 0x40
 802b662:	4b19      	ldr	r3, [pc, #100]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802b66a:	613b      	str	r3, [r7, #16]
 802b66c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802b66e:	2300      	movs	r3, #0
 802b670:	60fb      	str	r3, [r7, #12]
 802b672:	4b15      	ldr	r3, [pc, #84]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b676:	4a14      	ldr	r2, [pc, #80]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b678:	f043 0308 	orr.w	r3, r3, #8
 802b67c:	6313      	str	r3, [r2, #48]	; 0x30
 802b67e:	4b12      	ldr	r3, [pc, #72]	; (802b6c8 <HAL_CAN_MspInit+0x98>)
 802b680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b682:	f003 0308 	and.w	r3, r3, #8
 802b686:	60fb      	str	r3, [r7, #12]
 802b688:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = INT_CAN_RX_Pin|INT_CAN_TX_Pin;
 802b68a:	2303      	movs	r3, #3
 802b68c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b68e:	2302      	movs	r3, #2
 802b690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b692:	2300      	movs	r3, #0
 802b694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b696:	2303      	movs	r3, #3
 802b698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 802b69a:	2309      	movs	r3, #9
 802b69c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802b69e:	f107 0314 	add.w	r3, r7, #20
 802b6a2:	4619      	mov	r1, r3
 802b6a4:	4809      	ldr	r0, [pc, #36]	; (802b6cc <HAL_CAN_MspInit+0x9c>)
 802b6a6:	f004 facb 	bl	802fc40 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 802b6aa:	2200      	movs	r2, #0
 802b6ac:	2105      	movs	r1, #5
 802b6ae:	2014      	movs	r0, #20
 802b6b0:	f002 f9fd 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 802b6b4:	2014      	movs	r0, #20
 802b6b6:	f002 fa16 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 802b6ba:	bf00      	nop
 802b6bc:	3728      	adds	r7, #40	; 0x28
 802b6be:	46bd      	mov	sp, r7
 802b6c0:	bd80      	pop	{r7, pc}
 802b6c2:	bf00      	nop
 802b6c4:	40006400 	.word	0x40006400
 802b6c8:	40023800 	.word	0x40023800
 802b6cc:	40020c00 	.word	0x40020c00

0802b6d0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 802b6d0:	b480      	push	{r7}
 802b6d2:	b085      	sub	sp, #20
 802b6d4:	af00      	add	r7, sp, #0
 802b6d6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 802b6d8:	687b      	ldr	r3, [r7, #4]
 802b6da:	681b      	ldr	r3, [r3, #0]
 802b6dc:	4a0b      	ldr	r2, [pc, #44]	; (802b70c <HAL_CRC_MspInit+0x3c>)
 802b6de:	4293      	cmp	r3, r2
 802b6e0:	d10d      	bne.n	802b6fe <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 802b6e2:	2300      	movs	r3, #0
 802b6e4:	60fb      	str	r3, [r7, #12]
 802b6e6:	4b0a      	ldr	r3, [pc, #40]	; (802b710 <HAL_CRC_MspInit+0x40>)
 802b6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6ea:	4a09      	ldr	r2, [pc, #36]	; (802b710 <HAL_CRC_MspInit+0x40>)
 802b6ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802b6f0:	6313      	str	r3, [r2, #48]	; 0x30
 802b6f2:	4b07      	ldr	r3, [pc, #28]	; (802b710 <HAL_CRC_MspInit+0x40>)
 802b6f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b6f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802b6fa:	60fb      	str	r3, [r7, #12]
 802b6fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 802b6fe:	bf00      	nop
 802b700:	3714      	adds	r7, #20
 802b702:	46bd      	mov	sp, r7
 802b704:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b708:	4770      	bx	lr
 802b70a:	bf00      	nop
 802b70c:	40023000 	.word	0x40023000
 802b710:	40023800 	.word	0x40023800

0802b714 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802b714:	b580      	push	{r7, lr}
 802b716:	b08e      	sub	sp, #56	; 0x38
 802b718:	af00      	add	r7, sp, #0
 802b71a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b71c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b720:	2200      	movs	r2, #0
 802b722:	601a      	str	r2, [r3, #0]
 802b724:	605a      	str	r2, [r3, #4]
 802b726:	609a      	str	r2, [r3, #8]
 802b728:	60da      	str	r2, [r3, #12]
 802b72a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 802b72c:	687b      	ldr	r3, [r7, #4]
 802b72e:	681b      	ldr	r3, [r3, #0]
 802b730:	4a6c      	ldr	r2, [pc, #432]	; (802b8e4 <HAL_I2C_MspInit+0x1d0>)
 802b732:	4293      	cmp	r3, r2
 802b734:	d13c      	bne.n	802b7b0 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b736:	2300      	movs	r3, #0
 802b738:	623b      	str	r3, [r7, #32]
 802b73a:	4b6b      	ldr	r3, [pc, #428]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b73c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b73e:	4a6a      	ldr	r2, [pc, #424]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b740:	f043 0302 	orr.w	r3, r3, #2
 802b744:	6313      	str	r3, [r2, #48]	; 0x30
 802b746:	4b68      	ldr	r3, [pc, #416]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b74a:	f003 0302 	and.w	r3, r3, #2
 802b74e:	623b      	str	r3, [r7, #32]
 802b750:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin;
 802b752:	23c0      	movs	r3, #192	; 0xc0
 802b754:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b756:	2312      	movs	r3, #18
 802b758:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b75a:	2301      	movs	r3, #1
 802b75c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b75e:	2303      	movs	r3, #3
 802b760:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 802b762:	2304      	movs	r3, #4
 802b764:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b76a:	4619      	mov	r1, r3
 802b76c:	485f      	ldr	r0, [pc, #380]	; (802b8ec <HAL_I2C_MspInit+0x1d8>)
 802b76e:	f004 fa67 	bl	802fc40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 802b772:	2300      	movs	r3, #0
 802b774:	61fb      	str	r3, [r7, #28]
 802b776:	4b5c      	ldr	r3, [pc, #368]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b77a:	4a5b      	ldr	r2, [pc, #364]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b77c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802b780:	6413      	str	r3, [r2, #64]	; 0x40
 802b782:	4b59      	ldr	r3, [pc, #356]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802b78a:	61fb      	str	r3, [r7, #28]
 802b78c:	69fb      	ldr	r3, [r7, #28]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 802b78e:	2200      	movs	r2, #0
 802b790:	2105      	movs	r1, #5
 802b792:	201f      	movs	r0, #31
 802b794:	f002 f98b 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 802b798:	201f      	movs	r0, #31
 802b79a:	f002 f9a4 	bl	802dae6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 802b79e:	2200      	movs	r2, #0
 802b7a0:	2105      	movs	r1, #5
 802b7a2:	2020      	movs	r0, #32
 802b7a4:	f002 f983 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 802b7a8:	2020      	movs	r0, #32
 802b7aa:	f002 f99c 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 802b7ae:	e094      	b.n	802b8da <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C2)
 802b7b0:	687b      	ldr	r3, [r7, #4]
 802b7b2:	681b      	ldr	r3, [r3, #0]
 802b7b4:	4a4e      	ldr	r2, [pc, #312]	; (802b8f0 <HAL_I2C_MspInit+0x1dc>)
 802b7b6:	4293      	cmp	r3, r2
 802b7b8:	d13e      	bne.n	802b838 <HAL_I2C_MspInit+0x124>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b7ba:	2300      	movs	r3, #0
 802b7bc:	61bb      	str	r3, [r7, #24]
 802b7be:	4b4a      	ldr	r3, [pc, #296]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b7c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b7c2:	4a49      	ldr	r2, [pc, #292]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b7c4:	f043 0302 	orr.w	r3, r3, #2
 802b7c8:	6313      	str	r3, [r2, #48]	; 0x30
 802b7ca:	4b47      	ldr	r3, [pc, #284]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b7cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b7ce:	f003 0302 	and.w	r3, r3, #2
 802b7d2:	61bb      	str	r3, [r7, #24]
 802b7d4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = INT_EEPROM_SCL_Pin;
 802b7d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802b7da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7dc:	2312      	movs	r3, #18
 802b7de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b7e0:	2301      	movs	r3, #1
 802b7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b7e4:	2303      	movs	r3, #3
 802b7e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 802b7e8:	2304      	movs	r3, #4
 802b7ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 802b7ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b7f0:	4619      	mov	r1, r3
 802b7f2:	483e      	ldr	r0, [pc, #248]	; (802b8ec <HAL_I2C_MspInit+0x1d8>)
 802b7f4:	f004 fa24 	bl	802fc40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_EEPROM_SDA_Pin;
 802b7f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b7fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b7fe:	2312      	movs	r3, #18
 802b800:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b802:	2301      	movs	r3, #1
 802b804:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b806:	2303      	movs	r3, #3
 802b808:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 802b80a:	2309      	movs	r3, #9
 802b80c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_EEPROM_SDA_GPIO_Port, &GPIO_InitStruct);
 802b80e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b812:	4619      	mov	r1, r3
 802b814:	4835      	ldr	r0, [pc, #212]	; (802b8ec <HAL_I2C_MspInit+0x1d8>)
 802b816:	f004 fa13 	bl	802fc40 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 802b81a:	2300      	movs	r3, #0
 802b81c:	617b      	str	r3, [r7, #20]
 802b81e:	4b32      	ldr	r3, [pc, #200]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b822:	4a31      	ldr	r2, [pc, #196]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b824:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802b828:	6413      	str	r3, [r2, #64]	; 0x40
 802b82a:	4b2f      	ldr	r3, [pc, #188]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b82e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802b832:	617b      	str	r3, [r7, #20]
 802b834:	697b      	ldr	r3, [r7, #20]
}
 802b836:	e050      	b.n	802b8da <HAL_I2C_MspInit+0x1c6>
  else if(hi2c->Instance==I2C3)
 802b838:	687b      	ldr	r3, [r7, #4]
 802b83a:	681b      	ldr	r3, [r3, #0]
 802b83c:	4a2d      	ldr	r2, [pc, #180]	; (802b8f4 <HAL_I2C_MspInit+0x1e0>)
 802b83e:	4293      	cmp	r3, r2
 802b840:	d14b      	bne.n	802b8da <HAL_I2C_MspInit+0x1c6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b842:	2300      	movs	r3, #0
 802b844:	613b      	str	r3, [r7, #16]
 802b846:	4b28      	ldr	r3, [pc, #160]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b84a:	4a27      	ldr	r2, [pc, #156]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b84c:	f043 0304 	orr.w	r3, r3, #4
 802b850:	6313      	str	r3, [r2, #48]	; 0x30
 802b852:	4b25      	ldr	r3, [pc, #148]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b856:	f003 0304 	and.w	r3, r3, #4
 802b85a:	613b      	str	r3, [r7, #16]
 802b85c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b85e:	2300      	movs	r3, #0
 802b860:	60fb      	str	r3, [r7, #12]
 802b862:	4b21      	ldr	r3, [pc, #132]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b866:	4a20      	ldr	r2, [pc, #128]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b868:	f043 0301 	orr.w	r3, r3, #1
 802b86c:	6313      	str	r3, [r2, #48]	; 0x30
 802b86e:	4b1e      	ldr	r3, [pc, #120]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b872:	f003 0301 	and.w	r3, r3, #1
 802b876:	60fb      	str	r3, [r7, #12]
 802b878:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GYRO_SDA_Pin;
 802b87a:	f44f 7300 	mov.w	r3, #512	; 0x200
 802b87e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b880:	2312      	movs	r3, #18
 802b882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b884:	2301      	movs	r3, #1
 802b886:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b888:	2303      	movs	r3, #3
 802b88a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b88c:	2304      	movs	r3, #4
 802b88e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SDA_GPIO_Port, &GPIO_InitStruct);
 802b890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b894:	4619      	mov	r1, r3
 802b896:	4818      	ldr	r0, [pc, #96]	; (802b8f8 <HAL_I2C_MspInit+0x1e4>)
 802b898:	f004 f9d2 	bl	802fc40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = INT_GYRO_SCL_Pin;
 802b89c:	f44f 7380 	mov.w	r3, #256	; 0x100
 802b8a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b8a2:	2312      	movs	r3, #18
 802b8a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b8a6:	2301      	movs	r3, #1
 802b8a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b8aa:	2303      	movs	r3, #3
 802b8ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802b8ae:	2304      	movs	r3, #4
 802b8b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(INT_GYRO_SCL_GPIO_Port, &GPIO_InitStruct);
 802b8b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802b8b6:	4619      	mov	r1, r3
 802b8b8:	4810      	ldr	r0, [pc, #64]	; (802b8fc <HAL_I2C_MspInit+0x1e8>)
 802b8ba:	f004 f9c1 	bl	802fc40 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 802b8be:	2300      	movs	r3, #0
 802b8c0:	60bb      	str	r3, [r7, #8]
 802b8c2:	4b09      	ldr	r3, [pc, #36]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b8c6:	4a08      	ldr	r2, [pc, #32]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b8c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 802b8cc:	6413      	str	r3, [r2, #64]	; 0x40
 802b8ce:	4b06      	ldr	r3, [pc, #24]	; (802b8e8 <HAL_I2C_MspInit+0x1d4>)
 802b8d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b8d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 802b8d6:	60bb      	str	r3, [r7, #8]
 802b8d8:	68bb      	ldr	r3, [r7, #8]
}
 802b8da:	bf00      	nop
 802b8dc:	3738      	adds	r7, #56	; 0x38
 802b8de:	46bd      	mov	sp, r7
 802b8e0:	bd80      	pop	{r7, pc}
 802b8e2:	bf00      	nop
 802b8e4:	40005400 	.word	0x40005400
 802b8e8:	40023800 	.word	0x40023800
 802b8ec:	40020400 	.word	0x40020400
 802b8f0:	40005800 	.word	0x40005800
 802b8f4:	40005c00 	.word	0x40005c00
 802b8f8:	40020800 	.word	0x40020800
 802b8fc:	40020000 	.word	0x40020000

0802b900 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 802b900:	b580      	push	{r7, lr}
 802b902:	b082      	sub	sp, #8
 802b904:	af00      	add	r7, sp, #0
 802b906:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 802b908:	687b      	ldr	r3, [r7, #4]
 802b90a:	681b      	ldr	r3, [r3, #0]
 802b90c:	4a1e      	ldr	r2, [pc, #120]	; (802b988 <HAL_I2C_MspDeInit+0x88>)
 802b90e:	4293      	cmp	r3, r2
 802b910:	d110      	bne.n	802b934 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 802b912:	4b1e      	ldr	r3, [pc, #120]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b916:	4a1d      	ldr	r2, [pc, #116]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b918:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802b91c:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INT_AUDIO_SCL_Pin|INT_AUDIO_SDA_Pin);
 802b91e:	21c0      	movs	r1, #192	; 0xc0
 802b920:	481b      	ldr	r0, [pc, #108]	; (802b990 <HAL_I2C_MspDeInit+0x90>)
 802b922:	f004 fb1f 	bl	802ff64 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 802b926:	201f      	movs	r0, #31
 802b928:	f002 f8eb 	bl	802db02 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 802b92c:	2020      	movs	r0, #32
 802b92e:	f002 f8e8 	bl	802db02 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 802b932:	e025      	b.n	802b980 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C2)
 802b934:	687b      	ldr	r3, [r7, #4]
 802b936:	681b      	ldr	r3, [r3, #0]
 802b938:	4a16      	ldr	r2, [pc, #88]	; (802b994 <HAL_I2C_MspDeInit+0x94>)
 802b93a:	4293      	cmp	r3, r2
 802b93c:	d10b      	bne.n	802b956 <HAL_I2C_MspDeInit+0x56>
    __HAL_RCC_I2C2_CLK_DISABLE();
 802b93e:	4b13      	ldr	r3, [pc, #76]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b942:	4a12      	ldr	r2, [pc, #72]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b944:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 802b948:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, INT_EEPROM_SCL_Pin|INT_EEPROM_SDA_Pin);
 802b94a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 802b94e:	4810      	ldr	r0, [pc, #64]	; (802b990 <HAL_I2C_MspDeInit+0x90>)
 802b950:	f004 fb08 	bl	802ff64 <HAL_GPIO_DeInit>
}
 802b954:	e014      	b.n	802b980 <HAL_I2C_MspDeInit+0x80>
  else if(hi2c->Instance==I2C3)
 802b956:	687b      	ldr	r3, [r7, #4]
 802b958:	681b      	ldr	r3, [r3, #0]
 802b95a:	4a0f      	ldr	r2, [pc, #60]	; (802b998 <HAL_I2C_MspDeInit+0x98>)
 802b95c:	4293      	cmp	r3, r2
 802b95e:	d10f      	bne.n	802b980 <HAL_I2C_MspDeInit+0x80>
    __HAL_RCC_I2C3_CLK_DISABLE();
 802b960:	4b0a      	ldr	r3, [pc, #40]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b964:	4a09      	ldr	r2, [pc, #36]	; (802b98c <HAL_I2C_MspDeInit+0x8c>)
 802b966:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 802b96a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(INT_GYRO_SDA_GPIO_Port, INT_GYRO_SDA_Pin);
 802b96c:	f44f 7100 	mov.w	r1, #512	; 0x200
 802b970:	480a      	ldr	r0, [pc, #40]	; (802b99c <HAL_I2C_MspDeInit+0x9c>)
 802b972:	f004 faf7 	bl	802ff64 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(INT_GYRO_SCL_GPIO_Port, INT_GYRO_SCL_Pin);
 802b976:	f44f 7180 	mov.w	r1, #256	; 0x100
 802b97a:	4809      	ldr	r0, [pc, #36]	; (802b9a0 <HAL_I2C_MspDeInit+0xa0>)
 802b97c:	f004 faf2 	bl	802ff64 <HAL_GPIO_DeInit>
}
 802b980:	bf00      	nop
 802b982:	3708      	adds	r7, #8
 802b984:	46bd      	mov	sp, r7
 802b986:	bd80      	pop	{r7, pc}
 802b988:	40005400 	.word	0x40005400
 802b98c:	40023800 	.word	0x40023800
 802b990:	40020400 	.word	0x40020400
 802b994:	40005800 	.word	0x40005800
 802b998:	40005c00 	.word	0x40005c00
 802b99c:	40020800 	.word	0x40020800
 802b9a0:	40020000 	.word	0x40020000

0802b9a4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 802b9a4:	b580      	push	{r7, lr}
 802b9a6:	b08a      	sub	sp, #40	; 0x28
 802b9a8:	af00      	add	r7, sp, #0
 802b9aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b9ac:	f107 0314 	add.w	r3, r7, #20
 802b9b0:	2200      	movs	r2, #0
 802b9b2:	601a      	str	r2, [r3, #0]
 802b9b4:	605a      	str	r2, [r3, #4]
 802b9b6:	609a      	str	r2, [r3, #8]
 802b9b8:	60da      	str	r2, [r3, #12]
 802b9ba:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 802b9bc:	687b      	ldr	r3, [r7, #4]
 802b9be:	681b      	ldr	r3, [r3, #0]
 802b9c0:	4a48      	ldr	r2, [pc, #288]	; (802bae4 <HAL_I2S_MspInit+0x140>)
 802b9c2:	4293      	cmp	r3, r2
 802b9c4:	f040 808a 	bne.w	802badc <HAL_I2S_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 802b9c8:	2300      	movs	r3, #0
 802b9ca:	613b      	str	r3, [r7, #16]
 802b9cc:	4b46      	ldr	r3, [pc, #280]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b9d0:	4a45      	ldr	r2, [pc, #276]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802b9d6:	6413      	str	r3, [r2, #64]	; 0x40
 802b9d8:	4b43      	ldr	r3, [pc, #268]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b9dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802b9e0:	613b      	str	r3, [r7, #16]
 802b9e2:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b9e4:	2300      	movs	r3, #0
 802b9e6:	60fb      	str	r3, [r7, #12]
 802b9e8:	4b3f      	ldr	r3, [pc, #252]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b9ec:	4a3e      	ldr	r2, [pc, #248]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9ee:	f043 0301 	orr.w	r3, r3, #1
 802b9f2:	6313      	str	r3, [r2, #48]	; 0x30
 802b9f4:	4b3c      	ldr	r3, [pc, #240]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802b9f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b9f8:	f003 0301 	and.w	r3, r3, #1
 802b9fc:	60fb      	str	r3, [r7, #12]
 802b9fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802ba00:	2300      	movs	r3, #0
 802ba02:	60bb      	str	r3, [r7, #8]
 802ba04:	4b38      	ldr	r3, [pc, #224]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802ba06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802ba08:	4a37      	ldr	r2, [pc, #220]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802ba0a:	f043 0304 	orr.w	r3, r3, #4
 802ba0e:	6313      	str	r3, [r2, #48]	; 0x30
 802ba10:	4b35      	ldr	r3, [pc, #212]	; (802bae8 <HAL_I2S_MspInit+0x144>)
 802ba12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802ba14:	f003 0304 	and.w	r3, r3, #4
 802ba18:	60bb      	str	r3, [r7, #8]
 802ba1a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = INT_AUDIO_LRCK_Pin;
 802ba1c:	2310      	movs	r3, #16
 802ba1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802ba20:	2302      	movs	r3, #2
 802ba22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802ba24:	2300      	movs	r3, #0
 802ba26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802ba28:	2300      	movs	r3, #0
 802ba2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802ba2c:	2306      	movs	r3, #6
 802ba2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_AUDIO_LRCK_GPIO_Port, &GPIO_InitStruct);
 802ba30:	f107 0314 	add.w	r3, r7, #20
 802ba34:	4619      	mov	r1, r3
 802ba36:	482d      	ldr	r0, [pc, #180]	; (802baec <HAL_I2S_MspInit+0x148>)
 802ba38:	f004 f902 	bl	802fc40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INT_AUDIO_MCLK_Pin|INT_AUDIO_SCLK_Pin|INT_AUDIO_SDIN_Pin;
 802ba3c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 802ba40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802ba42:	2302      	movs	r3, #2
 802ba44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802ba46:	2300      	movs	r3, #0
 802ba48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802ba4a:	2300      	movs	r3, #0
 802ba4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802ba4e:	2306      	movs	r3, #6
 802ba50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802ba52:	f107 0314 	add.w	r3, r7, #20
 802ba56:	4619      	mov	r1, r3
 802ba58:	4825      	ldr	r0, [pc, #148]	; (802baf0 <HAL_I2S_MspInit+0x14c>)
 802ba5a:	f004 f8f1 	bl	802fc40 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 802ba5e:	4b25      	ldr	r3, [pc, #148]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba60:	4a25      	ldr	r2, [pc, #148]	; (802baf8 <HAL_I2S_MspInit+0x154>)
 802ba62:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 802ba64:	4b23      	ldr	r3, [pc, #140]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba66:	2200      	movs	r2, #0
 802ba68:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 802ba6a:	4b22      	ldr	r3, [pc, #136]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba6c:	2240      	movs	r2, #64	; 0x40
 802ba6e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 802ba70:	4b20      	ldr	r3, [pc, #128]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba72:	2200      	movs	r2, #0
 802ba74:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 802ba76:	4b1f      	ldr	r3, [pc, #124]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802ba7c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802ba7e:	4b1d      	ldr	r3, [pc, #116]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba80:	2200      	movs	r2, #0
 802ba82:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802ba84:	4b1b      	ldr	r3, [pc, #108]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba86:	2200      	movs	r2, #0
 802ba88:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 802ba8a:	4b1a      	ldr	r3, [pc, #104]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba8c:	2200      	movs	r2, #0
 802ba8e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 802ba90:	4b18      	ldr	r3, [pc, #96]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802ba96:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 802ba98:	4b16      	ldr	r3, [pc, #88]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802ba9a:	2204      	movs	r2, #4
 802ba9c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 802ba9e:	4b15      	ldr	r3, [pc, #84]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802baa0:	2203      	movs	r2, #3
 802baa2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 802baa4:	4b13      	ldr	r3, [pc, #76]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802baa6:	2200      	movs	r2, #0
 802baa8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 802baaa:	4b12      	ldr	r3, [pc, #72]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802baac:	2200      	movs	r2, #0
 802baae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 802bab0:	4810      	ldr	r0, [pc, #64]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802bab2:	f003 fd27 	bl	802f504 <HAL_DMA_Init>
 802bab6:	4603      	mov	r3, r0
 802bab8:	2b00      	cmp	r3, #0
 802baba:	d001      	beq.n	802bac0 <HAL_I2S_MspInit+0x11c>
    {
      Error_Handler();
 802babc:	f7ff fce8 	bl	802b490 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 802bac0:	687b      	ldr	r3, [r7, #4]
 802bac2:	4a0c      	ldr	r2, [pc, #48]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802bac4:	639a      	str	r2, [r3, #56]	; 0x38
 802bac6:	4a0b      	ldr	r2, [pc, #44]	; (802baf4 <HAL_I2S_MspInit+0x150>)
 802bac8:	687b      	ldr	r3, [r7, #4]
 802baca:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 802bacc:	2200      	movs	r2, #0
 802bace:	2105      	movs	r1, #5
 802bad0:	2033      	movs	r0, #51	; 0x33
 802bad2:	f001 ffec 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 802bad6:	2033      	movs	r0, #51	; 0x33
 802bad8:	f002 f805 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 802badc:	bf00      	nop
 802bade:	3728      	adds	r7, #40	; 0x28
 802bae0:	46bd      	mov	sp, r7
 802bae2:	bd80      	pop	{r7, pc}
 802bae4:	40003c00 	.word	0x40003c00
 802bae8:	40023800 	.word	0x40023800
 802baec:	40020000 	.word	0x40020000
 802baf0:	40020800 	.word	0x40020800
 802baf4:	20008698 	.word	0x20008698
 802baf8:	400260b8 	.word	0x400260b8

0802bafc <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 802bafc:	b480      	push	{r7}
 802bafe:	b085      	sub	sp, #20
 802bb00:	af00      	add	r7, sp, #0
 802bb02:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 802bb04:	687b      	ldr	r3, [r7, #4]
 802bb06:	681b      	ldr	r3, [r3, #0]
 802bb08:	4a0b      	ldr	r2, [pc, #44]	; (802bb38 <HAL_RNG_MspInit+0x3c>)
 802bb0a:	4293      	cmp	r3, r2
 802bb0c:	d10d      	bne.n	802bb2a <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 802bb0e:	2300      	movs	r3, #0
 802bb10:	60fb      	str	r3, [r7, #12]
 802bb12:	4b0a      	ldr	r3, [pc, #40]	; (802bb3c <HAL_RNG_MspInit+0x40>)
 802bb14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bb16:	4a09      	ldr	r2, [pc, #36]	; (802bb3c <HAL_RNG_MspInit+0x40>)
 802bb18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802bb1c:	6353      	str	r3, [r2, #52]	; 0x34
 802bb1e:	4b07      	ldr	r3, [pc, #28]	; (802bb3c <HAL_RNG_MspInit+0x40>)
 802bb20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bb22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802bb26:	60fb      	str	r3, [r7, #12]
 802bb28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 802bb2a:	bf00      	nop
 802bb2c:	3714      	adds	r7, #20
 802bb2e:	46bd      	mov	sp, r7
 802bb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bb34:	4770      	bx	lr
 802bb36:	bf00      	nop
 802bb38:	50060800 	.word	0x50060800
 802bb3c:	40023800 	.word	0x40023800

0802bb40 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 802bb40:	b480      	push	{r7}
 802bb42:	b083      	sub	sp, #12
 802bb44:	af00      	add	r7, sp, #0
 802bb46:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 802bb48:	687b      	ldr	r3, [r7, #4]
 802bb4a:	681b      	ldr	r3, [r3, #0]
 802bb4c:	4a05      	ldr	r2, [pc, #20]	; (802bb64 <HAL_RTC_MspInit+0x24>)
 802bb4e:	4293      	cmp	r3, r2
 802bb50:	d102      	bne.n	802bb58 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 802bb52:	4b05      	ldr	r3, [pc, #20]	; (802bb68 <HAL_RTC_MspInit+0x28>)
 802bb54:	2201      	movs	r2, #1
 802bb56:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 802bb58:	bf00      	nop
 802bb5a:	370c      	adds	r7, #12
 802bb5c:	46bd      	mov	sp, r7
 802bb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bb62:	4770      	bx	lr
 802bb64:	40002800 	.word	0x40002800
 802bb68:	42470e3c 	.word	0x42470e3c

0802bb6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 802bb6c:	b580      	push	{r7, lr}
 802bb6e:	b08a      	sub	sp, #40	; 0x28
 802bb70:	af00      	add	r7, sp, #0
 802bb72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bb74:	f107 0314 	add.w	r3, r7, #20
 802bb78:	2200      	movs	r2, #0
 802bb7a:	601a      	str	r2, [r3, #0]
 802bb7c:	605a      	str	r2, [r3, #4]
 802bb7e:	609a      	str	r2, [r3, #8]
 802bb80:	60da      	str	r2, [r3, #12]
 802bb82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 802bb84:	687b      	ldr	r3, [r7, #4]
 802bb86:	681b      	ldr	r3, [r3, #0]
 802bb88:	4a19      	ldr	r2, [pc, #100]	; (802bbf0 <HAL_SPI_MspInit+0x84>)
 802bb8a:	4293      	cmp	r3, r2
 802bb8c:	d12b      	bne.n	802bbe6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 802bb8e:	2300      	movs	r3, #0
 802bb90:	613b      	str	r3, [r7, #16]
 802bb92:	4b18      	ldr	r3, [pc, #96]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bb94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bb96:	4a17      	ldr	r2, [pc, #92]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bb98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802bb9c:	6453      	str	r3, [r2, #68]	; 0x44
 802bb9e:	4b15      	ldr	r3, [pc, #84]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bba2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802bba6:	613b      	str	r3, [r7, #16]
 802bba8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bbaa:	2300      	movs	r3, #0
 802bbac:	60fb      	str	r3, [r7, #12]
 802bbae:	4b11      	ldr	r3, [pc, #68]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bbb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bbb2:	4a10      	ldr	r2, [pc, #64]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bbb4:	f043 0301 	orr.w	r3, r3, #1
 802bbb8:	6313      	str	r3, [r2, #48]	; 0x30
 802bbba:	4b0e      	ldr	r3, [pc, #56]	; (802bbf4 <HAL_SPI_MspInit+0x88>)
 802bbbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bbbe:	f003 0301 	and.w	r3, r3, #1
 802bbc2:	60fb      	str	r3, [r7, #12]
 802bbc4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = INT_KEYLESS_SCK_Pin|INT_KEYLESS_MISO_Pin|INT_KEYLESS_MOSI_Pin;
 802bbc6:	23e0      	movs	r3, #224	; 0xe0
 802bbc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bbca:	2302      	movs	r3, #2
 802bbcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bbce:	2300      	movs	r3, #0
 802bbd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bbd2:	2303      	movs	r3, #3
 802bbd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802bbd6:	2305      	movs	r3, #5
 802bbd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bbda:	f107 0314 	add.w	r3, r7, #20
 802bbde:	4619      	mov	r1, r3
 802bbe0:	4805      	ldr	r0, [pc, #20]	; (802bbf8 <HAL_SPI_MspInit+0x8c>)
 802bbe2:	f004 f82d 	bl	802fc40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 802bbe6:	bf00      	nop
 802bbe8:	3728      	adds	r7, #40	; 0x28
 802bbea:	46bd      	mov	sp, r7
 802bbec:	bd80      	pop	{r7, pc}
 802bbee:	bf00      	nop
 802bbf0:	40013000 	.word	0x40013000
 802bbf4:	40023800 	.word	0x40023800
 802bbf8:	40020000 	.word	0x40020000

0802bbfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 802bbfc:	b580      	push	{r7, lr}
 802bbfe:	b084      	sub	sp, #16
 802bc00:	af00      	add	r7, sp, #0
 802bc02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 802bc04:	687b      	ldr	r3, [r7, #4]
 802bc06:	681b      	ldr	r3, [r3, #0]
 802bc08:	4a0e      	ldr	r2, [pc, #56]	; (802bc44 <HAL_TIM_Base_MspInit+0x48>)
 802bc0a:	4293      	cmp	r3, r2
 802bc0c:	d115      	bne.n	802bc3a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 802bc0e:	2300      	movs	r3, #0
 802bc10:	60fb      	str	r3, [r7, #12]
 802bc12:	4b0d      	ldr	r3, [pc, #52]	; (802bc48 <HAL_TIM_Base_MspInit+0x4c>)
 802bc14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bc16:	4a0c      	ldr	r2, [pc, #48]	; (802bc48 <HAL_TIM_Base_MspInit+0x4c>)
 802bc18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802bc1c:	6453      	str	r3, [r2, #68]	; 0x44
 802bc1e:	4b0a      	ldr	r3, [pc, #40]	; (802bc48 <HAL_TIM_Base_MspInit+0x4c>)
 802bc20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bc22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bc26:	60fb      	str	r3, [r7, #12]
 802bc28:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 802bc2a:	2200      	movs	r2, #0
 802bc2c:	2100      	movs	r1, #0
 802bc2e:	2019      	movs	r0, #25
 802bc30:	f001 ff3d 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 802bc34:	2019      	movs	r0, #25
 802bc36:	f001 ff56 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 802bc3a:	bf00      	nop
 802bc3c:	3710      	adds	r7, #16
 802bc3e:	46bd      	mov	sp, r7
 802bc40:	bd80      	pop	{r7, pc}
 802bc42:	bf00      	nop
 802bc44:	40014400 	.word	0x40014400
 802bc48:	40023800 	.word	0x40023800

0802bc4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 802bc4c:	b580      	push	{r7, lr}
 802bc4e:	b088      	sub	sp, #32
 802bc50:	af00      	add	r7, sp, #0
 802bc52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bc54:	f107 030c 	add.w	r3, r7, #12
 802bc58:	2200      	movs	r2, #0
 802bc5a:	601a      	str	r2, [r3, #0]
 802bc5c:	605a      	str	r2, [r3, #4]
 802bc5e:	609a      	str	r2, [r3, #8]
 802bc60:	60da      	str	r2, [r3, #12]
 802bc62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM10)
 802bc64:	687b      	ldr	r3, [r7, #4]
 802bc66:	681b      	ldr	r3, [r3, #0]
 802bc68:	4a12      	ldr	r2, [pc, #72]	; (802bcb4 <HAL_TIM_MspPostInit+0x68>)
 802bc6a:	4293      	cmp	r3, r2
 802bc6c:	d11e      	bne.n	802bcac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802bc6e:	2300      	movs	r3, #0
 802bc70:	60bb      	str	r3, [r7, #8]
 802bc72:	4b11      	ldr	r3, [pc, #68]	; (802bcb8 <HAL_TIM_MspPostInit+0x6c>)
 802bc74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc76:	4a10      	ldr	r2, [pc, #64]	; (802bcb8 <HAL_TIM_MspPostInit+0x6c>)
 802bc78:	f043 0302 	orr.w	r3, r3, #2
 802bc7c:	6313      	str	r3, [r2, #48]	; 0x30
 802bc7e:	4b0e      	ldr	r3, [pc, #56]	; (802bcb8 <HAL_TIM_MspPostInit+0x6c>)
 802bc80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc82:	f003 0302 	and.w	r3, r3, #2
 802bc86:	60bb      	str	r3, [r7, #8]
 802bc88:	68bb      	ldr	r3, [r7, #8]
    /**TIM10 GPIO Configuration    
    PB8     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = INT_BUZZER_PWM_Pin;
 802bc8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802bc8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bc90:	2302      	movs	r3, #2
 802bc92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bc94:	2300      	movs	r3, #0
 802bc96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802bc98:	2300      	movs	r3, #0
 802bc9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 802bc9c:	2303      	movs	r3, #3
 802bc9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INT_BUZZER_PWM_GPIO_Port, &GPIO_InitStruct);
 802bca0:	f107 030c 	add.w	r3, r7, #12
 802bca4:	4619      	mov	r1, r3
 802bca6:	4805      	ldr	r0, [pc, #20]	; (802bcbc <HAL_TIM_MspPostInit+0x70>)
 802bca8:	f003 ffca 	bl	802fc40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 802bcac:	bf00      	nop
 802bcae:	3720      	adds	r7, #32
 802bcb0:	46bd      	mov	sp, r7
 802bcb2:	bd80      	pop	{r7, pc}
 802bcb4:	40014400 	.word	0x40014400
 802bcb8:	40023800 	.word	0x40023800
 802bcbc:	40020400 	.word	0x40020400

0802bcc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 802bcc0:	b580      	push	{r7, lr}
 802bcc2:	b08e      	sub	sp, #56	; 0x38
 802bcc4:	af00      	add	r7, sp, #0
 802bcc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802bcc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bccc:	2200      	movs	r2, #0
 802bcce:	601a      	str	r2, [r3, #0]
 802bcd0:	605a      	str	r2, [r3, #4]
 802bcd2:	609a      	str	r2, [r3, #8]
 802bcd4:	60da      	str	r2, [r3, #12]
 802bcd6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 802bcd8:	687b      	ldr	r3, [r7, #4]
 802bcda:	681b      	ldr	r3, [r3, #0]
 802bcdc:	4a9f      	ldr	r2, [pc, #636]	; (802bf5c <HAL_UART_MspInit+0x29c>)
 802bcde:	4293      	cmp	r3, r2
 802bce0:	d164      	bne.n	802bdac <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 802bce2:	2300      	movs	r3, #0
 802bce4:	623b      	str	r3, [r7, #32]
 802bce6:	4b9e      	ldr	r3, [pc, #632]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bcea:	4a9d      	ldr	r2, [pc, #628]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bcec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802bcf0:	6413      	str	r3, [r2, #64]	; 0x40
 802bcf2:	4b9b      	ldr	r3, [pc, #620]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bcf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bcf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802bcfa:	623b      	str	r3, [r7, #32]
 802bcfc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bcfe:	2300      	movs	r3, #0
 802bd00:	61fb      	str	r3, [r7, #28]
 802bd02:	4b97      	ldr	r3, [pc, #604]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bd04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd06:	4a96      	ldr	r2, [pc, #600]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bd08:	f043 0301 	orr.w	r3, r3, #1
 802bd0c:	6313      	str	r3, [r2, #48]	; 0x30
 802bd0e:	4b94      	ldr	r3, [pc, #592]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bd10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd12:	f003 0301 	and.w	r3, r3, #1
 802bd16:	61fb      	str	r3, [r7, #28]
 802bd18:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = EXT_FINGER_TX_Pin|EXT_FINGER_RX_Pin;
 802bd1a:	2303      	movs	r3, #3
 802bd1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bd1e:	2302      	movs	r3, #2
 802bd20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802bd22:	2301      	movs	r3, #1
 802bd24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bd26:	2303      	movs	r3, #3
 802bd28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 802bd2a:	2308      	movs	r3, #8
 802bd2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bd2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bd32:	4619      	mov	r1, r3
 802bd34:	488b      	ldr	r0, [pc, #556]	; (802bf64 <HAL_UART_MspInit+0x2a4>)
 802bd36:	f003 ff83 	bl	802fc40 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 802bd3a:	4b8b      	ldr	r3, [pc, #556]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd3c:	4a8b      	ldr	r2, [pc, #556]	; (802bf6c <HAL_UART_MspInit+0x2ac>)
 802bd3e:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 802bd40:	4b89      	ldr	r3, [pc, #548]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bd46:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bd48:	4b87      	ldr	r3, [pc, #540]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd4a:	2200      	movs	r2, #0
 802bd4c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bd4e:	4b86      	ldr	r3, [pc, #536]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd50:	2200      	movs	r2, #0
 802bd52:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 802bd54:	4b84      	ldr	r3, [pc, #528]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bd5a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bd5c:	4b82      	ldr	r3, [pc, #520]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd5e:	2200      	movs	r2, #0
 802bd60:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bd62:	4b81      	ldr	r3, [pc, #516]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd64:	2200      	movs	r2, #0
 802bd66:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 802bd68:	4b7f      	ldr	r3, [pc, #508]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bd6e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bd70:	4b7d      	ldr	r3, [pc, #500]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bd76:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bd78:	4b7b      	ldr	r3, [pc, #492]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd7a:	2200      	movs	r2, #0
 802bd7c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 802bd7e:	487a      	ldr	r0, [pc, #488]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd80:	f003 fbc0 	bl	802f504 <HAL_DMA_Init>
 802bd84:	4603      	mov	r3, r0
 802bd86:	2b00      	cmp	r3, #0
 802bd88:	d001      	beq.n	802bd8e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 802bd8a:	f7ff fb81 	bl	802b490 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 802bd8e:	687b      	ldr	r3, [r7, #4]
 802bd90:	4a75      	ldr	r2, [pc, #468]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd92:	635a      	str	r2, [r3, #52]	; 0x34
 802bd94:	4a74      	ldr	r2, [pc, #464]	; (802bf68 <HAL_UART_MspInit+0x2a8>)
 802bd96:	687b      	ldr	r3, [r7, #4]
 802bd98:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 802bd9a:	2200      	movs	r2, #0
 802bd9c:	2105      	movs	r1, #5
 802bd9e:	2034      	movs	r0, #52	; 0x34
 802bda0:	f001 fe85 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 802bda4:	2034      	movs	r0, #52	; 0x34
 802bda6:	f001 fe9e 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 802bdaa:	e0d3      	b.n	802bf54 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART1)
 802bdac:	687b      	ldr	r3, [r7, #4]
 802bdae:	681b      	ldr	r3, [r3, #0]
 802bdb0:	4a6f      	ldr	r2, [pc, #444]	; (802bf70 <HAL_UART_MspInit+0x2b0>)
 802bdb2:	4293      	cmp	r3, r2
 802bdb4:	d165      	bne.n	802be82 <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART1_CLK_ENABLE();
 802bdb6:	2300      	movs	r3, #0
 802bdb8:	61bb      	str	r3, [r7, #24]
 802bdba:	4b69      	ldr	r3, [pc, #420]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bdbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bdbe:	4a68      	ldr	r2, [pc, #416]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bdc0:	f043 0310 	orr.w	r3, r3, #16
 802bdc4:	6453      	str	r3, [r2, #68]	; 0x44
 802bdc6:	4b66      	ldr	r3, [pc, #408]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bdc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bdca:	f003 0310 	and.w	r3, r3, #16
 802bdce:	61bb      	str	r3, [r7, #24]
 802bdd0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bdd2:	2300      	movs	r3, #0
 802bdd4:	617b      	str	r3, [r7, #20]
 802bdd6:	4b62      	ldr	r3, [pc, #392]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bdd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bdda:	4a61      	ldr	r2, [pc, #388]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bddc:	f043 0301 	orr.w	r3, r3, #1
 802bde0:	6313      	str	r3, [r2, #48]	; 0x30
 802bde2:	4b5f      	ldr	r3, [pc, #380]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802bde4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bde6:	f003 0301 	and.w	r3, r3, #1
 802bdea:	617b      	str	r3, [r7, #20]
 802bdec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INT_NET_TX_Pin|INT_NET_RX_Pin;
 802bdee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 802bdf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bdf4:	2302      	movs	r3, #2
 802bdf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802bdf8:	2300      	movs	r3, #0
 802bdfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bdfc:	2303      	movs	r3, #3
 802bdfe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 802be00:	2307      	movs	r3, #7
 802be02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802be04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802be08:	4619      	mov	r1, r3
 802be0a:	4856      	ldr	r0, [pc, #344]	; (802bf64 <HAL_UART_MspInit+0x2a4>)
 802be0c:	f003 ff18 	bl	802fc40 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 802be10:	4b58      	ldr	r3, [pc, #352]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be12:	4a59      	ldr	r2, [pc, #356]	; (802bf78 <HAL_UART_MspInit+0x2b8>)
 802be14:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 802be16:	4b57      	ldr	r3, [pc, #348]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be18:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802be1c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802be1e:	4b55      	ldr	r3, [pc, #340]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be20:	2200      	movs	r2, #0
 802be22:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802be24:	4b53      	ldr	r3, [pc, #332]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be26:	2200      	movs	r2, #0
 802be28:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 802be2a:	4b52      	ldr	r3, [pc, #328]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802be30:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802be32:	4b50      	ldr	r3, [pc, #320]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be34:	2200      	movs	r2, #0
 802be36:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802be38:	4b4e      	ldr	r3, [pc, #312]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be3a:	2200      	movs	r2, #0
 802be3c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 802be3e:	4b4d      	ldr	r3, [pc, #308]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be40:	f44f 7280 	mov.w	r2, #256	; 0x100
 802be44:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802be46:	4b4b      	ldr	r3, [pc, #300]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802be4c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802be4e:	4b49      	ldr	r3, [pc, #292]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be50:	2200      	movs	r2, #0
 802be52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 802be54:	4847      	ldr	r0, [pc, #284]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be56:	f003 fb55 	bl	802f504 <HAL_DMA_Init>
 802be5a:	4603      	mov	r3, r0
 802be5c:	2b00      	cmp	r3, #0
 802be5e:	d001      	beq.n	802be64 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 802be60:	f7ff fb16 	bl	802b490 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 802be64:	687b      	ldr	r3, [r7, #4]
 802be66:	4a43      	ldr	r2, [pc, #268]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be68:	635a      	str	r2, [r3, #52]	; 0x34
 802be6a:	4a42      	ldr	r2, [pc, #264]	; (802bf74 <HAL_UART_MspInit+0x2b4>)
 802be6c:	687b      	ldr	r3, [r7, #4]
 802be6e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 802be70:	2200      	movs	r2, #0
 802be72:	2105      	movs	r1, #5
 802be74:	2025      	movs	r0, #37	; 0x25
 802be76:	f001 fe1a 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 802be7a:	2025      	movs	r0, #37	; 0x25
 802be7c:	f001 fe33 	bl	802dae6 <HAL_NVIC_EnableIRQ>
}
 802be80:	e068      	b.n	802bf54 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART2)
 802be82:	687b      	ldr	r3, [r7, #4]
 802be84:	681b      	ldr	r3, [r3, #0]
 802be86:	4a3d      	ldr	r2, [pc, #244]	; (802bf7c <HAL_UART_MspInit+0x2bc>)
 802be88:	4293      	cmp	r3, r2
 802be8a:	d163      	bne.n	802bf54 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 802be8c:	2300      	movs	r3, #0
 802be8e:	613b      	str	r3, [r7, #16]
 802be90:	4b33      	ldr	r3, [pc, #204]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802be92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802be94:	4a32      	ldr	r2, [pc, #200]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802be96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802be9a:	6413      	str	r3, [r2, #64]	; 0x40
 802be9c:	4b30      	ldr	r3, [pc, #192]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802be9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802bea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802bea4:	613b      	str	r3, [r7, #16]
 802bea6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802bea8:	2300      	movs	r3, #0
 802beaa:	60fb      	str	r3, [r7, #12]
 802beac:	4b2c      	ldr	r3, [pc, #176]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802beae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802beb0:	4a2b      	ldr	r2, [pc, #172]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802beb2:	f043 0301 	orr.w	r3, r3, #1
 802beb6:	6313      	str	r3, [r2, #48]	; 0x30
 802beb8:	4b29      	ldr	r3, [pc, #164]	; (802bf60 <HAL_UART_MspInit+0x2a0>)
 802beba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bebc:	f003 0301 	and.w	r3, r3, #1
 802bec0:	60fb      	str	r3, [r7, #12]
 802bec2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT_GPS_TX_Pin|INT_GPS_RX_Pin;
 802bec4:	230c      	movs	r3, #12
 802bec6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802bec8:	2302      	movs	r3, #2
 802beca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802becc:	2300      	movs	r3, #0
 802bece:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802bed0:	2303      	movs	r3, #3
 802bed2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 802bed4:	2307      	movs	r3, #7
 802bed6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802bed8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802bedc:	4619      	mov	r1, r3
 802bede:	4821      	ldr	r0, [pc, #132]	; (802bf64 <HAL_UART_MspInit+0x2a4>)
 802bee0:	f003 feae 	bl	802fc40 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 802bee4:	4b26      	ldr	r3, [pc, #152]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bee6:	4a27      	ldr	r2, [pc, #156]	; (802bf84 <HAL_UART_MspInit+0x2c4>)
 802bee8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 802beea:	4b25      	ldr	r3, [pc, #148]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802beec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802bef0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802bef2:	4b23      	ldr	r3, [pc, #140]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bef4:	2200      	movs	r2, #0
 802bef6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802bef8:	4b21      	ldr	r3, [pc, #132]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802befa:	2200      	movs	r2, #0
 802befc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 802befe:	4b20      	ldr	r3, [pc, #128]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802bf04:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802bf06:	4b1e      	ldr	r3, [pc, #120]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf08:	2200      	movs	r2, #0
 802bf0a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802bf0c:	4b1c      	ldr	r3, [pc, #112]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf0e:	2200      	movs	r2, #0
 802bf10:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 802bf12:	4b1b      	ldr	r3, [pc, #108]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf14:	f44f 7280 	mov.w	r2, #256	; 0x100
 802bf18:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 802bf1a:	4b19      	ldr	r3, [pc, #100]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf1c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802bf20:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802bf22:	4b17      	ldr	r3, [pc, #92]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf24:	2200      	movs	r2, #0
 802bf26:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 802bf28:	4815      	ldr	r0, [pc, #84]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf2a:	f003 faeb 	bl	802f504 <HAL_DMA_Init>
 802bf2e:	4603      	mov	r3, r0
 802bf30:	2b00      	cmp	r3, #0
 802bf32:	d001      	beq.n	802bf38 <HAL_UART_MspInit+0x278>
      Error_Handler();
 802bf34:	f7ff faac 	bl	802b490 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 802bf38:	687b      	ldr	r3, [r7, #4]
 802bf3a:	4a11      	ldr	r2, [pc, #68]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf3c:	635a      	str	r2, [r3, #52]	; 0x34
 802bf3e:	4a10      	ldr	r2, [pc, #64]	; (802bf80 <HAL_UART_MspInit+0x2c0>)
 802bf40:	687b      	ldr	r3, [r7, #4]
 802bf42:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 802bf44:	2200      	movs	r2, #0
 802bf46:	2105      	movs	r1, #5
 802bf48:	2026      	movs	r0, #38	; 0x26
 802bf4a:	f001 fdb0 	bl	802daae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 802bf4e:	2026      	movs	r0, #38	; 0x26
 802bf50:	f001 fdc9 	bl	802dae6 <HAL_NVIC_EnableIRQ>
}
 802bf54:	bf00      	nop
 802bf56:	3738      	adds	r7, #56	; 0x38
 802bf58:	46bd      	mov	sp, r7
 802bf5a:	bd80      	pop	{r7, pc}
 802bf5c:	40004c00 	.word	0x40004c00
 802bf60:	40023800 	.word	0x40023800
 802bf64:	40020000 	.word	0x40020000
 802bf68:	20008464 	.word	0x20008464
 802bf6c:	40026040 	.word	0x40026040
 802bf70:	40011000 	.word	0x40011000
 802bf74:	20008748 	.word	0x20008748
 802bf78:	40026440 	.word	0x40026440
 802bf7c:	40004400 	.word	0x40004400
 802bf80:	200084c4 	.word	0x200084c4
 802bf84:	40026088 	.word	0x40026088

0802bf88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802bf88:	b580      	push	{r7, lr}
 802bf8a:	b08c      	sub	sp, #48	; 0x30
 802bf8c:	af00      	add	r7, sp, #0
 802bf8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 802bf90:	2300      	movs	r3, #0
 802bf92:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 802bf94:	2300      	movs	r3, #0
 802bf96:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 802bf98:	2200      	movs	r2, #0
 802bf9a:	6879      	ldr	r1, [r7, #4]
 802bf9c:	2019      	movs	r0, #25
 802bf9e:	f001 fd86 	bl	802daae <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 802bfa2:	2019      	movs	r0, #25
 802bfa4:	f001 fd9f 	bl	802dae6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 802bfa8:	2300      	movs	r3, #0
 802bfaa:	60fb      	str	r3, [r7, #12]
 802bfac:	4b1e      	ldr	r3, [pc, #120]	; (802c028 <HAL_InitTick+0xa0>)
 802bfae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bfb0:	4a1d      	ldr	r2, [pc, #116]	; (802c028 <HAL_InitTick+0xa0>)
 802bfb2:	f043 0301 	orr.w	r3, r3, #1
 802bfb6:	6453      	str	r3, [r2, #68]	; 0x44
 802bfb8:	4b1b      	ldr	r3, [pc, #108]	; (802c028 <HAL_InitTick+0xa0>)
 802bfba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802bfbc:	f003 0301 	and.w	r3, r3, #1
 802bfc0:	60fb      	str	r3, [r7, #12]
 802bfc2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 802bfc4:	f107 0210 	add.w	r2, r7, #16
 802bfc8:	f107 0314 	add.w	r3, r7, #20
 802bfcc:	4611      	mov	r1, r2
 802bfce:	4618      	mov	r0, r3
 802bfd0:	f008 f810 	bl	8033ff4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 802bfd4:	f007 fffa 	bl	8033fcc <HAL_RCC_GetPCLK2Freq>
 802bfd8:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 802bfda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bfdc:	4a13      	ldr	r2, [pc, #76]	; (802c02c <HAL_InitTick+0xa4>)
 802bfde:	fba2 2303 	umull	r2, r3, r2, r3
 802bfe2:	0c9b      	lsrs	r3, r3, #18
 802bfe4:	3b01      	subs	r3, #1
 802bfe6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 802bfe8:	4b11      	ldr	r3, [pc, #68]	; (802c030 <HAL_InitTick+0xa8>)
 802bfea:	4a12      	ldr	r2, [pc, #72]	; (802c034 <HAL_InitTick+0xac>)
 802bfec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 802bfee:	4b10      	ldr	r3, [pc, #64]	; (802c030 <HAL_InitTick+0xa8>)
 802bff0:	f240 32e7 	movw	r2, #999	; 0x3e7
 802bff4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 802bff6:	4a0e      	ldr	r2, [pc, #56]	; (802c030 <HAL_InitTick+0xa8>)
 802bff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bffa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 802bffc:	4b0c      	ldr	r3, [pc, #48]	; (802c030 <HAL_InitTick+0xa8>)
 802bffe:	2200      	movs	r2, #0
 802c000:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 802c002:	4b0b      	ldr	r3, [pc, #44]	; (802c030 <HAL_InitTick+0xa8>)
 802c004:	2200      	movs	r2, #0
 802c006:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 802c008:	4809      	ldr	r0, [pc, #36]	; (802c030 <HAL_InitTick+0xa8>)
 802c00a:	f009 fd51 	bl	8035ab0 <HAL_TIM_Base_Init>
 802c00e:	4603      	mov	r3, r0
 802c010:	2b00      	cmp	r3, #0
 802c012:	d104      	bne.n	802c01e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 802c014:	4806      	ldr	r0, [pc, #24]	; (802c030 <HAL_InitTick+0xa8>)
 802c016:	f009 fd76 	bl	8035b06 <HAL_TIM_Base_Start_IT>
 802c01a:	4603      	mov	r3, r0
 802c01c:	e000      	b.n	802c020 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 802c01e:	2301      	movs	r3, #1
}
 802c020:	4618      	mov	r0, r3
 802c022:	3730      	adds	r7, #48	; 0x30
 802c024:	46bd      	mov	sp, r7
 802c026:	bd80      	pop	{r7, pc}
 802c028:	40023800 	.word	0x40023800
 802c02c:	431bde83 	.word	0x431bde83
 802c030:	20008a60 	.word	0x20008a60
 802c034:	40010000 	.word	0x40010000

0802c038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802c038:	b580      	push	{r7, lr}
 802c03a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	_Error("NMI_Handler.");
 802c03c:	4802      	ldr	r0, [pc, #8]	; (802c048 <NMI_Handler+0x10>)
 802c03e:	f013 fb8b 	bl	803f758 <_Error>

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 802c042:	bf00      	nop
 802c044:	bd80      	pop	{r7, pc}
 802c046:	bf00      	nop
 802c048:	080439c4 	.word	0x080439c4

0802c04c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802c04c:	b580      	push	{r7, lr}
 802c04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	_Error("Hard fault interrupt.");
 802c050:	4801      	ldr	r0, [pc, #4]	; (802c058 <HardFault_Handler+0xc>)
 802c052:	f013 fb81 	bl	803f758 <_Error>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802c056:	e7fe      	b.n	802c056 <HardFault_Handler+0xa>
 802c058:	080439d4 	.word	0x080439d4

0802c05c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 802c05c:	b580      	push	{r7, lr}
 802c05e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	_Error("Memory management fault.");
 802c060:	4801      	ldr	r0, [pc, #4]	; (802c068 <MemManage_Handler+0xc>)
 802c062:	f013 fb79 	bl	803f758 <_Error>

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802c066:	e7fe      	b.n	802c066 <MemManage_Handler+0xa>
 802c068:	080439ec 	.word	0x080439ec

0802c06c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802c06c:	b580      	push	{r7, lr}
 802c06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	_Error("Pre-fetch fault, memory access fault.");
 802c070:	4801      	ldr	r0, [pc, #4]	; (802c078 <BusFault_Handler+0xc>)
 802c072:	f013 fb71 	bl	803f758 <_Error>

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802c076:	e7fe      	b.n	802c076 <BusFault_Handler+0xa>
 802c078:	08043a08 	.word	0x08043a08

0802c07c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802c07c:	b580      	push	{r7, lr}
 802c07e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	_Error("Undefined instruction or illegal state.");
 802c080:	4801      	ldr	r0, [pc, #4]	; (802c088 <UsageFault_Handler+0xc>)
 802c082:	f013 fb69 	bl	803f758 <_Error>

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 802c086:	e7fe      	b.n	802c086 <UsageFault_Handler+0xa>
 802c088:	08043a30 	.word	0x08043a30

0802c08c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802c08c:	b580      	push	{r7, lr}
 802c08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
	_Error("Debug monitor error.");
 802c090:	4802      	ldr	r0, [pc, #8]	; (802c09c <DebugMon_Handler+0x10>)
 802c092:	f013 fb61 	bl	803f758 <_Error>

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802c096:	bf00      	nop
 802c098:	bd80      	pop	{r7, pc}
 802c09a:	bf00      	nop
 802c09c:	08043a58 	.word	0x08043a58

0802c0a0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 802c0a0:	b580      	push	{r7, lr}
 802c0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 802c0a4:	2001      	movs	r0, #1
 802c0a6:	f004 f89b 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 802c0aa:	bf00      	nop
 802c0ac:	bd80      	pop	{r7, pc}

0802c0ae <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 802c0ae:	b580      	push	{r7, lr}
 802c0b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 802c0b2:	2002      	movs	r0, #2
 802c0b4:	f004 f894 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 802c0b8:	bf00      	nop
 802c0ba:	bd80      	pop	{r7, pc}

0802c0bc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 802c0bc:	b580      	push	{r7, lr}
 802c0be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 802c0c0:	2004      	movs	r0, #4
 802c0c2:	f004 f88d 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 802c0c6:	bf00      	nop
 802c0c8:	bd80      	pop	{r7, pc}

0802c0ca <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 802c0ca:	b580      	push	{r7, lr}
 802c0cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 802c0ce:	2008      	movs	r0, #8
 802c0d0:	f004 f886 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 802c0d4:	bf00      	nop
 802c0d6:	bd80      	pop	{r7, pc}

0802c0d8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 802c0d8:	b580      	push	{r7, lr}
 802c0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 802c0dc:	4803      	ldr	r0, [pc, #12]	; (802c0ec <DMA1_Stream2_IRQHandler+0x14>)
 802c0de:	f003 fb39 	bl	802f754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
	FINGER_DMA_IrqHandler();
 802c0e2:	f7f5 f89b 	bl	802121c <FINGER_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 802c0e6:	bf00      	nop
 802c0e8:	bd80      	pop	{r7, pc}
 802c0ea:	bf00      	nop
 802c0ec:	20008464 	.word	0x20008464

0802c0f0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 802c0f0:	b580      	push	{r7, lr}
 802c0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 802c0f4:	4803      	ldr	r0, [pc, #12]	; (802c104 <DMA1_Stream5_IRQHandler+0x14>)
 802c0f6:	f003 fb2d 	bl	802f754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
	UBLOX_DMA_IrqHandler();
 802c0fa:	f7f6 fa55 	bl	80225a8 <UBLOX_DMA_IrqHandler>

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 802c0fe:	bf00      	nop
 802c100:	bd80      	pop	{r7, pc}
 802c102:	bf00      	nop
 802c104:	200084c4 	.word	0x200084c4

0802c108 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 802c108:	b580      	push	{r7, lr}
 802c10a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 802c10c:	4802      	ldr	r0, [pc, #8]	; (802c118 <CAN1_RX0_IRQHandler+0x10>)
 802c10e:	f001 f9b5 	bl	802d47c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 802c112:	bf00      	nop
 802c114:	bd80      	pop	{r7, pc}
 802c116:	bf00      	nop
 802c118:	2000897c 	.word	0x2000897c

0802c11c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 802c11c:	b580      	push	{r7, lr}
 802c11e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 802c120:	2020      	movs	r0, #32
 802c122:	f004 f85d 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 802c126:	2040      	movs	r0, #64	; 0x40
 802c128:	f004 f85a 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 802c12c:	2080      	movs	r0, #128	; 0x80
 802c12e:	f004 f857 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 802c132:	f44f 7080 	mov.w	r0, #256	; 0x100
 802c136:	f004 f853 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 802c13a:	f44f 7000 	mov.w	r0, #512	; 0x200
 802c13e:	f004 f84f 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 802c142:	bf00      	nop
 802c144:	bd80      	pop	{r7, pc}
	...

0802c148 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 802c148:	b580      	push	{r7, lr}
 802c14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 802c14c:	4803      	ldr	r0, [pc, #12]	; (802c15c <TIM1_UP_TIM10_IRQHandler+0x14>)
 802c14e:	f009 fd33 	bl	8035bb8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 802c152:	4803      	ldr	r0, [pc, #12]	; (802c160 <TIM1_UP_TIM10_IRQHandler+0x18>)
 802c154:	f009 fd30 	bl	8035bb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 802c158:	bf00      	nop
 802c15a:	bd80      	pop	{r7, pc}
 802c15c:	20008a60 	.word	0x20008a60
 802c160:	200085d8 	.word	0x200085d8

0802c164 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 802c164:	b580      	push	{r7, lr}
 802c166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 802c168:	4802      	ldr	r0, [pc, #8]	; (802c174 <I2C1_EV_IRQHandler+0x10>)
 802c16a:	f004 fed5 	bl	8030f18 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 802c16e:	bf00      	nop
 802c170:	bd80      	pop	{r7, pc}
 802c172:	bf00      	nop
 802c174:	2000857c 	.word	0x2000857c

0802c178 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 802c178:	b580      	push	{r7, lr}
 802c17a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 802c17c:	4802      	ldr	r0, [pc, #8]	; (802c188 <I2C1_ER_IRQHandler+0x10>)
 802c17e:	f005 f831 	bl	80311e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 802c182:	bf00      	nop
 802c184:	bd80      	pop	{r7, pc}
 802c186:	bf00      	nop
 802c188:	2000857c 	.word	0x2000857c

0802c18c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 802c18c:	b580      	push	{r7, lr}
 802c18e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 802c190:	4803      	ldr	r0, [pc, #12]	; (802c1a0 <USART1_IRQHandler+0x14>)
 802c192:	f00a fad1 	bl	8036738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	SIMCOM_USART_IrqHandler();
 802c196:	f00f fd69 	bl	803bc6c <SIMCOM_USART_IrqHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 802c19a:	bf00      	nop
 802c19c:	bd80      	pop	{r7, pc}
 802c19e:	bf00      	nop
 802c1a0:	200087ac 	.word	0x200087ac

0802c1a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 802c1a4:	b580      	push	{r7, lr}
 802c1a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 802c1a8:	4803      	ldr	r0, [pc, #12]	; (802c1b8 <USART2_IRQHandler+0x14>)
 802c1aa:	f00a fac5 	bl	8036738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	UBLOX_USART_IrqHandler();
 802c1ae:	f7f6 f9dd 	bl	802256c <UBLOX_USART_IrqHandler>

  /* USER CODE END USART2_IRQn 1 */
}
 802c1b2:	bf00      	nop
 802c1b4:	bd80      	pop	{r7, pc}
 802c1b6:	bf00      	nop
 802c1b8:	20008938 	.word	0x20008938

0802c1bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 802c1bc:	b580      	push	{r7, lr}
 802c1be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 802c1c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 802c1c4:	f004 f80c 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 802c1c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 802c1cc:	f004 f808 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 802c1d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 802c1d4:	f004 f804 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 802c1d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 802c1dc:	f004 f800 	bl	80301e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 802c1e0:	bf00      	nop
 802c1e2:	bd80      	pop	{r7, pc}

0802c1e4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 802c1e4:	b580      	push	{r7, lr}
 802c1e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 802c1e8:	4802      	ldr	r0, [pc, #8]	; (802c1f4 <DMA1_Stream7_IRQHandler+0x10>)
 802c1ea:	f003 fab3 	bl	802f754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 802c1ee:	bf00      	nop
 802c1f0:	bd80      	pop	{r7, pc}
 802c1f2:	bf00      	nop
 802c1f4:	20008698 	.word	0x20008698

0802c1f8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 802c1f8:	b580      	push	{r7, lr}
 802c1fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 802c1fc:	4802      	ldr	r0, [pc, #8]	; (802c208 <SPI3_IRQHandler+0x10>)
 802c1fe:	f007 f8f9 	bl	80333f4 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 802c202:	bf00      	nop
 802c204:	bd80      	pop	{r7, pc}
 802c206:	bf00      	nop
 802c208:	20008a08 	.word	0x20008a08

0802c20c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 802c20c:	b580      	push	{r7, lr}
 802c20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 802c210:	4803      	ldr	r0, [pc, #12]	; (802c220 <UART4_IRQHandler+0x14>)
 802c212:	f00a fa91 	bl	8036738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
	FINGER_USART_IrqHandler();
 802c216:	f7f4 ffe3 	bl	80211e0 <FINGER_USART_IrqHandler>

  /* USER CODE END UART4_IRQn 1 */
}
 802c21a:	bf00      	nop
 802c21c:	bd80      	pop	{r7, pc}
 802c21e:	bf00      	nop
 802c220:	20008898 	.word	0x20008898

0802c224 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 802c224:	b580      	push	{r7, lr}
 802c226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 802c228:	4802      	ldr	r0, [pc, #8]	; (802c234 <DMA2_Stream0_IRQHandler+0x10>)
 802c22a:	f003 fa93 	bl	802f754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 802c22e:	bf00      	nop
 802c230:	bd80      	pop	{r7, pc}
 802c232:	bf00      	nop
 802c234:	200087ec 	.word	0x200087ec

0802c238 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 802c238:	b580      	push	{r7, lr}
 802c23a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 802c23c:	4803      	ldr	r0, [pc, #12]	; (802c24c <DMA2_Stream2_IRQHandler+0x14>)
 802c23e:	f003 fa89 	bl	802f754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
	SIMCOM_DMA_IrqHandler();
 802c242:	f00f fd31 	bl	803bca8 <SIMCOM_DMA_IrqHandler>

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 802c246:	bf00      	nop
 802c248:	bd80      	pop	{r7, pc}
 802c24a:	bf00      	nop
 802c24c:	20008748 	.word	0x20008748

0802c250 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 802c250:	b580      	push	{r7, lr}
 802c252:	b084      	sub	sp, #16
 802c254:	af00      	add	r7, sp, #0
 802c256:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 802c258:	4b11      	ldr	r3, [pc, #68]	; (802c2a0 <_sbrk+0x50>)
 802c25a:	681b      	ldr	r3, [r3, #0]
 802c25c:	2b00      	cmp	r3, #0
 802c25e:	d102      	bne.n	802c266 <_sbrk+0x16>
		heap_end = &end;
 802c260:	4b0f      	ldr	r3, [pc, #60]	; (802c2a0 <_sbrk+0x50>)
 802c262:	4a10      	ldr	r2, [pc, #64]	; (802c2a4 <_sbrk+0x54>)
 802c264:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 802c266:	4b0e      	ldr	r3, [pc, #56]	; (802c2a0 <_sbrk+0x50>)
 802c268:	681b      	ldr	r3, [r3, #0]
 802c26a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 802c26c:	4b0c      	ldr	r3, [pc, #48]	; (802c2a0 <_sbrk+0x50>)
 802c26e:	681a      	ldr	r2, [r3, #0]
 802c270:	687b      	ldr	r3, [r7, #4]
 802c272:	4413      	add	r3, r2
 802c274:	466a      	mov	r2, sp
 802c276:	4293      	cmp	r3, r2
 802c278:	d907      	bls.n	802c28a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 802c27a:	f013 fb23 	bl	803f8c4 <__errno>
 802c27e:	4602      	mov	r2, r0
 802c280:	230c      	movs	r3, #12
 802c282:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 802c284:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802c288:	e006      	b.n	802c298 <_sbrk+0x48>
	}

	heap_end += incr;
 802c28a:	4b05      	ldr	r3, [pc, #20]	; (802c2a0 <_sbrk+0x50>)
 802c28c:	681a      	ldr	r2, [r3, #0]
 802c28e:	687b      	ldr	r3, [r7, #4]
 802c290:	4413      	add	r3, r2
 802c292:	4a03      	ldr	r2, [pc, #12]	; (802c2a0 <_sbrk+0x50>)
 802c294:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 802c296:	68fb      	ldr	r3, [r7, #12]
}
 802c298:	4618      	mov	r0, r3
 802c29a:	3710      	adds	r7, #16
 802c29c:	46bd      	mov	sp, r7
 802c29e:	bd80      	pop	{r7, pc}
 802c2a0:	20000f30 	.word	0x20000f30
 802c2a4:	200090e8 	.word	0x200090e8

0802c2a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802c2a8:	b480      	push	{r7}
 802c2aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 802c2ac:	4b07      	ldr	r3, [pc, #28]	; (802c2cc <SystemInit+0x24>)
 802c2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 802c2b2:	4a06      	ldr	r2, [pc, #24]	; (802c2cc <SystemInit+0x24>)
 802c2b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802c2b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 802c2bc:	4b03      	ldr	r3, [pc, #12]	; (802c2cc <SystemInit+0x24>)
 802c2be:	4a04      	ldr	r2, [pc, #16]	; (802c2d0 <SystemInit+0x28>)
 802c2c0:	609a      	str	r2, [r3, #8]
#endif
}
 802c2c2:	bf00      	nop
 802c2c4:	46bd      	mov	sp, r7
 802c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2ca:	4770      	bx	lr
 802c2cc:	e000ed00 	.word	0xe000ed00
 802c2d0:	08020000 	.word	0x08020000

0802c2d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 802c2d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 802c30c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 802c2d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 802c2da:	e003      	b.n	802c2e4 <LoopCopyDataInit>

0802c2dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 802c2dc:	4b0c      	ldr	r3, [pc, #48]	; (802c310 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 802c2de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 802c2e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 802c2e2:	3104      	adds	r1, #4

0802c2e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 802c2e4:	480b      	ldr	r0, [pc, #44]	; (802c314 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 802c2e6:	4b0c      	ldr	r3, [pc, #48]	; (802c318 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 802c2e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 802c2ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 802c2ec:	d3f6      	bcc.n	802c2dc <CopyDataInit>
  ldr  r2, =_sbss
 802c2ee:	4a0b      	ldr	r2, [pc, #44]	; (802c31c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 802c2f0:	e002      	b.n	802c2f8 <LoopFillZerobss>

0802c2f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 802c2f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 802c2f4:	f842 3b04 	str.w	r3, [r2], #4

0802c2f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 802c2f8:	4b09      	ldr	r3, [pc, #36]	; (802c320 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 802c2fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 802c2fc:	d3f9      	bcc.n	802c2f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 802c2fe:	f7ff ffd3 	bl	802c2a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802c302:	f013 fae5 	bl	803f8d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802c306:	f7fd f99f 	bl	8029648 <main>
  bx  lr    
 802c30a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 802c30c:	2004fff8 	.word	0x2004fff8
  ldr  r3, =_sidata
 802c310:	08056560 	.word	0x08056560
  ldr  r0, =_sdata
 802c314:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 802c318:	20000498 	.word	0x20000498
  ldr  r2, =_sbss
 802c31c:	20000498 	.word	0x20000498
  ldr  r3, = _ebss
 802c320:	200090e8 	.word	0x200090e8

0802c324 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802c324:	e7fe      	b.n	802c324 <ADC_IRQHandler>
	...

0802c328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 802c328:	b580      	push	{r7, lr}
 802c32a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802c32c:	4b0e      	ldr	r3, [pc, #56]	; (802c368 <HAL_Init+0x40>)
 802c32e:	681b      	ldr	r3, [r3, #0]
 802c330:	4a0d      	ldr	r2, [pc, #52]	; (802c368 <HAL_Init+0x40>)
 802c332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802c336:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 802c338:	4b0b      	ldr	r3, [pc, #44]	; (802c368 <HAL_Init+0x40>)
 802c33a:	681b      	ldr	r3, [r3, #0]
 802c33c:	4a0a      	ldr	r2, [pc, #40]	; (802c368 <HAL_Init+0x40>)
 802c33e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802c342:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802c344:	4b08      	ldr	r3, [pc, #32]	; (802c368 <HAL_Init+0x40>)
 802c346:	681b      	ldr	r3, [r3, #0]
 802c348:	4a07      	ldr	r2, [pc, #28]	; (802c368 <HAL_Init+0x40>)
 802c34a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802c34e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802c350:	2003      	movs	r0, #3
 802c352:	f001 fba1 	bl	802da98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802c356:	2000      	movs	r0, #0
 802c358:	f7ff fe16 	bl	802bf88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802c35c:	f7ff f8a2 	bl	802b4a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802c360:	2300      	movs	r3, #0
}
 802c362:	4618      	mov	r0, r3
 802c364:	bd80      	pop	{r7, pc}
 802c366:	bf00      	nop
 802c368:	40023c00 	.word	0x40023c00

0802c36c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802c36c:	b480      	push	{r7}
 802c36e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802c370:	4b06      	ldr	r3, [pc, #24]	; (802c38c <HAL_IncTick+0x20>)
 802c372:	781b      	ldrb	r3, [r3, #0]
 802c374:	461a      	mov	r2, r3
 802c376:	4b06      	ldr	r3, [pc, #24]	; (802c390 <HAL_IncTick+0x24>)
 802c378:	681b      	ldr	r3, [r3, #0]
 802c37a:	4413      	add	r3, r2
 802c37c:	4a04      	ldr	r2, [pc, #16]	; (802c390 <HAL_IncTick+0x24>)
 802c37e:	6013      	str	r3, [r2, #0]
}
 802c380:	bf00      	nop
 802c382:	46bd      	mov	sp, r7
 802c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c388:	4770      	bx	lr
 802c38a:	bf00      	nop
 802c38c:	2000029c 	.word	0x2000029c
 802c390:	20008aa0 	.word	0x20008aa0

0802c394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802c394:	b480      	push	{r7}
 802c396:	af00      	add	r7, sp, #0
  return uwTick;
 802c398:	4b03      	ldr	r3, [pc, #12]	; (802c3a8 <HAL_GetTick+0x14>)
 802c39a:	681b      	ldr	r3, [r3, #0]
}
 802c39c:	4618      	mov	r0, r3
 802c39e:	46bd      	mov	sp, r7
 802c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c3a4:	4770      	bx	lr
 802c3a6:	bf00      	nop
 802c3a8:	20008aa0 	.word	0x20008aa0

0802c3ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802c3ac:	b580      	push	{r7, lr}
 802c3ae:	b084      	sub	sp, #16
 802c3b0:	af00      	add	r7, sp, #0
 802c3b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802c3b4:	f7ff ffee 	bl	802c394 <HAL_GetTick>
 802c3b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802c3ba:	687b      	ldr	r3, [r7, #4]
 802c3bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802c3be:	68fb      	ldr	r3, [r7, #12]
 802c3c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802c3c4:	d005      	beq.n	802c3d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802c3c6:	4b09      	ldr	r3, [pc, #36]	; (802c3ec <HAL_Delay+0x40>)
 802c3c8:	781b      	ldrb	r3, [r3, #0]
 802c3ca:	461a      	mov	r2, r3
 802c3cc:	68fb      	ldr	r3, [r7, #12]
 802c3ce:	4413      	add	r3, r2
 802c3d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802c3d2:	bf00      	nop
 802c3d4:	f7ff ffde 	bl	802c394 <HAL_GetTick>
 802c3d8:	4602      	mov	r2, r0
 802c3da:	68bb      	ldr	r3, [r7, #8]
 802c3dc:	1ad3      	subs	r3, r2, r3
 802c3de:	68fa      	ldr	r2, [r7, #12]
 802c3e0:	429a      	cmp	r2, r3
 802c3e2:	d8f7      	bhi.n	802c3d4 <HAL_Delay+0x28>
  {
  }
}
 802c3e4:	bf00      	nop
 802c3e6:	3710      	adds	r7, #16
 802c3e8:	46bd      	mov	sp, r7
 802c3ea:	bd80      	pop	{r7, pc}
 802c3ec:	2000029c 	.word	0x2000029c

0802c3f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c3f0:	b580      	push	{r7, lr}
 802c3f2:	b084      	sub	sp, #16
 802c3f4:	af00      	add	r7, sp, #0
 802c3f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 802c3f8:	2300      	movs	r3, #0
 802c3fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 802c3fc:	687b      	ldr	r3, [r7, #4]
 802c3fe:	2b00      	cmp	r3, #0
 802c400:	d101      	bne.n	802c406 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 802c402:	2301      	movs	r3, #1
 802c404:	e033      	b.n	802c46e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 802c406:	687b      	ldr	r3, [r7, #4]
 802c408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c40a:	2b00      	cmp	r3, #0
 802c40c:	d109      	bne.n	802c422 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 802c40e:	6878      	ldr	r0, [r7, #4]
 802c410:	f7ff f874 	bl	802b4fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 802c414:	687b      	ldr	r3, [r7, #4]
 802c416:	2200      	movs	r2, #0
 802c418:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 802c41a:	687b      	ldr	r3, [r7, #4]
 802c41c:	2200      	movs	r2, #0
 802c41e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 802c422:	687b      	ldr	r3, [r7, #4]
 802c424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c426:	f003 0310 	and.w	r3, r3, #16
 802c42a:	2b00      	cmp	r3, #0
 802c42c:	d118      	bne.n	802c460 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c42e:	687b      	ldr	r3, [r7, #4]
 802c430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c432:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 802c436:	f023 0302 	bic.w	r3, r3, #2
 802c43a:	f043 0202 	orr.w	r2, r3, #2
 802c43e:	687b      	ldr	r3, [r7, #4]
 802c440:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 802c442:	6878      	ldr	r0, [r7, #4]
 802c444:	f000 fa28 	bl	802c898 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 802c448:	687b      	ldr	r3, [r7, #4]
 802c44a:	2200      	movs	r2, #0
 802c44c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 802c44e:	687b      	ldr	r3, [r7, #4]
 802c450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c452:	f023 0303 	bic.w	r3, r3, #3
 802c456:	f043 0201 	orr.w	r2, r3, #1
 802c45a:	687b      	ldr	r3, [r7, #4]
 802c45c:	641a      	str	r2, [r3, #64]	; 0x40
 802c45e:	e001      	b.n	802c464 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 802c460:	2301      	movs	r3, #1
 802c462:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 802c464:	687b      	ldr	r3, [r7, #4]
 802c466:	2200      	movs	r2, #0
 802c468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 802c46c:	7bfb      	ldrb	r3, [r7, #15]
}
 802c46e:	4618      	mov	r0, r3
 802c470:	3710      	adds	r7, #16
 802c472:	46bd      	mov	sp, r7
 802c474:	bd80      	pop	{r7, pc}
	...

0802c478 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 802c478:	b580      	push	{r7, lr}
 802c47a:	b086      	sub	sp, #24
 802c47c:	af00      	add	r7, sp, #0
 802c47e:	60f8      	str	r0, [r7, #12]
 802c480:	60b9      	str	r1, [r7, #8]
 802c482:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 802c484:	2300      	movs	r3, #0
 802c486:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c488:	68fb      	ldr	r3, [r7, #12]
 802c48a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c48e:	2b01      	cmp	r3, #1
 802c490:	d101      	bne.n	802c496 <HAL_ADC_Start_DMA+0x1e>
 802c492:	2302      	movs	r3, #2
 802c494:	e0b1      	b.n	802c5fa <HAL_ADC_Start_DMA+0x182>
 802c496:	68fb      	ldr	r3, [r7, #12]
 802c498:	2201      	movs	r2, #1
 802c49a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 802c49e:	68fb      	ldr	r3, [r7, #12]
 802c4a0:	681b      	ldr	r3, [r3, #0]
 802c4a2:	689b      	ldr	r3, [r3, #8]
 802c4a4:	f003 0301 	and.w	r3, r3, #1
 802c4a8:	2b01      	cmp	r3, #1
 802c4aa:	d018      	beq.n	802c4de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 802c4ac:	68fb      	ldr	r3, [r7, #12]
 802c4ae:	681b      	ldr	r3, [r3, #0]
 802c4b0:	689a      	ldr	r2, [r3, #8]
 802c4b2:	68fb      	ldr	r3, [r7, #12]
 802c4b4:	681b      	ldr	r3, [r3, #0]
 802c4b6:	f042 0201 	orr.w	r2, r2, #1
 802c4ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 802c4bc:	4b51      	ldr	r3, [pc, #324]	; (802c604 <HAL_ADC_Start_DMA+0x18c>)
 802c4be:	681b      	ldr	r3, [r3, #0]
 802c4c0:	4a51      	ldr	r2, [pc, #324]	; (802c608 <HAL_ADC_Start_DMA+0x190>)
 802c4c2:	fba2 2303 	umull	r2, r3, r2, r3
 802c4c6:	0c9a      	lsrs	r2, r3, #18
 802c4c8:	4613      	mov	r3, r2
 802c4ca:	005b      	lsls	r3, r3, #1
 802c4cc:	4413      	add	r3, r2
 802c4ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c4d0:	e002      	b.n	802c4d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 802c4d2:	693b      	ldr	r3, [r7, #16]
 802c4d4:	3b01      	subs	r3, #1
 802c4d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802c4d8:	693b      	ldr	r3, [r7, #16]
 802c4da:	2b00      	cmp	r3, #0
 802c4dc:	d1f9      	bne.n	802c4d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 802c4de:	68fb      	ldr	r3, [r7, #12]
 802c4e0:	681b      	ldr	r3, [r3, #0]
 802c4e2:	689b      	ldr	r3, [r3, #8]
 802c4e4:	f003 0301 	and.w	r3, r3, #1
 802c4e8:	2b01      	cmp	r3, #1
 802c4ea:	f040 8085 	bne.w	802c5f8 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 802c4ee:	68fb      	ldr	r3, [r7, #12]
 802c4f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c4f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 802c4f6:	f023 0301 	bic.w	r3, r3, #1
 802c4fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802c4fe:	68fb      	ldr	r3, [r7, #12]
 802c500:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 802c502:	68fb      	ldr	r3, [r7, #12]
 802c504:	681b      	ldr	r3, [r3, #0]
 802c506:	685b      	ldr	r3, [r3, #4]
 802c508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802c50c:	2b00      	cmp	r3, #0
 802c50e:	d007      	beq.n	802c520 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 802c510:	68fb      	ldr	r3, [r7, #12]
 802c512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c514:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 802c518:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 802c51c:	68fb      	ldr	r3, [r7, #12]
 802c51e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802c520:	68fb      	ldr	r3, [r7, #12]
 802c522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802c524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802c528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802c52c:	d106      	bne.n	802c53c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 802c52e:	68fb      	ldr	r3, [r7, #12]
 802c530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802c532:	f023 0206 	bic.w	r2, r3, #6
 802c536:	68fb      	ldr	r3, [r7, #12]
 802c538:	645a      	str	r2, [r3, #68]	; 0x44
 802c53a:	e002      	b.n	802c542 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 802c53c:	68fb      	ldr	r3, [r7, #12]
 802c53e:	2200      	movs	r2, #0
 802c540:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 802c542:	68fb      	ldr	r3, [r7, #12]
 802c544:	2200      	movs	r2, #0
 802c546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c54a:	4b30      	ldr	r3, [pc, #192]	; (802c60c <HAL_ADC_Start_DMA+0x194>)
 802c54c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 802c54e:	68fb      	ldr	r3, [r7, #12]
 802c550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c552:	4a2f      	ldr	r2, [pc, #188]	; (802c610 <HAL_ADC_Start_DMA+0x198>)
 802c554:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 802c556:	68fb      	ldr	r3, [r7, #12]
 802c558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c55a:	4a2e      	ldr	r2, [pc, #184]	; (802c614 <HAL_ADC_Start_DMA+0x19c>)
 802c55c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 802c55e:	68fb      	ldr	r3, [r7, #12]
 802c560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c562:	4a2d      	ldr	r2, [pc, #180]	; (802c618 <HAL_ADC_Start_DMA+0x1a0>)
 802c564:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 802c566:	68fb      	ldr	r3, [r7, #12]
 802c568:	681b      	ldr	r3, [r3, #0]
 802c56a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 802c56e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 802c570:	68fb      	ldr	r3, [r7, #12]
 802c572:	681b      	ldr	r3, [r3, #0]
 802c574:	685a      	ldr	r2, [r3, #4]
 802c576:	68fb      	ldr	r3, [r7, #12]
 802c578:	681b      	ldr	r3, [r3, #0]
 802c57a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 802c57e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 802c580:	68fb      	ldr	r3, [r7, #12]
 802c582:	681b      	ldr	r3, [r3, #0]
 802c584:	689a      	ldr	r2, [r3, #8]
 802c586:	68fb      	ldr	r3, [r7, #12]
 802c588:	681b      	ldr	r3, [r3, #0]
 802c58a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802c58e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 802c590:	68fb      	ldr	r3, [r7, #12]
 802c592:	6b98      	ldr	r0, [r3, #56]	; 0x38
 802c594:	68fb      	ldr	r3, [r7, #12]
 802c596:	681b      	ldr	r3, [r3, #0]
 802c598:	334c      	adds	r3, #76	; 0x4c
 802c59a:	4619      	mov	r1, r3
 802c59c:	68ba      	ldr	r2, [r7, #8]
 802c59e:	687b      	ldr	r3, [r7, #4]
 802c5a0:	f003 f85e 	bl	802f660 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 802c5a4:	697b      	ldr	r3, [r7, #20]
 802c5a6:	685b      	ldr	r3, [r3, #4]
 802c5a8:	f003 031f 	and.w	r3, r3, #31
 802c5ac:	2b00      	cmp	r3, #0
 802c5ae:	d10f      	bne.n	802c5d0 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 802c5b0:	68fb      	ldr	r3, [r7, #12]
 802c5b2:	681b      	ldr	r3, [r3, #0]
 802c5b4:	689b      	ldr	r3, [r3, #8]
 802c5b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c5ba:	2b00      	cmp	r3, #0
 802c5bc:	d11c      	bne.n	802c5f8 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c5be:	68fb      	ldr	r3, [r7, #12]
 802c5c0:	681b      	ldr	r3, [r3, #0]
 802c5c2:	689a      	ldr	r2, [r3, #8]
 802c5c4:	68fb      	ldr	r3, [r7, #12]
 802c5c6:	681b      	ldr	r3, [r3, #0]
 802c5c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c5cc:	609a      	str	r2, [r3, #8]
 802c5ce:	e013      	b.n	802c5f8 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 802c5d0:	68fb      	ldr	r3, [r7, #12]
 802c5d2:	681b      	ldr	r3, [r3, #0]
 802c5d4:	4a11      	ldr	r2, [pc, #68]	; (802c61c <HAL_ADC_Start_DMA+0x1a4>)
 802c5d6:	4293      	cmp	r3, r2
 802c5d8:	d10e      	bne.n	802c5f8 <HAL_ADC_Start_DMA+0x180>
 802c5da:	68fb      	ldr	r3, [r7, #12]
 802c5dc:	681b      	ldr	r3, [r3, #0]
 802c5de:	689b      	ldr	r3, [r3, #8]
 802c5e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802c5e4:	2b00      	cmp	r3, #0
 802c5e6:	d107      	bne.n	802c5f8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802c5e8:	68fb      	ldr	r3, [r7, #12]
 802c5ea:	681b      	ldr	r3, [r3, #0]
 802c5ec:	689a      	ldr	r2, [r3, #8]
 802c5ee:	68fb      	ldr	r3, [r7, #12]
 802c5f0:	681b      	ldr	r3, [r3, #0]
 802c5f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802c5f6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 802c5f8:	2300      	movs	r3, #0
}
 802c5fa:	4618      	mov	r0, r3
 802c5fc:	3718      	adds	r7, #24
 802c5fe:	46bd      	mov	sp, r7
 802c600:	bd80      	pop	{r7, pc}
 802c602:	bf00      	nop
 802c604:	20000294 	.word	0x20000294
 802c608:	431bde83 	.word	0x431bde83
 802c60c:	40012300 	.word	0x40012300
 802c610:	0802ca91 	.word	0x0802ca91
 802c614:	0802cb4b 	.word	0x0802cb4b
 802c618:	0802cb67 	.word	0x0802cb67
 802c61c:	40012000 	.word	0x40012000

0802c620 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 802c620:	b480      	push	{r7}
 802c622:	b083      	sub	sp, #12
 802c624:	af00      	add	r7, sp, #0
 802c626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 802c628:	bf00      	nop
 802c62a:	370c      	adds	r7, #12
 802c62c:	46bd      	mov	sp, r7
 802c62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c632:	4770      	bx	lr

0802c634 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 802c634:	b480      	push	{r7}
 802c636:	b085      	sub	sp, #20
 802c638:	af00      	add	r7, sp, #0
 802c63a:	6078      	str	r0, [r7, #4]
 802c63c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 802c63e:	2300      	movs	r3, #0
 802c640:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802c642:	687b      	ldr	r3, [r7, #4]
 802c644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802c648:	2b01      	cmp	r3, #1
 802c64a:	d101      	bne.n	802c650 <HAL_ADC_ConfigChannel+0x1c>
 802c64c:	2302      	movs	r3, #2
 802c64e:	e113      	b.n	802c878 <HAL_ADC_ConfigChannel+0x244>
 802c650:	687b      	ldr	r3, [r7, #4]
 802c652:	2201      	movs	r2, #1
 802c654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 802c658:	683b      	ldr	r3, [r7, #0]
 802c65a:	681b      	ldr	r3, [r3, #0]
 802c65c:	2b09      	cmp	r3, #9
 802c65e:	d925      	bls.n	802c6ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 802c660:	687b      	ldr	r3, [r7, #4]
 802c662:	681b      	ldr	r3, [r3, #0]
 802c664:	68d9      	ldr	r1, [r3, #12]
 802c666:	683b      	ldr	r3, [r7, #0]
 802c668:	681b      	ldr	r3, [r3, #0]
 802c66a:	b29b      	uxth	r3, r3
 802c66c:	461a      	mov	r2, r3
 802c66e:	4613      	mov	r3, r2
 802c670:	005b      	lsls	r3, r3, #1
 802c672:	4413      	add	r3, r2
 802c674:	3b1e      	subs	r3, #30
 802c676:	2207      	movs	r2, #7
 802c678:	fa02 f303 	lsl.w	r3, r2, r3
 802c67c:	43da      	mvns	r2, r3
 802c67e:	687b      	ldr	r3, [r7, #4]
 802c680:	681b      	ldr	r3, [r3, #0]
 802c682:	400a      	ands	r2, r1
 802c684:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 802c686:	687b      	ldr	r3, [r7, #4]
 802c688:	681b      	ldr	r3, [r3, #0]
 802c68a:	68d9      	ldr	r1, [r3, #12]
 802c68c:	683b      	ldr	r3, [r7, #0]
 802c68e:	689a      	ldr	r2, [r3, #8]
 802c690:	683b      	ldr	r3, [r7, #0]
 802c692:	681b      	ldr	r3, [r3, #0]
 802c694:	b29b      	uxth	r3, r3
 802c696:	4618      	mov	r0, r3
 802c698:	4603      	mov	r3, r0
 802c69a:	005b      	lsls	r3, r3, #1
 802c69c:	4403      	add	r3, r0
 802c69e:	3b1e      	subs	r3, #30
 802c6a0:	409a      	lsls	r2, r3
 802c6a2:	687b      	ldr	r3, [r7, #4]
 802c6a4:	681b      	ldr	r3, [r3, #0]
 802c6a6:	430a      	orrs	r2, r1
 802c6a8:	60da      	str	r2, [r3, #12]
 802c6aa:	e022      	b.n	802c6f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 802c6ac:	687b      	ldr	r3, [r7, #4]
 802c6ae:	681b      	ldr	r3, [r3, #0]
 802c6b0:	6919      	ldr	r1, [r3, #16]
 802c6b2:	683b      	ldr	r3, [r7, #0]
 802c6b4:	681b      	ldr	r3, [r3, #0]
 802c6b6:	b29b      	uxth	r3, r3
 802c6b8:	461a      	mov	r2, r3
 802c6ba:	4613      	mov	r3, r2
 802c6bc:	005b      	lsls	r3, r3, #1
 802c6be:	4413      	add	r3, r2
 802c6c0:	2207      	movs	r2, #7
 802c6c2:	fa02 f303 	lsl.w	r3, r2, r3
 802c6c6:	43da      	mvns	r2, r3
 802c6c8:	687b      	ldr	r3, [r7, #4]
 802c6ca:	681b      	ldr	r3, [r3, #0]
 802c6cc:	400a      	ands	r2, r1
 802c6ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 802c6d0:	687b      	ldr	r3, [r7, #4]
 802c6d2:	681b      	ldr	r3, [r3, #0]
 802c6d4:	6919      	ldr	r1, [r3, #16]
 802c6d6:	683b      	ldr	r3, [r7, #0]
 802c6d8:	689a      	ldr	r2, [r3, #8]
 802c6da:	683b      	ldr	r3, [r7, #0]
 802c6dc:	681b      	ldr	r3, [r3, #0]
 802c6de:	b29b      	uxth	r3, r3
 802c6e0:	4618      	mov	r0, r3
 802c6e2:	4603      	mov	r3, r0
 802c6e4:	005b      	lsls	r3, r3, #1
 802c6e6:	4403      	add	r3, r0
 802c6e8:	409a      	lsls	r2, r3
 802c6ea:	687b      	ldr	r3, [r7, #4]
 802c6ec:	681b      	ldr	r3, [r3, #0]
 802c6ee:	430a      	orrs	r2, r1
 802c6f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 802c6f2:	683b      	ldr	r3, [r7, #0]
 802c6f4:	685b      	ldr	r3, [r3, #4]
 802c6f6:	2b06      	cmp	r3, #6
 802c6f8:	d824      	bhi.n	802c744 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 802c6fa:	687b      	ldr	r3, [r7, #4]
 802c6fc:	681b      	ldr	r3, [r3, #0]
 802c6fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c700:	683b      	ldr	r3, [r7, #0]
 802c702:	685a      	ldr	r2, [r3, #4]
 802c704:	4613      	mov	r3, r2
 802c706:	009b      	lsls	r3, r3, #2
 802c708:	4413      	add	r3, r2
 802c70a:	3b05      	subs	r3, #5
 802c70c:	221f      	movs	r2, #31
 802c70e:	fa02 f303 	lsl.w	r3, r2, r3
 802c712:	43da      	mvns	r2, r3
 802c714:	687b      	ldr	r3, [r7, #4]
 802c716:	681b      	ldr	r3, [r3, #0]
 802c718:	400a      	ands	r2, r1
 802c71a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 802c71c:	687b      	ldr	r3, [r7, #4]
 802c71e:	681b      	ldr	r3, [r3, #0]
 802c720:	6b59      	ldr	r1, [r3, #52]	; 0x34
 802c722:	683b      	ldr	r3, [r7, #0]
 802c724:	681b      	ldr	r3, [r3, #0]
 802c726:	b29b      	uxth	r3, r3
 802c728:	4618      	mov	r0, r3
 802c72a:	683b      	ldr	r3, [r7, #0]
 802c72c:	685a      	ldr	r2, [r3, #4]
 802c72e:	4613      	mov	r3, r2
 802c730:	009b      	lsls	r3, r3, #2
 802c732:	4413      	add	r3, r2
 802c734:	3b05      	subs	r3, #5
 802c736:	fa00 f203 	lsl.w	r2, r0, r3
 802c73a:	687b      	ldr	r3, [r7, #4]
 802c73c:	681b      	ldr	r3, [r3, #0]
 802c73e:	430a      	orrs	r2, r1
 802c740:	635a      	str	r2, [r3, #52]	; 0x34
 802c742:	e04c      	b.n	802c7de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 802c744:	683b      	ldr	r3, [r7, #0]
 802c746:	685b      	ldr	r3, [r3, #4]
 802c748:	2b0c      	cmp	r3, #12
 802c74a:	d824      	bhi.n	802c796 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 802c74c:	687b      	ldr	r3, [r7, #4]
 802c74e:	681b      	ldr	r3, [r3, #0]
 802c750:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c752:	683b      	ldr	r3, [r7, #0]
 802c754:	685a      	ldr	r2, [r3, #4]
 802c756:	4613      	mov	r3, r2
 802c758:	009b      	lsls	r3, r3, #2
 802c75a:	4413      	add	r3, r2
 802c75c:	3b23      	subs	r3, #35	; 0x23
 802c75e:	221f      	movs	r2, #31
 802c760:	fa02 f303 	lsl.w	r3, r2, r3
 802c764:	43da      	mvns	r2, r3
 802c766:	687b      	ldr	r3, [r7, #4]
 802c768:	681b      	ldr	r3, [r3, #0]
 802c76a:	400a      	ands	r2, r1
 802c76c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 802c76e:	687b      	ldr	r3, [r7, #4]
 802c770:	681b      	ldr	r3, [r3, #0]
 802c772:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802c774:	683b      	ldr	r3, [r7, #0]
 802c776:	681b      	ldr	r3, [r3, #0]
 802c778:	b29b      	uxth	r3, r3
 802c77a:	4618      	mov	r0, r3
 802c77c:	683b      	ldr	r3, [r7, #0]
 802c77e:	685a      	ldr	r2, [r3, #4]
 802c780:	4613      	mov	r3, r2
 802c782:	009b      	lsls	r3, r3, #2
 802c784:	4413      	add	r3, r2
 802c786:	3b23      	subs	r3, #35	; 0x23
 802c788:	fa00 f203 	lsl.w	r2, r0, r3
 802c78c:	687b      	ldr	r3, [r7, #4]
 802c78e:	681b      	ldr	r3, [r3, #0]
 802c790:	430a      	orrs	r2, r1
 802c792:	631a      	str	r2, [r3, #48]	; 0x30
 802c794:	e023      	b.n	802c7de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 802c796:	687b      	ldr	r3, [r7, #4]
 802c798:	681b      	ldr	r3, [r3, #0]
 802c79a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c79c:	683b      	ldr	r3, [r7, #0]
 802c79e:	685a      	ldr	r2, [r3, #4]
 802c7a0:	4613      	mov	r3, r2
 802c7a2:	009b      	lsls	r3, r3, #2
 802c7a4:	4413      	add	r3, r2
 802c7a6:	3b41      	subs	r3, #65	; 0x41
 802c7a8:	221f      	movs	r2, #31
 802c7aa:	fa02 f303 	lsl.w	r3, r2, r3
 802c7ae:	43da      	mvns	r2, r3
 802c7b0:	687b      	ldr	r3, [r7, #4]
 802c7b2:	681b      	ldr	r3, [r3, #0]
 802c7b4:	400a      	ands	r2, r1
 802c7b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 802c7b8:	687b      	ldr	r3, [r7, #4]
 802c7ba:	681b      	ldr	r3, [r3, #0]
 802c7bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802c7be:	683b      	ldr	r3, [r7, #0]
 802c7c0:	681b      	ldr	r3, [r3, #0]
 802c7c2:	b29b      	uxth	r3, r3
 802c7c4:	4618      	mov	r0, r3
 802c7c6:	683b      	ldr	r3, [r7, #0]
 802c7c8:	685a      	ldr	r2, [r3, #4]
 802c7ca:	4613      	mov	r3, r2
 802c7cc:	009b      	lsls	r3, r3, #2
 802c7ce:	4413      	add	r3, r2
 802c7d0:	3b41      	subs	r3, #65	; 0x41
 802c7d2:	fa00 f203 	lsl.w	r2, r0, r3
 802c7d6:	687b      	ldr	r3, [r7, #4]
 802c7d8:	681b      	ldr	r3, [r3, #0]
 802c7da:	430a      	orrs	r2, r1
 802c7dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c7de:	4b29      	ldr	r3, [pc, #164]	; (802c884 <HAL_ADC_ConfigChannel+0x250>)
 802c7e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 802c7e2:	687b      	ldr	r3, [r7, #4]
 802c7e4:	681b      	ldr	r3, [r3, #0]
 802c7e6:	4a28      	ldr	r2, [pc, #160]	; (802c888 <HAL_ADC_ConfigChannel+0x254>)
 802c7e8:	4293      	cmp	r3, r2
 802c7ea:	d10f      	bne.n	802c80c <HAL_ADC_ConfigChannel+0x1d8>
 802c7ec:	683b      	ldr	r3, [r7, #0]
 802c7ee:	681b      	ldr	r3, [r3, #0]
 802c7f0:	2b12      	cmp	r3, #18
 802c7f2:	d10b      	bne.n	802c80c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 802c7f4:	68fb      	ldr	r3, [r7, #12]
 802c7f6:	685b      	ldr	r3, [r3, #4]
 802c7f8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 802c7fc:	68fb      	ldr	r3, [r7, #12]
 802c7fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 802c800:	68fb      	ldr	r3, [r7, #12]
 802c802:	685b      	ldr	r3, [r3, #4]
 802c804:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 802c808:	68fb      	ldr	r3, [r7, #12]
 802c80a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 802c80c:	687b      	ldr	r3, [r7, #4]
 802c80e:	681b      	ldr	r3, [r3, #0]
 802c810:	4a1d      	ldr	r2, [pc, #116]	; (802c888 <HAL_ADC_ConfigChannel+0x254>)
 802c812:	4293      	cmp	r3, r2
 802c814:	d12b      	bne.n	802c86e <HAL_ADC_ConfigChannel+0x23a>
 802c816:	683b      	ldr	r3, [r7, #0]
 802c818:	681b      	ldr	r3, [r3, #0]
 802c81a:	4a1c      	ldr	r2, [pc, #112]	; (802c88c <HAL_ADC_ConfigChannel+0x258>)
 802c81c:	4293      	cmp	r3, r2
 802c81e:	d003      	beq.n	802c828 <HAL_ADC_ConfigChannel+0x1f4>
 802c820:	683b      	ldr	r3, [r7, #0]
 802c822:	681b      	ldr	r3, [r3, #0]
 802c824:	2b11      	cmp	r3, #17
 802c826:	d122      	bne.n	802c86e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 802c828:	68fb      	ldr	r3, [r7, #12]
 802c82a:	685b      	ldr	r3, [r3, #4]
 802c82c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 802c830:	68fb      	ldr	r3, [r7, #12]
 802c832:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 802c834:	68fb      	ldr	r3, [r7, #12]
 802c836:	685b      	ldr	r3, [r3, #4]
 802c838:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802c83c:	68fb      	ldr	r3, [r7, #12]
 802c83e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 802c840:	683b      	ldr	r3, [r7, #0]
 802c842:	681b      	ldr	r3, [r3, #0]
 802c844:	4a11      	ldr	r2, [pc, #68]	; (802c88c <HAL_ADC_ConfigChannel+0x258>)
 802c846:	4293      	cmp	r3, r2
 802c848:	d111      	bne.n	802c86e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 802c84a:	4b11      	ldr	r3, [pc, #68]	; (802c890 <HAL_ADC_ConfigChannel+0x25c>)
 802c84c:	681b      	ldr	r3, [r3, #0]
 802c84e:	4a11      	ldr	r2, [pc, #68]	; (802c894 <HAL_ADC_ConfigChannel+0x260>)
 802c850:	fba2 2303 	umull	r2, r3, r2, r3
 802c854:	0c9a      	lsrs	r2, r3, #18
 802c856:	4613      	mov	r3, r2
 802c858:	009b      	lsls	r3, r3, #2
 802c85a:	4413      	add	r3, r2
 802c85c:	005b      	lsls	r3, r3, #1
 802c85e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c860:	e002      	b.n	802c868 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 802c862:	68bb      	ldr	r3, [r7, #8]
 802c864:	3b01      	subs	r3, #1
 802c866:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802c868:	68bb      	ldr	r3, [r7, #8]
 802c86a:	2b00      	cmp	r3, #0
 802c86c:	d1f9      	bne.n	802c862 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 802c86e:	687b      	ldr	r3, [r7, #4]
 802c870:	2200      	movs	r2, #0
 802c872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 802c876:	2300      	movs	r3, #0
}
 802c878:	4618      	mov	r0, r3
 802c87a:	3714      	adds	r7, #20
 802c87c:	46bd      	mov	sp, r7
 802c87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c882:	4770      	bx	lr
 802c884:	40012300 	.word	0x40012300
 802c888:	40012000 	.word	0x40012000
 802c88c:	10000012 	.word	0x10000012
 802c890:	20000294 	.word	0x20000294
 802c894:	431bde83 	.word	0x431bde83

0802c898 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 802c898:	b480      	push	{r7}
 802c89a:	b085      	sub	sp, #20
 802c89c:	af00      	add	r7, sp, #0
 802c89e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802c8a0:	4b79      	ldr	r3, [pc, #484]	; (802ca88 <ADC_Init+0x1f0>)
 802c8a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 802c8a4:	68fb      	ldr	r3, [r7, #12]
 802c8a6:	685b      	ldr	r3, [r3, #4]
 802c8a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 802c8ac:	68fb      	ldr	r3, [r7, #12]
 802c8ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 802c8b0:	68fb      	ldr	r3, [r7, #12]
 802c8b2:	685a      	ldr	r2, [r3, #4]
 802c8b4:	687b      	ldr	r3, [r7, #4]
 802c8b6:	685b      	ldr	r3, [r3, #4]
 802c8b8:	431a      	orrs	r2, r3
 802c8ba:	68fb      	ldr	r3, [r7, #12]
 802c8bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 802c8be:	687b      	ldr	r3, [r7, #4]
 802c8c0:	681b      	ldr	r3, [r3, #0]
 802c8c2:	685a      	ldr	r2, [r3, #4]
 802c8c4:	687b      	ldr	r3, [r7, #4]
 802c8c6:	681b      	ldr	r3, [r3, #0]
 802c8c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802c8cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 802c8ce:	687b      	ldr	r3, [r7, #4]
 802c8d0:	681b      	ldr	r3, [r3, #0]
 802c8d2:	6859      	ldr	r1, [r3, #4]
 802c8d4:	687b      	ldr	r3, [r7, #4]
 802c8d6:	691b      	ldr	r3, [r3, #16]
 802c8d8:	021a      	lsls	r2, r3, #8
 802c8da:	687b      	ldr	r3, [r7, #4]
 802c8dc:	681b      	ldr	r3, [r3, #0]
 802c8de:	430a      	orrs	r2, r1
 802c8e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 802c8e2:	687b      	ldr	r3, [r7, #4]
 802c8e4:	681b      	ldr	r3, [r3, #0]
 802c8e6:	685a      	ldr	r2, [r3, #4]
 802c8e8:	687b      	ldr	r3, [r7, #4]
 802c8ea:	681b      	ldr	r3, [r3, #0]
 802c8ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 802c8f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 802c8f2:	687b      	ldr	r3, [r7, #4]
 802c8f4:	681b      	ldr	r3, [r3, #0]
 802c8f6:	6859      	ldr	r1, [r3, #4]
 802c8f8:	687b      	ldr	r3, [r7, #4]
 802c8fa:	689a      	ldr	r2, [r3, #8]
 802c8fc:	687b      	ldr	r3, [r7, #4]
 802c8fe:	681b      	ldr	r3, [r3, #0]
 802c900:	430a      	orrs	r2, r1
 802c902:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 802c904:	687b      	ldr	r3, [r7, #4]
 802c906:	681b      	ldr	r3, [r3, #0]
 802c908:	689a      	ldr	r2, [r3, #8]
 802c90a:	687b      	ldr	r3, [r7, #4]
 802c90c:	681b      	ldr	r3, [r3, #0]
 802c90e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802c912:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 802c914:	687b      	ldr	r3, [r7, #4]
 802c916:	681b      	ldr	r3, [r3, #0]
 802c918:	6899      	ldr	r1, [r3, #8]
 802c91a:	687b      	ldr	r3, [r7, #4]
 802c91c:	68da      	ldr	r2, [r3, #12]
 802c91e:	687b      	ldr	r3, [r7, #4]
 802c920:	681b      	ldr	r3, [r3, #0]
 802c922:	430a      	orrs	r2, r1
 802c924:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 802c926:	687b      	ldr	r3, [r7, #4]
 802c928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802c92a:	4a58      	ldr	r2, [pc, #352]	; (802ca8c <ADC_Init+0x1f4>)
 802c92c:	4293      	cmp	r3, r2
 802c92e:	d022      	beq.n	802c976 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c930:	687b      	ldr	r3, [r7, #4]
 802c932:	681b      	ldr	r3, [r3, #0]
 802c934:	689a      	ldr	r2, [r3, #8]
 802c936:	687b      	ldr	r3, [r7, #4]
 802c938:	681b      	ldr	r3, [r3, #0]
 802c93a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c93e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 802c940:	687b      	ldr	r3, [r7, #4]
 802c942:	681b      	ldr	r3, [r3, #0]
 802c944:	6899      	ldr	r1, [r3, #8]
 802c946:	687b      	ldr	r3, [r7, #4]
 802c948:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802c94a:	687b      	ldr	r3, [r7, #4]
 802c94c:	681b      	ldr	r3, [r3, #0]
 802c94e:	430a      	orrs	r2, r1
 802c950:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c952:	687b      	ldr	r3, [r7, #4]
 802c954:	681b      	ldr	r3, [r3, #0]
 802c956:	689a      	ldr	r2, [r3, #8]
 802c958:	687b      	ldr	r3, [r7, #4]
 802c95a:	681b      	ldr	r3, [r3, #0]
 802c95c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c960:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 802c962:	687b      	ldr	r3, [r7, #4]
 802c964:	681b      	ldr	r3, [r3, #0]
 802c966:	6899      	ldr	r1, [r3, #8]
 802c968:	687b      	ldr	r3, [r7, #4]
 802c96a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802c96c:	687b      	ldr	r3, [r7, #4]
 802c96e:	681b      	ldr	r3, [r3, #0]
 802c970:	430a      	orrs	r2, r1
 802c972:	609a      	str	r2, [r3, #8]
 802c974:	e00f      	b.n	802c996 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 802c976:	687b      	ldr	r3, [r7, #4]
 802c978:	681b      	ldr	r3, [r3, #0]
 802c97a:	689a      	ldr	r2, [r3, #8]
 802c97c:	687b      	ldr	r3, [r7, #4]
 802c97e:	681b      	ldr	r3, [r3, #0]
 802c980:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 802c984:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 802c986:	687b      	ldr	r3, [r7, #4]
 802c988:	681b      	ldr	r3, [r3, #0]
 802c98a:	689a      	ldr	r2, [r3, #8]
 802c98c:	687b      	ldr	r3, [r7, #4]
 802c98e:	681b      	ldr	r3, [r3, #0]
 802c990:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802c994:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 802c996:	687b      	ldr	r3, [r7, #4]
 802c998:	681b      	ldr	r3, [r3, #0]
 802c99a:	689a      	ldr	r2, [r3, #8]
 802c99c:	687b      	ldr	r3, [r7, #4]
 802c99e:	681b      	ldr	r3, [r3, #0]
 802c9a0:	f022 0202 	bic.w	r2, r2, #2
 802c9a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 802c9a6:	687b      	ldr	r3, [r7, #4]
 802c9a8:	681b      	ldr	r3, [r3, #0]
 802c9aa:	6899      	ldr	r1, [r3, #8]
 802c9ac:	687b      	ldr	r3, [r7, #4]
 802c9ae:	7e1b      	ldrb	r3, [r3, #24]
 802c9b0:	005a      	lsls	r2, r3, #1
 802c9b2:	687b      	ldr	r3, [r7, #4]
 802c9b4:	681b      	ldr	r3, [r3, #0]
 802c9b6:	430a      	orrs	r2, r1
 802c9b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 802c9ba:	687b      	ldr	r3, [r7, #4]
 802c9bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 802c9c0:	2b00      	cmp	r3, #0
 802c9c2:	d01b      	beq.n	802c9fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 802c9c4:	687b      	ldr	r3, [r7, #4]
 802c9c6:	681b      	ldr	r3, [r3, #0]
 802c9c8:	685a      	ldr	r2, [r3, #4]
 802c9ca:	687b      	ldr	r3, [r7, #4]
 802c9cc:	681b      	ldr	r3, [r3, #0]
 802c9ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802c9d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 802c9d4:	687b      	ldr	r3, [r7, #4]
 802c9d6:	681b      	ldr	r3, [r3, #0]
 802c9d8:	685a      	ldr	r2, [r3, #4]
 802c9da:	687b      	ldr	r3, [r7, #4]
 802c9dc:	681b      	ldr	r3, [r3, #0]
 802c9de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 802c9e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 802c9e4:	687b      	ldr	r3, [r7, #4]
 802c9e6:	681b      	ldr	r3, [r3, #0]
 802c9e8:	6859      	ldr	r1, [r3, #4]
 802c9ea:	687b      	ldr	r3, [r7, #4]
 802c9ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802c9ee:	3b01      	subs	r3, #1
 802c9f0:	035a      	lsls	r2, r3, #13
 802c9f2:	687b      	ldr	r3, [r7, #4]
 802c9f4:	681b      	ldr	r3, [r3, #0]
 802c9f6:	430a      	orrs	r2, r1
 802c9f8:	605a      	str	r2, [r3, #4]
 802c9fa:	e007      	b.n	802ca0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 802c9fc:	687b      	ldr	r3, [r7, #4]
 802c9fe:	681b      	ldr	r3, [r3, #0]
 802ca00:	685a      	ldr	r2, [r3, #4]
 802ca02:	687b      	ldr	r3, [r7, #4]
 802ca04:	681b      	ldr	r3, [r3, #0]
 802ca06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802ca0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 802ca0c:	687b      	ldr	r3, [r7, #4]
 802ca0e:	681b      	ldr	r3, [r3, #0]
 802ca10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802ca12:	687b      	ldr	r3, [r7, #4]
 802ca14:	681b      	ldr	r3, [r3, #0]
 802ca16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 802ca1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 802ca1c:	687b      	ldr	r3, [r7, #4]
 802ca1e:	681b      	ldr	r3, [r3, #0]
 802ca20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802ca22:	687b      	ldr	r3, [r7, #4]
 802ca24:	69db      	ldr	r3, [r3, #28]
 802ca26:	3b01      	subs	r3, #1
 802ca28:	051a      	lsls	r2, r3, #20
 802ca2a:	687b      	ldr	r3, [r7, #4]
 802ca2c:	681b      	ldr	r3, [r3, #0]
 802ca2e:	430a      	orrs	r2, r1
 802ca30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 802ca32:	687b      	ldr	r3, [r7, #4]
 802ca34:	681b      	ldr	r3, [r3, #0]
 802ca36:	689a      	ldr	r2, [r3, #8]
 802ca38:	687b      	ldr	r3, [r7, #4]
 802ca3a:	681b      	ldr	r3, [r3, #0]
 802ca3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 802ca40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 802ca42:	687b      	ldr	r3, [r7, #4]
 802ca44:	681b      	ldr	r3, [r3, #0]
 802ca46:	6899      	ldr	r1, [r3, #8]
 802ca48:	687b      	ldr	r3, [r7, #4]
 802ca4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 802ca4e:	025a      	lsls	r2, r3, #9
 802ca50:	687b      	ldr	r3, [r7, #4]
 802ca52:	681b      	ldr	r3, [r3, #0]
 802ca54:	430a      	orrs	r2, r1
 802ca56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 802ca58:	687b      	ldr	r3, [r7, #4]
 802ca5a:	681b      	ldr	r3, [r3, #0]
 802ca5c:	689a      	ldr	r2, [r3, #8]
 802ca5e:	687b      	ldr	r3, [r7, #4]
 802ca60:	681b      	ldr	r3, [r3, #0]
 802ca62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802ca66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 802ca68:	687b      	ldr	r3, [r7, #4]
 802ca6a:	681b      	ldr	r3, [r3, #0]
 802ca6c:	6899      	ldr	r1, [r3, #8]
 802ca6e:	687b      	ldr	r3, [r7, #4]
 802ca70:	695b      	ldr	r3, [r3, #20]
 802ca72:	029a      	lsls	r2, r3, #10
 802ca74:	687b      	ldr	r3, [r7, #4]
 802ca76:	681b      	ldr	r3, [r3, #0]
 802ca78:	430a      	orrs	r2, r1
 802ca7a:	609a      	str	r2, [r3, #8]
}
 802ca7c:	bf00      	nop
 802ca7e:	3714      	adds	r7, #20
 802ca80:	46bd      	mov	sp, r7
 802ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ca86:	4770      	bx	lr
 802ca88:	40012300 	.word	0x40012300
 802ca8c:	0f000001 	.word	0x0f000001

0802ca90 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 802ca90:	b580      	push	{r7, lr}
 802ca92:	b084      	sub	sp, #16
 802ca94:	af00      	add	r7, sp, #0
 802ca96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802ca98:	687b      	ldr	r3, [r7, #4]
 802ca9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ca9c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 802ca9e:	68fb      	ldr	r3, [r7, #12]
 802caa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802caa2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802caa6:	2b00      	cmp	r3, #0
 802caa8:	d13c      	bne.n	802cb24 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802caaa:	68fb      	ldr	r3, [r7, #12]
 802caac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802caae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802cab2:	68fb      	ldr	r3, [r7, #12]
 802cab4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802cab6:	68fb      	ldr	r3, [r7, #12]
 802cab8:	681b      	ldr	r3, [r3, #0]
 802caba:	689b      	ldr	r3, [r3, #8]
 802cabc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802cac0:	2b00      	cmp	r3, #0
 802cac2:	d12b      	bne.n	802cb1c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802cac4:	68fb      	ldr	r3, [r7, #12]
 802cac6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802cac8:	2b00      	cmp	r3, #0
 802caca:	d127      	bne.n	802cb1c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802cacc:	68fb      	ldr	r3, [r7, #12]
 802cace:	681b      	ldr	r3, [r3, #0]
 802cad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802cad2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 802cad6:	2b00      	cmp	r3, #0
 802cad8:	d006      	beq.n	802cae8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 802cada:	68fb      	ldr	r3, [r7, #12]
 802cadc:	681b      	ldr	r3, [r3, #0]
 802cade:	689b      	ldr	r3, [r3, #8]
 802cae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802cae4:	2b00      	cmp	r3, #0
 802cae6:	d119      	bne.n	802cb1c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 802cae8:	68fb      	ldr	r3, [r7, #12]
 802caea:	681b      	ldr	r3, [r3, #0]
 802caec:	685a      	ldr	r2, [r3, #4]
 802caee:	68fb      	ldr	r3, [r7, #12]
 802caf0:	681b      	ldr	r3, [r3, #0]
 802caf2:	f022 0220 	bic.w	r2, r2, #32
 802caf6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 802caf8:	68fb      	ldr	r3, [r7, #12]
 802cafa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802cafc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 802cb00:	68fb      	ldr	r3, [r7, #12]
 802cb02:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802cb04:	68fb      	ldr	r3, [r7, #12]
 802cb06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802cb08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802cb0c:	2b00      	cmp	r3, #0
 802cb0e:	d105      	bne.n	802cb1c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 802cb10:	68fb      	ldr	r3, [r7, #12]
 802cb12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802cb14:	f043 0201 	orr.w	r2, r3, #1
 802cb18:	68fb      	ldr	r3, [r7, #12]
 802cb1a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 802cb1c:	68f8      	ldr	r0, [r7, #12]
 802cb1e:	f7f4 facb 	bl	80210b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 802cb22:	e00e      	b.n	802cb42 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 802cb24:	68fb      	ldr	r3, [r7, #12]
 802cb26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802cb28:	f003 0310 	and.w	r3, r3, #16
 802cb2c:	2b00      	cmp	r3, #0
 802cb2e:	d003      	beq.n	802cb38 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 802cb30:	68f8      	ldr	r0, [r7, #12]
 802cb32:	f7ff fd75 	bl	802c620 <HAL_ADC_ErrorCallback>
}
 802cb36:	e004      	b.n	802cb42 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 802cb38:	68fb      	ldr	r3, [r7, #12]
 802cb3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802cb3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802cb3e:	6878      	ldr	r0, [r7, #4]
 802cb40:	4798      	blx	r3
}
 802cb42:	bf00      	nop
 802cb44:	3710      	adds	r7, #16
 802cb46:	46bd      	mov	sp, r7
 802cb48:	bd80      	pop	{r7, pc}

0802cb4a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 802cb4a:	b580      	push	{r7, lr}
 802cb4c:	b084      	sub	sp, #16
 802cb4e:	af00      	add	r7, sp, #0
 802cb50:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802cb52:	687b      	ldr	r3, [r7, #4]
 802cb54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802cb56:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 802cb58:	68f8      	ldr	r0, [r7, #12]
 802cb5a:	f7f4 fa7d 	bl	8021058 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802cb5e:	bf00      	nop
 802cb60:	3710      	adds	r7, #16
 802cb62:	46bd      	mov	sp, r7
 802cb64:	bd80      	pop	{r7, pc}

0802cb66 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 802cb66:	b580      	push	{r7, lr}
 802cb68:	b084      	sub	sp, #16
 802cb6a:	af00      	add	r7, sp, #0
 802cb6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802cb6e:	687b      	ldr	r3, [r7, #4]
 802cb70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802cb72:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 802cb74:	68fb      	ldr	r3, [r7, #12]
 802cb76:	2240      	movs	r2, #64	; 0x40
 802cb78:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 802cb7a:	68fb      	ldr	r3, [r7, #12]
 802cb7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802cb7e:	f043 0204 	orr.w	r2, r3, #4
 802cb82:	68fb      	ldr	r3, [r7, #12]
 802cb84:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 802cb86:	68f8      	ldr	r0, [r7, #12]
 802cb88:	f7ff fd4a 	bl	802c620 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 802cb8c:	bf00      	nop
 802cb8e:	3710      	adds	r7, #16
 802cb90:	46bd      	mov	sp, r7
 802cb92:	bd80      	pop	{r7, pc}

0802cb94 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 802cb94:	b580      	push	{r7, lr}
 802cb96:	b084      	sub	sp, #16
 802cb98:	af00      	add	r7, sp, #0
 802cb9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 802cb9c:	687b      	ldr	r3, [r7, #4]
 802cb9e:	2b00      	cmp	r3, #0
 802cba0:	d101      	bne.n	802cba6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 802cba2:	2301      	movs	r3, #1
 802cba4:	e0ed      	b.n	802cd82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 802cba6:	687b      	ldr	r3, [r7, #4]
 802cba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cbac:	b2db      	uxtb	r3, r3
 802cbae:	2b00      	cmp	r3, #0
 802cbb0:	d102      	bne.n	802cbb8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 802cbb2:	6878      	ldr	r0, [r7, #4]
 802cbb4:	f7fe fd3c 	bl	802b630 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 802cbb8:	687b      	ldr	r3, [r7, #4]
 802cbba:	681b      	ldr	r3, [r3, #0]
 802cbbc:	681a      	ldr	r2, [r3, #0]
 802cbbe:	687b      	ldr	r3, [r7, #4]
 802cbc0:	681b      	ldr	r3, [r3, #0]
 802cbc2:	f022 0202 	bic.w	r2, r2, #2
 802cbc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802cbc8:	f7ff fbe4 	bl	802c394 <HAL_GetTick>
 802cbcc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802cbce:	e012      	b.n	802cbf6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cbd0:	f7ff fbe0 	bl	802c394 <HAL_GetTick>
 802cbd4:	4602      	mov	r2, r0
 802cbd6:	68fb      	ldr	r3, [r7, #12]
 802cbd8:	1ad3      	subs	r3, r2, r3
 802cbda:	2b0a      	cmp	r3, #10
 802cbdc:	d90b      	bls.n	802cbf6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cbde:	687b      	ldr	r3, [r7, #4]
 802cbe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cbe2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cbe6:	687b      	ldr	r3, [r7, #4]
 802cbe8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cbea:	687b      	ldr	r3, [r7, #4]
 802cbec:	2205      	movs	r2, #5
 802cbee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cbf2:	2301      	movs	r3, #1
 802cbf4:	e0c5      	b.n	802cd82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802cbf6:	687b      	ldr	r3, [r7, #4]
 802cbf8:	681b      	ldr	r3, [r3, #0]
 802cbfa:	685b      	ldr	r3, [r3, #4]
 802cbfc:	f003 0302 	and.w	r3, r3, #2
 802cc00:	2b00      	cmp	r3, #0
 802cc02:	d1e5      	bne.n	802cbd0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cc04:	687b      	ldr	r3, [r7, #4]
 802cc06:	681b      	ldr	r3, [r3, #0]
 802cc08:	681a      	ldr	r2, [r3, #0]
 802cc0a:	687b      	ldr	r3, [r7, #4]
 802cc0c:	681b      	ldr	r3, [r3, #0]
 802cc0e:	f042 0201 	orr.w	r2, r2, #1
 802cc12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 802cc14:	f7ff fbbe 	bl	802c394 <HAL_GetTick>
 802cc18:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cc1a:	e012      	b.n	802cc42 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cc1c:	f7ff fbba 	bl	802c394 <HAL_GetTick>
 802cc20:	4602      	mov	r2, r0
 802cc22:	68fb      	ldr	r3, [r7, #12]
 802cc24:	1ad3      	subs	r3, r2, r3
 802cc26:	2b0a      	cmp	r3, #10
 802cc28:	d90b      	bls.n	802cc42 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cc2a:	687b      	ldr	r3, [r7, #4]
 802cc2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cc2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cc32:	687b      	ldr	r3, [r7, #4]
 802cc34:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802cc36:	687b      	ldr	r3, [r7, #4]
 802cc38:	2205      	movs	r2, #5
 802cc3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 802cc3e:	2301      	movs	r3, #1
 802cc40:	e09f      	b.n	802cd82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 802cc42:	687b      	ldr	r3, [r7, #4]
 802cc44:	681b      	ldr	r3, [r3, #0]
 802cc46:	685b      	ldr	r3, [r3, #4]
 802cc48:	f003 0301 	and.w	r3, r3, #1
 802cc4c:	2b00      	cmp	r3, #0
 802cc4e:	d0e5      	beq.n	802cc1c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 802cc50:	687b      	ldr	r3, [r7, #4]
 802cc52:	7e1b      	ldrb	r3, [r3, #24]
 802cc54:	2b01      	cmp	r3, #1
 802cc56:	d108      	bne.n	802cc6a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cc58:	687b      	ldr	r3, [r7, #4]
 802cc5a:	681b      	ldr	r3, [r3, #0]
 802cc5c:	681a      	ldr	r2, [r3, #0]
 802cc5e:	687b      	ldr	r3, [r7, #4]
 802cc60:	681b      	ldr	r3, [r3, #0]
 802cc62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802cc66:	601a      	str	r2, [r3, #0]
 802cc68:	e007      	b.n	802cc7a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 802cc6a:	687b      	ldr	r3, [r7, #4]
 802cc6c:	681b      	ldr	r3, [r3, #0]
 802cc6e:	681a      	ldr	r2, [r3, #0]
 802cc70:	687b      	ldr	r3, [r7, #4]
 802cc72:	681b      	ldr	r3, [r3, #0]
 802cc74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802cc78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 802cc7a:	687b      	ldr	r3, [r7, #4]
 802cc7c:	7e5b      	ldrb	r3, [r3, #25]
 802cc7e:	2b01      	cmp	r3, #1
 802cc80:	d108      	bne.n	802cc94 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cc82:	687b      	ldr	r3, [r7, #4]
 802cc84:	681b      	ldr	r3, [r3, #0]
 802cc86:	681a      	ldr	r2, [r3, #0]
 802cc88:	687b      	ldr	r3, [r7, #4]
 802cc8a:	681b      	ldr	r3, [r3, #0]
 802cc8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802cc90:	601a      	str	r2, [r3, #0]
 802cc92:	e007      	b.n	802cca4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802cc94:	687b      	ldr	r3, [r7, #4]
 802cc96:	681b      	ldr	r3, [r3, #0]
 802cc98:	681a      	ldr	r2, [r3, #0]
 802cc9a:	687b      	ldr	r3, [r7, #4]
 802cc9c:	681b      	ldr	r3, [r3, #0]
 802cc9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802cca2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 802cca4:	687b      	ldr	r3, [r7, #4]
 802cca6:	7e9b      	ldrb	r3, [r3, #26]
 802cca8:	2b01      	cmp	r3, #1
 802ccaa:	d108      	bne.n	802ccbe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802ccac:	687b      	ldr	r3, [r7, #4]
 802ccae:	681b      	ldr	r3, [r3, #0]
 802ccb0:	681a      	ldr	r2, [r3, #0]
 802ccb2:	687b      	ldr	r3, [r7, #4]
 802ccb4:	681b      	ldr	r3, [r3, #0]
 802ccb6:	f042 0220 	orr.w	r2, r2, #32
 802ccba:	601a      	str	r2, [r3, #0]
 802ccbc:	e007      	b.n	802ccce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 802ccbe:	687b      	ldr	r3, [r7, #4]
 802ccc0:	681b      	ldr	r3, [r3, #0]
 802ccc2:	681a      	ldr	r2, [r3, #0]
 802ccc4:	687b      	ldr	r3, [r7, #4]
 802ccc6:	681b      	ldr	r3, [r3, #0]
 802ccc8:	f022 0220 	bic.w	r2, r2, #32
 802cccc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 802ccce:	687b      	ldr	r3, [r7, #4]
 802ccd0:	7edb      	ldrb	r3, [r3, #27]
 802ccd2:	2b01      	cmp	r3, #1
 802ccd4:	d108      	bne.n	802cce8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802ccd6:	687b      	ldr	r3, [r7, #4]
 802ccd8:	681b      	ldr	r3, [r3, #0]
 802ccda:	681a      	ldr	r2, [r3, #0]
 802ccdc:	687b      	ldr	r3, [r7, #4]
 802ccde:	681b      	ldr	r3, [r3, #0]
 802cce0:	f022 0210 	bic.w	r2, r2, #16
 802cce4:	601a      	str	r2, [r3, #0]
 802cce6:	e007      	b.n	802ccf8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 802cce8:	687b      	ldr	r3, [r7, #4]
 802ccea:	681b      	ldr	r3, [r3, #0]
 802ccec:	681a      	ldr	r2, [r3, #0]
 802ccee:	687b      	ldr	r3, [r7, #4]
 802ccf0:	681b      	ldr	r3, [r3, #0]
 802ccf2:	f042 0210 	orr.w	r2, r2, #16
 802ccf6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 802ccf8:	687b      	ldr	r3, [r7, #4]
 802ccfa:	7f1b      	ldrb	r3, [r3, #28]
 802ccfc:	2b01      	cmp	r3, #1
 802ccfe:	d108      	bne.n	802cd12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cd00:	687b      	ldr	r3, [r7, #4]
 802cd02:	681b      	ldr	r3, [r3, #0]
 802cd04:	681a      	ldr	r2, [r3, #0]
 802cd06:	687b      	ldr	r3, [r7, #4]
 802cd08:	681b      	ldr	r3, [r3, #0]
 802cd0a:	f042 0208 	orr.w	r2, r2, #8
 802cd0e:	601a      	str	r2, [r3, #0]
 802cd10:	e007      	b.n	802cd22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 802cd12:	687b      	ldr	r3, [r7, #4]
 802cd14:	681b      	ldr	r3, [r3, #0]
 802cd16:	681a      	ldr	r2, [r3, #0]
 802cd18:	687b      	ldr	r3, [r7, #4]
 802cd1a:	681b      	ldr	r3, [r3, #0]
 802cd1c:	f022 0208 	bic.w	r2, r2, #8
 802cd20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 802cd22:	687b      	ldr	r3, [r7, #4]
 802cd24:	7f5b      	ldrb	r3, [r3, #29]
 802cd26:	2b01      	cmp	r3, #1
 802cd28:	d108      	bne.n	802cd3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cd2a:	687b      	ldr	r3, [r7, #4]
 802cd2c:	681b      	ldr	r3, [r3, #0]
 802cd2e:	681a      	ldr	r2, [r3, #0]
 802cd30:	687b      	ldr	r3, [r7, #4]
 802cd32:	681b      	ldr	r3, [r3, #0]
 802cd34:	f042 0204 	orr.w	r2, r2, #4
 802cd38:	601a      	str	r2, [r3, #0]
 802cd3a:	e007      	b.n	802cd4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 802cd3c:	687b      	ldr	r3, [r7, #4]
 802cd3e:	681b      	ldr	r3, [r3, #0]
 802cd40:	681a      	ldr	r2, [r3, #0]
 802cd42:	687b      	ldr	r3, [r7, #4]
 802cd44:	681b      	ldr	r3, [r3, #0]
 802cd46:	f022 0204 	bic.w	r2, r2, #4
 802cd4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 802cd4c:	687b      	ldr	r3, [r7, #4]
 802cd4e:	689a      	ldr	r2, [r3, #8]
 802cd50:	687b      	ldr	r3, [r7, #4]
 802cd52:	68db      	ldr	r3, [r3, #12]
 802cd54:	431a      	orrs	r2, r3
 802cd56:	687b      	ldr	r3, [r7, #4]
 802cd58:	691b      	ldr	r3, [r3, #16]
 802cd5a:	431a      	orrs	r2, r3
 802cd5c:	687b      	ldr	r3, [r7, #4]
 802cd5e:	695b      	ldr	r3, [r3, #20]
 802cd60:	ea42 0103 	orr.w	r1, r2, r3
 802cd64:	687b      	ldr	r3, [r7, #4]
 802cd66:	685b      	ldr	r3, [r3, #4]
 802cd68:	1e5a      	subs	r2, r3, #1
 802cd6a:	687b      	ldr	r3, [r7, #4]
 802cd6c:	681b      	ldr	r3, [r3, #0]
 802cd6e:	430a      	orrs	r2, r1
 802cd70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cd72:	687b      	ldr	r3, [r7, #4]
 802cd74:	2200      	movs	r2, #0
 802cd76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 802cd78:	687b      	ldr	r3, [r7, #4]
 802cd7a:	2201      	movs	r2, #1
 802cd7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 802cd80:	2300      	movs	r3, #0
}
 802cd82:	4618      	mov	r0, r3
 802cd84:	3710      	adds	r7, #16
 802cd86:	46bd      	mov	sp, r7
 802cd88:	bd80      	pop	{r7, pc}
	...

0802cd8c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 802cd8c:	b480      	push	{r7}
 802cd8e:	b087      	sub	sp, #28
 802cd90:	af00      	add	r7, sp, #0
 802cd92:	6078      	str	r0, [r7, #4]
 802cd94:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 802cd96:	687b      	ldr	r3, [r7, #4]
 802cd98:	681b      	ldr	r3, [r3, #0]
 802cd9a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 802cd9c:	687b      	ldr	r3, [r7, #4]
 802cd9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cda2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 802cda4:	7cfb      	ldrb	r3, [r7, #19]
 802cda6:	2b01      	cmp	r3, #1
 802cda8:	d003      	beq.n	802cdb2 <HAL_CAN_ConfigFilter+0x26>
 802cdaa:	7cfb      	ldrb	r3, [r7, #19]
 802cdac:	2b02      	cmp	r3, #2
 802cdae:	f040 80c7 	bne.w	802cf40 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 802cdb2:	687b      	ldr	r3, [r7, #4]
 802cdb4:	681b      	ldr	r3, [r3, #0]
 802cdb6:	4a69      	ldr	r2, [pc, #420]	; (802cf5c <HAL_CAN_ConfigFilter+0x1d0>)
 802cdb8:	4293      	cmp	r3, r2
 802cdba:	d001      	beq.n	802cdc0 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 802cdbc:	4b68      	ldr	r3, [pc, #416]	; (802cf60 <HAL_CAN_ConfigFilter+0x1d4>)
 802cdbe:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802cdc0:	697b      	ldr	r3, [r7, #20]
 802cdc2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802cdc6:	f043 0201 	orr.w	r2, r3, #1
 802cdca:	697b      	ldr	r3, [r7, #20]
 802cdcc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 802cdd0:	697b      	ldr	r3, [r7, #20]
 802cdd2:	4a63      	ldr	r2, [pc, #396]	; (802cf60 <HAL_CAN_ConfigFilter+0x1d4>)
 802cdd4:	4293      	cmp	r3, r2
 802cdd6:	d111      	bne.n	802cdfc <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 802cdd8:	697b      	ldr	r3, [r7, #20]
 802cdda:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802cdde:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 802cde2:	697b      	ldr	r3, [r7, #20]
 802cde4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 802cde8:	697b      	ldr	r3, [r7, #20]
 802cdea:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 802cdee:	683b      	ldr	r3, [r7, #0]
 802cdf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cdf2:	021b      	lsls	r3, r3, #8
 802cdf4:	431a      	orrs	r2, r3
 802cdf6:	697b      	ldr	r3, [r7, #20]
 802cdf8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 802cdfc:	683b      	ldr	r3, [r7, #0]
 802cdfe:	695b      	ldr	r3, [r3, #20]
 802ce00:	f003 031f 	and.w	r3, r3, #31
 802ce04:	2201      	movs	r2, #1
 802ce06:	fa02 f303 	lsl.w	r3, r2, r3
 802ce0a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 802ce0c:	697b      	ldr	r3, [r7, #20]
 802ce0e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802ce12:	68fb      	ldr	r3, [r7, #12]
 802ce14:	43db      	mvns	r3, r3
 802ce16:	401a      	ands	r2, r3
 802ce18:	697b      	ldr	r3, [r7, #20]
 802ce1a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 802ce1e:	683b      	ldr	r3, [r7, #0]
 802ce20:	69db      	ldr	r3, [r3, #28]
 802ce22:	2b00      	cmp	r3, #0
 802ce24:	d123      	bne.n	802ce6e <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 802ce26:	697b      	ldr	r3, [r7, #20]
 802ce28:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802ce2c:	68fb      	ldr	r3, [r7, #12]
 802ce2e:	43db      	mvns	r3, r3
 802ce30:	401a      	ands	r2, r3
 802ce32:	697b      	ldr	r3, [r7, #20]
 802ce34:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802ce38:	683b      	ldr	r3, [r7, #0]
 802ce3a:	68db      	ldr	r3, [r3, #12]
 802ce3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802ce3e:	683b      	ldr	r3, [r7, #0]
 802ce40:	685b      	ldr	r3, [r3, #4]
 802ce42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802ce44:	683a      	ldr	r2, [r7, #0]
 802ce46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802ce48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802ce4a:	697b      	ldr	r3, [r7, #20]
 802ce4c:	3248      	adds	r2, #72	; 0x48
 802ce4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802ce52:	683b      	ldr	r3, [r7, #0]
 802ce54:	689b      	ldr	r3, [r3, #8]
 802ce56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 802ce58:	683b      	ldr	r3, [r7, #0]
 802ce5a:	681b      	ldr	r3, [r3, #0]
 802ce5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802ce5e:	683b      	ldr	r3, [r7, #0]
 802ce60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802ce62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802ce64:	6979      	ldr	r1, [r7, #20]
 802ce66:	3348      	adds	r3, #72	; 0x48
 802ce68:	00db      	lsls	r3, r3, #3
 802ce6a:	440b      	add	r3, r1
 802ce6c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 802ce6e:	683b      	ldr	r3, [r7, #0]
 802ce70:	69db      	ldr	r3, [r3, #28]
 802ce72:	2b01      	cmp	r3, #1
 802ce74:	d122      	bne.n	802cebc <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 802ce76:	697b      	ldr	r3, [r7, #20]
 802ce78:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 802ce7c:	68fb      	ldr	r3, [r7, #12]
 802ce7e:	431a      	orrs	r2, r3
 802ce80:	697b      	ldr	r3, [r7, #20]
 802ce82:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802ce86:	683b      	ldr	r3, [r7, #0]
 802ce88:	681b      	ldr	r3, [r3, #0]
 802ce8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 802ce8c:	683b      	ldr	r3, [r7, #0]
 802ce8e:	685b      	ldr	r3, [r3, #4]
 802ce90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802ce92:	683a      	ldr	r2, [r7, #0]
 802ce94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802ce96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802ce98:	697b      	ldr	r3, [r7, #20]
 802ce9a:	3248      	adds	r2, #72	; 0x48
 802ce9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802cea0:	683b      	ldr	r3, [r7, #0]
 802cea2:	689b      	ldr	r3, [r3, #8]
 802cea4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 802cea6:	683b      	ldr	r3, [r7, #0]
 802cea8:	68db      	ldr	r3, [r3, #12]
 802ceaa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802ceac:	683b      	ldr	r3, [r7, #0]
 802ceae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 802ceb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802ceb2:	6979      	ldr	r1, [r7, #20]
 802ceb4:	3348      	adds	r3, #72	; 0x48
 802ceb6:	00db      	lsls	r3, r3, #3
 802ceb8:	440b      	add	r3, r1
 802ceba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 802cebc:	683b      	ldr	r3, [r7, #0]
 802cebe:	699b      	ldr	r3, [r3, #24]
 802cec0:	2b00      	cmp	r3, #0
 802cec2:	d109      	bne.n	802ced8 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 802cec4:	697b      	ldr	r3, [r7, #20]
 802cec6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802ceca:	68fb      	ldr	r3, [r7, #12]
 802cecc:	43db      	mvns	r3, r3
 802cece:	401a      	ands	r2, r3
 802ced0:	697b      	ldr	r3, [r7, #20]
 802ced2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 802ced6:	e007      	b.n	802cee8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 802ced8:	697b      	ldr	r3, [r7, #20]
 802ceda:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802cede:	68fb      	ldr	r3, [r7, #12]
 802cee0:	431a      	orrs	r2, r3
 802cee2:	697b      	ldr	r3, [r7, #20]
 802cee4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 802cee8:	683b      	ldr	r3, [r7, #0]
 802ceea:	691b      	ldr	r3, [r3, #16]
 802ceec:	2b00      	cmp	r3, #0
 802ceee:	d109      	bne.n	802cf04 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 802cef0:	697b      	ldr	r3, [r7, #20]
 802cef2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802cef6:	68fb      	ldr	r3, [r7, #12]
 802cef8:	43db      	mvns	r3, r3
 802cefa:	401a      	ands	r2, r3
 802cefc:	697b      	ldr	r3, [r7, #20]
 802cefe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 802cf02:	e007      	b.n	802cf14 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 802cf04:	697b      	ldr	r3, [r7, #20]
 802cf06:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 802cf0a:	68fb      	ldr	r3, [r7, #12]
 802cf0c:	431a      	orrs	r2, r3
 802cf0e:	697b      	ldr	r3, [r7, #20]
 802cf10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 802cf14:	683b      	ldr	r3, [r7, #0]
 802cf16:	6a1b      	ldr	r3, [r3, #32]
 802cf18:	2b01      	cmp	r3, #1
 802cf1a:	d107      	bne.n	802cf2c <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 802cf1c:	697b      	ldr	r3, [r7, #20]
 802cf1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 802cf22:	68fb      	ldr	r3, [r7, #12]
 802cf24:	431a      	orrs	r2, r3
 802cf26:	697b      	ldr	r3, [r7, #20]
 802cf28:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802cf2c:	697b      	ldr	r3, [r7, #20]
 802cf2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802cf32:	f023 0201 	bic.w	r2, r3, #1
 802cf36:	697b      	ldr	r3, [r7, #20]
 802cf38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 802cf3c:	2300      	movs	r3, #0
 802cf3e:	e006      	b.n	802cf4e <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802cf40:	687b      	ldr	r3, [r7, #4]
 802cf42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cf44:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802cf48:	687b      	ldr	r3, [r7, #4]
 802cf4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802cf4c:	2301      	movs	r3, #1
  }
}
 802cf4e:	4618      	mov	r0, r3
 802cf50:	371c      	adds	r7, #28
 802cf52:	46bd      	mov	sp, r7
 802cf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cf58:	4770      	bx	lr
 802cf5a:	bf00      	nop
 802cf5c:	40006c00 	.word	0x40006c00
 802cf60:	40006400 	.word	0x40006400

0802cf64 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 802cf64:	b580      	push	{r7, lr}
 802cf66:	b084      	sub	sp, #16
 802cf68:	af00      	add	r7, sp, #0
 802cf6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 802cf6c:	687b      	ldr	r3, [r7, #4]
 802cf6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 802cf72:	b2db      	uxtb	r3, r3
 802cf74:	2b01      	cmp	r3, #1
 802cf76:	d12e      	bne.n	802cfd6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 802cf78:	687b      	ldr	r3, [r7, #4]
 802cf7a:	2202      	movs	r2, #2
 802cf7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 802cf80:	687b      	ldr	r3, [r7, #4]
 802cf82:	681b      	ldr	r3, [r3, #0]
 802cf84:	681a      	ldr	r2, [r3, #0]
 802cf86:	687b      	ldr	r3, [r7, #4]
 802cf88:	681b      	ldr	r3, [r3, #0]
 802cf8a:	f022 0201 	bic.w	r2, r2, #1
 802cf8e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 802cf90:	f7ff fa00 	bl	802c394 <HAL_GetTick>
 802cf94:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802cf96:	e012      	b.n	802cfbe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 802cf98:	f7ff f9fc 	bl	802c394 <HAL_GetTick>
 802cf9c:	4602      	mov	r2, r0
 802cf9e:	68fb      	ldr	r3, [r7, #12]
 802cfa0:	1ad3      	subs	r3, r2, r3
 802cfa2:	2b0a      	cmp	r3, #10
 802cfa4:	d90b      	bls.n	802cfbe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 802cfa6:	687b      	ldr	r3, [r7, #4]
 802cfa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cfaa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802cfae:	687b      	ldr	r3, [r7, #4]
 802cfb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 802cfb2:	687b      	ldr	r3, [r7, #4]
 802cfb4:	2205      	movs	r2, #5
 802cfb6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 802cfba:	2301      	movs	r3, #1
 802cfbc:	e012      	b.n	802cfe4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802cfbe:	687b      	ldr	r3, [r7, #4]
 802cfc0:	681b      	ldr	r3, [r3, #0]
 802cfc2:	685b      	ldr	r3, [r3, #4]
 802cfc4:	f003 0301 	and.w	r3, r3, #1
 802cfc8:	2b00      	cmp	r3, #0
 802cfca:	d1e5      	bne.n	802cf98 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802cfcc:	687b      	ldr	r3, [r7, #4]
 802cfce:	2200      	movs	r2, #0
 802cfd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 802cfd2:	2300      	movs	r3, #0
 802cfd4:	e006      	b.n	802cfe4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 802cfd6:	687b      	ldr	r3, [r7, #4]
 802cfd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802cfda:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 802cfde:	687b      	ldr	r3, [r7, #4]
 802cfe0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802cfe2:	2301      	movs	r3, #1
  }
}
 802cfe4:	4618      	mov	r0, r3
 802cfe6:	3710      	adds	r7, #16
 802cfe8:	46bd      	mov	sp, r7
 802cfea:	bd80      	pop	{r7, pc}

0802cfec <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 802cfec:	b480      	push	{r7}
 802cfee:	b089      	sub	sp, #36	; 0x24
 802cff0:	af00      	add	r7, sp, #0
 802cff2:	60f8      	str	r0, [r7, #12]
 802cff4:	60b9      	str	r1, [r7, #8]
 802cff6:	607a      	str	r2, [r7, #4]
 802cff8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 802cffa:	68fb      	ldr	r3, [r7, #12]
 802cffc:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d000:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 802d002:	68fb      	ldr	r3, [r7, #12]
 802d004:	681b      	ldr	r3, [r3, #0]
 802d006:	689b      	ldr	r3, [r3, #8]
 802d008:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 802d00a:	7ffb      	ldrb	r3, [r7, #31]
 802d00c:	2b01      	cmp	r3, #1
 802d00e:	d003      	beq.n	802d018 <HAL_CAN_AddTxMessage+0x2c>
 802d010:	7ffb      	ldrb	r3, [r7, #31]
 802d012:	2b02      	cmp	r3, #2
 802d014:	f040 80b8 	bne.w	802d188 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802d018:	69bb      	ldr	r3, [r7, #24]
 802d01a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802d01e:	2b00      	cmp	r3, #0
 802d020:	d10a      	bne.n	802d038 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802d022:	69bb      	ldr	r3, [r7, #24]
 802d024:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802d028:	2b00      	cmp	r3, #0
 802d02a:	d105      	bne.n	802d038 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 802d02c:	69bb      	ldr	r3, [r7, #24]
 802d02e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 802d032:	2b00      	cmp	r3, #0
 802d034:	f000 80a0 	beq.w	802d178 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 802d038:	69bb      	ldr	r3, [r7, #24]
 802d03a:	0e1b      	lsrs	r3, r3, #24
 802d03c:	f003 0303 	and.w	r3, r3, #3
 802d040:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 802d042:	697b      	ldr	r3, [r7, #20]
 802d044:	2b02      	cmp	r3, #2
 802d046:	d907      	bls.n	802d058 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 802d048:	68fb      	ldr	r3, [r7, #12]
 802d04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d04c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 802d050:	68fb      	ldr	r3, [r7, #12]
 802d052:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d054:	2301      	movs	r3, #1
 802d056:	e09e      	b.n	802d196 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 802d058:	2201      	movs	r2, #1
 802d05a:	697b      	ldr	r3, [r7, #20]
 802d05c:	409a      	lsls	r2, r3
 802d05e:	683b      	ldr	r3, [r7, #0]
 802d060:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 802d062:	68bb      	ldr	r3, [r7, #8]
 802d064:	689b      	ldr	r3, [r3, #8]
 802d066:	2b00      	cmp	r3, #0
 802d068:	d10d      	bne.n	802d086 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802d06a:	68bb      	ldr	r3, [r7, #8]
 802d06c:	681b      	ldr	r3, [r3, #0]
 802d06e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 802d070:	68bb      	ldr	r3, [r7, #8]
 802d072:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 802d074:	68f9      	ldr	r1, [r7, #12]
 802d076:	6809      	ldr	r1, [r1, #0]
 802d078:	431a      	orrs	r2, r3
 802d07a:	697b      	ldr	r3, [r7, #20]
 802d07c:	3318      	adds	r3, #24
 802d07e:	011b      	lsls	r3, r3, #4
 802d080:	440b      	add	r3, r1
 802d082:	601a      	str	r2, [r3, #0]
 802d084:	e00f      	b.n	802d0a6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802d086:	68bb      	ldr	r3, [r7, #8]
 802d088:	685b      	ldr	r3, [r3, #4]
 802d08a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 802d08c:	68bb      	ldr	r3, [r7, #8]
 802d08e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802d090:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 802d092:	68bb      	ldr	r3, [r7, #8]
 802d094:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802d096:	68f9      	ldr	r1, [r7, #12]
 802d098:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 802d09a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 802d09c:	697b      	ldr	r3, [r7, #20]
 802d09e:	3318      	adds	r3, #24
 802d0a0:	011b      	lsls	r3, r3, #4
 802d0a2:	440b      	add	r3, r1
 802d0a4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 802d0a6:	68fb      	ldr	r3, [r7, #12]
 802d0a8:	6819      	ldr	r1, [r3, #0]
 802d0aa:	68bb      	ldr	r3, [r7, #8]
 802d0ac:	691a      	ldr	r2, [r3, #16]
 802d0ae:	697b      	ldr	r3, [r7, #20]
 802d0b0:	3318      	adds	r3, #24
 802d0b2:	011b      	lsls	r3, r3, #4
 802d0b4:	440b      	add	r3, r1
 802d0b6:	3304      	adds	r3, #4
 802d0b8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 802d0ba:	68bb      	ldr	r3, [r7, #8]
 802d0bc:	7d1b      	ldrb	r3, [r3, #20]
 802d0be:	2b01      	cmp	r3, #1
 802d0c0:	d111      	bne.n	802d0e6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 802d0c2:	68fb      	ldr	r3, [r7, #12]
 802d0c4:	681a      	ldr	r2, [r3, #0]
 802d0c6:	697b      	ldr	r3, [r7, #20]
 802d0c8:	3318      	adds	r3, #24
 802d0ca:	011b      	lsls	r3, r3, #4
 802d0cc:	4413      	add	r3, r2
 802d0ce:	3304      	adds	r3, #4
 802d0d0:	681b      	ldr	r3, [r3, #0]
 802d0d2:	68fa      	ldr	r2, [r7, #12]
 802d0d4:	6811      	ldr	r1, [r2, #0]
 802d0d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802d0da:	697b      	ldr	r3, [r7, #20]
 802d0dc:	3318      	adds	r3, #24
 802d0de:	011b      	lsls	r3, r3, #4
 802d0e0:	440b      	add	r3, r1
 802d0e2:	3304      	adds	r3, #4
 802d0e4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 802d0e6:	687b      	ldr	r3, [r7, #4]
 802d0e8:	3307      	adds	r3, #7
 802d0ea:	781b      	ldrb	r3, [r3, #0]
 802d0ec:	061a      	lsls	r2, r3, #24
 802d0ee:	687b      	ldr	r3, [r7, #4]
 802d0f0:	3306      	adds	r3, #6
 802d0f2:	781b      	ldrb	r3, [r3, #0]
 802d0f4:	041b      	lsls	r3, r3, #16
 802d0f6:	431a      	orrs	r2, r3
 802d0f8:	687b      	ldr	r3, [r7, #4]
 802d0fa:	3305      	adds	r3, #5
 802d0fc:	781b      	ldrb	r3, [r3, #0]
 802d0fe:	021b      	lsls	r3, r3, #8
 802d100:	4313      	orrs	r3, r2
 802d102:	687a      	ldr	r2, [r7, #4]
 802d104:	3204      	adds	r2, #4
 802d106:	7812      	ldrb	r2, [r2, #0]
 802d108:	4610      	mov	r0, r2
 802d10a:	68fa      	ldr	r2, [r7, #12]
 802d10c:	6811      	ldr	r1, [r2, #0]
 802d10e:	ea43 0200 	orr.w	r2, r3, r0
 802d112:	697b      	ldr	r3, [r7, #20]
 802d114:	011b      	lsls	r3, r3, #4
 802d116:	440b      	add	r3, r1
 802d118:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 802d11c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 802d11e:	687b      	ldr	r3, [r7, #4]
 802d120:	3303      	adds	r3, #3
 802d122:	781b      	ldrb	r3, [r3, #0]
 802d124:	061a      	lsls	r2, r3, #24
 802d126:	687b      	ldr	r3, [r7, #4]
 802d128:	3302      	adds	r3, #2
 802d12a:	781b      	ldrb	r3, [r3, #0]
 802d12c:	041b      	lsls	r3, r3, #16
 802d12e:	431a      	orrs	r2, r3
 802d130:	687b      	ldr	r3, [r7, #4]
 802d132:	3301      	adds	r3, #1
 802d134:	781b      	ldrb	r3, [r3, #0]
 802d136:	021b      	lsls	r3, r3, #8
 802d138:	4313      	orrs	r3, r2
 802d13a:	687a      	ldr	r2, [r7, #4]
 802d13c:	7812      	ldrb	r2, [r2, #0]
 802d13e:	4610      	mov	r0, r2
 802d140:	68fa      	ldr	r2, [r7, #12]
 802d142:	6811      	ldr	r1, [r2, #0]
 802d144:	ea43 0200 	orr.w	r2, r3, r0
 802d148:	697b      	ldr	r3, [r7, #20]
 802d14a:	011b      	lsls	r3, r3, #4
 802d14c:	440b      	add	r3, r1
 802d14e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 802d152:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 802d154:	68fb      	ldr	r3, [r7, #12]
 802d156:	681a      	ldr	r2, [r3, #0]
 802d158:	697b      	ldr	r3, [r7, #20]
 802d15a:	3318      	adds	r3, #24
 802d15c:	011b      	lsls	r3, r3, #4
 802d15e:	4413      	add	r3, r2
 802d160:	681b      	ldr	r3, [r3, #0]
 802d162:	68fa      	ldr	r2, [r7, #12]
 802d164:	6811      	ldr	r1, [r2, #0]
 802d166:	f043 0201 	orr.w	r2, r3, #1
 802d16a:	697b      	ldr	r3, [r7, #20]
 802d16c:	3318      	adds	r3, #24
 802d16e:	011b      	lsls	r3, r3, #4
 802d170:	440b      	add	r3, r1
 802d172:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 802d174:	2300      	movs	r3, #0
 802d176:	e00e      	b.n	802d196 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d178:	68fb      	ldr	r3, [r7, #12]
 802d17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d17c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d180:	68fb      	ldr	r3, [r7, #12]
 802d182:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 802d184:	2301      	movs	r3, #1
 802d186:	e006      	b.n	802d196 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d188:	68fb      	ldr	r3, [r7, #12]
 802d18a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d18c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d190:	68fb      	ldr	r3, [r7, #12]
 802d192:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d194:	2301      	movs	r3, #1
  }
}
 802d196:	4618      	mov	r0, r3
 802d198:	3724      	adds	r7, #36	; 0x24
 802d19a:	46bd      	mov	sp, r7
 802d19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d1a0:	4770      	bx	lr

0802d1a2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 802d1a2:	b480      	push	{r7}
 802d1a4:	b085      	sub	sp, #20
 802d1a6:	af00      	add	r7, sp, #0
 802d1a8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 802d1aa:	2300      	movs	r3, #0
 802d1ac:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d1ae:	687b      	ldr	r3, [r7, #4]
 802d1b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d1b4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 802d1b6:	7afb      	ldrb	r3, [r7, #11]
 802d1b8:	2b01      	cmp	r3, #1
 802d1ba:	d002      	beq.n	802d1c2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 802d1bc:	7afb      	ldrb	r3, [r7, #11]
 802d1be:	2b02      	cmp	r3, #2
 802d1c0:	d11d      	bne.n	802d1fe <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 802d1c2:	687b      	ldr	r3, [r7, #4]
 802d1c4:	681b      	ldr	r3, [r3, #0]
 802d1c6:	689b      	ldr	r3, [r3, #8]
 802d1c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802d1cc:	2b00      	cmp	r3, #0
 802d1ce:	d002      	beq.n	802d1d6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 802d1d0:	68fb      	ldr	r3, [r7, #12]
 802d1d2:	3301      	adds	r3, #1
 802d1d4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 802d1d6:	687b      	ldr	r3, [r7, #4]
 802d1d8:	681b      	ldr	r3, [r3, #0]
 802d1da:	689b      	ldr	r3, [r3, #8]
 802d1dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802d1e0:	2b00      	cmp	r3, #0
 802d1e2:	d002      	beq.n	802d1ea <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 802d1e4:	68fb      	ldr	r3, [r7, #12]
 802d1e6:	3301      	adds	r3, #1
 802d1e8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 802d1ea:	687b      	ldr	r3, [r7, #4]
 802d1ec:	681b      	ldr	r3, [r3, #0]
 802d1ee:	689b      	ldr	r3, [r3, #8]
 802d1f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802d1f4:	2b00      	cmp	r3, #0
 802d1f6:	d002      	beq.n	802d1fe <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 802d1f8:	68fb      	ldr	r3, [r7, #12]
 802d1fa:	3301      	adds	r3, #1
 802d1fc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 802d1fe:	68fb      	ldr	r3, [r7, #12]
}
 802d200:	4618      	mov	r0, r3
 802d202:	3714      	adds	r7, #20
 802d204:	46bd      	mov	sp, r7
 802d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d20a:	4770      	bx	lr

0802d20c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 802d20c:	b480      	push	{r7}
 802d20e:	b087      	sub	sp, #28
 802d210:	af00      	add	r7, sp, #0
 802d212:	60f8      	str	r0, [r7, #12]
 802d214:	60b9      	str	r1, [r7, #8]
 802d216:	607a      	str	r2, [r7, #4]
 802d218:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d21a:	68fb      	ldr	r3, [r7, #12]
 802d21c:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d220:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 802d222:	7dfb      	ldrb	r3, [r7, #23]
 802d224:	2b01      	cmp	r3, #1
 802d226:	d003      	beq.n	802d230 <HAL_CAN_GetRxMessage+0x24>
 802d228:	7dfb      	ldrb	r3, [r7, #23]
 802d22a:	2b02      	cmp	r3, #2
 802d22c:	f040 80f3 	bne.w	802d416 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d230:	68bb      	ldr	r3, [r7, #8]
 802d232:	2b00      	cmp	r3, #0
 802d234:	d10e      	bne.n	802d254 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 802d236:	68fb      	ldr	r3, [r7, #12]
 802d238:	681b      	ldr	r3, [r3, #0]
 802d23a:	68db      	ldr	r3, [r3, #12]
 802d23c:	f003 0303 	and.w	r3, r3, #3
 802d240:	2b00      	cmp	r3, #0
 802d242:	d116      	bne.n	802d272 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d244:	68fb      	ldr	r3, [r7, #12]
 802d246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d248:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d24c:	68fb      	ldr	r3, [r7, #12]
 802d24e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d250:	2301      	movs	r3, #1
 802d252:	e0e7      	b.n	802d424 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 802d254:	68fb      	ldr	r3, [r7, #12]
 802d256:	681b      	ldr	r3, [r3, #0]
 802d258:	691b      	ldr	r3, [r3, #16]
 802d25a:	f003 0303 	and.w	r3, r3, #3
 802d25e:	2b00      	cmp	r3, #0
 802d260:	d107      	bne.n	802d272 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 802d262:	68fb      	ldr	r3, [r7, #12]
 802d264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d266:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802d26a:	68fb      	ldr	r3, [r7, #12]
 802d26c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802d26e:	2301      	movs	r3, #1
 802d270:	e0d8      	b.n	802d424 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 802d272:	68fb      	ldr	r3, [r7, #12]
 802d274:	681a      	ldr	r2, [r3, #0]
 802d276:	68bb      	ldr	r3, [r7, #8]
 802d278:	331b      	adds	r3, #27
 802d27a:	011b      	lsls	r3, r3, #4
 802d27c:	4413      	add	r3, r2
 802d27e:	681b      	ldr	r3, [r3, #0]
 802d280:	f003 0204 	and.w	r2, r3, #4
 802d284:	687b      	ldr	r3, [r7, #4]
 802d286:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 802d288:	687b      	ldr	r3, [r7, #4]
 802d28a:	689b      	ldr	r3, [r3, #8]
 802d28c:	2b00      	cmp	r3, #0
 802d28e:	d10c      	bne.n	802d2aa <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 802d290:	68fb      	ldr	r3, [r7, #12]
 802d292:	681a      	ldr	r2, [r3, #0]
 802d294:	68bb      	ldr	r3, [r7, #8]
 802d296:	331b      	adds	r3, #27
 802d298:	011b      	lsls	r3, r3, #4
 802d29a:	4413      	add	r3, r2
 802d29c:	681b      	ldr	r3, [r3, #0]
 802d29e:	0d5b      	lsrs	r3, r3, #21
 802d2a0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 802d2a4:	687b      	ldr	r3, [r7, #4]
 802d2a6:	601a      	str	r2, [r3, #0]
 802d2a8:	e00b      	b.n	802d2c2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 802d2aa:	68fb      	ldr	r3, [r7, #12]
 802d2ac:	681a      	ldr	r2, [r3, #0]
 802d2ae:	68bb      	ldr	r3, [r7, #8]
 802d2b0:	331b      	adds	r3, #27
 802d2b2:	011b      	lsls	r3, r3, #4
 802d2b4:	4413      	add	r3, r2
 802d2b6:	681b      	ldr	r3, [r3, #0]
 802d2b8:	08db      	lsrs	r3, r3, #3
 802d2ba:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 802d2be:	687b      	ldr	r3, [r7, #4]
 802d2c0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 802d2c2:	68fb      	ldr	r3, [r7, #12]
 802d2c4:	681a      	ldr	r2, [r3, #0]
 802d2c6:	68bb      	ldr	r3, [r7, #8]
 802d2c8:	331b      	adds	r3, #27
 802d2ca:	011b      	lsls	r3, r3, #4
 802d2cc:	4413      	add	r3, r2
 802d2ce:	681b      	ldr	r3, [r3, #0]
 802d2d0:	f003 0202 	and.w	r2, r3, #2
 802d2d4:	687b      	ldr	r3, [r7, #4]
 802d2d6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 802d2d8:	68fb      	ldr	r3, [r7, #12]
 802d2da:	681a      	ldr	r2, [r3, #0]
 802d2dc:	68bb      	ldr	r3, [r7, #8]
 802d2de:	331b      	adds	r3, #27
 802d2e0:	011b      	lsls	r3, r3, #4
 802d2e2:	4413      	add	r3, r2
 802d2e4:	3304      	adds	r3, #4
 802d2e6:	681b      	ldr	r3, [r3, #0]
 802d2e8:	f003 020f 	and.w	r2, r3, #15
 802d2ec:	687b      	ldr	r3, [r7, #4]
 802d2ee:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 802d2f0:	68fb      	ldr	r3, [r7, #12]
 802d2f2:	681a      	ldr	r2, [r3, #0]
 802d2f4:	68bb      	ldr	r3, [r7, #8]
 802d2f6:	331b      	adds	r3, #27
 802d2f8:	011b      	lsls	r3, r3, #4
 802d2fa:	4413      	add	r3, r2
 802d2fc:	3304      	adds	r3, #4
 802d2fe:	681b      	ldr	r3, [r3, #0]
 802d300:	0a1b      	lsrs	r3, r3, #8
 802d302:	b2da      	uxtb	r2, r3
 802d304:	687b      	ldr	r3, [r7, #4]
 802d306:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 802d308:	68fb      	ldr	r3, [r7, #12]
 802d30a:	681a      	ldr	r2, [r3, #0]
 802d30c:	68bb      	ldr	r3, [r7, #8]
 802d30e:	331b      	adds	r3, #27
 802d310:	011b      	lsls	r3, r3, #4
 802d312:	4413      	add	r3, r2
 802d314:	3304      	adds	r3, #4
 802d316:	681b      	ldr	r3, [r3, #0]
 802d318:	0c1b      	lsrs	r3, r3, #16
 802d31a:	b29a      	uxth	r2, r3
 802d31c:	687b      	ldr	r3, [r7, #4]
 802d31e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 802d320:	68fb      	ldr	r3, [r7, #12]
 802d322:	681a      	ldr	r2, [r3, #0]
 802d324:	68bb      	ldr	r3, [r7, #8]
 802d326:	011b      	lsls	r3, r3, #4
 802d328:	4413      	add	r3, r2
 802d32a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d32e:	681b      	ldr	r3, [r3, #0]
 802d330:	b2da      	uxtb	r2, r3
 802d332:	683b      	ldr	r3, [r7, #0]
 802d334:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 802d336:	68fb      	ldr	r3, [r7, #12]
 802d338:	681a      	ldr	r2, [r3, #0]
 802d33a:	68bb      	ldr	r3, [r7, #8]
 802d33c:	011b      	lsls	r3, r3, #4
 802d33e:	4413      	add	r3, r2
 802d340:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d344:	681b      	ldr	r3, [r3, #0]
 802d346:	0a1a      	lsrs	r2, r3, #8
 802d348:	683b      	ldr	r3, [r7, #0]
 802d34a:	3301      	adds	r3, #1
 802d34c:	b2d2      	uxtb	r2, r2
 802d34e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 802d350:	68fb      	ldr	r3, [r7, #12]
 802d352:	681a      	ldr	r2, [r3, #0]
 802d354:	68bb      	ldr	r3, [r7, #8]
 802d356:	011b      	lsls	r3, r3, #4
 802d358:	4413      	add	r3, r2
 802d35a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d35e:	681b      	ldr	r3, [r3, #0]
 802d360:	0c1a      	lsrs	r2, r3, #16
 802d362:	683b      	ldr	r3, [r7, #0]
 802d364:	3302      	adds	r3, #2
 802d366:	b2d2      	uxtb	r2, r2
 802d368:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 802d36a:	68fb      	ldr	r3, [r7, #12]
 802d36c:	681a      	ldr	r2, [r3, #0]
 802d36e:	68bb      	ldr	r3, [r7, #8]
 802d370:	011b      	lsls	r3, r3, #4
 802d372:	4413      	add	r3, r2
 802d374:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802d378:	681b      	ldr	r3, [r3, #0]
 802d37a:	0e1a      	lsrs	r2, r3, #24
 802d37c:	683b      	ldr	r3, [r7, #0]
 802d37e:	3303      	adds	r3, #3
 802d380:	b2d2      	uxtb	r2, r2
 802d382:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 802d384:	68fb      	ldr	r3, [r7, #12]
 802d386:	681a      	ldr	r2, [r3, #0]
 802d388:	68bb      	ldr	r3, [r7, #8]
 802d38a:	011b      	lsls	r3, r3, #4
 802d38c:	4413      	add	r3, r2
 802d38e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d392:	681a      	ldr	r2, [r3, #0]
 802d394:	683b      	ldr	r3, [r7, #0]
 802d396:	3304      	adds	r3, #4
 802d398:	b2d2      	uxtb	r2, r2
 802d39a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 802d39c:	68fb      	ldr	r3, [r7, #12]
 802d39e:	681a      	ldr	r2, [r3, #0]
 802d3a0:	68bb      	ldr	r3, [r7, #8]
 802d3a2:	011b      	lsls	r3, r3, #4
 802d3a4:	4413      	add	r3, r2
 802d3a6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d3aa:	681b      	ldr	r3, [r3, #0]
 802d3ac:	0a1a      	lsrs	r2, r3, #8
 802d3ae:	683b      	ldr	r3, [r7, #0]
 802d3b0:	3305      	adds	r3, #5
 802d3b2:	b2d2      	uxtb	r2, r2
 802d3b4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 802d3b6:	68fb      	ldr	r3, [r7, #12]
 802d3b8:	681a      	ldr	r2, [r3, #0]
 802d3ba:	68bb      	ldr	r3, [r7, #8]
 802d3bc:	011b      	lsls	r3, r3, #4
 802d3be:	4413      	add	r3, r2
 802d3c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d3c4:	681b      	ldr	r3, [r3, #0]
 802d3c6:	0c1a      	lsrs	r2, r3, #16
 802d3c8:	683b      	ldr	r3, [r7, #0]
 802d3ca:	3306      	adds	r3, #6
 802d3cc:	b2d2      	uxtb	r2, r2
 802d3ce:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 802d3d0:	68fb      	ldr	r3, [r7, #12]
 802d3d2:	681a      	ldr	r2, [r3, #0]
 802d3d4:	68bb      	ldr	r3, [r7, #8]
 802d3d6:	011b      	lsls	r3, r3, #4
 802d3d8:	4413      	add	r3, r2
 802d3da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 802d3de:	681b      	ldr	r3, [r3, #0]
 802d3e0:	0e1a      	lsrs	r2, r3, #24
 802d3e2:	683b      	ldr	r3, [r7, #0]
 802d3e4:	3307      	adds	r3, #7
 802d3e6:	b2d2      	uxtb	r2, r2
 802d3e8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 802d3ea:	68bb      	ldr	r3, [r7, #8]
 802d3ec:	2b00      	cmp	r3, #0
 802d3ee:	d108      	bne.n	802d402 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 802d3f0:	68fb      	ldr	r3, [r7, #12]
 802d3f2:	681b      	ldr	r3, [r3, #0]
 802d3f4:	68da      	ldr	r2, [r3, #12]
 802d3f6:	68fb      	ldr	r3, [r7, #12]
 802d3f8:	681b      	ldr	r3, [r3, #0]
 802d3fa:	f042 0220 	orr.w	r2, r2, #32
 802d3fe:	60da      	str	r2, [r3, #12]
 802d400:	e007      	b.n	802d412 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 802d402:	68fb      	ldr	r3, [r7, #12]
 802d404:	681b      	ldr	r3, [r3, #0]
 802d406:	691a      	ldr	r2, [r3, #16]
 802d408:	68fb      	ldr	r3, [r7, #12]
 802d40a:	681b      	ldr	r3, [r3, #0]
 802d40c:	f042 0220 	orr.w	r2, r2, #32
 802d410:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 802d412:	2300      	movs	r3, #0
 802d414:	e006      	b.n	802d424 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d416:	68fb      	ldr	r3, [r7, #12]
 802d418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d41a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d41e:	68fb      	ldr	r3, [r7, #12]
 802d420:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d422:	2301      	movs	r3, #1
  }
}
 802d424:	4618      	mov	r0, r3
 802d426:	371c      	adds	r7, #28
 802d428:	46bd      	mov	sp, r7
 802d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d42e:	4770      	bx	lr

0802d430 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 802d430:	b480      	push	{r7}
 802d432:	b085      	sub	sp, #20
 802d434:	af00      	add	r7, sp, #0
 802d436:	6078      	str	r0, [r7, #4]
 802d438:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802d43a:	687b      	ldr	r3, [r7, #4]
 802d43c:	f893 3020 	ldrb.w	r3, [r3, #32]
 802d440:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 802d442:	7bfb      	ldrb	r3, [r7, #15]
 802d444:	2b01      	cmp	r3, #1
 802d446:	d002      	beq.n	802d44e <HAL_CAN_ActivateNotification+0x1e>
 802d448:	7bfb      	ldrb	r3, [r7, #15]
 802d44a:	2b02      	cmp	r3, #2
 802d44c:	d109      	bne.n	802d462 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 802d44e:	687b      	ldr	r3, [r7, #4]
 802d450:	681b      	ldr	r3, [r3, #0]
 802d452:	6959      	ldr	r1, [r3, #20]
 802d454:	687b      	ldr	r3, [r7, #4]
 802d456:	681b      	ldr	r3, [r3, #0]
 802d458:	683a      	ldr	r2, [r7, #0]
 802d45a:	430a      	orrs	r2, r1
 802d45c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 802d45e:	2300      	movs	r3, #0
 802d460:	e006      	b.n	802d470 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 802d462:	687b      	ldr	r3, [r7, #4]
 802d464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802d466:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802d46a:	687b      	ldr	r3, [r7, #4]
 802d46c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802d46e:	2301      	movs	r3, #1
  }
}
 802d470:	4618      	mov	r0, r3
 802d472:	3714      	adds	r7, #20
 802d474:	46bd      	mov	sp, r7
 802d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d47a:	4770      	bx	lr

0802d47c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 802d47c:	b580      	push	{r7, lr}
 802d47e:	b08a      	sub	sp, #40	; 0x28
 802d480:	af00      	add	r7, sp, #0
 802d482:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 802d484:	2300      	movs	r3, #0
 802d486:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 802d488:	687b      	ldr	r3, [r7, #4]
 802d48a:	681b      	ldr	r3, [r3, #0]
 802d48c:	695b      	ldr	r3, [r3, #20]
 802d48e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 802d490:	687b      	ldr	r3, [r7, #4]
 802d492:	681b      	ldr	r3, [r3, #0]
 802d494:	685b      	ldr	r3, [r3, #4]
 802d496:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 802d498:	687b      	ldr	r3, [r7, #4]
 802d49a:	681b      	ldr	r3, [r3, #0]
 802d49c:	689b      	ldr	r3, [r3, #8]
 802d49e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 802d4a0:	687b      	ldr	r3, [r7, #4]
 802d4a2:	681b      	ldr	r3, [r3, #0]
 802d4a4:	68db      	ldr	r3, [r3, #12]
 802d4a6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 802d4a8:	687b      	ldr	r3, [r7, #4]
 802d4aa:	681b      	ldr	r3, [r3, #0]
 802d4ac:	691b      	ldr	r3, [r3, #16]
 802d4ae:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 802d4b0:	687b      	ldr	r3, [r7, #4]
 802d4b2:	681b      	ldr	r3, [r3, #0]
 802d4b4:	699b      	ldr	r3, [r3, #24]
 802d4b6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 802d4b8:	6a3b      	ldr	r3, [r7, #32]
 802d4ba:	f003 0301 	and.w	r3, r3, #1
 802d4be:	2b00      	cmp	r3, #0
 802d4c0:	d07c      	beq.n	802d5bc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 802d4c2:	69bb      	ldr	r3, [r7, #24]
 802d4c4:	f003 0301 	and.w	r3, r3, #1
 802d4c8:	2b00      	cmp	r3, #0
 802d4ca:	d023      	beq.n	802d514 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 802d4cc:	687b      	ldr	r3, [r7, #4]
 802d4ce:	681b      	ldr	r3, [r3, #0]
 802d4d0:	2201      	movs	r2, #1
 802d4d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 802d4d4:	69bb      	ldr	r3, [r7, #24]
 802d4d6:	f003 0302 	and.w	r3, r3, #2
 802d4da:	2b00      	cmp	r3, #0
 802d4dc:	d003      	beq.n	802d4e6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 802d4de:	6878      	ldr	r0, [r7, #4]
 802d4e0:	f000 f97d 	bl	802d7de <HAL_CAN_TxMailbox0CompleteCallback>
 802d4e4:	e016      	b.n	802d514 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 802d4e6:	69bb      	ldr	r3, [r7, #24]
 802d4e8:	f003 0304 	and.w	r3, r3, #4
 802d4ec:	2b00      	cmp	r3, #0
 802d4ee:	d004      	beq.n	802d4fa <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 802d4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d4f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802d4f6:	627b      	str	r3, [r7, #36]	; 0x24
 802d4f8:	e00c      	b.n	802d514 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 802d4fa:	69bb      	ldr	r3, [r7, #24]
 802d4fc:	f003 0308 	and.w	r3, r3, #8
 802d500:	2b00      	cmp	r3, #0
 802d502:	d004      	beq.n	802d50e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 802d504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d506:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802d50a:	627b      	str	r3, [r7, #36]	; 0x24
 802d50c:	e002      	b.n	802d514 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 802d50e:	6878      	ldr	r0, [r7, #4]
 802d510:	f000 f983 	bl	802d81a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 802d514:	69bb      	ldr	r3, [r7, #24]
 802d516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d51a:	2b00      	cmp	r3, #0
 802d51c:	d024      	beq.n	802d568 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 802d51e:	687b      	ldr	r3, [r7, #4]
 802d520:	681b      	ldr	r3, [r3, #0]
 802d522:	f44f 7280 	mov.w	r2, #256	; 0x100
 802d526:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 802d528:	69bb      	ldr	r3, [r7, #24]
 802d52a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d52e:	2b00      	cmp	r3, #0
 802d530:	d003      	beq.n	802d53a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 802d532:	6878      	ldr	r0, [r7, #4]
 802d534:	f000 f95d 	bl	802d7f2 <HAL_CAN_TxMailbox1CompleteCallback>
 802d538:	e016      	b.n	802d568 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 802d53a:	69bb      	ldr	r3, [r7, #24]
 802d53c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d540:	2b00      	cmp	r3, #0
 802d542:	d004      	beq.n	802d54e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 802d544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d546:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802d54a:	627b      	str	r3, [r7, #36]	; 0x24
 802d54c:	e00c      	b.n	802d568 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 802d54e:	69bb      	ldr	r3, [r7, #24]
 802d550:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d554:	2b00      	cmp	r3, #0
 802d556:	d004      	beq.n	802d562 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 802d558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d55a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802d55e:	627b      	str	r3, [r7, #36]	; 0x24
 802d560:	e002      	b.n	802d568 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 802d562:	6878      	ldr	r0, [r7, #4]
 802d564:	f000 f963 	bl	802d82e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 802d568:	69bb      	ldr	r3, [r7, #24]
 802d56a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d56e:	2b00      	cmp	r3, #0
 802d570:	d024      	beq.n	802d5bc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 802d572:	687b      	ldr	r3, [r7, #4]
 802d574:	681b      	ldr	r3, [r3, #0]
 802d576:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802d57a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 802d57c:	69bb      	ldr	r3, [r7, #24]
 802d57e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d582:	2b00      	cmp	r3, #0
 802d584:	d003      	beq.n	802d58e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 802d586:	6878      	ldr	r0, [r7, #4]
 802d588:	f000 f93d 	bl	802d806 <HAL_CAN_TxMailbox2CompleteCallback>
 802d58c:	e016      	b.n	802d5bc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 802d58e:	69bb      	ldr	r3, [r7, #24]
 802d590:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802d594:	2b00      	cmp	r3, #0
 802d596:	d004      	beq.n	802d5a2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 802d598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d59a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802d59e:	627b      	str	r3, [r7, #36]	; 0x24
 802d5a0:	e00c      	b.n	802d5bc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 802d5a2:	69bb      	ldr	r3, [r7, #24]
 802d5a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802d5a8:	2b00      	cmp	r3, #0
 802d5aa:	d004      	beq.n	802d5b6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 802d5ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d5ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802d5b2:	627b      	str	r3, [r7, #36]	; 0x24
 802d5b4:	e002      	b.n	802d5bc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 802d5b6:	6878      	ldr	r0, [r7, #4]
 802d5b8:	f000 f943 	bl	802d842 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 802d5bc:	6a3b      	ldr	r3, [r7, #32]
 802d5be:	f003 0308 	and.w	r3, r3, #8
 802d5c2:	2b00      	cmp	r3, #0
 802d5c4:	d00c      	beq.n	802d5e0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 802d5c6:	697b      	ldr	r3, [r7, #20]
 802d5c8:	f003 0310 	and.w	r3, r3, #16
 802d5cc:	2b00      	cmp	r3, #0
 802d5ce:	d007      	beq.n	802d5e0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 802d5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d5d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802d5d6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 802d5d8:	687b      	ldr	r3, [r7, #4]
 802d5da:	681b      	ldr	r3, [r3, #0]
 802d5dc:	2210      	movs	r2, #16
 802d5de:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 802d5e0:	6a3b      	ldr	r3, [r7, #32]
 802d5e2:	f003 0304 	and.w	r3, r3, #4
 802d5e6:	2b00      	cmp	r3, #0
 802d5e8:	d00b      	beq.n	802d602 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 802d5ea:	697b      	ldr	r3, [r7, #20]
 802d5ec:	f003 0308 	and.w	r3, r3, #8
 802d5f0:	2b00      	cmp	r3, #0
 802d5f2:	d006      	beq.n	802d602 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 802d5f4:	687b      	ldr	r3, [r7, #4]
 802d5f6:	681b      	ldr	r3, [r3, #0]
 802d5f8:	2208      	movs	r2, #8
 802d5fa:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 802d5fc:	6878      	ldr	r0, [r7, #4]
 802d5fe:	f000 f92a 	bl	802d856 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 802d602:	6a3b      	ldr	r3, [r7, #32]
 802d604:	f003 0302 	and.w	r3, r3, #2
 802d608:	2b00      	cmp	r3, #0
 802d60a:	d009      	beq.n	802d620 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 802d60c:	687b      	ldr	r3, [r7, #4]
 802d60e:	681b      	ldr	r3, [r3, #0]
 802d610:	68db      	ldr	r3, [r3, #12]
 802d612:	f003 0303 	and.w	r3, r3, #3
 802d616:	2b00      	cmp	r3, #0
 802d618:	d002      	beq.n	802d620 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 802d61a:	6878      	ldr	r0, [r7, #4]
 802d61c:	f7f6 fa94 	bl	8023b48 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 802d620:	6a3b      	ldr	r3, [r7, #32]
 802d622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802d626:	2b00      	cmp	r3, #0
 802d628:	d00c      	beq.n	802d644 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 802d62a:	693b      	ldr	r3, [r7, #16]
 802d62c:	f003 0310 	and.w	r3, r3, #16
 802d630:	2b00      	cmp	r3, #0
 802d632:	d007      	beq.n	802d644 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 802d634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d636:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802d63a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 802d63c:	687b      	ldr	r3, [r7, #4]
 802d63e:	681b      	ldr	r3, [r3, #0]
 802d640:	2210      	movs	r2, #16
 802d642:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 802d644:	6a3b      	ldr	r3, [r7, #32]
 802d646:	f003 0320 	and.w	r3, r3, #32
 802d64a:	2b00      	cmp	r3, #0
 802d64c:	d00b      	beq.n	802d666 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 802d64e:	693b      	ldr	r3, [r7, #16]
 802d650:	f003 0308 	and.w	r3, r3, #8
 802d654:	2b00      	cmp	r3, #0
 802d656:	d006      	beq.n	802d666 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 802d658:	687b      	ldr	r3, [r7, #4]
 802d65a:	681b      	ldr	r3, [r3, #0]
 802d65c:	2208      	movs	r2, #8
 802d65e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 802d660:	6878      	ldr	r0, [r7, #4]
 802d662:	f000 f90c 	bl	802d87e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 802d666:	6a3b      	ldr	r3, [r7, #32]
 802d668:	f003 0310 	and.w	r3, r3, #16
 802d66c:	2b00      	cmp	r3, #0
 802d66e:	d009      	beq.n	802d684 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 802d670:	687b      	ldr	r3, [r7, #4]
 802d672:	681b      	ldr	r3, [r3, #0]
 802d674:	691b      	ldr	r3, [r3, #16]
 802d676:	f003 0303 	and.w	r3, r3, #3
 802d67a:	2b00      	cmp	r3, #0
 802d67c:	d002      	beq.n	802d684 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 802d67e:	6878      	ldr	r0, [r7, #4]
 802d680:	f000 f8f3 	bl	802d86a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 802d684:	6a3b      	ldr	r3, [r7, #32]
 802d686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802d68a:	2b00      	cmp	r3, #0
 802d68c:	d00b      	beq.n	802d6a6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 802d68e:	69fb      	ldr	r3, [r7, #28]
 802d690:	f003 0310 	and.w	r3, r3, #16
 802d694:	2b00      	cmp	r3, #0
 802d696:	d006      	beq.n	802d6a6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 802d698:	687b      	ldr	r3, [r7, #4]
 802d69a:	681b      	ldr	r3, [r3, #0]
 802d69c:	2210      	movs	r2, #16
 802d69e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 802d6a0:	6878      	ldr	r0, [r7, #4]
 802d6a2:	f000 f8f6 	bl	802d892 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 802d6a6:	6a3b      	ldr	r3, [r7, #32]
 802d6a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802d6ac:	2b00      	cmp	r3, #0
 802d6ae:	d00b      	beq.n	802d6c8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 802d6b0:	69fb      	ldr	r3, [r7, #28]
 802d6b2:	f003 0308 	and.w	r3, r3, #8
 802d6b6:	2b00      	cmp	r3, #0
 802d6b8:	d006      	beq.n	802d6c8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 802d6ba:	687b      	ldr	r3, [r7, #4]
 802d6bc:	681b      	ldr	r3, [r3, #0]
 802d6be:	2208      	movs	r2, #8
 802d6c0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 802d6c2:	6878      	ldr	r0, [r7, #4]
 802d6c4:	f000 f8ef 	bl	802d8a6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 802d6c8:	6a3b      	ldr	r3, [r7, #32]
 802d6ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802d6ce:	2b00      	cmp	r3, #0
 802d6d0:	d075      	beq.n	802d7be <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 802d6d2:	69fb      	ldr	r3, [r7, #28]
 802d6d4:	f003 0304 	and.w	r3, r3, #4
 802d6d8:	2b00      	cmp	r3, #0
 802d6da:	d06c      	beq.n	802d7b6 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d6dc:	6a3b      	ldr	r3, [r7, #32]
 802d6de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d6e2:	2b00      	cmp	r3, #0
 802d6e4:	d008      	beq.n	802d6f8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 802d6e6:	68fb      	ldr	r3, [r7, #12]
 802d6e8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 802d6ec:	2b00      	cmp	r3, #0
 802d6ee:	d003      	beq.n	802d6f8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 802d6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d6f2:	f043 0301 	orr.w	r3, r3, #1
 802d6f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d6f8:	6a3b      	ldr	r3, [r7, #32]
 802d6fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802d6fe:	2b00      	cmp	r3, #0
 802d700:	d008      	beq.n	802d714 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 802d702:	68fb      	ldr	r3, [r7, #12]
 802d704:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 802d708:	2b00      	cmp	r3, #0
 802d70a:	d003      	beq.n	802d714 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 802d70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d70e:	f043 0302 	orr.w	r3, r3, #2
 802d712:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d714:	6a3b      	ldr	r3, [r7, #32]
 802d716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802d71a:	2b00      	cmp	r3, #0
 802d71c:	d008      	beq.n	802d730 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 802d71e:	68fb      	ldr	r3, [r7, #12]
 802d720:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 802d724:	2b00      	cmp	r3, #0
 802d726:	d003      	beq.n	802d730 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 802d728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d72a:	f043 0304 	orr.w	r3, r3, #4
 802d72e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d730:	6a3b      	ldr	r3, [r7, #32]
 802d732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802d736:	2b00      	cmp	r3, #0
 802d738:	d03d      	beq.n	802d7b6 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 802d73a:	68fb      	ldr	r3, [r7, #12]
 802d73c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 802d740:	2b00      	cmp	r3, #0
 802d742:	d038      	beq.n	802d7b6 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 802d744:	68fb      	ldr	r3, [r7, #12]
 802d746:	f003 0370 	and.w	r3, r3, #112	; 0x70
 802d74a:	2b30      	cmp	r3, #48	; 0x30
 802d74c:	d017      	beq.n	802d77e <HAL_CAN_IRQHandler+0x302>
 802d74e:	2b30      	cmp	r3, #48	; 0x30
 802d750:	d804      	bhi.n	802d75c <HAL_CAN_IRQHandler+0x2e0>
 802d752:	2b10      	cmp	r3, #16
 802d754:	d009      	beq.n	802d76a <HAL_CAN_IRQHandler+0x2ee>
 802d756:	2b20      	cmp	r3, #32
 802d758:	d00c      	beq.n	802d774 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 802d75a:	e024      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 802d75c:	2b50      	cmp	r3, #80	; 0x50
 802d75e:	d018      	beq.n	802d792 <HAL_CAN_IRQHandler+0x316>
 802d760:	2b60      	cmp	r3, #96	; 0x60
 802d762:	d01b      	beq.n	802d79c <HAL_CAN_IRQHandler+0x320>
 802d764:	2b40      	cmp	r3, #64	; 0x40
 802d766:	d00f      	beq.n	802d788 <HAL_CAN_IRQHandler+0x30c>
            break;
 802d768:	e01d      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 802d76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d76c:	f043 0308 	orr.w	r3, r3, #8
 802d770:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d772:	e018      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 802d774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d776:	f043 0310 	orr.w	r3, r3, #16
 802d77a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d77c:	e013      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 802d77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d780:	f043 0320 	orr.w	r3, r3, #32
 802d784:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d786:	e00e      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 802d788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d78a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d78e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d790:	e009      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 802d792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d794:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802d798:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d79a:	e004      	b.n	802d7a6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 802d79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d79e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802d7a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 802d7a4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 802d7a6:	687b      	ldr	r3, [r7, #4]
 802d7a8:	681b      	ldr	r3, [r3, #0]
 802d7aa:	699a      	ldr	r2, [r3, #24]
 802d7ac:	687b      	ldr	r3, [r7, #4]
 802d7ae:	681b      	ldr	r3, [r3, #0]
 802d7b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 802d7b4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 802d7b6:	687b      	ldr	r3, [r7, #4]
 802d7b8:	681b      	ldr	r3, [r3, #0]
 802d7ba:	2204      	movs	r2, #4
 802d7bc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 802d7be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d7c0:	2b00      	cmp	r3, #0
 802d7c2:	d008      	beq.n	802d7d6 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 802d7c4:	687b      	ldr	r3, [r7, #4]
 802d7c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802d7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d7ca:	431a      	orrs	r2, r3
 802d7cc:	687b      	ldr	r3, [r7, #4]
 802d7ce:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 802d7d0:	6878      	ldr	r0, [r7, #4]
 802d7d2:	f000 f872 	bl	802d8ba <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 802d7d6:	bf00      	nop
 802d7d8:	3728      	adds	r7, #40	; 0x28
 802d7da:	46bd      	mov	sp, r7
 802d7dc:	bd80      	pop	{r7, pc}

0802d7de <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d7de:	b480      	push	{r7}
 802d7e0:	b083      	sub	sp, #12
 802d7e2:	af00      	add	r7, sp, #0
 802d7e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 802d7e6:	bf00      	nop
 802d7e8:	370c      	adds	r7, #12
 802d7ea:	46bd      	mov	sp, r7
 802d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7f0:	4770      	bx	lr

0802d7f2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d7f2:	b480      	push	{r7}
 802d7f4:	b083      	sub	sp, #12
 802d7f6:	af00      	add	r7, sp, #0
 802d7f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 802d7fa:	bf00      	nop
 802d7fc:	370c      	adds	r7, #12
 802d7fe:	46bd      	mov	sp, r7
 802d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d804:	4770      	bx	lr

0802d806 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 802d806:	b480      	push	{r7}
 802d808:	b083      	sub	sp, #12
 802d80a:	af00      	add	r7, sp, #0
 802d80c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 802d80e:	bf00      	nop
 802d810:	370c      	adds	r7, #12
 802d812:	46bd      	mov	sp, r7
 802d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d818:	4770      	bx	lr

0802d81a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d81a:	b480      	push	{r7}
 802d81c:	b083      	sub	sp, #12
 802d81e:	af00      	add	r7, sp, #0
 802d820:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 802d822:	bf00      	nop
 802d824:	370c      	adds	r7, #12
 802d826:	46bd      	mov	sp, r7
 802d828:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d82c:	4770      	bx	lr

0802d82e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d82e:	b480      	push	{r7}
 802d830:	b083      	sub	sp, #12
 802d832:	af00      	add	r7, sp, #0
 802d834:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 802d836:	bf00      	nop
 802d838:	370c      	adds	r7, #12
 802d83a:	46bd      	mov	sp, r7
 802d83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d840:	4770      	bx	lr

0802d842 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 802d842:	b480      	push	{r7}
 802d844:	b083      	sub	sp, #12
 802d846:	af00      	add	r7, sp, #0
 802d848:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 802d84a:	bf00      	nop
 802d84c:	370c      	adds	r7, #12
 802d84e:	46bd      	mov	sp, r7
 802d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d854:	4770      	bx	lr

0802d856 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 802d856:	b480      	push	{r7}
 802d858:	b083      	sub	sp, #12
 802d85a:	af00      	add	r7, sp, #0
 802d85c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 802d85e:	bf00      	nop
 802d860:	370c      	adds	r7, #12
 802d862:	46bd      	mov	sp, r7
 802d864:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d868:	4770      	bx	lr

0802d86a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 802d86a:	b480      	push	{r7}
 802d86c:	b083      	sub	sp, #12
 802d86e:	af00      	add	r7, sp, #0
 802d870:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 802d872:	bf00      	nop
 802d874:	370c      	adds	r7, #12
 802d876:	46bd      	mov	sp, r7
 802d878:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d87c:	4770      	bx	lr

0802d87e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 802d87e:	b480      	push	{r7}
 802d880:	b083      	sub	sp, #12
 802d882:	af00      	add	r7, sp, #0
 802d884:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 802d886:	bf00      	nop
 802d888:	370c      	adds	r7, #12
 802d88a:	46bd      	mov	sp, r7
 802d88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d890:	4770      	bx	lr

0802d892 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 802d892:	b480      	push	{r7}
 802d894:	b083      	sub	sp, #12
 802d896:	af00      	add	r7, sp, #0
 802d898:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 802d89a:	bf00      	nop
 802d89c:	370c      	adds	r7, #12
 802d89e:	46bd      	mov	sp, r7
 802d8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8a4:	4770      	bx	lr

0802d8a6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 802d8a6:	b480      	push	{r7}
 802d8a8:	b083      	sub	sp, #12
 802d8aa:	af00      	add	r7, sp, #0
 802d8ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 802d8ae:	bf00      	nop
 802d8b0:	370c      	adds	r7, #12
 802d8b2:	46bd      	mov	sp, r7
 802d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8b8:	4770      	bx	lr

0802d8ba <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 802d8ba:	b480      	push	{r7}
 802d8bc:	b083      	sub	sp, #12
 802d8be:	af00      	add	r7, sp, #0
 802d8c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 802d8c2:	bf00      	nop
 802d8c4:	370c      	adds	r7, #12
 802d8c6:	46bd      	mov	sp, r7
 802d8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8cc:	4770      	bx	lr
	...

0802d8d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802d8d0:	b480      	push	{r7}
 802d8d2:	b085      	sub	sp, #20
 802d8d4:	af00      	add	r7, sp, #0
 802d8d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 802d8d8:	687b      	ldr	r3, [r7, #4]
 802d8da:	f003 0307 	and.w	r3, r3, #7
 802d8de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802d8e0:	4b0c      	ldr	r3, [pc, #48]	; (802d914 <__NVIC_SetPriorityGrouping+0x44>)
 802d8e2:	68db      	ldr	r3, [r3, #12]
 802d8e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802d8e6:	68ba      	ldr	r2, [r7, #8]
 802d8e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802d8ec:	4013      	ands	r3, r2
 802d8ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802d8f0:	68fb      	ldr	r3, [r7, #12]
 802d8f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802d8f4:	68bb      	ldr	r3, [r7, #8]
 802d8f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802d8f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802d8fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802d900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802d902:	4a04      	ldr	r2, [pc, #16]	; (802d914 <__NVIC_SetPriorityGrouping+0x44>)
 802d904:	68bb      	ldr	r3, [r7, #8]
 802d906:	60d3      	str	r3, [r2, #12]
}
 802d908:	bf00      	nop
 802d90a:	3714      	adds	r7, #20
 802d90c:	46bd      	mov	sp, r7
 802d90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d912:	4770      	bx	lr
 802d914:	e000ed00 	.word	0xe000ed00

0802d918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 802d918:	b480      	push	{r7}
 802d91a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802d91c:	4b04      	ldr	r3, [pc, #16]	; (802d930 <__NVIC_GetPriorityGrouping+0x18>)
 802d91e:	68db      	ldr	r3, [r3, #12]
 802d920:	0a1b      	lsrs	r3, r3, #8
 802d922:	f003 0307 	and.w	r3, r3, #7
}
 802d926:	4618      	mov	r0, r3
 802d928:	46bd      	mov	sp, r7
 802d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d92e:	4770      	bx	lr
 802d930:	e000ed00 	.word	0xe000ed00

0802d934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802d934:	b480      	push	{r7}
 802d936:	b083      	sub	sp, #12
 802d938:	af00      	add	r7, sp, #0
 802d93a:	4603      	mov	r3, r0
 802d93c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d93e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d942:	2b00      	cmp	r3, #0
 802d944:	db0b      	blt.n	802d95e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d946:	79fb      	ldrb	r3, [r7, #7]
 802d948:	f003 021f 	and.w	r2, r3, #31
 802d94c:	4907      	ldr	r1, [pc, #28]	; (802d96c <__NVIC_EnableIRQ+0x38>)
 802d94e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d952:	095b      	lsrs	r3, r3, #5
 802d954:	2001      	movs	r0, #1
 802d956:	fa00 f202 	lsl.w	r2, r0, r2
 802d95a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 802d95e:	bf00      	nop
 802d960:	370c      	adds	r7, #12
 802d962:	46bd      	mov	sp, r7
 802d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d968:	4770      	bx	lr
 802d96a:	bf00      	nop
 802d96c:	e000e100 	.word	0xe000e100

0802d970 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802d970:	b480      	push	{r7}
 802d972:	b083      	sub	sp, #12
 802d974:	af00      	add	r7, sp, #0
 802d976:	4603      	mov	r3, r0
 802d978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d97a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d97e:	2b00      	cmp	r3, #0
 802d980:	db10      	blt.n	802d9a4 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802d982:	79fb      	ldrb	r3, [r7, #7]
 802d984:	f003 021f 	and.w	r2, r3, #31
 802d988:	4909      	ldr	r1, [pc, #36]	; (802d9b0 <__NVIC_DisableIRQ+0x40>)
 802d98a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d98e:	095b      	lsrs	r3, r3, #5
 802d990:	2001      	movs	r0, #1
 802d992:	fa00 f202 	lsl.w	r2, r0, r2
 802d996:	3320      	adds	r3, #32
 802d998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802d99c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 802d9a0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 802d9a4:	bf00      	nop
 802d9a6:	370c      	adds	r7, #12
 802d9a8:	46bd      	mov	sp, r7
 802d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d9ae:	4770      	bx	lr
 802d9b0:	e000e100 	.word	0xe000e100

0802d9b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 802d9b4:	b480      	push	{r7}
 802d9b6:	b083      	sub	sp, #12
 802d9b8:	af00      	add	r7, sp, #0
 802d9ba:	4603      	mov	r3, r0
 802d9bc:	6039      	str	r1, [r7, #0]
 802d9be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802d9c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d9c4:	2b00      	cmp	r3, #0
 802d9c6:	db0a      	blt.n	802d9de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d9c8:	683b      	ldr	r3, [r7, #0]
 802d9ca:	b2da      	uxtb	r2, r3
 802d9cc:	490c      	ldr	r1, [pc, #48]	; (802da00 <__NVIC_SetPriority+0x4c>)
 802d9ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802d9d2:	0112      	lsls	r2, r2, #4
 802d9d4:	b2d2      	uxtb	r2, r2
 802d9d6:	440b      	add	r3, r1
 802d9d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 802d9dc:	e00a      	b.n	802d9f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802d9de:	683b      	ldr	r3, [r7, #0]
 802d9e0:	b2da      	uxtb	r2, r3
 802d9e2:	4908      	ldr	r1, [pc, #32]	; (802da04 <__NVIC_SetPriority+0x50>)
 802d9e4:	79fb      	ldrb	r3, [r7, #7]
 802d9e6:	f003 030f 	and.w	r3, r3, #15
 802d9ea:	3b04      	subs	r3, #4
 802d9ec:	0112      	lsls	r2, r2, #4
 802d9ee:	b2d2      	uxtb	r2, r2
 802d9f0:	440b      	add	r3, r1
 802d9f2:	761a      	strb	r2, [r3, #24]
}
 802d9f4:	bf00      	nop
 802d9f6:	370c      	adds	r7, #12
 802d9f8:	46bd      	mov	sp, r7
 802d9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d9fe:	4770      	bx	lr
 802da00:	e000e100 	.word	0xe000e100
 802da04:	e000ed00 	.word	0xe000ed00

0802da08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802da08:	b480      	push	{r7}
 802da0a:	b089      	sub	sp, #36	; 0x24
 802da0c:	af00      	add	r7, sp, #0
 802da0e:	60f8      	str	r0, [r7, #12]
 802da10:	60b9      	str	r1, [r7, #8]
 802da12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802da14:	68fb      	ldr	r3, [r7, #12]
 802da16:	f003 0307 	and.w	r3, r3, #7
 802da1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802da1c:	69fb      	ldr	r3, [r7, #28]
 802da1e:	f1c3 0307 	rsb	r3, r3, #7
 802da22:	2b04      	cmp	r3, #4
 802da24:	bf28      	it	cs
 802da26:	2304      	movcs	r3, #4
 802da28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802da2a:	69fb      	ldr	r3, [r7, #28]
 802da2c:	3304      	adds	r3, #4
 802da2e:	2b06      	cmp	r3, #6
 802da30:	d902      	bls.n	802da38 <NVIC_EncodePriority+0x30>
 802da32:	69fb      	ldr	r3, [r7, #28]
 802da34:	3b03      	subs	r3, #3
 802da36:	e000      	b.n	802da3a <NVIC_EncodePriority+0x32>
 802da38:	2300      	movs	r3, #0
 802da3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802da3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802da40:	69bb      	ldr	r3, [r7, #24]
 802da42:	fa02 f303 	lsl.w	r3, r2, r3
 802da46:	43da      	mvns	r2, r3
 802da48:	68bb      	ldr	r3, [r7, #8]
 802da4a:	401a      	ands	r2, r3
 802da4c:	697b      	ldr	r3, [r7, #20]
 802da4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802da50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 802da54:	697b      	ldr	r3, [r7, #20]
 802da56:	fa01 f303 	lsl.w	r3, r1, r3
 802da5a:	43d9      	mvns	r1, r3
 802da5c:	687b      	ldr	r3, [r7, #4]
 802da5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802da60:	4313      	orrs	r3, r2
         );
}
 802da62:	4618      	mov	r0, r3
 802da64:	3724      	adds	r7, #36	; 0x24
 802da66:	46bd      	mov	sp, r7
 802da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 802da6c:	4770      	bx	lr
	...

0802da70 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 802da70:	b480      	push	{r7}
 802da72:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 802da74:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 802da78:	4b05      	ldr	r3, [pc, #20]	; (802da90 <__NVIC_SystemReset+0x20>)
 802da7a:	68db      	ldr	r3, [r3, #12]
 802da7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 802da80:	4903      	ldr	r1, [pc, #12]	; (802da90 <__NVIC_SystemReset+0x20>)
 802da82:	4b04      	ldr	r3, [pc, #16]	; (802da94 <__NVIC_SystemReset+0x24>)
 802da84:	4313      	orrs	r3, r2
 802da86:	60cb      	str	r3, [r1, #12]
 802da88:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 802da8c:	bf00      	nop
 802da8e:	e7fd      	b.n	802da8c <__NVIC_SystemReset+0x1c>
 802da90:	e000ed00 	.word	0xe000ed00
 802da94:	05fa0004 	.word	0x05fa0004

0802da98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802da98:	b580      	push	{r7, lr}
 802da9a:	b082      	sub	sp, #8
 802da9c:	af00      	add	r7, sp, #0
 802da9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802daa0:	6878      	ldr	r0, [r7, #4]
 802daa2:	f7ff ff15 	bl	802d8d0 <__NVIC_SetPriorityGrouping>
}
 802daa6:	bf00      	nop
 802daa8:	3708      	adds	r7, #8
 802daaa:	46bd      	mov	sp, r7
 802daac:	bd80      	pop	{r7, pc}

0802daae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802daae:	b580      	push	{r7, lr}
 802dab0:	b086      	sub	sp, #24
 802dab2:	af00      	add	r7, sp, #0
 802dab4:	4603      	mov	r3, r0
 802dab6:	60b9      	str	r1, [r7, #8]
 802dab8:	607a      	str	r2, [r7, #4]
 802daba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 802dabc:	2300      	movs	r3, #0
 802dabe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 802dac0:	f7ff ff2a 	bl	802d918 <__NVIC_GetPriorityGrouping>
 802dac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802dac6:	687a      	ldr	r2, [r7, #4]
 802dac8:	68b9      	ldr	r1, [r7, #8]
 802daca:	6978      	ldr	r0, [r7, #20]
 802dacc:	f7ff ff9c 	bl	802da08 <NVIC_EncodePriority>
 802dad0:	4602      	mov	r2, r0
 802dad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802dad6:	4611      	mov	r1, r2
 802dad8:	4618      	mov	r0, r3
 802dada:	f7ff ff6b 	bl	802d9b4 <__NVIC_SetPriority>
}
 802dade:	bf00      	nop
 802dae0:	3718      	adds	r7, #24
 802dae2:	46bd      	mov	sp, r7
 802dae4:	bd80      	pop	{r7, pc}

0802dae6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802dae6:	b580      	push	{r7, lr}
 802dae8:	b082      	sub	sp, #8
 802daea:	af00      	add	r7, sp, #0
 802daec:	4603      	mov	r3, r0
 802daee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802daf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802daf4:	4618      	mov	r0, r3
 802daf6:	f7ff ff1d 	bl	802d934 <__NVIC_EnableIRQ>
}
 802dafa:	bf00      	nop
 802dafc:	3708      	adds	r7, #8
 802dafe:	46bd      	mov	sp, r7
 802db00:	bd80      	pop	{r7, pc}

0802db02 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802db02:	b580      	push	{r7, lr}
 802db04:	b082      	sub	sp, #8
 802db06:	af00      	add	r7, sp, #0
 802db08:	4603      	mov	r3, r0
 802db0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 802db0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802db10:	4618      	mov	r0, r3
 802db12:	f7ff ff2d 	bl	802d970 <__NVIC_DisableIRQ>
}
 802db16:	bf00      	nop
 802db18:	3708      	adds	r7, #8
 802db1a:	46bd      	mov	sp, r7
 802db1c:	bd80      	pop	{r7, pc}

0802db1e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 802db1e:	b580      	push	{r7, lr}
 802db20:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 802db22:	f7ff ffa5 	bl	802da70 <__NVIC_SystemReset>

0802db26 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 802db26:	b580      	push	{r7, lr}
 802db28:	b082      	sub	sp, #8
 802db2a:	af00      	add	r7, sp, #0
 802db2c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 802db2e:	687b      	ldr	r3, [r7, #4]
 802db30:	2b00      	cmp	r3, #0
 802db32:	d101      	bne.n	802db38 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 802db34:	2301      	movs	r3, #1
 802db36:	e00e      	b.n	802db56 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 802db38:	687b      	ldr	r3, [r7, #4]
 802db3a:	795b      	ldrb	r3, [r3, #5]
 802db3c:	b2db      	uxtb	r3, r3
 802db3e:	2b00      	cmp	r3, #0
 802db40:	d105      	bne.n	802db4e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 802db42:	687b      	ldr	r3, [r7, #4]
 802db44:	2200      	movs	r2, #0
 802db46:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 802db48:	6878      	ldr	r0, [r7, #4]
 802db4a:	f7fd fdc1 	bl	802b6d0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 802db4e:	687b      	ldr	r3, [r7, #4]
 802db50:	2201      	movs	r2, #1
 802db52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 802db54:	2300      	movs	r3, #0
}
 802db56:	4618      	mov	r0, r3
 802db58:	3708      	adds	r7, #8
 802db5a:	46bd      	mov	sp, r7
 802db5c:	bd80      	pop	{r7, pc}

0802db5e <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 802db5e:	b580      	push	{r7, lr}
 802db60:	b082      	sub	sp, #8
 802db62:	af00      	add	r7, sp, #0
 802db64:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 802db66:	687b      	ldr	r3, [r7, #4]
 802db68:	2b00      	cmp	r3, #0
 802db6a:	d101      	bne.n	802db70 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 802db6c:	2301      	movs	r3, #1
 802db6e:	e02a      	b.n	802dbc6 <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 802db70:	687b      	ldr	r3, [r7, #4]
 802db72:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802db76:	b2db      	uxtb	r3, r3
 802db78:	2b00      	cmp	r3, #0
 802db7a:	d106      	bne.n	802db8a <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 802db7c:	687b      	ldr	r3, [r7, #4]
 802db7e:	2200      	movs	r2, #0
 802db80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 802db84:	6878      	ldr	r0, [r7, #4]
 802db86:	f7fd fd31 	bl	802b5ec <HAL_CRYP_MspInit>
  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/

  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802db8a:	687b      	ldr	r3, [r7, #4]
 802db8c:	681b      	ldr	r3, [r3, #0]
 802db8e:	681b      	ldr	r3, [r3, #0]
 802db90:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802db94:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802db98:	687a      	ldr	r2, [r7, #4]
 802db9a:	6851      	ldr	r1, [r2, #4]
 802db9c:	687a      	ldr	r2, [r7, #4]
 802db9e:	6892      	ldr	r2, [r2, #8]
 802dba0:	4311      	orrs	r1, r2
 802dba2:	687a      	ldr	r2, [r7, #4]
 802dba4:	6952      	ldr	r2, [r2, #20]
 802dba6:	4311      	orrs	r1, r2
 802dba8:	687a      	ldr	r2, [r7, #4]
 802dbaa:	6812      	ldr	r2, [r2, #0]
 802dbac:	430b      	orrs	r3, r1
 802dbae:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dbb0:	687b      	ldr	r3, [r7, #4]
 802dbb2:	2200      	movs	r2, #0
 802dbb4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802dbb6:	687b      	ldr	r3, [r7, #4]
 802dbb8:	2201      	movs	r2, #1
 802dbba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 802dbbe:	687b      	ldr	r3, [r7, #4]
 802dbc0:	2201      	movs	r2, #1
 802dbc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 802dbc4:	2300      	movs	r3, #0
}
 802dbc6:	4618      	mov	r0, r3
 802dbc8:	3708      	adds	r7, #8
 802dbca:	46bd      	mov	sp, r7
 802dbcc:	bd80      	pop	{r7, pc}

0802dbce <HAL_CRYP_SetConfig>:
  * @param  pConf: pointer to a CRYP_ConfigTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802dbce:	b480      	push	{r7}
 802dbd0:	b083      	sub	sp, #12
 802dbd2:	af00      	add	r7, sp, #0
 802dbd4:	6078      	str	r0, [r7, #4]
 802dbd6:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802dbd8:	687b      	ldr	r3, [r7, #4]
 802dbda:	2b00      	cmp	r3, #0
 802dbdc:	d002      	beq.n	802dbe4 <HAL_CRYP_SetConfig+0x16>
 802dbde:	683b      	ldr	r3, [r7, #0]
 802dbe0:	2b00      	cmp	r3, #0
 802dbe2:	d101      	bne.n	802dbe8 <HAL_CRYP_SetConfig+0x1a>
  {
    return HAL_ERROR;
 802dbe4:	2301      	movs	r3, #1
 802dbe6:	e06e      	b.n	802dcc6 <HAL_CRYP_SetConfig+0xf8>
  /* Check parameters */
  assert_param(IS_CRYP_KEYSIZE(pConf->KeySize));
  assert_param(IS_CRYP_DATATYPE(pConf->DataType));
  assert_param(IS_CRYP_ALGORITHM(pConf->Algorithm));

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dbe8:	687b      	ldr	r3, [r7, #4]
 802dbea:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dbee:	b2db      	uxtb	r3, r3
 802dbf0:	2b01      	cmp	r3, #1
 802dbf2:	d15d      	bne.n	802dcb0 <HAL_CRYP_SetConfig+0xe2>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dbf4:	687b      	ldr	r3, [r7, #4]
 802dbf6:	2202      	movs	r2, #2
 802dbf8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dbfc:	687b      	ldr	r3, [r7, #4]
 802dbfe:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dc02:	2b01      	cmp	r3, #1
 802dc04:	d101      	bne.n	802dc0a <HAL_CRYP_SetConfig+0x3c>
 802dc06:	2302      	movs	r3, #2
 802dc08:	e05d      	b.n	802dcc6 <HAL_CRYP_SetConfig+0xf8>
 802dc0a:	687b      	ldr	r3, [r7, #4]
 802dc0c:	2201      	movs	r2, #1
 802dc0e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Set  CRYP parameters  */
    hcryp->Init.DataType   = pConf->DataType;
 802dc12:	683b      	ldr	r3, [r7, #0]
 802dc14:	681a      	ldr	r2, [r3, #0]
 802dc16:	687b      	ldr	r3, [r7, #4]
 802dc18:	605a      	str	r2, [r3, #4]
    hcryp->Init.pKey       = pConf->pKey;
 802dc1a:	683b      	ldr	r3, [r7, #0]
 802dc1c:	689a      	ldr	r2, [r3, #8]
 802dc1e:	687b      	ldr	r3, [r7, #4]
 802dc20:	60da      	str	r2, [r3, #12]
    hcryp->Init.Algorithm  = pConf->Algorithm;
 802dc22:	683b      	ldr	r3, [r7, #0]
 802dc24:	691a      	ldr	r2, [r3, #16]
 802dc26:	687b      	ldr	r3, [r7, #4]
 802dc28:	615a      	str	r2, [r3, #20]
    hcryp->Init.KeySize    = pConf->KeySize;
 802dc2a:	683b      	ldr	r3, [r7, #0]
 802dc2c:	685a      	ldr	r2, [r3, #4]
 802dc2e:	687b      	ldr	r3, [r7, #4]
 802dc30:	609a      	str	r2, [r3, #8]
    hcryp->Init.pInitVect  = pConf->pInitVect;
 802dc32:	683b      	ldr	r3, [r7, #0]
 802dc34:	68da      	ldr	r2, [r3, #12]
 802dc36:	687b      	ldr	r3, [r7, #4]
 802dc38:	611a      	str	r2, [r3, #16]
    hcryp->Init.Header     = pConf->Header;
 802dc3a:	683b      	ldr	r3, [r7, #0]
 802dc3c:	695a      	ldr	r2, [r3, #20]
 802dc3e:	687b      	ldr	r3, [r7, #4]
 802dc40:	619a      	str	r2, [r3, #24]
    hcryp->Init.HeaderSize = pConf->HeaderSize;
 802dc42:	683b      	ldr	r3, [r7, #0]
 802dc44:	699a      	ldr	r2, [r3, #24]
 802dc46:	687b      	ldr	r3, [r7, #4]
 802dc48:	61da      	str	r2, [r3, #28]
    hcryp->Init.B0         = pConf->B0;
 802dc4a:	683b      	ldr	r3, [r7, #0]
 802dc4c:	69da      	ldr	r2, [r3, #28]
 802dc4e:	687b      	ldr	r3, [r7, #4]
 802dc50:	621a      	str	r2, [r3, #32]
    hcryp->Init.DataWidthUnit = pConf->DataWidthUnit;
 802dc52:	683b      	ldr	r3, [r7, #0]
 802dc54:	6a1a      	ldr	r2, [r3, #32]
 802dc56:	687b      	ldr	r3, [r7, #4]
 802dc58:	625a      	str	r2, [r3, #36]	; 0x24

    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#else /*AES*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD,
 802dc5a:	687b      	ldr	r3, [r7, #4]
 802dc5c:	681b      	ldr	r3, [r3, #0]
 802dc5e:	681b      	ldr	r3, [r3, #0]
 802dc60:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 802dc64:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 802dc68:	687a      	ldr	r2, [r7, #4]
 802dc6a:	6851      	ldr	r1, [r2, #4]
 802dc6c:	687a      	ldr	r2, [r7, #4]
 802dc6e:	6892      	ldr	r2, [r2, #8]
 802dc70:	4311      	orrs	r1, r2
 802dc72:	687a      	ldr	r2, [r7, #4]
 802dc74:	6952      	ldr	r2, [r2, #20]
 802dc76:	4311      	orrs	r1, r2
 802dc78:	687a      	ldr	r2, [r7, #4]
 802dc7a:	6812      	ldr	r2, [r2, #0]
 802dc7c:	430b      	orrs	r3, r1
 802dc7e:	6013      	str	r3, [r2, #0]
               hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

    /*clear error flags*/
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR);
 802dc80:	687b      	ldr	r3, [r7, #4]
 802dc82:	681b      	ldr	r3, [r3, #0]
 802dc84:	681a      	ldr	r2, [r3, #0]
 802dc86:	687b      	ldr	r3, [r7, #4]
 802dc88:	681b      	ldr	r3, [r3, #0]
 802dc8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802dc8e:	601a      	str	r2, [r3, #0]

#endif  /* End AES or CRYP */

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dc90:	687b      	ldr	r3, [r7, #4]
 802dc92:	2200      	movs	r2, #0
 802dc94:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Reset Error Code field */
    hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 802dc98:	687b      	ldr	r3, [r7, #4]
 802dc9a:	2200      	movs	r2, #0
 802dc9c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dc9e:	687b      	ldr	r3, [r7, #4]
 802dca0:	2201      	movs	r2, #1
 802dca2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Set the default CRYP phase */
    hcryp->Phase = CRYP_PHASE_READY;
 802dca6:	687b      	ldr	r3, [r7, #4]
 802dca8:	2201      	movs	r2, #1
 802dcaa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return function status */
    return HAL_OK;
 802dcac:	2300      	movs	r3, #0
 802dcae:	e00a      	b.n	802dcc6 <HAL_CRYP_SetConfig+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dcb0:	687b      	ldr	r3, [r7, #4]
 802dcb2:	2200      	movs	r2, #0
 802dcb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dcb8:	687b      	ldr	r3, [r7, #4]
 802dcba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dcbc:	f043 0208 	orr.w	r2, r3, #8
 802dcc0:	687b      	ldr	r3, [r7, #4]
 802dcc2:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dcc4:	2301      	movs	r3, #1
  }
}
 802dcc6:	4618      	mov	r0, r3
 802dcc8:	370c      	adds	r7, #12
 802dcca:	46bd      	mov	sp, r7
 802dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dcd0:	4770      	bx	lr

0802dcd2 <HAL_CRYP_GetConfig>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
{
 802dcd2:	b480      	push	{r7}
 802dcd4:	b083      	sub	sp, #12
 802dcd6:	af00      	add	r7, sp, #0
 802dcd8:	6078      	str	r0, [r7, #4]
 802dcda:	6039      	str	r1, [r7, #0]
  /* Check the CRYP handle allocation */
  if ((hcryp == NULL) || (pConf == NULL))
 802dcdc:	687b      	ldr	r3, [r7, #4]
 802dcde:	2b00      	cmp	r3, #0
 802dce0:	d002      	beq.n	802dce8 <HAL_CRYP_GetConfig+0x16>
 802dce2:	683b      	ldr	r3, [r7, #0]
 802dce4:	2b00      	cmp	r3, #0
 802dce6:	d101      	bne.n	802dcec <HAL_CRYP_GetConfig+0x1a>
  {
    return HAL_ERROR;
 802dce8:	2301      	movs	r3, #1
 802dcea:	e04d      	b.n	802dd88 <HAL_CRYP_GetConfig+0xb6>
  }

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dcec:	687b      	ldr	r3, [r7, #4]
 802dcee:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802dcf2:	b2db      	uxtb	r3, r3
 802dcf4:	2b01      	cmp	r3, #1
 802dcf6:	d13c      	bne.n	802dd72 <HAL_CRYP_GetConfig+0xa0>
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802dcf8:	687b      	ldr	r3, [r7, #4]
 802dcfa:	2202      	movs	r2, #2
 802dcfc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dd00:	687b      	ldr	r3, [r7, #4]
 802dd02:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dd06:	2b01      	cmp	r3, #1
 802dd08:	d101      	bne.n	802dd0e <HAL_CRYP_GetConfig+0x3c>
 802dd0a:	2302      	movs	r3, #2
 802dd0c:	e03c      	b.n	802dd88 <HAL_CRYP_GetConfig+0xb6>
 802dd0e:	687b      	ldr	r3, [r7, #4]
 802dd10:	2201      	movs	r2, #1
 802dd12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Get  CRYP parameters  */
    pConf->DataType        = hcryp->Init.DataType;
 802dd16:	687b      	ldr	r3, [r7, #4]
 802dd18:	685a      	ldr	r2, [r3, #4]
 802dd1a:	683b      	ldr	r3, [r7, #0]
 802dd1c:	601a      	str	r2, [r3, #0]
    pConf->pKey            = hcryp->Init.pKey;
 802dd1e:	687b      	ldr	r3, [r7, #4]
 802dd20:	68da      	ldr	r2, [r3, #12]
 802dd22:	683b      	ldr	r3, [r7, #0]
 802dd24:	609a      	str	r2, [r3, #8]
    pConf->Algorithm       = hcryp->Init.Algorithm;
 802dd26:	687b      	ldr	r3, [r7, #4]
 802dd28:	695a      	ldr	r2, [r3, #20]
 802dd2a:	683b      	ldr	r3, [r7, #0]
 802dd2c:	611a      	str	r2, [r3, #16]
    pConf->KeySize         = hcryp->Init.KeySize ;
 802dd2e:	687b      	ldr	r3, [r7, #4]
 802dd30:	689a      	ldr	r2, [r3, #8]
 802dd32:	683b      	ldr	r3, [r7, #0]
 802dd34:	605a      	str	r2, [r3, #4]
    pConf->pInitVect       = hcryp->Init.pInitVect;
 802dd36:	687b      	ldr	r3, [r7, #4]
 802dd38:	691a      	ldr	r2, [r3, #16]
 802dd3a:	683b      	ldr	r3, [r7, #0]
 802dd3c:	60da      	str	r2, [r3, #12]
    pConf->Header          = hcryp->Init.Header ;
 802dd3e:	687b      	ldr	r3, [r7, #4]
 802dd40:	699a      	ldr	r2, [r3, #24]
 802dd42:	683b      	ldr	r3, [r7, #0]
 802dd44:	615a      	str	r2, [r3, #20]
    pConf->HeaderSize      = hcryp->Init.HeaderSize;
 802dd46:	687b      	ldr	r3, [r7, #4]
 802dd48:	69da      	ldr	r2, [r3, #28]
 802dd4a:	683b      	ldr	r3, [r7, #0]
 802dd4c:	619a      	str	r2, [r3, #24]
    pConf->B0              = hcryp->Init.B0;
 802dd4e:	687b      	ldr	r3, [r7, #4]
 802dd50:	6a1a      	ldr	r2, [r3, #32]
 802dd52:	683b      	ldr	r3, [r7, #0]
 802dd54:	61da      	str	r2, [r3, #28]
    pConf->DataWidthUnit    = hcryp->Init.DataWidthUnit;
 802dd56:	687b      	ldr	r3, [r7, #4]
 802dd58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802dd5a:	683b      	ldr	r3, [r7, #0]
 802dd5c:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dd5e:	687b      	ldr	r3, [r7, #4]
 802dd60:	2200      	movs	r2, #0
 802dd62:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 802dd66:	687b      	ldr	r3, [r7, #4]
 802dd68:	2201      	movs	r2, #1
 802dd6a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Return function status */
    return HAL_OK;
 802dd6e:	2300      	movs	r3, #0
 802dd70:	e00a      	b.n	802dd88 <HAL_CRYP_GetConfig+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hcryp);
 802dd72:	687b      	ldr	r3, [r7, #4]
 802dd74:	2200      	movs	r2, #0
 802dd76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dd7a:	687b      	ldr	r3, [r7, #4]
 802dd7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dd7e:	f043 0208 	orr.w	r2, r3, #8
 802dd82:	687b      	ldr	r3, [r7, #4]
 802dd84:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dd86:	2301      	movs	r3, #1
  }
}
 802dd88:	4618      	mov	r0, r3
 802dd8a:	370c      	adds	r7, #12
 802dd8c:	46bd      	mov	sp, r7
 802dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd92:	4770      	bx	lr

0802dd94 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802dd94:	b580      	push	{r7, lr}
 802dd96:	b086      	sub	sp, #24
 802dd98:	af00      	add	r7, sp, #0
 802dd9a:	60f8      	str	r0, [r7, #12]
 802dd9c:	60b9      	str	r1, [r7, #8]
 802dd9e:	603b      	str	r3, [r7, #0]
 802dda0:	4613      	mov	r3, r2
 802dda2:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802dda4:	68fb      	ldr	r3, [r7, #12]
 802dda6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802ddaa:	b2db      	uxtb	r3, r3
 802ddac:	2b01      	cmp	r3, #1
 802ddae:	d176      	bne.n	802de9e <HAL_CRYP_Encrypt+0x10a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802ddb0:	68fb      	ldr	r3, [r7, #12]
 802ddb2:	2202      	movs	r2, #2
 802ddb4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802ddb8:	68fb      	ldr	r3, [r7, #12]
 802ddba:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802ddbe:	2b01      	cmp	r3, #1
 802ddc0:	d101      	bne.n	802ddc6 <HAL_CRYP_Encrypt+0x32>
 802ddc2:	2302      	movs	r3, #2
 802ddc4:	e074      	b.n	802deb0 <HAL_CRYP_Encrypt+0x11c>
 802ddc6:	68fb      	ldr	r3, [r7, #12]
 802ddc8:	2201      	movs	r2, #1
 802ddca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 802ddce:	68fb      	ldr	r3, [r7, #12]
 802ddd0:	2200      	movs	r2, #0
 802ddd2:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802ddd4:	68fb      	ldr	r3, [r7, #12]
 802ddd6:	2200      	movs	r2, #0
 802ddd8:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802ddda:	68fb      	ldr	r3, [r7, #12]
 802dddc:	68ba      	ldr	r2, [r7, #8]
 802ddde:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802dde0:	68fb      	ldr	r3, [r7, #12]
 802dde2:	683a      	ldr	r2, [r7, #0]
 802dde4:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802dde6:	68fb      	ldr	r3, [r7, #12]
 802dde8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ddea:	2b00      	cmp	r3, #0
 802ddec:	d105      	bne.n	802ddfa <HAL_CRYP_Encrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802ddee:	88fb      	ldrh	r3, [r7, #6]
 802ddf0:	009b      	lsls	r3, r3, #2
 802ddf2:	b29a      	uxth	r2, r3
 802ddf4:	68fb      	ldr	r3, [r7, #12]
 802ddf6:	87da      	strh	r2, [r3, #62]	; 0x3e
 802ddf8:	e002      	b.n	802de00 <HAL_CRYP_Encrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802ddfa:	68fb      	ldr	r3, [r7, #12]
 802ddfc:	88fa      	ldrh	r2, [r7, #6]
 802ddfe:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set the operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802de00:	68fb      	ldr	r3, [r7, #12]
 802de02:	681b      	ldr	r3, [r3, #0]
 802de04:	681a      	ldr	r2, [r3, #0]
 802de06:	68fb      	ldr	r3, [r7, #12]
 802de08:	681b      	ldr	r3, [r3, #0]
 802de0a:	f022 0218 	bic.w	r2, r2, #24
 802de0e:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802de10:	68fb      	ldr	r3, [r7, #12]
 802de12:	681b      	ldr	r3, [r3, #0]
 802de14:	681a      	ldr	r2, [r3, #0]
 802de16:	4b28      	ldr	r3, [pc, #160]	; (802deb8 <HAL_CRYP_Encrypt+0x124>)
 802de18:	4013      	ands	r3, r2
 802de1a:	613b      	str	r3, [r7, #16]

    switch (algo)
 802de1c:	693b      	ldr	r3, [r7, #16]
 802de1e:	2b40      	cmp	r3, #64	; 0x40
 802de20:	d00c      	beq.n	802de3c <HAL_CRYP_Encrypt+0xa8>
 802de22:	2b40      	cmp	r3, #64	; 0x40
 802de24:	d804      	bhi.n	802de30 <HAL_CRYP_Encrypt+0x9c>
 802de26:	2b00      	cmp	r3, #0
 802de28:	d008      	beq.n	802de3c <HAL_CRYP_Encrypt+0xa8>
 802de2a:	2b20      	cmp	r3, #32
 802de2c:	d006      	beq.n	802de3c <HAL_CRYP_Encrypt+0xa8>
 802de2e:	e01a      	b.n	802de66 <HAL_CRYP_Encrypt+0xd2>
 802de30:	2b60      	cmp	r3, #96	; 0x60
 802de32:	d00a      	beq.n	802de4a <HAL_CRYP_Encrypt+0xb6>
 802de34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802de38:	d00e      	beq.n	802de58 <HAL_CRYP_Encrypt+0xc4>
 802de3a:	e014      	b.n	802de66 <HAL_CRYP_Encrypt+0xd2>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 802de3c:	6a39      	ldr	r1, [r7, #32]
 802de3e:	68f8      	ldr	r0, [r7, #12]
 802de40:	f000 f8dc 	bl	802dffc <CRYP_AES_Encrypt>
 802de44:	4603      	mov	r3, r0
 802de46:	75fb      	strb	r3, [r7, #23]
        break;
 802de48:	e01d      	b.n	802de86 <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM encryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802de4a:	6a39      	ldr	r1, [r7, #32]
 802de4c:	68f8      	ldr	r0, [r7, #12]
 802de4e:	f000 fb2b 	bl	802e4a8 <CRYP_AESGCM_Process>
 802de52:	4603      	mov	r3, r0
 802de54:	75fb      	strb	r3, [r7, #23]
        break;
 802de56:	e016      	b.n	802de86 <HAL_CRYP_Encrypt+0xf2>

      case CRYP_AES_CCM:

        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802de58:	6a39      	ldr	r1, [r7, #32]
 802de5a:	68f8      	ldr	r0, [r7, #12]
 802de5c:	f000 fc28 	bl	802e6b0 <CRYP_AESCCM_Process>
 802de60:	4603      	mov	r3, r0
 802de62:	75fb      	strb	r3, [r7, #23]
        break;
 802de64:	e00f      	b.n	802de86 <HAL_CRYP_Encrypt+0xf2>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802de66:	68fb      	ldr	r3, [r7, #12]
 802de68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802de6a:	f043 0220 	orr.w	r2, r3, #32
 802de6e:	68fb      	ldr	r3, [r7, #12]
 802de70:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802de72:	68fb      	ldr	r3, [r7, #12]
 802de74:	2201      	movs	r2, #1
 802de76:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802de7a:	68fb      	ldr	r3, [r7, #12]
 802de7c:	2200      	movs	r2, #0
 802de7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802de82:	2301      	movs	r3, #1
 802de84:	e014      	b.n	802deb0 <HAL_CRYP_Encrypt+0x11c>
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 802de86:	7dfb      	ldrb	r3, [r7, #23]
 802de88:	2b00      	cmp	r3, #0
 802de8a:	d110      	bne.n	802deae <HAL_CRYP_Encrypt+0x11a>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802de8c:	68fb      	ldr	r3, [r7, #12]
 802de8e:	2201      	movs	r2, #1
 802de90:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802de94:	68fb      	ldr	r3, [r7, #12]
 802de96:	2200      	movs	r2, #0
 802de98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802de9c:	e007      	b.n	802deae <HAL_CRYP_Encrypt+0x11a>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802de9e:	68fb      	ldr	r3, [r7, #12]
 802dea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dea2:	f043 0208 	orr.w	r2, r3, #8
 802dea6:	68fb      	ldr	r3, [r7, #12]
 802dea8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802deaa:	2301      	movs	r3, #1
 802deac:	e000      	b.n	802deb0 <HAL_CRYP_Encrypt+0x11c>
  }

  /* Return function status */
  return HAL_OK;
 802deae:	2300      	movs	r3, #0
}
 802deb0:	4618      	mov	r0, r3
 802deb2:	3718      	adds	r7, #24
 802deb4:	46bd      	mov	sp, r7
 802deb6:	bd80      	pop	{r7, pc}
 802deb8:	00010060 	.word	0x00010060

0802debc <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 802debc:	b580      	push	{r7, lr}
 802debe:	b086      	sub	sp, #24
 802dec0:	af00      	add	r7, sp, #0
 802dec2:	60f8      	str	r0, [r7, #12]
 802dec4:	60b9      	str	r1, [r7, #8]
 802dec6:	603b      	str	r3, [r7, #0]
 802dec8:	4613      	mov	r3, r2
 802deca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 802decc:	68fb      	ldr	r3, [r7, #12]
 802dece:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802ded2:	b2db      	uxtb	r3, r3
 802ded4:	2b01      	cmp	r3, #1
 802ded6:	d178      	bne.n	802dfca <HAL_CRYP_Decrypt+0x10e>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 802ded8:	68fb      	ldr	r3, [r7, #12]
 802deda:	2202      	movs	r2, #2
 802dedc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 802dee0:	68fb      	ldr	r3, [r7, #12]
 802dee2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802dee6:	2b01      	cmp	r3, #1
 802dee8:	d101      	bne.n	802deee <HAL_CRYP_Decrypt+0x32>
 802deea:	2302      	movs	r3, #2
 802deec:	e076      	b.n	802dfdc <HAL_CRYP_Decrypt+0x120>
 802deee:	68fb      	ldr	r3, [r7, #12]
 802def0:	2201      	movs	r2, #1
 802def2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 802def6:	68fb      	ldr	r3, [r7, #12]
 802def8:	2200      	movs	r2, #0
 802defa:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 802defc:	68fb      	ldr	r3, [r7, #12]
 802defe:	2200      	movs	r2, #0
 802df00:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 802df02:	68fb      	ldr	r3, [r7, #12]
 802df04:	68ba      	ldr	r2, [r7, #8]
 802df06:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 802df08:	68fb      	ldr	r3, [r7, #12]
 802df0a:	683a      	ldr	r2, [r7, #0]
 802df0c:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 802df0e:	68fb      	ldr	r3, [r7, #12]
 802df10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802df12:	2b00      	cmp	r3, #0
 802df14:	d105      	bne.n	802df22 <HAL_CRYP_Decrypt+0x66>
    {
      hcryp->Size = Size * 4U;
 802df16:	88fb      	ldrh	r3, [r7, #6]
 802df18:	009b      	lsls	r3, r3, #2
 802df1a:	b29a      	uxth	r2, r3
 802df1c:	68fb      	ldr	r3, [r7, #12]
 802df1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 802df20:	e002      	b.n	802df28 <HAL_CRYP_Decrypt+0x6c>
    }
    else
    {
      hcryp->Size = Size;
 802df22:	68fb      	ldr	r3, [r7, #12]
 802df24:	88fa      	ldrh	r2, [r7, #6]
 802df26:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#else /*AES*/

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802df28:	68fb      	ldr	r3, [r7, #12]
 802df2a:	681b      	ldr	r3, [r3, #0]
 802df2c:	681b      	ldr	r3, [r3, #0]
 802df2e:	f023 0218 	bic.w	r2, r3, #24
 802df32:	68fb      	ldr	r3, [r7, #12]
 802df34:	681b      	ldr	r3, [r3, #0]
 802df36:	f042 0210 	orr.w	r2, r2, #16
 802df3a:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 802df3c:	68fb      	ldr	r3, [r7, #12]
 802df3e:	681b      	ldr	r3, [r3, #0]
 802df40:	681a      	ldr	r2, [r3, #0]
 802df42:	4b28      	ldr	r3, [pc, #160]	; (802dfe4 <HAL_CRYP_Decrypt+0x128>)
 802df44:	4013      	ands	r3, r2
 802df46:	613b      	str	r3, [r7, #16]

    switch (algo)
 802df48:	693b      	ldr	r3, [r7, #16]
 802df4a:	2b40      	cmp	r3, #64	; 0x40
 802df4c:	d00c      	beq.n	802df68 <HAL_CRYP_Decrypt+0xac>
 802df4e:	2b40      	cmp	r3, #64	; 0x40
 802df50:	d804      	bhi.n	802df5c <HAL_CRYP_Decrypt+0xa0>
 802df52:	2b00      	cmp	r3, #0
 802df54:	d008      	beq.n	802df68 <HAL_CRYP_Decrypt+0xac>
 802df56:	2b20      	cmp	r3, #32
 802df58:	d006      	beq.n	802df68 <HAL_CRYP_Decrypt+0xac>
 802df5a:	e01a      	b.n	802df92 <HAL_CRYP_Decrypt+0xd6>
 802df5c:	2b60      	cmp	r3, #96	; 0x60
 802df5e:	d00a      	beq.n	802df76 <HAL_CRYP_Decrypt+0xba>
 802df60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802df64:	d00e      	beq.n	802df84 <HAL_CRYP_Decrypt+0xc8>
 802df66:	e014      	b.n	802df92 <HAL_CRYP_Decrypt+0xd6>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 802df68:	6a39      	ldr	r1, [r7, #32]
 802df6a:	68f8      	ldr	r0, [r7, #12]
 802df6c:	f000 f8b7 	bl	802e0de <CRYP_AES_Decrypt>
 802df70:	4603      	mov	r3, r0
 802df72:	75fb      	strb	r3, [r7, #23]
        break;
 802df74:	e01d      	b.n	802dfb2 <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM decryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 802df76:	6a39      	ldr	r1, [r7, #32]
 802df78:	68f8      	ldr	r0, [r7, #12]
 802df7a:	f000 fa95 	bl	802e4a8 <CRYP_AESGCM_Process>
 802df7e:	4603      	mov	r3, r0
 802df80:	75fb      	strb	r3, [r7, #23]
        break;
 802df82:	e016      	b.n	802dfb2 <HAL_CRYP_Decrypt+0xf6>

      case CRYP_AES_CCM:

        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 802df84:	6a39      	ldr	r1, [r7, #32]
 802df86:	68f8      	ldr	r0, [r7, #12]
 802df88:	f000 fb92 	bl	802e6b0 <CRYP_AESCCM_Process>
 802df8c:	4603      	mov	r3, r0
 802df8e:	75fb      	strb	r3, [r7, #23]
        break;
 802df90:	e00f      	b.n	802dfb2 <HAL_CRYP_Decrypt+0xf6>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 802df92:	68fb      	ldr	r3, [r7, #12]
 802df94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802df96:	f043 0220 	orr.w	r2, r3, #32
 802df9a:	68fb      	ldr	r3, [r7, #12]
 802df9c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 802df9e:	68fb      	ldr	r3, [r7, #12]
 802dfa0:	2201      	movs	r2, #1
 802dfa2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802dfa6:	68fb      	ldr	r3, [r7, #12]
 802dfa8:	2200      	movs	r2, #0
 802dfaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802dfae:	2301      	movs	r3, #1
 802dfb0:	e014      	b.n	802dfdc <HAL_CRYP_Decrypt+0x120>
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 802dfb2:	7dfb      	ldrb	r3, [r7, #23]
 802dfb4:	2b00      	cmp	r3, #0
 802dfb6:	d110      	bne.n	802dfda <HAL_CRYP_Decrypt+0x11e>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 802dfb8:	68fb      	ldr	r3, [r7, #12]
 802dfba:	2201      	movs	r2, #1
 802dfbc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 802dfc0:	68fb      	ldr	r3, [r7, #12]
 802dfc2:	2200      	movs	r2, #0
 802dfc4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 802dfc8:	e007      	b.n	802dfda <HAL_CRYP_Decrypt+0x11e>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 802dfca:	68fb      	ldr	r3, [r7, #12]
 802dfcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802dfce:	f043 0208 	orr.w	r2, r3, #8
 802dfd2:	68fb      	ldr	r3, [r7, #12]
 802dfd4:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 802dfd6:	2301      	movs	r3, #1
 802dfd8:	e000      	b.n	802dfdc <HAL_CRYP_Decrypt+0x120>
  }

  /* Return function status */
  return HAL_OK;
 802dfda:	2300      	movs	r3, #0
}
 802dfdc:	4618      	mov	r0, r3
 802dfde:	3718      	adds	r7, #24
 802dfe0:	46bd      	mov	sp, r7
 802dfe2:	bd80      	pop	{r7, pc}
 802dfe4:	00010060 	.word	0x00010060

0802dfe8 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 802dfe8:	b480      	push	{r7}
 802dfea:	b083      	sub	sp, #12
 802dfec:	af00      	add	r7, sp, #0
 802dfee:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 802dff0:	bf00      	nop
 802dff2:	370c      	adds	r7, #12
 802dff4:	46bd      	mov	sp, r7
 802dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dffa:	4770      	bx	lr

0802dffc <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802dffc:	b580      	push	{r7, lr}
 802dffe:	b084      	sub	sp, #16
 802e000:	af00      	add	r7, sp, #0
 802e002:	6078      	str	r0, [r7, #4]
 802e004:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e006:	2301      	movs	r3, #1
 802e008:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e00a:	687b      	ldr	r3, [r7, #4]
 802e00c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e00e:	2b01      	cmp	r3, #1
 802e010:	d109      	bne.n	802e026 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e012:	687b      	ldr	r3, [r7, #4]
 802e014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e016:	2b01      	cmp	r3, #1
 802e018:	d102      	bne.n	802e020 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e01a:	2300      	movs	r3, #0
 802e01c:	60bb      	str	r3, [r7, #8]
 802e01e:	e002      	b.n	802e026 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e020:	687b      	ldr	r3, [r7, #4]
 802e022:	2201      	movs	r2, #1
 802e024:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802e026:	68bb      	ldr	r3, [r7, #8]
 802e028:	2b01      	cmp	r3, #1
 802e02a:	d121      	bne.n	802e070 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e02c:	687b      	ldr	r3, [r7, #4]
 802e02e:	689b      	ldr	r3, [r3, #8]
 802e030:	4619      	mov	r1, r3
 802e032:	6878      	ldr	r0, [r7, #4]
 802e034:	f000 f9dc 	bl	802e3f0 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802e038:	687b      	ldr	r3, [r7, #4]
 802e03a:	695b      	ldr	r3, [r3, #20]
 802e03c:	2b00      	cmp	r3, #0
 802e03e:	d017      	beq.n	802e070 <CRYP_AES_Encrypt+0x74>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e040:	687b      	ldr	r3, [r7, #4]
 802e042:	691a      	ldr	r2, [r3, #16]
 802e044:	687b      	ldr	r3, [r7, #4]
 802e046:	681b      	ldr	r3, [r3, #0]
 802e048:	6812      	ldr	r2, [r2, #0]
 802e04a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e04c:	687b      	ldr	r3, [r7, #4]
 802e04e:	691a      	ldr	r2, [r3, #16]
 802e050:	687b      	ldr	r3, [r7, #4]
 802e052:	681b      	ldr	r3, [r3, #0]
 802e054:	6852      	ldr	r2, [r2, #4]
 802e056:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e058:	687b      	ldr	r3, [r7, #4]
 802e05a:	691a      	ldr	r2, [r3, #16]
 802e05c:	687b      	ldr	r3, [r7, #4]
 802e05e:	681b      	ldr	r3, [r3, #0]
 802e060:	6892      	ldr	r2, [r2, #8]
 802e062:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e064:	687b      	ldr	r3, [r7, #4]
 802e066:	691a      	ldr	r2, [r3, #16]
 802e068:	687b      	ldr	r3, [r7, #4]
 802e06a:	681b      	ldr	r3, [r3, #0]
 802e06c:	68d2      	ldr	r2, [r2, #12]
 802e06e:	621a      	str	r2, [r3, #32]
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802e070:	687b      	ldr	r3, [r7, #4]
 802e072:	2202      	movs	r2, #2
 802e074:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802e076:	687b      	ldr	r3, [r7, #4]
 802e078:	681b      	ldr	r3, [r3, #0]
 802e07a:	681a      	ldr	r2, [r3, #0]
 802e07c:	687b      	ldr	r3, [r7, #4]
 802e07e:	681b      	ldr	r3, [r3, #0]
 802e080:	f042 0201 	orr.w	r2, r2, #1
 802e084:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e086:	687b      	ldr	r3, [r7, #4]
 802e088:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e08a:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e08c:	e006      	b.n	802e09c <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e08e:	6839      	ldr	r1, [r7, #0]
 802e090:	6878      	ldr	r0, [r7, #4]
 802e092:	f000 f8f8 	bl	802e286 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e096:	687b      	ldr	r3, [r7, #4]
 802e098:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e09a:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e09c:	687b      	ldr	r3, [r7, #4]
 802e09e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e0a0:	b29a      	uxth	r2, r3
 802e0a2:	687b      	ldr	r3, [r7, #4]
 802e0a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e0a6:	089b      	lsrs	r3, r3, #2
 802e0a8:	b29b      	uxth	r3, r3
 802e0aa:	429a      	cmp	r2, r3
 802e0ac:	d206      	bcs.n	802e0bc <CRYP_AES_Encrypt+0xc0>
 802e0ae:	687b      	ldr	r3, [r7, #4]
 802e0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e0b2:	089b      	lsrs	r3, r3, #2
 802e0b4:	b29b      	uxth	r3, r3
 802e0b6:	89fa      	ldrh	r2, [r7, #14]
 802e0b8:	429a      	cmp	r2, r3
 802e0ba:	d3e8      	bcc.n	802e08e <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802e0bc:	687b      	ldr	r3, [r7, #4]
 802e0be:	681b      	ldr	r3, [r3, #0]
 802e0c0:	681a      	ldr	r2, [r3, #0]
 802e0c2:	687b      	ldr	r3, [r7, #4]
 802e0c4:	681b      	ldr	r3, [r3, #0]
 802e0c6:	f022 0201 	bic.w	r2, r2, #1
 802e0ca:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802e0cc:	687b      	ldr	r3, [r7, #4]
 802e0ce:	2201      	movs	r2, #1
 802e0d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802e0d4:	2300      	movs	r3, #0
}
 802e0d6:	4618      	mov	r0, r3
 802e0d8:	3710      	adds	r7, #16
 802e0da:	46bd      	mov	sp, r7
 802e0dc:	bd80      	pop	{r7, pc}

0802e0de <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e0de:	b580      	push	{r7, lr}
 802e0e0:	b084      	sub	sp, #16
 802e0e2:	af00      	add	r7, sp, #0
 802e0e4:	6078      	str	r0, [r7, #4]
 802e0e6:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e0e8:	2301      	movs	r3, #1
 802e0ea:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e0ec:	687b      	ldr	r3, [r7, #4]
 802e0ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e0f0:	2b01      	cmp	r3, #1
 802e0f2:	d109      	bne.n	802e108 <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e0f4:	687b      	ldr	r3, [r7, #4]
 802e0f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e0f8:	2b01      	cmp	r3, #1
 802e0fa:	d102      	bne.n	802e102 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e0fc:	2300      	movs	r3, #0
 802e0fe:	60bb      	str	r3, [r7, #8]
 802e100:	e002      	b.n	802e108 <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e102:	687b      	ldr	r3, [r7, #4]
 802e104:	2201      	movs	r2, #1
 802e106:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 802e108:	68bb      	ldr	r3, [r7, #8]
 802e10a:	2b01      	cmp	r3, #1
 802e10c:	f040 8084 	bne.w	802e218 <CRYP_AES_Decrypt+0x13a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 802e110:	687b      	ldr	r3, [r7, #4]
 802e112:	695b      	ldr	r3, [r3, #20]
 802e114:	2b40      	cmp	r3, #64	; 0x40
 802e116:	d05d      	beq.n	802e1d4 <CRYP_AES_Decrypt+0xf6>
    {
#if defined (AES)
      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 802e118:	687b      	ldr	r3, [r7, #4]
 802e11a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 802e11e:	2b00      	cmp	r3, #0
 802e120:	d149      	bne.n	802e1b6 <CRYP_AES_Decrypt+0xd8>
      {
        /* Set key preparation for decryption operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 802e122:	687b      	ldr	r3, [r7, #4]
 802e124:	681b      	ldr	r3, [r3, #0]
 802e126:	681b      	ldr	r3, [r3, #0]
 802e128:	f023 0218 	bic.w	r2, r3, #24
 802e12c:	687b      	ldr	r3, [r7, #4]
 802e12e:	681b      	ldr	r3, [r3, #0]
 802e130:	f042 0208 	orr.w	r2, r2, #8
 802e134:	601a      	str	r2, [r3, #0]

        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e136:	687b      	ldr	r3, [r7, #4]
 802e138:	689b      	ldr	r3, [r3, #8]
 802e13a:	4619      	mov	r1, r3
 802e13c:	6878      	ldr	r0, [r7, #4]
 802e13e:	f000 f957 	bl	802e3f0 <CRYP_SetKey>

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 802e142:	687b      	ldr	r3, [r7, #4]
 802e144:	681b      	ldr	r3, [r3, #0]
 802e146:	681a      	ldr	r2, [r3, #0]
 802e148:	687b      	ldr	r3, [r7, #4]
 802e14a:	681b      	ldr	r3, [r3, #0]
 802e14c:	f042 0201 	orr.w	r2, r2, #1
 802e150:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e152:	6839      	ldr	r1, [r7, #0]
 802e154:	6878      	ldr	r0, [r7, #4]
 802e156:	f001 f9af 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e15a:	4603      	mov	r3, r0
 802e15c:	2b00      	cmp	r3, #0
 802e15e:	d017      	beq.n	802e190 <CRYP_AES_Decrypt+0xb2>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802e160:	687b      	ldr	r3, [r7, #4]
 802e162:	681b      	ldr	r3, [r3, #0]
 802e164:	681a      	ldr	r2, [r3, #0]
 802e166:	687b      	ldr	r3, [r7, #4]
 802e168:	681b      	ldr	r3, [r3, #0]
 802e16a:	f022 0201 	bic.w	r2, r2, #1
 802e16e:	601a      	str	r2, [r3, #0]

          /* Change state & error code*/
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e170:	687b      	ldr	r3, [r7, #4]
 802e172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e174:	f043 0210 	orr.w	r2, r3, #16
 802e178:	687b      	ldr	r3, [r7, #4]
 802e17a:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802e17c:	687b      	ldr	r3, [r7, #4]
 802e17e:	2201      	movs	r2, #1
 802e180:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802e184:	687b      	ldr	r3, [r7, #4]
 802e186:	2200      	movs	r2, #0
 802e188:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802e18c:	2301      	movs	r3, #1
 802e18e:	e076      	b.n	802e27e <CRYP_AES_Decrypt+0x1a0>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e190:	687b      	ldr	r3, [r7, #4]
 802e192:	681b      	ldr	r3, [r3, #0]
 802e194:	681a      	ldr	r2, [r3, #0]
 802e196:	687b      	ldr	r3, [r7, #4]
 802e198:	681b      	ldr	r3, [r3, #0]
 802e19a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e19e:	601a      	str	r2, [r3, #0]

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 802e1a0:	687b      	ldr	r3, [r7, #4]
 802e1a2:	681b      	ldr	r3, [r3, #0]
 802e1a4:	681b      	ldr	r3, [r3, #0]
 802e1a6:	f023 0218 	bic.w	r2, r3, #24
 802e1aa:	687b      	ldr	r3, [r7, #4]
 802e1ac:	681b      	ldr	r3, [r3, #0]
 802e1ae:	f042 0210 	orr.w	r2, r2, #16
 802e1b2:	601a      	str	r2, [r3, #0]
 802e1b4:	e014      	b.n	802e1e0 <CRYP_AES_Decrypt+0x102>
      }
      else /*Mode 4 : decryption & Key preparation*/
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e1b6:	687b      	ldr	r3, [r7, #4]
 802e1b8:	689b      	ldr	r3, [r3, #8]
 802e1ba:	4619      	mov	r1, r3
 802e1bc:	6878      	ldr	r0, [r7, #4]
 802e1be:	f000 f917 	bl	802e3f0 <CRYP_SetKey>

        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 802e1c2:	687b      	ldr	r3, [r7, #4]
 802e1c4:	681b      	ldr	r3, [r3, #0]
 802e1c6:	681a      	ldr	r2, [r3, #0]
 802e1c8:	687b      	ldr	r3, [r7, #4]
 802e1ca:	681b      	ldr	r3, [r3, #0]
 802e1cc:	f042 0218 	orr.w	r2, r2, #24
 802e1d0:	601a      	str	r2, [r3, #0]
 802e1d2:	e005      	b.n	802e1e0 <CRYP_AES_Decrypt+0x102>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e1d4:	687b      	ldr	r3, [r7, #4]
 802e1d6:	689b      	ldr	r3, [r3, #8]
 802e1d8:	4619      	mov	r1, r3
 802e1da:	6878      	ldr	r0, [r7, #4]
 802e1dc:	f000 f908 	bl	802e3f0 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 802e1e0:	687b      	ldr	r3, [r7, #4]
 802e1e2:	695b      	ldr	r3, [r3, #20]
 802e1e4:	2b00      	cmp	r3, #0
 802e1e6:	d017      	beq.n	802e218 <CRYP_AES_Decrypt+0x13a>
    {
      /* Set the Initialization Vector*/
#if defined (AES)
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e1e8:	687b      	ldr	r3, [r7, #4]
 802e1ea:	691a      	ldr	r2, [r3, #16]
 802e1ec:	687b      	ldr	r3, [r7, #4]
 802e1ee:	681b      	ldr	r3, [r3, #0]
 802e1f0:	6812      	ldr	r2, [r2, #0]
 802e1f2:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e1f4:	687b      	ldr	r3, [r7, #4]
 802e1f6:	691a      	ldr	r2, [r3, #16]
 802e1f8:	687b      	ldr	r3, [r7, #4]
 802e1fa:	681b      	ldr	r3, [r3, #0]
 802e1fc:	6852      	ldr	r2, [r2, #4]
 802e1fe:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e200:	687b      	ldr	r3, [r7, #4]
 802e202:	691a      	ldr	r2, [r3, #16]
 802e204:	687b      	ldr	r3, [r7, #4]
 802e206:	681b      	ldr	r3, [r3, #0]
 802e208:	6892      	ldr	r2, [r2, #8]
 802e20a:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e20c:	687b      	ldr	r3, [r7, #4]
 802e20e:	691a      	ldr	r2, [r3, #16]
 802e210:	687b      	ldr	r3, [r7, #4]
 802e212:	681b      	ldr	r3, [r3, #0]
 802e214:	68d2      	ldr	r2, [r2, #12]
 802e216:	621a      	str	r2, [r3, #32]
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 802e218:	687b      	ldr	r3, [r7, #4]
 802e21a:	2202      	movs	r2, #2
 802e21c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 802e21e:	687b      	ldr	r3, [r7, #4]
 802e220:	681b      	ldr	r3, [r3, #0]
 802e222:	681a      	ldr	r2, [r3, #0]
 802e224:	687b      	ldr	r3, [r7, #4]
 802e226:	681b      	ldr	r3, [r3, #0]
 802e228:	f042 0201 	orr.w	r2, r2, #1
 802e22c:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e22e:	687b      	ldr	r3, [r7, #4]
 802e230:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e232:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e234:	e006      	b.n	802e244 <CRYP_AES_Decrypt+0x166>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e236:	6839      	ldr	r1, [r7, #0]
 802e238:	6878      	ldr	r0, [r7, #4]
 802e23a:	f000 f824 	bl	802e286 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e23e:	687b      	ldr	r3, [r7, #4]
 802e240:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e242:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 802e244:	687b      	ldr	r3, [r7, #4]
 802e246:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e248:	b29a      	uxth	r2, r3
 802e24a:	687b      	ldr	r3, [r7, #4]
 802e24c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e24e:	089b      	lsrs	r3, r3, #2
 802e250:	b29b      	uxth	r3, r3
 802e252:	429a      	cmp	r2, r3
 802e254:	d206      	bcs.n	802e264 <CRYP_AES_Decrypt+0x186>
 802e256:	687b      	ldr	r3, [r7, #4]
 802e258:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e25a:	089b      	lsrs	r3, r3, #2
 802e25c:	b29b      	uxth	r3, r3
 802e25e:	89fa      	ldrh	r2, [r7, #14]
 802e260:	429a      	cmp	r2, r3
 802e262:	d3e8      	bcc.n	802e236 <CRYP_AES_Decrypt+0x158>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 802e264:	687b      	ldr	r3, [r7, #4]
 802e266:	681b      	ldr	r3, [r3, #0]
 802e268:	681a      	ldr	r2, [r3, #0]
 802e26a:	687b      	ldr	r3, [r7, #4]
 802e26c:	681b      	ldr	r3, [r3, #0]
 802e26e:	f022 0201 	bic.w	r2, r2, #1
 802e272:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 802e274:	687b      	ldr	r3, [r7, #4]
 802e276:	2201      	movs	r2, #1
 802e278:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 802e27c:	2300      	movs	r3, #0
}
 802e27e:	4618      	mov	r0, r3
 802e280:	3710      	adds	r7, #16
 802e282:	46bd      	mov	sp, r7
 802e284:	bd80      	pop	{r7, pc}

0802e286 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e286:	b580      	push	{r7, lr}
 802e288:	b088      	sub	sp, #32
 802e28a:	af00      	add	r7, sp, #0
 802e28c:	6078      	str	r0, [r7, #4]
 802e28e:	6039      	str	r1, [r7, #0]
  }

#else /* AES */

  /* Write the input block in the IN FIFO */
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e290:	687b      	ldr	r3, [r7, #4]
 802e292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e294:	687b      	ldr	r3, [r7, #4]
 802e296:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e298:	b29b      	uxth	r3, r3
 802e29a:	009b      	lsls	r3, r3, #2
 802e29c:	441a      	add	r2, r3
 802e29e:	687b      	ldr	r3, [r7, #4]
 802e2a0:	681b      	ldr	r3, [r3, #0]
 802e2a2:	6812      	ldr	r2, [r2, #0]
 802e2a4:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e2a6:	687b      	ldr	r3, [r7, #4]
 802e2a8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e2aa:	b29b      	uxth	r3, r3
 802e2ac:	3301      	adds	r3, #1
 802e2ae:	b29a      	uxth	r2, r3
 802e2b0:	687b      	ldr	r3, [r7, #4]
 802e2b2:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e2b4:	687b      	ldr	r3, [r7, #4]
 802e2b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e2b8:	687b      	ldr	r3, [r7, #4]
 802e2ba:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e2bc:	b29b      	uxth	r3, r3
 802e2be:	009b      	lsls	r3, r3, #2
 802e2c0:	441a      	add	r2, r3
 802e2c2:	687b      	ldr	r3, [r7, #4]
 802e2c4:	681b      	ldr	r3, [r3, #0]
 802e2c6:	6812      	ldr	r2, [r2, #0]
 802e2c8:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e2ca:	687b      	ldr	r3, [r7, #4]
 802e2cc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e2ce:	b29b      	uxth	r3, r3
 802e2d0:	3301      	adds	r3, #1
 802e2d2:	b29a      	uxth	r2, r3
 802e2d4:	687b      	ldr	r3, [r7, #4]
 802e2d6:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e2d8:	687b      	ldr	r3, [r7, #4]
 802e2da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e2dc:	687b      	ldr	r3, [r7, #4]
 802e2de:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e2e0:	b29b      	uxth	r3, r3
 802e2e2:	009b      	lsls	r3, r3, #2
 802e2e4:	441a      	add	r2, r3
 802e2e6:	687b      	ldr	r3, [r7, #4]
 802e2e8:	681b      	ldr	r3, [r3, #0]
 802e2ea:	6812      	ldr	r2, [r2, #0]
 802e2ec:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e2ee:	687b      	ldr	r3, [r7, #4]
 802e2f0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e2f2:	b29b      	uxth	r3, r3
 802e2f4:	3301      	adds	r3, #1
 802e2f6:	b29a      	uxth	r2, r3
 802e2f8:	687b      	ldr	r3, [r7, #4]
 802e2fa:	875a      	strh	r2, [r3, #58]	; 0x3a
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802e2fc:	687b      	ldr	r3, [r7, #4]
 802e2fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802e300:	687b      	ldr	r3, [r7, #4]
 802e302:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e304:	b29b      	uxth	r3, r3
 802e306:	009b      	lsls	r3, r3, #2
 802e308:	441a      	add	r2, r3
 802e30a:	687b      	ldr	r3, [r7, #4]
 802e30c:	681b      	ldr	r3, [r3, #0]
 802e30e:	6812      	ldr	r2, [r2, #0]
 802e310:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 802e312:	687b      	ldr	r3, [r7, #4]
 802e314:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e316:	b29b      	uxth	r3, r3
 802e318:	3301      	adds	r3, #1
 802e31a:	b29a      	uxth	r2, r3
 802e31c:	687b      	ldr	r3, [r7, #4]
 802e31e:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e320:	6839      	ldr	r1, [r7, #0]
 802e322:	6878      	ldr	r0, [r7, #4]
 802e324:	f001 f8c8 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e328:	4603      	mov	r3, r0
 802e32a:	2b00      	cmp	r3, #0
 802e32c:	d018      	beq.n	802e360 <CRYP_AES_ProcessData+0xda>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 802e32e:	687b      	ldr	r3, [r7, #4]
 802e330:	681b      	ldr	r3, [r3, #0]
 802e332:	681a      	ldr	r2, [r3, #0]
 802e334:	687b      	ldr	r3, [r7, #4]
 802e336:	681b      	ldr	r3, [r3, #0]
 802e338:	f022 0201 	bic.w	r2, r2, #1
 802e33c:	601a      	str	r2, [r3, #0]

    /* Change state */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e33e:	687b      	ldr	r3, [r7, #4]
 802e340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e342:	f043 0210 	orr.w	r2, r3, #16
 802e346:	687b      	ldr	r3, [r7, #4]
 802e348:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 802e34a:	687b      	ldr	r3, [r7, #4]
 802e34c:	2201      	movs	r2, #1
 802e34e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 802e352:	687b      	ldr	r3, [r7, #4]
 802e354:	2200      	movs	r2, #0
 802e356:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802e35a:	6878      	ldr	r0, [r7, #4]
 802e35c:	f7ff fe44 	bl	802dfe8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e360:	687b      	ldr	r3, [r7, #4]
 802e362:	681b      	ldr	r3, [r3, #0]
 802e364:	681a      	ldr	r2, [r3, #0]
 802e366:	687b      	ldr	r3, [r7, #4]
 802e368:	681b      	ldr	r3, [r3, #0]
 802e36a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e36e:	601a      	str	r2, [r3, #0]

  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 802e370:	2300      	movs	r3, #0
 802e372:	61fb      	str	r3, [r7, #28]
 802e374:	e00c      	b.n	802e390 <CRYP_AES_ProcessData+0x10a>
  {
    temp[i] = hcryp->Instance->DOUTR;
 802e376:	687b      	ldr	r3, [r7, #4]
 802e378:	681b      	ldr	r3, [r3, #0]
 802e37a:	68da      	ldr	r2, [r3, #12]
 802e37c:	69fb      	ldr	r3, [r7, #28]
 802e37e:	009b      	lsls	r3, r3, #2
 802e380:	f107 0120 	add.w	r1, r7, #32
 802e384:	440b      	add	r3, r1
 802e386:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < 4U; i++)
 802e38a:	69fb      	ldr	r3, [r7, #28]
 802e38c:	3301      	adds	r3, #1
 802e38e:	61fb      	str	r3, [r7, #28]
 802e390:	69fb      	ldr	r3, [r7, #28]
 802e392:	2b03      	cmp	r3, #3
 802e394:	d9ef      	bls.n	802e376 <CRYP_AES_ProcessData+0xf0>
  }
  i = 0U;
 802e396:	2300      	movs	r3, #0
 802e398:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e39a:	e018      	b.n	802e3ce <CRYP_AES_ProcessData+0x148>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 802e39c:	687b      	ldr	r3, [r7, #4]
 802e39e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802e3a0:	687b      	ldr	r3, [r7, #4]
 802e3a2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e3a4:	b29b      	uxth	r3, r3
 802e3a6:	009b      	lsls	r3, r3, #2
 802e3a8:	441a      	add	r2, r3
 802e3aa:	69fb      	ldr	r3, [r7, #28]
 802e3ac:	009b      	lsls	r3, r3, #2
 802e3ae:	f107 0120 	add.w	r1, r7, #32
 802e3b2:	440b      	add	r3, r1
 802e3b4:	f853 3c14 	ldr.w	r3, [r3, #-20]
 802e3b8:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802e3ba:	687b      	ldr	r3, [r7, #4]
 802e3bc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e3be:	b29b      	uxth	r3, r3
 802e3c0:	3301      	adds	r3, #1
 802e3c2:	b29a      	uxth	r2, r3
 802e3c4:	687b      	ldr	r3, [r7, #4]
 802e3c6:	879a      	strh	r2, [r3, #60]	; 0x3c
    i++;
 802e3c8:	69fb      	ldr	r3, [r7, #28]
 802e3ca:	3301      	adds	r3, #1
 802e3cc:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 802e3ce:	687b      	ldr	r3, [r7, #4]
 802e3d0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e3d2:	b29b      	uxth	r3, r3
 802e3d4:	461a      	mov	r2, r3
 802e3d6:	687b      	ldr	r3, [r7, #4]
 802e3d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e3da:	3303      	adds	r3, #3
 802e3dc:	089b      	lsrs	r3, r3, #2
 802e3de:	429a      	cmp	r2, r3
 802e3e0:	d202      	bcs.n	802e3e8 <CRYP_AES_ProcessData+0x162>
 802e3e2:	69fb      	ldr	r3, [r7, #28]
 802e3e4:	2b03      	cmp	r3, #3
 802e3e6:	d9d9      	bls.n	802e39c <CRYP_AES_ProcessData+0x116>
  }
#endif /* End AES or CRYP */
}
 802e3e8:	bf00      	nop
 802e3ea:	3720      	adds	r7, #32
 802e3ec:	46bd      	mov	sp, r7
 802e3ee:	bd80      	pop	{r7, pc}

0802e3f0 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 802e3f0:	b480      	push	{r7}
 802e3f2:	b083      	sub	sp, #12
 802e3f4:	af00      	add	r7, sp, #0
 802e3f6:	6078      	str	r0, [r7, #4]
 802e3f8:	6039      	str	r1, [r7, #0]
      break;
    default:
      break;
  }
#else /*AES*/
  switch (KeySize)
 802e3fa:	683b      	ldr	r3, [r7, #0]
 802e3fc:	2b00      	cmp	r3, #0
 802e3fe:	d034      	beq.n	802e46a <CRYP_SetKey+0x7a>
 802e400:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 802e404:	d000      	beq.n	802e408 <CRYP_SetKey+0x18>
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 802e406:	e049      	b.n	802e49c <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 802e408:	687b      	ldr	r3, [r7, #4]
 802e40a:	68da      	ldr	r2, [r3, #12]
 802e40c:	687b      	ldr	r3, [r7, #4]
 802e40e:	681b      	ldr	r3, [r3, #0]
 802e410:	6812      	ldr	r2, [r2, #0]
 802e412:	63da      	str	r2, [r3, #60]	; 0x3c
      hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e414:	687b      	ldr	r3, [r7, #4]
 802e416:	68da      	ldr	r2, [r3, #12]
 802e418:	687b      	ldr	r3, [r7, #4]
 802e41a:	681b      	ldr	r3, [r3, #0]
 802e41c:	6852      	ldr	r2, [r2, #4]
 802e41e:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e420:	687b      	ldr	r3, [r7, #4]
 802e422:	68da      	ldr	r2, [r3, #12]
 802e424:	687b      	ldr	r3, [r7, #4]
 802e426:	681b      	ldr	r3, [r3, #0]
 802e428:	6892      	ldr	r2, [r2, #8]
 802e42a:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e42c:	687b      	ldr	r3, [r7, #4]
 802e42e:	68da      	ldr	r2, [r3, #12]
 802e430:	687b      	ldr	r3, [r7, #4]
 802e432:	681b      	ldr	r3, [r3, #0]
 802e434:	68d2      	ldr	r2, [r2, #12]
 802e436:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4);
 802e438:	687b      	ldr	r3, [r7, #4]
 802e43a:	68da      	ldr	r2, [r3, #12]
 802e43c:	687b      	ldr	r3, [r7, #4]
 802e43e:	681b      	ldr	r3, [r3, #0]
 802e440:	6912      	ldr	r2, [r2, #16]
 802e442:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5);
 802e444:	687b      	ldr	r3, [r7, #4]
 802e446:	68da      	ldr	r2, [r3, #12]
 802e448:	687b      	ldr	r3, [r7, #4]
 802e44a:	681b      	ldr	r3, [r3, #0]
 802e44c:	6952      	ldr	r2, [r2, #20]
 802e44e:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6);
 802e450:	687b      	ldr	r3, [r7, #4]
 802e452:	68da      	ldr	r2, [r3, #12]
 802e454:	687b      	ldr	r3, [r7, #4]
 802e456:	681b      	ldr	r3, [r3, #0]
 802e458:	6992      	ldr	r2, [r2, #24]
 802e45a:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7);
 802e45c:	687b      	ldr	r3, [r7, #4]
 802e45e:	68da      	ldr	r2, [r3, #12]
 802e460:	687b      	ldr	r3, [r7, #4]
 802e462:	681b      	ldr	r3, [r3, #0]
 802e464:	69d2      	ldr	r2, [r2, #28]
 802e466:	611a      	str	r2, [r3, #16]
      break;
 802e468:	e018      	b.n	802e49c <CRYP_SetKey+0xac>
      hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 802e46a:	687b      	ldr	r3, [r7, #4]
 802e46c:	68da      	ldr	r2, [r3, #12]
 802e46e:	687b      	ldr	r3, [r7, #4]
 802e470:	681b      	ldr	r3, [r3, #0]
 802e472:	6812      	ldr	r2, [r2, #0]
 802e474:	61da      	str	r2, [r3, #28]
      hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1);
 802e476:	687b      	ldr	r3, [r7, #4]
 802e478:	68da      	ldr	r2, [r3, #12]
 802e47a:	687b      	ldr	r3, [r7, #4]
 802e47c:	681b      	ldr	r3, [r3, #0]
 802e47e:	6852      	ldr	r2, [r2, #4]
 802e480:	619a      	str	r2, [r3, #24]
      hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2);
 802e482:	687b      	ldr	r3, [r7, #4]
 802e484:	68da      	ldr	r2, [r3, #12]
 802e486:	687b      	ldr	r3, [r7, #4]
 802e488:	681b      	ldr	r3, [r3, #0]
 802e48a:	6892      	ldr	r2, [r2, #8]
 802e48c:	615a      	str	r2, [r3, #20]
      hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3);
 802e48e:	687b      	ldr	r3, [r7, #4]
 802e490:	68da      	ldr	r2, [r3, #12]
 802e492:	687b      	ldr	r3, [r7, #4]
 802e494:	681b      	ldr	r3, [r3, #0]
 802e496:	68d2      	ldr	r2, [r2, #12]
 802e498:	611a      	str	r2, [r3, #16]
      break;
 802e49a:	bf00      	nop
  }
#endif /* End AES or CRYP  */
}
 802e49c:	bf00      	nop
 802e49e:	370c      	adds	r7, #12
 802e4a0:	46bd      	mov	sp, r7
 802e4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e4a6:	4770      	bx	lr

0802e4a8 <CRYP_AESGCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e4a8:	b580      	push	{r7, lr}
 802e4aa:	b086      	sub	sp, #24
 802e4ac:	af00      	add	r7, sp, #0
 802e4ae:	6078      	str	r0, [r7, #4]
 802e4b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U ;
 802e4b2:	687b      	ldr	r3, [r7, #4]
 802e4b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e4b6:	089b      	lsrs	r3, r3, #2
 802e4b8:	b29b      	uxth	r3, r3
 802e4ba:	617b      	str	r3, [r7, #20]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e4bc:	2301      	movs	r3, #1
 802e4be:	60fb      	str	r3, [r7, #12]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e4c0:	687b      	ldr	r3, [r7, #4]
 802e4c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e4c4:	2b01      	cmp	r3, #1
 802e4c6:	d116      	bne.n	802e4f6 <CRYP_AESGCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e4c8:	687b      	ldr	r3, [r7, #4]
 802e4ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e4cc:	2b01      	cmp	r3, #1
 802e4ce:	d109      	bne.n	802e4e4 <CRYP_AESGCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e4d0:	2300      	movs	r3, #0
 802e4d2:	60fb      	str	r3, [r7, #12]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e4d4:	687b      	ldr	r3, [r7, #4]
 802e4d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e4d8:	687a      	ldr	r2, [r7, #4]
 802e4da:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e4dc:	441a      	add	r2, r3
 802e4de:	687b      	ldr	r3, [r7, #4]
 802e4e0:	659a      	str	r2, [r3, #88]	; 0x58
 802e4e2:	e00d      	b.n	802e500 <CRYP_AESGCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e4e4:	687b      	ldr	r3, [r7, #4]
 802e4e6:	2201      	movs	r2, #1
 802e4e8:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e4ea:	687b      	ldr	r3, [r7, #4]
 802e4ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e4ee:	461a      	mov	r2, r3
 802e4f0:	687b      	ldr	r3, [r7, #4]
 802e4f2:	659a      	str	r2, [r3, #88]	; 0x58
 802e4f4:	e004      	b.n	802e500 <CRYP_AESGCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e4f6:	687b      	ldr	r3, [r7, #4]
 802e4f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e4fa:	461a      	mov	r2, r3
 802e4fc:	687b      	ldr	r3, [r7, #4]
 802e4fe:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e500:	68fb      	ldr	r3, [r7, #12]
 802e502:	2b01      	cmp	r3, #1
 802e504:	d179      	bne.n	802e5fa <CRYP_AESGCM_Process+0x152>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e506:	687b      	ldr	r3, [r7, #4]
 802e508:	2200      	movs	r2, #0
 802e50a:	871a      	strh	r2, [r3, #56]	; 0x38

    /****************************** Init phase **********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 802e50c:	687b      	ldr	r3, [r7, #4]
 802e50e:	681b      	ldr	r3, [r3, #0]
 802e510:	681a      	ldr	r2, [r3, #0]
 802e512:	687b      	ldr	r3, [r7, #4]
 802e514:	681b      	ldr	r3, [r3, #0]
 802e516:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e51a:	601a      	str	r2, [r3, #0]
 802e51c:	687b      	ldr	r3, [r7, #4]
 802e51e:	681a      	ldr	r2, [r3, #0]
 802e520:	687b      	ldr	r3, [r7, #4]
 802e522:	681b      	ldr	r3, [r3, #0]
 802e524:	6812      	ldr	r2, [r2, #0]
 802e526:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e528:	687b      	ldr	r3, [r7, #4]
 802e52a:	689b      	ldr	r3, [r3, #8]
 802e52c:	4619      	mov	r1, r3
 802e52e:	6878      	ldr	r0, [r7, #4]
 802e530:	f7ff ff5e 	bl	802e3f0 <CRYP_SetKey>
#else /* AES */
    /* Workaround 1 : only AES.
    Datatype configuration must be 32 bits during Init phase. Only, after Init, and before re
    enabling the IP, datatype different from 32 bits can be configured.*/
    /* Select DATATYPE 32  */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, CRYP_DATATYPE_32B);
 802e534:	687b      	ldr	r3, [r7, #4]
 802e536:	681b      	ldr	r3, [r3, #0]
 802e538:	681a      	ldr	r2, [r3, #0]
 802e53a:	687b      	ldr	r3, [r7, #4]
 802e53c:	681b      	ldr	r3, [r3, #0]
 802e53e:	f022 0206 	bic.w	r2, r2, #6
 802e542:	601a      	str	r2, [r3, #0]

    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 802e544:	687b      	ldr	r3, [r7, #4]
 802e546:	691a      	ldr	r2, [r3, #16]
 802e548:	687b      	ldr	r3, [r7, #4]
 802e54a:	681b      	ldr	r3, [r3, #0]
 802e54c:	6812      	ldr	r2, [r2, #0]
 802e54e:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 802e550:	687b      	ldr	r3, [r7, #4]
 802e552:	691a      	ldr	r2, [r3, #16]
 802e554:	687b      	ldr	r3, [r7, #4]
 802e556:	681b      	ldr	r3, [r3, #0]
 802e558:	6852      	ldr	r2, [r2, #4]
 802e55a:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 802e55c:	687b      	ldr	r3, [r7, #4]
 802e55e:	691a      	ldr	r2, [r3, #16]
 802e560:	687b      	ldr	r3, [r7, #4]
 802e562:	681b      	ldr	r3, [r3, #0]
 802e564:	6892      	ldr	r2, [r2, #8]
 802e566:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 802e568:	687b      	ldr	r3, [r7, #4]
 802e56a:	691a      	ldr	r2, [r3, #16]
 802e56c:	687b      	ldr	r3, [r7, #4]
 802e56e:	681b      	ldr	r3, [r3, #0]
 802e570:	68d2      	ldr	r2, [r2, #12]
 802e572:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e574:	687b      	ldr	r3, [r7, #4]
 802e576:	681b      	ldr	r3, [r3, #0]
 802e578:	681a      	ldr	r2, [r3, #0]
 802e57a:	687b      	ldr	r3, [r7, #4]
 802e57c:	681b      	ldr	r3, [r3, #0]
 802e57e:	f042 0201 	orr.w	r2, r2, #1
 802e582:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e584:	6839      	ldr	r1, [r7, #0]
 802e586:	6878      	ldr	r0, [r7, #4]
 802e588:	f000 ff96 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e58c:	4603      	mov	r3, r0
 802e58e:	2b00      	cmp	r3, #0
 802e590:	d00f      	beq.n	802e5b2 <CRYP_AESGCM_Process+0x10a>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e592:	687b      	ldr	r3, [r7, #4]
 802e594:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e596:	f043 0210 	orr.w	r2, r3, #16
 802e59a:	687b      	ldr	r3, [r7, #4]
 802e59c:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e59e:	687b      	ldr	r3, [r7, #4]
 802e5a0:	2201      	movs	r2, #1
 802e5a2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e5a6:	687b      	ldr	r3, [r7, #4]
 802e5a8:	2200      	movs	r2, #0
 802e5aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e5ae:	2301      	movs	r3, #1
 802e5b0:	e07a      	b.n	802e6a8 <CRYP_AESGCM_Process+0x200>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e5b2:	687b      	ldr	r3, [r7, #4]
 802e5b4:	681b      	ldr	r3, [r3, #0]
 802e5b6:	681a      	ldr	r2, [r3, #0]
 802e5b8:	687b      	ldr	r3, [r7, #4]
 802e5ba:	681b      	ldr	r3, [r3, #0]
 802e5bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e5c0:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */

    /************************ Header phase *************************************/

    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 802e5c2:	6839      	ldr	r1, [r7, #0]
 802e5c4:	6878      	ldr	r0, [r7, #4]
 802e5c6:	f000 fb2e 	bl	802ec26 <CRYP_GCMCCM_SetHeaderPhase>
 802e5ca:	4603      	mov	r3, r0
 802e5cc:	2b00      	cmp	r3, #0
 802e5ce:	d001      	beq.n	802e5d4 <CRYP_AESGCM_Process+0x12c>
    {
      return HAL_ERROR;
 802e5d0:	2301      	movs	r3, #1
 802e5d2:	e069      	b.n	802e6a8 <CRYP_AESGCM_Process+0x200>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e5d4:	687b      	ldr	r3, [r7, #4]
 802e5d6:	2202      	movs	r2, #2
 802e5d8:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CRYP_ENABLE(hcryp);

#else /* AES */

    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 802e5da:	687b      	ldr	r3, [r7, #4]
 802e5dc:	681b      	ldr	r3, [r3, #0]
 802e5de:	681a      	ldr	r2, [r3, #0]
 802e5e0:	687b      	ldr	r3, [r7, #4]
 802e5e2:	681b      	ldr	r3, [r3, #0]
 802e5e4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e5e8:	601a      	str	r2, [r3, #0]
 802e5ea:	687b      	ldr	r3, [r7, #4]
 802e5ec:	681b      	ldr	r3, [r3, #0]
 802e5ee:	681a      	ldr	r2, [r3, #0]
 802e5f0:	687b      	ldr	r3, [r7, #4]
 802e5f2:	681b      	ldr	r3, [r3, #0]
 802e5f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802e5f8:	601a      	str	r2, [r3, #0]

#endif /* End AES or CRYP  */
  } /* if (DoKeyIVConfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 802e5fa:	687b      	ldr	r3, [r7, #4]
 802e5fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e5fe:	f003 030f 	and.w	r3, r3, #15
 802e602:	b29b      	uxth	r3, r3
 802e604:	2b00      	cmp	r3, #0
 802e606:	d003      	beq.n	802e610 <CRYP_AESGCM_Process+0x168>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U) ;
 802e608:	697b      	ldr	r3, [r7, #20]
 802e60a:	f023 0303 	bic.w	r3, r3, #3
 802e60e:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 802e610:	f7fd fec0 	bl	802c394 <HAL_GetTick>
 802e614:	60b8      	str	r0, [r7, #8]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 802e616:	687b      	ldr	r3, [r7, #4]
 802e618:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e61a:	827b      	strh	r3, [r7, #18]

  /* Write input data and get output Data */
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e61c:	e02d      	b.n	802e67a <CRYP_AESGCM_Process+0x1d2>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 802e61e:	6839      	ldr	r1, [r7, #0]
 802e620:	6878      	ldr	r0, [r7, #4]
 802e622:	f7ff fe30 	bl	802e286 <CRYP_AES_ProcessData>

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802e626:	687b      	ldr	r3, [r7, #4]
 802e628:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802e62a:	827b      	strh	r3, [r7, #18]

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802e62c:	683b      	ldr	r3, [r7, #0]
 802e62e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802e632:	d022      	beq.n	802e67a <CRYP_AESGCM_Process+0x1d2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802e634:	f7fd feae 	bl	802c394 <HAL_GetTick>
 802e638:	4602      	mov	r2, r0
 802e63a:	68bb      	ldr	r3, [r7, #8]
 802e63c:	1ad3      	subs	r3, r2, r3
 802e63e:	683a      	ldr	r2, [r7, #0]
 802e640:	429a      	cmp	r2, r3
 802e642:	d302      	bcc.n	802e64a <CRYP_AESGCM_Process+0x1a2>
 802e644:	683b      	ldr	r3, [r7, #0]
 802e646:	2b00      	cmp	r3, #0
 802e648:	d117      	bne.n	802e67a <CRYP_AESGCM_Process+0x1d2>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802e64a:	687b      	ldr	r3, [r7, #4]
 802e64c:	681b      	ldr	r3, [r3, #0]
 802e64e:	681a      	ldr	r2, [r3, #0]
 802e650:	687b      	ldr	r3, [r7, #4]
 802e652:	681b      	ldr	r3, [r3, #0]
 802e654:	f022 0201 	bic.w	r2, r2, #1
 802e658:	601a      	str	r2, [r3, #0]

        /* Change state & error code */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e65a:	687b      	ldr	r3, [r7, #4]
 802e65c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e65e:	f043 0210 	orr.w	r2, r3, #16
 802e662:	687b      	ldr	r3, [r7, #4]
 802e664:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802e666:	687b      	ldr	r3, [r7, #4]
 802e668:	2201      	movs	r2, #1
 802e66a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802e66e:	687b      	ldr	r3, [r7, #4]
 802e670:	2200      	movs	r2, #0
 802e672:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802e676:	2301      	movs	r3, #1
 802e678:	e016      	b.n	802e6a8 <CRYP_AESGCM_Process+0x200>
  while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802e67a:	687b      	ldr	r3, [r7, #4]
 802e67c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802e67e:	b29b      	uxth	r3, r3
 802e680:	461a      	mov	r2, r3
 802e682:	697b      	ldr	r3, [r7, #20]
 802e684:	4293      	cmp	r3, r2
 802e686:	d903      	bls.n	802e690 <CRYP_AESGCM_Process+0x1e8>
 802e688:	8a7b      	ldrh	r3, [r7, #18]
 802e68a:	697a      	ldr	r2, [r7, #20]
 802e68c:	429a      	cmp	r2, r3
 802e68e:	d8c6      	bhi.n	802e61e <CRYP_AESGCM_Process+0x176>
      }
    }
  }

  if ((hcryp->Size % 16U) != 0U)
 802e690:	687b      	ldr	r3, [r7, #4]
 802e692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e694:	f003 030f 	and.w	r3, r3, #15
 802e698:	b29b      	uxth	r3, r3
 802e69a:	2b00      	cmp	r3, #0
 802e69c:	d003      	beq.n	802e6a6 <CRYP_AESGCM_Process+0x1fe>
  {
    /*  Workaround 2 :  CRYP1 & AES generates correct TAG for GCM mode only when input block size is multiple of
    128 bits. If lthe size of the last block of payload is inferior to 128 bits, when GCM encryption
    is selected, then the TAG message will be wrong.*/
    CRYP_Workaround(hcryp, Timeout);
 802e69e:	6839      	ldr	r1, [r7, #0]
 802e6a0:	6878      	ldr	r0, [r7, #4]
 802e6a2:	f000 fc6d 	bl	802ef80 <CRYP_Workaround>
  }

  /* Return function status */
  return HAL_OK;
 802e6a6:	2300      	movs	r3, #0
}
 802e6a8:	4618      	mov	r0, r3
 802e6aa:	3718      	adds	r7, #24
 802e6ac:	46bd      	mov	sp, r7
 802e6ae:	bd80      	pop	{r7, pc}

0802e6b0 <CRYP_AESCCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802e6b0:	b580      	push	{r7, lr}
 802e6b2:	b08a      	sub	sp, #40	; 0x28
 802e6b4:	af00      	add	r7, sp, #0
 802e6b6:	6078      	str	r0, [r7, #4]
 802e6b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = (uint32_t)(hcryp->Size) / 4U;
 802e6ba:	687b      	ldr	r3, [r7, #4]
 802e6bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e6be:	089b      	lsrs	r3, r3, #2
 802e6c0:	b29b      	uxth	r3, r3
 802e6c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 802e6c4:	2301      	movs	r3, #1
 802e6c6:	61fb      	str	r3, [r7, #28]
  uint32_t loopcounter;
  uint32_t npblb;
  uint32_t lastwordsize;
#endif /* AES */

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 802e6c8:	687b      	ldr	r3, [r7, #4]
 802e6ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802e6cc:	2b01      	cmp	r3, #1
 802e6ce:	d116      	bne.n	802e6fe <CRYP_AESCCM_Process+0x4e>
  {
    if (hcryp->KeyIVConfig == 1U)
 802e6d0:	687b      	ldr	r3, [r7, #4]
 802e6d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802e6d4:	2b01      	cmp	r3, #1
 802e6d6:	d109      	bne.n	802e6ec <CRYP_AESCCM_Process+0x3c>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 802e6d8:	2300      	movs	r3, #0
 802e6da:	61fb      	str	r3, [r7, #28]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 802e6dc:	687b      	ldr	r3, [r7, #4]
 802e6de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802e6e0:	687a      	ldr	r2, [r7, #4]
 802e6e2:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802e6e4:	441a      	add	r2, r3
 802e6e6:	687b      	ldr	r3, [r7, #4]
 802e6e8:	659a      	str	r2, [r3, #88]	; 0x58
 802e6ea:	e00d      	b.n	802e708 <CRYP_AESCCM_Process+0x58>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 802e6ec:	687b      	ldr	r3, [r7, #4]
 802e6ee:	2201      	movs	r2, #1
 802e6f0:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 802e6f2:	687b      	ldr	r3, [r7, #4]
 802e6f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e6f6:	461a      	mov	r2, r3
 802e6f8:	687b      	ldr	r3, [r7, #4]
 802e6fa:	659a      	str	r2, [r3, #88]	; 0x58
 802e6fc:	e004      	b.n	802e708 <CRYP_AESCCM_Process+0x58>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 802e6fe:	687b      	ldr	r3, [r7, #4]
 802e700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802e702:	461a      	mov	r2, r3
 802e704:	687b      	ldr	r3, [r7, #4]
 802e706:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (DoKeyIVConfig == 1U)
 802e708:	69fb      	ldr	r3, [r7, #28]
 802e70a:	2b01      	cmp	r3, #1
 802e70c:	f040 81c6 	bne.w	802ea9c <CRYP_AESCCM_Process+0x3ec>
  {

    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 802e710:	687b      	ldr	r3, [r7, #4]
 802e712:	2200      	movs	r2, #0
 802e714:	871a      	strh	r2, [r3, #56]	; 0x38
      }
    }
#else /* AES */
    /*AES2v1.1.1 : CCM authentication : no init phase, only header and final phase */
    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802e716:	687b      	ldr	r3, [r7, #4]
 802e718:	681b      	ldr	r3, [r3, #0]
 802e71a:	681a      	ldr	r2, [r3, #0]
 802e71c:	687b      	ldr	r3, [r7, #4]
 802e71e:	681b      	ldr	r3, [r3, #0]
 802e720:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802e724:	601a      	str	r2, [r3, #0]
 802e726:	687b      	ldr	r3, [r7, #4]
 802e728:	681b      	ldr	r3, [r3, #0]
 802e72a:	681a      	ldr	r2, [r3, #0]
 802e72c:	687b      	ldr	r3, [r7, #4]
 802e72e:	681b      	ldr	r3, [r3, #0]
 802e730:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802e734:	601a      	str	r2, [r3, #0]

    /* configured encryption mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 802e736:	687b      	ldr	r3, [r7, #4]
 802e738:	681b      	ldr	r3, [r3, #0]
 802e73a:	681a      	ldr	r2, [r3, #0]
 802e73c:	687b      	ldr	r3, [r7, #4]
 802e73e:	681b      	ldr	r3, [r3, #0]
 802e740:	f022 0218 	bic.w	r2, r2, #24
 802e744:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 802e746:	687b      	ldr	r3, [r7, #4]
 802e748:	689b      	ldr	r3, [r3, #8]
 802e74a:	4619      	mov	r1, r3
 802e74c:	6878      	ldr	r0, [r7, #4]
 802e74e:	f7ff fe4f 	bl	802e3f0 <CRYP_SetKey>

    /* Set the initialization vector with zero values*/
    hcryp->Instance->IVR3 = 0U;
 802e752:	687b      	ldr	r3, [r7, #4]
 802e754:	681b      	ldr	r3, [r3, #0]
 802e756:	2200      	movs	r2, #0
 802e758:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = 0U;
 802e75a:	687b      	ldr	r3, [r7, #4]
 802e75c:	681b      	ldr	r3, [r3, #0]
 802e75e:	2200      	movs	r2, #0
 802e760:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = 0U;
 802e762:	687b      	ldr	r3, [r7, #4]
 802e764:	681b      	ldr	r3, [r3, #0]
 802e766:	2200      	movs	r2, #0
 802e768:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = 0U;
 802e76a:	687b      	ldr	r3, [r7, #4]
 802e76c:	681b      	ldr	r3, [r3, #0]
 802e76e:	2200      	movs	r2, #0
 802e770:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 802e772:	687b      	ldr	r3, [r7, #4]
 802e774:	681b      	ldr	r3, [r3, #0]
 802e776:	681a      	ldr	r2, [r3, #0]
 802e778:	687b      	ldr	r3, [r7, #4]
 802e77a:	681b      	ldr	r3, [r3, #0]
 802e77c:	f042 0201 	orr.w	r2, r2, #1
 802e780:	601a      	str	r2, [r3, #0]

    /*Write the B0 packet into CRYP_DIN*/
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0);
 802e782:	687b      	ldr	r3, [r7, #4]
 802e784:	6a1a      	ldr	r2, [r3, #32]
 802e786:	687b      	ldr	r3, [r7, #4]
 802e788:	681b      	ldr	r3, [r3, #0]
 802e78a:	6812      	ldr	r2, [r2, #0]
 802e78c:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 1);
 802e78e:	687b      	ldr	r3, [r7, #4]
 802e790:	6a1a      	ldr	r2, [r3, #32]
 802e792:	687b      	ldr	r3, [r7, #4]
 802e794:	681b      	ldr	r3, [r3, #0]
 802e796:	6852      	ldr	r2, [r2, #4]
 802e798:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 2);
 802e79a:	687b      	ldr	r3, [r7, #4]
 802e79c:	6a1a      	ldr	r2, [r3, #32]
 802e79e:	687b      	ldr	r3, [r7, #4]
 802e7a0:	681b      	ldr	r3, [r3, #0]
 802e7a2:	6892      	ldr	r2, [r2, #8]
 802e7a4:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.B0 + 3);
 802e7a6:	687b      	ldr	r3, [r7, #4]
 802e7a8:	6a1a      	ldr	r2, [r3, #32]
 802e7aa:	687b      	ldr	r3, [r7, #4]
 802e7ac:	681b      	ldr	r3, [r3, #0]
 802e7ae:	68d2      	ldr	r2, [r2, #12]
 802e7b0:	609a      	str	r2, [r3, #8]

    /*  wait until the end of computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e7b2:	6839      	ldr	r1, [r7, #0]
 802e7b4:	6878      	ldr	r0, [r7, #4]
 802e7b6:	f000 fe7f 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e7ba:	4603      	mov	r3, r0
 802e7bc:	2b00      	cmp	r3, #0
 802e7be:	d00f      	beq.n	802e7e0 <CRYP_AESCCM_Process+0x130>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e7c0:	687b      	ldr	r3, [r7, #4]
 802e7c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e7c4:	f043 0210 	orr.w	r2, r3, #16
 802e7c8:	687b      	ldr	r3, [r7, #4]
 802e7ca:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802e7cc:	687b      	ldr	r3, [r7, #4]
 802e7ce:	2201      	movs	r2, #1
 802e7d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 802e7d4:	687b      	ldr	r3, [r7, #4]
 802e7d6:	2200      	movs	r2, #0
 802e7d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 802e7dc:	2301      	movs	r3, #1
 802e7de:	e21e      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e7e0:	687b      	ldr	r3, [r7, #4]
 802e7e2:	681b      	ldr	r3, [r3, #0]
 802e7e4:	681a      	ldr	r2, [r3, #0]
 802e7e6:	687b      	ldr	r3, [r7, #4]
 802e7e8:	681b      	ldr	r3, [r3, #0]
 802e7ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e7ee:	601a      	str	r2, [r3, #0]

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 802e7f0:	687b      	ldr	r3, [r7, #4]
 802e7f2:	2202      	movs	r2, #2
 802e7f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* From that point the whole message must be processed, first the Header then the payload.
    First the  Header block(B1) : associated data length expressed in bytes concatenated with Associated Data (A)*/

    if (hcryp->Init.HeaderSize != 0U)
 802e7f6:	687b      	ldr	r3, [r7, #4]
 802e7f8:	69db      	ldr	r3, [r3, #28]
 802e7fa:	2b00      	cmp	r3, #0
 802e7fc:	f000 814e 	beq.w	802ea9c <CRYP_AESCCM_Process+0x3ec>
    {
      if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802e800:	687b      	ldr	r3, [r7, #4]
 802e802:	69db      	ldr	r3, [r3, #28]
 802e804:	f003 0303 	and.w	r3, r3, #3
 802e808:	2b00      	cmp	r3, #0
 802e80a:	d17a      	bne.n	802e902 <CRYP_AESCCM_Process+0x252>
      {
        /* HeaderSize %4, no padding */
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e80c:	2300      	movs	r3, #0
 802e80e:	61bb      	str	r3, [r7, #24]
 802e810:	e071      	b.n	802e8f6 <CRYP_AESCCM_Process+0x246>
        {
          /* Write the Input block in the Data Input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e812:	687b      	ldr	r3, [r7, #4]
 802e814:	699a      	ldr	r2, [r3, #24]
 802e816:	687b      	ldr	r3, [r7, #4]
 802e818:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e81a:	b29b      	uxth	r3, r3
 802e81c:	009b      	lsls	r3, r3, #2
 802e81e:	441a      	add	r2, r3
 802e820:	687b      	ldr	r3, [r7, #4]
 802e822:	681b      	ldr	r3, [r3, #0]
 802e824:	6812      	ldr	r2, [r2, #0]
 802e826:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e828:	687b      	ldr	r3, [r7, #4]
 802e82a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e82c:	b29b      	uxth	r3, r3
 802e82e:	3301      	adds	r3, #1
 802e830:	b29a      	uxth	r2, r3
 802e832:	687b      	ldr	r3, [r7, #4]
 802e834:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e836:	687b      	ldr	r3, [r7, #4]
 802e838:	699a      	ldr	r2, [r3, #24]
 802e83a:	687b      	ldr	r3, [r7, #4]
 802e83c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e83e:	b29b      	uxth	r3, r3
 802e840:	009b      	lsls	r3, r3, #2
 802e842:	441a      	add	r2, r3
 802e844:	687b      	ldr	r3, [r7, #4]
 802e846:	681b      	ldr	r3, [r3, #0]
 802e848:	6812      	ldr	r2, [r2, #0]
 802e84a:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e84c:	687b      	ldr	r3, [r7, #4]
 802e84e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e850:	b29b      	uxth	r3, r3
 802e852:	3301      	adds	r3, #1
 802e854:	b29a      	uxth	r2, r3
 802e856:	687b      	ldr	r3, [r7, #4]
 802e858:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e85a:	687b      	ldr	r3, [r7, #4]
 802e85c:	699a      	ldr	r2, [r3, #24]
 802e85e:	687b      	ldr	r3, [r7, #4]
 802e860:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e862:	b29b      	uxth	r3, r3
 802e864:	009b      	lsls	r3, r3, #2
 802e866:	441a      	add	r2, r3
 802e868:	687b      	ldr	r3, [r7, #4]
 802e86a:	681b      	ldr	r3, [r3, #0]
 802e86c:	6812      	ldr	r2, [r2, #0]
 802e86e:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e870:	687b      	ldr	r3, [r7, #4]
 802e872:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e874:	b29b      	uxth	r3, r3
 802e876:	3301      	adds	r3, #1
 802e878:	b29a      	uxth	r2, r3
 802e87a:	687b      	ldr	r3, [r7, #4]
 802e87c:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e87e:	687b      	ldr	r3, [r7, #4]
 802e880:	699a      	ldr	r2, [r3, #24]
 802e882:	687b      	ldr	r3, [r7, #4]
 802e884:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e886:	b29b      	uxth	r3, r3
 802e888:	009b      	lsls	r3, r3, #2
 802e88a:	441a      	add	r2, r3
 802e88c:	687b      	ldr	r3, [r7, #4]
 802e88e:	681b      	ldr	r3, [r3, #0]
 802e890:	6812      	ldr	r2, [r2, #0]
 802e892:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e894:	687b      	ldr	r3, [r7, #4]
 802e896:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e898:	b29b      	uxth	r3, r3
 802e89a:	3301      	adds	r3, #1
 802e89c:	b29a      	uxth	r2, r3
 802e89e:	687b      	ldr	r3, [r7, #4]
 802e8a0:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e8a2:	6839      	ldr	r1, [r7, #0]
 802e8a4:	6878      	ldr	r0, [r7, #4]
 802e8a6:	f000 fe07 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e8aa:	4603      	mov	r3, r0
 802e8ac:	2b00      	cmp	r3, #0
 802e8ae:	d017      	beq.n	802e8e0 <CRYP_AESCCM_Process+0x230>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e8b0:	687b      	ldr	r3, [r7, #4]
 802e8b2:	681b      	ldr	r3, [r3, #0]
 802e8b4:	681a      	ldr	r2, [r3, #0]
 802e8b6:	687b      	ldr	r3, [r7, #4]
 802e8b8:	681b      	ldr	r3, [r3, #0]
 802e8ba:	f022 0201 	bic.w	r2, r2, #1
 802e8be:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e8c0:	687b      	ldr	r3, [r7, #4]
 802e8c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e8c4:	f043 0210 	orr.w	r2, r3, #16
 802e8c8:	687b      	ldr	r3, [r7, #4]
 802e8ca:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e8cc:	687b      	ldr	r3, [r7, #4]
 802e8ce:	2201      	movs	r2, #1
 802e8d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e8d4:	687b      	ldr	r3, [r7, #4]
 802e8d6:	2200      	movs	r2, #0
 802e8d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e8dc:	2301      	movs	r3, #1
 802e8de:	e19e      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e8e0:	687b      	ldr	r3, [r7, #4]
 802e8e2:	681b      	ldr	r3, [r3, #0]
 802e8e4:	681a      	ldr	r2, [r3, #0]
 802e8e6:	687b      	ldr	r3, [r7, #4]
 802e8e8:	681b      	ldr	r3, [r3, #0]
 802e8ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e8ee:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802e8f0:	69bb      	ldr	r3, [r7, #24]
 802e8f2:	3304      	adds	r3, #4
 802e8f4:	61bb      	str	r3, [r7, #24]
 802e8f6:	687b      	ldr	r3, [r7, #4]
 802e8f8:	69db      	ldr	r3, [r3, #28]
 802e8fa:	69ba      	ldr	r2, [r7, #24]
 802e8fc:	429a      	cmp	r2, r3
 802e8fe:	d388      	bcc.n	802e812 <CRYP_AESCCM_Process+0x162>
 802e900:	e0cc      	b.n	802ea9c <CRYP_AESCCM_Process+0x3ec>
        }
      }
      else
      {
        /*Write Header block in the IN FIFO without last block */
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e902:	2300      	movs	r3, #0
 802e904:	61bb      	str	r3, [r7, #24]
 802e906:	e071      	b.n	802e9ec <CRYP_AESCCM_Process+0x33c>
        {
          /* Write the input block in the data input register */
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e908:	687b      	ldr	r3, [r7, #4]
 802e90a:	699a      	ldr	r2, [r3, #24]
 802e90c:	687b      	ldr	r3, [r7, #4]
 802e90e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e910:	b29b      	uxth	r3, r3
 802e912:	009b      	lsls	r3, r3, #2
 802e914:	441a      	add	r2, r3
 802e916:	687b      	ldr	r3, [r7, #4]
 802e918:	681b      	ldr	r3, [r3, #0]
 802e91a:	6812      	ldr	r2, [r2, #0]
 802e91c:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e91e:	687b      	ldr	r3, [r7, #4]
 802e920:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e922:	b29b      	uxth	r3, r3
 802e924:	3301      	adds	r3, #1
 802e926:	b29a      	uxth	r2, r3
 802e928:	687b      	ldr	r3, [r7, #4]
 802e92a:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e92c:	687b      	ldr	r3, [r7, #4]
 802e92e:	699a      	ldr	r2, [r3, #24]
 802e930:	687b      	ldr	r3, [r7, #4]
 802e932:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e934:	b29b      	uxth	r3, r3
 802e936:	009b      	lsls	r3, r3, #2
 802e938:	441a      	add	r2, r3
 802e93a:	687b      	ldr	r3, [r7, #4]
 802e93c:	681b      	ldr	r3, [r3, #0]
 802e93e:	6812      	ldr	r2, [r2, #0]
 802e940:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e942:	687b      	ldr	r3, [r7, #4]
 802e944:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e946:	b29b      	uxth	r3, r3
 802e948:	3301      	adds	r3, #1
 802e94a:	b29a      	uxth	r2, r3
 802e94c:	687b      	ldr	r3, [r7, #4]
 802e94e:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e950:	687b      	ldr	r3, [r7, #4]
 802e952:	699a      	ldr	r2, [r3, #24]
 802e954:	687b      	ldr	r3, [r7, #4]
 802e956:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e958:	b29b      	uxth	r3, r3
 802e95a:	009b      	lsls	r3, r3, #2
 802e95c:	441a      	add	r2, r3
 802e95e:	687b      	ldr	r3, [r7, #4]
 802e960:	681b      	ldr	r3, [r3, #0]
 802e962:	6812      	ldr	r2, [r2, #0]
 802e964:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e966:	687b      	ldr	r3, [r7, #4]
 802e968:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e96a:	b29b      	uxth	r3, r3
 802e96c:	3301      	adds	r3, #1
 802e96e:	b29a      	uxth	r2, r3
 802e970:	687b      	ldr	r3, [r7, #4]
 802e972:	871a      	strh	r2, [r3, #56]	; 0x38
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802e974:	687b      	ldr	r3, [r7, #4]
 802e976:	699a      	ldr	r2, [r3, #24]
 802e978:	687b      	ldr	r3, [r7, #4]
 802e97a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e97c:	b29b      	uxth	r3, r3
 802e97e:	009b      	lsls	r3, r3, #2
 802e980:	441a      	add	r2, r3
 802e982:	687b      	ldr	r3, [r7, #4]
 802e984:	681b      	ldr	r3, [r3, #0]
 802e986:	6812      	ldr	r2, [r2, #0]
 802e988:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802e98a:	687b      	ldr	r3, [r7, #4]
 802e98c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802e98e:	b29b      	uxth	r3, r3
 802e990:	3301      	adds	r3, #1
 802e992:	b29a      	uxth	r2, r3
 802e994:	687b      	ldr	r3, [r7, #4]
 802e996:	871a      	strh	r2, [r3, #56]	; 0x38

          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802e998:	6839      	ldr	r1, [r7, #0]
 802e99a:	6878      	ldr	r0, [r7, #4]
 802e99c:	f000 fd8c 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802e9a0:	4603      	mov	r3, r0
 802e9a2:	2b00      	cmp	r3, #0
 802e9a4:	d017      	beq.n	802e9d6 <CRYP_AESCCM_Process+0x326>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 802e9a6:	687b      	ldr	r3, [r7, #4]
 802e9a8:	681b      	ldr	r3, [r3, #0]
 802e9aa:	681a      	ldr	r2, [r3, #0]
 802e9ac:	687b      	ldr	r3, [r7, #4]
 802e9ae:	681b      	ldr	r3, [r3, #0]
 802e9b0:	f022 0201 	bic.w	r2, r2, #1
 802e9b4:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802e9b6:	687b      	ldr	r3, [r7, #4]
 802e9b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802e9ba:	f043 0210 	orr.w	r2, r3, #16
 802e9be:	687b      	ldr	r3, [r7, #4]
 802e9c0:	651a      	str	r2, [r3, #80]	; 0x50
            hcryp->State = HAL_CRYP_STATE_READY;
 802e9c2:	687b      	ldr	r3, [r7, #4]
 802e9c4:	2201      	movs	r2, #1
 802e9c6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 802e9ca:	687b      	ldr	r3, [r7, #4]
 802e9cc:	2200      	movs	r2, #0
 802e9ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            return HAL_ERROR;
 802e9d2:	2301      	movs	r3, #1
 802e9d4:	e123      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802e9d6:	687b      	ldr	r3, [r7, #4]
 802e9d8:	681b      	ldr	r3, [r3, #0]
 802e9da:	681a      	ldr	r2, [r3, #0]
 802e9dc:	687b      	ldr	r3, [r7, #4]
 802e9de:	681b      	ldr	r3, [r3, #0]
 802e9e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802e9e4:	601a      	str	r2, [r3, #0]
        for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802e9e6:	69bb      	ldr	r3, [r7, #24]
 802e9e8:	3304      	adds	r3, #4
 802e9ea:	61bb      	str	r3, [r7, #24]
 802e9ec:	687b      	ldr	r3, [r7, #4]
 802e9ee:	69db      	ldr	r3, [r3, #28]
 802e9f0:	f023 0303 	bic.w	r3, r3, #3
 802e9f4:	69ba      	ldr	r2, [r7, #24]
 802e9f6:	429a      	cmp	r2, r3
 802e9f8:	d386      	bcc.n	802e908 <CRYP_AESCCM_Process+0x258>
        }
        /*  Last block optionally pad the data with zeros*/
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802e9fa:	2300      	movs	r3, #0
 802e9fc:	61bb      	str	r3, [r7, #24]
 802e9fe:	e014      	b.n	802ea2a <CRYP_AESCCM_Process+0x37a>
        {
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ea00:	687b      	ldr	r3, [r7, #4]
 802ea02:	699a      	ldr	r2, [r3, #24]
 802ea04:	687b      	ldr	r3, [r7, #4]
 802ea06:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ea08:	b29b      	uxth	r3, r3
 802ea0a:	009b      	lsls	r3, r3, #2
 802ea0c:	441a      	add	r2, r3
 802ea0e:	687b      	ldr	r3, [r7, #4]
 802ea10:	681b      	ldr	r3, [r3, #0]
 802ea12:	6812      	ldr	r2, [r2, #0]
 802ea14:	609a      	str	r2, [r3, #8]
          hcryp->CrypHeaderCount++ ;
 802ea16:	687b      	ldr	r3, [r7, #4]
 802ea18:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ea1a:	b29b      	uxth	r3, r3
 802ea1c:	3301      	adds	r3, #1
 802ea1e:	b29a      	uxth	r2, r3
 802ea20:	687b      	ldr	r3, [r7, #4]
 802ea22:	871a      	strh	r2, [r3, #56]	; 0x38
        for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802ea24:	69bb      	ldr	r3, [r7, #24]
 802ea26:	3301      	adds	r3, #1
 802ea28:	61bb      	str	r3, [r7, #24]
 802ea2a:	687b      	ldr	r3, [r7, #4]
 802ea2c:	69db      	ldr	r3, [r3, #28]
 802ea2e:	f003 0303 	and.w	r3, r3, #3
 802ea32:	69ba      	ldr	r2, [r7, #24]
 802ea34:	429a      	cmp	r2, r3
 802ea36:	d3e3      	bcc.n	802ea00 <CRYP_AESCCM_Process+0x350>
        }
        while (loopcounter < 4U)
 802ea38:	e006      	b.n	802ea48 <CRYP_AESCCM_Process+0x398>
        {
          /* Pad the data with zeros to have a complete block */
          hcryp->Instance->DINR = 0x0U;
 802ea3a:	687b      	ldr	r3, [r7, #4]
 802ea3c:	681b      	ldr	r3, [r3, #0]
 802ea3e:	2200      	movs	r2, #0
 802ea40:	609a      	str	r2, [r3, #8]
          loopcounter++;
 802ea42:	69bb      	ldr	r3, [r7, #24]
 802ea44:	3301      	adds	r3, #1
 802ea46:	61bb      	str	r3, [r7, #24]
        while (loopcounter < 4U)
 802ea48:	69bb      	ldr	r3, [r7, #24]
 802ea4a:	2b03      	cmp	r3, #3
 802ea4c:	d9f5      	bls.n	802ea3a <CRYP_AESCCM_Process+0x38a>
        }

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ea4e:	6839      	ldr	r1, [r7, #0]
 802ea50:	6878      	ldr	r0, [r7, #4]
 802ea52:	f000 fd31 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802ea56:	4603      	mov	r3, r0
 802ea58:	2b00      	cmp	r3, #0
 802ea5a:	d017      	beq.n	802ea8c <CRYP_AESCCM_Process+0x3dc>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ea5c:	687b      	ldr	r3, [r7, #4]
 802ea5e:	681b      	ldr	r3, [r3, #0]
 802ea60:	681a      	ldr	r2, [r3, #0]
 802ea62:	687b      	ldr	r3, [r7, #4]
 802ea64:	681b      	ldr	r3, [r3, #0]
 802ea66:	f022 0201 	bic.w	r2, r2, #1
 802ea6a:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ea6c:	687b      	ldr	r3, [r7, #4]
 802ea6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ea70:	f043 0210 	orr.w	r2, r3, #16
 802ea74:	687b      	ldr	r3, [r7, #4]
 802ea76:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ea78:	687b      	ldr	r3, [r7, #4]
 802ea7a:	2201      	movs	r2, #1
 802ea7c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ea80:	687b      	ldr	r3, [r7, #4]
 802ea82:	2200      	movs	r2, #0
 802ea84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ea88:	2301      	movs	r3, #1
 802ea8a:	e0c8      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ea8c:	687b      	ldr	r3, [r7, #4]
 802ea8e:	681b      	ldr	r3, [r3, #0]
 802ea90:	681a      	ldr	r2, [r3, #0]
 802ea92:	687b      	ldr	r3, [r7, #4]
 802ea94:	681b      	ldr	r3, [r3, #0]
 802ea96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ea9a:	601a      	str	r2, [r3, #0]
      }
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Then the payload: cleartext payload (not the ciphertext payload).
  Write input Data, no output Data to get */
  if (hcryp->Size != 0U)
 802ea9c:	687b      	ldr	r3, [r7, #4]
 802ea9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eaa0:	2b00      	cmp	r3, #0
 802eaa2:	f000 80bb 	beq.w	802ec1c <CRYP_AESCCM_Process+0x56c>
  {
    if ((hcryp->Size % 16U) != 0U)
 802eaa6:	687b      	ldr	r3, [r7, #4]
 802eaa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eaaa:	f003 030f 	and.w	r3, r3, #15
 802eaae:	b29b      	uxth	r3, r3
 802eab0:	2b00      	cmp	r3, #0
 802eab2:	d003      	beq.n	802eabc <CRYP_AESCCM_Process+0x40c>
    {
      /* recalculate  wordsize */
      wordsize = ((wordsize / 4U) * 4U) ;
 802eab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802eab6:	f023 0303 	bic.w	r3, r3, #3
 802eaba:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 802eabc:	f7fd fc6a 	bl	802c394 <HAL_GetTick>
 802eac0:	6138      	str	r0, [r7, #16]
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 802eac2:	687b      	ldr	r3, [r7, #4]
 802eac4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802eac6:	847b      	strh	r3, [r7, #34]	; 0x22

    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802eac8:	e02d      	b.n	802eb26 <CRYP_AESCCM_Process+0x476>
    {
      /* Write plain data and get cipher data */
      CRYP_AES_ProcessData(hcryp, Timeout);
 802eaca:	6839      	ldr	r1, [r7, #0]
 802eacc:	6878      	ldr	r0, [r7, #4]
 802eace:	f7ff fbda 	bl	802e286 <CRYP_AES_ProcessData>

      /*Temporary CrypOutCount Value*/
      outcount = hcryp->CrypOutCount;
 802ead2:	687b      	ldr	r3, [r7, #4]
 802ead4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802ead6:	847b      	strh	r3, [r7, #34]	; 0x22

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 802ead8:	683b      	ldr	r3, [r7, #0]
 802eada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802eade:	d022      	beq.n	802eb26 <CRYP_AESCCM_Process+0x476>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802eae0:	f7fd fc58 	bl	802c394 <HAL_GetTick>
 802eae4:	4602      	mov	r2, r0
 802eae6:	693b      	ldr	r3, [r7, #16]
 802eae8:	1ad3      	subs	r3, r2, r3
 802eaea:	683a      	ldr	r2, [r7, #0]
 802eaec:	429a      	cmp	r2, r3
 802eaee:	d302      	bcc.n	802eaf6 <CRYP_AESCCM_Process+0x446>
 802eaf0:	683b      	ldr	r3, [r7, #0]
 802eaf2:	2b00      	cmp	r3, #0
 802eaf4:	d117      	bne.n	802eb26 <CRYP_AESCCM_Process+0x476>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802eaf6:	687b      	ldr	r3, [r7, #4]
 802eaf8:	681b      	ldr	r3, [r3, #0]
 802eafa:	681a      	ldr	r2, [r3, #0]
 802eafc:	687b      	ldr	r3, [r7, #4]
 802eafe:	681b      	ldr	r3, [r3, #0]
 802eb00:	f022 0201 	bic.w	r2, r2, #1
 802eb04:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802eb06:	687b      	ldr	r3, [r7, #4]
 802eb08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802eb0a:	f043 0210 	orr.w	r2, r3, #16
 802eb0e:	687b      	ldr	r3, [r7, #4]
 802eb10:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802eb12:	687b      	ldr	r3, [r7, #4]
 802eb14:	2201      	movs	r2, #1
 802eb16:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802eb1a:	687b      	ldr	r3, [r7, #4]
 802eb1c:	2200      	movs	r2, #0
 802eb1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802eb22:	2301      	movs	r3, #1
 802eb24:	e07b      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
    while ((hcryp->CrypInCount < wordsize) && (outcount < wordsize))
 802eb26:	687b      	ldr	r3, [r7, #4]
 802eb28:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eb2a:	b29b      	uxth	r3, r3
 802eb2c:	461a      	mov	r2, r3
 802eb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802eb30:	4293      	cmp	r3, r2
 802eb32:	d903      	bls.n	802eb3c <CRYP_AESCCM_Process+0x48c>
 802eb34:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802eb36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802eb38:	429a      	cmp	r2, r3
 802eb3a:	d8c6      	bhi.n	802eaca <CRYP_AESCCM_Process+0x41a>
        }
      }
    }

    if ((hcryp->Size % 16U) != 0U)
 802eb3c:	687b      	ldr	r3, [r7, #4]
 802eb3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eb40:	f003 030f 	and.w	r3, r3, #15
 802eb44:	b29b      	uxth	r3, r3
 802eb46:	2b00      	cmp	r3, #0
 802eb48:	d068      	beq.n	802ec1c <CRYP_AESCCM_Process+0x56c>
    {
      /* Compute the number of padding bytes in last block of payload */
      npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802eb4a:	687b      	ldr	r3, [r7, #4]
 802eb4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802eb4e:	091b      	lsrs	r3, r3, #4
 802eb50:	b29b      	uxth	r3, r3
 802eb52:	3301      	adds	r3, #1
 802eb54:	011b      	lsls	r3, r3, #4
 802eb56:	687a      	ldr	r2, [r7, #4]
 802eb58:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802eb5a:	1a9b      	subs	r3, r3, r2
 802eb5c:	60fb      	str	r3, [r7, #12]

      /* Number of valid words (lastwordsize) in last block */
      if ((npblb % 4U) == 0U)
 802eb5e:	68fb      	ldr	r3, [r7, #12]
 802eb60:	f003 0303 	and.w	r3, r3, #3
 802eb64:	2b00      	cmp	r3, #0
 802eb66:	d105      	bne.n	802eb74 <CRYP_AESCCM_Process+0x4c4>
      {
        lastwordsize = (16U - npblb) / 4U;
 802eb68:	68fb      	ldr	r3, [r7, #12]
 802eb6a:	f1c3 0310 	rsb	r3, r3, #16
 802eb6e:	089b      	lsrs	r3, r3, #2
 802eb70:	617b      	str	r3, [r7, #20]
 802eb72:	e005      	b.n	802eb80 <CRYP_AESCCM_Process+0x4d0>
      }
      else
      {
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 802eb74:	68fb      	ldr	r3, [r7, #12]
 802eb76:	f1c3 0310 	rsb	r3, r3, #16
 802eb7a:	089b      	lsrs	r3, r3, #2
 802eb7c:	3301      	adds	r3, #1
 802eb7e:	617b      	str	r3, [r7, #20]
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802eb80:	2300      	movs	r3, #0
 802eb82:	61bb      	str	r3, [r7, #24]
 802eb84:	e014      	b.n	802ebb0 <CRYP_AESCCM_Process+0x500>
      {
        /* Write the last input block in the IN FIFO */
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802eb86:	687b      	ldr	r3, [r7, #4]
 802eb88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802eb8a:	687b      	ldr	r3, [r7, #4]
 802eb8c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eb8e:	b29b      	uxth	r3, r3
 802eb90:	009b      	lsls	r3, r3, #2
 802eb92:	441a      	add	r2, r3
 802eb94:	687b      	ldr	r3, [r7, #4]
 802eb96:	681b      	ldr	r3, [r3, #0]
 802eb98:	6812      	ldr	r2, [r2, #0]
 802eb9a:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 802eb9c:	687b      	ldr	r3, [r7, #4]
 802eb9e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802eba0:	b29b      	uxth	r3, r3
 802eba2:	3301      	adds	r3, #1
 802eba4:	b29a      	uxth	r2, r3
 802eba6:	687b      	ldr	r3, [r7, #4]
 802eba8:	875a      	strh	r2, [r3, #58]	; 0x3a
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 802ebaa:	69bb      	ldr	r3, [r7, #24]
 802ebac:	3301      	adds	r3, #1
 802ebae:	61bb      	str	r3, [r7, #24]
 802ebb0:	69ba      	ldr	r2, [r7, #24]
 802ebb2:	697b      	ldr	r3, [r7, #20]
 802ebb4:	429a      	cmp	r2, r3
 802ebb6:	d3e6      	bcc.n	802eb86 <CRYP_AESCCM_Process+0x4d6>
      }
      while (loopcounter < 4U)
 802ebb8:	e006      	b.n	802ebc8 <CRYP_AESCCM_Process+0x518>
      {
        /* Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR  = 0U;
 802ebba:	687b      	ldr	r3, [r7, #4]
 802ebbc:	681b      	ldr	r3, [r3, #0]
 802ebbe:	2200      	movs	r2, #0
 802ebc0:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802ebc2:	69bb      	ldr	r3, [r7, #24]
 802ebc4:	3301      	adds	r3, #1
 802ebc6:	61bb      	str	r3, [r7, #24]
      while (loopcounter < 4U)
 802ebc8:	69bb      	ldr	r3, [r7, #24]
 802ebca:	2b03      	cmp	r3, #3
 802ebcc:	d9f5      	bls.n	802ebba <CRYP_AESCCM_Process+0x50a>
      }
      /* Wait for CCF flag to be raised */
      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ebce:	6839      	ldr	r1, [r7, #0]
 802ebd0:	6878      	ldr	r0, [r7, #4]
 802ebd2:	f000 fc71 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802ebd6:	4603      	mov	r3, r0
 802ebd8:	2b00      	cmp	r3, #0
 802ebda:	d017      	beq.n	802ec0c <CRYP_AESCCM_Process+0x55c>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802ebdc:	687b      	ldr	r3, [r7, #4]
 802ebde:	681b      	ldr	r3, [r3, #0]
 802ebe0:	681a      	ldr	r2, [r3, #0]
 802ebe2:	687b      	ldr	r3, [r7, #4]
 802ebe4:	681b      	ldr	r3, [r3, #0]
 802ebe6:	f022 0201 	bic.w	r2, r2, #1
 802ebea:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ebec:	687b      	ldr	r3, [r7, #4]
 802ebee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ebf0:	f043 0210 	orr.w	r2, r3, #16
 802ebf4:	687b      	ldr	r3, [r7, #4]
 802ebf6:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802ebf8:	687b      	ldr	r3, [r7, #4]
 802ebfa:	2201      	movs	r2, #1
 802ebfc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802ec00:	687b      	ldr	r3, [r7, #4]
 802ec02:	2200      	movs	r2, #0
 802ec04:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ec08:	2301      	movs	r3, #1
 802ec0a:	e008      	b.n	802ec1e <CRYP_AESCCM_Process+0x56e>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ec0c:	687b      	ldr	r3, [r7, #4]
 802ec0e:	681b      	ldr	r3, [r3, #0]
 802ec10:	681a      	ldr	r2, [r3, #0]
 802ec12:	687b      	ldr	r3, [r7, #4]
 802ec14:	681b      	ldr	r3, [r3, #0]
 802ec16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ec1a:	601a      	str	r2, [r3, #0]
    CRYP_Workaround(hcryp, Timeout);
  }
#endif /* CRYP */

  /* Return function status */
  return HAL_OK;
 802ec1c:	2300      	movs	r3, #0
}
 802ec1e:	4618      	mov	r0, r3
 802ec20:	3728      	adds	r7, #40	; 0x28
 802ec22:	46bd      	mov	sp, r7
 802ec24:	bd80      	pop	{r7, pc}

0802ec26 <CRYP_GCMCCM_SetHeaderPhase>:
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @param  Timeout: Timeout value
  * @retval state
  */
static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802ec26:	b580      	push	{r7, lr}
 802ec28:	b084      	sub	sp, #16
 802ec2a:	af00      	add	r7, sp, #0
 802ec2c:	6078      	str	r0, [r7, #4]
 802ec2e:	6039      	str	r1, [r7, #0]
  uint32_t loopcounter;

  /***************************** Header phase for GCM/GMAC or CCM *********************************/

  if ((hcryp->Init.HeaderSize != 0U))
 802ec30:	687b      	ldr	r3, [r7, #4]
 802ec32:	69db      	ldr	r3, [r3, #28]
 802ec34:	2b00      	cmp	r3, #0
 802ec36:	f000 8176 	beq.w	802ef26 <CRYP_GCMCCM_SetHeaderPhase+0x300>
      return HAL_ERROR;
    }

#else /* AES */

    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802ec3a:	687b      	ldr	r3, [r7, #4]
 802ec3c:	695b      	ldr	r3, [r3, #20]
 802ec3e:	2b60      	cmp	r3, #96	; 0x60
 802ec40:	d122      	bne.n	802ec88 <CRYP_GCMCCM_SetHeaderPhase+0x62>
    {
      /* Workaround 1 :only AES before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802ec42:	687b      	ldr	r3, [r7, #4]
 802ec44:	681b      	ldr	r3, [r3, #0]
 802ec46:	681b      	ldr	r3, [r3, #0]
 802ec48:	f023 0106 	bic.w	r1, r3, #6
 802ec4c:	687b      	ldr	r3, [r7, #4]
 802ec4e:	685a      	ldr	r2, [r3, #4]
 802ec50:	687b      	ldr	r3, [r7, #4]
 802ec52:	681b      	ldr	r3, [r3, #0]
 802ec54:	430a      	orrs	r2, r1
 802ec56:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802ec58:	687b      	ldr	r3, [r7, #4]
 802ec5a:	681b      	ldr	r3, [r3, #0]
 802ec5c:	681a      	ldr	r2, [r3, #0]
 802ec5e:	687b      	ldr	r3, [r7, #4]
 802ec60:	681b      	ldr	r3, [r3, #0]
 802ec62:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802ec66:	601a      	str	r2, [r3, #0]
 802ec68:	687b      	ldr	r3, [r7, #4]
 802ec6a:	681b      	ldr	r3, [r3, #0]
 802ec6c:	681a      	ldr	r2, [r3, #0]
 802ec6e:	687b      	ldr	r3, [r7, #4]
 802ec70:	681b      	ldr	r3, [r3, #0]
 802ec72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802ec76:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802ec78:	687b      	ldr	r3, [r7, #4]
 802ec7a:	681b      	ldr	r3, [r3, #0]
 802ec7c:	681a      	ldr	r2, [r3, #0]
 802ec7e:	687b      	ldr	r3, [r7, #4]
 802ec80:	681b      	ldr	r3, [r3, #0]
 802ec82:	f042 0201 	orr.w	r2, r2, #1
 802ec86:	601a      	str	r2, [r3, #0]

    }
    if ((hcryp->Init.HeaderSize % 4U) == 0U)
 802ec88:	687b      	ldr	r3, [r7, #4]
 802ec8a:	69db      	ldr	r3, [r3, #28]
 802ec8c:	f003 0303 	and.w	r3, r3, #3
 802ec90:	2b00      	cmp	r3, #0
 802ec92:	d17a      	bne.n	802ed8a <CRYP_GCMCCM_SetHeaderPhase+0x164>
    {
      /* HeaderSize %4, no padding */
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802ec94:	2300      	movs	r3, #0
 802ec96:	60fb      	str	r3, [r7, #12]
 802ec98:	e071      	b.n	802ed7e <CRYP_GCMCCM_SetHeaderPhase+0x158>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ec9a:	687b      	ldr	r3, [r7, #4]
 802ec9c:	699a      	ldr	r2, [r3, #24]
 802ec9e:	687b      	ldr	r3, [r7, #4]
 802eca0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802eca2:	b29b      	uxth	r3, r3
 802eca4:	009b      	lsls	r3, r3, #2
 802eca6:	441a      	add	r2, r3
 802eca8:	687b      	ldr	r3, [r7, #4]
 802ecaa:	681b      	ldr	r3, [r3, #0]
 802ecac:	6812      	ldr	r2, [r2, #0]
 802ecae:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecb0:	687b      	ldr	r3, [r7, #4]
 802ecb2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecb4:	b29b      	uxth	r3, r3
 802ecb6:	3301      	adds	r3, #1
 802ecb8:	b29a      	uxth	r2, r3
 802ecba:	687b      	ldr	r3, [r7, #4]
 802ecbc:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ecbe:	687b      	ldr	r3, [r7, #4]
 802ecc0:	699a      	ldr	r2, [r3, #24]
 802ecc2:	687b      	ldr	r3, [r7, #4]
 802ecc4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecc6:	b29b      	uxth	r3, r3
 802ecc8:	009b      	lsls	r3, r3, #2
 802ecca:	441a      	add	r2, r3
 802eccc:	687b      	ldr	r3, [r7, #4]
 802ecce:	681b      	ldr	r3, [r3, #0]
 802ecd0:	6812      	ldr	r2, [r2, #0]
 802ecd2:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecd4:	687b      	ldr	r3, [r7, #4]
 802ecd6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecd8:	b29b      	uxth	r3, r3
 802ecda:	3301      	adds	r3, #1
 802ecdc:	b29a      	uxth	r2, r3
 802ecde:	687b      	ldr	r3, [r7, #4]
 802ece0:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ece2:	687b      	ldr	r3, [r7, #4]
 802ece4:	699a      	ldr	r2, [r3, #24]
 802ece6:	687b      	ldr	r3, [r7, #4]
 802ece8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecea:	b29b      	uxth	r3, r3
 802ecec:	009b      	lsls	r3, r3, #2
 802ecee:	441a      	add	r2, r3
 802ecf0:	687b      	ldr	r3, [r7, #4]
 802ecf2:	681b      	ldr	r3, [r3, #0]
 802ecf4:	6812      	ldr	r2, [r2, #0]
 802ecf6:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ecf8:	687b      	ldr	r3, [r7, #4]
 802ecfa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ecfc:	b29b      	uxth	r3, r3
 802ecfe:	3301      	adds	r3, #1
 802ed00:	b29a      	uxth	r2, r3
 802ed02:	687b      	ldr	r3, [r7, #4]
 802ed04:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ed06:	687b      	ldr	r3, [r7, #4]
 802ed08:	699a      	ldr	r2, [r3, #24]
 802ed0a:	687b      	ldr	r3, [r7, #4]
 802ed0c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed0e:	b29b      	uxth	r3, r3
 802ed10:	009b      	lsls	r3, r3, #2
 802ed12:	441a      	add	r2, r3
 802ed14:	687b      	ldr	r3, [r7, #4]
 802ed16:	681b      	ldr	r3, [r3, #0]
 802ed18:	6812      	ldr	r2, [r2, #0]
 802ed1a:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ed1c:	687b      	ldr	r3, [r7, #4]
 802ed1e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed20:	b29b      	uxth	r3, r3
 802ed22:	3301      	adds	r3, #1
 802ed24:	b29a      	uxth	r2, r3
 802ed26:	687b      	ldr	r3, [r7, #4]
 802ed28:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ed2a:	6839      	ldr	r1, [r7, #0]
 802ed2c:	6878      	ldr	r0, [r7, #4]
 802ed2e:	f000 fbc3 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802ed32:	4603      	mov	r3, r0
 802ed34:	2b00      	cmp	r3, #0
 802ed36:	d017      	beq.n	802ed68 <CRYP_GCMCCM_SetHeaderPhase+0x142>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ed38:	687b      	ldr	r3, [r7, #4]
 802ed3a:	681b      	ldr	r3, [r3, #0]
 802ed3c:	681a      	ldr	r2, [r3, #0]
 802ed3e:	687b      	ldr	r3, [r7, #4]
 802ed40:	681b      	ldr	r3, [r3, #0]
 802ed42:	f022 0201 	bic.w	r2, r2, #1
 802ed46:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ed48:	687b      	ldr	r3, [r7, #4]
 802ed4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ed4c:	f043 0210 	orr.w	r2, r3, #16
 802ed50:	687b      	ldr	r3, [r7, #4]
 802ed52:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ed54:	687b      	ldr	r3, [r7, #4]
 802ed56:	2201      	movs	r2, #1
 802ed58:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ed5c:	687b      	ldr	r3, [r7, #4]
 802ed5e:	2200      	movs	r2, #0
 802ed60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ed64:	2301      	movs	r3, #1
 802ed66:	e106      	b.n	802ef76 <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ed68:	687b      	ldr	r3, [r7, #4]
 802ed6a:	681b      	ldr	r3, [r3, #0]
 802ed6c:	681a      	ldr	r2, [r3, #0]
 802ed6e:	687b      	ldr	r3, [r7, #4]
 802ed70:	681b      	ldr	r3, [r3, #0]
 802ed72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ed76:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U)
 802ed78:	68fb      	ldr	r3, [r7, #12]
 802ed7a:	3304      	adds	r3, #4
 802ed7c:	60fb      	str	r3, [r7, #12]
 802ed7e:	687b      	ldr	r3, [r7, #4]
 802ed80:	69db      	ldr	r3, [r3, #28]
 802ed82:	68fa      	ldr	r2, [r7, #12]
 802ed84:	429a      	cmp	r2, r3
 802ed86:	d388      	bcc.n	802ec9a <CRYP_GCMCCM_SetHeaderPhase+0x74>
 802ed88:	e0f4      	b.n	802ef74 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
      }
    }
    else
    {
      /*Write header block in the IN FIFO without last block */
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ed8a:	2300      	movs	r3, #0
 802ed8c:	60fb      	str	r3, [r7, #12]
 802ed8e:	e071      	b.n	802ee74 <CRYP_GCMCCM_SetHeaderPhase+0x24e>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ed90:	687b      	ldr	r3, [r7, #4]
 802ed92:	699a      	ldr	r2, [r3, #24]
 802ed94:	687b      	ldr	r3, [r7, #4]
 802ed96:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ed98:	b29b      	uxth	r3, r3
 802ed9a:	009b      	lsls	r3, r3, #2
 802ed9c:	441a      	add	r2, r3
 802ed9e:	687b      	ldr	r3, [r7, #4]
 802eda0:	681b      	ldr	r3, [r3, #0]
 802eda2:	6812      	ldr	r2, [r2, #0]
 802eda4:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802eda6:	687b      	ldr	r3, [r7, #4]
 802eda8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edaa:	b29b      	uxth	r3, r3
 802edac:	3301      	adds	r3, #1
 802edae:	b29a      	uxth	r2, r3
 802edb0:	687b      	ldr	r3, [r7, #4]
 802edb2:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802edb4:	687b      	ldr	r3, [r7, #4]
 802edb6:	699a      	ldr	r2, [r3, #24]
 802edb8:	687b      	ldr	r3, [r7, #4]
 802edba:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edbc:	b29b      	uxth	r3, r3
 802edbe:	009b      	lsls	r3, r3, #2
 802edc0:	441a      	add	r2, r3
 802edc2:	687b      	ldr	r3, [r7, #4]
 802edc4:	681b      	ldr	r3, [r3, #0]
 802edc6:	6812      	ldr	r2, [r2, #0]
 802edc8:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802edca:	687b      	ldr	r3, [r7, #4]
 802edcc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edce:	b29b      	uxth	r3, r3
 802edd0:	3301      	adds	r3, #1
 802edd2:	b29a      	uxth	r2, r3
 802edd4:	687b      	ldr	r3, [r7, #4]
 802edd6:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802edd8:	687b      	ldr	r3, [r7, #4]
 802edda:	699a      	ldr	r2, [r3, #24]
 802eddc:	687b      	ldr	r3, [r7, #4]
 802edde:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ede0:	b29b      	uxth	r3, r3
 802ede2:	009b      	lsls	r3, r3, #2
 802ede4:	441a      	add	r2, r3
 802ede6:	687b      	ldr	r3, [r7, #4]
 802ede8:	681b      	ldr	r3, [r3, #0]
 802edea:	6812      	ldr	r2, [r2, #0]
 802edec:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802edee:	687b      	ldr	r3, [r7, #4]
 802edf0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802edf2:	b29b      	uxth	r3, r3
 802edf4:	3301      	adds	r3, #1
 802edf6:	b29a      	uxth	r2, r3
 802edf8:	687b      	ldr	r3, [r7, #4]
 802edfa:	871a      	strh	r2, [r3, #56]	; 0x38
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802edfc:	687b      	ldr	r3, [r7, #4]
 802edfe:	699a      	ldr	r2, [r3, #24]
 802ee00:	687b      	ldr	r3, [r7, #4]
 802ee02:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ee04:	b29b      	uxth	r3, r3
 802ee06:	009b      	lsls	r3, r3, #2
 802ee08:	441a      	add	r2, r3
 802ee0a:	687b      	ldr	r3, [r7, #4]
 802ee0c:	681b      	ldr	r3, [r3, #0]
 802ee0e:	6812      	ldr	r2, [r2, #0]
 802ee10:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ee12:	687b      	ldr	r3, [r7, #4]
 802ee14:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ee16:	b29b      	uxth	r3, r3
 802ee18:	3301      	adds	r3, #1
 802ee1a:	b29a      	uxth	r2, r3
 802ee1c:	687b      	ldr	r3, [r7, #4]
 802ee1e:	871a      	strh	r2, [r3, #56]	; 0x38

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802ee20:	6839      	ldr	r1, [r7, #0]
 802ee22:	6878      	ldr	r0, [r7, #4]
 802ee24:	f000 fb48 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802ee28:	4603      	mov	r3, r0
 802ee2a:	2b00      	cmp	r3, #0
 802ee2c:	d017      	beq.n	802ee5e <CRYP_GCMCCM_SetHeaderPhase+0x238>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 802ee2e:	687b      	ldr	r3, [r7, #4]
 802ee30:	681b      	ldr	r3, [r3, #0]
 802ee32:	681a      	ldr	r2, [r3, #0]
 802ee34:	687b      	ldr	r3, [r7, #4]
 802ee36:	681b      	ldr	r3, [r3, #0]
 802ee38:	f022 0201 	bic.w	r2, r2, #1
 802ee3c:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802ee3e:	687b      	ldr	r3, [r7, #4]
 802ee40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802ee42:	f043 0210 	orr.w	r2, r3, #16
 802ee46:	687b      	ldr	r3, [r7, #4]
 802ee48:	651a      	str	r2, [r3, #80]	; 0x50
          hcryp->State = HAL_CRYP_STATE_READY;
 802ee4a:	687b      	ldr	r3, [r7, #4]
 802ee4c:	2201      	movs	r2, #1
 802ee4e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 802ee52:	687b      	ldr	r3, [r7, #4]
 802ee54:	2200      	movs	r2, #0
 802ee56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
          return HAL_ERROR;
 802ee5a:	2301      	movs	r3, #1
 802ee5c:	e08b      	b.n	802ef76 <CRYP_GCMCCM_SetHeaderPhase+0x350>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ee5e:	687b      	ldr	r3, [r7, #4]
 802ee60:	681b      	ldr	r3, [r3, #0]
 802ee62:	681a      	ldr	r2, [r3, #0]
 802ee64:	687b      	ldr	r3, [r7, #4]
 802ee66:	681b      	ldr	r3, [r3, #0]
 802ee68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ee6c:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U)
 802ee6e:	68fb      	ldr	r3, [r7, #12]
 802ee70:	3304      	adds	r3, #4
 802ee72:	60fb      	str	r3, [r7, #12]
 802ee74:	687b      	ldr	r3, [r7, #4]
 802ee76:	69db      	ldr	r3, [r3, #28]
 802ee78:	f023 0303 	bic.w	r3, r3, #3
 802ee7c:	68fa      	ldr	r2, [r7, #12]
 802ee7e:	429a      	cmp	r2, r3
 802ee80:	d386      	bcc.n	802ed90 <CRYP_GCMCCM_SetHeaderPhase+0x16a>
      }
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802ee82:	2300      	movs	r3, #0
 802ee84:	60fb      	str	r3, [r7, #12]
 802ee86:	e014      	b.n	802eeb2 <CRYP_GCMCCM_SetHeaderPhase+0x28c>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 802ee88:	687b      	ldr	r3, [r7, #4]
 802ee8a:	699a      	ldr	r2, [r3, #24]
 802ee8c:	687b      	ldr	r3, [r7, #4]
 802ee8e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802ee90:	b29b      	uxth	r3, r3
 802ee92:	009b      	lsls	r3, r3, #2
 802ee94:	441a      	add	r2, r3
 802ee96:	687b      	ldr	r3, [r7, #4]
 802ee98:	681b      	ldr	r3, [r3, #0]
 802ee9a:	6812      	ldr	r2, [r2, #0]
 802ee9c:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 802ee9e:	687b      	ldr	r3, [r7, #4]
 802eea0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 802eea2:	b29b      	uxth	r3, r3
 802eea4:	3301      	adds	r3, #1
 802eea6:	b29a      	uxth	r2, r3
 802eea8:	687b      	ldr	r3, [r7, #4]
 802eeaa:	871a      	strh	r2, [r3, #56]	; 0x38
      for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++)
 802eeac:	68fb      	ldr	r3, [r7, #12]
 802eeae:	3301      	adds	r3, #1
 802eeb0:	60fb      	str	r3, [r7, #12]
 802eeb2:	687b      	ldr	r3, [r7, #4]
 802eeb4:	69db      	ldr	r3, [r3, #28]
 802eeb6:	f003 0303 	and.w	r3, r3, #3
 802eeba:	68fa      	ldr	r2, [r7, #12]
 802eebc:	429a      	cmp	r2, r3
 802eebe:	d3e3      	bcc.n	802ee88 <CRYP_GCMCCM_SetHeaderPhase+0x262>
      }
      while (loopcounter < 4U)
 802eec0:	e006      	b.n	802eed0 <CRYP_GCMCCM_SetHeaderPhase+0x2aa>
      {
        /*Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 802eec2:	687b      	ldr	r3, [r7, #4]
 802eec4:	681b      	ldr	r3, [r3, #0]
 802eec6:	2200      	movs	r2, #0
 802eec8:	609a      	str	r2, [r3, #8]
        loopcounter++;
 802eeca:	68fb      	ldr	r3, [r7, #12]
 802eecc:	3301      	adds	r3, #1
 802eece:	60fb      	str	r3, [r7, #12]
      while (loopcounter < 4U)
 802eed0:	68fb      	ldr	r3, [r7, #12]
 802eed2:	2b03      	cmp	r3, #3
 802eed4:	d9f5      	bls.n	802eec2 <CRYP_GCMCCM_SetHeaderPhase+0x29c>
      }

      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802eed6:	6839      	ldr	r1, [r7, #0]
 802eed8:	6878      	ldr	r0, [r7, #4]
 802eeda:	f000 faed 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802eede:	4603      	mov	r3, r0
 802eee0:	2b00      	cmp	r3, #0
 802eee2:	d017      	beq.n	802ef14 <CRYP_GCMCCM_SetHeaderPhase+0x2ee>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 802eee4:	687b      	ldr	r3, [r7, #4]
 802eee6:	681b      	ldr	r3, [r3, #0]
 802eee8:	681a      	ldr	r2, [r3, #0]
 802eeea:	687b      	ldr	r3, [r7, #4]
 802eeec:	681b      	ldr	r3, [r3, #0]
 802eeee:	f022 0201 	bic.w	r2, r2, #1
 802eef2:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802eef4:	687b      	ldr	r3, [r7, #4]
 802eef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802eef8:	f043 0210 	orr.w	r2, r3, #16
 802eefc:	687b      	ldr	r3, [r7, #4]
 802eefe:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 802ef00:	687b      	ldr	r3, [r7, #4]
 802ef02:	2201      	movs	r2, #1
 802ef04:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 802ef08:	687b      	ldr	r3, [r7, #4]
 802ef0a:	2200      	movs	r2, #0
 802ef0c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 802ef10:	2301      	movs	r3, #1
 802ef12:	e030      	b.n	802ef76 <CRYP_GCMCCM_SetHeaderPhase+0x350>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802ef14:	687b      	ldr	r3, [r7, #4]
 802ef16:	681b      	ldr	r3, [r3, #0]
 802ef18:	681a      	ldr	r2, [r3, #0]
 802ef1a:	687b      	ldr	r3, [r7, #4]
 802ef1c:	681b      	ldr	r3, [r3, #0]
 802ef1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802ef22:	601a      	str	r2, [r3, #0]
 802ef24:	e026      	b.n	802ef74 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
#endif /* End AES or CRYP */
  }
  else
  {
#if defined(AES)
    if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)
 802ef26:	687b      	ldr	r3, [r7, #4]
 802ef28:	695b      	ldr	r3, [r3, #20]
 802ef2a:	2b60      	cmp	r3, #96	; 0x60
 802ef2c:	d122      	bne.n	802ef74 <CRYP_GCMCCM_SetHeaderPhase+0x34e>
    {
      /*Workaround 1: only AES, before re-enabling the IP, datatype can be configured.*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 802ef2e:	687b      	ldr	r3, [r7, #4]
 802ef30:	681b      	ldr	r3, [r3, #0]
 802ef32:	681b      	ldr	r3, [r3, #0]
 802ef34:	f023 0106 	bic.w	r1, r3, #6
 802ef38:	687b      	ldr	r3, [r7, #4]
 802ef3a:	685a      	ldr	r2, [r3, #4]
 802ef3c:	687b      	ldr	r3, [r7, #4]
 802ef3e:	681b      	ldr	r3, [r3, #0]
 802ef40:	430a      	orrs	r2, r1
 802ef42:	601a      	str	r2, [r3, #0]

      /* Select header phase */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 802ef44:	687b      	ldr	r3, [r7, #4]
 802ef46:	681b      	ldr	r3, [r3, #0]
 802ef48:	681a      	ldr	r2, [r3, #0]
 802ef4a:	687b      	ldr	r3, [r7, #4]
 802ef4c:	681b      	ldr	r3, [r3, #0]
 802ef4e:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 802ef52:	601a      	str	r2, [r3, #0]
 802ef54:	687b      	ldr	r3, [r7, #4]
 802ef56:	681b      	ldr	r3, [r3, #0]
 802ef58:	681a      	ldr	r2, [r3, #0]
 802ef5a:	687b      	ldr	r3, [r7, #4]
 802ef5c:	681b      	ldr	r3, [r3, #0]
 802ef5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802ef62:	601a      	str	r2, [r3, #0]

      /* Enable the CRYP peripheral */
      __HAL_CRYP_ENABLE(hcryp);
 802ef64:	687b      	ldr	r3, [r7, #4]
 802ef66:	681b      	ldr	r3, [r3, #0]
 802ef68:	681a      	ldr	r2, [r3, #0]
 802ef6a:	687b      	ldr	r3, [r7, #4]
 802ef6c:	681b      	ldr	r3, [r3, #0]
 802ef6e:	f042 0201 	orr.w	r2, r2, #1
 802ef72:	601a      	str	r2, [r3, #0]
    }
#endif /* AES */
  }
  /* Return function status */
  return HAL_OK;
 802ef74:	2300      	movs	r3, #0
}
 802ef76:	4618      	mov	r0, r3
 802ef78:	3710      	adds	r7, #16
 802ef7a:	46bd      	mov	sp, r7
 802ef7c:	bd80      	pop	{r7, pc}
	...

0802ef80 <CRYP_Workaround>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval None
  */
static void CRYP_Workaround(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802ef80:	b580      	push	{r7, lr}
 802ef82:	b098      	sub	sp, #96	; 0x60
 802ef84:	af00      	add	r7, sp, #0
 802ef86:	6078      	str	r0, [r7, #4]
 802ef88:	6039      	str	r1, [r7, #0]
#if defined(CRYP)
  uint32_t  iv1temp;
  uint32_t  temp[4] = {0};
  uint32_t  temp2[4] = {0};
#endif /* CRYP */
  uint32_t intermediate_data[4] = {0};
 802ef8a:	f107 0308 	add.w	r3, r7, #8
 802ef8e:	2200      	movs	r2, #0
 802ef90:	601a      	str	r2, [r3, #0]
 802ef92:	605a      	str	r2, [r3, #4]
 802ef94:	609a      	str	r2, [r3, #8]
 802ef96:	60da      	str	r2, [r3, #12]
  uint32_t index;

  /* Compute the number of padding bytes in last block of payload */
  npblb = ((((uint32_t)(hcryp->Size) / 16U) + 1U) * 16U) - (uint32_t)(hcryp->Size);
 802ef98:	687b      	ldr	r3, [r7, #4]
 802ef9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802ef9c:	091b      	lsrs	r3, r3, #4
 802ef9e:	b29b      	uxth	r3, r3
 802efa0:	3301      	adds	r3, #1
 802efa2:	011b      	lsls	r3, r3, #4
 802efa4:	687a      	ldr	r2, [r7, #4]
 802efa6:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 802efa8:	1a9b      	subs	r3, r3, r2
 802efaa:	657b      	str	r3, [r7, #84]	; 0x54

  /* Number of valid words (lastwordsize) in last block */
  if ((npblb % 4U) == 0U)
 802efac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802efae:	f003 0303 	and.w	r3, r3, #3
 802efb2:	2b00      	cmp	r3, #0
 802efb4:	d105      	bne.n	802efc2 <CRYP_Workaround+0x42>
  {
    lastwordsize = (16U - npblb) / 4U;
 802efb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802efb8:	f1c3 0310 	rsb	r3, r3, #16
 802efbc:	089b      	lsrs	r3, r3, #2
 802efbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 802efc0:	e005      	b.n	802efce <CRYP_Workaround+0x4e>
  }
  else
  {
    lastwordsize = ((16U - npblb) / 4U) + 1U;
 802efc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802efc4:	f1c3 0310 	rsb	r3, r3, #16
 802efc8:	089b      	lsrs	r3, r3, #2
 802efca:	3301      	adds	r3, #1
 802efcc:	65fb      	str	r3, [r7, #92]	; 0x5c
#else /* AES */

  /*Workaround 2: case GCM encryption, during payload phase and before inserting
  the last block of paylaod, which size is inferior to  128 bits  */

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802efce:	687b      	ldr	r3, [r7, #4]
 802efd0:	681b      	ldr	r3, [r3, #0]
 802efd2:	681b      	ldr	r3, [r3, #0]
 802efd4:	f003 0318 	and.w	r3, r3, #24
 802efd8:	2b00      	cmp	r3, #0
 802efda:	d10b      	bne.n	802eff4 <CRYP_Workaround+0x74>
  {
    /* configured  CHMOD CTR   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_CTR);
 802efdc:	687b      	ldr	r3, [r7, #4]
 802efde:	681b      	ldr	r3, [r3, #0]
 802efe0:	681b      	ldr	r3, [r3, #0]
 802efe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802efe6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802efea:	687a      	ldr	r2, [r7, #4]
 802efec:	6812      	ldr	r2, [r2, #0]
 802efee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802eff2:	6013      	str	r3, [r2, #0]
  }
  /*  last block optionally pad the data with zeros*/
  for (index = 0U; index < lastwordsize; index ++)
 802eff4:	2300      	movs	r3, #0
 802eff6:	65bb      	str	r3, [r7, #88]	; 0x58
 802eff8:	e014      	b.n	802f024 <CRYP_Workaround+0xa4>
  {
    /* Write the last Input block in the IN FIFO */
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 802effa:	687b      	ldr	r3, [r7, #4]
 802effc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802effe:	687b      	ldr	r3, [r7, #4]
 802f000:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802f002:	b29b      	uxth	r3, r3
 802f004:	009b      	lsls	r3, r3, #2
 802f006:	441a      	add	r2, r3
 802f008:	687b      	ldr	r3, [r7, #4]
 802f00a:	681b      	ldr	r3, [r3, #0]
 802f00c:	6812      	ldr	r2, [r2, #0]
 802f00e:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 802f010:	687b      	ldr	r3, [r7, #4]
 802f012:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 802f014:	b29b      	uxth	r3, r3
 802f016:	3301      	adds	r3, #1
 802f018:	b29a      	uxth	r2, r3
 802f01a:	687b      	ldr	r3, [r7, #4]
 802f01c:	875a      	strh	r2, [r3, #58]	; 0x3a
  for (index = 0U; index < lastwordsize; index ++)
 802f01e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f020:	3301      	adds	r3, #1
 802f022:	65bb      	str	r3, [r7, #88]	; 0x58
 802f024:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802f026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f028:	429a      	cmp	r2, r3
 802f02a:	d3e6      	bcc.n	802effa <CRYP_Workaround+0x7a>
  }
  while (index < 4U)
 802f02c:	e006      	b.n	802f03c <CRYP_Workaround+0xbc>
  {
    /* pad the data with zeros to have a complete block */
    hcryp->Instance->DINR  = 0U;
 802f02e:	687b      	ldr	r3, [r7, #4]
 802f030:	681b      	ldr	r3, [r3, #0]
 802f032:	2200      	movs	r2, #0
 802f034:	609a      	str	r2, [r3, #8]
    index++;
 802f036:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f038:	3301      	adds	r3, #1
 802f03a:	65bb      	str	r3, [r7, #88]	; 0x58
  while (index < 4U)
 802f03c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f03e:	2b03      	cmp	r3, #3
 802f040:	d9f5      	bls.n	802f02e <CRYP_Workaround+0xae>
  }
  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802f042:	6839      	ldr	r1, [r7, #0]
 802f044:	6878      	ldr	r0, [r7, #4]
 802f046:	f000 fa37 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802f04a:	4603      	mov	r3, r0
 802f04c:	2b00      	cmp	r3, #0
 802f04e:	d00a      	beq.n	802f066 <CRYP_Workaround+0xe6>
  {
    hcryp->State = HAL_CRYP_STATE_READY;
 802f050:	687b      	ldr	r3, [r7, #4]
 802f052:	2201      	movs	r2, #1
 802f054:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    __HAL_UNLOCK(hcryp);
 802f058:	687b      	ldr	r3, [r7, #4]
 802f05a:	2200      	movs	r2, #0
 802f05c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 802f060:	6878      	ldr	r0, [r7, #4]
 802f062:	f7fe ffc1 	bl	802dfe8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802f066:	687b      	ldr	r3, [r7, #4]
 802f068:	681b      	ldr	r3, [r3, #0]
 802f06a:	681a      	ldr	r2, [r3, #0]
 802f06c:	687b      	ldr	r3, [r7, #4]
 802f06e:	681b      	ldr	r3, [r3, #0]
 802f070:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802f074:	601a      	str	r2, [r3, #0]

  for (index = 0U; index < 4U; index++)
 802f076:	2300      	movs	r3, #0
 802f078:	65bb      	str	r3, [r7, #88]	; 0x58
 802f07a:	e022      	b.n	802f0c2 <CRYP_Workaround+0x142>
  {
    /* Read the Output block from the Output FIFO */
    intermediate_data[index] = hcryp->Instance->DOUTR;
 802f07c:	687b      	ldr	r3, [r7, #4]
 802f07e:	681b      	ldr	r3, [r3, #0]
 802f080:	68da      	ldr	r2, [r3, #12]
 802f082:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f084:	009b      	lsls	r3, r3, #2
 802f086:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f08a:	440b      	add	r3, r1
 802f08c:	f843 2c58 	str.w	r2, [r3, #-88]

    /*intermediate data buffer to be used in  the workaround*/
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = intermediate_data[index];
 802f090:	687b      	ldr	r3, [r7, #4]
 802f092:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802f094:	687b      	ldr	r3, [r7, #4]
 802f096:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802f098:	b29b      	uxth	r3, r3
 802f09a:	009b      	lsls	r3, r3, #2
 802f09c:	441a      	add	r2, r3
 802f09e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f0a0:	009b      	lsls	r3, r3, #2
 802f0a2:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f0a6:	440b      	add	r3, r1
 802f0a8:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802f0ac:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 802f0ae:	687b      	ldr	r3, [r7, #4]
 802f0b0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 802f0b2:	b29b      	uxth	r3, r3
 802f0b4:	3301      	adds	r3, #1
 802f0b6:	b29a      	uxth	r2, r3
 802f0b8:	687b      	ldr	r3, [r7, #4]
 802f0ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  for (index = 0U; index < 4U; index++)
 802f0bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f0be:	3301      	adds	r3, #1
 802f0c0:	65bb      	str	r3, [r7, #88]	; 0x58
 802f0c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f0c4:	2b03      	cmp	r3, #3
 802f0c6:	d9d9      	bls.n	802f07c <CRYP_Workaround+0xfc>
  }

  if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 802f0c8:	687b      	ldr	r3, [r7, #4]
 802f0ca:	681b      	ldr	r3, [r3, #0]
 802f0cc:	681b      	ldr	r3, [r3, #0]
 802f0ce:	f003 0318 	and.w	r3, r3, #24
 802f0d2:	2b00      	cmp	r3, #0
 802f0d4:	f040 81ea 	bne.w	802f4ac <CRYP_Workaround+0x52c>
  {
    /* configured  CHMOD GCM   */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_CHMOD, CRYP_AES_GCM_GMAC);
 802f0d8:	687b      	ldr	r3, [r7, #4]
 802f0da:	681b      	ldr	r3, [r3, #0]
 802f0dc:	681b      	ldr	r3, [r3, #0]
 802f0de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802f0e2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802f0e6:	687a      	ldr	r2, [r7, #4]
 802f0e8:	6812      	ldr	r2, [r2, #0]
 802f0ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802f0ee:	6013      	str	r3, [r2, #0]

    /* Select final phase */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL);
 802f0f0:	687b      	ldr	r3, [r7, #4]
 802f0f2:	681b      	ldr	r3, [r3, #0]
 802f0f4:	681a      	ldr	r2, [r3, #0]
 802f0f6:	687b      	ldr	r3, [r7, #4]
 802f0f8:	681b      	ldr	r3, [r3, #0]
 802f0fa:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 802f0fe:	601a      	str	r2, [r3, #0]

    if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_32B)
 802f100:	687b      	ldr	r3, [r7, #4]
 802f102:	681b      	ldr	r3, [r3, #0]
 802f104:	681b      	ldr	r3, [r3, #0]
 802f106:	f003 0306 	and.w	r3, r3, #6
 802f10a:	2b00      	cmp	r3, #0
 802f10c:	d146      	bne.n	802f19c <CRYP_Workaround+0x21c>
    {
      if ((npblb % 4U) == 1U)
 802f10e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f110:	f003 0303 	and.w	r3, r3, #3
 802f114:	2b01      	cmp	r3, #1
 802f116:	d111      	bne.n	802f13c <CRYP_Workaround+0x1bc>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFFFF00U;
 802f118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f11a:	3b01      	subs	r3, #1
 802f11c:	009b      	lsls	r3, r3, #2
 802f11e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f122:	4413      	add	r3, r2
 802f124:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f128:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f12a:	3b01      	subs	r3, #1
 802f12c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 802f130:	009b      	lsls	r3, r3, #2
 802f132:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f136:	440b      	add	r3, r1
 802f138:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f13c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f13e:	f003 0303 	and.w	r3, r3, #3
 802f142:	2b02      	cmp	r3, #2
 802f144:	d111      	bne.n	802f16a <CRYP_Workaround+0x1ea>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFFFF0000U;
 802f146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f148:	3b01      	subs	r3, #1
 802f14a:	009b      	lsls	r3, r3, #2
 802f14c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f150:	4413      	add	r3, r2
 802f152:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f158:	3b01      	subs	r3, #1
 802f15a:	0c12      	lsrs	r2, r2, #16
 802f15c:	0412      	lsls	r2, r2, #16
 802f15e:	009b      	lsls	r3, r3, #2
 802f160:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f164:	440b      	add	r3, r1
 802f166:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f16a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f16c:	f003 0303 	and.w	r3, r3, #3
 802f170:	2b03      	cmp	r3, #3
 802f172:	f040 8141 	bne.w	802f3f8 <CRYP_Workaround+0x478>
      {
        intermediate_data[lastwordsize - 1U] &= 0xFF000000U;
 802f176:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f178:	3b01      	subs	r3, #1
 802f17a:	009b      	lsls	r3, r3, #2
 802f17c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f180:	4413      	add	r3, r2
 802f182:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f186:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f188:	3b01      	subs	r3, #1
 802f18a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 802f18e:	009b      	lsls	r3, r3, #2
 802f190:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f194:	440b      	add	r3, r1
 802f196:	f843 2c58 	str.w	r2, [r3, #-88]
 802f19a:	e12d      	b.n	802f3f8 <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_8B)
 802f19c:	687b      	ldr	r3, [r7, #4]
 802f19e:	681b      	ldr	r3, [r3, #0]
 802f1a0:	681b      	ldr	r3, [r3, #0]
 802f1a2:	f003 0306 	and.w	r3, r3, #6
 802f1a6:	2b04      	cmp	r3, #4
 802f1a8:	d151      	bne.n	802f24e <CRYP_Workaround+0x2ce>
    {
      if ((npblb % 4U) == 1U)
 802f1aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f1ac:	f003 0303 	and.w	r3, r3, #3
 802f1b0:	2b01      	cmp	r3, #1
 802f1b2:	d115      	bne.n	802f1e0 <CRYP_Workaround+0x260>
 802f1b4:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f1b8:	653b      	str	r3, [r7, #80]	; 0x50
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 802f1ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802f1bc:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFFFF00U);
 802f1be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1c0:	3b01      	subs	r3, #1
 802f1c2:	009b      	lsls	r3, r3, #2
 802f1c4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f1c8:	4413      	add	r3, r2
 802f1ca:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f1ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1d0:	3b01      	subs	r3, #1
 802f1d2:	400a      	ands	r2, r1
 802f1d4:	009b      	lsls	r3, r3, #2
 802f1d6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f1da:	440b      	add	r3, r1
 802f1dc:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f1e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f1e2:	f003 0303 	and.w	r3, r3, #3
 802f1e6:	2b02      	cmp	r3, #2
 802f1e8:	d114      	bne.n	802f214 <CRYP_Workaround+0x294>
 802f1ea:	4bb2      	ldr	r3, [pc, #712]	; (802f4b4 <CRYP_Workaround+0x534>)
 802f1ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 802f1ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802f1f0:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFFFF0000U);
 802f1f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f1f4:	3b01      	subs	r3, #1
 802f1f6:	009b      	lsls	r3, r3, #2
 802f1f8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f1fc:	4413      	add	r3, r2
 802f1fe:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f202:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f204:	3b01      	subs	r3, #1
 802f206:	400a      	ands	r2, r1
 802f208:	009b      	lsls	r3, r3, #2
 802f20a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f20e:	440b      	add	r3, r1
 802f210:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f216:	f003 0303 	and.w	r3, r3, #3
 802f21a:	2b03      	cmp	r3, #3
 802f21c:	f040 80ec 	bne.w	802f3f8 <CRYP_Workaround+0x478>
 802f220:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f224:	64bb      	str	r3, [r7, #72]	; 0x48
 802f226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802f228:	ba19      	rev	r1, r3
      {
        intermediate_data[lastwordsize - 1U] &= __REV(0xFF000000U);
 802f22a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f22c:	3b01      	subs	r3, #1
 802f22e:	009b      	lsls	r3, r3, #2
 802f230:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f234:	4413      	add	r3, r2
 802f236:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f23a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f23c:	3b01      	subs	r3, #1
 802f23e:	400a      	ands	r2, r1
 802f240:	009b      	lsls	r3, r3, #2
 802f242:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f246:	440b      	add	r3, r1
 802f248:	f843 2c58 	str.w	r2, [r3, #-88]
 802f24c:	e0d4      	b.n	802f3f8 <CRYP_Workaround+0x478>
      }
    }
    else if ((hcryp->Instance->CR & AES_CR_DATATYPE) == CRYP_DATATYPE_16B)
 802f24e:	687b      	ldr	r3, [r7, #4]
 802f250:	681b      	ldr	r3, [r3, #0]
 802f252:	681b      	ldr	r3, [r3, #0]
 802f254:	f003 0306 	and.w	r3, r3, #6
 802f258:	2b02      	cmp	r3, #2
 802f25a:	d174      	bne.n	802f346 <CRYP_Workaround+0x3c6>
    {
      if ((npblb % 4U) == 1U)
 802f25c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f25e:	f003 0303 	and.w	r3, r3, #3
 802f262:	2b01      	cmp	r3, #1
 802f264:	d121      	bne.n	802f2aa <CRYP_Workaround+0x32a>
 802f266:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f26a:	647b      	str	r3, [r7, #68]	; 0x44
 802f26c:	2310      	movs	r3, #16
 802f26e:	643b      	str	r3, [r7, #64]	; 0x40
  \param [in]    op2  Number of Bits to rotate
  \return               Rotated value
 */
__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
 802f270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f272:	f003 031f 	and.w	r3, r3, #31
 802f276:	643b      	str	r3, [r7, #64]	; 0x40
  if (op2 == 0U)
 802f278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f27a:	2b00      	cmp	r3, #0
 802f27c:	d101      	bne.n	802f282 <CRYP_Workaround+0x302>
  {
    return op1;
 802f27e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f280:	e002      	b.n	802f288 <CRYP_Workaround+0x308>
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 802f282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802f284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802f286:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFFFF00U), 16);
 802f288:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f28a:	3b01      	subs	r3, #1
 802f28c:	009b      	lsls	r3, r3, #2
 802f28e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f292:	440b      	add	r3, r1
 802f294:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f298:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f29a:	3b01      	subs	r3, #1
 802f29c:	400a      	ands	r2, r1
 802f29e:	009b      	lsls	r3, r3, #2
 802f2a0:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2a4:	440b      	add	r3, r1
 802f2a6:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f2aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2ac:	f003 0303 	and.w	r3, r3, #3
 802f2b0:	2b02      	cmp	r3, #2
 802f2b2:	d120      	bne.n	802f2f6 <CRYP_Workaround+0x376>
 802f2b4:	4b7f      	ldr	r3, [pc, #508]	; (802f4b4 <CRYP_Workaround+0x534>)
 802f2b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 802f2b8:	2310      	movs	r3, #16
 802f2ba:	63bb      	str	r3, [r7, #56]	; 0x38
  op2 %= 32U;
 802f2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f2be:	f003 031f 	and.w	r3, r3, #31
 802f2c2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (op2 == 0U)
 802f2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f2c6:	2b00      	cmp	r3, #0
 802f2c8:	d101      	bne.n	802f2ce <CRYP_Workaround+0x34e>
    return op1;
 802f2ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f2cc:	e002      	b.n	802f2d4 <CRYP_Workaround+0x354>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f2ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802f2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802f2d2:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFFFF0000U), 16);
 802f2d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2d6:	3b01      	subs	r3, #1
 802f2d8:	009b      	lsls	r3, r3, #2
 802f2da:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2de:	440b      	add	r3, r1
 802f2e0:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f2e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f2e6:	3b01      	subs	r3, #1
 802f2e8:	400a      	ands	r2, r1
 802f2ea:	009b      	lsls	r3, r3, #2
 802f2ec:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f2f0:	440b      	add	r3, r1
 802f2f2:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f2f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f2f8:	f003 0303 	and.w	r3, r3, #3
 802f2fc:	2b03      	cmp	r3, #3
 802f2fe:	d17b      	bne.n	802f3f8 <CRYP_Workaround+0x478>
 802f300:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f304:	637b      	str	r3, [r7, #52]	; 0x34
 802f306:	2310      	movs	r3, #16
 802f308:	633b      	str	r3, [r7, #48]	; 0x30
  op2 %= 32U;
 802f30a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f30c:	f003 031f 	and.w	r3, r3, #31
 802f310:	633b      	str	r3, [r7, #48]	; 0x30
  if (op2 == 0U)
 802f312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f314:	2b00      	cmp	r3, #0
 802f316:	d101      	bne.n	802f31c <CRYP_Workaround+0x39c>
    return op1;
 802f318:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f31a:	e002      	b.n	802f322 <CRYP_Workaround+0x3a2>
  return (op1 >> op2) | (op1 << (32U - op2));
 802f31c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802f31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802f320:	41da      	rors	r2, r3
      {
        intermediate_data[lastwordsize - 1U] &= __ROR((0xFF000000U), 16);
 802f322:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f324:	3b01      	subs	r3, #1
 802f326:	009b      	lsls	r3, r3, #2
 802f328:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f32c:	440b      	add	r3, r1
 802f32e:	f853 1c58 	ldr.w	r1, [r3, #-88]
 802f332:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f334:	3b01      	subs	r3, #1
 802f336:	400a      	ands	r2, r1
 802f338:	009b      	lsls	r3, r3, #2
 802f33a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f33e:	440b      	add	r3, r1
 802f340:	f843 2c58 	str.w	r2, [r3, #-88]
 802f344:	e058      	b.n	802f3f8 <CRYP_Workaround+0x478>
      }
    }
    else /*CRYP_DATATYPE_1B*/
    {
      if ((npblb % 4U) == 1U)
 802f346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f348:	f003 0303 	and.w	r3, r3, #3
 802f34c:	2b01      	cmp	r3, #1
 802f34e:	d118      	bne.n	802f382 <CRYP_Workaround+0x402>
 802f350:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 802f354:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802f358:	fa93 f3a3 	rbit	r3, r3
 802f35c:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 802f35e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFFFF00U);
 802f360:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f362:	3b01      	subs	r3, #1
 802f364:	009b      	lsls	r3, r3, #2
 802f366:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f36a:	4413      	add	r3, r2
 802f36c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f372:	3b01      	subs	r3, #1
 802f374:	400a      	ands	r2, r1
 802f376:	009b      	lsls	r3, r3, #2
 802f378:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f37c:	440b      	add	r3, r1
 802f37e:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 2U)
 802f382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f384:	f003 0303 	and.w	r3, r3, #3
 802f388:	2b02      	cmp	r3, #2
 802f38a:	d117      	bne.n	802f3bc <CRYP_Workaround+0x43c>
 802f38c:	4b49      	ldr	r3, [pc, #292]	; (802f4b4 <CRYP_Workaround+0x534>)
 802f38e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802f392:	fa93 f3a3 	rbit	r3, r3
 802f396:	623b      	str	r3, [r7, #32]
  return result;
 802f398:	6a39      	ldr	r1, [r7, #32]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFFFF0000U);
 802f39a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f39c:	3b01      	subs	r3, #1
 802f39e:	009b      	lsls	r3, r3, #2
 802f3a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f3a4:	4413      	add	r3, r2
 802f3a6:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f3aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f3ac:	3b01      	subs	r3, #1
 802f3ae:	400a      	ands	r2, r1
 802f3b0:	009b      	lsls	r3, r3, #2
 802f3b2:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f3b6:	440b      	add	r3, r1
 802f3b8:	f843 2c58 	str.w	r2, [r3, #-88]
      }
      if ((npblb % 4U) == 3U)
 802f3bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802f3be:	f003 0303 	and.w	r3, r3, #3
 802f3c2:	2b03      	cmp	r3, #3
 802f3c4:	d118      	bne.n	802f3f8 <CRYP_Workaround+0x478>
 802f3c6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 802f3ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802f3cc:	69fb      	ldr	r3, [r7, #28]
 802f3ce:	fa93 f3a3 	rbit	r3, r3
 802f3d2:	61bb      	str	r3, [r7, #24]
  return result;
 802f3d4:	69b9      	ldr	r1, [r7, #24]
      {
        intermediate_data[lastwordsize - 1U] &= __RBIT(0xFF000000U);
 802f3d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f3d8:	3b01      	subs	r3, #1
 802f3da:	009b      	lsls	r3, r3, #2
 802f3dc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802f3e0:	4413      	add	r3, r2
 802f3e2:	f853 2c58 	ldr.w	r2, [r3, #-88]
 802f3e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f3e8:	3b01      	subs	r3, #1
 802f3ea:	400a      	ands	r2, r1
 802f3ec:	009b      	lsls	r3, r3, #2
 802f3ee:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f3f2:	440b      	add	r3, r1
 802f3f4:	f843 2c58 	str.w	r2, [r3, #-88]
      }
    }

    /*Write the intermediate_data in the IN FIFO */
    for (index = 0U; index < lastwordsize; index ++)
 802f3f8:	2300      	movs	r3, #0
 802f3fa:	65bb      	str	r3, [r7, #88]	; 0x58
 802f3fc:	e00c      	b.n	802f418 <CRYP_Workaround+0x498>
    {
      hcryp->Instance->DINR  = intermediate_data[index];
 802f3fe:	687b      	ldr	r3, [r7, #4]
 802f400:	681a      	ldr	r2, [r3, #0]
 802f402:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f404:	009b      	lsls	r3, r3, #2
 802f406:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f40a:	440b      	add	r3, r1
 802f40c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 802f410:	6093      	str	r3, [r2, #8]
    for (index = 0U; index < lastwordsize; index ++)
 802f412:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f414:	3301      	adds	r3, #1
 802f416:	65bb      	str	r3, [r7, #88]	; 0x58
 802f418:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802f41a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802f41c:	429a      	cmp	r2, r3
 802f41e:	d3ee      	bcc.n	802f3fe <CRYP_Workaround+0x47e>
    }
    while (index < 4U)
 802f420:	e006      	b.n	802f430 <CRYP_Workaround+0x4b0>
    {
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR = 0U;
 802f422:	687b      	ldr	r3, [r7, #4]
 802f424:	681b      	ldr	r3, [r3, #0]
 802f426:	2200      	movs	r2, #0
 802f428:	609a      	str	r2, [r3, #8]
      index++;
 802f42a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f42c:	3301      	adds	r3, #1
 802f42e:	65bb      	str	r3, [r7, #88]	; 0x58
    while (index < 4U)
 802f430:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f432:	2b03      	cmp	r3, #3
 802f434:	d9f5      	bls.n	802f422 <CRYP_Workaround+0x4a2>
    }
    /* Wait for CCF flag to be raised */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 802f436:	6839      	ldr	r1, [r7, #0]
 802f438:	6878      	ldr	r0, [r7, #4]
 802f43a:	f000 f83d 	bl	802f4b8 <CRYP_WaitOnCCFlag>
 802f43e:	4603      	mov	r3, r0
 802f440:	2b00      	cmp	r3, #0
 802f442:	d018      	beq.n	802f476 <CRYP_Workaround+0x4f6>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 802f444:	687b      	ldr	r3, [r7, #4]
 802f446:	681b      	ldr	r3, [r3, #0]
 802f448:	681a      	ldr	r2, [r3, #0]
 802f44a:	687b      	ldr	r3, [r7, #4]
 802f44c:	681b      	ldr	r3, [r3, #0]
 802f44e:	f022 0201 	bic.w	r2, r2, #1
 802f452:	601a      	str	r2, [r3, #0]

      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 802f454:	687b      	ldr	r3, [r7, #4]
 802f456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f458:	f043 0210 	orr.w	r2, r3, #16
 802f45c:	687b      	ldr	r3, [r7, #4]
 802f45e:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 802f460:	687b      	ldr	r3, [r7, #4]
 802f462:	2201      	movs	r2, #1
 802f464:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process Unlocked */
      __HAL_UNLOCK(hcryp);
 802f468:	687b      	ldr	r3, [r7, #4]
 802f46a:	2200      	movs	r2, #0
 802f46c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 802f470:	6878      	ldr	r0, [r7, #4]
 802f472:	f7fe fdb9 	bl	802dfe8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }
    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 802f476:	687b      	ldr	r3, [r7, #4]
 802f478:	681b      	ldr	r3, [r3, #0]
 802f47a:	681a      	ldr	r2, [r3, #0]
 802f47c:	687b      	ldr	r3, [r7, #4]
 802f47e:	681b      	ldr	r3, [r3, #0]
 802f480:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802f484:	601a      	str	r2, [r3, #0]

    for (index = 0U; index < 4U; index++)
 802f486:	2300      	movs	r3, #0
 802f488:	65bb      	str	r3, [r7, #88]	; 0x58
 802f48a:	e00c      	b.n	802f4a6 <CRYP_Workaround+0x526>
    {
      intermediate_data[index] = hcryp->Instance->DOUTR;
 802f48c:	687b      	ldr	r3, [r7, #4]
 802f48e:	681b      	ldr	r3, [r3, #0]
 802f490:	68da      	ldr	r2, [r3, #12]
 802f492:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f494:	009b      	lsls	r3, r3, #2
 802f496:	f107 0160 	add.w	r1, r7, #96	; 0x60
 802f49a:	440b      	add	r3, r1
 802f49c:	f843 2c58 	str.w	r2, [r3, #-88]
    for (index = 0U; index < 4U; index++)
 802f4a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f4a2:	3301      	adds	r3, #1
 802f4a4:	65bb      	str	r3, [r7, #88]	; 0x58
 802f4a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802f4a8:	2b03      	cmp	r3, #3
 802f4aa:	d9ef      	bls.n	802f48c <CRYP_Workaround+0x50c>
    }
  }/*End of Workaround 2*/
#endif /* End AES or CRYP */
}
 802f4ac:	bf00      	nop
 802f4ae:	3760      	adds	r7, #96	; 0x60
 802f4b0:	46bd      	mov	sp, r7
 802f4b2:	bd80      	pop	{r7, pc}
 802f4b4:	ffff0000 	.word	0xffff0000

0802f4b8 <CRYP_WaitOnCCFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 802f4b8:	b580      	push	{r7, lr}
 802f4ba:	b084      	sub	sp, #16
 802f4bc:	af00      	add	r7, sp, #0
 802f4be:	6078      	str	r0, [r7, #4]
 802f4c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 802f4c2:	f7fc ff67 	bl	802c394 <HAL_GetTick>
 802f4c6:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f4c8:	e010      	b.n	802f4ec <CRYP_WaitOnCCFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802f4ca:	683b      	ldr	r3, [r7, #0]
 802f4cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 802f4d0:	d00c      	beq.n	802f4ec <CRYP_WaitOnCCFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802f4d2:	f7fc ff5f 	bl	802c394 <HAL_GetTick>
 802f4d6:	4602      	mov	r2, r0
 802f4d8:	68fb      	ldr	r3, [r7, #12]
 802f4da:	1ad3      	subs	r3, r2, r3
 802f4dc:	683a      	ldr	r2, [r7, #0]
 802f4de:	429a      	cmp	r2, r3
 802f4e0:	d302      	bcc.n	802f4e8 <CRYP_WaitOnCCFlag+0x30>
 802f4e2:	683b      	ldr	r3, [r7, #0]
 802f4e4:	2b00      	cmp	r3, #0
 802f4e6:	d101      	bne.n	802f4ec <CRYP_WaitOnCCFlag+0x34>
      {
        return HAL_ERROR;
 802f4e8:	2301      	movs	r3, #1
 802f4ea:	e007      	b.n	802f4fc <CRYP_WaitOnCCFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 802f4ec:	687b      	ldr	r3, [r7, #4]
 802f4ee:	681b      	ldr	r3, [r3, #0]
 802f4f0:	685b      	ldr	r3, [r3, #4]
 802f4f2:	f003 0301 	and.w	r3, r3, #1
 802f4f6:	2b00      	cmp	r3, #0
 802f4f8:	d0e7      	beq.n	802f4ca <CRYP_WaitOnCCFlag+0x12>
      }
    }
  }
  return HAL_OK;
 802f4fa:	2300      	movs	r3, #0
}
 802f4fc:	4618      	mov	r0, r3
 802f4fe:	3710      	adds	r7, #16
 802f500:	46bd      	mov	sp, r7
 802f502:	bd80      	pop	{r7, pc}

0802f504 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 802f504:	b580      	push	{r7, lr}
 802f506:	b086      	sub	sp, #24
 802f508:	af00      	add	r7, sp, #0
 802f50a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 802f50c:	2300      	movs	r3, #0
 802f50e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 802f510:	f7fc ff40 	bl	802c394 <HAL_GetTick>
 802f514:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 802f516:	687b      	ldr	r3, [r7, #4]
 802f518:	2b00      	cmp	r3, #0
 802f51a:	d101      	bne.n	802f520 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 802f51c:	2301      	movs	r3, #1
 802f51e:	e099      	b.n	802f654 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 802f520:	687b      	ldr	r3, [r7, #4]
 802f522:	2200      	movs	r2, #0
 802f524:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 802f528:	687b      	ldr	r3, [r7, #4]
 802f52a:	2202      	movs	r2, #2
 802f52c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 802f530:	687b      	ldr	r3, [r7, #4]
 802f532:	681b      	ldr	r3, [r3, #0]
 802f534:	681a      	ldr	r2, [r3, #0]
 802f536:	687b      	ldr	r3, [r7, #4]
 802f538:	681b      	ldr	r3, [r3, #0]
 802f53a:	f022 0201 	bic.w	r2, r2, #1
 802f53e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f540:	e00f      	b.n	802f562 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802f542:	f7fc ff27 	bl	802c394 <HAL_GetTick>
 802f546:	4602      	mov	r2, r0
 802f548:	693b      	ldr	r3, [r7, #16]
 802f54a:	1ad3      	subs	r3, r2, r3
 802f54c:	2b05      	cmp	r3, #5
 802f54e:	d908      	bls.n	802f562 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802f550:	687b      	ldr	r3, [r7, #4]
 802f552:	2220      	movs	r2, #32
 802f554:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 802f556:	687b      	ldr	r3, [r7, #4]
 802f558:	2203      	movs	r2, #3
 802f55a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 802f55e:	2303      	movs	r3, #3
 802f560:	e078      	b.n	802f654 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802f562:	687b      	ldr	r3, [r7, #4]
 802f564:	681b      	ldr	r3, [r3, #0]
 802f566:	681b      	ldr	r3, [r3, #0]
 802f568:	f003 0301 	and.w	r3, r3, #1
 802f56c:	2b00      	cmp	r3, #0
 802f56e:	d1e8      	bne.n	802f542 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 802f570:	687b      	ldr	r3, [r7, #4]
 802f572:	681b      	ldr	r3, [r3, #0]
 802f574:	681b      	ldr	r3, [r3, #0]
 802f576:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 802f578:	697a      	ldr	r2, [r7, #20]
 802f57a:	4b38      	ldr	r3, [pc, #224]	; (802f65c <HAL_DMA_Init+0x158>)
 802f57c:	4013      	ands	r3, r2
 802f57e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f580:	687b      	ldr	r3, [r7, #4]
 802f582:	685a      	ldr	r2, [r3, #4]
 802f584:	687b      	ldr	r3, [r7, #4]
 802f586:	689b      	ldr	r3, [r3, #8]
 802f588:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f58a:	687b      	ldr	r3, [r7, #4]
 802f58c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f58e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f590:	687b      	ldr	r3, [r7, #4]
 802f592:	691b      	ldr	r3, [r3, #16]
 802f594:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f596:	687b      	ldr	r3, [r7, #4]
 802f598:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802f59a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f59c:	687b      	ldr	r3, [r7, #4]
 802f59e:	699b      	ldr	r3, [r3, #24]
 802f5a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f5a2:	687b      	ldr	r3, [r7, #4]
 802f5a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802f5a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802f5a8:	687b      	ldr	r3, [r7, #4]
 802f5aa:	6a1b      	ldr	r3, [r3, #32]
 802f5ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802f5ae:	697a      	ldr	r2, [r7, #20]
 802f5b0:	4313      	orrs	r3, r2
 802f5b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f5b4:	687b      	ldr	r3, [r7, #4]
 802f5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f5b8:	2b04      	cmp	r3, #4
 802f5ba:	d107      	bne.n	802f5cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 802f5bc:	687b      	ldr	r3, [r7, #4]
 802f5be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802f5c0:	687b      	ldr	r3, [r7, #4]
 802f5c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802f5c4:	4313      	orrs	r3, r2
 802f5c6:	697a      	ldr	r2, [r7, #20]
 802f5c8:	4313      	orrs	r3, r2
 802f5ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 802f5cc:	687b      	ldr	r3, [r7, #4]
 802f5ce:	681b      	ldr	r3, [r3, #0]
 802f5d0:	697a      	ldr	r2, [r7, #20]
 802f5d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802f5d4:	687b      	ldr	r3, [r7, #4]
 802f5d6:	681b      	ldr	r3, [r3, #0]
 802f5d8:	695b      	ldr	r3, [r3, #20]
 802f5da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 802f5dc:	697b      	ldr	r3, [r7, #20]
 802f5de:	f023 0307 	bic.w	r3, r3, #7
 802f5e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802f5e4:	687b      	ldr	r3, [r7, #4]
 802f5e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f5e8:	697a      	ldr	r2, [r7, #20]
 802f5ea:	4313      	orrs	r3, r2
 802f5ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802f5ee:	687b      	ldr	r3, [r7, #4]
 802f5f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802f5f2:	2b04      	cmp	r3, #4
 802f5f4:	d117      	bne.n	802f626 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 802f5f6:	687b      	ldr	r3, [r7, #4]
 802f5f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802f5fa:	697a      	ldr	r2, [r7, #20]
 802f5fc:	4313      	orrs	r3, r2
 802f5fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 802f600:	687b      	ldr	r3, [r7, #4]
 802f602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802f604:	2b00      	cmp	r3, #0
 802f606:	d00e      	beq.n	802f626 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 802f608:	6878      	ldr	r0, [r7, #4]
 802f60a:	f000 fa9f 	bl	802fb4c <DMA_CheckFifoParam>
 802f60e:	4603      	mov	r3, r0
 802f610:	2b00      	cmp	r3, #0
 802f612:	d008      	beq.n	802f626 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 802f614:	687b      	ldr	r3, [r7, #4]
 802f616:	2240      	movs	r2, #64	; 0x40
 802f618:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f61a:	687b      	ldr	r3, [r7, #4]
 802f61c:	2201      	movs	r2, #1
 802f61e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 802f622:	2301      	movs	r3, #1
 802f624:	e016      	b.n	802f654 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 802f626:	687b      	ldr	r3, [r7, #4]
 802f628:	681b      	ldr	r3, [r3, #0]
 802f62a:	697a      	ldr	r2, [r7, #20]
 802f62c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802f62e:	6878      	ldr	r0, [r7, #4]
 802f630:	f000 fa56 	bl	802fae0 <DMA_CalcBaseAndBitshift>
 802f634:	4603      	mov	r3, r0
 802f636:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f638:	687b      	ldr	r3, [r7, #4]
 802f63a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f63c:	223f      	movs	r2, #63	; 0x3f
 802f63e:	409a      	lsls	r2, r3
 802f640:	68fb      	ldr	r3, [r7, #12]
 802f642:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f644:	687b      	ldr	r3, [r7, #4]
 802f646:	2200      	movs	r2, #0
 802f648:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 802f64a:	687b      	ldr	r3, [r7, #4]
 802f64c:	2201      	movs	r2, #1
 802f64e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 802f652:	2300      	movs	r3, #0
}
 802f654:	4618      	mov	r0, r3
 802f656:	3718      	adds	r7, #24
 802f658:	46bd      	mov	sp, r7
 802f65a:	bd80      	pop	{r7, pc}
 802f65c:	e010803f 	.word	0xe010803f

0802f660 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802f660:	b580      	push	{r7, lr}
 802f662:	b086      	sub	sp, #24
 802f664:	af00      	add	r7, sp, #0
 802f666:	60f8      	str	r0, [r7, #12]
 802f668:	60b9      	str	r1, [r7, #8]
 802f66a:	607a      	str	r2, [r7, #4]
 802f66c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802f66e:	2300      	movs	r3, #0
 802f670:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f672:	68fb      	ldr	r3, [r7, #12]
 802f674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f676:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 802f678:	68fb      	ldr	r3, [r7, #12]
 802f67a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802f67e:	2b01      	cmp	r3, #1
 802f680:	d101      	bne.n	802f686 <HAL_DMA_Start_IT+0x26>
 802f682:	2302      	movs	r3, #2
 802f684:	e040      	b.n	802f708 <HAL_DMA_Start_IT+0xa8>
 802f686:	68fb      	ldr	r3, [r7, #12]
 802f688:	2201      	movs	r2, #1
 802f68a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 802f68e:	68fb      	ldr	r3, [r7, #12]
 802f690:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f694:	b2db      	uxtb	r3, r3
 802f696:	2b01      	cmp	r3, #1
 802f698:	d12f      	bne.n	802f6fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 802f69a:	68fb      	ldr	r3, [r7, #12]
 802f69c:	2202      	movs	r2, #2
 802f69e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802f6a2:	68fb      	ldr	r3, [r7, #12]
 802f6a4:	2200      	movs	r2, #0
 802f6a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 802f6a8:	683b      	ldr	r3, [r7, #0]
 802f6aa:	687a      	ldr	r2, [r7, #4]
 802f6ac:	68b9      	ldr	r1, [r7, #8]
 802f6ae:	68f8      	ldr	r0, [r7, #12]
 802f6b0:	f000 f9e8 	bl	802fa84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f6b4:	68fb      	ldr	r3, [r7, #12]
 802f6b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f6b8:	223f      	movs	r2, #63	; 0x3f
 802f6ba:	409a      	lsls	r2, r3
 802f6bc:	693b      	ldr	r3, [r7, #16]
 802f6be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 802f6c0:	68fb      	ldr	r3, [r7, #12]
 802f6c2:	681b      	ldr	r3, [r3, #0]
 802f6c4:	681a      	ldr	r2, [r3, #0]
 802f6c6:	68fb      	ldr	r3, [r7, #12]
 802f6c8:	681b      	ldr	r3, [r3, #0]
 802f6ca:	f042 0216 	orr.w	r2, r2, #22
 802f6ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 802f6d0:	68fb      	ldr	r3, [r7, #12]
 802f6d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f6d4:	2b00      	cmp	r3, #0
 802f6d6:	d007      	beq.n	802f6e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 802f6d8:	68fb      	ldr	r3, [r7, #12]
 802f6da:	681b      	ldr	r3, [r3, #0]
 802f6dc:	681a      	ldr	r2, [r3, #0]
 802f6de:	68fb      	ldr	r3, [r7, #12]
 802f6e0:	681b      	ldr	r3, [r3, #0]
 802f6e2:	f042 0208 	orr.w	r2, r2, #8
 802f6e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 802f6e8:	68fb      	ldr	r3, [r7, #12]
 802f6ea:	681b      	ldr	r3, [r3, #0]
 802f6ec:	681a      	ldr	r2, [r3, #0]
 802f6ee:	68fb      	ldr	r3, [r7, #12]
 802f6f0:	681b      	ldr	r3, [r3, #0]
 802f6f2:	f042 0201 	orr.w	r2, r2, #1
 802f6f6:	601a      	str	r2, [r3, #0]
 802f6f8:	e005      	b.n	802f706 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 802f6fa:	68fb      	ldr	r3, [r7, #12]
 802f6fc:	2200      	movs	r2, #0
 802f6fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 802f702:	2302      	movs	r3, #2
 802f704:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 802f706:	7dfb      	ldrb	r3, [r7, #23]
}
 802f708:	4618      	mov	r0, r3
 802f70a:	3718      	adds	r7, #24
 802f70c:	46bd      	mov	sp, r7
 802f70e:	bd80      	pop	{r7, pc}

0802f710 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 802f710:	b480      	push	{r7}
 802f712:	b083      	sub	sp, #12
 802f714:	af00      	add	r7, sp, #0
 802f716:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802f718:	687b      	ldr	r3, [r7, #4]
 802f71a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f71e:	b2db      	uxtb	r3, r3
 802f720:	2b02      	cmp	r3, #2
 802f722:	d004      	beq.n	802f72e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802f724:	687b      	ldr	r3, [r7, #4]
 802f726:	2280      	movs	r2, #128	; 0x80
 802f728:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802f72a:	2301      	movs	r3, #1
 802f72c:	e00c      	b.n	802f748 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 802f72e:	687b      	ldr	r3, [r7, #4]
 802f730:	2205      	movs	r2, #5
 802f732:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802f736:	687b      	ldr	r3, [r7, #4]
 802f738:	681b      	ldr	r3, [r3, #0]
 802f73a:	681a      	ldr	r2, [r3, #0]
 802f73c:	687b      	ldr	r3, [r7, #4]
 802f73e:	681b      	ldr	r3, [r3, #0]
 802f740:	f022 0201 	bic.w	r2, r2, #1
 802f744:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 802f746:	2300      	movs	r3, #0
}
 802f748:	4618      	mov	r0, r3
 802f74a:	370c      	adds	r7, #12
 802f74c:	46bd      	mov	sp, r7
 802f74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f752:	4770      	bx	lr

0802f754 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 802f754:	b580      	push	{r7, lr}
 802f756:	b086      	sub	sp, #24
 802f758:	af00      	add	r7, sp, #0
 802f75a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 802f75c:	2300      	movs	r3, #0
 802f75e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 802f760:	4b92      	ldr	r3, [pc, #584]	; (802f9ac <HAL_DMA_IRQHandler+0x258>)
 802f762:	681b      	ldr	r3, [r3, #0]
 802f764:	4a92      	ldr	r2, [pc, #584]	; (802f9b0 <HAL_DMA_IRQHandler+0x25c>)
 802f766:	fba2 2303 	umull	r2, r3, r2, r3
 802f76a:	0a9b      	lsrs	r3, r3, #10
 802f76c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802f76e:	687b      	ldr	r3, [r7, #4]
 802f770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802f772:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 802f774:	693b      	ldr	r3, [r7, #16]
 802f776:	681b      	ldr	r3, [r3, #0]
 802f778:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 802f77a:	687b      	ldr	r3, [r7, #4]
 802f77c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f77e:	2208      	movs	r2, #8
 802f780:	409a      	lsls	r2, r3
 802f782:	68fb      	ldr	r3, [r7, #12]
 802f784:	4013      	ands	r3, r2
 802f786:	2b00      	cmp	r3, #0
 802f788:	d01a      	beq.n	802f7c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 802f78a:	687b      	ldr	r3, [r7, #4]
 802f78c:	681b      	ldr	r3, [r3, #0]
 802f78e:	681b      	ldr	r3, [r3, #0]
 802f790:	f003 0304 	and.w	r3, r3, #4
 802f794:	2b00      	cmp	r3, #0
 802f796:	d013      	beq.n	802f7c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 802f798:	687b      	ldr	r3, [r7, #4]
 802f79a:	681b      	ldr	r3, [r3, #0]
 802f79c:	681a      	ldr	r2, [r3, #0]
 802f79e:	687b      	ldr	r3, [r7, #4]
 802f7a0:	681b      	ldr	r3, [r3, #0]
 802f7a2:	f022 0204 	bic.w	r2, r2, #4
 802f7a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 802f7a8:	687b      	ldr	r3, [r7, #4]
 802f7aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7ac:	2208      	movs	r2, #8
 802f7ae:	409a      	lsls	r2, r3
 802f7b0:	693b      	ldr	r3, [r7, #16]
 802f7b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 802f7b4:	687b      	ldr	r3, [r7, #4]
 802f7b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f7b8:	f043 0201 	orr.w	r2, r3, #1
 802f7bc:	687b      	ldr	r3, [r7, #4]
 802f7be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 802f7c0:	687b      	ldr	r3, [r7, #4]
 802f7c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7c4:	2201      	movs	r2, #1
 802f7c6:	409a      	lsls	r2, r3
 802f7c8:	68fb      	ldr	r3, [r7, #12]
 802f7ca:	4013      	ands	r3, r2
 802f7cc:	2b00      	cmp	r3, #0
 802f7ce:	d012      	beq.n	802f7f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 802f7d0:	687b      	ldr	r3, [r7, #4]
 802f7d2:	681b      	ldr	r3, [r3, #0]
 802f7d4:	695b      	ldr	r3, [r3, #20]
 802f7d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802f7da:	2b00      	cmp	r3, #0
 802f7dc:	d00b      	beq.n	802f7f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 802f7de:	687b      	ldr	r3, [r7, #4]
 802f7e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7e2:	2201      	movs	r2, #1
 802f7e4:	409a      	lsls	r2, r3
 802f7e6:	693b      	ldr	r3, [r7, #16]
 802f7e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 802f7ea:	687b      	ldr	r3, [r7, #4]
 802f7ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f7ee:	f043 0202 	orr.w	r2, r3, #2
 802f7f2:	687b      	ldr	r3, [r7, #4]
 802f7f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802f7f6:	687b      	ldr	r3, [r7, #4]
 802f7f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f7fa:	2204      	movs	r2, #4
 802f7fc:	409a      	lsls	r2, r3
 802f7fe:	68fb      	ldr	r3, [r7, #12]
 802f800:	4013      	ands	r3, r2
 802f802:	2b00      	cmp	r3, #0
 802f804:	d012      	beq.n	802f82c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802f806:	687b      	ldr	r3, [r7, #4]
 802f808:	681b      	ldr	r3, [r3, #0]
 802f80a:	681b      	ldr	r3, [r3, #0]
 802f80c:	f003 0302 	and.w	r3, r3, #2
 802f810:	2b00      	cmp	r3, #0
 802f812:	d00b      	beq.n	802f82c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 802f814:	687b      	ldr	r3, [r7, #4]
 802f816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f818:	2204      	movs	r2, #4
 802f81a:	409a      	lsls	r2, r3
 802f81c:	693b      	ldr	r3, [r7, #16]
 802f81e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 802f820:	687b      	ldr	r3, [r7, #4]
 802f822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f824:	f043 0204 	orr.w	r2, r3, #4
 802f828:	687b      	ldr	r3, [r7, #4]
 802f82a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 802f82c:	687b      	ldr	r3, [r7, #4]
 802f82e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f830:	2210      	movs	r2, #16
 802f832:	409a      	lsls	r2, r3
 802f834:	68fb      	ldr	r3, [r7, #12]
 802f836:	4013      	ands	r3, r2
 802f838:	2b00      	cmp	r3, #0
 802f83a:	d043      	beq.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 802f83c:	687b      	ldr	r3, [r7, #4]
 802f83e:	681b      	ldr	r3, [r3, #0]
 802f840:	681b      	ldr	r3, [r3, #0]
 802f842:	f003 0308 	and.w	r3, r3, #8
 802f846:	2b00      	cmp	r3, #0
 802f848:	d03c      	beq.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 802f84a:	687b      	ldr	r3, [r7, #4]
 802f84c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f84e:	2210      	movs	r2, #16
 802f850:	409a      	lsls	r2, r3
 802f852:	693b      	ldr	r3, [r7, #16]
 802f854:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f856:	687b      	ldr	r3, [r7, #4]
 802f858:	681b      	ldr	r3, [r3, #0]
 802f85a:	681b      	ldr	r3, [r3, #0]
 802f85c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f860:	2b00      	cmp	r3, #0
 802f862:	d018      	beq.n	802f896 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f864:	687b      	ldr	r3, [r7, #4]
 802f866:	681b      	ldr	r3, [r3, #0]
 802f868:	681b      	ldr	r3, [r3, #0]
 802f86a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f86e:	2b00      	cmp	r3, #0
 802f870:	d108      	bne.n	802f884 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 802f872:	687b      	ldr	r3, [r7, #4]
 802f874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f876:	2b00      	cmp	r3, #0
 802f878:	d024      	beq.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 802f87a:	687b      	ldr	r3, [r7, #4]
 802f87c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f87e:	6878      	ldr	r0, [r7, #4]
 802f880:	4798      	blx	r3
 802f882:	e01f      	b.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 802f884:	687b      	ldr	r3, [r7, #4]
 802f886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f888:	2b00      	cmp	r3, #0
 802f88a:	d01b      	beq.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 802f88c:	687b      	ldr	r3, [r7, #4]
 802f88e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f890:	6878      	ldr	r0, [r7, #4]
 802f892:	4798      	blx	r3
 802f894:	e016      	b.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f896:	687b      	ldr	r3, [r7, #4]
 802f898:	681b      	ldr	r3, [r3, #0]
 802f89a:	681b      	ldr	r3, [r3, #0]
 802f89c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f8a0:	2b00      	cmp	r3, #0
 802f8a2:	d107      	bne.n	802f8b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f8a4:	687b      	ldr	r3, [r7, #4]
 802f8a6:	681b      	ldr	r3, [r3, #0]
 802f8a8:	681a      	ldr	r2, [r3, #0]
 802f8aa:	687b      	ldr	r3, [r7, #4]
 802f8ac:	681b      	ldr	r3, [r3, #0]
 802f8ae:	f022 0208 	bic.w	r2, r2, #8
 802f8b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 802f8b4:	687b      	ldr	r3, [r7, #4]
 802f8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f8b8:	2b00      	cmp	r3, #0
 802f8ba:	d003      	beq.n	802f8c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 802f8bc:	687b      	ldr	r3, [r7, #4]
 802f8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f8c0:	6878      	ldr	r0, [r7, #4]
 802f8c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 802f8c4:	687b      	ldr	r3, [r7, #4]
 802f8c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f8c8:	2220      	movs	r2, #32
 802f8ca:	409a      	lsls	r2, r3
 802f8cc:	68fb      	ldr	r3, [r7, #12]
 802f8ce:	4013      	ands	r3, r2
 802f8d0:	2b00      	cmp	r3, #0
 802f8d2:	f000 808e 	beq.w	802f9f2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 802f8d6:	687b      	ldr	r3, [r7, #4]
 802f8d8:	681b      	ldr	r3, [r3, #0]
 802f8da:	681b      	ldr	r3, [r3, #0]
 802f8dc:	f003 0310 	and.w	r3, r3, #16
 802f8e0:	2b00      	cmp	r3, #0
 802f8e2:	f000 8086 	beq.w	802f9f2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 802f8e6:	687b      	ldr	r3, [r7, #4]
 802f8e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f8ea:	2220      	movs	r2, #32
 802f8ec:	409a      	lsls	r2, r3
 802f8ee:	693b      	ldr	r3, [r7, #16]
 802f8f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802f8f2:	687b      	ldr	r3, [r7, #4]
 802f8f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802f8f8:	b2db      	uxtb	r3, r3
 802f8fa:	2b05      	cmp	r3, #5
 802f8fc:	d136      	bne.n	802f96c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802f8fe:	687b      	ldr	r3, [r7, #4]
 802f900:	681b      	ldr	r3, [r3, #0]
 802f902:	681a      	ldr	r2, [r3, #0]
 802f904:	687b      	ldr	r3, [r7, #4]
 802f906:	681b      	ldr	r3, [r3, #0]
 802f908:	f022 0216 	bic.w	r2, r2, #22
 802f90c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802f90e:	687b      	ldr	r3, [r7, #4]
 802f910:	681b      	ldr	r3, [r3, #0]
 802f912:	695a      	ldr	r2, [r3, #20]
 802f914:	687b      	ldr	r3, [r7, #4]
 802f916:	681b      	ldr	r3, [r3, #0]
 802f918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802f91c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802f91e:	687b      	ldr	r3, [r7, #4]
 802f920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802f922:	2b00      	cmp	r3, #0
 802f924:	d103      	bne.n	802f92e <HAL_DMA_IRQHandler+0x1da>
 802f926:	687b      	ldr	r3, [r7, #4]
 802f928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802f92a:	2b00      	cmp	r3, #0
 802f92c:	d007      	beq.n	802f93e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802f92e:	687b      	ldr	r3, [r7, #4]
 802f930:	681b      	ldr	r3, [r3, #0]
 802f932:	681a      	ldr	r2, [r3, #0]
 802f934:	687b      	ldr	r3, [r7, #4]
 802f936:	681b      	ldr	r3, [r3, #0]
 802f938:	f022 0208 	bic.w	r2, r2, #8
 802f93c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802f93e:	687b      	ldr	r3, [r7, #4]
 802f940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802f942:	223f      	movs	r2, #63	; 0x3f
 802f944:	409a      	lsls	r2, r3
 802f946:	693b      	ldr	r3, [r7, #16]
 802f948:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802f94a:	687b      	ldr	r3, [r7, #4]
 802f94c:	2200      	movs	r2, #0
 802f94e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802f952:	687b      	ldr	r3, [r7, #4]
 802f954:	2201      	movs	r2, #1
 802f956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 802f95a:	687b      	ldr	r3, [r7, #4]
 802f95c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f95e:	2b00      	cmp	r3, #0
 802f960:	d07d      	beq.n	802fa5e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 802f962:	687b      	ldr	r3, [r7, #4]
 802f964:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802f966:	6878      	ldr	r0, [r7, #4]
 802f968:	4798      	blx	r3
        }
        return;
 802f96a:	e078      	b.n	802fa5e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802f96c:	687b      	ldr	r3, [r7, #4]
 802f96e:	681b      	ldr	r3, [r3, #0]
 802f970:	681b      	ldr	r3, [r3, #0]
 802f972:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802f976:	2b00      	cmp	r3, #0
 802f978:	d01c      	beq.n	802f9b4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802f97a:	687b      	ldr	r3, [r7, #4]
 802f97c:	681b      	ldr	r3, [r3, #0]
 802f97e:	681b      	ldr	r3, [r3, #0]
 802f980:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802f984:	2b00      	cmp	r3, #0
 802f986:	d108      	bne.n	802f99a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 802f988:	687b      	ldr	r3, [r7, #4]
 802f98a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f98c:	2b00      	cmp	r3, #0
 802f98e:	d030      	beq.n	802f9f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 802f990:	687b      	ldr	r3, [r7, #4]
 802f992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802f994:	6878      	ldr	r0, [r7, #4]
 802f996:	4798      	blx	r3
 802f998:	e02b      	b.n	802f9f2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 802f99a:	687b      	ldr	r3, [r7, #4]
 802f99c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f99e:	2b00      	cmp	r3, #0
 802f9a0:	d027      	beq.n	802f9f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802f9a2:	687b      	ldr	r3, [r7, #4]
 802f9a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f9a6:	6878      	ldr	r0, [r7, #4]
 802f9a8:	4798      	blx	r3
 802f9aa:	e022      	b.n	802f9f2 <HAL_DMA_IRQHandler+0x29e>
 802f9ac:	20000294 	.word	0x20000294
 802f9b0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802f9b4:	687b      	ldr	r3, [r7, #4]
 802f9b6:	681b      	ldr	r3, [r3, #0]
 802f9b8:	681b      	ldr	r3, [r3, #0]
 802f9ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802f9be:	2b00      	cmp	r3, #0
 802f9c0:	d10f      	bne.n	802f9e2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 802f9c2:	687b      	ldr	r3, [r7, #4]
 802f9c4:	681b      	ldr	r3, [r3, #0]
 802f9c6:	681a      	ldr	r2, [r3, #0]
 802f9c8:	687b      	ldr	r3, [r7, #4]
 802f9ca:	681b      	ldr	r3, [r3, #0]
 802f9cc:	f022 0210 	bic.w	r2, r2, #16
 802f9d0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 802f9d2:	687b      	ldr	r3, [r7, #4]
 802f9d4:	2200      	movs	r2, #0
 802f9d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802f9da:	687b      	ldr	r3, [r7, #4]
 802f9dc:	2201      	movs	r2, #1
 802f9de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 802f9e2:	687b      	ldr	r3, [r7, #4]
 802f9e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f9e6:	2b00      	cmp	r3, #0
 802f9e8:	d003      	beq.n	802f9f2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802f9ea:	687b      	ldr	r3, [r7, #4]
 802f9ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802f9ee:	6878      	ldr	r0, [r7, #4]
 802f9f0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802f9f2:	687b      	ldr	r3, [r7, #4]
 802f9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f9f6:	2b00      	cmp	r3, #0
 802f9f8:	d032      	beq.n	802fa60 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802f9fa:	687b      	ldr	r3, [r7, #4]
 802f9fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802f9fe:	f003 0301 	and.w	r3, r3, #1
 802fa02:	2b00      	cmp	r3, #0
 802fa04:	d022      	beq.n	802fa4c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 802fa06:	687b      	ldr	r3, [r7, #4]
 802fa08:	2205      	movs	r2, #5
 802fa0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802fa0e:	687b      	ldr	r3, [r7, #4]
 802fa10:	681b      	ldr	r3, [r3, #0]
 802fa12:	681a      	ldr	r2, [r3, #0]
 802fa14:	687b      	ldr	r3, [r7, #4]
 802fa16:	681b      	ldr	r3, [r3, #0]
 802fa18:	f022 0201 	bic.w	r2, r2, #1
 802fa1c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802fa1e:	68bb      	ldr	r3, [r7, #8]
 802fa20:	3301      	adds	r3, #1
 802fa22:	60bb      	str	r3, [r7, #8]
 802fa24:	697a      	ldr	r2, [r7, #20]
 802fa26:	429a      	cmp	r2, r3
 802fa28:	d307      	bcc.n	802fa3a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 802fa2a:	687b      	ldr	r3, [r7, #4]
 802fa2c:	681b      	ldr	r3, [r3, #0]
 802fa2e:	681b      	ldr	r3, [r3, #0]
 802fa30:	f003 0301 	and.w	r3, r3, #1
 802fa34:	2b00      	cmp	r3, #0
 802fa36:	d1f2      	bne.n	802fa1e <HAL_DMA_IRQHandler+0x2ca>
 802fa38:	e000      	b.n	802fa3c <HAL_DMA_IRQHandler+0x2e8>
          break;
 802fa3a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802fa3c:	687b      	ldr	r3, [r7, #4]
 802fa3e:	2200      	movs	r2, #0
 802fa40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 802fa44:	687b      	ldr	r3, [r7, #4]
 802fa46:	2201      	movs	r2, #1
 802fa48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 802fa4c:	687b      	ldr	r3, [r7, #4]
 802fa4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802fa50:	2b00      	cmp	r3, #0
 802fa52:	d005      	beq.n	802fa60 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 802fa54:	687b      	ldr	r3, [r7, #4]
 802fa56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802fa58:	6878      	ldr	r0, [r7, #4]
 802fa5a:	4798      	blx	r3
 802fa5c:	e000      	b.n	802fa60 <HAL_DMA_IRQHandler+0x30c>
        return;
 802fa5e:	bf00      	nop
    }
  }
}
 802fa60:	3718      	adds	r7, #24
 802fa62:	46bd      	mov	sp, r7
 802fa64:	bd80      	pop	{r7, pc}
 802fa66:	bf00      	nop

0802fa68 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 802fa68:	b480      	push	{r7}
 802fa6a:	b083      	sub	sp, #12
 802fa6c:	af00      	add	r7, sp, #0
 802fa6e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 802fa70:	687b      	ldr	r3, [r7, #4]
 802fa72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802fa76:	b2db      	uxtb	r3, r3
}
 802fa78:	4618      	mov	r0, r3
 802fa7a:	370c      	adds	r7, #12
 802fa7c:	46bd      	mov	sp, r7
 802fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fa82:	4770      	bx	lr

0802fa84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802fa84:	b480      	push	{r7}
 802fa86:	b085      	sub	sp, #20
 802fa88:	af00      	add	r7, sp, #0
 802fa8a:	60f8      	str	r0, [r7, #12]
 802fa8c:	60b9      	str	r1, [r7, #8]
 802fa8e:	607a      	str	r2, [r7, #4]
 802fa90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 802fa92:	68fb      	ldr	r3, [r7, #12]
 802fa94:	681b      	ldr	r3, [r3, #0]
 802fa96:	681a      	ldr	r2, [r3, #0]
 802fa98:	68fb      	ldr	r3, [r7, #12]
 802fa9a:	681b      	ldr	r3, [r3, #0]
 802fa9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802faa0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 802faa2:	68fb      	ldr	r3, [r7, #12]
 802faa4:	681b      	ldr	r3, [r3, #0]
 802faa6:	683a      	ldr	r2, [r7, #0]
 802faa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 802faaa:	68fb      	ldr	r3, [r7, #12]
 802faac:	689b      	ldr	r3, [r3, #8]
 802faae:	2b40      	cmp	r3, #64	; 0x40
 802fab0:	d108      	bne.n	802fac4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 802fab2:	68fb      	ldr	r3, [r7, #12]
 802fab4:	681b      	ldr	r3, [r3, #0]
 802fab6:	687a      	ldr	r2, [r7, #4]
 802fab8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 802faba:	68fb      	ldr	r3, [r7, #12]
 802fabc:	681b      	ldr	r3, [r3, #0]
 802fabe:	68ba      	ldr	r2, [r7, #8]
 802fac0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 802fac2:	e007      	b.n	802fad4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 802fac4:	68fb      	ldr	r3, [r7, #12]
 802fac6:	681b      	ldr	r3, [r3, #0]
 802fac8:	68ba      	ldr	r2, [r7, #8]
 802faca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 802facc:	68fb      	ldr	r3, [r7, #12]
 802face:	681b      	ldr	r3, [r3, #0]
 802fad0:	687a      	ldr	r2, [r7, #4]
 802fad2:	60da      	str	r2, [r3, #12]
}
 802fad4:	bf00      	nop
 802fad6:	3714      	adds	r7, #20
 802fad8:	46bd      	mov	sp, r7
 802fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fade:	4770      	bx	lr

0802fae0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 802fae0:	b480      	push	{r7}
 802fae2:	b085      	sub	sp, #20
 802fae4:	af00      	add	r7, sp, #0
 802fae6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 802fae8:	687b      	ldr	r3, [r7, #4]
 802faea:	681b      	ldr	r3, [r3, #0]
 802faec:	b2db      	uxtb	r3, r3
 802faee:	3b10      	subs	r3, #16
 802faf0:	4a14      	ldr	r2, [pc, #80]	; (802fb44 <DMA_CalcBaseAndBitshift+0x64>)
 802faf2:	fba2 2303 	umull	r2, r3, r2, r3
 802faf6:	091b      	lsrs	r3, r3, #4
 802faf8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 802fafa:	4a13      	ldr	r2, [pc, #76]	; (802fb48 <DMA_CalcBaseAndBitshift+0x68>)
 802fafc:	68fb      	ldr	r3, [r7, #12]
 802fafe:	4413      	add	r3, r2
 802fb00:	781b      	ldrb	r3, [r3, #0]
 802fb02:	461a      	mov	r2, r3
 802fb04:	687b      	ldr	r3, [r7, #4]
 802fb06:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 802fb08:	68fb      	ldr	r3, [r7, #12]
 802fb0a:	2b03      	cmp	r3, #3
 802fb0c:	d909      	bls.n	802fb22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802fb0e:	687b      	ldr	r3, [r7, #4]
 802fb10:	681b      	ldr	r3, [r3, #0]
 802fb12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fb16:	f023 0303 	bic.w	r3, r3, #3
 802fb1a:	1d1a      	adds	r2, r3, #4
 802fb1c:	687b      	ldr	r3, [r7, #4]
 802fb1e:	659a      	str	r2, [r3, #88]	; 0x58
 802fb20:	e007      	b.n	802fb32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802fb22:	687b      	ldr	r3, [r7, #4]
 802fb24:	681b      	ldr	r3, [r3, #0]
 802fb26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802fb2a:	f023 0303 	bic.w	r3, r3, #3
 802fb2e:	687a      	ldr	r2, [r7, #4]
 802fb30:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 802fb32:	687b      	ldr	r3, [r7, #4]
 802fb34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 802fb36:	4618      	mov	r0, r3
 802fb38:	3714      	adds	r7, #20
 802fb3a:	46bd      	mov	sp, r7
 802fb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fb40:	4770      	bx	lr
 802fb42:	bf00      	nop
 802fb44:	aaaaaaab 	.word	0xaaaaaaab
 802fb48:	08056258 	.word	0x08056258

0802fb4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 802fb4c:	b480      	push	{r7}
 802fb4e:	b085      	sub	sp, #20
 802fb50:	af00      	add	r7, sp, #0
 802fb52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802fb54:	2300      	movs	r3, #0
 802fb56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 802fb58:	687b      	ldr	r3, [r7, #4]
 802fb5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802fb5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 802fb5e:	687b      	ldr	r3, [r7, #4]
 802fb60:	699b      	ldr	r3, [r3, #24]
 802fb62:	2b00      	cmp	r3, #0
 802fb64:	d11f      	bne.n	802fba6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802fb66:	68bb      	ldr	r3, [r7, #8]
 802fb68:	2b03      	cmp	r3, #3
 802fb6a:	d855      	bhi.n	802fc18 <DMA_CheckFifoParam+0xcc>
 802fb6c:	a201      	add	r2, pc, #4	; (adr r2, 802fb74 <DMA_CheckFifoParam+0x28>)
 802fb6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fb72:	bf00      	nop
 802fb74:	0802fb85 	.word	0x0802fb85
 802fb78:	0802fb97 	.word	0x0802fb97
 802fb7c:	0802fb85 	.word	0x0802fb85
 802fb80:	0802fc19 	.word	0x0802fc19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fb84:	687b      	ldr	r3, [r7, #4]
 802fb86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fb8c:	2b00      	cmp	r3, #0
 802fb8e:	d045      	beq.n	802fc1c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 802fb90:	2301      	movs	r3, #1
 802fb92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fb94:	e042      	b.n	802fc1c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802fb96:	687b      	ldr	r3, [r7, #4]
 802fb98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fb9a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fb9e:	d13f      	bne.n	802fc20 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 802fba0:	2301      	movs	r3, #1
 802fba2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fba4:	e03c      	b.n	802fc20 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 802fba6:	687b      	ldr	r3, [r7, #4]
 802fba8:	699b      	ldr	r3, [r3, #24]
 802fbaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802fbae:	d121      	bne.n	802fbf4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 802fbb0:	68bb      	ldr	r3, [r7, #8]
 802fbb2:	2b03      	cmp	r3, #3
 802fbb4:	d836      	bhi.n	802fc24 <DMA_CheckFifoParam+0xd8>
 802fbb6:	a201      	add	r2, pc, #4	; (adr r2, 802fbbc <DMA_CheckFifoParam+0x70>)
 802fbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fbbc:	0802fbcd 	.word	0x0802fbcd
 802fbc0:	0802fbd3 	.word	0x0802fbd3
 802fbc4:	0802fbcd 	.word	0x0802fbcd
 802fbc8:	0802fbe5 	.word	0x0802fbe5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 802fbcc:	2301      	movs	r3, #1
 802fbce:	73fb      	strb	r3, [r7, #15]
      break;
 802fbd0:	e02f      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fbd2:	687b      	ldr	r3, [r7, #4]
 802fbd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fbd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fbda:	2b00      	cmp	r3, #0
 802fbdc:	d024      	beq.n	802fc28 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 802fbde:	2301      	movs	r3, #1
 802fbe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802fbe2:	e021      	b.n	802fc28 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802fbe4:	687b      	ldr	r3, [r7, #4]
 802fbe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fbe8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802fbec:	d11e      	bne.n	802fc2c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 802fbee:	2301      	movs	r3, #1
 802fbf0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802fbf2:	e01b      	b.n	802fc2c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 802fbf4:	68bb      	ldr	r3, [r7, #8]
 802fbf6:	2b02      	cmp	r3, #2
 802fbf8:	d902      	bls.n	802fc00 <DMA_CheckFifoParam+0xb4>
 802fbfa:	2b03      	cmp	r3, #3
 802fbfc:	d003      	beq.n	802fc06 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 802fbfe:	e018      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 802fc00:	2301      	movs	r3, #1
 802fc02:	73fb      	strb	r3, [r7, #15]
      break;
 802fc04:	e015      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802fc06:	687b      	ldr	r3, [r7, #4]
 802fc08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fc0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802fc0e:	2b00      	cmp	r3, #0
 802fc10:	d00e      	beq.n	802fc30 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 802fc12:	2301      	movs	r3, #1
 802fc14:	73fb      	strb	r3, [r7, #15]
      break;
 802fc16:	e00b      	b.n	802fc30 <DMA_CheckFifoParam+0xe4>
      break;
 802fc18:	bf00      	nop
 802fc1a:	e00a      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;
 802fc1c:	bf00      	nop
 802fc1e:	e008      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;
 802fc20:	bf00      	nop
 802fc22:	e006      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;
 802fc24:	bf00      	nop
 802fc26:	e004      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;
 802fc28:	bf00      	nop
 802fc2a:	e002      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;   
 802fc2c:	bf00      	nop
 802fc2e:	e000      	b.n	802fc32 <DMA_CheckFifoParam+0xe6>
      break;
 802fc30:	bf00      	nop
    }
  } 
  
  return status; 
 802fc32:	7bfb      	ldrb	r3, [r7, #15]
}
 802fc34:	4618      	mov	r0, r3
 802fc36:	3714      	adds	r7, #20
 802fc38:	46bd      	mov	sp, r7
 802fc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fc3e:	4770      	bx	lr

0802fc40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802fc40:	b480      	push	{r7}
 802fc42:	b089      	sub	sp, #36	; 0x24
 802fc44:	af00      	add	r7, sp, #0
 802fc46:	6078      	str	r0, [r7, #4]
 802fc48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802fc4a:	2300      	movs	r3, #0
 802fc4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802fc4e:	2300      	movs	r3, #0
 802fc50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802fc52:	2300      	movs	r3, #0
 802fc54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802fc56:	2300      	movs	r3, #0
 802fc58:	61fb      	str	r3, [r7, #28]
 802fc5a:	e165      	b.n	802ff28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802fc5c:	2201      	movs	r2, #1
 802fc5e:	69fb      	ldr	r3, [r7, #28]
 802fc60:	fa02 f303 	lsl.w	r3, r2, r3
 802fc64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 802fc66:	683b      	ldr	r3, [r7, #0]
 802fc68:	681b      	ldr	r3, [r3, #0]
 802fc6a:	697a      	ldr	r2, [r7, #20]
 802fc6c:	4013      	ands	r3, r2
 802fc6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802fc70:	693a      	ldr	r2, [r7, #16]
 802fc72:	697b      	ldr	r3, [r7, #20]
 802fc74:	429a      	cmp	r2, r3
 802fc76:	f040 8154 	bne.w	802ff22 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fc7a:	683b      	ldr	r3, [r7, #0]
 802fc7c:	685b      	ldr	r3, [r3, #4]
 802fc7e:	2b01      	cmp	r3, #1
 802fc80:	d00b      	beq.n	802fc9a <HAL_GPIO_Init+0x5a>
 802fc82:	683b      	ldr	r3, [r7, #0]
 802fc84:	685b      	ldr	r3, [r3, #4]
 802fc86:	2b02      	cmp	r3, #2
 802fc88:	d007      	beq.n	802fc9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fc8a:	683b      	ldr	r3, [r7, #0]
 802fc8c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802fc8e:	2b11      	cmp	r3, #17
 802fc90:	d003      	beq.n	802fc9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fc92:	683b      	ldr	r3, [r7, #0]
 802fc94:	685b      	ldr	r3, [r3, #4]
 802fc96:	2b12      	cmp	r3, #18
 802fc98:	d130      	bne.n	802fcfc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802fc9a:	687b      	ldr	r3, [r7, #4]
 802fc9c:	689b      	ldr	r3, [r3, #8]
 802fc9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802fca0:	69fb      	ldr	r3, [r7, #28]
 802fca2:	005b      	lsls	r3, r3, #1
 802fca4:	2203      	movs	r2, #3
 802fca6:	fa02 f303 	lsl.w	r3, r2, r3
 802fcaa:	43db      	mvns	r3, r3
 802fcac:	69ba      	ldr	r2, [r7, #24]
 802fcae:	4013      	ands	r3, r2
 802fcb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802fcb2:	683b      	ldr	r3, [r7, #0]
 802fcb4:	68da      	ldr	r2, [r3, #12]
 802fcb6:	69fb      	ldr	r3, [r7, #28]
 802fcb8:	005b      	lsls	r3, r3, #1
 802fcba:	fa02 f303 	lsl.w	r3, r2, r3
 802fcbe:	69ba      	ldr	r2, [r7, #24]
 802fcc0:	4313      	orrs	r3, r2
 802fcc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802fcc4:	687b      	ldr	r3, [r7, #4]
 802fcc6:	69ba      	ldr	r2, [r7, #24]
 802fcc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 802fcca:	687b      	ldr	r3, [r7, #4]
 802fccc:	685b      	ldr	r3, [r3, #4]
 802fcce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 802fcd0:	2201      	movs	r2, #1
 802fcd2:	69fb      	ldr	r3, [r7, #28]
 802fcd4:	fa02 f303 	lsl.w	r3, r2, r3
 802fcd8:	43db      	mvns	r3, r3
 802fcda:	69ba      	ldr	r2, [r7, #24]
 802fcdc:	4013      	ands	r3, r2
 802fcde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 802fce0:	683b      	ldr	r3, [r7, #0]
 802fce2:	685b      	ldr	r3, [r3, #4]
 802fce4:	091b      	lsrs	r3, r3, #4
 802fce6:	f003 0201 	and.w	r2, r3, #1
 802fcea:	69fb      	ldr	r3, [r7, #28]
 802fcec:	fa02 f303 	lsl.w	r3, r2, r3
 802fcf0:	69ba      	ldr	r2, [r7, #24]
 802fcf2:	4313      	orrs	r3, r2
 802fcf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802fcf6:	687b      	ldr	r3, [r7, #4]
 802fcf8:	69ba      	ldr	r2, [r7, #24]
 802fcfa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 802fcfc:	687b      	ldr	r3, [r7, #4]
 802fcfe:	68db      	ldr	r3, [r3, #12]
 802fd00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802fd02:	69fb      	ldr	r3, [r7, #28]
 802fd04:	005b      	lsls	r3, r3, #1
 802fd06:	2203      	movs	r2, #3
 802fd08:	fa02 f303 	lsl.w	r3, r2, r3
 802fd0c:	43db      	mvns	r3, r3
 802fd0e:	69ba      	ldr	r2, [r7, #24]
 802fd10:	4013      	ands	r3, r2
 802fd12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 802fd14:	683b      	ldr	r3, [r7, #0]
 802fd16:	689a      	ldr	r2, [r3, #8]
 802fd18:	69fb      	ldr	r3, [r7, #28]
 802fd1a:	005b      	lsls	r3, r3, #1
 802fd1c:	fa02 f303 	lsl.w	r3, r2, r3
 802fd20:	69ba      	ldr	r2, [r7, #24]
 802fd22:	4313      	orrs	r3, r2
 802fd24:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 802fd26:	687b      	ldr	r3, [r7, #4]
 802fd28:	69ba      	ldr	r2, [r7, #24]
 802fd2a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802fd2c:	683b      	ldr	r3, [r7, #0]
 802fd2e:	685b      	ldr	r3, [r3, #4]
 802fd30:	2b02      	cmp	r3, #2
 802fd32:	d003      	beq.n	802fd3c <HAL_GPIO_Init+0xfc>
 802fd34:	683b      	ldr	r3, [r7, #0]
 802fd36:	685b      	ldr	r3, [r3, #4]
 802fd38:	2b12      	cmp	r3, #18
 802fd3a:	d123      	bne.n	802fd84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802fd3c:	69fb      	ldr	r3, [r7, #28]
 802fd3e:	08da      	lsrs	r2, r3, #3
 802fd40:	687b      	ldr	r3, [r7, #4]
 802fd42:	3208      	adds	r2, #8
 802fd44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802fd48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802fd4a:	69fb      	ldr	r3, [r7, #28]
 802fd4c:	f003 0307 	and.w	r3, r3, #7
 802fd50:	009b      	lsls	r3, r3, #2
 802fd52:	220f      	movs	r2, #15
 802fd54:	fa02 f303 	lsl.w	r3, r2, r3
 802fd58:	43db      	mvns	r3, r3
 802fd5a:	69ba      	ldr	r2, [r7, #24]
 802fd5c:	4013      	ands	r3, r2
 802fd5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802fd60:	683b      	ldr	r3, [r7, #0]
 802fd62:	691a      	ldr	r2, [r3, #16]
 802fd64:	69fb      	ldr	r3, [r7, #28]
 802fd66:	f003 0307 	and.w	r3, r3, #7
 802fd6a:	009b      	lsls	r3, r3, #2
 802fd6c:	fa02 f303 	lsl.w	r3, r2, r3
 802fd70:	69ba      	ldr	r2, [r7, #24]
 802fd72:	4313      	orrs	r3, r2
 802fd74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 802fd76:	69fb      	ldr	r3, [r7, #28]
 802fd78:	08da      	lsrs	r2, r3, #3
 802fd7a:	687b      	ldr	r3, [r7, #4]
 802fd7c:	3208      	adds	r2, #8
 802fd7e:	69b9      	ldr	r1, [r7, #24]
 802fd80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 802fd84:	687b      	ldr	r3, [r7, #4]
 802fd86:	681b      	ldr	r3, [r3, #0]
 802fd88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802fd8a:	69fb      	ldr	r3, [r7, #28]
 802fd8c:	005b      	lsls	r3, r3, #1
 802fd8e:	2203      	movs	r2, #3
 802fd90:	fa02 f303 	lsl.w	r3, r2, r3
 802fd94:	43db      	mvns	r3, r3
 802fd96:	69ba      	ldr	r2, [r7, #24]
 802fd98:	4013      	ands	r3, r2
 802fd9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802fd9c:	683b      	ldr	r3, [r7, #0]
 802fd9e:	685b      	ldr	r3, [r3, #4]
 802fda0:	f003 0203 	and.w	r2, r3, #3
 802fda4:	69fb      	ldr	r3, [r7, #28]
 802fda6:	005b      	lsls	r3, r3, #1
 802fda8:	fa02 f303 	lsl.w	r3, r2, r3
 802fdac:	69ba      	ldr	r2, [r7, #24]
 802fdae:	4313      	orrs	r3, r2
 802fdb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 802fdb2:	687b      	ldr	r3, [r7, #4]
 802fdb4:	69ba      	ldr	r2, [r7, #24]
 802fdb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 802fdb8:	683b      	ldr	r3, [r7, #0]
 802fdba:	685b      	ldr	r3, [r3, #4]
 802fdbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802fdc0:	2b00      	cmp	r3, #0
 802fdc2:	f000 80ae 	beq.w	802ff22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 802fdc6:	2300      	movs	r3, #0
 802fdc8:	60fb      	str	r3, [r7, #12]
 802fdca:	4b5c      	ldr	r3, [pc, #368]	; (802ff3c <HAL_GPIO_Init+0x2fc>)
 802fdcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fdce:	4a5b      	ldr	r2, [pc, #364]	; (802ff3c <HAL_GPIO_Init+0x2fc>)
 802fdd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802fdd4:	6453      	str	r3, [r2, #68]	; 0x44
 802fdd6:	4b59      	ldr	r3, [pc, #356]	; (802ff3c <HAL_GPIO_Init+0x2fc>)
 802fdd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802fdda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802fdde:	60fb      	str	r3, [r7, #12]
 802fde0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 802fde2:	4a57      	ldr	r2, [pc, #348]	; (802ff40 <HAL_GPIO_Init+0x300>)
 802fde4:	69fb      	ldr	r3, [r7, #28]
 802fde6:	089b      	lsrs	r3, r3, #2
 802fde8:	3302      	adds	r3, #2
 802fdea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802fdee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802fdf0:	69fb      	ldr	r3, [r7, #28]
 802fdf2:	f003 0303 	and.w	r3, r3, #3
 802fdf6:	009b      	lsls	r3, r3, #2
 802fdf8:	220f      	movs	r2, #15
 802fdfa:	fa02 f303 	lsl.w	r3, r2, r3
 802fdfe:	43db      	mvns	r3, r3
 802fe00:	69ba      	ldr	r2, [r7, #24]
 802fe02:	4013      	ands	r3, r2
 802fe04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 802fe06:	687b      	ldr	r3, [r7, #4]
 802fe08:	4a4e      	ldr	r2, [pc, #312]	; (802ff44 <HAL_GPIO_Init+0x304>)
 802fe0a:	4293      	cmp	r3, r2
 802fe0c:	d025      	beq.n	802fe5a <HAL_GPIO_Init+0x21a>
 802fe0e:	687b      	ldr	r3, [r7, #4]
 802fe10:	4a4d      	ldr	r2, [pc, #308]	; (802ff48 <HAL_GPIO_Init+0x308>)
 802fe12:	4293      	cmp	r3, r2
 802fe14:	d01f      	beq.n	802fe56 <HAL_GPIO_Init+0x216>
 802fe16:	687b      	ldr	r3, [r7, #4]
 802fe18:	4a4c      	ldr	r2, [pc, #304]	; (802ff4c <HAL_GPIO_Init+0x30c>)
 802fe1a:	4293      	cmp	r3, r2
 802fe1c:	d019      	beq.n	802fe52 <HAL_GPIO_Init+0x212>
 802fe1e:	687b      	ldr	r3, [r7, #4]
 802fe20:	4a4b      	ldr	r2, [pc, #300]	; (802ff50 <HAL_GPIO_Init+0x310>)
 802fe22:	4293      	cmp	r3, r2
 802fe24:	d013      	beq.n	802fe4e <HAL_GPIO_Init+0x20e>
 802fe26:	687b      	ldr	r3, [r7, #4]
 802fe28:	4a4a      	ldr	r2, [pc, #296]	; (802ff54 <HAL_GPIO_Init+0x314>)
 802fe2a:	4293      	cmp	r3, r2
 802fe2c:	d00d      	beq.n	802fe4a <HAL_GPIO_Init+0x20a>
 802fe2e:	687b      	ldr	r3, [r7, #4]
 802fe30:	4a49      	ldr	r2, [pc, #292]	; (802ff58 <HAL_GPIO_Init+0x318>)
 802fe32:	4293      	cmp	r3, r2
 802fe34:	d007      	beq.n	802fe46 <HAL_GPIO_Init+0x206>
 802fe36:	687b      	ldr	r3, [r7, #4]
 802fe38:	4a48      	ldr	r2, [pc, #288]	; (802ff5c <HAL_GPIO_Init+0x31c>)
 802fe3a:	4293      	cmp	r3, r2
 802fe3c:	d101      	bne.n	802fe42 <HAL_GPIO_Init+0x202>
 802fe3e:	2306      	movs	r3, #6
 802fe40:	e00c      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe42:	2307      	movs	r3, #7
 802fe44:	e00a      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe46:	2305      	movs	r3, #5
 802fe48:	e008      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe4a:	2304      	movs	r3, #4
 802fe4c:	e006      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe4e:	2303      	movs	r3, #3
 802fe50:	e004      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe52:	2302      	movs	r3, #2
 802fe54:	e002      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe56:	2301      	movs	r3, #1
 802fe58:	e000      	b.n	802fe5c <HAL_GPIO_Init+0x21c>
 802fe5a:	2300      	movs	r3, #0
 802fe5c:	69fa      	ldr	r2, [r7, #28]
 802fe5e:	f002 0203 	and.w	r2, r2, #3
 802fe62:	0092      	lsls	r2, r2, #2
 802fe64:	4093      	lsls	r3, r2
 802fe66:	69ba      	ldr	r2, [r7, #24]
 802fe68:	4313      	orrs	r3, r2
 802fe6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 802fe6c:	4934      	ldr	r1, [pc, #208]	; (802ff40 <HAL_GPIO_Init+0x300>)
 802fe6e:	69fb      	ldr	r3, [r7, #28]
 802fe70:	089b      	lsrs	r3, r3, #2
 802fe72:	3302      	adds	r3, #2
 802fe74:	69ba      	ldr	r2, [r7, #24]
 802fe76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 802fe7a:	4b39      	ldr	r3, [pc, #228]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fe7c:	681b      	ldr	r3, [r3, #0]
 802fe7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fe80:	693b      	ldr	r3, [r7, #16]
 802fe82:	43db      	mvns	r3, r3
 802fe84:	69ba      	ldr	r2, [r7, #24]
 802fe86:	4013      	ands	r3, r2
 802fe88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 802fe8a:	683b      	ldr	r3, [r7, #0]
 802fe8c:	685b      	ldr	r3, [r3, #4]
 802fe8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802fe92:	2b00      	cmp	r3, #0
 802fe94:	d003      	beq.n	802fe9e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 802fe96:	69ba      	ldr	r2, [r7, #24]
 802fe98:	693b      	ldr	r3, [r7, #16]
 802fe9a:	4313      	orrs	r3, r2
 802fe9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 802fe9e:	4a30      	ldr	r2, [pc, #192]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fea0:	69bb      	ldr	r3, [r7, #24]
 802fea2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 802fea4:	4b2e      	ldr	r3, [pc, #184]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fea6:	685b      	ldr	r3, [r3, #4]
 802fea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802feaa:	693b      	ldr	r3, [r7, #16]
 802feac:	43db      	mvns	r3, r3
 802feae:	69ba      	ldr	r2, [r7, #24]
 802feb0:	4013      	ands	r3, r2
 802feb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 802feb4:	683b      	ldr	r3, [r7, #0]
 802feb6:	685b      	ldr	r3, [r3, #4]
 802feb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802febc:	2b00      	cmp	r3, #0
 802febe:	d003      	beq.n	802fec8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 802fec0:	69ba      	ldr	r2, [r7, #24]
 802fec2:	693b      	ldr	r3, [r7, #16]
 802fec4:	4313      	orrs	r3, r2
 802fec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802fec8:	4a25      	ldr	r2, [pc, #148]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802feca:	69bb      	ldr	r3, [r7, #24]
 802fecc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 802fece:	4b24      	ldr	r3, [pc, #144]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fed0:	689b      	ldr	r3, [r3, #8]
 802fed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fed4:	693b      	ldr	r3, [r7, #16]
 802fed6:	43db      	mvns	r3, r3
 802fed8:	69ba      	ldr	r2, [r7, #24]
 802feda:	4013      	ands	r3, r2
 802fedc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 802fede:	683b      	ldr	r3, [r7, #0]
 802fee0:	685b      	ldr	r3, [r3, #4]
 802fee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802fee6:	2b00      	cmp	r3, #0
 802fee8:	d003      	beq.n	802fef2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 802feea:	69ba      	ldr	r2, [r7, #24]
 802feec:	693b      	ldr	r3, [r7, #16]
 802feee:	4313      	orrs	r3, r2
 802fef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802fef2:	4a1b      	ldr	r2, [pc, #108]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fef4:	69bb      	ldr	r3, [r7, #24]
 802fef6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 802fef8:	4b19      	ldr	r3, [pc, #100]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802fefa:	68db      	ldr	r3, [r3, #12]
 802fefc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802fefe:	693b      	ldr	r3, [r7, #16]
 802ff00:	43db      	mvns	r3, r3
 802ff02:	69ba      	ldr	r2, [r7, #24]
 802ff04:	4013      	ands	r3, r2
 802ff06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 802ff08:	683b      	ldr	r3, [r7, #0]
 802ff0a:	685b      	ldr	r3, [r3, #4]
 802ff0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802ff10:	2b00      	cmp	r3, #0
 802ff12:	d003      	beq.n	802ff1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 802ff14:	69ba      	ldr	r2, [r7, #24]
 802ff16:	693b      	ldr	r3, [r7, #16]
 802ff18:	4313      	orrs	r3, r2
 802ff1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 802ff1c:	4a10      	ldr	r2, [pc, #64]	; (802ff60 <HAL_GPIO_Init+0x320>)
 802ff1e:	69bb      	ldr	r3, [r7, #24]
 802ff20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802ff22:	69fb      	ldr	r3, [r7, #28]
 802ff24:	3301      	adds	r3, #1
 802ff26:	61fb      	str	r3, [r7, #28]
 802ff28:	69fb      	ldr	r3, [r7, #28]
 802ff2a:	2b0f      	cmp	r3, #15
 802ff2c:	f67f ae96 	bls.w	802fc5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 802ff30:	bf00      	nop
 802ff32:	3724      	adds	r7, #36	; 0x24
 802ff34:	46bd      	mov	sp, r7
 802ff36:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ff3a:	4770      	bx	lr
 802ff3c:	40023800 	.word	0x40023800
 802ff40:	40013800 	.word	0x40013800
 802ff44:	40020000 	.word	0x40020000
 802ff48:	40020400 	.word	0x40020400
 802ff4c:	40020800 	.word	0x40020800
 802ff50:	40020c00 	.word	0x40020c00
 802ff54:	40021000 	.word	0x40021000
 802ff58:	40021400 	.word	0x40021400
 802ff5c:	40021800 	.word	0x40021800
 802ff60:	40013c00 	.word	0x40013c00

0802ff64 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 802ff64:	b480      	push	{r7}
 802ff66:	b087      	sub	sp, #28
 802ff68:	af00      	add	r7, sp, #0
 802ff6a:	6078      	str	r0, [r7, #4]
 802ff6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802ff6e:	2300      	movs	r3, #0
 802ff70:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 802ff72:	2300      	movs	r3, #0
 802ff74:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 802ff76:	2300      	movs	r3, #0
 802ff78:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802ff7a:	2300      	movs	r3, #0
 802ff7c:	617b      	str	r3, [r7, #20]
 802ff7e:	e0c7      	b.n	8030110 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802ff80:	2201      	movs	r2, #1
 802ff82:	697b      	ldr	r3, [r7, #20]
 802ff84:	fa02 f303 	lsl.w	r3, r2, r3
 802ff88:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 802ff8a:	683a      	ldr	r2, [r7, #0]
 802ff8c:	693b      	ldr	r3, [r7, #16]
 802ff8e:	4013      	ands	r3, r2
 802ff90:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 802ff92:	68fa      	ldr	r2, [r7, #12]
 802ff94:	693b      	ldr	r3, [r7, #16]
 802ff96:	429a      	cmp	r2, r3
 802ff98:	f040 80b7 	bne.w	803010a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 802ff9c:	4a61      	ldr	r2, [pc, #388]	; (8030124 <HAL_GPIO_DeInit+0x1c0>)
 802ff9e:	697b      	ldr	r3, [r7, #20]
 802ffa0:	089b      	lsrs	r3, r3, #2
 802ffa2:	3302      	adds	r3, #2
 802ffa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802ffa8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 802ffaa:	697b      	ldr	r3, [r7, #20]
 802ffac:	f003 0303 	and.w	r3, r3, #3
 802ffb0:	009b      	lsls	r3, r3, #2
 802ffb2:	220f      	movs	r2, #15
 802ffb4:	fa02 f303 	lsl.w	r3, r2, r3
 802ffb8:	68ba      	ldr	r2, [r7, #8]
 802ffba:	4013      	ands	r3, r2
 802ffbc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 802ffbe:	687b      	ldr	r3, [r7, #4]
 802ffc0:	4a59      	ldr	r2, [pc, #356]	; (8030128 <HAL_GPIO_DeInit+0x1c4>)
 802ffc2:	4293      	cmp	r3, r2
 802ffc4:	d025      	beq.n	8030012 <HAL_GPIO_DeInit+0xae>
 802ffc6:	687b      	ldr	r3, [r7, #4]
 802ffc8:	4a58      	ldr	r2, [pc, #352]	; (803012c <HAL_GPIO_DeInit+0x1c8>)
 802ffca:	4293      	cmp	r3, r2
 802ffcc:	d01f      	beq.n	803000e <HAL_GPIO_DeInit+0xaa>
 802ffce:	687b      	ldr	r3, [r7, #4]
 802ffd0:	4a57      	ldr	r2, [pc, #348]	; (8030130 <HAL_GPIO_DeInit+0x1cc>)
 802ffd2:	4293      	cmp	r3, r2
 802ffd4:	d019      	beq.n	803000a <HAL_GPIO_DeInit+0xa6>
 802ffd6:	687b      	ldr	r3, [r7, #4]
 802ffd8:	4a56      	ldr	r2, [pc, #344]	; (8030134 <HAL_GPIO_DeInit+0x1d0>)
 802ffda:	4293      	cmp	r3, r2
 802ffdc:	d013      	beq.n	8030006 <HAL_GPIO_DeInit+0xa2>
 802ffde:	687b      	ldr	r3, [r7, #4]
 802ffe0:	4a55      	ldr	r2, [pc, #340]	; (8030138 <HAL_GPIO_DeInit+0x1d4>)
 802ffe2:	4293      	cmp	r3, r2
 802ffe4:	d00d      	beq.n	8030002 <HAL_GPIO_DeInit+0x9e>
 802ffe6:	687b      	ldr	r3, [r7, #4]
 802ffe8:	4a54      	ldr	r2, [pc, #336]	; (803013c <HAL_GPIO_DeInit+0x1d8>)
 802ffea:	4293      	cmp	r3, r2
 802ffec:	d007      	beq.n	802fffe <HAL_GPIO_DeInit+0x9a>
 802ffee:	687b      	ldr	r3, [r7, #4]
 802fff0:	4a53      	ldr	r2, [pc, #332]	; (8030140 <HAL_GPIO_DeInit+0x1dc>)
 802fff2:	4293      	cmp	r3, r2
 802fff4:	d101      	bne.n	802fffa <HAL_GPIO_DeInit+0x96>
 802fff6:	2306      	movs	r3, #6
 802fff8:	e00c      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 802fffa:	2307      	movs	r3, #7
 802fffc:	e00a      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 802fffe:	2305      	movs	r3, #5
 8030000:	e008      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 8030002:	2304      	movs	r3, #4
 8030004:	e006      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 8030006:	2303      	movs	r3, #3
 8030008:	e004      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 803000a:	2302      	movs	r3, #2
 803000c:	e002      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 803000e:	2301      	movs	r3, #1
 8030010:	e000      	b.n	8030014 <HAL_GPIO_DeInit+0xb0>
 8030012:	2300      	movs	r3, #0
 8030014:	697a      	ldr	r2, [r7, #20]
 8030016:	f002 0203 	and.w	r2, r2, #3
 803001a:	0092      	lsls	r2, r2, #2
 803001c:	4093      	lsls	r3, r2
 803001e:	68ba      	ldr	r2, [r7, #8]
 8030020:	429a      	cmp	r2, r3
 8030022:	d132      	bne.n	803008a <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8030024:	4b47      	ldr	r3, [pc, #284]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 8030026:	681a      	ldr	r2, [r3, #0]
 8030028:	68fb      	ldr	r3, [r7, #12]
 803002a:	43db      	mvns	r3, r3
 803002c:	4945      	ldr	r1, [pc, #276]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 803002e:	4013      	ands	r3, r2
 8030030:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8030032:	4b44      	ldr	r3, [pc, #272]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 8030034:	685a      	ldr	r2, [r3, #4]
 8030036:	68fb      	ldr	r3, [r7, #12]
 8030038:	43db      	mvns	r3, r3
 803003a:	4942      	ldr	r1, [pc, #264]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 803003c:	4013      	ands	r3, r2
 803003e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8030040:	4b40      	ldr	r3, [pc, #256]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 8030042:	689a      	ldr	r2, [r3, #8]
 8030044:	68fb      	ldr	r3, [r7, #12]
 8030046:	43db      	mvns	r3, r3
 8030048:	493e      	ldr	r1, [pc, #248]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 803004a:	4013      	ands	r3, r2
 803004c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 803004e:	4b3d      	ldr	r3, [pc, #244]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 8030050:	68da      	ldr	r2, [r3, #12]
 8030052:	68fb      	ldr	r3, [r7, #12]
 8030054:	43db      	mvns	r3, r3
 8030056:	493b      	ldr	r1, [pc, #236]	; (8030144 <HAL_GPIO_DeInit+0x1e0>)
 8030058:	4013      	ands	r3, r2
 803005a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 803005c:	697b      	ldr	r3, [r7, #20]
 803005e:	f003 0303 	and.w	r3, r3, #3
 8030062:	009b      	lsls	r3, r3, #2
 8030064:	220f      	movs	r2, #15
 8030066:	fa02 f303 	lsl.w	r3, r2, r3
 803006a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 803006c:	4a2d      	ldr	r2, [pc, #180]	; (8030124 <HAL_GPIO_DeInit+0x1c0>)
 803006e:	697b      	ldr	r3, [r7, #20]
 8030070:	089b      	lsrs	r3, r3, #2
 8030072:	3302      	adds	r3, #2
 8030074:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8030078:	68bb      	ldr	r3, [r7, #8]
 803007a:	43da      	mvns	r2, r3
 803007c:	4829      	ldr	r0, [pc, #164]	; (8030124 <HAL_GPIO_DeInit+0x1c0>)
 803007e:	697b      	ldr	r3, [r7, #20]
 8030080:	089b      	lsrs	r3, r3, #2
 8030082:	400a      	ands	r2, r1
 8030084:	3302      	adds	r3, #2
 8030086:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 803008a:	687b      	ldr	r3, [r7, #4]
 803008c:	681a      	ldr	r2, [r3, #0]
 803008e:	697b      	ldr	r3, [r7, #20]
 8030090:	005b      	lsls	r3, r3, #1
 8030092:	2103      	movs	r1, #3
 8030094:	fa01 f303 	lsl.w	r3, r1, r3
 8030098:	43db      	mvns	r3, r3
 803009a:	401a      	ands	r2, r3
 803009c:	687b      	ldr	r3, [r7, #4]
 803009e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80300a0:	697b      	ldr	r3, [r7, #20]
 80300a2:	08da      	lsrs	r2, r3, #3
 80300a4:	687b      	ldr	r3, [r7, #4]
 80300a6:	3208      	adds	r2, #8
 80300a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80300ac:	697b      	ldr	r3, [r7, #20]
 80300ae:	f003 0307 	and.w	r3, r3, #7
 80300b2:	009b      	lsls	r3, r3, #2
 80300b4:	220f      	movs	r2, #15
 80300b6:	fa02 f303 	lsl.w	r3, r2, r3
 80300ba:	43db      	mvns	r3, r3
 80300bc:	697a      	ldr	r2, [r7, #20]
 80300be:	08d2      	lsrs	r2, r2, #3
 80300c0:	4019      	ands	r1, r3
 80300c2:	687b      	ldr	r3, [r7, #4]
 80300c4:	3208      	adds	r2, #8
 80300c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80300ca:	687b      	ldr	r3, [r7, #4]
 80300cc:	68da      	ldr	r2, [r3, #12]
 80300ce:	697b      	ldr	r3, [r7, #20]
 80300d0:	005b      	lsls	r3, r3, #1
 80300d2:	2103      	movs	r1, #3
 80300d4:	fa01 f303 	lsl.w	r3, r1, r3
 80300d8:	43db      	mvns	r3, r3
 80300da:	401a      	ands	r2, r3
 80300dc:	687b      	ldr	r3, [r7, #4]
 80300de:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80300e0:	687b      	ldr	r3, [r7, #4]
 80300e2:	685a      	ldr	r2, [r3, #4]
 80300e4:	2101      	movs	r1, #1
 80300e6:	697b      	ldr	r3, [r7, #20]
 80300e8:	fa01 f303 	lsl.w	r3, r1, r3
 80300ec:	43db      	mvns	r3, r3
 80300ee:	401a      	ands	r2, r3
 80300f0:	687b      	ldr	r3, [r7, #4]
 80300f2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80300f4:	687b      	ldr	r3, [r7, #4]
 80300f6:	689a      	ldr	r2, [r3, #8]
 80300f8:	697b      	ldr	r3, [r7, #20]
 80300fa:	005b      	lsls	r3, r3, #1
 80300fc:	2103      	movs	r1, #3
 80300fe:	fa01 f303 	lsl.w	r3, r1, r3
 8030102:	43db      	mvns	r3, r3
 8030104:	401a      	ands	r2, r3
 8030106:	687b      	ldr	r3, [r7, #4]
 8030108:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 803010a:	697b      	ldr	r3, [r7, #20]
 803010c:	3301      	adds	r3, #1
 803010e:	617b      	str	r3, [r7, #20]
 8030110:	697b      	ldr	r3, [r7, #20]
 8030112:	2b0f      	cmp	r3, #15
 8030114:	f67f af34 	bls.w	802ff80 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8030118:	bf00      	nop
 803011a:	371c      	adds	r7, #28
 803011c:	46bd      	mov	sp, r7
 803011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030122:	4770      	bx	lr
 8030124:	40013800 	.word	0x40013800
 8030128:	40020000 	.word	0x40020000
 803012c:	40020400 	.word	0x40020400
 8030130:	40020800 	.word	0x40020800
 8030134:	40020c00 	.word	0x40020c00
 8030138:	40021000 	.word	0x40021000
 803013c:	40021400 	.word	0x40021400
 8030140:	40021800 	.word	0x40021800
 8030144:	40013c00 	.word	0x40013c00

08030148 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8030148:	b480      	push	{r7}
 803014a:	b085      	sub	sp, #20
 803014c:	af00      	add	r7, sp, #0
 803014e:	6078      	str	r0, [r7, #4]
 8030150:	460b      	mov	r3, r1
 8030152:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8030154:	687b      	ldr	r3, [r7, #4]
 8030156:	691a      	ldr	r2, [r3, #16]
 8030158:	887b      	ldrh	r3, [r7, #2]
 803015a:	4013      	ands	r3, r2
 803015c:	2b00      	cmp	r3, #0
 803015e:	d002      	beq.n	8030166 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8030160:	2301      	movs	r3, #1
 8030162:	73fb      	strb	r3, [r7, #15]
 8030164:	e001      	b.n	803016a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8030166:	2300      	movs	r3, #0
 8030168:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 803016a:	7bfb      	ldrb	r3, [r7, #15]
}
 803016c:	4618      	mov	r0, r3
 803016e:	3714      	adds	r7, #20
 8030170:	46bd      	mov	sp, r7
 8030172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030176:	4770      	bx	lr

08030178 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8030178:	b480      	push	{r7}
 803017a:	b083      	sub	sp, #12
 803017c:	af00      	add	r7, sp, #0
 803017e:	6078      	str	r0, [r7, #4]
 8030180:	460b      	mov	r3, r1
 8030182:	807b      	strh	r3, [r7, #2]
 8030184:	4613      	mov	r3, r2
 8030186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8030188:	787b      	ldrb	r3, [r7, #1]
 803018a:	2b00      	cmp	r3, #0
 803018c:	d003      	beq.n	8030196 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 803018e:	887a      	ldrh	r2, [r7, #2]
 8030190:	687b      	ldr	r3, [r7, #4]
 8030192:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8030194:	e003      	b.n	803019e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8030196:	887b      	ldrh	r3, [r7, #2]
 8030198:	041a      	lsls	r2, r3, #16
 803019a:	687b      	ldr	r3, [r7, #4]
 803019c:	619a      	str	r2, [r3, #24]
}
 803019e:	bf00      	nop
 80301a0:	370c      	adds	r7, #12
 80301a2:	46bd      	mov	sp, r7
 80301a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80301a8:	4770      	bx	lr

080301aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80301aa:	b480      	push	{r7}
 80301ac:	b083      	sub	sp, #12
 80301ae:	af00      	add	r7, sp, #0
 80301b0:	6078      	str	r0, [r7, #4]
 80301b2:	460b      	mov	r3, r1
 80301b4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80301b6:	687b      	ldr	r3, [r7, #4]
 80301b8:	695a      	ldr	r2, [r3, #20]
 80301ba:	887b      	ldrh	r3, [r7, #2]
 80301bc:	401a      	ands	r2, r3
 80301be:	887b      	ldrh	r3, [r7, #2]
 80301c0:	429a      	cmp	r2, r3
 80301c2:	d104      	bne.n	80301ce <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80301c4:	887b      	ldrh	r3, [r7, #2]
 80301c6:	041a      	lsls	r2, r3, #16
 80301c8:	687b      	ldr	r3, [r7, #4]
 80301ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80301cc:	e002      	b.n	80301d4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80301ce:	887a      	ldrh	r2, [r7, #2]
 80301d0:	687b      	ldr	r3, [r7, #4]
 80301d2:	619a      	str	r2, [r3, #24]
}
 80301d4:	bf00      	nop
 80301d6:	370c      	adds	r7, #12
 80301d8:	46bd      	mov	sp, r7
 80301da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80301de:	4770      	bx	lr

080301e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80301e0:	b580      	push	{r7, lr}
 80301e2:	b082      	sub	sp, #8
 80301e4:	af00      	add	r7, sp, #0
 80301e6:	4603      	mov	r3, r0
 80301e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80301ea:	4b08      	ldr	r3, [pc, #32]	; (803020c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80301ec:	695a      	ldr	r2, [r3, #20]
 80301ee:	88fb      	ldrh	r3, [r7, #6]
 80301f0:	4013      	ands	r3, r2
 80301f2:	2b00      	cmp	r3, #0
 80301f4:	d006      	beq.n	8030204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80301f6:	4a05      	ldr	r2, [pc, #20]	; (803020c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80301f8:	88fb      	ldrh	r3, [r7, #6]
 80301fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80301fc:	88fb      	ldrh	r3, [r7, #6]
 80301fe:	4618      	mov	r0, r3
 8030200:	f7fa f99a 	bl	802a538 <HAL_GPIO_EXTI_Callback>
  }
}
 8030204:	bf00      	nop
 8030206:	3708      	adds	r7, #8
 8030208:	46bd      	mov	sp, r7
 803020a:	bd80      	pop	{r7, pc}
 803020c:	40013c00 	.word	0x40013c00

08030210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8030210:	b580      	push	{r7, lr}
 8030212:	b084      	sub	sp, #16
 8030214:	af00      	add	r7, sp, #0
 8030216:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8030218:	687b      	ldr	r3, [r7, #4]
 803021a:	2b00      	cmp	r3, #0
 803021c:	d101      	bne.n	8030222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 803021e:	2301      	movs	r3, #1
 8030220:	e11f      	b.n	8030462 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8030222:	687b      	ldr	r3, [r7, #4]
 8030224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030228:	b2db      	uxtb	r3, r3
 803022a:	2b00      	cmp	r3, #0
 803022c:	d106      	bne.n	803023c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 803022e:	687b      	ldr	r3, [r7, #4]
 8030230:	2200      	movs	r2, #0
 8030232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8030236:	6878      	ldr	r0, [r7, #4]
 8030238:	f7fb fa6c 	bl	802b714 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 803023c:	687b      	ldr	r3, [r7, #4]
 803023e:	2224      	movs	r2, #36	; 0x24
 8030240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8030244:	687b      	ldr	r3, [r7, #4]
 8030246:	681b      	ldr	r3, [r3, #0]
 8030248:	681a      	ldr	r2, [r3, #0]
 803024a:	687b      	ldr	r3, [r7, #4]
 803024c:	681b      	ldr	r3, [r3, #0]
 803024e:	f022 0201 	bic.w	r2, r2, #1
 8030252:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8030254:	687b      	ldr	r3, [r7, #4]
 8030256:	681b      	ldr	r3, [r3, #0]
 8030258:	681a      	ldr	r2, [r3, #0]
 803025a:	687b      	ldr	r3, [r7, #4]
 803025c:	681b      	ldr	r3, [r3, #0]
 803025e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8030262:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8030264:	687b      	ldr	r3, [r7, #4]
 8030266:	681b      	ldr	r3, [r3, #0]
 8030268:	681a      	ldr	r2, [r3, #0]
 803026a:	687b      	ldr	r3, [r7, #4]
 803026c:	681b      	ldr	r3, [r3, #0]
 803026e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8030272:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8030274:	f003 fe96 	bl	8033fa4 <HAL_RCC_GetPCLK1Freq>
 8030278:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 803027a:	687b      	ldr	r3, [r7, #4]
 803027c:	685b      	ldr	r3, [r3, #4]
 803027e:	4a7b      	ldr	r2, [pc, #492]	; (803046c <HAL_I2C_Init+0x25c>)
 8030280:	4293      	cmp	r3, r2
 8030282:	d807      	bhi.n	8030294 <HAL_I2C_Init+0x84>
 8030284:	68fb      	ldr	r3, [r7, #12]
 8030286:	4a7a      	ldr	r2, [pc, #488]	; (8030470 <HAL_I2C_Init+0x260>)
 8030288:	4293      	cmp	r3, r2
 803028a:	bf94      	ite	ls
 803028c:	2301      	movls	r3, #1
 803028e:	2300      	movhi	r3, #0
 8030290:	b2db      	uxtb	r3, r3
 8030292:	e006      	b.n	80302a2 <HAL_I2C_Init+0x92>
 8030294:	68fb      	ldr	r3, [r7, #12]
 8030296:	4a77      	ldr	r2, [pc, #476]	; (8030474 <HAL_I2C_Init+0x264>)
 8030298:	4293      	cmp	r3, r2
 803029a:	bf94      	ite	ls
 803029c:	2301      	movls	r3, #1
 803029e:	2300      	movhi	r3, #0
 80302a0:	b2db      	uxtb	r3, r3
 80302a2:	2b00      	cmp	r3, #0
 80302a4:	d001      	beq.n	80302aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80302a6:	2301      	movs	r3, #1
 80302a8:	e0db      	b.n	8030462 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80302aa:	68fb      	ldr	r3, [r7, #12]
 80302ac:	4a72      	ldr	r2, [pc, #456]	; (8030478 <HAL_I2C_Init+0x268>)
 80302ae:	fba2 2303 	umull	r2, r3, r2, r3
 80302b2:	0c9b      	lsrs	r3, r3, #18
 80302b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80302b6:	687b      	ldr	r3, [r7, #4]
 80302b8:	681b      	ldr	r3, [r3, #0]
 80302ba:	685b      	ldr	r3, [r3, #4]
 80302bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80302c0:	687b      	ldr	r3, [r7, #4]
 80302c2:	681b      	ldr	r3, [r3, #0]
 80302c4:	68ba      	ldr	r2, [r7, #8]
 80302c6:	430a      	orrs	r2, r1
 80302c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80302ca:	687b      	ldr	r3, [r7, #4]
 80302cc:	681b      	ldr	r3, [r3, #0]
 80302ce:	6a1b      	ldr	r3, [r3, #32]
 80302d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80302d4:	687b      	ldr	r3, [r7, #4]
 80302d6:	685b      	ldr	r3, [r3, #4]
 80302d8:	4a64      	ldr	r2, [pc, #400]	; (803046c <HAL_I2C_Init+0x25c>)
 80302da:	4293      	cmp	r3, r2
 80302dc:	d802      	bhi.n	80302e4 <HAL_I2C_Init+0xd4>
 80302de:	68bb      	ldr	r3, [r7, #8]
 80302e0:	3301      	adds	r3, #1
 80302e2:	e009      	b.n	80302f8 <HAL_I2C_Init+0xe8>
 80302e4:	68bb      	ldr	r3, [r7, #8]
 80302e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80302ea:	fb02 f303 	mul.w	r3, r2, r3
 80302ee:	4a63      	ldr	r2, [pc, #396]	; (803047c <HAL_I2C_Init+0x26c>)
 80302f0:	fba2 2303 	umull	r2, r3, r2, r3
 80302f4:	099b      	lsrs	r3, r3, #6
 80302f6:	3301      	adds	r3, #1
 80302f8:	687a      	ldr	r2, [r7, #4]
 80302fa:	6812      	ldr	r2, [r2, #0]
 80302fc:	430b      	orrs	r3, r1
 80302fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8030300:	687b      	ldr	r3, [r7, #4]
 8030302:	681b      	ldr	r3, [r3, #0]
 8030304:	69db      	ldr	r3, [r3, #28]
 8030306:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 803030a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 803030e:	687b      	ldr	r3, [r7, #4]
 8030310:	685b      	ldr	r3, [r3, #4]
 8030312:	4956      	ldr	r1, [pc, #344]	; (803046c <HAL_I2C_Init+0x25c>)
 8030314:	428b      	cmp	r3, r1
 8030316:	d80d      	bhi.n	8030334 <HAL_I2C_Init+0x124>
 8030318:	68fb      	ldr	r3, [r7, #12]
 803031a:	1e59      	subs	r1, r3, #1
 803031c:	687b      	ldr	r3, [r7, #4]
 803031e:	685b      	ldr	r3, [r3, #4]
 8030320:	005b      	lsls	r3, r3, #1
 8030322:	fbb1 f3f3 	udiv	r3, r1, r3
 8030326:	3301      	adds	r3, #1
 8030328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 803032c:	2b04      	cmp	r3, #4
 803032e:	bf38      	it	cc
 8030330:	2304      	movcc	r3, #4
 8030332:	e04f      	b.n	80303d4 <HAL_I2C_Init+0x1c4>
 8030334:	687b      	ldr	r3, [r7, #4]
 8030336:	689b      	ldr	r3, [r3, #8]
 8030338:	2b00      	cmp	r3, #0
 803033a:	d111      	bne.n	8030360 <HAL_I2C_Init+0x150>
 803033c:	68fb      	ldr	r3, [r7, #12]
 803033e:	1e58      	subs	r0, r3, #1
 8030340:	687b      	ldr	r3, [r7, #4]
 8030342:	6859      	ldr	r1, [r3, #4]
 8030344:	460b      	mov	r3, r1
 8030346:	005b      	lsls	r3, r3, #1
 8030348:	440b      	add	r3, r1
 803034a:	fbb0 f3f3 	udiv	r3, r0, r3
 803034e:	3301      	adds	r3, #1
 8030350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8030354:	2b00      	cmp	r3, #0
 8030356:	bf0c      	ite	eq
 8030358:	2301      	moveq	r3, #1
 803035a:	2300      	movne	r3, #0
 803035c:	b2db      	uxtb	r3, r3
 803035e:	e012      	b.n	8030386 <HAL_I2C_Init+0x176>
 8030360:	68fb      	ldr	r3, [r7, #12]
 8030362:	1e58      	subs	r0, r3, #1
 8030364:	687b      	ldr	r3, [r7, #4]
 8030366:	6859      	ldr	r1, [r3, #4]
 8030368:	460b      	mov	r3, r1
 803036a:	009b      	lsls	r3, r3, #2
 803036c:	440b      	add	r3, r1
 803036e:	0099      	lsls	r1, r3, #2
 8030370:	440b      	add	r3, r1
 8030372:	fbb0 f3f3 	udiv	r3, r0, r3
 8030376:	3301      	adds	r3, #1
 8030378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 803037c:	2b00      	cmp	r3, #0
 803037e:	bf0c      	ite	eq
 8030380:	2301      	moveq	r3, #1
 8030382:	2300      	movne	r3, #0
 8030384:	b2db      	uxtb	r3, r3
 8030386:	2b00      	cmp	r3, #0
 8030388:	d001      	beq.n	803038e <HAL_I2C_Init+0x17e>
 803038a:	2301      	movs	r3, #1
 803038c:	e022      	b.n	80303d4 <HAL_I2C_Init+0x1c4>
 803038e:	687b      	ldr	r3, [r7, #4]
 8030390:	689b      	ldr	r3, [r3, #8]
 8030392:	2b00      	cmp	r3, #0
 8030394:	d10e      	bne.n	80303b4 <HAL_I2C_Init+0x1a4>
 8030396:	68fb      	ldr	r3, [r7, #12]
 8030398:	1e58      	subs	r0, r3, #1
 803039a:	687b      	ldr	r3, [r7, #4]
 803039c:	6859      	ldr	r1, [r3, #4]
 803039e:	460b      	mov	r3, r1
 80303a0:	005b      	lsls	r3, r3, #1
 80303a2:	440b      	add	r3, r1
 80303a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80303a8:	3301      	adds	r3, #1
 80303aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80303ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80303b2:	e00f      	b.n	80303d4 <HAL_I2C_Init+0x1c4>
 80303b4:	68fb      	ldr	r3, [r7, #12]
 80303b6:	1e58      	subs	r0, r3, #1
 80303b8:	687b      	ldr	r3, [r7, #4]
 80303ba:	6859      	ldr	r1, [r3, #4]
 80303bc:	460b      	mov	r3, r1
 80303be:	009b      	lsls	r3, r3, #2
 80303c0:	440b      	add	r3, r1
 80303c2:	0099      	lsls	r1, r3, #2
 80303c4:	440b      	add	r3, r1
 80303c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80303ca:	3301      	adds	r3, #1
 80303cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80303d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80303d4:	6879      	ldr	r1, [r7, #4]
 80303d6:	6809      	ldr	r1, [r1, #0]
 80303d8:	4313      	orrs	r3, r2
 80303da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80303dc:	687b      	ldr	r3, [r7, #4]
 80303de:	681b      	ldr	r3, [r3, #0]
 80303e0:	681b      	ldr	r3, [r3, #0]
 80303e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80303e6:	687b      	ldr	r3, [r7, #4]
 80303e8:	69da      	ldr	r2, [r3, #28]
 80303ea:	687b      	ldr	r3, [r7, #4]
 80303ec:	6a1b      	ldr	r3, [r3, #32]
 80303ee:	431a      	orrs	r2, r3
 80303f0:	687b      	ldr	r3, [r7, #4]
 80303f2:	681b      	ldr	r3, [r3, #0]
 80303f4:	430a      	orrs	r2, r1
 80303f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80303f8:	687b      	ldr	r3, [r7, #4]
 80303fa:	681b      	ldr	r3, [r3, #0]
 80303fc:	689b      	ldr	r3, [r3, #8]
 80303fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8030402:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8030406:	687a      	ldr	r2, [r7, #4]
 8030408:	6911      	ldr	r1, [r2, #16]
 803040a:	687a      	ldr	r2, [r7, #4]
 803040c:	68d2      	ldr	r2, [r2, #12]
 803040e:	4311      	orrs	r1, r2
 8030410:	687a      	ldr	r2, [r7, #4]
 8030412:	6812      	ldr	r2, [r2, #0]
 8030414:	430b      	orrs	r3, r1
 8030416:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8030418:	687b      	ldr	r3, [r7, #4]
 803041a:	681b      	ldr	r3, [r3, #0]
 803041c:	68db      	ldr	r3, [r3, #12]
 803041e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8030422:	687b      	ldr	r3, [r7, #4]
 8030424:	695a      	ldr	r2, [r3, #20]
 8030426:	687b      	ldr	r3, [r7, #4]
 8030428:	699b      	ldr	r3, [r3, #24]
 803042a:	431a      	orrs	r2, r3
 803042c:	687b      	ldr	r3, [r7, #4]
 803042e:	681b      	ldr	r3, [r3, #0]
 8030430:	430a      	orrs	r2, r1
 8030432:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8030434:	687b      	ldr	r3, [r7, #4]
 8030436:	681b      	ldr	r3, [r3, #0]
 8030438:	681a      	ldr	r2, [r3, #0]
 803043a:	687b      	ldr	r3, [r7, #4]
 803043c:	681b      	ldr	r3, [r3, #0]
 803043e:	f042 0201 	orr.w	r2, r2, #1
 8030442:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030444:	687b      	ldr	r3, [r7, #4]
 8030446:	2200      	movs	r2, #0
 8030448:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 803044a:	687b      	ldr	r3, [r7, #4]
 803044c:	2220      	movs	r2, #32
 803044e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8030452:	687b      	ldr	r3, [r7, #4]
 8030454:	2200      	movs	r2, #0
 8030456:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8030458:	687b      	ldr	r3, [r7, #4]
 803045a:	2200      	movs	r2, #0
 803045c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8030460:	2300      	movs	r3, #0
}
 8030462:	4618      	mov	r0, r3
 8030464:	3710      	adds	r7, #16
 8030466:	46bd      	mov	sp, r7
 8030468:	bd80      	pop	{r7, pc}
 803046a:	bf00      	nop
 803046c:	000186a0 	.word	0x000186a0
 8030470:	001e847f 	.word	0x001e847f
 8030474:	003d08ff 	.word	0x003d08ff
 8030478:	431bde83 	.word	0x431bde83
 803047c:	10624dd3 	.word	0x10624dd3

08030480 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8030480:	b580      	push	{r7, lr}
 8030482:	b088      	sub	sp, #32
 8030484:	af02      	add	r7, sp, #8
 8030486:	60f8      	str	r0, [r7, #12]
 8030488:	607a      	str	r2, [r7, #4]
 803048a:	461a      	mov	r2, r3
 803048c:	460b      	mov	r3, r1
 803048e:	817b      	strh	r3, [r7, #10]
 8030490:	4613      	mov	r3, r2
 8030492:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8030494:	f7fb ff7e 	bl	802c394 <HAL_GetTick>
 8030498:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 803049a:	68fb      	ldr	r3, [r7, #12]
 803049c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80304a0:	b2db      	uxtb	r3, r3
 80304a2:	2b20      	cmp	r3, #32
 80304a4:	f040 80e0 	bne.w	8030668 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80304a8:	697b      	ldr	r3, [r7, #20]
 80304aa:	9300      	str	r3, [sp, #0]
 80304ac:	2319      	movs	r3, #25
 80304ae:	2201      	movs	r2, #1
 80304b0:	4970      	ldr	r1, [pc, #448]	; (8030674 <HAL_I2C_Master_Transmit+0x1f4>)
 80304b2:	68f8      	ldr	r0, [r7, #12]
 80304b4:	f002 fb21 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 80304b8:	4603      	mov	r3, r0
 80304ba:	2b00      	cmp	r3, #0
 80304bc:	d001      	beq.n	80304c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80304be:	2302      	movs	r3, #2
 80304c0:	e0d3      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80304c2:	68fb      	ldr	r3, [r7, #12]
 80304c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80304c8:	2b01      	cmp	r3, #1
 80304ca:	d101      	bne.n	80304d0 <HAL_I2C_Master_Transmit+0x50>
 80304cc:	2302      	movs	r3, #2
 80304ce:	e0cc      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
 80304d0:	68fb      	ldr	r3, [r7, #12]
 80304d2:	2201      	movs	r2, #1
 80304d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80304d8:	68fb      	ldr	r3, [r7, #12]
 80304da:	681b      	ldr	r3, [r3, #0]
 80304dc:	681b      	ldr	r3, [r3, #0]
 80304de:	f003 0301 	and.w	r3, r3, #1
 80304e2:	2b01      	cmp	r3, #1
 80304e4:	d007      	beq.n	80304f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80304e6:	68fb      	ldr	r3, [r7, #12]
 80304e8:	681b      	ldr	r3, [r3, #0]
 80304ea:	681a      	ldr	r2, [r3, #0]
 80304ec:	68fb      	ldr	r3, [r7, #12]
 80304ee:	681b      	ldr	r3, [r3, #0]
 80304f0:	f042 0201 	orr.w	r2, r2, #1
 80304f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80304f6:	68fb      	ldr	r3, [r7, #12]
 80304f8:	681b      	ldr	r3, [r3, #0]
 80304fa:	681a      	ldr	r2, [r3, #0]
 80304fc:	68fb      	ldr	r3, [r7, #12]
 80304fe:	681b      	ldr	r3, [r3, #0]
 8030500:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030504:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8030506:	68fb      	ldr	r3, [r7, #12]
 8030508:	2221      	movs	r2, #33	; 0x21
 803050a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 803050e:	68fb      	ldr	r3, [r7, #12]
 8030510:	2210      	movs	r2, #16
 8030512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8030516:	68fb      	ldr	r3, [r7, #12]
 8030518:	2200      	movs	r2, #0
 803051a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 803051c:	68fb      	ldr	r3, [r7, #12]
 803051e:	687a      	ldr	r2, [r7, #4]
 8030520:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030522:	68fb      	ldr	r3, [r7, #12]
 8030524:	893a      	ldrh	r2, [r7, #8]
 8030526:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8030528:	68fb      	ldr	r3, [r7, #12]
 803052a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803052c:	b29a      	uxth	r2, r3
 803052e:	68fb      	ldr	r3, [r7, #12]
 8030530:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030532:	68fb      	ldr	r3, [r7, #12]
 8030534:	4a50      	ldr	r2, [pc, #320]	; (8030678 <HAL_I2C_Master_Transmit+0x1f8>)
 8030536:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8030538:	8979      	ldrh	r1, [r7, #10]
 803053a:	697b      	ldr	r3, [r7, #20]
 803053c:	6a3a      	ldr	r2, [r7, #32]
 803053e:	68f8      	ldr	r0, [r7, #12]
 8030540:	f002 f860 	bl	8032604 <I2C_MasterRequestWrite>
 8030544:	4603      	mov	r3, r0
 8030546:	2b00      	cmp	r3, #0
 8030548:	d001      	beq.n	803054e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 803054a:	2301      	movs	r3, #1
 803054c:	e08d      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803054e:	2300      	movs	r3, #0
 8030550:	613b      	str	r3, [r7, #16]
 8030552:	68fb      	ldr	r3, [r7, #12]
 8030554:	681b      	ldr	r3, [r3, #0]
 8030556:	695b      	ldr	r3, [r3, #20]
 8030558:	613b      	str	r3, [r7, #16]
 803055a:	68fb      	ldr	r3, [r7, #12]
 803055c:	681b      	ldr	r3, [r3, #0]
 803055e:	699b      	ldr	r3, [r3, #24]
 8030560:	613b      	str	r3, [r7, #16]
 8030562:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8030564:	e066      	b.n	8030634 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030566:	697a      	ldr	r2, [r7, #20]
 8030568:	6a39      	ldr	r1, [r7, #32]
 803056a:	68f8      	ldr	r0, [r7, #12]
 803056c:	f002 fb9b 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 8030570:	4603      	mov	r3, r0
 8030572:	2b00      	cmp	r3, #0
 8030574:	d00d      	beq.n	8030592 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030576:	68fb      	ldr	r3, [r7, #12]
 8030578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803057a:	2b04      	cmp	r3, #4
 803057c:	d107      	bne.n	803058e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803057e:	68fb      	ldr	r3, [r7, #12]
 8030580:	681b      	ldr	r3, [r3, #0]
 8030582:	681a      	ldr	r2, [r3, #0]
 8030584:	68fb      	ldr	r3, [r7, #12]
 8030586:	681b      	ldr	r3, [r3, #0]
 8030588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803058c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 803058e:	2301      	movs	r3, #1
 8030590:	e06b      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8030592:	68fb      	ldr	r3, [r7, #12]
 8030594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030596:	781a      	ldrb	r2, [r3, #0]
 8030598:	68fb      	ldr	r3, [r7, #12]
 803059a:	681b      	ldr	r3, [r3, #0]
 803059c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803059e:	68fb      	ldr	r3, [r7, #12]
 80305a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80305a2:	1c5a      	adds	r2, r3, #1
 80305a4:	68fb      	ldr	r3, [r7, #12]
 80305a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80305a8:	68fb      	ldr	r3, [r7, #12]
 80305aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80305ac:	b29b      	uxth	r3, r3
 80305ae:	3b01      	subs	r3, #1
 80305b0:	b29a      	uxth	r2, r3
 80305b2:	68fb      	ldr	r3, [r7, #12]
 80305b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80305b6:	68fb      	ldr	r3, [r7, #12]
 80305b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80305ba:	3b01      	subs	r3, #1
 80305bc:	b29a      	uxth	r2, r3
 80305be:	68fb      	ldr	r3, [r7, #12]
 80305c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80305c2:	68fb      	ldr	r3, [r7, #12]
 80305c4:	681b      	ldr	r3, [r3, #0]
 80305c6:	695b      	ldr	r3, [r3, #20]
 80305c8:	f003 0304 	and.w	r3, r3, #4
 80305cc:	2b04      	cmp	r3, #4
 80305ce:	d11b      	bne.n	8030608 <HAL_I2C_Master_Transmit+0x188>
 80305d0:	68fb      	ldr	r3, [r7, #12]
 80305d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80305d4:	2b00      	cmp	r3, #0
 80305d6:	d017      	beq.n	8030608 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80305d8:	68fb      	ldr	r3, [r7, #12]
 80305da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80305dc:	781a      	ldrb	r2, [r3, #0]
 80305de:	68fb      	ldr	r3, [r7, #12]
 80305e0:	681b      	ldr	r3, [r3, #0]
 80305e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80305e4:	68fb      	ldr	r3, [r7, #12]
 80305e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80305e8:	1c5a      	adds	r2, r3, #1
 80305ea:	68fb      	ldr	r3, [r7, #12]
 80305ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80305ee:	68fb      	ldr	r3, [r7, #12]
 80305f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80305f2:	b29b      	uxth	r3, r3
 80305f4:	3b01      	subs	r3, #1
 80305f6:	b29a      	uxth	r2, r3
 80305f8:	68fb      	ldr	r3, [r7, #12]
 80305fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80305fc:	68fb      	ldr	r3, [r7, #12]
 80305fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030600:	3b01      	subs	r3, #1
 8030602:	b29a      	uxth	r2, r3
 8030604:	68fb      	ldr	r3, [r7, #12]
 8030606:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030608:	697a      	ldr	r2, [r7, #20]
 803060a:	6a39      	ldr	r1, [r7, #32]
 803060c:	68f8      	ldr	r0, [r7, #12]
 803060e:	f002 fb8b 	bl	8032d28 <I2C_WaitOnBTFFlagUntilTimeout>
 8030612:	4603      	mov	r3, r0
 8030614:	2b00      	cmp	r3, #0
 8030616:	d00d      	beq.n	8030634 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030618:	68fb      	ldr	r3, [r7, #12]
 803061a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803061c:	2b04      	cmp	r3, #4
 803061e:	d107      	bne.n	8030630 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030620:	68fb      	ldr	r3, [r7, #12]
 8030622:	681b      	ldr	r3, [r3, #0]
 8030624:	681a      	ldr	r2, [r3, #0]
 8030626:	68fb      	ldr	r3, [r7, #12]
 8030628:	681b      	ldr	r3, [r3, #0]
 803062a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803062e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8030630:	2301      	movs	r3, #1
 8030632:	e01a      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8030634:	68fb      	ldr	r3, [r7, #12]
 8030636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030638:	2b00      	cmp	r3, #0
 803063a:	d194      	bne.n	8030566 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803063c:	68fb      	ldr	r3, [r7, #12]
 803063e:	681b      	ldr	r3, [r3, #0]
 8030640:	681a      	ldr	r2, [r3, #0]
 8030642:	68fb      	ldr	r3, [r7, #12]
 8030644:	681b      	ldr	r3, [r3, #0]
 8030646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803064a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 803064c:	68fb      	ldr	r3, [r7, #12]
 803064e:	2220      	movs	r2, #32
 8030650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030654:	68fb      	ldr	r3, [r7, #12]
 8030656:	2200      	movs	r2, #0
 8030658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 803065c:	68fb      	ldr	r3, [r7, #12]
 803065e:	2200      	movs	r2, #0
 8030660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030664:	2300      	movs	r3, #0
 8030666:	e000      	b.n	803066a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8030668:	2302      	movs	r3, #2
  }
}
 803066a:	4618      	mov	r0, r3
 803066c:	3718      	adds	r7, #24
 803066e:	46bd      	mov	sp, r7
 8030670:	bd80      	pop	{r7, pc}
 8030672:	bf00      	nop
 8030674:	00100002 	.word	0x00100002
 8030678:	ffff0000 	.word	0xffff0000

0803067c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 803067c:	b580      	push	{r7, lr}
 803067e:	b088      	sub	sp, #32
 8030680:	af02      	add	r7, sp, #8
 8030682:	60f8      	str	r0, [r7, #12]
 8030684:	4608      	mov	r0, r1
 8030686:	4611      	mov	r1, r2
 8030688:	461a      	mov	r2, r3
 803068a:	4603      	mov	r3, r0
 803068c:	817b      	strh	r3, [r7, #10]
 803068e:	460b      	mov	r3, r1
 8030690:	813b      	strh	r3, [r7, #8]
 8030692:	4613      	mov	r3, r2
 8030694:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8030696:	f7fb fe7d 	bl	802c394 <HAL_GetTick>
 803069a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 803069c:	68fb      	ldr	r3, [r7, #12]
 803069e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80306a2:	b2db      	uxtb	r3, r3
 80306a4:	2b20      	cmp	r3, #32
 80306a6:	f040 80d9 	bne.w	803085c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80306aa:	697b      	ldr	r3, [r7, #20]
 80306ac:	9300      	str	r3, [sp, #0]
 80306ae:	2319      	movs	r3, #25
 80306b0:	2201      	movs	r2, #1
 80306b2:	496d      	ldr	r1, [pc, #436]	; (8030868 <HAL_I2C_Mem_Write+0x1ec>)
 80306b4:	68f8      	ldr	r0, [r7, #12]
 80306b6:	f002 fa20 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 80306ba:	4603      	mov	r3, r0
 80306bc:	2b00      	cmp	r3, #0
 80306be:	d001      	beq.n	80306c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80306c0:	2302      	movs	r3, #2
 80306c2:	e0cc      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80306c4:	68fb      	ldr	r3, [r7, #12]
 80306c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80306ca:	2b01      	cmp	r3, #1
 80306cc:	d101      	bne.n	80306d2 <HAL_I2C_Mem_Write+0x56>
 80306ce:	2302      	movs	r3, #2
 80306d0:	e0c5      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
 80306d2:	68fb      	ldr	r3, [r7, #12]
 80306d4:	2201      	movs	r2, #1
 80306d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80306da:	68fb      	ldr	r3, [r7, #12]
 80306dc:	681b      	ldr	r3, [r3, #0]
 80306de:	681b      	ldr	r3, [r3, #0]
 80306e0:	f003 0301 	and.w	r3, r3, #1
 80306e4:	2b01      	cmp	r3, #1
 80306e6:	d007      	beq.n	80306f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80306e8:	68fb      	ldr	r3, [r7, #12]
 80306ea:	681b      	ldr	r3, [r3, #0]
 80306ec:	681a      	ldr	r2, [r3, #0]
 80306ee:	68fb      	ldr	r3, [r7, #12]
 80306f0:	681b      	ldr	r3, [r3, #0]
 80306f2:	f042 0201 	orr.w	r2, r2, #1
 80306f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80306f8:	68fb      	ldr	r3, [r7, #12]
 80306fa:	681b      	ldr	r3, [r3, #0]
 80306fc:	681a      	ldr	r2, [r3, #0]
 80306fe:	68fb      	ldr	r3, [r7, #12]
 8030700:	681b      	ldr	r3, [r3, #0]
 8030702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030706:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8030708:	68fb      	ldr	r3, [r7, #12]
 803070a:	2221      	movs	r2, #33	; 0x21
 803070c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8030710:	68fb      	ldr	r3, [r7, #12]
 8030712:	2240      	movs	r2, #64	; 0x40
 8030714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030718:	68fb      	ldr	r3, [r7, #12]
 803071a:	2200      	movs	r2, #0
 803071c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 803071e:	68fb      	ldr	r3, [r7, #12]
 8030720:	6a3a      	ldr	r2, [r7, #32]
 8030722:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030724:	68fb      	ldr	r3, [r7, #12]
 8030726:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8030728:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 803072a:	68fb      	ldr	r3, [r7, #12]
 803072c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803072e:	b29a      	uxth	r2, r3
 8030730:	68fb      	ldr	r3, [r7, #12]
 8030732:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030734:	68fb      	ldr	r3, [r7, #12]
 8030736:	4a4d      	ldr	r2, [pc, #308]	; (803086c <HAL_I2C_Mem_Write+0x1f0>)
 8030738:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 803073a:	88f8      	ldrh	r0, [r7, #6]
 803073c:	893a      	ldrh	r2, [r7, #8]
 803073e:	8979      	ldrh	r1, [r7, #10]
 8030740:	697b      	ldr	r3, [r7, #20]
 8030742:	9301      	str	r3, [sp, #4]
 8030744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8030746:	9300      	str	r3, [sp, #0]
 8030748:	4603      	mov	r3, r0
 803074a:	68f8      	ldr	r0, [r7, #12]
 803074c:	f001 ffdc 	bl	8032708 <I2C_RequestMemoryWrite>
 8030750:	4603      	mov	r3, r0
 8030752:	2b00      	cmp	r3, #0
 8030754:	d052      	beq.n	80307fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8030756:	2301      	movs	r3, #1
 8030758:	e081      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 803075a:	697a      	ldr	r2, [r7, #20]
 803075c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 803075e:	68f8      	ldr	r0, [r7, #12]
 8030760:	f002 faa1 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 8030764:	4603      	mov	r3, r0
 8030766:	2b00      	cmp	r3, #0
 8030768:	d00d      	beq.n	8030786 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803076a:	68fb      	ldr	r3, [r7, #12]
 803076c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803076e:	2b04      	cmp	r3, #4
 8030770:	d107      	bne.n	8030782 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030772:	68fb      	ldr	r3, [r7, #12]
 8030774:	681b      	ldr	r3, [r3, #0]
 8030776:	681a      	ldr	r2, [r3, #0]
 8030778:	68fb      	ldr	r3, [r7, #12]
 803077a:	681b      	ldr	r3, [r3, #0]
 803077c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030780:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8030782:	2301      	movs	r3, #1
 8030784:	e06b      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8030786:	68fb      	ldr	r3, [r7, #12]
 8030788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803078a:	781a      	ldrb	r2, [r3, #0]
 803078c:	68fb      	ldr	r3, [r7, #12]
 803078e:	681b      	ldr	r3, [r3, #0]
 8030790:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8030792:	68fb      	ldr	r3, [r7, #12]
 8030794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030796:	1c5a      	adds	r2, r3, #1
 8030798:	68fb      	ldr	r3, [r7, #12]
 803079a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 803079c:	68fb      	ldr	r3, [r7, #12]
 803079e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80307a0:	3b01      	subs	r3, #1
 80307a2:	b29a      	uxth	r2, r3
 80307a4:	68fb      	ldr	r3, [r7, #12]
 80307a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80307a8:	68fb      	ldr	r3, [r7, #12]
 80307aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80307ac:	b29b      	uxth	r3, r3
 80307ae:	3b01      	subs	r3, #1
 80307b0:	b29a      	uxth	r2, r3
 80307b2:	68fb      	ldr	r3, [r7, #12]
 80307b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80307b6:	68fb      	ldr	r3, [r7, #12]
 80307b8:	681b      	ldr	r3, [r3, #0]
 80307ba:	695b      	ldr	r3, [r3, #20]
 80307bc:	f003 0304 	and.w	r3, r3, #4
 80307c0:	2b04      	cmp	r3, #4
 80307c2:	d11b      	bne.n	80307fc <HAL_I2C_Mem_Write+0x180>
 80307c4:	68fb      	ldr	r3, [r7, #12]
 80307c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80307c8:	2b00      	cmp	r3, #0
 80307ca:	d017      	beq.n	80307fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80307cc:	68fb      	ldr	r3, [r7, #12]
 80307ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80307d0:	781a      	ldrb	r2, [r3, #0]
 80307d2:	68fb      	ldr	r3, [r7, #12]
 80307d4:	681b      	ldr	r3, [r3, #0]
 80307d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80307d8:	68fb      	ldr	r3, [r7, #12]
 80307da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80307dc:	1c5a      	adds	r2, r3, #1
 80307de:	68fb      	ldr	r3, [r7, #12]
 80307e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80307e2:	68fb      	ldr	r3, [r7, #12]
 80307e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80307e6:	3b01      	subs	r3, #1
 80307e8:	b29a      	uxth	r2, r3
 80307ea:	68fb      	ldr	r3, [r7, #12]
 80307ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80307ee:	68fb      	ldr	r3, [r7, #12]
 80307f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80307f2:	b29b      	uxth	r3, r3
 80307f4:	3b01      	subs	r3, #1
 80307f6:	b29a      	uxth	r2, r3
 80307f8:	68fb      	ldr	r3, [r7, #12]
 80307fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80307fc:	68fb      	ldr	r3, [r7, #12]
 80307fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030800:	2b00      	cmp	r3, #0
 8030802:	d1aa      	bne.n	803075a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030804:	697a      	ldr	r2, [r7, #20]
 8030806:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8030808:	68f8      	ldr	r0, [r7, #12]
 803080a:	f002 fa8d 	bl	8032d28 <I2C_WaitOnBTFFlagUntilTimeout>
 803080e:	4603      	mov	r3, r0
 8030810:	2b00      	cmp	r3, #0
 8030812:	d00d      	beq.n	8030830 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8030814:	68fb      	ldr	r3, [r7, #12]
 8030816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8030818:	2b04      	cmp	r3, #4
 803081a:	d107      	bne.n	803082c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803081c:	68fb      	ldr	r3, [r7, #12]
 803081e:	681b      	ldr	r3, [r3, #0]
 8030820:	681a      	ldr	r2, [r3, #0]
 8030822:	68fb      	ldr	r3, [r7, #12]
 8030824:	681b      	ldr	r3, [r3, #0]
 8030826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803082a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 803082c:	2301      	movs	r3, #1
 803082e:	e016      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030830:	68fb      	ldr	r3, [r7, #12]
 8030832:	681b      	ldr	r3, [r3, #0]
 8030834:	681a      	ldr	r2, [r3, #0]
 8030836:	68fb      	ldr	r3, [r7, #12]
 8030838:	681b      	ldr	r3, [r3, #0]
 803083a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803083e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8030840:	68fb      	ldr	r3, [r7, #12]
 8030842:	2220      	movs	r2, #32
 8030844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030848:	68fb      	ldr	r3, [r7, #12]
 803084a:	2200      	movs	r2, #0
 803084c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030850:	68fb      	ldr	r3, [r7, #12]
 8030852:	2200      	movs	r2, #0
 8030854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030858:	2300      	movs	r3, #0
 803085a:	e000      	b.n	803085e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 803085c:	2302      	movs	r3, #2
  }
}
 803085e:	4618      	mov	r0, r3
 8030860:	3718      	adds	r7, #24
 8030862:	46bd      	mov	sp, r7
 8030864:	bd80      	pop	{r7, pc}
 8030866:	bf00      	nop
 8030868:	00100002 	.word	0x00100002
 803086c:	ffff0000 	.word	0xffff0000

08030870 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8030870:	b580      	push	{r7, lr}
 8030872:	b08c      	sub	sp, #48	; 0x30
 8030874:	af02      	add	r7, sp, #8
 8030876:	60f8      	str	r0, [r7, #12]
 8030878:	4608      	mov	r0, r1
 803087a:	4611      	mov	r1, r2
 803087c:	461a      	mov	r2, r3
 803087e:	4603      	mov	r3, r0
 8030880:	817b      	strh	r3, [r7, #10]
 8030882:	460b      	mov	r3, r1
 8030884:	813b      	strh	r3, [r7, #8]
 8030886:	4613      	mov	r3, r2
 8030888:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 803088a:	f7fb fd83 	bl	802c394 <HAL_GetTick>
 803088e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8030890:	68fb      	ldr	r3, [r7, #12]
 8030892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030896:	b2db      	uxtb	r3, r3
 8030898:	2b20      	cmp	r3, #32
 803089a:	f040 8208 	bne.w	8030cae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 803089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80308a0:	9300      	str	r3, [sp, #0]
 80308a2:	2319      	movs	r3, #25
 80308a4:	2201      	movs	r2, #1
 80308a6:	497b      	ldr	r1, [pc, #492]	; (8030a94 <HAL_I2C_Mem_Read+0x224>)
 80308a8:	68f8      	ldr	r0, [r7, #12]
 80308aa:	f002 f926 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 80308ae:	4603      	mov	r3, r0
 80308b0:	2b00      	cmp	r3, #0
 80308b2:	d001      	beq.n	80308b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80308b4:	2302      	movs	r3, #2
 80308b6:	e1fb      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80308b8:	68fb      	ldr	r3, [r7, #12]
 80308ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80308be:	2b01      	cmp	r3, #1
 80308c0:	d101      	bne.n	80308c6 <HAL_I2C_Mem_Read+0x56>
 80308c2:	2302      	movs	r3, #2
 80308c4:	e1f4      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
 80308c6:	68fb      	ldr	r3, [r7, #12]
 80308c8:	2201      	movs	r2, #1
 80308ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80308ce:	68fb      	ldr	r3, [r7, #12]
 80308d0:	681b      	ldr	r3, [r3, #0]
 80308d2:	681b      	ldr	r3, [r3, #0]
 80308d4:	f003 0301 	and.w	r3, r3, #1
 80308d8:	2b01      	cmp	r3, #1
 80308da:	d007      	beq.n	80308ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80308dc:	68fb      	ldr	r3, [r7, #12]
 80308de:	681b      	ldr	r3, [r3, #0]
 80308e0:	681a      	ldr	r2, [r3, #0]
 80308e2:	68fb      	ldr	r3, [r7, #12]
 80308e4:	681b      	ldr	r3, [r3, #0]
 80308e6:	f042 0201 	orr.w	r2, r2, #1
 80308ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80308ec:	68fb      	ldr	r3, [r7, #12]
 80308ee:	681b      	ldr	r3, [r3, #0]
 80308f0:	681a      	ldr	r2, [r3, #0]
 80308f2:	68fb      	ldr	r3, [r7, #12]
 80308f4:	681b      	ldr	r3, [r3, #0]
 80308f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80308fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80308fc:	68fb      	ldr	r3, [r7, #12]
 80308fe:	2222      	movs	r2, #34	; 0x22
 8030900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8030904:	68fb      	ldr	r3, [r7, #12]
 8030906:	2240      	movs	r2, #64	; 0x40
 8030908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 803090c:	68fb      	ldr	r3, [r7, #12]
 803090e:	2200      	movs	r2, #0
 8030910:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8030912:	68fb      	ldr	r3, [r7, #12]
 8030914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8030916:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8030918:	68fb      	ldr	r3, [r7, #12]
 803091a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 803091c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 803091e:	68fb      	ldr	r3, [r7, #12]
 8030920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030922:	b29a      	uxth	r2, r3
 8030924:	68fb      	ldr	r3, [r7, #12]
 8030926:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030928:	68fb      	ldr	r3, [r7, #12]
 803092a:	4a5b      	ldr	r2, [pc, #364]	; (8030a98 <HAL_I2C_Mem_Read+0x228>)
 803092c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 803092e:	88f8      	ldrh	r0, [r7, #6]
 8030930:	893a      	ldrh	r2, [r7, #8]
 8030932:	8979      	ldrh	r1, [r7, #10]
 8030934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030936:	9301      	str	r3, [sp, #4]
 8030938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803093a:	9300      	str	r3, [sp, #0]
 803093c:	4603      	mov	r3, r0
 803093e:	68f8      	ldr	r0, [r7, #12]
 8030940:	f001 ff76 	bl	8032830 <I2C_RequestMemoryRead>
 8030944:	4603      	mov	r3, r0
 8030946:	2b00      	cmp	r3, #0
 8030948:	d001      	beq.n	803094e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 803094a:	2301      	movs	r3, #1
 803094c:	e1b0      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 803094e:	68fb      	ldr	r3, [r7, #12]
 8030950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030952:	2b00      	cmp	r3, #0
 8030954:	d113      	bne.n	803097e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030956:	2300      	movs	r3, #0
 8030958:	623b      	str	r3, [r7, #32]
 803095a:	68fb      	ldr	r3, [r7, #12]
 803095c:	681b      	ldr	r3, [r3, #0]
 803095e:	695b      	ldr	r3, [r3, #20]
 8030960:	623b      	str	r3, [r7, #32]
 8030962:	68fb      	ldr	r3, [r7, #12]
 8030964:	681b      	ldr	r3, [r3, #0]
 8030966:	699b      	ldr	r3, [r3, #24]
 8030968:	623b      	str	r3, [r7, #32]
 803096a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803096c:	68fb      	ldr	r3, [r7, #12]
 803096e:	681b      	ldr	r3, [r3, #0]
 8030970:	681a      	ldr	r2, [r3, #0]
 8030972:	68fb      	ldr	r3, [r7, #12]
 8030974:	681b      	ldr	r3, [r3, #0]
 8030976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803097a:	601a      	str	r2, [r3, #0]
 803097c:	e184      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 803097e:	68fb      	ldr	r3, [r7, #12]
 8030980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030982:	2b01      	cmp	r3, #1
 8030984:	d11b      	bne.n	80309be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8030986:	68fb      	ldr	r3, [r7, #12]
 8030988:	681b      	ldr	r3, [r3, #0]
 803098a:	681a      	ldr	r2, [r3, #0]
 803098c:	68fb      	ldr	r3, [r7, #12]
 803098e:	681b      	ldr	r3, [r3, #0]
 8030990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8030994:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030996:	2300      	movs	r3, #0
 8030998:	61fb      	str	r3, [r7, #28]
 803099a:	68fb      	ldr	r3, [r7, #12]
 803099c:	681b      	ldr	r3, [r3, #0]
 803099e:	695b      	ldr	r3, [r3, #20]
 80309a0:	61fb      	str	r3, [r7, #28]
 80309a2:	68fb      	ldr	r3, [r7, #12]
 80309a4:	681b      	ldr	r3, [r3, #0]
 80309a6:	699b      	ldr	r3, [r3, #24]
 80309a8:	61fb      	str	r3, [r7, #28]
 80309aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80309ac:	68fb      	ldr	r3, [r7, #12]
 80309ae:	681b      	ldr	r3, [r3, #0]
 80309b0:	681a      	ldr	r2, [r3, #0]
 80309b2:	68fb      	ldr	r3, [r7, #12]
 80309b4:	681b      	ldr	r3, [r3, #0]
 80309b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80309ba:	601a      	str	r2, [r3, #0]
 80309bc:	e164      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80309be:	68fb      	ldr	r3, [r7, #12]
 80309c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80309c2:	2b02      	cmp	r3, #2
 80309c4:	d11b      	bne.n	80309fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80309c6:	68fb      	ldr	r3, [r7, #12]
 80309c8:	681b      	ldr	r3, [r3, #0]
 80309ca:	681a      	ldr	r2, [r3, #0]
 80309cc:	68fb      	ldr	r3, [r7, #12]
 80309ce:	681b      	ldr	r3, [r3, #0]
 80309d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80309d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80309d6:	68fb      	ldr	r3, [r7, #12]
 80309d8:	681b      	ldr	r3, [r3, #0]
 80309da:	681a      	ldr	r2, [r3, #0]
 80309dc:	68fb      	ldr	r3, [r7, #12]
 80309de:	681b      	ldr	r3, [r3, #0]
 80309e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80309e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80309e6:	2300      	movs	r3, #0
 80309e8:	61bb      	str	r3, [r7, #24]
 80309ea:	68fb      	ldr	r3, [r7, #12]
 80309ec:	681b      	ldr	r3, [r3, #0]
 80309ee:	695b      	ldr	r3, [r3, #20]
 80309f0:	61bb      	str	r3, [r7, #24]
 80309f2:	68fb      	ldr	r3, [r7, #12]
 80309f4:	681b      	ldr	r3, [r3, #0]
 80309f6:	699b      	ldr	r3, [r3, #24]
 80309f8:	61bb      	str	r3, [r7, #24]
 80309fa:	69bb      	ldr	r3, [r7, #24]
 80309fc:	e144      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80309fe:	2300      	movs	r3, #0
 8030a00:	617b      	str	r3, [r7, #20]
 8030a02:	68fb      	ldr	r3, [r7, #12]
 8030a04:	681b      	ldr	r3, [r3, #0]
 8030a06:	695b      	ldr	r3, [r3, #20]
 8030a08:	617b      	str	r3, [r7, #20]
 8030a0a:	68fb      	ldr	r3, [r7, #12]
 8030a0c:	681b      	ldr	r3, [r3, #0]
 8030a0e:	699b      	ldr	r3, [r3, #24]
 8030a10:	617b      	str	r3, [r7, #20]
 8030a12:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8030a14:	e138      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8030a16:	68fb      	ldr	r3, [r7, #12]
 8030a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a1a:	2b03      	cmp	r3, #3
 8030a1c:	f200 80f1 	bhi.w	8030c02 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8030a20:	68fb      	ldr	r3, [r7, #12]
 8030a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a24:	2b01      	cmp	r3, #1
 8030a26:	d123      	bne.n	8030a70 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8030a2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030a2c:	68f8      	ldr	r0, [r7, #12]
 8030a2e:	f002 f9bc 	bl	8032daa <I2C_WaitOnRXNEFlagUntilTimeout>
 8030a32:	4603      	mov	r3, r0
 8030a34:	2b00      	cmp	r3, #0
 8030a36:	d001      	beq.n	8030a3c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8030a38:	2301      	movs	r3, #1
 8030a3a:	e139      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030a3c:	68fb      	ldr	r3, [r7, #12]
 8030a3e:	681b      	ldr	r3, [r3, #0]
 8030a40:	691a      	ldr	r2, [r3, #16]
 8030a42:	68fb      	ldr	r3, [r7, #12]
 8030a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a46:	b2d2      	uxtb	r2, r2
 8030a48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030a4a:	68fb      	ldr	r3, [r7, #12]
 8030a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030a4e:	1c5a      	adds	r2, r3, #1
 8030a50:	68fb      	ldr	r3, [r7, #12]
 8030a52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030a54:	68fb      	ldr	r3, [r7, #12]
 8030a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a58:	3b01      	subs	r3, #1
 8030a5a:	b29a      	uxth	r2, r3
 8030a5c:	68fb      	ldr	r3, [r7, #12]
 8030a5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030a60:	68fb      	ldr	r3, [r7, #12]
 8030a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030a64:	b29b      	uxth	r3, r3
 8030a66:	3b01      	subs	r3, #1
 8030a68:	b29a      	uxth	r2, r3
 8030a6a:	68fb      	ldr	r3, [r7, #12]
 8030a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030a6e:	e10b      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8030a70:	68fb      	ldr	r3, [r7, #12]
 8030a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030a74:	2b02      	cmp	r3, #2
 8030a76:	d14e      	bne.n	8030b16 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030a7a:	9300      	str	r3, [sp, #0]
 8030a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030a7e:	2200      	movs	r2, #0
 8030a80:	4906      	ldr	r1, [pc, #24]	; (8030a9c <HAL_I2C_Mem_Read+0x22c>)
 8030a82:	68f8      	ldr	r0, [r7, #12]
 8030a84:	f002 f839 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030a88:	4603      	mov	r3, r0
 8030a8a:	2b00      	cmp	r3, #0
 8030a8c:	d008      	beq.n	8030aa0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8030a8e:	2301      	movs	r3, #1
 8030a90:	e10e      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
 8030a92:	bf00      	nop
 8030a94:	00100002 	.word	0x00100002
 8030a98:	ffff0000 	.word	0xffff0000
 8030a9c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030aa0:	68fb      	ldr	r3, [r7, #12]
 8030aa2:	681b      	ldr	r3, [r3, #0]
 8030aa4:	681a      	ldr	r2, [r3, #0]
 8030aa6:	68fb      	ldr	r3, [r7, #12]
 8030aa8:	681b      	ldr	r3, [r3, #0]
 8030aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030aae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030ab0:	68fb      	ldr	r3, [r7, #12]
 8030ab2:	681b      	ldr	r3, [r3, #0]
 8030ab4:	691a      	ldr	r2, [r3, #16]
 8030ab6:	68fb      	ldr	r3, [r7, #12]
 8030ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030aba:	b2d2      	uxtb	r2, r2
 8030abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030abe:	68fb      	ldr	r3, [r7, #12]
 8030ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030ac2:	1c5a      	adds	r2, r3, #1
 8030ac4:	68fb      	ldr	r3, [r7, #12]
 8030ac6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030ac8:	68fb      	ldr	r3, [r7, #12]
 8030aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030acc:	3b01      	subs	r3, #1
 8030ace:	b29a      	uxth	r2, r3
 8030ad0:	68fb      	ldr	r3, [r7, #12]
 8030ad2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030ad4:	68fb      	ldr	r3, [r7, #12]
 8030ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030ad8:	b29b      	uxth	r3, r3
 8030ada:	3b01      	subs	r3, #1
 8030adc:	b29a      	uxth	r2, r3
 8030ade:	68fb      	ldr	r3, [r7, #12]
 8030ae0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030ae2:	68fb      	ldr	r3, [r7, #12]
 8030ae4:	681b      	ldr	r3, [r3, #0]
 8030ae6:	691a      	ldr	r2, [r3, #16]
 8030ae8:	68fb      	ldr	r3, [r7, #12]
 8030aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030aec:	b2d2      	uxtb	r2, r2
 8030aee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030af0:	68fb      	ldr	r3, [r7, #12]
 8030af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030af4:	1c5a      	adds	r2, r3, #1
 8030af6:	68fb      	ldr	r3, [r7, #12]
 8030af8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030afa:	68fb      	ldr	r3, [r7, #12]
 8030afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030afe:	3b01      	subs	r3, #1
 8030b00:	b29a      	uxth	r2, r3
 8030b02:	68fb      	ldr	r3, [r7, #12]
 8030b04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030b06:	68fb      	ldr	r3, [r7, #12]
 8030b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b0a:	b29b      	uxth	r3, r3
 8030b0c:	3b01      	subs	r3, #1
 8030b0e:	b29a      	uxth	r2, r3
 8030b10:	68fb      	ldr	r3, [r7, #12]
 8030b12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030b14:	e0b8      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030b18:	9300      	str	r3, [sp, #0]
 8030b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030b1c:	2200      	movs	r2, #0
 8030b1e:	4966      	ldr	r1, [pc, #408]	; (8030cb8 <HAL_I2C_Mem_Read+0x448>)
 8030b20:	68f8      	ldr	r0, [r7, #12]
 8030b22:	f001 ffea 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030b26:	4603      	mov	r3, r0
 8030b28:	2b00      	cmp	r3, #0
 8030b2a:	d001      	beq.n	8030b30 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8030b2c:	2301      	movs	r3, #1
 8030b2e:	e0bf      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8030b30:	68fb      	ldr	r3, [r7, #12]
 8030b32:	681b      	ldr	r3, [r3, #0]
 8030b34:	681a      	ldr	r2, [r3, #0]
 8030b36:	68fb      	ldr	r3, [r7, #12]
 8030b38:	681b      	ldr	r3, [r3, #0]
 8030b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8030b3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b40:	68fb      	ldr	r3, [r7, #12]
 8030b42:	681b      	ldr	r3, [r3, #0]
 8030b44:	691a      	ldr	r2, [r3, #16]
 8030b46:	68fb      	ldr	r3, [r7, #12]
 8030b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b4a:	b2d2      	uxtb	r2, r2
 8030b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030b4e:	68fb      	ldr	r3, [r7, #12]
 8030b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030b52:	1c5a      	adds	r2, r3, #1
 8030b54:	68fb      	ldr	r3, [r7, #12]
 8030b56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030b58:	68fb      	ldr	r3, [r7, #12]
 8030b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030b5c:	3b01      	subs	r3, #1
 8030b5e:	b29a      	uxth	r2, r3
 8030b60:	68fb      	ldr	r3, [r7, #12]
 8030b62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030b64:	68fb      	ldr	r3, [r7, #12]
 8030b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030b68:	b29b      	uxth	r3, r3
 8030b6a:	3b01      	subs	r3, #1
 8030b6c:	b29a      	uxth	r2, r3
 8030b6e:	68fb      	ldr	r3, [r7, #12]
 8030b70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8030b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8030b74:	9300      	str	r3, [sp, #0]
 8030b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8030b78:	2200      	movs	r2, #0
 8030b7a:	494f      	ldr	r1, [pc, #316]	; (8030cb8 <HAL_I2C_Mem_Read+0x448>)
 8030b7c:	68f8      	ldr	r0, [r7, #12]
 8030b7e:	f001 ffbc 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030b82:	4603      	mov	r3, r0
 8030b84:	2b00      	cmp	r3, #0
 8030b86:	d001      	beq.n	8030b8c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8030b88:	2301      	movs	r3, #1
 8030b8a:	e091      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030b8c:	68fb      	ldr	r3, [r7, #12]
 8030b8e:	681b      	ldr	r3, [r3, #0]
 8030b90:	681a      	ldr	r2, [r3, #0]
 8030b92:	68fb      	ldr	r3, [r7, #12]
 8030b94:	681b      	ldr	r3, [r3, #0]
 8030b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030b9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030b9c:	68fb      	ldr	r3, [r7, #12]
 8030b9e:	681b      	ldr	r3, [r3, #0]
 8030ba0:	691a      	ldr	r2, [r3, #16]
 8030ba2:	68fb      	ldr	r3, [r7, #12]
 8030ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030ba6:	b2d2      	uxtb	r2, r2
 8030ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030baa:	68fb      	ldr	r3, [r7, #12]
 8030bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030bae:	1c5a      	adds	r2, r3, #1
 8030bb0:	68fb      	ldr	r3, [r7, #12]
 8030bb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030bb4:	68fb      	ldr	r3, [r7, #12]
 8030bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030bb8:	3b01      	subs	r3, #1
 8030bba:	b29a      	uxth	r2, r3
 8030bbc:	68fb      	ldr	r3, [r7, #12]
 8030bbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030bc0:	68fb      	ldr	r3, [r7, #12]
 8030bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030bc4:	b29b      	uxth	r3, r3
 8030bc6:	3b01      	subs	r3, #1
 8030bc8:	b29a      	uxth	r2, r3
 8030bca:	68fb      	ldr	r3, [r7, #12]
 8030bcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030bce:	68fb      	ldr	r3, [r7, #12]
 8030bd0:	681b      	ldr	r3, [r3, #0]
 8030bd2:	691a      	ldr	r2, [r3, #16]
 8030bd4:	68fb      	ldr	r3, [r7, #12]
 8030bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030bd8:	b2d2      	uxtb	r2, r2
 8030bda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030bdc:	68fb      	ldr	r3, [r7, #12]
 8030bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030be0:	1c5a      	adds	r2, r3, #1
 8030be2:	68fb      	ldr	r3, [r7, #12]
 8030be4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030be6:	68fb      	ldr	r3, [r7, #12]
 8030be8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030bea:	3b01      	subs	r3, #1
 8030bec:	b29a      	uxth	r2, r3
 8030bee:	68fb      	ldr	r3, [r7, #12]
 8030bf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030bf2:	68fb      	ldr	r3, [r7, #12]
 8030bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030bf6:	b29b      	uxth	r3, r3
 8030bf8:	3b01      	subs	r3, #1
 8030bfa:	b29a      	uxth	r2, r3
 8030bfc:	68fb      	ldr	r3, [r7, #12]
 8030bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8030c00:	e042      	b.n	8030c88 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8030c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8030c04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8030c06:	68f8      	ldr	r0, [r7, #12]
 8030c08:	f002 f8cf 	bl	8032daa <I2C_WaitOnRXNEFlagUntilTimeout>
 8030c0c:	4603      	mov	r3, r0
 8030c0e:	2b00      	cmp	r3, #0
 8030c10:	d001      	beq.n	8030c16 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8030c12:	2301      	movs	r3, #1
 8030c14:	e04c      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030c16:	68fb      	ldr	r3, [r7, #12]
 8030c18:	681b      	ldr	r3, [r3, #0]
 8030c1a:	691a      	ldr	r2, [r3, #16]
 8030c1c:	68fb      	ldr	r3, [r7, #12]
 8030c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030c20:	b2d2      	uxtb	r2, r2
 8030c22:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8030c24:	68fb      	ldr	r3, [r7, #12]
 8030c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030c28:	1c5a      	adds	r2, r3, #1
 8030c2a:	68fb      	ldr	r3, [r7, #12]
 8030c2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8030c2e:	68fb      	ldr	r3, [r7, #12]
 8030c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030c32:	3b01      	subs	r3, #1
 8030c34:	b29a      	uxth	r2, r3
 8030c36:	68fb      	ldr	r3, [r7, #12]
 8030c38:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8030c3a:	68fb      	ldr	r3, [r7, #12]
 8030c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030c3e:	b29b      	uxth	r3, r3
 8030c40:	3b01      	subs	r3, #1
 8030c42:	b29a      	uxth	r2, r3
 8030c44:	68fb      	ldr	r3, [r7, #12]
 8030c46:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8030c48:	68fb      	ldr	r3, [r7, #12]
 8030c4a:	681b      	ldr	r3, [r3, #0]
 8030c4c:	695b      	ldr	r3, [r3, #20]
 8030c4e:	f003 0304 	and.w	r3, r3, #4
 8030c52:	2b04      	cmp	r3, #4
 8030c54:	d118      	bne.n	8030c88 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8030c56:	68fb      	ldr	r3, [r7, #12]
 8030c58:	681b      	ldr	r3, [r3, #0]
 8030c5a:	691a      	ldr	r2, [r3, #16]
 8030c5c:	68fb      	ldr	r3, [r7, #12]
 8030c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030c60:	b2d2      	uxtb	r2, r2
 8030c62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8030c64:	68fb      	ldr	r3, [r7, #12]
 8030c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8030c68:	1c5a      	adds	r2, r3, #1
 8030c6a:	68fb      	ldr	r3, [r7, #12]
 8030c6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8030c6e:	68fb      	ldr	r3, [r7, #12]
 8030c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030c72:	3b01      	subs	r3, #1
 8030c74:	b29a      	uxth	r2, r3
 8030c76:	68fb      	ldr	r3, [r7, #12]
 8030c78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8030c7a:	68fb      	ldr	r3, [r7, #12]
 8030c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8030c7e:	b29b      	uxth	r3, r3
 8030c80:	3b01      	subs	r3, #1
 8030c82:	b29a      	uxth	r2, r3
 8030c84:	68fb      	ldr	r3, [r7, #12]
 8030c86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8030c88:	68fb      	ldr	r3, [r7, #12]
 8030c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8030c8c:	2b00      	cmp	r3, #0
 8030c8e:	f47f aec2 	bne.w	8030a16 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8030c92:	68fb      	ldr	r3, [r7, #12]
 8030c94:	2220      	movs	r2, #32
 8030c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8030c9a:	68fb      	ldr	r3, [r7, #12]
 8030c9c:	2200      	movs	r2, #0
 8030c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030ca2:	68fb      	ldr	r3, [r7, #12]
 8030ca4:	2200      	movs	r2, #0
 8030ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8030caa:	2300      	movs	r3, #0
 8030cac:	e000      	b.n	8030cb0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8030cae:	2302      	movs	r3, #2
  }
}
 8030cb0:	4618      	mov	r0, r3
 8030cb2:	3728      	adds	r7, #40	; 0x28
 8030cb4:	46bd      	mov	sp, r7
 8030cb6:	bd80      	pop	{r7, pc}
 8030cb8:	00010004 	.word	0x00010004

08030cbc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8030cbc:	b580      	push	{r7, lr}
 8030cbe:	b08a      	sub	sp, #40	; 0x28
 8030cc0:	af02      	add	r7, sp, #8
 8030cc2:	60f8      	str	r0, [r7, #12]
 8030cc4:	607a      	str	r2, [r7, #4]
 8030cc6:	603b      	str	r3, [r7, #0]
 8030cc8:	460b      	mov	r3, r1
 8030cca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8030ccc:	f7fb fb62 	bl	802c394 <HAL_GetTick>
 8030cd0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8030cd2:	2301      	movs	r3, #1
 8030cd4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8030cd6:	68fb      	ldr	r3, [r7, #12]
 8030cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030cdc:	b2db      	uxtb	r3, r3
 8030cde:	2b20      	cmp	r3, #32
 8030ce0:	f040 8110 	bne.w	8030f04 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030ce4:	69fb      	ldr	r3, [r7, #28]
 8030ce6:	9300      	str	r3, [sp, #0]
 8030ce8:	2319      	movs	r3, #25
 8030cea:	2201      	movs	r2, #1
 8030cec:	4988      	ldr	r1, [pc, #544]	; (8030f10 <HAL_I2C_IsDeviceReady+0x254>)
 8030cee:	68f8      	ldr	r0, [r7, #12]
 8030cf0:	f001 ff03 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030cf4:	4603      	mov	r3, r0
 8030cf6:	2b00      	cmp	r3, #0
 8030cf8:	d001      	beq.n	8030cfe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8030cfa:	2302      	movs	r3, #2
 8030cfc:	e103      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8030cfe:	68fb      	ldr	r3, [r7, #12]
 8030d00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8030d04:	2b01      	cmp	r3, #1
 8030d06:	d101      	bne.n	8030d0c <HAL_I2C_IsDeviceReady+0x50>
 8030d08:	2302      	movs	r3, #2
 8030d0a:	e0fc      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
 8030d0c:	68fb      	ldr	r3, [r7, #12]
 8030d0e:	2201      	movs	r2, #1
 8030d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8030d14:	68fb      	ldr	r3, [r7, #12]
 8030d16:	681b      	ldr	r3, [r3, #0]
 8030d18:	681b      	ldr	r3, [r3, #0]
 8030d1a:	f003 0301 	and.w	r3, r3, #1
 8030d1e:	2b01      	cmp	r3, #1
 8030d20:	d007      	beq.n	8030d32 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8030d22:	68fb      	ldr	r3, [r7, #12]
 8030d24:	681b      	ldr	r3, [r3, #0]
 8030d26:	681a      	ldr	r2, [r3, #0]
 8030d28:	68fb      	ldr	r3, [r7, #12]
 8030d2a:	681b      	ldr	r3, [r3, #0]
 8030d2c:	f042 0201 	orr.w	r2, r2, #1
 8030d30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8030d32:	68fb      	ldr	r3, [r7, #12]
 8030d34:	681b      	ldr	r3, [r3, #0]
 8030d36:	681a      	ldr	r2, [r3, #0]
 8030d38:	68fb      	ldr	r3, [r7, #12]
 8030d3a:	681b      	ldr	r3, [r3, #0]
 8030d3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8030d40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8030d42:	68fb      	ldr	r3, [r7, #12]
 8030d44:	2224      	movs	r2, #36	; 0x24
 8030d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8030d4a:	68fb      	ldr	r3, [r7, #12]
 8030d4c:	2200      	movs	r2, #0
 8030d4e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8030d50:	68fb      	ldr	r3, [r7, #12]
 8030d52:	4a70      	ldr	r2, [pc, #448]	; (8030f14 <HAL_I2C_IsDeviceReady+0x258>)
 8030d54:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8030d56:	68fb      	ldr	r3, [r7, #12]
 8030d58:	681b      	ldr	r3, [r3, #0]
 8030d5a:	681a      	ldr	r2, [r3, #0]
 8030d5c:	68fb      	ldr	r3, [r7, #12]
 8030d5e:	681b      	ldr	r3, [r3, #0]
 8030d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8030d64:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8030d66:	69fb      	ldr	r3, [r7, #28]
 8030d68:	9300      	str	r3, [sp, #0]
 8030d6a:	683b      	ldr	r3, [r7, #0]
 8030d6c:	2200      	movs	r2, #0
 8030d6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8030d72:	68f8      	ldr	r0, [r7, #12]
 8030d74:	f001 fec1 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030d78:	4603      	mov	r3, r0
 8030d7a:	2b00      	cmp	r3, #0
 8030d7c:	d00c      	beq.n	8030d98 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8030d7e:	68fb      	ldr	r3, [r7, #12]
 8030d80:	681b      	ldr	r3, [r3, #0]
 8030d82:	681b      	ldr	r3, [r3, #0]
 8030d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8030d88:	2b00      	cmp	r3, #0
 8030d8a:	d003      	beq.n	8030d94 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8030d8c:	68fb      	ldr	r3, [r7, #12]
 8030d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8030d92:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8030d94:	2303      	movs	r3, #3
 8030d96:	e0b6      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8030d98:	897b      	ldrh	r3, [r7, #10]
 8030d9a:	b2db      	uxtb	r3, r3
 8030d9c:	461a      	mov	r2, r3
 8030d9e:	68fb      	ldr	r3, [r7, #12]
 8030da0:	681b      	ldr	r3, [r3, #0]
 8030da2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8030da6:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8030da8:	f7fb faf4 	bl	802c394 <HAL_GetTick>
 8030dac:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030dae:	68fb      	ldr	r3, [r7, #12]
 8030db0:	681b      	ldr	r3, [r3, #0]
 8030db2:	695b      	ldr	r3, [r3, #20]
 8030db4:	f003 0302 	and.w	r3, r3, #2
 8030db8:	2b02      	cmp	r3, #2
 8030dba:	bf0c      	ite	eq
 8030dbc:	2301      	moveq	r3, #1
 8030dbe:	2300      	movne	r3, #0
 8030dc0:	b2db      	uxtb	r3, r3
 8030dc2:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030dc4:	68fb      	ldr	r3, [r7, #12]
 8030dc6:	681b      	ldr	r3, [r3, #0]
 8030dc8:	695b      	ldr	r3, [r3, #20]
 8030dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030dd2:	bf0c      	ite	eq
 8030dd4:	2301      	moveq	r3, #1
 8030dd6:	2300      	movne	r3, #0
 8030dd8:	b2db      	uxtb	r3, r3
 8030dda:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030ddc:	e025      	b.n	8030e2a <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8030dde:	f7fb fad9 	bl	802c394 <HAL_GetTick>
 8030de2:	4602      	mov	r2, r0
 8030de4:	69fb      	ldr	r3, [r7, #28]
 8030de6:	1ad3      	subs	r3, r2, r3
 8030de8:	683a      	ldr	r2, [r7, #0]
 8030dea:	429a      	cmp	r2, r3
 8030dec:	d302      	bcc.n	8030df4 <HAL_I2C_IsDeviceReady+0x138>
 8030dee:	683b      	ldr	r3, [r7, #0]
 8030df0:	2b00      	cmp	r3, #0
 8030df2:	d103      	bne.n	8030dfc <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8030df4:	68fb      	ldr	r3, [r7, #12]
 8030df6:	22a0      	movs	r2, #160	; 0xa0
 8030df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8030dfc:	68fb      	ldr	r3, [r7, #12]
 8030dfe:	681b      	ldr	r3, [r3, #0]
 8030e00:	695b      	ldr	r3, [r3, #20]
 8030e02:	f003 0302 	and.w	r3, r3, #2
 8030e06:	2b02      	cmp	r3, #2
 8030e08:	bf0c      	ite	eq
 8030e0a:	2301      	moveq	r3, #1
 8030e0c:	2300      	movne	r3, #0
 8030e0e:	b2db      	uxtb	r3, r3
 8030e10:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8030e12:	68fb      	ldr	r3, [r7, #12]
 8030e14:	681b      	ldr	r3, [r3, #0]
 8030e16:	695b      	ldr	r3, [r3, #20]
 8030e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8030e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8030e20:	bf0c      	ite	eq
 8030e22:	2301      	moveq	r3, #1
 8030e24:	2300      	movne	r3, #0
 8030e26:	b2db      	uxtb	r3, r3
 8030e28:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8030e2a:	68fb      	ldr	r3, [r7, #12]
 8030e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030e30:	b2db      	uxtb	r3, r3
 8030e32:	2ba0      	cmp	r3, #160	; 0xa0
 8030e34:	d005      	beq.n	8030e42 <HAL_I2C_IsDeviceReady+0x186>
 8030e36:	7dfb      	ldrb	r3, [r7, #23]
 8030e38:	2b00      	cmp	r3, #0
 8030e3a:	d102      	bne.n	8030e42 <HAL_I2C_IsDeviceReady+0x186>
 8030e3c:	7dbb      	ldrb	r3, [r7, #22]
 8030e3e:	2b00      	cmp	r3, #0
 8030e40:	d0cd      	beq.n	8030dde <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8030e42:	68fb      	ldr	r3, [r7, #12]
 8030e44:	2220      	movs	r2, #32
 8030e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8030e4a:	68fb      	ldr	r3, [r7, #12]
 8030e4c:	681b      	ldr	r3, [r3, #0]
 8030e4e:	695b      	ldr	r3, [r3, #20]
 8030e50:	f003 0302 	and.w	r3, r3, #2
 8030e54:	2b02      	cmp	r3, #2
 8030e56:	d129      	bne.n	8030eac <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030e58:	68fb      	ldr	r3, [r7, #12]
 8030e5a:	681b      	ldr	r3, [r3, #0]
 8030e5c:	681a      	ldr	r2, [r3, #0]
 8030e5e:	68fb      	ldr	r3, [r7, #12]
 8030e60:	681b      	ldr	r3, [r3, #0]
 8030e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030e66:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8030e68:	2300      	movs	r3, #0
 8030e6a:	613b      	str	r3, [r7, #16]
 8030e6c:	68fb      	ldr	r3, [r7, #12]
 8030e6e:	681b      	ldr	r3, [r3, #0]
 8030e70:	695b      	ldr	r3, [r3, #20]
 8030e72:	613b      	str	r3, [r7, #16]
 8030e74:	68fb      	ldr	r3, [r7, #12]
 8030e76:	681b      	ldr	r3, [r3, #0]
 8030e78:	699b      	ldr	r3, [r3, #24]
 8030e7a:	613b      	str	r3, [r7, #16]
 8030e7c:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030e7e:	69fb      	ldr	r3, [r7, #28]
 8030e80:	9300      	str	r3, [sp, #0]
 8030e82:	2319      	movs	r3, #25
 8030e84:	2201      	movs	r2, #1
 8030e86:	4922      	ldr	r1, [pc, #136]	; (8030f10 <HAL_I2C_IsDeviceReady+0x254>)
 8030e88:	68f8      	ldr	r0, [r7, #12]
 8030e8a:	f001 fe36 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030e8e:	4603      	mov	r3, r0
 8030e90:	2b00      	cmp	r3, #0
 8030e92:	d001      	beq.n	8030e98 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8030e94:	2301      	movs	r3, #1
 8030e96:	e036      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8030e98:	68fb      	ldr	r3, [r7, #12]
 8030e9a:	2220      	movs	r2, #32
 8030e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8030ea0:	68fb      	ldr	r3, [r7, #12]
 8030ea2:	2200      	movs	r2, #0
 8030ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8030ea8:	2300      	movs	r3, #0
 8030eaa:	e02c      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8030eac:	68fb      	ldr	r3, [r7, #12]
 8030eae:	681b      	ldr	r3, [r3, #0]
 8030eb0:	681a      	ldr	r2, [r3, #0]
 8030eb2:	68fb      	ldr	r3, [r7, #12]
 8030eb4:	681b      	ldr	r3, [r3, #0]
 8030eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8030eba:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8030ebc:	68fb      	ldr	r3, [r7, #12]
 8030ebe:	681b      	ldr	r3, [r3, #0]
 8030ec0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8030ec4:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8030ec6:	69fb      	ldr	r3, [r7, #28]
 8030ec8:	9300      	str	r3, [sp, #0]
 8030eca:	2319      	movs	r3, #25
 8030ecc:	2201      	movs	r2, #1
 8030ece:	4910      	ldr	r1, [pc, #64]	; (8030f10 <HAL_I2C_IsDeviceReady+0x254>)
 8030ed0:	68f8      	ldr	r0, [r7, #12]
 8030ed2:	f001 fe12 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8030ed6:	4603      	mov	r3, r0
 8030ed8:	2b00      	cmp	r3, #0
 8030eda:	d001      	beq.n	8030ee0 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8030edc:	2301      	movs	r3, #1
 8030ede:	e012      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8030ee0:	69bb      	ldr	r3, [r7, #24]
 8030ee2:	3301      	adds	r3, #1
 8030ee4:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8030ee6:	69ba      	ldr	r2, [r7, #24]
 8030ee8:	687b      	ldr	r3, [r7, #4]
 8030eea:	429a      	cmp	r2, r3
 8030eec:	f4ff af33 	bcc.w	8030d56 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8030ef0:	68fb      	ldr	r3, [r7, #12]
 8030ef2:	2220      	movs	r2, #32
 8030ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8030ef8:	68fb      	ldr	r3, [r7, #12]
 8030efa:	2200      	movs	r2, #0
 8030efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8030f00:	2301      	movs	r3, #1
 8030f02:	e000      	b.n	8030f06 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8030f04:	2302      	movs	r3, #2
  }
}
 8030f06:	4618      	mov	r0, r3
 8030f08:	3720      	adds	r7, #32
 8030f0a:	46bd      	mov	sp, r7
 8030f0c:	bd80      	pop	{r7, pc}
 8030f0e:	bf00      	nop
 8030f10:	00100002 	.word	0x00100002
 8030f14:	ffff0000 	.word	0xffff0000

08030f18 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8030f18:	b580      	push	{r7, lr}
 8030f1a:	b088      	sub	sp, #32
 8030f1c:	af00      	add	r7, sp, #0
 8030f1e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8030f20:	2300      	movs	r3, #0
 8030f22:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8030f24:	687b      	ldr	r3, [r7, #4]
 8030f26:	681b      	ldr	r3, [r3, #0]
 8030f28:	685b      	ldr	r3, [r3, #4]
 8030f2a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8030f2c:	687b      	ldr	r3, [r7, #4]
 8030f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8030f30:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8030f32:	687b      	ldr	r3, [r7, #4]
 8030f34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8030f38:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8030f3a:	687b      	ldr	r3, [r7, #4]
 8030f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8030f40:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8030f42:	7bfb      	ldrb	r3, [r7, #15]
 8030f44:	2b10      	cmp	r3, #16
 8030f46:	d003      	beq.n	8030f50 <HAL_I2C_EV_IRQHandler+0x38>
 8030f48:	7bfb      	ldrb	r3, [r7, #15]
 8030f4a:	2b40      	cmp	r3, #64	; 0x40
 8030f4c:	f040 80b6 	bne.w	80310bc <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8030f50:	687b      	ldr	r3, [r7, #4]
 8030f52:	681b      	ldr	r3, [r3, #0]
 8030f54:	699b      	ldr	r3, [r3, #24]
 8030f56:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8030f58:	687b      	ldr	r3, [r7, #4]
 8030f5a:	681b      	ldr	r3, [r3, #0]
 8030f5c:	695b      	ldr	r3, [r3, #20]
 8030f5e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8030f60:	69fb      	ldr	r3, [r7, #28]
 8030f62:	f003 0301 	and.w	r3, r3, #1
 8030f66:	2b00      	cmp	r3, #0
 8030f68:	d10d      	bne.n	8030f86 <HAL_I2C_EV_IRQHandler+0x6e>
 8030f6a:	693b      	ldr	r3, [r7, #16]
 8030f6c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8030f70:	d003      	beq.n	8030f7a <HAL_I2C_EV_IRQHandler+0x62>
 8030f72:	693b      	ldr	r3, [r7, #16]
 8030f74:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8030f78:	d101      	bne.n	8030f7e <HAL_I2C_EV_IRQHandler+0x66>
 8030f7a:	2301      	movs	r3, #1
 8030f7c:	e000      	b.n	8030f80 <HAL_I2C_EV_IRQHandler+0x68>
 8030f7e:	2300      	movs	r3, #0
 8030f80:	2b01      	cmp	r3, #1
 8030f82:	f000 8127 	beq.w	80311d4 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030f86:	69fb      	ldr	r3, [r7, #28]
 8030f88:	f003 0301 	and.w	r3, r3, #1
 8030f8c:	2b00      	cmp	r3, #0
 8030f8e:	d00c      	beq.n	8030faa <HAL_I2C_EV_IRQHandler+0x92>
 8030f90:	697b      	ldr	r3, [r7, #20]
 8030f92:	0a5b      	lsrs	r3, r3, #9
 8030f94:	f003 0301 	and.w	r3, r3, #1
 8030f98:	2b00      	cmp	r3, #0
 8030f9a:	d006      	beq.n	8030faa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8030f9c:	6878      	ldr	r0, [r7, #4]
 8030f9e:	f001 ff89 	bl	8032eb4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8030fa2:	6878      	ldr	r0, [r7, #4]
 8030fa4:	f000 fd1c 	bl	80319e0 <I2C_Master_SB>
 8030fa8:	e087      	b.n	80310ba <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030faa:	69fb      	ldr	r3, [r7, #28]
 8030fac:	08db      	lsrs	r3, r3, #3
 8030fae:	f003 0301 	and.w	r3, r3, #1
 8030fb2:	2b00      	cmp	r3, #0
 8030fb4:	d009      	beq.n	8030fca <HAL_I2C_EV_IRQHandler+0xb2>
 8030fb6:	697b      	ldr	r3, [r7, #20]
 8030fb8:	0a5b      	lsrs	r3, r3, #9
 8030fba:	f003 0301 	and.w	r3, r3, #1
 8030fbe:	2b00      	cmp	r3, #0
 8030fc0:	d003      	beq.n	8030fca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8030fc2:	6878      	ldr	r0, [r7, #4]
 8030fc4:	f000 fd92 	bl	8031aec <I2C_Master_ADD10>
 8030fc8:	e077      	b.n	80310ba <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8030fca:	69fb      	ldr	r3, [r7, #28]
 8030fcc:	085b      	lsrs	r3, r3, #1
 8030fce:	f003 0301 	and.w	r3, r3, #1
 8030fd2:	2b00      	cmp	r3, #0
 8030fd4:	d009      	beq.n	8030fea <HAL_I2C_EV_IRQHandler+0xd2>
 8030fd6:	697b      	ldr	r3, [r7, #20]
 8030fd8:	0a5b      	lsrs	r3, r3, #9
 8030fda:	f003 0301 	and.w	r3, r3, #1
 8030fde:	2b00      	cmp	r3, #0
 8030fe0:	d003      	beq.n	8030fea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8030fe2:	6878      	ldr	r0, [r7, #4]
 8030fe4:	f000 fdac 	bl	8031b40 <I2C_Master_ADDR>
 8030fe8:	e067      	b.n	80310ba <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8030fea:	69bb      	ldr	r3, [r7, #24]
 8030fec:	089b      	lsrs	r3, r3, #2
 8030fee:	f003 0301 	and.w	r3, r3, #1
 8030ff2:	2b00      	cmp	r3, #0
 8030ff4:	d030      	beq.n	8031058 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8030ff6:	687b      	ldr	r3, [r7, #4]
 8030ff8:	681b      	ldr	r3, [r3, #0]
 8030ffa:	685b      	ldr	r3, [r3, #4]
 8030ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031000:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031004:	f000 80e8 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031008:	69fb      	ldr	r3, [r7, #28]
 803100a:	09db      	lsrs	r3, r3, #7
 803100c:	f003 0301 	and.w	r3, r3, #1
 8031010:	2b00      	cmp	r3, #0
 8031012:	d00f      	beq.n	8031034 <HAL_I2C_EV_IRQHandler+0x11c>
 8031014:	697b      	ldr	r3, [r7, #20]
 8031016:	0a9b      	lsrs	r3, r3, #10
 8031018:	f003 0301 	and.w	r3, r3, #1
 803101c:	2b00      	cmp	r3, #0
 803101e:	d009      	beq.n	8031034 <HAL_I2C_EV_IRQHandler+0x11c>
 8031020:	69fb      	ldr	r3, [r7, #28]
 8031022:	089b      	lsrs	r3, r3, #2
 8031024:	f003 0301 	and.w	r3, r3, #1
 8031028:	2b00      	cmp	r3, #0
 803102a:	d103      	bne.n	8031034 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 803102c:	6878      	ldr	r0, [r7, #4]
 803102e:	f000 f9e8 	bl	8031402 <I2C_MasterTransmit_TXE>
 8031032:	e042      	b.n	80310ba <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031034:	69fb      	ldr	r3, [r7, #28]
 8031036:	089b      	lsrs	r3, r3, #2
 8031038:	f003 0301 	and.w	r3, r3, #1
 803103c:	2b00      	cmp	r3, #0
 803103e:	f000 80cb 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
 8031042:	697b      	ldr	r3, [r7, #20]
 8031044:	0a5b      	lsrs	r3, r3, #9
 8031046:	f003 0301 	and.w	r3, r3, #1
 803104a:	2b00      	cmp	r3, #0
 803104c:	f000 80c4 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8031050:	6878      	ldr	r0, [r7, #4]
 8031052:	f000 fa72 	bl	803153a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031056:	e0bf      	b.n	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8031058:	687b      	ldr	r3, [r7, #4]
 803105a:	681b      	ldr	r3, [r3, #0]
 803105c:	685b      	ldr	r3, [r3, #4]
 803105e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031062:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031066:	f000 80b7 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 803106a:	69fb      	ldr	r3, [r7, #28]
 803106c:	099b      	lsrs	r3, r3, #6
 803106e:	f003 0301 	and.w	r3, r3, #1
 8031072:	2b00      	cmp	r3, #0
 8031074:	d00f      	beq.n	8031096 <HAL_I2C_EV_IRQHandler+0x17e>
 8031076:	697b      	ldr	r3, [r7, #20]
 8031078:	0a9b      	lsrs	r3, r3, #10
 803107a:	f003 0301 	and.w	r3, r3, #1
 803107e:	2b00      	cmp	r3, #0
 8031080:	d009      	beq.n	8031096 <HAL_I2C_EV_IRQHandler+0x17e>
 8031082:	69fb      	ldr	r3, [r7, #28]
 8031084:	089b      	lsrs	r3, r3, #2
 8031086:	f003 0301 	and.w	r3, r3, #1
 803108a:	2b00      	cmp	r3, #0
 803108c:	d103      	bne.n	8031096 <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 803108e:	6878      	ldr	r0, [r7, #4]
 8031090:	f000 fb3a 	bl	8031708 <I2C_MasterReceive_RXNE>
 8031094:	e011      	b.n	80310ba <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031096:	69fb      	ldr	r3, [r7, #28]
 8031098:	089b      	lsrs	r3, r3, #2
 803109a:	f003 0301 	and.w	r3, r3, #1
 803109e:	2b00      	cmp	r3, #0
 80310a0:	f000 809a 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
 80310a4:	697b      	ldr	r3, [r7, #20]
 80310a6:	0a5b      	lsrs	r3, r3, #9
 80310a8:	f003 0301 	and.w	r3, r3, #1
 80310ac:	2b00      	cmp	r3, #0
 80310ae:	f000 8093 	beq.w	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 80310b2:	6878      	ldr	r0, [r7, #4]
 80310b4:	f000 fbaa 	bl	803180c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80310b8:	e08e      	b.n	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
 80310ba:	e08d      	b.n	80311d8 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80310bc:	687b      	ldr	r3, [r7, #4]
 80310be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80310c0:	2b00      	cmp	r3, #0
 80310c2:	d004      	beq.n	80310ce <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80310c4:	687b      	ldr	r3, [r7, #4]
 80310c6:	681b      	ldr	r3, [r3, #0]
 80310c8:	695b      	ldr	r3, [r3, #20]
 80310ca:	61fb      	str	r3, [r7, #28]
 80310cc:	e007      	b.n	80310de <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80310ce:	687b      	ldr	r3, [r7, #4]
 80310d0:	681b      	ldr	r3, [r3, #0]
 80310d2:	699b      	ldr	r3, [r3, #24]
 80310d4:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80310d6:	687b      	ldr	r3, [r7, #4]
 80310d8:	681b      	ldr	r3, [r3, #0]
 80310da:	695b      	ldr	r3, [r3, #20]
 80310dc:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80310de:	69fb      	ldr	r3, [r7, #28]
 80310e0:	085b      	lsrs	r3, r3, #1
 80310e2:	f003 0301 	and.w	r3, r3, #1
 80310e6:	2b00      	cmp	r3, #0
 80310e8:	d012      	beq.n	8031110 <HAL_I2C_EV_IRQHandler+0x1f8>
 80310ea:	697b      	ldr	r3, [r7, #20]
 80310ec:	0a5b      	lsrs	r3, r3, #9
 80310ee:	f003 0301 	and.w	r3, r3, #1
 80310f2:	2b00      	cmp	r3, #0
 80310f4:	d00c      	beq.n	8031110 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80310f6:	687b      	ldr	r3, [r7, #4]
 80310f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80310fa:	2b00      	cmp	r3, #0
 80310fc:	d003      	beq.n	8031106 <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80310fe:	687b      	ldr	r3, [r7, #4]
 8031100:	681b      	ldr	r3, [r3, #0]
 8031102:	699b      	ldr	r3, [r3, #24]
 8031104:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8031106:	69b9      	ldr	r1, [r7, #24]
 8031108:	6878      	ldr	r0, [r7, #4]
 803110a:	f000 ff68 	bl	8031fde <I2C_Slave_ADDR>
 803110e:	e066      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031110:	69fb      	ldr	r3, [r7, #28]
 8031112:	091b      	lsrs	r3, r3, #4
 8031114:	f003 0301 	and.w	r3, r3, #1
 8031118:	2b00      	cmp	r3, #0
 803111a:	d009      	beq.n	8031130 <HAL_I2C_EV_IRQHandler+0x218>
 803111c:	697b      	ldr	r3, [r7, #20]
 803111e:	0a5b      	lsrs	r3, r3, #9
 8031120:	f003 0301 	and.w	r3, r3, #1
 8031124:	2b00      	cmp	r3, #0
 8031126:	d003      	beq.n	8031130 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8031128:	6878      	ldr	r0, [r7, #4]
 803112a:	f000 ff9d 	bl	8032068 <I2C_Slave_STOPF>
 803112e:	e056      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031130:	7bbb      	ldrb	r3, [r7, #14]
 8031132:	2b21      	cmp	r3, #33	; 0x21
 8031134:	d002      	beq.n	803113c <HAL_I2C_EV_IRQHandler+0x224>
 8031136:	7bbb      	ldrb	r3, [r7, #14]
 8031138:	2b29      	cmp	r3, #41	; 0x29
 803113a:	d125      	bne.n	8031188 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 803113c:	69fb      	ldr	r3, [r7, #28]
 803113e:	09db      	lsrs	r3, r3, #7
 8031140:	f003 0301 	and.w	r3, r3, #1
 8031144:	2b00      	cmp	r3, #0
 8031146:	d00f      	beq.n	8031168 <HAL_I2C_EV_IRQHandler+0x250>
 8031148:	697b      	ldr	r3, [r7, #20]
 803114a:	0a9b      	lsrs	r3, r3, #10
 803114c:	f003 0301 	and.w	r3, r3, #1
 8031150:	2b00      	cmp	r3, #0
 8031152:	d009      	beq.n	8031168 <HAL_I2C_EV_IRQHandler+0x250>
 8031154:	69fb      	ldr	r3, [r7, #28]
 8031156:	089b      	lsrs	r3, r3, #2
 8031158:	f003 0301 	and.w	r3, r3, #1
 803115c:	2b00      	cmp	r3, #0
 803115e:	d103      	bne.n	8031168 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8031160:	6878      	ldr	r0, [r7, #4]
 8031162:	f000 fe7e 	bl	8031e62 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031166:	e039      	b.n	80311dc <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8031168:	69fb      	ldr	r3, [r7, #28]
 803116a:	089b      	lsrs	r3, r3, #2
 803116c:	f003 0301 	and.w	r3, r3, #1
 8031170:	2b00      	cmp	r3, #0
 8031172:	d033      	beq.n	80311dc <HAL_I2C_EV_IRQHandler+0x2c4>
 8031174:	697b      	ldr	r3, [r7, #20]
 8031176:	0a5b      	lsrs	r3, r3, #9
 8031178:	f003 0301 	and.w	r3, r3, #1
 803117c:	2b00      	cmp	r3, #0
 803117e:	d02d      	beq.n	80311dc <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8031180:	6878      	ldr	r0, [r7, #4]
 8031182:	f000 feab 	bl	8031edc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031186:	e029      	b.n	80311dc <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8031188:	69fb      	ldr	r3, [r7, #28]
 803118a:	099b      	lsrs	r3, r3, #6
 803118c:	f003 0301 	and.w	r3, r3, #1
 8031190:	2b00      	cmp	r3, #0
 8031192:	d00f      	beq.n	80311b4 <HAL_I2C_EV_IRQHandler+0x29c>
 8031194:	697b      	ldr	r3, [r7, #20]
 8031196:	0a9b      	lsrs	r3, r3, #10
 8031198:	f003 0301 	and.w	r3, r3, #1
 803119c:	2b00      	cmp	r3, #0
 803119e:	d009      	beq.n	80311b4 <HAL_I2C_EV_IRQHandler+0x29c>
 80311a0:	69fb      	ldr	r3, [r7, #28]
 80311a2:	089b      	lsrs	r3, r3, #2
 80311a4:	f003 0301 	and.w	r3, r3, #1
 80311a8:	2b00      	cmp	r3, #0
 80311aa:	d103      	bne.n	80311b4 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80311ac:	6878      	ldr	r0, [r7, #4]
 80311ae:	f000 feb6 	bl	8031f1e <I2C_SlaveReceive_RXNE>
 80311b2:	e014      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80311b4:	69fb      	ldr	r3, [r7, #28]
 80311b6:	089b      	lsrs	r3, r3, #2
 80311b8:	f003 0301 	and.w	r3, r3, #1
 80311bc:	2b00      	cmp	r3, #0
 80311be:	d00e      	beq.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
 80311c0:	697b      	ldr	r3, [r7, #20]
 80311c2:	0a5b      	lsrs	r3, r3, #9
 80311c4:	f003 0301 	and.w	r3, r3, #1
 80311c8:	2b00      	cmp	r3, #0
 80311ca:	d008      	beq.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80311cc:	6878      	ldr	r0, [r7, #4]
 80311ce:	f000 fee4 	bl	8031f9a <I2C_SlaveReceive_BTF>
 80311d2:	e004      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 80311d4:	bf00      	nop
 80311d6:	e002      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80311d8:	bf00      	nop
 80311da:	e000      	b.n	80311de <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80311dc:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80311de:	3720      	adds	r7, #32
 80311e0:	46bd      	mov	sp, r7
 80311e2:	bd80      	pop	{r7, pc}

080311e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80311e4:	b580      	push	{r7, lr}
 80311e6:	b08a      	sub	sp, #40	; 0x28
 80311e8:	af00      	add	r7, sp, #0
 80311ea:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80311ec:	687b      	ldr	r3, [r7, #4]
 80311ee:	681b      	ldr	r3, [r3, #0]
 80311f0:	695b      	ldr	r3, [r3, #20]
 80311f2:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80311f4:	687b      	ldr	r3, [r7, #4]
 80311f6:	681b      	ldr	r3, [r3, #0]
 80311f8:	685b      	ldr	r3, [r3, #4]
 80311fa:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80311fc:	2300      	movs	r3, #0
 80311fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8031200:	687b      	ldr	r3, [r7, #4]
 8031202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031206:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031208:	6a3b      	ldr	r3, [r7, #32]
 803120a:	0a1b      	lsrs	r3, r3, #8
 803120c:	f003 0301 	and.w	r3, r3, #1
 8031210:	2b00      	cmp	r3, #0
 8031212:	d00e      	beq.n	8031232 <HAL_I2C_ER_IRQHandler+0x4e>
 8031214:	69fb      	ldr	r3, [r7, #28]
 8031216:	0a1b      	lsrs	r3, r3, #8
 8031218:	f003 0301 	and.w	r3, r3, #1
 803121c:	2b00      	cmp	r3, #0
 803121e:	d008      	beq.n	8031232 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8031220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031222:	f043 0301 	orr.w	r3, r3, #1
 8031226:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8031228:	687b      	ldr	r3, [r7, #4]
 803122a:	681b      	ldr	r3, [r3, #0]
 803122c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8031230:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8031232:	6a3b      	ldr	r3, [r7, #32]
 8031234:	0a5b      	lsrs	r3, r3, #9
 8031236:	f003 0301 	and.w	r3, r3, #1
 803123a:	2b00      	cmp	r3, #0
 803123c:	d00e      	beq.n	803125c <HAL_I2C_ER_IRQHandler+0x78>
 803123e:	69fb      	ldr	r3, [r7, #28]
 8031240:	0a1b      	lsrs	r3, r3, #8
 8031242:	f003 0301 	and.w	r3, r3, #1
 8031246:	2b00      	cmp	r3, #0
 8031248:	d008      	beq.n	803125c <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 803124a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803124c:	f043 0302 	orr.w	r3, r3, #2
 8031250:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8031252:	687b      	ldr	r3, [r7, #4]
 8031254:	681b      	ldr	r3, [r3, #0]
 8031256:	f46f 7200 	mvn.w	r2, #512	; 0x200
 803125a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 803125c:	6a3b      	ldr	r3, [r7, #32]
 803125e:	0a9b      	lsrs	r3, r3, #10
 8031260:	f003 0301 	and.w	r3, r3, #1
 8031264:	2b00      	cmp	r3, #0
 8031266:	d03f      	beq.n	80312e8 <HAL_I2C_ER_IRQHandler+0x104>
 8031268:	69fb      	ldr	r3, [r7, #28]
 803126a:	0a1b      	lsrs	r3, r3, #8
 803126c:	f003 0301 	and.w	r3, r3, #1
 8031270:	2b00      	cmp	r3, #0
 8031272:	d039      	beq.n	80312e8 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8031274:	7efb      	ldrb	r3, [r7, #27]
 8031276:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8031278:	687b      	ldr	r3, [r7, #4]
 803127a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803127c:	b29b      	uxth	r3, r3
 803127e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8031280:	687b      	ldr	r3, [r7, #4]
 8031282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031286:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8031288:	687b      	ldr	r3, [r7, #4]
 803128a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803128c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 803128e:	7ebb      	ldrb	r3, [r7, #26]
 8031290:	2b20      	cmp	r3, #32
 8031292:	d112      	bne.n	80312ba <HAL_I2C_ER_IRQHandler+0xd6>
 8031294:	697b      	ldr	r3, [r7, #20]
 8031296:	2b00      	cmp	r3, #0
 8031298:	d10f      	bne.n	80312ba <HAL_I2C_ER_IRQHandler+0xd6>
 803129a:	7cfb      	ldrb	r3, [r7, #19]
 803129c:	2b21      	cmp	r3, #33	; 0x21
 803129e:	d008      	beq.n	80312b2 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80312a0:	7cfb      	ldrb	r3, [r7, #19]
 80312a2:	2b29      	cmp	r3, #41	; 0x29
 80312a4:	d005      	beq.n	80312b2 <HAL_I2C_ER_IRQHandler+0xce>
 80312a6:	7cfb      	ldrb	r3, [r7, #19]
 80312a8:	2b28      	cmp	r3, #40	; 0x28
 80312aa:	d106      	bne.n	80312ba <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80312ac:	68fb      	ldr	r3, [r7, #12]
 80312ae:	2b21      	cmp	r3, #33	; 0x21
 80312b0:	d103      	bne.n	80312ba <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80312b2:	6878      	ldr	r0, [r7, #4]
 80312b4:	f001 f808 	bl	80322c8 <I2C_Slave_AF>
 80312b8:	e016      	b.n	80312e8 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80312ba:	687b      	ldr	r3, [r7, #4]
 80312bc:	681b      	ldr	r3, [r3, #0]
 80312be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80312c2:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80312c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80312c6:	f043 0304 	orr.w	r3, r3, #4
 80312ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80312cc:	7efb      	ldrb	r3, [r7, #27]
 80312ce:	2b10      	cmp	r3, #16
 80312d0:	d002      	beq.n	80312d8 <HAL_I2C_ER_IRQHandler+0xf4>
 80312d2:	7efb      	ldrb	r3, [r7, #27]
 80312d4:	2b40      	cmp	r3, #64	; 0x40
 80312d6:	d107      	bne.n	80312e8 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80312d8:	687b      	ldr	r3, [r7, #4]
 80312da:	681b      	ldr	r3, [r3, #0]
 80312dc:	681a      	ldr	r2, [r3, #0]
 80312de:	687b      	ldr	r3, [r7, #4]
 80312e0:	681b      	ldr	r3, [r3, #0]
 80312e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80312e6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80312e8:	6a3b      	ldr	r3, [r7, #32]
 80312ea:	0adb      	lsrs	r3, r3, #11
 80312ec:	f003 0301 	and.w	r3, r3, #1
 80312f0:	2b00      	cmp	r3, #0
 80312f2:	d00e      	beq.n	8031312 <HAL_I2C_ER_IRQHandler+0x12e>
 80312f4:	69fb      	ldr	r3, [r7, #28]
 80312f6:	0a1b      	lsrs	r3, r3, #8
 80312f8:	f003 0301 	and.w	r3, r3, #1
 80312fc:	2b00      	cmp	r3, #0
 80312fe:	d008      	beq.n	8031312 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8031300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031302:	f043 0308 	orr.w	r3, r3, #8
 8031306:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8031308:	687b      	ldr	r3, [r7, #4]
 803130a:	681b      	ldr	r3, [r3, #0]
 803130c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8031310:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8031312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031314:	2b00      	cmp	r3, #0
 8031316:	d008      	beq.n	803132a <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8031318:	687b      	ldr	r3, [r7, #4]
 803131a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 803131c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803131e:	431a      	orrs	r2, r3
 8031320:	687b      	ldr	r3, [r7, #4]
 8031322:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8031324:	6878      	ldr	r0, [r7, #4]
 8031326:	f001 f83f 	bl	80323a8 <I2C_ITError>
  }
}
 803132a:	bf00      	nop
 803132c:	3728      	adds	r7, #40	; 0x28
 803132e:	46bd      	mov	sp, r7
 8031330:	bd80      	pop	{r7, pc}

08031332 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031332:	b480      	push	{r7}
 8031334:	b083      	sub	sp, #12
 8031336:	af00      	add	r7, sp, #0
 8031338:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 803133a:	bf00      	nop
 803133c:	370c      	adds	r7, #12
 803133e:	46bd      	mov	sp, r7
 8031340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031344:	4770      	bx	lr

08031346 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8031346:	b480      	push	{r7}
 8031348:	b083      	sub	sp, #12
 803134a:	af00      	add	r7, sp, #0
 803134c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 803134e:	bf00      	nop
 8031350:	370c      	adds	r7, #12
 8031352:	46bd      	mov	sp, r7
 8031354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031358:	4770      	bx	lr

0803135a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803135a:	b480      	push	{r7}
 803135c:	b083      	sub	sp, #12
 803135e:	af00      	add	r7, sp, #0
 8031360:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8031362:	bf00      	nop
 8031364:	370c      	adds	r7, #12
 8031366:	46bd      	mov	sp, r7
 8031368:	f85d 7b04 	ldr.w	r7, [sp], #4
 803136c:	4770      	bx	lr

0803136e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803136e:	b480      	push	{r7}
 8031370:	b083      	sub	sp, #12
 8031372:	af00      	add	r7, sp, #0
 8031374:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8031376:	bf00      	nop
 8031378:	370c      	adds	r7, #12
 803137a:	46bd      	mov	sp, r7
 803137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031380:	4770      	bx	lr

08031382 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8031382:	b480      	push	{r7}
 8031384:	b083      	sub	sp, #12
 8031386:	af00      	add	r7, sp, #0
 8031388:	6078      	str	r0, [r7, #4]
 803138a:	460b      	mov	r3, r1
 803138c:	70fb      	strb	r3, [r7, #3]
 803138e:	4613      	mov	r3, r2
 8031390:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8031392:	bf00      	nop
 8031394:	370c      	adds	r7, #12
 8031396:	46bd      	mov	sp, r7
 8031398:	f85d 7b04 	ldr.w	r7, [sp], #4
 803139c:	4770      	bx	lr

0803139e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 803139e:	b480      	push	{r7}
 80313a0:	b083      	sub	sp, #12
 80313a2:	af00      	add	r7, sp, #0
 80313a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80313a6:	bf00      	nop
 80313a8:	370c      	adds	r7, #12
 80313aa:	46bd      	mov	sp, r7
 80313ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80313b0:	4770      	bx	lr

080313b2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80313b2:	b480      	push	{r7}
 80313b4:	b083      	sub	sp, #12
 80313b6:	af00      	add	r7, sp, #0
 80313b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80313ba:	bf00      	nop
 80313bc:	370c      	adds	r7, #12
 80313be:	46bd      	mov	sp, r7
 80313c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80313c4:	4770      	bx	lr

080313c6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80313c6:	b480      	push	{r7}
 80313c8:	b083      	sub	sp, #12
 80313ca:	af00      	add	r7, sp, #0
 80313cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80313ce:	bf00      	nop
 80313d0:	370c      	adds	r7, #12
 80313d2:	46bd      	mov	sp, r7
 80313d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80313d8:	4770      	bx	lr

080313da <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80313da:	b480      	push	{r7}
 80313dc:	b083      	sub	sp, #12
 80313de:	af00      	add	r7, sp, #0
 80313e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80313e2:	bf00      	nop
 80313e4:	370c      	adds	r7, #12
 80313e6:	46bd      	mov	sp, r7
 80313e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80313ec:	4770      	bx	lr

080313ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80313ee:	b480      	push	{r7}
 80313f0:	b083      	sub	sp, #12
 80313f2:	af00      	add	r7, sp, #0
 80313f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80313f6:	bf00      	nop
 80313f8:	370c      	adds	r7, #12
 80313fa:	46bd      	mov	sp, r7
 80313fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031400:	4770      	bx	lr

08031402 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8031402:	b580      	push	{r7, lr}
 8031404:	b084      	sub	sp, #16
 8031406:	af00      	add	r7, sp, #0
 8031408:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 803140a:	687b      	ldr	r3, [r7, #4]
 803140c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031410:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8031412:	687b      	ldr	r3, [r7, #4]
 8031414:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031418:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 803141a:	687b      	ldr	r3, [r7, #4]
 803141c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803141e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8031420:	687b      	ldr	r3, [r7, #4]
 8031422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8031424:	2b00      	cmp	r3, #0
 8031426:	d150      	bne.n	80314ca <I2C_MasterTransmit_TXE+0xc8>
 8031428:	7bfb      	ldrb	r3, [r7, #15]
 803142a:	2b21      	cmp	r3, #33	; 0x21
 803142c:	d14d      	bne.n	80314ca <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 803142e:	68bb      	ldr	r3, [r7, #8]
 8031430:	2b08      	cmp	r3, #8
 8031432:	d01d      	beq.n	8031470 <I2C_MasterTransmit_TXE+0x6e>
 8031434:	68bb      	ldr	r3, [r7, #8]
 8031436:	2b20      	cmp	r3, #32
 8031438:	d01a      	beq.n	8031470 <I2C_MasterTransmit_TXE+0x6e>
 803143a:	68bb      	ldr	r3, [r7, #8]
 803143c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031440:	d016      	beq.n	8031470 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031442:	687b      	ldr	r3, [r7, #4]
 8031444:	681b      	ldr	r3, [r3, #0]
 8031446:	685a      	ldr	r2, [r3, #4]
 8031448:	687b      	ldr	r3, [r7, #4]
 803144a:	681b      	ldr	r3, [r3, #0]
 803144c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8031450:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8031452:	687b      	ldr	r3, [r7, #4]
 8031454:	2211      	movs	r2, #17
 8031456:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8031458:	687b      	ldr	r3, [r7, #4]
 803145a:	2200      	movs	r2, #0
 803145c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8031460:	687b      	ldr	r3, [r7, #4]
 8031462:	2220      	movs	r2, #32
 8031464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8031468:	6878      	ldr	r0, [r7, #4]
 803146a:	f7ff ff62 	bl	8031332 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 803146e:	e060      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031470:	687b      	ldr	r3, [r7, #4]
 8031472:	681b      	ldr	r3, [r3, #0]
 8031474:	685a      	ldr	r2, [r3, #4]
 8031476:	687b      	ldr	r3, [r7, #4]
 8031478:	681b      	ldr	r3, [r3, #0]
 803147a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 803147e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031480:	687b      	ldr	r3, [r7, #4]
 8031482:	681b      	ldr	r3, [r3, #0]
 8031484:	681a      	ldr	r2, [r3, #0]
 8031486:	687b      	ldr	r3, [r7, #4]
 8031488:	681b      	ldr	r3, [r3, #0]
 803148a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803148e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8031490:	687b      	ldr	r3, [r7, #4]
 8031492:	2200      	movs	r2, #0
 8031494:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8031496:	687b      	ldr	r3, [r7, #4]
 8031498:	2220      	movs	r2, #32
 803149a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803149e:	687b      	ldr	r3, [r7, #4]
 80314a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80314a4:	b2db      	uxtb	r3, r3
 80314a6:	2b40      	cmp	r3, #64	; 0x40
 80314a8:	d107      	bne.n	80314ba <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80314aa:	687b      	ldr	r3, [r7, #4]
 80314ac:	2200      	movs	r2, #0
 80314ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80314b2:	6878      	ldr	r0, [r7, #4]
 80314b4:	f7ff ff7d 	bl	80313b2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80314b8:	e03b      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80314ba:	687b      	ldr	r3, [r7, #4]
 80314bc:	2200      	movs	r2, #0
 80314be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80314c2:	6878      	ldr	r0, [r7, #4]
 80314c4:	f7ff ff35 	bl	8031332 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80314c8:	e033      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80314ca:	7bfb      	ldrb	r3, [r7, #15]
 80314cc:	2b21      	cmp	r3, #33	; 0x21
 80314ce:	d005      	beq.n	80314dc <I2C_MasterTransmit_TXE+0xda>
 80314d0:	7bbb      	ldrb	r3, [r7, #14]
 80314d2:	2b40      	cmp	r3, #64	; 0x40
 80314d4:	d12d      	bne.n	8031532 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80314d6:	7bfb      	ldrb	r3, [r7, #15]
 80314d8:	2b22      	cmp	r3, #34	; 0x22
 80314da:	d12a      	bne.n	8031532 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80314dc:	687b      	ldr	r3, [r7, #4]
 80314de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80314e0:	b29b      	uxth	r3, r3
 80314e2:	2b00      	cmp	r3, #0
 80314e4:	d108      	bne.n	80314f8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80314e6:	687b      	ldr	r3, [r7, #4]
 80314e8:	681b      	ldr	r3, [r3, #0]
 80314ea:	685a      	ldr	r2, [r3, #4]
 80314ec:	687b      	ldr	r3, [r7, #4]
 80314ee:	681b      	ldr	r3, [r3, #0]
 80314f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80314f4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80314f6:	e01c      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80314f8:	687b      	ldr	r3, [r7, #4]
 80314fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80314fe:	b2db      	uxtb	r3, r3
 8031500:	2b40      	cmp	r3, #64	; 0x40
 8031502:	d103      	bne.n	803150c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8031504:	6878      	ldr	r0, [r7, #4]
 8031506:	f000 f898 	bl	803163a <I2C_MemoryTransmit_TXE_BTF>
}
 803150a:	e012      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 803150c:	687b      	ldr	r3, [r7, #4]
 803150e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031510:	781a      	ldrb	r2, [r3, #0]
 8031512:	687b      	ldr	r3, [r7, #4]
 8031514:	681b      	ldr	r3, [r3, #0]
 8031516:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8031518:	687b      	ldr	r3, [r7, #4]
 803151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803151c:	1c5a      	adds	r2, r3, #1
 803151e:	687b      	ldr	r3, [r7, #4]
 8031520:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8031522:	687b      	ldr	r3, [r7, #4]
 8031524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031526:	b29b      	uxth	r3, r3
 8031528:	3b01      	subs	r3, #1
 803152a:	b29a      	uxth	r2, r3
 803152c:	687b      	ldr	r3, [r7, #4]
 803152e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8031530:	e7ff      	b.n	8031532 <I2C_MasterTransmit_TXE+0x130>
 8031532:	bf00      	nop
 8031534:	3710      	adds	r7, #16
 8031536:	46bd      	mov	sp, r7
 8031538:	bd80      	pop	{r7, pc}

0803153a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 803153a:	b580      	push	{r7, lr}
 803153c:	b084      	sub	sp, #16
 803153e:	af00      	add	r7, sp, #0
 8031540:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8031542:	687b      	ldr	r3, [r7, #4]
 8031544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031546:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8031548:	687b      	ldr	r3, [r7, #4]
 803154a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 803154e:	b2db      	uxtb	r3, r3
 8031550:	2b21      	cmp	r3, #33	; 0x21
 8031552:	d165      	bne.n	8031620 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8031554:	687b      	ldr	r3, [r7, #4]
 8031556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031558:	b29b      	uxth	r3, r3
 803155a:	2b00      	cmp	r3, #0
 803155c:	d012      	beq.n	8031584 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 803155e:	687b      	ldr	r3, [r7, #4]
 8031560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031562:	781a      	ldrb	r2, [r3, #0]
 8031564:	687b      	ldr	r3, [r7, #4]
 8031566:	681b      	ldr	r3, [r3, #0]
 8031568:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803156a:	687b      	ldr	r3, [r7, #4]
 803156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803156e:	1c5a      	adds	r2, r3, #1
 8031570:	687b      	ldr	r3, [r7, #4]
 8031572:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8031574:	687b      	ldr	r3, [r7, #4]
 8031576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031578:	b29b      	uxth	r3, r3
 803157a:	3b01      	subs	r3, #1
 803157c:	b29a      	uxth	r2, r3
 803157e:	687b      	ldr	r3, [r7, #4]
 8031580:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8031582:	e056      	b.n	8031632 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8031584:	68fb      	ldr	r3, [r7, #12]
 8031586:	2b08      	cmp	r3, #8
 8031588:	d01d      	beq.n	80315c6 <I2C_MasterTransmit_BTF+0x8c>
 803158a:	68fb      	ldr	r3, [r7, #12]
 803158c:	2b20      	cmp	r3, #32
 803158e:	d01a      	beq.n	80315c6 <I2C_MasterTransmit_BTF+0x8c>
 8031590:	68fb      	ldr	r3, [r7, #12]
 8031592:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031596:	d016      	beq.n	80315c6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031598:	687b      	ldr	r3, [r7, #4]
 803159a:	681b      	ldr	r3, [r3, #0]
 803159c:	685a      	ldr	r2, [r3, #4]
 803159e:	687b      	ldr	r3, [r7, #4]
 80315a0:	681b      	ldr	r3, [r3, #0]
 80315a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80315a6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80315a8:	687b      	ldr	r3, [r7, #4]
 80315aa:	2211      	movs	r2, #17
 80315ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80315ae:	687b      	ldr	r3, [r7, #4]
 80315b0:	2200      	movs	r2, #0
 80315b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80315b6:	687b      	ldr	r3, [r7, #4]
 80315b8:	2220      	movs	r2, #32
 80315ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80315be:	6878      	ldr	r0, [r7, #4]
 80315c0:	f7ff feb7 	bl	8031332 <HAL_I2C_MasterTxCpltCallback>
}
 80315c4:	e035      	b.n	8031632 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80315c6:	687b      	ldr	r3, [r7, #4]
 80315c8:	681b      	ldr	r3, [r3, #0]
 80315ca:	685a      	ldr	r2, [r3, #4]
 80315cc:	687b      	ldr	r3, [r7, #4]
 80315ce:	681b      	ldr	r3, [r3, #0]
 80315d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80315d4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80315d6:	687b      	ldr	r3, [r7, #4]
 80315d8:	681b      	ldr	r3, [r3, #0]
 80315da:	681a      	ldr	r2, [r3, #0]
 80315dc:	687b      	ldr	r3, [r7, #4]
 80315de:	681b      	ldr	r3, [r3, #0]
 80315e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80315e4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80315e6:	687b      	ldr	r3, [r7, #4]
 80315e8:	2200      	movs	r2, #0
 80315ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80315ec:	687b      	ldr	r3, [r7, #4]
 80315ee:	2220      	movs	r2, #32
 80315f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80315f4:	687b      	ldr	r3, [r7, #4]
 80315f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80315fa:	b2db      	uxtb	r3, r3
 80315fc:	2b40      	cmp	r3, #64	; 0x40
 80315fe:	d107      	bne.n	8031610 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031600:	687b      	ldr	r3, [r7, #4]
 8031602:	2200      	movs	r2, #0
 8031604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8031608:	6878      	ldr	r0, [r7, #4]
 803160a:	f7ff fed2 	bl	80313b2 <HAL_I2C_MemTxCpltCallback>
}
 803160e:	e010      	b.n	8031632 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8031610:	687b      	ldr	r3, [r7, #4]
 8031612:	2200      	movs	r2, #0
 8031614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8031618:	6878      	ldr	r0, [r7, #4]
 803161a:	f7ff fe8a 	bl	8031332 <HAL_I2C_MasterTxCpltCallback>
}
 803161e:	e008      	b.n	8031632 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8031620:	687b      	ldr	r3, [r7, #4]
 8031622:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031626:	b2db      	uxtb	r3, r3
 8031628:	2b40      	cmp	r3, #64	; 0x40
 803162a:	d102      	bne.n	8031632 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 803162c:	6878      	ldr	r0, [r7, #4]
 803162e:	f000 f804 	bl	803163a <I2C_MemoryTransmit_TXE_BTF>
}
 8031632:	bf00      	nop
 8031634:	3710      	adds	r7, #16
 8031636:	46bd      	mov	sp, r7
 8031638:	bd80      	pop	{r7, pc}

0803163a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 803163a:	b480      	push	{r7}
 803163c:	b083      	sub	sp, #12
 803163e:	af00      	add	r7, sp, #0
 8031640:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8031642:	687b      	ldr	r3, [r7, #4]
 8031644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031646:	2b00      	cmp	r3, #0
 8031648:	d11d      	bne.n	8031686 <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 803164a:	687b      	ldr	r3, [r7, #4]
 803164c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 803164e:	2b01      	cmp	r3, #1
 8031650:	d10b      	bne.n	803166a <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8031652:	687b      	ldr	r3, [r7, #4]
 8031654:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8031656:	b2da      	uxtb	r2, r3
 8031658:	687b      	ldr	r3, [r7, #4]
 803165a:	681b      	ldr	r3, [r3, #0]
 803165c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 803165e:	687b      	ldr	r3, [r7, #4]
 8031660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031662:	1c9a      	adds	r2, r3, #2
 8031664:	687b      	ldr	r3, [r7, #4]
 8031666:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8031668:	e048      	b.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 803166a:	687b      	ldr	r3, [r7, #4]
 803166c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 803166e:	b29b      	uxth	r3, r3
 8031670:	121b      	asrs	r3, r3, #8
 8031672:	b2da      	uxtb	r2, r3
 8031674:	687b      	ldr	r3, [r7, #4]
 8031676:	681b      	ldr	r3, [r3, #0]
 8031678:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 803167a:	687b      	ldr	r3, [r7, #4]
 803167c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803167e:	1c5a      	adds	r2, r3, #1
 8031680:	687b      	ldr	r3, [r7, #4]
 8031682:	651a      	str	r2, [r3, #80]	; 0x50
}
 8031684:	e03a      	b.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8031686:	687b      	ldr	r3, [r7, #4]
 8031688:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803168a:	2b01      	cmp	r3, #1
 803168c:	d10b      	bne.n	80316a6 <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 803168e:	687b      	ldr	r3, [r7, #4]
 8031690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8031692:	b2da      	uxtb	r2, r3
 8031694:	687b      	ldr	r3, [r7, #4]
 8031696:	681b      	ldr	r3, [r3, #0]
 8031698:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 803169a:	687b      	ldr	r3, [r7, #4]
 803169c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803169e:	1c5a      	adds	r2, r3, #1
 80316a0:	687b      	ldr	r3, [r7, #4]
 80316a2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80316a4:	e02a      	b.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 80316a6:	687b      	ldr	r3, [r7, #4]
 80316a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80316aa:	2b02      	cmp	r3, #2
 80316ac:	d126      	bne.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80316ae:	687b      	ldr	r3, [r7, #4]
 80316b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80316b4:	b2db      	uxtb	r3, r3
 80316b6:	2b22      	cmp	r3, #34	; 0x22
 80316b8:	d108      	bne.n	80316cc <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80316ba:	687b      	ldr	r3, [r7, #4]
 80316bc:	681b      	ldr	r3, [r3, #0]
 80316be:	681a      	ldr	r2, [r3, #0]
 80316c0:	687b      	ldr	r3, [r7, #4]
 80316c2:	681b      	ldr	r3, [r3, #0]
 80316c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80316c8:	601a      	str	r2, [r3, #0]
}
 80316ca:	e017      	b.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80316cc:	687b      	ldr	r3, [r7, #4]
 80316ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80316d2:	b2db      	uxtb	r3, r3
 80316d4:	2b21      	cmp	r3, #33	; 0x21
 80316d6:	d111      	bne.n	80316fc <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80316d8:	687b      	ldr	r3, [r7, #4]
 80316da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316dc:	781a      	ldrb	r2, [r3, #0]
 80316de:	687b      	ldr	r3, [r7, #4]
 80316e0:	681b      	ldr	r3, [r3, #0]
 80316e2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80316e4:	687b      	ldr	r3, [r7, #4]
 80316e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80316e8:	1c5a      	adds	r2, r3, #1
 80316ea:	687b      	ldr	r3, [r7, #4]
 80316ec:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80316ee:	687b      	ldr	r3, [r7, #4]
 80316f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80316f2:	b29b      	uxth	r3, r3
 80316f4:	3b01      	subs	r3, #1
 80316f6:	b29a      	uxth	r2, r3
 80316f8:	687b      	ldr	r3, [r7, #4]
 80316fa:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80316fc:	bf00      	nop
 80316fe:	370c      	adds	r7, #12
 8031700:	46bd      	mov	sp, r7
 8031702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031706:	4770      	bx	lr

08031708 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8031708:	b580      	push	{r7, lr}
 803170a:	b084      	sub	sp, #16
 803170c:	af00      	add	r7, sp, #0
 803170e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031710:	687b      	ldr	r3, [r7, #4]
 8031712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031716:	b2db      	uxtb	r3, r3
 8031718:	2b22      	cmp	r3, #34	; 0x22
 803171a:	d173      	bne.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 803171c:	687b      	ldr	r3, [r7, #4]
 803171e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031720:	b29b      	uxth	r3, r3
 8031722:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8031724:	68fb      	ldr	r3, [r7, #12]
 8031726:	2b03      	cmp	r3, #3
 8031728:	d920      	bls.n	803176c <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803172a:	687b      	ldr	r3, [r7, #4]
 803172c:	681b      	ldr	r3, [r3, #0]
 803172e:	691a      	ldr	r2, [r3, #16]
 8031730:	687b      	ldr	r3, [r7, #4]
 8031732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031734:	b2d2      	uxtb	r2, r2
 8031736:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8031738:	687b      	ldr	r3, [r7, #4]
 803173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803173c:	1c5a      	adds	r2, r3, #1
 803173e:	687b      	ldr	r3, [r7, #4]
 8031740:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8031742:	687b      	ldr	r3, [r7, #4]
 8031744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031746:	b29b      	uxth	r3, r3
 8031748:	3b01      	subs	r3, #1
 803174a:	b29a      	uxth	r2, r3
 803174c:	687b      	ldr	r3, [r7, #4]
 803174e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8031750:	687b      	ldr	r3, [r7, #4]
 8031752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031754:	b29b      	uxth	r3, r3
 8031756:	2b03      	cmp	r3, #3
 8031758:	d154      	bne.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 803175a:	687b      	ldr	r3, [r7, #4]
 803175c:	681b      	ldr	r3, [r3, #0]
 803175e:	685a      	ldr	r2, [r3, #4]
 8031760:	687b      	ldr	r3, [r7, #4]
 8031762:	681b      	ldr	r3, [r3, #0]
 8031764:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031768:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 803176a:	e04b      	b.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 803176c:	687b      	ldr	r3, [r7, #4]
 803176e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031770:	2b02      	cmp	r3, #2
 8031772:	d047      	beq.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
 8031774:	68fb      	ldr	r3, [r7, #12]
 8031776:	2b01      	cmp	r3, #1
 8031778:	d002      	beq.n	8031780 <I2C_MasterReceive_RXNE+0x78>
 803177a:	68fb      	ldr	r3, [r7, #12]
 803177c:	2b00      	cmp	r3, #0
 803177e:	d141      	bne.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031780:	687b      	ldr	r3, [r7, #4]
 8031782:	681b      	ldr	r3, [r3, #0]
 8031784:	681a      	ldr	r2, [r3, #0]
 8031786:	687b      	ldr	r3, [r7, #4]
 8031788:	681b      	ldr	r3, [r3, #0]
 803178a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803178e:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8031790:	687b      	ldr	r3, [r7, #4]
 8031792:	681b      	ldr	r3, [r3, #0]
 8031794:	685a      	ldr	r2, [r3, #4]
 8031796:	687b      	ldr	r3, [r7, #4]
 8031798:	681b      	ldr	r3, [r3, #0]
 803179a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 803179e:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80317a0:	687b      	ldr	r3, [r7, #4]
 80317a2:	681b      	ldr	r3, [r3, #0]
 80317a4:	691a      	ldr	r2, [r3, #16]
 80317a6:	687b      	ldr	r3, [r7, #4]
 80317a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317aa:	b2d2      	uxtb	r2, r2
 80317ac:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80317ae:	687b      	ldr	r3, [r7, #4]
 80317b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80317b2:	1c5a      	adds	r2, r3, #1
 80317b4:	687b      	ldr	r3, [r7, #4]
 80317b6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80317b8:	687b      	ldr	r3, [r7, #4]
 80317ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80317bc:	b29b      	uxth	r3, r3
 80317be:	3b01      	subs	r3, #1
 80317c0:	b29a      	uxth	r2, r3
 80317c2:	687b      	ldr	r3, [r7, #4]
 80317c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80317c6:	687b      	ldr	r3, [r7, #4]
 80317c8:	2220      	movs	r2, #32
 80317ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80317ce:	687b      	ldr	r3, [r7, #4]
 80317d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80317d4:	b2db      	uxtb	r3, r3
 80317d6:	2b40      	cmp	r3, #64	; 0x40
 80317d8:	d10a      	bne.n	80317f0 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80317da:	687b      	ldr	r3, [r7, #4]
 80317dc:	2200      	movs	r2, #0
 80317de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80317e2:	687b      	ldr	r3, [r7, #4]
 80317e4:	2200      	movs	r2, #0
 80317e6:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80317e8:	6878      	ldr	r0, [r7, #4]
 80317ea:	f7ff fdec 	bl	80313c6 <HAL_I2C_MemRxCpltCallback>
}
 80317ee:	e009      	b.n	8031804 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80317f0:	687b      	ldr	r3, [r7, #4]
 80317f2:	2200      	movs	r2, #0
 80317f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80317f8:	687b      	ldr	r3, [r7, #4]
 80317fa:	2212      	movs	r2, #18
 80317fc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80317fe:	6878      	ldr	r0, [r7, #4]
 8031800:	f7ff fda1 	bl	8031346 <HAL_I2C_MasterRxCpltCallback>
}
 8031804:	bf00      	nop
 8031806:	3710      	adds	r7, #16
 8031808:	46bd      	mov	sp, r7
 803180a:	bd80      	pop	{r7, pc}

0803180c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 803180c:	b580      	push	{r7, lr}
 803180e:	b084      	sub	sp, #16
 8031810:	af00      	add	r7, sp, #0
 8031812:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8031814:	687b      	ldr	r3, [r7, #4]
 8031816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031818:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 803181a:	687b      	ldr	r3, [r7, #4]
 803181c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803181e:	b29b      	uxth	r3, r3
 8031820:	2b04      	cmp	r3, #4
 8031822:	d11b      	bne.n	803185c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031824:	687b      	ldr	r3, [r7, #4]
 8031826:	681b      	ldr	r3, [r3, #0]
 8031828:	685a      	ldr	r2, [r3, #4]
 803182a:	687b      	ldr	r3, [r7, #4]
 803182c:	681b      	ldr	r3, [r3, #0]
 803182e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031832:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031834:	687b      	ldr	r3, [r7, #4]
 8031836:	681b      	ldr	r3, [r3, #0]
 8031838:	691a      	ldr	r2, [r3, #16]
 803183a:	687b      	ldr	r3, [r7, #4]
 803183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803183e:	b2d2      	uxtb	r2, r2
 8031840:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031842:	687b      	ldr	r3, [r7, #4]
 8031844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031846:	1c5a      	adds	r2, r3, #1
 8031848:	687b      	ldr	r3, [r7, #4]
 803184a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 803184c:	687b      	ldr	r3, [r7, #4]
 803184e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031850:	b29b      	uxth	r3, r3
 8031852:	3b01      	subs	r3, #1
 8031854:	b29a      	uxth	r2, r3
 8031856:	687b      	ldr	r3, [r7, #4]
 8031858:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 803185a:	e0bd      	b.n	80319d8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 803185c:	687b      	ldr	r3, [r7, #4]
 803185e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031860:	b29b      	uxth	r3, r3
 8031862:	2b03      	cmp	r3, #3
 8031864:	d129      	bne.n	80318ba <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031866:	687b      	ldr	r3, [r7, #4]
 8031868:	681b      	ldr	r3, [r3, #0]
 803186a:	685a      	ldr	r2, [r3, #4]
 803186c:	687b      	ldr	r3, [r7, #4]
 803186e:	681b      	ldr	r3, [r3, #0]
 8031870:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031874:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8031876:	68fb      	ldr	r3, [r7, #12]
 8031878:	2b04      	cmp	r3, #4
 803187a:	d00a      	beq.n	8031892 <I2C_MasterReceive_BTF+0x86>
 803187c:	68fb      	ldr	r3, [r7, #12]
 803187e:	2b02      	cmp	r3, #2
 8031880:	d007      	beq.n	8031892 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031882:	687b      	ldr	r3, [r7, #4]
 8031884:	681b      	ldr	r3, [r3, #0]
 8031886:	681a      	ldr	r2, [r3, #0]
 8031888:	687b      	ldr	r3, [r7, #4]
 803188a:	681b      	ldr	r3, [r3, #0]
 803188c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031890:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031892:	687b      	ldr	r3, [r7, #4]
 8031894:	681b      	ldr	r3, [r3, #0]
 8031896:	691a      	ldr	r2, [r3, #16]
 8031898:	687b      	ldr	r3, [r7, #4]
 803189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803189c:	b2d2      	uxtb	r2, r2
 803189e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80318a0:	687b      	ldr	r3, [r7, #4]
 80318a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80318a4:	1c5a      	adds	r2, r3, #1
 80318a6:	687b      	ldr	r3, [r7, #4]
 80318a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80318aa:	687b      	ldr	r3, [r7, #4]
 80318ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80318ae:	b29b      	uxth	r3, r3
 80318b0:	3b01      	subs	r3, #1
 80318b2:	b29a      	uxth	r2, r3
 80318b4:	687b      	ldr	r3, [r7, #4]
 80318b6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80318b8:	e08e      	b.n	80319d8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80318ba:	687b      	ldr	r3, [r7, #4]
 80318bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80318be:	b29b      	uxth	r3, r3
 80318c0:	2b02      	cmp	r3, #2
 80318c2:	d176      	bne.n	80319b2 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80318c4:	68fb      	ldr	r3, [r7, #12]
 80318c6:	2b01      	cmp	r3, #1
 80318c8:	d002      	beq.n	80318d0 <I2C_MasterReceive_BTF+0xc4>
 80318ca:	68fb      	ldr	r3, [r7, #12]
 80318cc:	2b10      	cmp	r3, #16
 80318ce:	d108      	bne.n	80318e2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80318d0:	687b      	ldr	r3, [r7, #4]
 80318d2:	681b      	ldr	r3, [r3, #0]
 80318d4:	681a      	ldr	r2, [r3, #0]
 80318d6:	687b      	ldr	r3, [r7, #4]
 80318d8:	681b      	ldr	r3, [r3, #0]
 80318da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80318de:	601a      	str	r2, [r3, #0]
 80318e0:	e019      	b.n	8031916 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80318e2:	68fb      	ldr	r3, [r7, #12]
 80318e4:	2b04      	cmp	r3, #4
 80318e6:	d002      	beq.n	80318ee <I2C_MasterReceive_BTF+0xe2>
 80318e8:	68fb      	ldr	r3, [r7, #12]
 80318ea:	2b02      	cmp	r3, #2
 80318ec:	d108      	bne.n	8031900 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80318ee:	687b      	ldr	r3, [r7, #4]
 80318f0:	681b      	ldr	r3, [r3, #0]
 80318f2:	681a      	ldr	r2, [r3, #0]
 80318f4:	687b      	ldr	r3, [r7, #4]
 80318f6:	681b      	ldr	r3, [r3, #0]
 80318f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80318fc:	601a      	str	r2, [r3, #0]
 80318fe:	e00a      	b.n	8031916 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8031900:	68fb      	ldr	r3, [r7, #12]
 8031902:	2b10      	cmp	r3, #16
 8031904:	d007      	beq.n	8031916 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031906:	687b      	ldr	r3, [r7, #4]
 8031908:	681b      	ldr	r3, [r3, #0]
 803190a:	681a      	ldr	r2, [r3, #0]
 803190c:	687b      	ldr	r3, [r7, #4]
 803190e:	681b      	ldr	r3, [r3, #0]
 8031910:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031914:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031916:	687b      	ldr	r3, [r7, #4]
 8031918:	681b      	ldr	r3, [r3, #0]
 803191a:	691a      	ldr	r2, [r3, #16]
 803191c:	687b      	ldr	r3, [r7, #4]
 803191e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031920:	b2d2      	uxtb	r2, r2
 8031922:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8031924:	687b      	ldr	r3, [r7, #4]
 8031926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031928:	1c5a      	adds	r2, r3, #1
 803192a:	687b      	ldr	r3, [r7, #4]
 803192c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 803192e:	687b      	ldr	r3, [r7, #4]
 8031930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031932:	b29b      	uxth	r3, r3
 8031934:	3b01      	subs	r3, #1
 8031936:	b29a      	uxth	r2, r3
 8031938:	687b      	ldr	r3, [r7, #4]
 803193a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803193c:	687b      	ldr	r3, [r7, #4]
 803193e:	681b      	ldr	r3, [r3, #0]
 8031940:	691a      	ldr	r2, [r3, #16]
 8031942:	687b      	ldr	r3, [r7, #4]
 8031944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031946:	b2d2      	uxtb	r2, r2
 8031948:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 803194a:	687b      	ldr	r3, [r7, #4]
 803194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803194e:	1c5a      	adds	r2, r3, #1
 8031950:	687b      	ldr	r3, [r7, #4]
 8031952:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8031954:	687b      	ldr	r3, [r7, #4]
 8031956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031958:	b29b      	uxth	r3, r3
 803195a:	3b01      	subs	r3, #1
 803195c:	b29a      	uxth	r2, r3
 803195e:	687b      	ldr	r3, [r7, #4]
 8031960:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8031962:	687b      	ldr	r3, [r7, #4]
 8031964:	681b      	ldr	r3, [r3, #0]
 8031966:	685a      	ldr	r2, [r3, #4]
 8031968:	687b      	ldr	r3, [r7, #4]
 803196a:	681b      	ldr	r3, [r3, #0]
 803196c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8031970:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8031972:	687b      	ldr	r3, [r7, #4]
 8031974:	2220      	movs	r2, #32
 8031976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 803197a:	687b      	ldr	r3, [r7, #4]
 803197c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031980:	b2db      	uxtb	r3, r3
 8031982:	2b40      	cmp	r3, #64	; 0x40
 8031984:	d10a      	bne.n	803199c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8031986:	687b      	ldr	r3, [r7, #4]
 8031988:	2200      	movs	r2, #0
 803198a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 803198e:	687b      	ldr	r3, [r7, #4]
 8031990:	2200      	movs	r2, #0
 8031992:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8031994:	6878      	ldr	r0, [r7, #4]
 8031996:	f7ff fd16 	bl	80313c6 <HAL_I2C_MemRxCpltCallback>
}
 803199a:	e01d      	b.n	80319d8 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 803199c:	687b      	ldr	r3, [r7, #4]
 803199e:	2200      	movs	r2, #0
 80319a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80319a4:	687b      	ldr	r3, [r7, #4]
 80319a6:	2212      	movs	r2, #18
 80319a8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80319aa:	6878      	ldr	r0, [r7, #4]
 80319ac:	f7ff fccb 	bl	8031346 <HAL_I2C_MasterRxCpltCallback>
}
 80319b0:	e012      	b.n	80319d8 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80319b2:	687b      	ldr	r3, [r7, #4]
 80319b4:	681b      	ldr	r3, [r3, #0]
 80319b6:	691a      	ldr	r2, [r3, #16]
 80319b8:	687b      	ldr	r3, [r7, #4]
 80319ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80319bc:	b2d2      	uxtb	r2, r2
 80319be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80319c0:	687b      	ldr	r3, [r7, #4]
 80319c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80319c4:	1c5a      	adds	r2, r3, #1
 80319c6:	687b      	ldr	r3, [r7, #4]
 80319c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80319ca:	687b      	ldr	r3, [r7, #4]
 80319cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80319ce:	b29b      	uxth	r3, r3
 80319d0:	3b01      	subs	r3, #1
 80319d2:	b29a      	uxth	r2, r3
 80319d4:	687b      	ldr	r3, [r7, #4]
 80319d6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80319d8:	bf00      	nop
 80319da:	3710      	adds	r7, #16
 80319dc:	46bd      	mov	sp, r7
 80319de:	bd80      	pop	{r7, pc}

080319e0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80319e0:	b480      	push	{r7}
 80319e2:	b083      	sub	sp, #12
 80319e4:	af00      	add	r7, sp, #0
 80319e6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80319e8:	687b      	ldr	r3, [r7, #4]
 80319ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80319ee:	b2db      	uxtb	r3, r3
 80319f0:	2b40      	cmp	r3, #64	; 0x40
 80319f2:	d117      	bne.n	8031a24 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80319f4:	687b      	ldr	r3, [r7, #4]
 80319f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80319f8:	2b00      	cmp	r3, #0
 80319fa:	d109      	bne.n	8031a10 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80319fc:	687b      	ldr	r3, [r7, #4]
 80319fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a00:	b2db      	uxtb	r3, r3
 8031a02:	461a      	mov	r2, r3
 8031a04:	687b      	ldr	r3, [r7, #4]
 8031a06:	681b      	ldr	r3, [r3, #0]
 8031a08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8031a0c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8031a0e:	e067      	b.n	8031ae0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031a10:	687b      	ldr	r3, [r7, #4]
 8031a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a14:	b2db      	uxtb	r3, r3
 8031a16:	f043 0301 	orr.w	r3, r3, #1
 8031a1a:	b2da      	uxtb	r2, r3
 8031a1c:	687b      	ldr	r3, [r7, #4]
 8031a1e:	681b      	ldr	r3, [r3, #0]
 8031a20:	611a      	str	r2, [r3, #16]
}
 8031a22:	e05d      	b.n	8031ae0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8031a24:	687b      	ldr	r3, [r7, #4]
 8031a26:	691b      	ldr	r3, [r3, #16]
 8031a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8031a2c:	d133      	bne.n	8031a96 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8031a2e:	687b      	ldr	r3, [r7, #4]
 8031a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031a34:	b2db      	uxtb	r3, r3
 8031a36:	2b21      	cmp	r3, #33	; 0x21
 8031a38:	d109      	bne.n	8031a4e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8031a3a:	687b      	ldr	r3, [r7, #4]
 8031a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a3e:	b2db      	uxtb	r3, r3
 8031a40:	461a      	mov	r2, r3
 8031a42:	687b      	ldr	r3, [r7, #4]
 8031a44:	681b      	ldr	r3, [r3, #0]
 8031a46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8031a4a:	611a      	str	r2, [r3, #16]
 8031a4c:	e008      	b.n	8031a60 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8031a4e:	687b      	ldr	r3, [r7, #4]
 8031a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031a52:	b2db      	uxtb	r3, r3
 8031a54:	f043 0301 	orr.w	r3, r3, #1
 8031a58:	b2da      	uxtb	r2, r3
 8031a5a:	687b      	ldr	r3, [r7, #4]
 8031a5c:	681b      	ldr	r3, [r3, #0]
 8031a5e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8031a60:	687b      	ldr	r3, [r7, #4]
 8031a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a64:	2b00      	cmp	r3, #0
 8031a66:	d004      	beq.n	8031a72 <I2C_Master_SB+0x92>
 8031a68:	687b      	ldr	r3, [r7, #4]
 8031a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a6e:	2b00      	cmp	r3, #0
 8031a70:	d108      	bne.n	8031a84 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8031a72:	687b      	ldr	r3, [r7, #4]
 8031a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a76:	2b00      	cmp	r3, #0
 8031a78:	d032      	beq.n	8031ae0 <I2C_Master_SB+0x100>
 8031a7a:	687b      	ldr	r3, [r7, #4]
 8031a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031a80:	2b00      	cmp	r3, #0
 8031a82:	d02d      	beq.n	8031ae0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8031a84:	687b      	ldr	r3, [r7, #4]
 8031a86:	681b      	ldr	r3, [r3, #0]
 8031a88:	685a      	ldr	r2, [r3, #4]
 8031a8a:	687b      	ldr	r3, [r7, #4]
 8031a8c:	681b      	ldr	r3, [r3, #0]
 8031a8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031a92:	605a      	str	r2, [r3, #4]
}
 8031a94:	e024      	b.n	8031ae0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8031a96:	687b      	ldr	r3, [r7, #4]
 8031a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031a9a:	2b00      	cmp	r3, #0
 8031a9c:	d10e      	bne.n	8031abc <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8031a9e:	687b      	ldr	r3, [r7, #4]
 8031aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031aa2:	b29b      	uxth	r3, r3
 8031aa4:	11db      	asrs	r3, r3, #7
 8031aa6:	b2db      	uxtb	r3, r3
 8031aa8:	f003 0306 	and.w	r3, r3, #6
 8031aac:	b2db      	uxtb	r3, r3
 8031aae:	f063 030f 	orn	r3, r3, #15
 8031ab2:	b2da      	uxtb	r2, r3
 8031ab4:	687b      	ldr	r3, [r7, #4]
 8031ab6:	681b      	ldr	r3, [r3, #0]
 8031ab8:	611a      	str	r2, [r3, #16]
}
 8031aba:	e011      	b.n	8031ae0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8031abc:	687b      	ldr	r3, [r7, #4]
 8031abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031ac0:	2b01      	cmp	r3, #1
 8031ac2:	d10d      	bne.n	8031ae0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8031ac4:	687b      	ldr	r3, [r7, #4]
 8031ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031ac8:	b29b      	uxth	r3, r3
 8031aca:	11db      	asrs	r3, r3, #7
 8031acc:	b2db      	uxtb	r3, r3
 8031ace:	f003 0306 	and.w	r3, r3, #6
 8031ad2:	b2db      	uxtb	r3, r3
 8031ad4:	f063 030e 	orn	r3, r3, #14
 8031ad8:	b2da      	uxtb	r2, r3
 8031ada:	687b      	ldr	r3, [r7, #4]
 8031adc:	681b      	ldr	r3, [r3, #0]
 8031ade:	611a      	str	r2, [r3, #16]
}
 8031ae0:	bf00      	nop
 8031ae2:	370c      	adds	r7, #12
 8031ae4:	46bd      	mov	sp, r7
 8031ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031aea:	4770      	bx	lr

08031aec <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8031aec:	b480      	push	{r7}
 8031aee:	b083      	sub	sp, #12
 8031af0:	af00      	add	r7, sp, #0
 8031af2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8031af4:	687b      	ldr	r3, [r7, #4]
 8031af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8031af8:	b2da      	uxtb	r2, r3
 8031afa:	687b      	ldr	r3, [r7, #4]
 8031afc:	681b      	ldr	r3, [r3, #0]
 8031afe:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8031b00:	687b      	ldr	r3, [r7, #4]
 8031b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031b04:	2b00      	cmp	r3, #0
 8031b06:	d103      	bne.n	8031b10 <I2C_Master_ADD10+0x24>
 8031b08:	687b      	ldr	r3, [r7, #4]
 8031b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031b0c:	2b00      	cmp	r3, #0
 8031b0e:	d011      	beq.n	8031b34 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8031b10:	687b      	ldr	r3, [r7, #4]
 8031b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8031b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031b16:	2b00      	cmp	r3, #0
 8031b18:	d104      	bne.n	8031b24 <I2C_Master_ADD10+0x38>
 8031b1a:	687b      	ldr	r3, [r7, #4]
 8031b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8031b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8031b20:	2b00      	cmp	r3, #0
 8031b22:	d007      	beq.n	8031b34 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8031b24:	687b      	ldr	r3, [r7, #4]
 8031b26:	681b      	ldr	r3, [r3, #0]
 8031b28:	685a      	ldr	r2, [r3, #4]
 8031b2a:	687b      	ldr	r3, [r7, #4]
 8031b2c:	681b      	ldr	r3, [r3, #0]
 8031b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031b32:	605a      	str	r2, [r3, #4]
    }
  }
}
 8031b34:	bf00      	nop
 8031b36:	370c      	adds	r7, #12
 8031b38:	46bd      	mov	sp, r7
 8031b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031b3e:	4770      	bx	lr

08031b40 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8031b40:	b480      	push	{r7}
 8031b42:	b091      	sub	sp, #68	; 0x44
 8031b44:	af00      	add	r7, sp, #0
 8031b46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8031b48:	687b      	ldr	r3, [r7, #4]
 8031b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8031b4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8031b52:	687b      	ldr	r3, [r7, #4]
 8031b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8031b56:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8031b58:	687b      	ldr	r3, [r7, #4]
 8031b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8031b5c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8031b5e:	687b      	ldr	r3, [r7, #4]
 8031b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031b64:	b2db      	uxtb	r3, r3
 8031b66:	2b22      	cmp	r3, #34	; 0x22
 8031b68:	f040 8169 	bne.w	8031e3e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8031b6c:	687b      	ldr	r3, [r7, #4]
 8031b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031b70:	2b00      	cmp	r3, #0
 8031b72:	d10f      	bne.n	8031b94 <I2C_Master_ADDR+0x54>
 8031b74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8031b78:	2b40      	cmp	r3, #64	; 0x40
 8031b7a:	d10b      	bne.n	8031b94 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031b7c:	2300      	movs	r3, #0
 8031b7e:	633b      	str	r3, [r7, #48]	; 0x30
 8031b80:	687b      	ldr	r3, [r7, #4]
 8031b82:	681b      	ldr	r3, [r3, #0]
 8031b84:	695b      	ldr	r3, [r3, #20]
 8031b86:	633b      	str	r3, [r7, #48]	; 0x30
 8031b88:	687b      	ldr	r3, [r7, #4]
 8031b8a:	681b      	ldr	r3, [r3, #0]
 8031b8c:	699b      	ldr	r3, [r3, #24]
 8031b8e:	633b      	str	r3, [r7, #48]	; 0x30
 8031b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8031b92:	e160      	b.n	8031e56 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8031b94:	687b      	ldr	r3, [r7, #4]
 8031b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031b98:	2b00      	cmp	r3, #0
 8031b9a:	d11d      	bne.n	8031bd8 <I2C_Master_ADDR+0x98>
 8031b9c:	687b      	ldr	r3, [r7, #4]
 8031b9e:	691b      	ldr	r3, [r3, #16]
 8031ba0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8031ba4:	d118      	bne.n	8031bd8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031ba6:	2300      	movs	r3, #0
 8031ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031baa:	687b      	ldr	r3, [r7, #4]
 8031bac:	681b      	ldr	r3, [r3, #0]
 8031bae:	695b      	ldr	r3, [r3, #20]
 8031bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031bb2:	687b      	ldr	r3, [r7, #4]
 8031bb4:	681b      	ldr	r3, [r3, #0]
 8031bb6:	699b      	ldr	r3, [r3, #24]
 8031bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8031bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8031bbc:	687b      	ldr	r3, [r7, #4]
 8031bbe:	681b      	ldr	r3, [r3, #0]
 8031bc0:	681a      	ldr	r2, [r3, #0]
 8031bc2:	687b      	ldr	r3, [r7, #4]
 8031bc4:	681b      	ldr	r3, [r3, #0]
 8031bc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8031bca:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8031bcc:	687b      	ldr	r3, [r7, #4]
 8031bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8031bd0:	1c5a      	adds	r2, r3, #1
 8031bd2:	687b      	ldr	r3, [r7, #4]
 8031bd4:	651a      	str	r2, [r3, #80]	; 0x50
 8031bd6:	e13e      	b.n	8031e56 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8031bd8:	687b      	ldr	r3, [r7, #4]
 8031bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031bdc:	b29b      	uxth	r3, r3
 8031bde:	2b00      	cmp	r3, #0
 8031be0:	d113      	bne.n	8031c0a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031be2:	2300      	movs	r3, #0
 8031be4:	62bb      	str	r3, [r7, #40]	; 0x28
 8031be6:	687b      	ldr	r3, [r7, #4]
 8031be8:	681b      	ldr	r3, [r3, #0]
 8031bea:	695b      	ldr	r3, [r3, #20]
 8031bec:	62bb      	str	r3, [r7, #40]	; 0x28
 8031bee:	687b      	ldr	r3, [r7, #4]
 8031bf0:	681b      	ldr	r3, [r3, #0]
 8031bf2:	699b      	ldr	r3, [r3, #24]
 8031bf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8031bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031bf8:	687b      	ldr	r3, [r7, #4]
 8031bfa:	681b      	ldr	r3, [r3, #0]
 8031bfc:	681a      	ldr	r2, [r3, #0]
 8031bfe:	687b      	ldr	r3, [r7, #4]
 8031c00:	681b      	ldr	r3, [r3, #0]
 8031c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031c06:	601a      	str	r2, [r3, #0]
 8031c08:	e115      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8031c0a:	687b      	ldr	r3, [r7, #4]
 8031c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031c0e:	b29b      	uxth	r3, r3
 8031c10:	2b01      	cmp	r3, #1
 8031c12:	f040 808a 	bne.w	8031d2a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8031c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031c1c:	d137      	bne.n	8031c8e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c1e:	687b      	ldr	r3, [r7, #4]
 8031c20:	681b      	ldr	r3, [r3, #0]
 8031c22:	681a      	ldr	r2, [r3, #0]
 8031c24:	687b      	ldr	r3, [r7, #4]
 8031c26:	681b      	ldr	r3, [r3, #0]
 8031c28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c2c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8031c2e:	687b      	ldr	r3, [r7, #4]
 8031c30:	681b      	ldr	r3, [r3, #0]
 8031c32:	685b      	ldr	r3, [r3, #4]
 8031c34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031c38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031c3c:	d113      	bne.n	8031c66 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031c3e:	687b      	ldr	r3, [r7, #4]
 8031c40:	681b      	ldr	r3, [r3, #0]
 8031c42:	681a      	ldr	r2, [r3, #0]
 8031c44:	687b      	ldr	r3, [r7, #4]
 8031c46:	681b      	ldr	r3, [r3, #0]
 8031c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031c4c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031c4e:	2300      	movs	r3, #0
 8031c50:	627b      	str	r3, [r7, #36]	; 0x24
 8031c52:	687b      	ldr	r3, [r7, #4]
 8031c54:	681b      	ldr	r3, [r3, #0]
 8031c56:	695b      	ldr	r3, [r3, #20]
 8031c58:	627b      	str	r3, [r7, #36]	; 0x24
 8031c5a:	687b      	ldr	r3, [r7, #4]
 8031c5c:	681b      	ldr	r3, [r3, #0]
 8031c5e:	699b      	ldr	r3, [r3, #24]
 8031c60:	627b      	str	r3, [r7, #36]	; 0x24
 8031c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8031c64:	e0e7      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031c66:	2300      	movs	r3, #0
 8031c68:	623b      	str	r3, [r7, #32]
 8031c6a:	687b      	ldr	r3, [r7, #4]
 8031c6c:	681b      	ldr	r3, [r3, #0]
 8031c6e:	695b      	ldr	r3, [r3, #20]
 8031c70:	623b      	str	r3, [r7, #32]
 8031c72:	687b      	ldr	r3, [r7, #4]
 8031c74:	681b      	ldr	r3, [r3, #0]
 8031c76:	699b      	ldr	r3, [r3, #24]
 8031c78:	623b      	str	r3, [r7, #32]
 8031c7a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031c7c:	687b      	ldr	r3, [r7, #4]
 8031c7e:	681b      	ldr	r3, [r3, #0]
 8031c80:	681a      	ldr	r2, [r3, #0]
 8031c82:	687b      	ldr	r3, [r7, #4]
 8031c84:	681b      	ldr	r3, [r3, #0]
 8031c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031c8a:	601a      	str	r2, [r3, #0]
 8031c8c:	e0d3      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8031c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c90:	2b08      	cmp	r3, #8
 8031c92:	d02e      	beq.n	8031cf2 <I2C_Master_ADDR+0x1b2>
 8031c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031c96:	2b20      	cmp	r3, #32
 8031c98:	d02b      	beq.n	8031cf2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8031c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8031c9c:	2b12      	cmp	r3, #18
 8031c9e:	d102      	bne.n	8031ca6 <I2C_Master_ADDR+0x166>
 8031ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031ca2:	2b01      	cmp	r3, #1
 8031ca4:	d125      	bne.n	8031cf2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031ca8:	2b04      	cmp	r3, #4
 8031caa:	d00e      	beq.n	8031cca <I2C_Master_ADDR+0x18a>
 8031cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cae:	2b02      	cmp	r3, #2
 8031cb0:	d00b      	beq.n	8031cca <I2C_Master_ADDR+0x18a>
 8031cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031cb4:	2b10      	cmp	r3, #16
 8031cb6:	d008      	beq.n	8031cca <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031cb8:	687b      	ldr	r3, [r7, #4]
 8031cba:	681b      	ldr	r3, [r3, #0]
 8031cbc:	681a      	ldr	r2, [r3, #0]
 8031cbe:	687b      	ldr	r3, [r7, #4]
 8031cc0:	681b      	ldr	r3, [r3, #0]
 8031cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031cc6:	601a      	str	r2, [r3, #0]
 8031cc8:	e007      	b.n	8031cda <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031cca:	687b      	ldr	r3, [r7, #4]
 8031ccc:	681b      	ldr	r3, [r3, #0]
 8031cce:	681a      	ldr	r2, [r3, #0]
 8031cd0:	687b      	ldr	r3, [r7, #4]
 8031cd2:	681b      	ldr	r3, [r3, #0]
 8031cd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031cd8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031cda:	2300      	movs	r3, #0
 8031cdc:	61fb      	str	r3, [r7, #28]
 8031cde:	687b      	ldr	r3, [r7, #4]
 8031ce0:	681b      	ldr	r3, [r3, #0]
 8031ce2:	695b      	ldr	r3, [r3, #20]
 8031ce4:	61fb      	str	r3, [r7, #28]
 8031ce6:	687b      	ldr	r3, [r7, #4]
 8031ce8:	681b      	ldr	r3, [r3, #0]
 8031cea:	699b      	ldr	r3, [r3, #24]
 8031cec:	61fb      	str	r3, [r7, #28]
 8031cee:	69fb      	ldr	r3, [r7, #28]
 8031cf0:	e0a1      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031cf2:	687b      	ldr	r3, [r7, #4]
 8031cf4:	681b      	ldr	r3, [r3, #0]
 8031cf6:	681a      	ldr	r2, [r3, #0]
 8031cf8:	687b      	ldr	r3, [r7, #4]
 8031cfa:	681b      	ldr	r3, [r3, #0]
 8031cfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031d00:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031d02:	2300      	movs	r3, #0
 8031d04:	61bb      	str	r3, [r7, #24]
 8031d06:	687b      	ldr	r3, [r7, #4]
 8031d08:	681b      	ldr	r3, [r3, #0]
 8031d0a:	695b      	ldr	r3, [r3, #20]
 8031d0c:	61bb      	str	r3, [r7, #24]
 8031d0e:	687b      	ldr	r3, [r7, #4]
 8031d10:	681b      	ldr	r3, [r3, #0]
 8031d12:	699b      	ldr	r3, [r3, #24]
 8031d14:	61bb      	str	r3, [r7, #24]
 8031d16:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8031d18:	687b      	ldr	r3, [r7, #4]
 8031d1a:	681b      	ldr	r3, [r3, #0]
 8031d1c:	681a      	ldr	r2, [r3, #0]
 8031d1e:	687b      	ldr	r3, [r7, #4]
 8031d20:	681b      	ldr	r3, [r3, #0]
 8031d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8031d26:	601a      	str	r2, [r3, #0]
 8031d28:	e085      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8031d2a:	687b      	ldr	r3, [r7, #4]
 8031d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031d2e:	b29b      	uxth	r3, r3
 8031d30:	2b02      	cmp	r3, #2
 8031d32:	d14d      	bne.n	8031dd0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8031d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d36:	2b04      	cmp	r3, #4
 8031d38:	d016      	beq.n	8031d68 <I2C_Master_ADDR+0x228>
 8031d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d3c:	2b02      	cmp	r3, #2
 8031d3e:	d013      	beq.n	8031d68 <I2C_Master_ADDR+0x228>
 8031d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d42:	2b10      	cmp	r3, #16
 8031d44:	d010      	beq.n	8031d68 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031d46:	687b      	ldr	r3, [r7, #4]
 8031d48:	681b      	ldr	r3, [r3, #0]
 8031d4a:	681a      	ldr	r2, [r3, #0]
 8031d4c:	687b      	ldr	r3, [r7, #4]
 8031d4e:	681b      	ldr	r3, [r3, #0]
 8031d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031d54:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8031d56:	687b      	ldr	r3, [r7, #4]
 8031d58:	681b      	ldr	r3, [r3, #0]
 8031d5a:	681a      	ldr	r2, [r3, #0]
 8031d5c:	687b      	ldr	r3, [r7, #4]
 8031d5e:	681b      	ldr	r3, [r3, #0]
 8031d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8031d64:	601a      	str	r2, [r3, #0]
 8031d66:	e007      	b.n	8031d78 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031d68:	687b      	ldr	r3, [r7, #4]
 8031d6a:	681b      	ldr	r3, [r3, #0]
 8031d6c:	681a      	ldr	r2, [r3, #0]
 8031d6e:	687b      	ldr	r3, [r7, #4]
 8031d70:	681b      	ldr	r3, [r3, #0]
 8031d72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031d76:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031d78:	687b      	ldr	r3, [r7, #4]
 8031d7a:	681b      	ldr	r3, [r3, #0]
 8031d7c:	685b      	ldr	r3, [r3, #4]
 8031d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031d82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031d86:	d117      	bne.n	8031db8 <I2C_Master_ADDR+0x278>
 8031d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d8a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031d8e:	d00b      	beq.n	8031da8 <I2C_Master_ADDR+0x268>
 8031d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d92:	2b01      	cmp	r3, #1
 8031d94:	d008      	beq.n	8031da8 <I2C_Master_ADDR+0x268>
 8031d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d98:	2b08      	cmp	r3, #8
 8031d9a:	d005      	beq.n	8031da8 <I2C_Master_ADDR+0x268>
 8031d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031d9e:	2b10      	cmp	r3, #16
 8031da0:	d002      	beq.n	8031da8 <I2C_Master_ADDR+0x268>
 8031da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031da4:	2b20      	cmp	r3, #32
 8031da6:	d107      	bne.n	8031db8 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031da8:	687b      	ldr	r3, [r7, #4]
 8031daa:	681b      	ldr	r3, [r3, #0]
 8031dac:	685a      	ldr	r2, [r3, #4]
 8031dae:	687b      	ldr	r3, [r7, #4]
 8031db0:	681b      	ldr	r3, [r3, #0]
 8031db2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031db6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031db8:	2300      	movs	r3, #0
 8031dba:	617b      	str	r3, [r7, #20]
 8031dbc:	687b      	ldr	r3, [r7, #4]
 8031dbe:	681b      	ldr	r3, [r3, #0]
 8031dc0:	695b      	ldr	r3, [r3, #20]
 8031dc2:	617b      	str	r3, [r7, #20]
 8031dc4:	687b      	ldr	r3, [r7, #4]
 8031dc6:	681b      	ldr	r3, [r3, #0]
 8031dc8:	699b      	ldr	r3, [r3, #24]
 8031dca:	617b      	str	r3, [r7, #20]
 8031dcc:	697b      	ldr	r3, [r7, #20]
 8031dce:	e032      	b.n	8031e36 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8031dd0:	687b      	ldr	r3, [r7, #4]
 8031dd2:	681b      	ldr	r3, [r3, #0]
 8031dd4:	681a      	ldr	r2, [r3, #0]
 8031dd6:	687b      	ldr	r3, [r7, #4]
 8031dd8:	681b      	ldr	r3, [r3, #0]
 8031dda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8031dde:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8031de0:	687b      	ldr	r3, [r7, #4]
 8031de2:	681b      	ldr	r3, [r3, #0]
 8031de4:	685b      	ldr	r3, [r3, #4]
 8031de6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8031dea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8031dee:	d117      	bne.n	8031e20 <I2C_Master_ADDR+0x2e0>
 8031df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031df2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8031df6:	d00b      	beq.n	8031e10 <I2C_Master_ADDR+0x2d0>
 8031df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031dfa:	2b01      	cmp	r3, #1
 8031dfc:	d008      	beq.n	8031e10 <I2C_Master_ADDR+0x2d0>
 8031dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031e00:	2b08      	cmp	r3, #8
 8031e02:	d005      	beq.n	8031e10 <I2C_Master_ADDR+0x2d0>
 8031e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031e06:	2b10      	cmp	r3, #16
 8031e08:	d002      	beq.n	8031e10 <I2C_Master_ADDR+0x2d0>
 8031e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8031e0c:	2b20      	cmp	r3, #32
 8031e0e:	d107      	bne.n	8031e20 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8031e10:	687b      	ldr	r3, [r7, #4]
 8031e12:	681b      	ldr	r3, [r3, #0]
 8031e14:	685a      	ldr	r2, [r3, #4]
 8031e16:	687b      	ldr	r3, [r7, #4]
 8031e18:	681b      	ldr	r3, [r3, #0]
 8031e1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8031e1e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031e20:	2300      	movs	r3, #0
 8031e22:	613b      	str	r3, [r7, #16]
 8031e24:	687b      	ldr	r3, [r7, #4]
 8031e26:	681b      	ldr	r3, [r3, #0]
 8031e28:	695b      	ldr	r3, [r3, #20]
 8031e2a:	613b      	str	r3, [r7, #16]
 8031e2c:	687b      	ldr	r3, [r7, #4]
 8031e2e:	681b      	ldr	r3, [r3, #0]
 8031e30:	699b      	ldr	r3, [r3, #24]
 8031e32:	613b      	str	r3, [r7, #16]
 8031e34:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8031e36:	687b      	ldr	r3, [r7, #4]
 8031e38:	2200      	movs	r2, #0
 8031e3a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8031e3c:	e00b      	b.n	8031e56 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8031e3e:	2300      	movs	r3, #0
 8031e40:	60fb      	str	r3, [r7, #12]
 8031e42:	687b      	ldr	r3, [r7, #4]
 8031e44:	681b      	ldr	r3, [r3, #0]
 8031e46:	695b      	ldr	r3, [r3, #20]
 8031e48:	60fb      	str	r3, [r7, #12]
 8031e4a:	687b      	ldr	r3, [r7, #4]
 8031e4c:	681b      	ldr	r3, [r3, #0]
 8031e4e:	699b      	ldr	r3, [r3, #24]
 8031e50:	60fb      	str	r3, [r7, #12]
 8031e52:	68fb      	ldr	r3, [r7, #12]
}
 8031e54:	e7ff      	b.n	8031e56 <I2C_Master_ADDR+0x316>
 8031e56:	bf00      	nop
 8031e58:	3744      	adds	r7, #68	; 0x44
 8031e5a:	46bd      	mov	sp, r7
 8031e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031e60:	4770      	bx	lr

08031e62 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8031e62:	b580      	push	{r7, lr}
 8031e64:	b084      	sub	sp, #16
 8031e66:	af00      	add	r7, sp, #0
 8031e68:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031e6a:	687b      	ldr	r3, [r7, #4]
 8031e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031e70:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031e72:	687b      	ldr	r3, [r7, #4]
 8031e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e76:	b29b      	uxth	r3, r3
 8031e78:	2b00      	cmp	r3, #0
 8031e7a:	d02b      	beq.n	8031ed4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031e7c:	687b      	ldr	r3, [r7, #4]
 8031e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e80:	781a      	ldrb	r2, [r3, #0]
 8031e82:	687b      	ldr	r3, [r7, #4]
 8031e84:	681b      	ldr	r3, [r3, #0]
 8031e86:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031e88:	687b      	ldr	r3, [r7, #4]
 8031e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031e8c:	1c5a      	adds	r2, r3, #1
 8031e8e:	687b      	ldr	r3, [r7, #4]
 8031e90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031e92:	687b      	ldr	r3, [r7, #4]
 8031e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031e96:	b29b      	uxth	r3, r3
 8031e98:	3b01      	subs	r3, #1
 8031e9a:	b29a      	uxth	r2, r3
 8031e9c:	687b      	ldr	r3, [r7, #4]
 8031e9e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8031ea0:	687b      	ldr	r3, [r7, #4]
 8031ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031ea4:	b29b      	uxth	r3, r3
 8031ea6:	2b00      	cmp	r3, #0
 8031ea8:	d114      	bne.n	8031ed4 <I2C_SlaveTransmit_TXE+0x72>
 8031eaa:	7bfb      	ldrb	r3, [r7, #15]
 8031eac:	2b29      	cmp	r3, #41	; 0x29
 8031eae:	d111      	bne.n	8031ed4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031eb0:	687b      	ldr	r3, [r7, #4]
 8031eb2:	681b      	ldr	r3, [r3, #0]
 8031eb4:	685a      	ldr	r2, [r3, #4]
 8031eb6:	687b      	ldr	r3, [r7, #4]
 8031eb8:	681b      	ldr	r3, [r3, #0]
 8031eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031ebe:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8031ec0:	687b      	ldr	r3, [r7, #4]
 8031ec2:	2221      	movs	r2, #33	; 0x21
 8031ec4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031ec6:	687b      	ldr	r3, [r7, #4]
 8031ec8:	2228      	movs	r2, #40	; 0x28
 8031eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8031ece:	6878      	ldr	r0, [r7, #4]
 8031ed0:	f7ff fa43 	bl	803135a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031ed4:	bf00      	nop
 8031ed6:	3710      	adds	r7, #16
 8031ed8:	46bd      	mov	sp, r7
 8031eda:	bd80      	pop	{r7, pc}

08031edc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8031edc:	b480      	push	{r7}
 8031ede:	b083      	sub	sp, #12
 8031ee0:	af00      	add	r7, sp, #0
 8031ee2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031ee4:	687b      	ldr	r3, [r7, #4]
 8031ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031ee8:	b29b      	uxth	r3, r3
 8031eea:	2b00      	cmp	r3, #0
 8031eec:	d011      	beq.n	8031f12 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8031eee:	687b      	ldr	r3, [r7, #4]
 8031ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031ef2:	781a      	ldrb	r2, [r3, #0]
 8031ef4:	687b      	ldr	r3, [r7, #4]
 8031ef6:	681b      	ldr	r3, [r3, #0]
 8031ef8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031efa:	687b      	ldr	r3, [r7, #4]
 8031efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031efe:	1c5a      	adds	r2, r3, #1
 8031f00:	687b      	ldr	r3, [r7, #4]
 8031f02:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031f04:	687b      	ldr	r3, [r7, #4]
 8031f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031f08:	b29b      	uxth	r3, r3
 8031f0a:	3b01      	subs	r3, #1
 8031f0c:	b29a      	uxth	r2, r3
 8031f0e:	687b      	ldr	r3, [r7, #4]
 8031f10:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031f12:	bf00      	nop
 8031f14:	370c      	adds	r7, #12
 8031f16:	46bd      	mov	sp, r7
 8031f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031f1c:	4770      	bx	lr

08031f1e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8031f1e:	b580      	push	{r7, lr}
 8031f20:	b084      	sub	sp, #16
 8031f22:	af00      	add	r7, sp, #0
 8031f24:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8031f26:	687b      	ldr	r3, [r7, #4]
 8031f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031f2c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8031f2e:	687b      	ldr	r3, [r7, #4]
 8031f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031f32:	b29b      	uxth	r3, r3
 8031f34:	2b00      	cmp	r3, #0
 8031f36:	d02c      	beq.n	8031f92 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031f38:	687b      	ldr	r3, [r7, #4]
 8031f3a:	681b      	ldr	r3, [r3, #0]
 8031f3c:	691a      	ldr	r2, [r3, #16]
 8031f3e:	687b      	ldr	r3, [r7, #4]
 8031f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031f42:	b2d2      	uxtb	r2, r2
 8031f44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031f46:	687b      	ldr	r3, [r7, #4]
 8031f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031f4a:	1c5a      	adds	r2, r3, #1
 8031f4c:	687b      	ldr	r3, [r7, #4]
 8031f4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031f50:	687b      	ldr	r3, [r7, #4]
 8031f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031f54:	b29b      	uxth	r3, r3
 8031f56:	3b01      	subs	r3, #1
 8031f58:	b29a      	uxth	r2, r3
 8031f5a:	687b      	ldr	r3, [r7, #4]
 8031f5c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8031f5e:	687b      	ldr	r3, [r7, #4]
 8031f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031f62:	b29b      	uxth	r3, r3
 8031f64:	2b00      	cmp	r3, #0
 8031f66:	d114      	bne.n	8031f92 <I2C_SlaveReceive_RXNE+0x74>
 8031f68:	7bfb      	ldrb	r3, [r7, #15]
 8031f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8031f6c:	d111      	bne.n	8031f92 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8031f6e:	687b      	ldr	r3, [r7, #4]
 8031f70:	681b      	ldr	r3, [r3, #0]
 8031f72:	685a      	ldr	r2, [r3, #4]
 8031f74:	687b      	ldr	r3, [r7, #4]
 8031f76:	681b      	ldr	r3, [r3, #0]
 8031f78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8031f7c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8031f7e:	687b      	ldr	r3, [r7, #4]
 8031f80:	2222      	movs	r2, #34	; 0x22
 8031f82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8031f84:	687b      	ldr	r3, [r7, #4]
 8031f86:	2228      	movs	r2, #40	; 0x28
 8031f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8031f8c:	6878      	ldr	r0, [r7, #4]
 8031f8e:	f7ff f9ee 	bl	803136e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8031f92:	bf00      	nop
 8031f94:	3710      	adds	r7, #16
 8031f96:	46bd      	mov	sp, r7
 8031f98:	bd80      	pop	{r7, pc}

08031f9a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8031f9a:	b480      	push	{r7}
 8031f9c:	b083      	sub	sp, #12
 8031f9e:	af00      	add	r7, sp, #0
 8031fa0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8031fa2:	687b      	ldr	r3, [r7, #4]
 8031fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031fa6:	b29b      	uxth	r3, r3
 8031fa8:	2b00      	cmp	r3, #0
 8031faa:	d012      	beq.n	8031fd2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8031fac:	687b      	ldr	r3, [r7, #4]
 8031fae:	681b      	ldr	r3, [r3, #0]
 8031fb0:	691a      	ldr	r2, [r3, #16]
 8031fb2:	687b      	ldr	r3, [r7, #4]
 8031fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031fb6:	b2d2      	uxtb	r2, r2
 8031fb8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8031fba:	687b      	ldr	r3, [r7, #4]
 8031fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8031fbe:	1c5a      	adds	r2, r3, #1
 8031fc0:	687b      	ldr	r3, [r7, #4]
 8031fc2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8031fc4:	687b      	ldr	r3, [r7, #4]
 8031fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8031fc8:	b29b      	uxth	r3, r3
 8031fca:	3b01      	subs	r3, #1
 8031fcc:	b29a      	uxth	r2, r3
 8031fce:	687b      	ldr	r3, [r7, #4]
 8031fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8031fd2:	bf00      	nop
 8031fd4:	370c      	adds	r7, #12
 8031fd6:	46bd      	mov	sp, r7
 8031fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031fdc:	4770      	bx	lr

08031fde <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8031fde:	b580      	push	{r7, lr}
 8031fe0:	b084      	sub	sp, #16
 8031fe2:	af00      	add	r7, sp, #0
 8031fe4:	6078      	str	r0, [r7, #4]
 8031fe6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8031fe8:	2300      	movs	r3, #0
 8031fea:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8031fec:	687b      	ldr	r3, [r7, #4]
 8031fee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8031ff2:	b2db      	uxtb	r3, r3
 8031ff4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8031ff8:	2b28      	cmp	r3, #40	; 0x28
 8031ffa:	d127      	bne.n	803204c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8031ffc:	687b      	ldr	r3, [r7, #4]
 8031ffe:	681b      	ldr	r3, [r3, #0]
 8032000:	685a      	ldr	r2, [r3, #4]
 8032002:	687b      	ldr	r3, [r7, #4]
 8032004:	681b      	ldr	r3, [r3, #0]
 8032006:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803200a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 803200c:	683b      	ldr	r3, [r7, #0]
 803200e:	089b      	lsrs	r3, r3, #2
 8032010:	f003 0301 	and.w	r3, r3, #1
 8032014:	2b00      	cmp	r3, #0
 8032016:	d101      	bne.n	803201c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8032018:	2301      	movs	r3, #1
 803201a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 803201c:	683b      	ldr	r3, [r7, #0]
 803201e:	09db      	lsrs	r3, r3, #7
 8032020:	f003 0301 	and.w	r3, r3, #1
 8032024:	2b00      	cmp	r3, #0
 8032026:	d103      	bne.n	8032030 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8032028:	687b      	ldr	r3, [r7, #4]
 803202a:	68db      	ldr	r3, [r3, #12]
 803202c:	81bb      	strh	r3, [r7, #12]
 803202e:	e002      	b.n	8032036 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8032030:	687b      	ldr	r3, [r7, #4]
 8032032:	699b      	ldr	r3, [r3, #24]
 8032034:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8032036:	687b      	ldr	r3, [r7, #4]
 8032038:	2200      	movs	r2, #0
 803203a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 803203e:	89ba      	ldrh	r2, [r7, #12]
 8032040:	7bfb      	ldrb	r3, [r7, #15]
 8032042:	4619      	mov	r1, r3
 8032044:	6878      	ldr	r0, [r7, #4]
 8032046:	f7ff f99c 	bl	8031382 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 803204a:	e008      	b.n	803205e <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 803204c:	687b      	ldr	r3, [r7, #4]
 803204e:	681b      	ldr	r3, [r3, #0]
 8032050:	f06f 0202 	mvn.w	r2, #2
 8032054:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8032056:	687b      	ldr	r3, [r7, #4]
 8032058:	2200      	movs	r2, #0
 803205a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 803205e:	bf00      	nop
 8032060:	3710      	adds	r7, #16
 8032062:	46bd      	mov	sp, r7
 8032064:	bd80      	pop	{r7, pc}
	...

08032068 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8032068:	b580      	push	{r7, lr}
 803206a:	b084      	sub	sp, #16
 803206c:	af00      	add	r7, sp, #0
 803206e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8032070:	687b      	ldr	r3, [r7, #4]
 8032072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032076:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8032078:	687b      	ldr	r3, [r7, #4]
 803207a:	681b      	ldr	r3, [r3, #0]
 803207c:	685a      	ldr	r2, [r3, #4]
 803207e:	687b      	ldr	r3, [r7, #4]
 8032080:	681b      	ldr	r3, [r3, #0]
 8032082:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8032086:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8032088:	2300      	movs	r3, #0
 803208a:	60bb      	str	r3, [r7, #8]
 803208c:	687b      	ldr	r3, [r7, #4]
 803208e:	681b      	ldr	r3, [r3, #0]
 8032090:	695b      	ldr	r3, [r3, #20]
 8032092:	60bb      	str	r3, [r7, #8]
 8032094:	687b      	ldr	r3, [r7, #4]
 8032096:	681b      	ldr	r3, [r3, #0]
 8032098:	681a      	ldr	r2, [r3, #0]
 803209a:	687b      	ldr	r3, [r7, #4]
 803209c:	681b      	ldr	r3, [r3, #0]
 803209e:	f042 0201 	orr.w	r2, r2, #1
 80320a2:	601a      	str	r2, [r3, #0]
 80320a4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80320a6:	687b      	ldr	r3, [r7, #4]
 80320a8:	681b      	ldr	r3, [r3, #0]
 80320aa:	681a      	ldr	r2, [r3, #0]
 80320ac:	687b      	ldr	r3, [r7, #4]
 80320ae:	681b      	ldr	r3, [r3, #0]
 80320b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80320b4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80320b6:	687b      	ldr	r3, [r7, #4]
 80320b8:	681b      	ldr	r3, [r3, #0]
 80320ba:	685b      	ldr	r3, [r3, #4]
 80320bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80320c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80320c4:	d172      	bne.n	80321ac <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80320c6:	7bfb      	ldrb	r3, [r7, #15]
 80320c8:	2b22      	cmp	r3, #34	; 0x22
 80320ca:	d002      	beq.n	80320d2 <I2C_Slave_STOPF+0x6a>
 80320cc:	7bfb      	ldrb	r3, [r7, #15]
 80320ce:	2b2a      	cmp	r3, #42	; 0x2a
 80320d0:	d135      	bne.n	803213e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80320d2:	687b      	ldr	r3, [r7, #4]
 80320d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80320d6:	681b      	ldr	r3, [r3, #0]
 80320d8:	685b      	ldr	r3, [r3, #4]
 80320da:	b29a      	uxth	r2, r3
 80320dc:	687b      	ldr	r3, [r7, #4]
 80320de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80320e0:	687b      	ldr	r3, [r7, #4]
 80320e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80320e4:	b29b      	uxth	r3, r3
 80320e6:	2b00      	cmp	r3, #0
 80320e8:	d005      	beq.n	80320f6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80320ea:	687b      	ldr	r3, [r7, #4]
 80320ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80320ee:	f043 0204 	orr.w	r2, r3, #4
 80320f2:	687b      	ldr	r3, [r7, #4]
 80320f4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80320f6:	687b      	ldr	r3, [r7, #4]
 80320f8:	681b      	ldr	r3, [r3, #0]
 80320fa:	685a      	ldr	r2, [r3, #4]
 80320fc:	687b      	ldr	r3, [r7, #4]
 80320fe:	681b      	ldr	r3, [r3, #0]
 8032100:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032104:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8032106:	687b      	ldr	r3, [r7, #4]
 8032108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803210a:	4618      	mov	r0, r3
 803210c:	f7fd fcac 	bl	802fa68 <HAL_DMA_GetState>
 8032110:	4603      	mov	r3, r0
 8032112:	2b01      	cmp	r3, #1
 8032114:	d049      	beq.n	80321aa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8032116:	687b      	ldr	r3, [r7, #4]
 8032118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803211a:	4a69      	ldr	r2, [pc, #420]	; (80322c0 <I2C_Slave_STOPF+0x258>)
 803211c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 803211e:	687b      	ldr	r3, [r7, #4]
 8032120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032122:	4618      	mov	r0, r3
 8032124:	f7fd faf4 	bl	802f710 <HAL_DMA_Abort_IT>
 8032128:	4603      	mov	r3, r0
 803212a:	2b00      	cmp	r3, #0
 803212c:	d03d      	beq.n	80321aa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 803212e:	687b      	ldr	r3, [r7, #4]
 8032130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8032134:	687a      	ldr	r2, [r7, #4]
 8032136:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8032138:	4610      	mov	r0, r2
 803213a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 803213c:	e035      	b.n	80321aa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 803213e:	687b      	ldr	r3, [r7, #4]
 8032140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032142:	681b      	ldr	r3, [r3, #0]
 8032144:	685b      	ldr	r3, [r3, #4]
 8032146:	b29a      	uxth	r2, r3
 8032148:	687b      	ldr	r3, [r7, #4]
 803214a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 803214c:	687b      	ldr	r3, [r7, #4]
 803214e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032150:	b29b      	uxth	r3, r3
 8032152:	2b00      	cmp	r3, #0
 8032154:	d005      	beq.n	8032162 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8032156:	687b      	ldr	r3, [r7, #4]
 8032158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803215a:	f043 0204 	orr.w	r2, r3, #4
 803215e:	687b      	ldr	r3, [r7, #4]
 8032160:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8032162:	687b      	ldr	r3, [r7, #4]
 8032164:	681b      	ldr	r3, [r3, #0]
 8032166:	685a      	ldr	r2, [r3, #4]
 8032168:	687b      	ldr	r3, [r7, #4]
 803216a:	681b      	ldr	r3, [r3, #0]
 803216c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8032170:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8032172:	687b      	ldr	r3, [r7, #4]
 8032174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032176:	4618      	mov	r0, r3
 8032178:	f7fd fc76 	bl	802fa68 <HAL_DMA_GetState>
 803217c:	4603      	mov	r3, r0
 803217e:	2b01      	cmp	r3, #1
 8032180:	d014      	beq.n	80321ac <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8032182:	687b      	ldr	r3, [r7, #4]
 8032184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032186:	4a4e      	ldr	r2, [pc, #312]	; (80322c0 <I2C_Slave_STOPF+0x258>)
 8032188:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 803218a:	687b      	ldr	r3, [r7, #4]
 803218c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803218e:	4618      	mov	r0, r3
 8032190:	f7fd fabe 	bl	802f710 <HAL_DMA_Abort_IT>
 8032194:	4603      	mov	r3, r0
 8032196:	2b00      	cmp	r3, #0
 8032198:	d008      	beq.n	80321ac <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 803219a:	687b      	ldr	r3, [r7, #4]
 803219c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803219e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80321a0:	687a      	ldr	r2, [r7, #4]
 80321a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80321a4:	4610      	mov	r0, r2
 80321a6:	4798      	blx	r3
 80321a8:	e000      	b.n	80321ac <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80321aa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80321ac:	687b      	ldr	r3, [r7, #4]
 80321ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80321b0:	b29b      	uxth	r3, r3
 80321b2:	2b00      	cmp	r3, #0
 80321b4:	d03e      	beq.n	8032234 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80321b6:	687b      	ldr	r3, [r7, #4]
 80321b8:	681b      	ldr	r3, [r3, #0]
 80321ba:	695b      	ldr	r3, [r3, #20]
 80321bc:	f003 0304 	and.w	r3, r3, #4
 80321c0:	2b04      	cmp	r3, #4
 80321c2:	d112      	bne.n	80321ea <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80321c4:	687b      	ldr	r3, [r7, #4]
 80321c6:	681b      	ldr	r3, [r3, #0]
 80321c8:	691a      	ldr	r2, [r3, #16]
 80321ca:	687b      	ldr	r3, [r7, #4]
 80321cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80321ce:	b2d2      	uxtb	r2, r2
 80321d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80321d2:	687b      	ldr	r3, [r7, #4]
 80321d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80321d6:	1c5a      	adds	r2, r3, #1
 80321d8:	687b      	ldr	r3, [r7, #4]
 80321da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80321dc:	687b      	ldr	r3, [r7, #4]
 80321de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80321e0:	b29b      	uxth	r3, r3
 80321e2:	3b01      	subs	r3, #1
 80321e4:	b29a      	uxth	r2, r3
 80321e6:	687b      	ldr	r3, [r7, #4]
 80321e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80321ea:	687b      	ldr	r3, [r7, #4]
 80321ec:	681b      	ldr	r3, [r3, #0]
 80321ee:	695b      	ldr	r3, [r3, #20]
 80321f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80321f4:	2b40      	cmp	r3, #64	; 0x40
 80321f6:	d112      	bne.n	803221e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80321f8:	687b      	ldr	r3, [r7, #4]
 80321fa:	681b      	ldr	r3, [r3, #0]
 80321fc:	691a      	ldr	r2, [r3, #16]
 80321fe:	687b      	ldr	r3, [r7, #4]
 8032200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032202:	b2d2      	uxtb	r2, r2
 8032204:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8032206:	687b      	ldr	r3, [r7, #4]
 8032208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803220a:	1c5a      	adds	r2, r3, #1
 803220c:	687b      	ldr	r3, [r7, #4]
 803220e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8032210:	687b      	ldr	r3, [r7, #4]
 8032212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032214:	b29b      	uxth	r3, r3
 8032216:	3b01      	subs	r3, #1
 8032218:	b29a      	uxth	r2, r3
 803221a:	687b      	ldr	r3, [r7, #4]
 803221c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 803221e:	687b      	ldr	r3, [r7, #4]
 8032220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8032222:	b29b      	uxth	r3, r3
 8032224:	2b00      	cmp	r3, #0
 8032226:	d005      	beq.n	8032234 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8032228:	687b      	ldr	r3, [r7, #4]
 803222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803222c:	f043 0204 	orr.w	r2, r3, #4
 8032230:	687b      	ldr	r3, [r7, #4]
 8032232:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8032234:	687b      	ldr	r3, [r7, #4]
 8032236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032238:	2b00      	cmp	r3, #0
 803223a:	d003      	beq.n	8032244 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 803223c:	6878      	ldr	r0, [r7, #4]
 803223e:	f000 f8b3 	bl	80323a8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8032242:	e039      	b.n	80322b8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8032244:	7bfb      	ldrb	r3, [r7, #15]
 8032246:	2b2a      	cmp	r3, #42	; 0x2a
 8032248:	d109      	bne.n	803225e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 803224a:	687b      	ldr	r3, [r7, #4]
 803224c:	2200      	movs	r2, #0
 803224e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8032250:	687b      	ldr	r3, [r7, #4]
 8032252:	2228      	movs	r2, #40	; 0x28
 8032254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8032258:	6878      	ldr	r0, [r7, #4]
 803225a:	f7ff f888 	bl	803136e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 803225e:	687b      	ldr	r3, [r7, #4]
 8032260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032264:	b2db      	uxtb	r3, r3
 8032266:	2b28      	cmp	r3, #40	; 0x28
 8032268:	d111      	bne.n	803228e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 803226a:	687b      	ldr	r3, [r7, #4]
 803226c:	4a15      	ldr	r2, [pc, #84]	; (80322c4 <I2C_Slave_STOPF+0x25c>)
 803226e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8032270:	687b      	ldr	r3, [r7, #4]
 8032272:	2200      	movs	r2, #0
 8032274:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8032276:	687b      	ldr	r3, [r7, #4]
 8032278:	2220      	movs	r2, #32
 803227a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 803227e:	687b      	ldr	r3, [r7, #4]
 8032280:	2200      	movs	r2, #0
 8032282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8032286:	6878      	ldr	r0, [r7, #4]
 8032288:	f7ff f889 	bl	803139e <HAL_I2C_ListenCpltCallback>
}
 803228c:	e014      	b.n	80322b8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 803228e:	687b      	ldr	r3, [r7, #4]
 8032290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8032292:	2b22      	cmp	r3, #34	; 0x22
 8032294:	d002      	beq.n	803229c <I2C_Slave_STOPF+0x234>
 8032296:	7bfb      	ldrb	r3, [r7, #15]
 8032298:	2b22      	cmp	r3, #34	; 0x22
 803229a:	d10d      	bne.n	80322b8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 803229c:	687b      	ldr	r3, [r7, #4]
 803229e:	2200      	movs	r2, #0
 80322a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80322a2:	687b      	ldr	r3, [r7, #4]
 80322a4:	2220      	movs	r2, #32
 80322a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80322aa:	687b      	ldr	r3, [r7, #4]
 80322ac:	2200      	movs	r2, #0
 80322ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80322b2:	6878      	ldr	r0, [r7, #4]
 80322b4:	f7ff f85b 	bl	803136e <HAL_I2C_SlaveRxCpltCallback>
}
 80322b8:	bf00      	nop
 80322ba:	3710      	adds	r7, #16
 80322bc:	46bd      	mov	sp, r7
 80322be:	bd80      	pop	{r7, pc}
 80322c0:	080329fd 	.word	0x080329fd
 80322c4:	ffff0000 	.word	0xffff0000

080322c8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80322c8:	b580      	push	{r7, lr}
 80322ca:	b084      	sub	sp, #16
 80322cc:	af00      	add	r7, sp, #0
 80322ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80322d0:	687b      	ldr	r3, [r7, #4]
 80322d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80322d6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80322d8:	687b      	ldr	r3, [r7, #4]
 80322da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80322dc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80322de:	68bb      	ldr	r3, [r7, #8]
 80322e0:	2b08      	cmp	r3, #8
 80322e2:	d002      	beq.n	80322ea <I2C_Slave_AF+0x22>
 80322e4:	68bb      	ldr	r3, [r7, #8]
 80322e6:	2b20      	cmp	r3, #32
 80322e8:	d129      	bne.n	803233e <I2C_Slave_AF+0x76>
 80322ea:	7bfb      	ldrb	r3, [r7, #15]
 80322ec:	2b28      	cmp	r3, #40	; 0x28
 80322ee:	d126      	bne.n	803233e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80322f0:	687b      	ldr	r3, [r7, #4]
 80322f2:	4a2c      	ldr	r2, [pc, #176]	; (80323a4 <I2C_Slave_AF+0xdc>)
 80322f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80322f6:	687b      	ldr	r3, [r7, #4]
 80322f8:	681b      	ldr	r3, [r3, #0]
 80322fa:	685a      	ldr	r2, [r3, #4]
 80322fc:	687b      	ldr	r3, [r7, #4]
 80322fe:	681b      	ldr	r3, [r3, #0]
 8032300:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8032304:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032306:	687b      	ldr	r3, [r7, #4]
 8032308:	681b      	ldr	r3, [r3, #0]
 803230a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 803230e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032310:	687b      	ldr	r3, [r7, #4]
 8032312:	681b      	ldr	r3, [r3, #0]
 8032314:	681a      	ldr	r2, [r3, #0]
 8032316:	687b      	ldr	r3, [r7, #4]
 8032318:	681b      	ldr	r3, [r3, #0]
 803231a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 803231e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8032320:	687b      	ldr	r3, [r7, #4]
 8032322:	2200      	movs	r2, #0
 8032324:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032326:	687b      	ldr	r3, [r7, #4]
 8032328:	2220      	movs	r2, #32
 803232a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 803232e:	687b      	ldr	r3, [r7, #4]
 8032330:	2200      	movs	r2, #0
 8032332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8032336:	6878      	ldr	r0, [r7, #4]
 8032338:	f7ff f831 	bl	803139e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 803233c:	e02e      	b.n	803239c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 803233e:	7bfb      	ldrb	r3, [r7, #15]
 8032340:	2b21      	cmp	r3, #33	; 0x21
 8032342:	d126      	bne.n	8032392 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8032344:	687b      	ldr	r3, [r7, #4]
 8032346:	4a17      	ldr	r2, [pc, #92]	; (80323a4 <I2C_Slave_AF+0xdc>)
 8032348:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 803234a:	687b      	ldr	r3, [r7, #4]
 803234c:	2221      	movs	r2, #33	; 0x21
 803234e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8032350:	687b      	ldr	r3, [r7, #4]
 8032352:	2220      	movs	r2, #32
 8032354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8032358:	687b      	ldr	r3, [r7, #4]
 803235a:	2200      	movs	r2, #0
 803235c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8032360:	687b      	ldr	r3, [r7, #4]
 8032362:	681b      	ldr	r3, [r3, #0]
 8032364:	685a      	ldr	r2, [r3, #4]
 8032366:	687b      	ldr	r3, [r7, #4]
 8032368:	681b      	ldr	r3, [r3, #0]
 803236a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 803236e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032370:	687b      	ldr	r3, [r7, #4]
 8032372:	681b      	ldr	r3, [r3, #0]
 8032374:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032378:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 803237a:	687b      	ldr	r3, [r7, #4]
 803237c:	681b      	ldr	r3, [r3, #0]
 803237e:	681a      	ldr	r2, [r3, #0]
 8032380:	687b      	ldr	r3, [r7, #4]
 8032382:	681b      	ldr	r3, [r3, #0]
 8032384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032388:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 803238a:	6878      	ldr	r0, [r7, #4]
 803238c:	f7fe ffe5 	bl	803135a <HAL_I2C_SlaveTxCpltCallback>
}
 8032390:	e004      	b.n	803239c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032392:	687b      	ldr	r3, [r7, #4]
 8032394:	681b      	ldr	r3, [r3, #0]
 8032396:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 803239a:	615a      	str	r2, [r3, #20]
}
 803239c:	bf00      	nop
 803239e:	3710      	adds	r7, #16
 80323a0:	46bd      	mov	sp, r7
 80323a2:	bd80      	pop	{r7, pc}
 80323a4:	ffff0000 	.word	0xffff0000

080323a8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80323a8:	b580      	push	{r7, lr}
 80323aa:	b084      	sub	sp, #16
 80323ac:	af00      	add	r7, sp, #0
 80323ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80323b0:	687b      	ldr	r3, [r7, #4]
 80323b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80323b6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80323b8:	687b      	ldr	r3, [r7, #4]
 80323ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80323be:	b2db      	uxtb	r3, r3
 80323c0:	2b10      	cmp	r3, #16
 80323c2:	d10a      	bne.n	80323da <I2C_ITError+0x32>
 80323c4:	7bfb      	ldrb	r3, [r7, #15]
 80323c6:	2b22      	cmp	r3, #34	; 0x22
 80323c8:	d107      	bne.n	80323da <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80323ca:	687b      	ldr	r3, [r7, #4]
 80323cc:	681b      	ldr	r3, [r3, #0]
 80323ce:	681a      	ldr	r2, [r3, #0]
 80323d0:	687b      	ldr	r3, [r7, #4]
 80323d2:	681b      	ldr	r3, [r3, #0]
 80323d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80323d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80323da:	7bfb      	ldrb	r3, [r7, #15]
 80323dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80323e0:	2b28      	cmp	r3, #40	; 0x28
 80323e2:	d107      	bne.n	80323f4 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80323e4:	687b      	ldr	r3, [r7, #4]
 80323e6:	2200      	movs	r2, #0
 80323e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80323ea:	687b      	ldr	r3, [r7, #4]
 80323ec:	2228      	movs	r2, #40	; 0x28
 80323ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80323f2:	e015      	b.n	8032420 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80323f4:	687b      	ldr	r3, [r7, #4]
 80323f6:	681b      	ldr	r3, [r3, #0]
 80323f8:	685b      	ldr	r3, [r3, #4]
 80323fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80323fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8032402:	d006      	beq.n	8032412 <I2C_ITError+0x6a>
 8032404:	7bfb      	ldrb	r3, [r7, #15]
 8032406:	2b60      	cmp	r3, #96	; 0x60
 8032408:	d003      	beq.n	8032412 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 803240a:	687b      	ldr	r3, [r7, #4]
 803240c:	2220      	movs	r2, #32
 803240e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8032412:	687b      	ldr	r3, [r7, #4]
 8032414:	2200      	movs	r2, #0
 8032416:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8032418:	687b      	ldr	r3, [r7, #4]
 803241a:	2200      	movs	r2, #0
 803241c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8032420:	687b      	ldr	r3, [r7, #4]
 8032422:	681b      	ldr	r3, [r3, #0]
 8032424:	685b      	ldr	r3, [r3, #4]
 8032426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 803242a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 803242e:	d162      	bne.n	80324f6 <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8032430:	687b      	ldr	r3, [r7, #4]
 8032432:	681b      	ldr	r3, [r3, #0]
 8032434:	685a      	ldr	r2, [r3, #4]
 8032436:	687b      	ldr	r3, [r7, #4]
 8032438:	681b      	ldr	r3, [r3, #0]
 803243a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 803243e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8032440:	687b      	ldr	r3, [r7, #4]
 8032442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8032448:	b2db      	uxtb	r3, r3
 803244a:	2b01      	cmp	r3, #1
 803244c:	d020      	beq.n	8032490 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 803244e:	687b      	ldr	r3, [r7, #4]
 8032450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032452:	4a6a      	ldr	r2, [pc, #424]	; (80325fc <I2C_ITError+0x254>)
 8032454:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8032456:	687b      	ldr	r3, [r7, #4]
 8032458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803245a:	4618      	mov	r0, r3
 803245c:	f7fd f958 	bl	802f710 <HAL_DMA_Abort_IT>
 8032460:	4603      	mov	r3, r0
 8032462:	2b00      	cmp	r3, #0
 8032464:	f000 8089 	beq.w	803257a <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8032468:	687b      	ldr	r3, [r7, #4]
 803246a:	681b      	ldr	r3, [r3, #0]
 803246c:	681a      	ldr	r2, [r3, #0]
 803246e:	687b      	ldr	r3, [r7, #4]
 8032470:	681b      	ldr	r3, [r3, #0]
 8032472:	f022 0201 	bic.w	r2, r2, #1
 8032476:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8032478:	687b      	ldr	r3, [r7, #4]
 803247a:	2220      	movs	r2, #32
 803247c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8032480:	687b      	ldr	r3, [r7, #4]
 8032482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8032486:	687a      	ldr	r2, [r7, #4]
 8032488:	6b52      	ldr	r2, [r2, #52]	; 0x34
 803248a:	4610      	mov	r0, r2
 803248c:	4798      	blx	r3
 803248e:	e074      	b.n	803257a <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8032490:	687b      	ldr	r3, [r7, #4]
 8032492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032494:	4a59      	ldr	r2, [pc, #356]	; (80325fc <I2C_ITError+0x254>)
 8032496:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8032498:	687b      	ldr	r3, [r7, #4]
 803249a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803249c:	4618      	mov	r0, r3
 803249e:	f7fd f937 	bl	802f710 <HAL_DMA_Abort_IT>
 80324a2:	4603      	mov	r3, r0
 80324a4:	2b00      	cmp	r3, #0
 80324a6:	d068      	beq.n	803257a <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80324a8:	687b      	ldr	r3, [r7, #4]
 80324aa:	681b      	ldr	r3, [r3, #0]
 80324ac:	695b      	ldr	r3, [r3, #20]
 80324ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80324b2:	2b40      	cmp	r3, #64	; 0x40
 80324b4:	d10b      	bne.n	80324ce <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80324b6:	687b      	ldr	r3, [r7, #4]
 80324b8:	681b      	ldr	r3, [r3, #0]
 80324ba:	691a      	ldr	r2, [r3, #16]
 80324bc:	687b      	ldr	r3, [r7, #4]
 80324be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80324c0:	b2d2      	uxtb	r2, r2
 80324c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80324c4:	687b      	ldr	r3, [r7, #4]
 80324c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80324c8:	1c5a      	adds	r2, r3, #1
 80324ca:	687b      	ldr	r3, [r7, #4]
 80324cc:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80324ce:	687b      	ldr	r3, [r7, #4]
 80324d0:	681b      	ldr	r3, [r3, #0]
 80324d2:	681a      	ldr	r2, [r3, #0]
 80324d4:	687b      	ldr	r3, [r7, #4]
 80324d6:	681b      	ldr	r3, [r3, #0]
 80324d8:	f022 0201 	bic.w	r2, r2, #1
 80324dc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80324de:	687b      	ldr	r3, [r7, #4]
 80324e0:	2220      	movs	r2, #32
 80324e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80324e6:	687b      	ldr	r3, [r7, #4]
 80324e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80324ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80324ec:	687a      	ldr	r2, [r7, #4]
 80324ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80324f0:	4610      	mov	r0, r2
 80324f2:	4798      	blx	r3
 80324f4:	e041      	b.n	803257a <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80324f6:	687b      	ldr	r3, [r7, #4]
 80324f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80324fc:	b2db      	uxtb	r3, r3
 80324fe:	2b60      	cmp	r3, #96	; 0x60
 8032500:	d125      	bne.n	803254e <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8032502:	687b      	ldr	r3, [r7, #4]
 8032504:	2220      	movs	r2, #32
 8032506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 803250a:	687b      	ldr	r3, [r7, #4]
 803250c:	2200      	movs	r2, #0
 803250e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8032510:	687b      	ldr	r3, [r7, #4]
 8032512:	681b      	ldr	r3, [r3, #0]
 8032514:	695b      	ldr	r3, [r3, #20]
 8032516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803251a:	2b40      	cmp	r3, #64	; 0x40
 803251c:	d10b      	bne.n	8032536 <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803251e:	687b      	ldr	r3, [r7, #4]
 8032520:	681b      	ldr	r3, [r3, #0]
 8032522:	691a      	ldr	r2, [r3, #16]
 8032524:	687b      	ldr	r3, [r7, #4]
 8032526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032528:	b2d2      	uxtb	r2, r2
 803252a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803252c:	687b      	ldr	r3, [r7, #4]
 803252e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032530:	1c5a      	adds	r2, r3, #1
 8032532:	687b      	ldr	r3, [r7, #4]
 8032534:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8032536:	687b      	ldr	r3, [r7, #4]
 8032538:	681b      	ldr	r3, [r3, #0]
 803253a:	681a      	ldr	r2, [r3, #0]
 803253c:	687b      	ldr	r3, [r7, #4]
 803253e:	681b      	ldr	r3, [r3, #0]
 8032540:	f022 0201 	bic.w	r2, r2, #1
 8032544:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8032546:	6878      	ldr	r0, [r7, #4]
 8032548:	f7fe ff51 	bl	80313ee <HAL_I2C_AbortCpltCallback>
 803254c:	e015      	b.n	803257a <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 803254e:	687b      	ldr	r3, [r7, #4]
 8032550:	681b      	ldr	r3, [r3, #0]
 8032552:	695b      	ldr	r3, [r3, #20]
 8032554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032558:	2b40      	cmp	r3, #64	; 0x40
 803255a:	d10b      	bne.n	8032574 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 803255c:	687b      	ldr	r3, [r7, #4]
 803255e:	681b      	ldr	r3, [r3, #0]
 8032560:	691a      	ldr	r2, [r3, #16]
 8032562:	687b      	ldr	r3, [r7, #4]
 8032564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032566:	b2d2      	uxtb	r2, r2
 8032568:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 803256a:	687b      	ldr	r3, [r7, #4]
 803256c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 803256e:	1c5a      	adds	r2, r3, #1
 8032570:	687b      	ldr	r3, [r7, #4]
 8032572:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8032574:	6878      	ldr	r0, [r7, #4]
 8032576:	f7fe ff30 	bl	80313da <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 803257a:	687b      	ldr	r3, [r7, #4]
 803257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803257e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8032580:	68bb      	ldr	r3, [r7, #8]
 8032582:	f003 0301 	and.w	r3, r3, #1
 8032586:	2b00      	cmp	r3, #0
 8032588:	d10e      	bne.n	80325a8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 803258a:	68bb      	ldr	r3, [r7, #8]
 803258c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8032590:	2b00      	cmp	r3, #0
 8032592:	d109      	bne.n	80325a8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8032594:	68bb      	ldr	r3, [r7, #8]
 8032596:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 803259a:	2b00      	cmp	r3, #0
 803259c:	d104      	bne.n	80325a8 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 803259e:	68bb      	ldr	r3, [r7, #8]
 80325a0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80325a4:	2b00      	cmp	r3, #0
 80325a6:	d007      	beq.n	80325b8 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80325a8:	687b      	ldr	r3, [r7, #4]
 80325aa:	681b      	ldr	r3, [r3, #0]
 80325ac:	685a      	ldr	r2, [r3, #4]
 80325ae:	687b      	ldr	r3, [r7, #4]
 80325b0:	681b      	ldr	r3, [r3, #0]
 80325b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80325b6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80325b8:	687b      	ldr	r3, [r7, #4]
 80325ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80325be:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80325c0:	687b      	ldr	r3, [r7, #4]
 80325c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80325c4:	f003 0304 	and.w	r3, r3, #4
 80325c8:	2b04      	cmp	r3, #4
 80325ca:	d113      	bne.n	80325f4 <I2C_ITError+0x24c>
 80325cc:	7bfb      	ldrb	r3, [r7, #15]
 80325ce:	2b28      	cmp	r3, #40	; 0x28
 80325d0:	d110      	bne.n	80325f4 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80325d2:	687b      	ldr	r3, [r7, #4]
 80325d4:	4a0a      	ldr	r2, [pc, #40]	; (8032600 <I2C_ITError+0x258>)
 80325d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80325d8:	687b      	ldr	r3, [r7, #4]
 80325da:	2200      	movs	r2, #0
 80325dc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80325de:	687b      	ldr	r3, [r7, #4]
 80325e0:	2220      	movs	r2, #32
 80325e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80325e6:	687b      	ldr	r3, [r7, #4]
 80325e8:	2200      	movs	r2, #0
 80325ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80325ee:	6878      	ldr	r0, [r7, #4]
 80325f0:	f7fe fed5 	bl	803139e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80325f4:	bf00      	nop
 80325f6:	3710      	adds	r7, #16
 80325f8:	46bd      	mov	sp, r7
 80325fa:	bd80      	pop	{r7, pc}
 80325fc:	080329fd 	.word	0x080329fd
 8032600:	ffff0000 	.word	0xffff0000

08032604 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8032604:	b580      	push	{r7, lr}
 8032606:	b088      	sub	sp, #32
 8032608:	af02      	add	r7, sp, #8
 803260a:	60f8      	str	r0, [r7, #12]
 803260c:	607a      	str	r2, [r7, #4]
 803260e:	603b      	str	r3, [r7, #0]
 8032610:	460b      	mov	r3, r1
 8032612:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8032614:	68fb      	ldr	r3, [r7, #12]
 8032616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032618:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 803261a:	697b      	ldr	r3, [r7, #20]
 803261c:	2b08      	cmp	r3, #8
 803261e:	d006      	beq.n	803262e <I2C_MasterRequestWrite+0x2a>
 8032620:	697b      	ldr	r3, [r7, #20]
 8032622:	2b01      	cmp	r3, #1
 8032624:	d003      	beq.n	803262e <I2C_MasterRequestWrite+0x2a>
 8032626:	697b      	ldr	r3, [r7, #20]
 8032628:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 803262c:	d108      	bne.n	8032640 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 803262e:	68fb      	ldr	r3, [r7, #12]
 8032630:	681b      	ldr	r3, [r3, #0]
 8032632:	681a      	ldr	r2, [r3, #0]
 8032634:	68fb      	ldr	r3, [r7, #12]
 8032636:	681b      	ldr	r3, [r3, #0]
 8032638:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 803263c:	601a      	str	r2, [r3, #0]
 803263e:	e00b      	b.n	8032658 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8032640:	68fb      	ldr	r3, [r7, #12]
 8032642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8032644:	2b12      	cmp	r3, #18
 8032646:	d107      	bne.n	8032658 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032648:	68fb      	ldr	r3, [r7, #12]
 803264a:	681b      	ldr	r3, [r3, #0]
 803264c:	681a      	ldr	r2, [r3, #0]
 803264e:	68fb      	ldr	r3, [r7, #12]
 8032650:	681b      	ldr	r3, [r3, #0]
 8032652:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032656:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032658:	683b      	ldr	r3, [r7, #0]
 803265a:	9300      	str	r3, [sp, #0]
 803265c:	687b      	ldr	r3, [r7, #4]
 803265e:	2200      	movs	r2, #0
 8032660:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8032664:	68f8      	ldr	r0, [r7, #12]
 8032666:	f000 fa48 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 803266a:	4603      	mov	r3, r0
 803266c:	2b00      	cmp	r3, #0
 803266e:	d00c      	beq.n	803268a <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8032670:	68fb      	ldr	r3, [r7, #12]
 8032672:	681b      	ldr	r3, [r3, #0]
 8032674:	681b      	ldr	r3, [r3, #0]
 8032676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 803267a:	2b00      	cmp	r3, #0
 803267c:	d003      	beq.n	8032686 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 803267e:	68fb      	ldr	r3, [r7, #12]
 8032680:	f44f 7200 	mov.w	r2, #512	; 0x200
 8032684:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8032686:	2303      	movs	r3, #3
 8032688:	e035      	b.n	80326f6 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 803268a:	68fb      	ldr	r3, [r7, #12]
 803268c:	691b      	ldr	r3, [r3, #16]
 803268e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8032692:	d108      	bne.n	80326a6 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8032694:	897b      	ldrh	r3, [r7, #10]
 8032696:	b2db      	uxtb	r3, r3
 8032698:	461a      	mov	r2, r3
 803269a:	68fb      	ldr	r3, [r7, #12]
 803269c:	681b      	ldr	r3, [r3, #0]
 803269e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80326a2:	611a      	str	r2, [r3, #16]
 80326a4:	e01b      	b.n	80326de <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80326a6:	897b      	ldrh	r3, [r7, #10]
 80326a8:	11db      	asrs	r3, r3, #7
 80326aa:	b2db      	uxtb	r3, r3
 80326ac:	f003 0306 	and.w	r3, r3, #6
 80326b0:	b2db      	uxtb	r3, r3
 80326b2:	f063 030f 	orn	r3, r3, #15
 80326b6:	b2da      	uxtb	r2, r3
 80326b8:	68fb      	ldr	r3, [r7, #12]
 80326ba:	681b      	ldr	r3, [r3, #0]
 80326bc:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80326be:	683b      	ldr	r3, [r7, #0]
 80326c0:	687a      	ldr	r2, [r7, #4]
 80326c2:	490f      	ldr	r1, [pc, #60]	; (8032700 <I2C_MasterRequestWrite+0xfc>)
 80326c4:	68f8      	ldr	r0, [r7, #12]
 80326c6:	f000 fa6f 	bl	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80326ca:	4603      	mov	r3, r0
 80326cc:	2b00      	cmp	r3, #0
 80326ce:	d001      	beq.n	80326d4 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80326d0:	2301      	movs	r3, #1
 80326d2:	e010      	b.n	80326f6 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80326d4:	897b      	ldrh	r3, [r7, #10]
 80326d6:	b2da      	uxtb	r2, r3
 80326d8:	68fb      	ldr	r3, [r7, #12]
 80326da:	681b      	ldr	r3, [r3, #0]
 80326dc:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80326de:	683b      	ldr	r3, [r7, #0]
 80326e0:	687a      	ldr	r2, [r7, #4]
 80326e2:	4908      	ldr	r1, [pc, #32]	; (8032704 <I2C_MasterRequestWrite+0x100>)
 80326e4:	68f8      	ldr	r0, [r7, #12]
 80326e6:	f000 fa5f 	bl	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80326ea:	4603      	mov	r3, r0
 80326ec:	2b00      	cmp	r3, #0
 80326ee:	d001      	beq.n	80326f4 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 80326f0:	2301      	movs	r3, #1
 80326f2:	e000      	b.n	80326f6 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 80326f4:	2300      	movs	r3, #0
}
 80326f6:	4618      	mov	r0, r3
 80326f8:	3718      	adds	r7, #24
 80326fa:	46bd      	mov	sp, r7
 80326fc:	bd80      	pop	{r7, pc}
 80326fe:	bf00      	nop
 8032700:	00010008 	.word	0x00010008
 8032704:	00010002 	.word	0x00010002

08032708 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8032708:	b580      	push	{r7, lr}
 803270a:	b088      	sub	sp, #32
 803270c:	af02      	add	r7, sp, #8
 803270e:	60f8      	str	r0, [r7, #12]
 8032710:	4608      	mov	r0, r1
 8032712:	4611      	mov	r1, r2
 8032714:	461a      	mov	r2, r3
 8032716:	4603      	mov	r3, r0
 8032718:	817b      	strh	r3, [r7, #10]
 803271a:	460b      	mov	r3, r1
 803271c:	813b      	strh	r3, [r7, #8]
 803271e:	4613      	mov	r3, r2
 8032720:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032722:	68fb      	ldr	r3, [r7, #12]
 8032724:	681b      	ldr	r3, [r3, #0]
 8032726:	681a      	ldr	r2, [r3, #0]
 8032728:	68fb      	ldr	r3, [r7, #12]
 803272a:	681b      	ldr	r3, [r3, #0]
 803272c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032730:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032734:	9300      	str	r3, [sp, #0]
 8032736:	6a3b      	ldr	r3, [r7, #32]
 8032738:	2200      	movs	r2, #0
 803273a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 803273e:	68f8      	ldr	r0, [r7, #12]
 8032740:	f000 f9db 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 8032744:	4603      	mov	r3, r0
 8032746:	2b00      	cmp	r3, #0
 8032748:	d00c      	beq.n	8032764 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 803274a:	68fb      	ldr	r3, [r7, #12]
 803274c:	681b      	ldr	r3, [r3, #0]
 803274e:	681b      	ldr	r3, [r3, #0]
 8032750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8032754:	2b00      	cmp	r3, #0
 8032756:	d003      	beq.n	8032760 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8032758:	68fb      	ldr	r3, [r7, #12]
 803275a:	f44f 7200 	mov.w	r2, #512	; 0x200
 803275e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8032760:	2303      	movs	r3, #3
 8032762:	e05f      	b.n	8032824 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8032764:	897b      	ldrh	r3, [r7, #10]
 8032766:	b2db      	uxtb	r3, r3
 8032768:	461a      	mov	r2, r3
 803276a:	68fb      	ldr	r3, [r7, #12]
 803276c:	681b      	ldr	r3, [r3, #0]
 803276e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8032772:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8032774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032776:	6a3a      	ldr	r2, [r7, #32]
 8032778:	492c      	ldr	r1, [pc, #176]	; (803282c <I2C_RequestMemoryWrite+0x124>)
 803277a:	68f8      	ldr	r0, [r7, #12]
 803277c:	f000 fa14 	bl	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8032780:	4603      	mov	r3, r0
 8032782:	2b00      	cmp	r3, #0
 8032784:	d001      	beq.n	803278a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8032786:	2301      	movs	r3, #1
 8032788:	e04c      	b.n	8032824 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 803278a:	2300      	movs	r3, #0
 803278c:	617b      	str	r3, [r7, #20]
 803278e:	68fb      	ldr	r3, [r7, #12]
 8032790:	681b      	ldr	r3, [r3, #0]
 8032792:	695b      	ldr	r3, [r3, #20]
 8032794:	617b      	str	r3, [r7, #20]
 8032796:	68fb      	ldr	r3, [r7, #12]
 8032798:	681b      	ldr	r3, [r3, #0]
 803279a:	699b      	ldr	r3, [r3, #24]
 803279c:	617b      	str	r3, [r7, #20]
 803279e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80327a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80327a2:	6a39      	ldr	r1, [r7, #32]
 80327a4:	68f8      	ldr	r0, [r7, #12]
 80327a6:	f000 fa7e 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 80327aa:	4603      	mov	r3, r0
 80327ac:	2b00      	cmp	r3, #0
 80327ae:	d00d      	beq.n	80327cc <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80327b0:	68fb      	ldr	r3, [r7, #12]
 80327b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80327b4:	2b04      	cmp	r3, #4
 80327b6:	d107      	bne.n	80327c8 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80327b8:	68fb      	ldr	r3, [r7, #12]
 80327ba:	681b      	ldr	r3, [r3, #0]
 80327bc:	681a      	ldr	r2, [r3, #0]
 80327be:	68fb      	ldr	r3, [r7, #12]
 80327c0:	681b      	ldr	r3, [r3, #0]
 80327c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80327c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80327c8:	2301      	movs	r3, #1
 80327ca:	e02b      	b.n	8032824 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80327cc:	88fb      	ldrh	r3, [r7, #6]
 80327ce:	2b01      	cmp	r3, #1
 80327d0:	d105      	bne.n	80327de <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80327d2:	893b      	ldrh	r3, [r7, #8]
 80327d4:	b2da      	uxtb	r2, r3
 80327d6:	68fb      	ldr	r3, [r7, #12]
 80327d8:	681b      	ldr	r3, [r3, #0]
 80327da:	611a      	str	r2, [r3, #16]
 80327dc:	e021      	b.n	8032822 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80327de:	893b      	ldrh	r3, [r7, #8]
 80327e0:	0a1b      	lsrs	r3, r3, #8
 80327e2:	b29b      	uxth	r3, r3
 80327e4:	b2da      	uxtb	r2, r3
 80327e6:	68fb      	ldr	r3, [r7, #12]
 80327e8:	681b      	ldr	r3, [r3, #0]
 80327ea:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80327ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80327ee:	6a39      	ldr	r1, [r7, #32]
 80327f0:	68f8      	ldr	r0, [r7, #12]
 80327f2:	f000 fa58 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 80327f6:	4603      	mov	r3, r0
 80327f8:	2b00      	cmp	r3, #0
 80327fa:	d00d      	beq.n	8032818 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80327fc:	68fb      	ldr	r3, [r7, #12]
 80327fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032800:	2b04      	cmp	r3, #4
 8032802:	d107      	bne.n	8032814 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032804:	68fb      	ldr	r3, [r7, #12]
 8032806:	681b      	ldr	r3, [r3, #0]
 8032808:	681a      	ldr	r2, [r3, #0]
 803280a:	68fb      	ldr	r3, [r7, #12]
 803280c:	681b      	ldr	r3, [r3, #0]
 803280e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032812:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8032814:	2301      	movs	r3, #1
 8032816:	e005      	b.n	8032824 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032818:	893b      	ldrh	r3, [r7, #8]
 803281a:	b2da      	uxtb	r2, r3
 803281c:	68fb      	ldr	r3, [r7, #12]
 803281e:	681b      	ldr	r3, [r3, #0]
 8032820:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8032822:	2300      	movs	r3, #0
}
 8032824:	4618      	mov	r0, r3
 8032826:	3718      	adds	r7, #24
 8032828:	46bd      	mov	sp, r7
 803282a:	bd80      	pop	{r7, pc}
 803282c:	00010002 	.word	0x00010002

08032830 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8032830:	b580      	push	{r7, lr}
 8032832:	b088      	sub	sp, #32
 8032834:	af02      	add	r7, sp, #8
 8032836:	60f8      	str	r0, [r7, #12]
 8032838:	4608      	mov	r0, r1
 803283a:	4611      	mov	r1, r2
 803283c:	461a      	mov	r2, r3
 803283e:	4603      	mov	r3, r0
 8032840:	817b      	strh	r3, [r7, #10]
 8032842:	460b      	mov	r3, r1
 8032844:	813b      	strh	r3, [r7, #8]
 8032846:	4613      	mov	r3, r2
 8032848:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 803284a:	68fb      	ldr	r3, [r7, #12]
 803284c:	681b      	ldr	r3, [r3, #0]
 803284e:	681a      	ldr	r2, [r3, #0]
 8032850:	68fb      	ldr	r3, [r7, #12]
 8032852:	681b      	ldr	r3, [r3, #0]
 8032854:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8032858:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 803285a:	68fb      	ldr	r3, [r7, #12]
 803285c:	681b      	ldr	r3, [r3, #0]
 803285e:	681a      	ldr	r2, [r3, #0]
 8032860:	68fb      	ldr	r3, [r7, #12]
 8032862:	681b      	ldr	r3, [r3, #0]
 8032864:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032868:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 803286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803286c:	9300      	str	r3, [sp, #0]
 803286e:	6a3b      	ldr	r3, [r7, #32]
 8032870:	2200      	movs	r2, #0
 8032872:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8032876:	68f8      	ldr	r0, [r7, #12]
 8032878:	f000 f93f 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 803287c:	4603      	mov	r3, r0
 803287e:	2b00      	cmp	r3, #0
 8032880:	d00c      	beq.n	803289c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8032882:	68fb      	ldr	r3, [r7, #12]
 8032884:	681b      	ldr	r3, [r3, #0]
 8032886:	681b      	ldr	r3, [r3, #0]
 8032888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 803288c:	2b00      	cmp	r3, #0
 803288e:	d003      	beq.n	8032898 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8032890:	68fb      	ldr	r3, [r7, #12]
 8032892:	f44f 7200 	mov.w	r2, #512	; 0x200
 8032896:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8032898:	2303      	movs	r3, #3
 803289a:	e0a9      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 803289c:	897b      	ldrh	r3, [r7, #10]
 803289e:	b2db      	uxtb	r3, r3
 80328a0:	461a      	mov	r2, r3
 80328a2:	68fb      	ldr	r3, [r7, #12]
 80328a4:	681b      	ldr	r3, [r3, #0]
 80328a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80328aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80328ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80328ae:	6a3a      	ldr	r2, [r7, #32]
 80328b0:	4951      	ldr	r1, [pc, #324]	; (80329f8 <I2C_RequestMemoryRead+0x1c8>)
 80328b2:	68f8      	ldr	r0, [r7, #12]
 80328b4:	f000 f978 	bl	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80328b8:	4603      	mov	r3, r0
 80328ba:	2b00      	cmp	r3, #0
 80328bc:	d001      	beq.n	80328c2 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80328be:	2301      	movs	r3, #1
 80328c0:	e096      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80328c2:	2300      	movs	r3, #0
 80328c4:	617b      	str	r3, [r7, #20]
 80328c6:	68fb      	ldr	r3, [r7, #12]
 80328c8:	681b      	ldr	r3, [r3, #0]
 80328ca:	695b      	ldr	r3, [r3, #20]
 80328cc:	617b      	str	r3, [r7, #20]
 80328ce:	68fb      	ldr	r3, [r7, #12]
 80328d0:	681b      	ldr	r3, [r3, #0]
 80328d2:	699b      	ldr	r3, [r3, #24]
 80328d4:	617b      	str	r3, [r7, #20]
 80328d6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80328d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80328da:	6a39      	ldr	r1, [r7, #32]
 80328dc:	68f8      	ldr	r0, [r7, #12]
 80328de:	f000 f9e2 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 80328e2:	4603      	mov	r3, r0
 80328e4:	2b00      	cmp	r3, #0
 80328e6:	d00d      	beq.n	8032904 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80328e8:	68fb      	ldr	r3, [r7, #12]
 80328ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80328ec:	2b04      	cmp	r3, #4
 80328ee:	d107      	bne.n	8032900 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80328f0:	68fb      	ldr	r3, [r7, #12]
 80328f2:	681b      	ldr	r3, [r3, #0]
 80328f4:	681a      	ldr	r2, [r3, #0]
 80328f6:	68fb      	ldr	r3, [r7, #12]
 80328f8:	681b      	ldr	r3, [r3, #0]
 80328fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80328fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8032900:	2301      	movs	r3, #1
 8032902:	e075      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8032904:	88fb      	ldrh	r3, [r7, #6]
 8032906:	2b01      	cmp	r3, #1
 8032908:	d105      	bne.n	8032916 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 803290a:	893b      	ldrh	r3, [r7, #8]
 803290c:	b2da      	uxtb	r2, r3
 803290e:	68fb      	ldr	r3, [r7, #12]
 8032910:	681b      	ldr	r3, [r3, #0]
 8032912:	611a      	str	r2, [r3, #16]
 8032914:	e021      	b.n	803295a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8032916:	893b      	ldrh	r3, [r7, #8]
 8032918:	0a1b      	lsrs	r3, r3, #8
 803291a:	b29b      	uxth	r3, r3
 803291c:	b2da      	uxtb	r2, r3
 803291e:	68fb      	ldr	r3, [r7, #12]
 8032920:	681b      	ldr	r3, [r3, #0]
 8032922:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8032924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8032926:	6a39      	ldr	r1, [r7, #32]
 8032928:	68f8      	ldr	r0, [r7, #12]
 803292a:	f000 f9bc 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 803292e:	4603      	mov	r3, r0
 8032930:	2b00      	cmp	r3, #0
 8032932:	d00d      	beq.n	8032950 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8032934:	68fb      	ldr	r3, [r7, #12]
 8032936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032938:	2b04      	cmp	r3, #4
 803293a:	d107      	bne.n	803294c <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 803293c:	68fb      	ldr	r3, [r7, #12]
 803293e:	681b      	ldr	r3, [r3, #0]
 8032940:	681a      	ldr	r2, [r3, #0]
 8032942:	68fb      	ldr	r3, [r7, #12]
 8032944:	681b      	ldr	r3, [r3, #0]
 8032946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 803294a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 803294c:	2301      	movs	r3, #1
 803294e:	e04f      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8032950:	893b      	ldrh	r3, [r7, #8]
 8032952:	b2da      	uxtb	r2, r3
 8032954:	68fb      	ldr	r3, [r7, #12]
 8032956:	681b      	ldr	r3, [r3, #0]
 8032958:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 803295a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803295c:	6a39      	ldr	r1, [r7, #32]
 803295e:	68f8      	ldr	r0, [r7, #12]
 8032960:	f000 f9a1 	bl	8032ca6 <I2C_WaitOnTXEFlagUntilTimeout>
 8032964:	4603      	mov	r3, r0
 8032966:	2b00      	cmp	r3, #0
 8032968:	d00d      	beq.n	8032986 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 803296a:	68fb      	ldr	r3, [r7, #12]
 803296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803296e:	2b04      	cmp	r3, #4
 8032970:	d107      	bne.n	8032982 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032972:	68fb      	ldr	r3, [r7, #12]
 8032974:	681b      	ldr	r3, [r3, #0]
 8032976:	681a      	ldr	r2, [r3, #0]
 8032978:	68fb      	ldr	r3, [r7, #12]
 803297a:	681b      	ldr	r3, [r3, #0]
 803297c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032980:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8032982:	2301      	movs	r3, #1
 8032984:	e034      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8032986:	68fb      	ldr	r3, [r7, #12]
 8032988:	681b      	ldr	r3, [r3, #0]
 803298a:	681a      	ldr	r2, [r3, #0]
 803298c:	68fb      	ldr	r3, [r7, #12]
 803298e:	681b      	ldr	r3, [r3, #0]
 8032990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8032994:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8032996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8032998:	9300      	str	r3, [sp, #0]
 803299a:	6a3b      	ldr	r3, [r7, #32]
 803299c:	2200      	movs	r2, #0
 803299e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80329a2:	68f8      	ldr	r0, [r7, #12]
 80329a4:	f000 f8a9 	bl	8032afa <I2C_WaitOnFlagUntilTimeout>
 80329a8:	4603      	mov	r3, r0
 80329aa:	2b00      	cmp	r3, #0
 80329ac:	d00c      	beq.n	80329c8 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80329ae:	68fb      	ldr	r3, [r7, #12]
 80329b0:	681b      	ldr	r3, [r3, #0]
 80329b2:	681b      	ldr	r3, [r3, #0]
 80329b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80329b8:	2b00      	cmp	r3, #0
 80329ba:	d003      	beq.n	80329c4 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80329bc:	68fb      	ldr	r3, [r7, #12]
 80329be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80329c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80329c4:	2303      	movs	r3, #3
 80329c6:	e013      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80329c8:	897b      	ldrh	r3, [r7, #10]
 80329ca:	b2db      	uxtb	r3, r3
 80329cc:	f043 0301 	orr.w	r3, r3, #1
 80329d0:	b2da      	uxtb	r2, r3
 80329d2:	68fb      	ldr	r3, [r7, #12]
 80329d4:	681b      	ldr	r3, [r3, #0]
 80329d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80329d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80329da:	6a3a      	ldr	r2, [r7, #32]
 80329dc:	4906      	ldr	r1, [pc, #24]	; (80329f8 <I2C_RequestMemoryRead+0x1c8>)
 80329de:	68f8      	ldr	r0, [r7, #12]
 80329e0:	f000 f8e2 	bl	8032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80329e4:	4603      	mov	r3, r0
 80329e6:	2b00      	cmp	r3, #0
 80329e8:	d001      	beq.n	80329ee <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80329ea:	2301      	movs	r3, #1
 80329ec:	e000      	b.n	80329f0 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80329ee:	2300      	movs	r3, #0
}
 80329f0:	4618      	mov	r0, r3
 80329f2:	3718      	adds	r7, #24
 80329f4:	46bd      	mov	sp, r7
 80329f6:	bd80      	pop	{r7, pc}
 80329f8:	00010002 	.word	0x00010002

080329fc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80329fc:	b580      	push	{r7, lr}
 80329fe:	b084      	sub	sp, #16
 8032a00:	af00      	add	r7, sp, #0
 8032a02:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8032a04:	687b      	ldr	r3, [r7, #4]
 8032a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032a08:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8032a0a:	68fb      	ldr	r3, [r7, #12]
 8032a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032a10:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8032a12:	68fb      	ldr	r3, [r7, #12]
 8032a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032a16:	2b00      	cmp	r3, #0
 8032a18:	d003      	beq.n	8032a22 <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8032a1a:	68fb      	ldr	r3, [r7, #12]
 8032a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032a1e:	2200      	movs	r2, #0
 8032a20:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8032a22:	68fb      	ldr	r3, [r7, #12]
 8032a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032a26:	2b00      	cmp	r3, #0
 8032a28:	d003      	beq.n	8032a32 <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8032a2a:	68fb      	ldr	r3, [r7, #12]
 8032a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032a2e:	2200      	movs	r2, #0
 8032a30:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032a32:	68fb      	ldr	r3, [r7, #12]
 8032a34:	681b      	ldr	r3, [r3, #0]
 8032a36:	681a      	ldr	r2, [r3, #0]
 8032a38:	68fb      	ldr	r3, [r7, #12]
 8032a3a:	681b      	ldr	r3, [r3, #0]
 8032a3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8032a40:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8032a42:	68fb      	ldr	r3, [r7, #12]
 8032a44:	2200      	movs	r2, #0
 8032a46:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8032a48:	68fb      	ldr	r3, [r7, #12]
 8032a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032a4c:	2b00      	cmp	r3, #0
 8032a4e:	d003      	beq.n	8032a58 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8032a50:	68fb      	ldr	r3, [r7, #12]
 8032a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8032a54:	2200      	movs	r2, #0
 8032a56:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8032a58:	68fb      	ldr	r3, [r7, #12]
 8032a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032a5c:	2b00      	cmp	r3, #0
 8032a5e:	d003      	beq.n	8032a68 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8032a60:	68fb      	ldr	r3, [r7, #12]
 8032a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8032a64:	2200      	movs	r2, #0
 8032a66:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8032a68:	68fb      	ldr	r3, [r7, #12]
 8032a6a:	681b      	ldr	r3, [r3, #0]
 8032a6c:	681a      	ldr	r2, [r3, #0]
 8032a6e:	68fb      	ldr	r3, [r7, #12]
 8032a70:	681b      	ldr	r3, [r3, #0]
 8032a72:	f022 0201 	bic.w	r2, r2, #1
 8032a76:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8032a78:	68fb      	ldr	r3, [r7, #12]
 8032a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032a7e:	b2db      	uxtb	r3, r3
 8032a80:	2b60      	cmp	r3, #96	; 0x60
 8032a82:	d10e      	bne.n	8032aa2 <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8032a84:	68fb      	ldr	r3, [r7, #12]
 8032a86:	2220      	movs	r2, #32
 8032a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8032a8c:	68fb      	ldr	r3, [r7, #12]
 8032a8e:	2200      	movs	r2, #0
 8032a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8032a94:	68fb      	ldr	r3, [r7, #12]
 8032a96:	2200      	movs	r2, #0
 8032a98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8032a9a:	68f8      	ldr	r0, [r7, #12]
 8032a9c:	f7fe fca7 	bl	80313ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8032aa0:	e027      	b.n	8032af2 <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8032aa2:	7afb      	ldrb	r3, [r7, #11]
 8032aa4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8032aa8:	2b28      	cmp	r3, #40	; 0x28
 8032aaa:	d117      	bne.n	8032adc <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8032aac:	68fb      	ldr	r3, [r7, #12]
 8032aae:	681b      	ldr	r3, [r3, #0]
 8032ab0:	681a      	ldr	r2, [r3, #0]
 8032ab2:	68fb      	ldr	r3, [r7, #12]
 8032ab4:	681b      	ldr	r3, [r3, #0]
 8032ab6:	f042 0201 	orr.w	r2, r2, #1
 8032aba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8032abc:	68fb      	ldr	r3, [r7, #12]
 8032abe:	681b      	ldr	r3, [r3, #0]
 8032ac0:	681a      	ldr	r2, [r3, #0]
 8032ac2:	68fb      	ldr	r3, [r7, #12]
 8032ac4:	681b      	ldr	r3, [r3, #0]
 8032ac6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8032aca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8032acc:	68fb      	ldr	r3, [r7, #12]
 8032ace:	2200      	movs	r2, #0
 8032ad0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8032ad2:	68fb      	ldr	r3, [r7, #12]
 8032ad4:	2228      	movs	r2, #40	; 0x28
 8032ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8032ada:	e007      	b.n	8032aec <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8032adc:	68fb      	ldr	r3, [r7, #12]
 8032ade:	2220      	movs	r2, #32
 8032ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8032ae4:	68fb      	ldr	r3, [r7, #12]
 8032ae6:	2200      	movs	r2, #0
 8032ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8032aec:	68f8      	ldr	r0, [r7, #12]
 8032aee:	f7fe fc74 	bl	80313da <HAL_I2C_ErrorCallback>
}
 8032af2:	bf00      	nop
 8032af4:	3710      	adds	r7, #16
 8032af6:	46bd      	mov	sp, r7
 8032af8:	bd80      	pop	{r7, pc}

08032afa <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8032afa:	b580      	push	{r7, lr}
 8032afc:	b084      	sub	sp, #16
 8032afe:	af00      	add	r7, sp, #0
 8032b00:	60f8      	str	r0, [r7, #12]
 8032b02:	60b9      	str	r1, [r7, #8]
 8032b04:	603b      	str	r3, [r7, #0]
 8032b06:	4613      	mov	r3, r2
 8032b08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032b0a:	e025      	b.n	8032b58 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032b0c:	683b      	ldr	r3, [r7, #0]
 8032b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032b12:	d021      	beq.n	8032b58 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032b14:	f7f9 fc3e 	bl	802c394 <HAL_GetTick>
 8032b18:	4602      	mov	r2, r0
 8032b1a:	69bb      	ldr	r3, [r7, #24]
 8032b1c:	1ad3      	subs	r3, r2, r3
 8032b1e:	683a      	ldr	r2, [r7, #0]
 8032b20:	429a      	cmp	r2, r3
 8032b22:	d302      	bcc.n	8032b2a <I2C_WaitOnFlagUntilTimeout+0x30>
 8032b24:	683b      	ldr	r3, [r7, #0]
 8032b26:	2b00      	cmp	r3, #0
 8032b28:	d116      	bne.n	8032b58 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8032b2a:	68fb      	ldr	r3, [r7, #12]
 8032b2c:	2200      	movs	r2, #0
 8032b2e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8032b30:	68fb      	ldr	r3, [r7, #12]
 8032b32:	2220      	movs	r2, #32
 8032b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8032b38:	68fb      	ldr	r3, [r7, #12]
 8032b3a:	2200      	movs	r2, #0
 8032b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8032b40:	68fb      	ldr	r3, [r7, #12]
 8032b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032b44:	f043 0220 	orr.w	r2, r3, #32
 8032b48:	68fb      	ldr	r3, [r7, #12]
 8032b4a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032b4c:	68fb      	ldr	r3, [r7, #12]
 8032b4e:	2200      	movs	r2, #0
 8032b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032b54:	2301      	movs	r3, #1
 8032b56:	e023      	b.n	8032ba0 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8032b58:	68bb      	ldr	r3, [r7, #8]
 8032b5a:	0c1b      	lsrs	r3, r3, #16
 8032b5c:	b2db      	uxtb	r3, r3
 8032b5e:	2b01      	cmp	r3, #1
 8032b60:	d10d      	bne.n	8032b7e <I2C_WaitOnFlagUntilTimeout+0x84>
 8032b62:	68fb      	ldr	r3, [r7, #12]
 8032b64:	681b      	ldr	r3, [r3, #0]
 8032b66:	695b      	ldr	r3, [r3, #20]
 8032b68:	43da      	mvns	r2, r3
 8032b6a:	68bb      	ldr	r3, [r7, #8]
 8032b6c:	4013      	ands	r3, r2
 8032b6e:	b29b      	uxth	r3, r3
 8032b70:	2b00      	cmp	r3, #0
 8032b72:	bf0c      	ite	eq
 8032b74:	2301      	moveq	r3, #1
 8032b76:	2300      	movne	r3, #0
 8032b78:	b2db      	uxtb	r3, r3
 8032b7a:	461a      	mov	r2, r3
 8032b7c:	e00c      	b.n	8032b98 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8032b7e:	68fb      	ldr	r3, [r7, #12]
 8032b80:	681b      	ldr	r3, [r3, #0]
 8032b82:	699b      	ldr	r3, [r3, #24]
 8032b84:	43da      	mvns	r2, r3
 8032b86:	68bb      	ldr	r3, [r7, #8]
 8032b88:	4013      	ands	r3, r2
 8032b8a:	b29b      	uxth	r3, r3
 8032b8c:	2b00      	cmp	r3, #0
 8032b8e:	bf0c      	ite	eq
 8032b90:	2301      	moveq	r3, #1
 8032b92:	2300      	movne	r3, #0
 8032b94:	b2db      	uxtb	r3, r3
 8032b96:	461a      	mov	r2, r3
 8032b98:	79fb      	ldrb	r3, [r7, #7]
 8032b9a:	429a      	cmp	r2, r3
 8032b9c:	d0b6      	beq.n	8032b0c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8032b9e:	2300      	movs	r3, #0
}
 8032ba0:	4618      	mov	r0, r3
 8032ba2:	3710      	adds	r7, #16
 8032ba4:	46bd      	mov	sp, r7
 8032ba6:	bd80      	pop	{r7, pc}

08032ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8032ba8:	b580      	push	{r7, lr}
 8032baa:	b084      	sub	sp, #16
 8032bac:	af00      	add	r7, sp, #0
 8032bae:	60f8      	str	r0, [r7, #12]
 8032bb0:	60b9      	str	r1, [r7, #8]
 8032bb2:	607a      	str	r2, [r7, #4]
 8032bb4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032bb6:	e051      	b.n	8032c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032bb8:	68fb      	ldr	r3, [r7, #12]
 8032bba:	681b      	ldr	r3, [r3, #0]
 8032bbc:	695b      	ldr	r3, [r3, #20]
 8032bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032bc6:	d123      	bne.n	8032c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8032bc8:	68fb      	ldr	r3, [r7, #12]
 8032bca:	681b      	ldr	r3, [r3, #0]
 8032bcc:	681a      	ldr	r2, [r3, #0]
 8032bce:	68fb      	ldr	r3, [r7, #12]
 8032bd0:	681b      	ldr	r3, [r3, #0]
 8032bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8032bd6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032bd8:	68fb      	ldr	r3, [r7, #12]
 8032bda:	681b      	ldr	r3, [r3, #0]
 8032bdc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032be0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032be2:	68fb      	ldr	r3, [r7, #12]
 8032be4:	2200      	movs	r2, #0
 8032be6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032be8:	68fb      	ldr	r3, [r7, #12]
 8032bea:	2220      	movs	r2, #32
 8032bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032bf0:	68fb      	ldr	r3, [r7, #12]
 8032bf2:	2200      	movs	r2, #0
 8032bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032bf8:	68fb      	ldr	r3, [r7, #12]
 8032bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032bfc:	f043 0204 	orr.w	r2, r3, #4
 8032c00:	68fb      	ldr	r3, [r7, #12]
 8032c02:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032c04:	68fb      	ldr	r3, [r7, #12]
 8032c06:	2200      	movs	r2, #0
 8032c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032c0c:	2301      	movs	r3, #1
 8032c0e:	e046      	b.n	8032c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032c10:	687b      	ldr	r3, [r7, #4]
 8032c12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032c16:	d021      	beq.n	8032c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032c18:	f7f9 fbbc 	bl	802c394 <HAL_GetTick>
 8032c1c:	4602      	mov	r2, r0
 8032c1e:	683b      	ldr	r3, [r7, #0]
 8032c20:	1ad3      	subs	r3, r2, r3
 8032c22:	687a      	ldr	r2, [r7, #4]
 8032c24:	429a      	cmp	r2, r3
 8032c26:	d302      	bcc.n	8032c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8032c28:	687b      	ldr	r3, [r7, #4]
 8032c2a:	2b00      	cmp	r3, #0
 8032c2c:	d116      	bne.n	8032c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032c2e:	68fb      	ldr	r3, [r7, #12]
 8032c30:	2200      	movs	r2, #0
 8032c32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032c34:	68fb      	ldr	r3, [r7, #12]
 8032c36:	2220      	movs	r2, #32
 8032c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032c3c:	68fb      	ldr	r3, [r7, #12]
 8032c3e:	2200      	movs	r2, #0
 8032c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032c44:	68fb      	ldr	r3, [r7, #12]
 8032c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032c48:	f043 0220 	orr.w	r2, r3, #32
 8032c4c:	68fb      	ldr	r3, [r7, #12]
 8032c4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032c50:	68fb      	ldr	r3, [r7, #12]
 8032c52:	2200      	movs	r2, #0
 8032c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032c58:	2301      	movs	r3, #1
 8032c5a:	e020      	b.n	8032c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8032c5c:	68bb      	ldr	r3, [r7, #8]
 8032c5e:	0c1b      	lsrs	r3, r3, #16
 8032c60:	b2db      	uxtb	r3, r3
 8032c62:	2b01      	cmp	r3, #1
 8032c64:	d10c      	bne.n	8032c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8032c66:	68fb      	ldr	r3, [r7, #12]
 8032c68:	681b      	ldr	r3, [r3, #0]
 8032c6a:	695b      	ldr	r3, [r3, #20]
 8032c6c:	43da      	mvns	r2, r3
 8032c6e:	68bb      	ldr	r3, [r7, #8]
 8032c70:	4013      	ands	r3, r2
 8032c72:	b29b      	uxth	r3, r3
 8032c74:	2b00      	cmp	r3, #0
 8032c76:	bf14      	ite	ne
 8032c78:	2301      	movne	r3, #1
 8032c7a:	2300      	moveq	r3, #0
 8032c7c:	b2db      	uxtb	r3, r3
 8032c7e:	e00b      	b.n	8032c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8032c80:	68fb      	ldr	r3, [r7, #12]
 8032c82:	681b      	ldr	r3, [r3, #0]
 8032c84:	699b      	ldr	r3, [r3, #24]
 8032c86:	43da      	mvns	r2, r3
 8032c88:	68bb      	ldr	r3, [r7, #8]
 8032c8a:	4013      	ands	r3, r2
 8032c8c:	b29b      	uxth	r3, r3
 8032c8e:	2b00      	cmp	r3, #0
 8032c90:	bf14      	ite	ne
 8032c92:	2301      	movne	r3, #1
 8032c94:	2300      	moveq	r3, #0
 8032c96:	b2db      	uxtb	r3, r3
 8032c98:	2b00      	cmp	r3, #0
 8032c9a:	d18d      	bne.n	8032bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8032c9c:	2300      	movs	r3, #0
}
 8032c9e:	4618      	mov	r0, r3
 8032ca0:	3710      	adds	r7, #16
 8032ca2:	46bd      	mov	sp, r7
 8032ca4:	bd80      	pop	{r7, pc}

08032ca6 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032ca6:	b580      	push	{r7, lr}
 8032ca8:	b084      	sub	sp, #16
 8032caa:	af00      	add	r7, sp, #0
 8032cac:	60f8      	str	r0, [r7, #12]
 8032cae:	60b9      	str	r1, [r7, #8]
 8032cb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032cb2:	e02d      	b.n	8032d10 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032cb4:	68f8      	ldr	r0, [r7, #12]
 8032cb6:	f000 f8ce 	bl	8032e56 <I2C_IsAcknowledgeFailed>
 8032cba:	4603      	mov	r3, r0
 8032cbc:	2b00      	cmp	r3, #0
 8032cbe:	d001      	beq.n	8032cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032cc0:	2301      	movs	r3, #1
 8032cc2:	e02d      	b.n	8032d20 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032cc4:	68bb      	ldr	r3, [r7, #8]
 8032cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032cca:	d021      	beq.n	8032d10 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032ccc:	f7f9 fb62 	bl	802c394 <HAL_GetTick>
 8032cd0:	4602      	mov	r2, r0
 8032cd2:	687b      	ldr	r3, [r7, #4]
 8032cd4:	1ad3      	subs	r3, r2, r3
 8032cd6:	68ba      	ldr	r2, [r7, #8]
 8032cd8:	429a      	cmp	r2, r3
 8032cda:	d302      	bcc.n	8032ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8032cdc:	68bb      	ldr	r3, [r7, #8]
 8032cde:	2b00      	cmp	r3, #0
 8032ce0:	d116      	bne.n	8032d10 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032ce2:	68fb      	ldr	r3, [r7, #12]
 8032ce4:	2200      	movs	r2, #0
 8032ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032ce8:	68fb      	ldr	r3, [r7, #12]
 8032cea:	2220      	movs	r2, #32
 8032cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032cf0:	68fb      	ldr	r3, [r7, #12]
 8032cf2:	2200      	movs	r2, #0
 8032cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032cf8:	68fb      	ldr	r3, [r7, #12]
 8032cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032cfc:	f043 0220 	orr.w	r2, r3, #32
 8032d00:	68fb      	ldr	r3, [r7, #12]
 8032d02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032d04:	68fb      	ldr	r3, [r7, #12]
 8032d06:	2200      	movs	r2, #0
 8032d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032d0c:	2301      	movs	r3, #1
 8032d0e:	e007      	b.n	8032d20 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8032d10:	68fb      	ldr	r3, [r7, #12]
 8032d12:	681b      	ldr	r3, [r3, #0]
 8032d14:	695b      	ldr	r3, [r3, #20]
 8032d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8032d1a:	2b80      	cmp	r3, #128	; 0x80
 8032d1c:	d1ca      	bne.n	8032cb4 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032d1e:	2300      	movs	r3, #0
}
 8032d20:	4618      	mov	r0, r3
 8032d22:	3710      	adds	r7, #16
 8032d24:	46bd      	mov	sp, r7
 8032d26:	bd80      	pop	{r7, pc}

08032d28 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032d28:	b580      	push	{r7, lr}
 8032d2a:	b084      	sub	sp, #16
 8032d2c:	af00      	add	r7, sp, #0
 8032d2e:	60f8      	str	r0, [r7, #12]
 8032d30:	60b9      	str	r1, [r7, #8]
 8032d32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032d34:	e02d      	b.n	8032d92 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8032d36:	68f8      	ldr	r0, [r7, #12]
 8032d38:	f000 f88d 	bl	8032e56 <I2C_IsAcknowledgeFailed>
 8032d3c:	4603      	mov	r3, r0
 8032d3e:	2b00      	cmp	r3, #0
 8032d40:	d001      	beq.n	8032d46 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8032d42:	2301      	movs	r3, #1
 8032d44:	e02d      	b.n	8032da2 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8032d46:	68bb      	ldr	r3, [r7, #8]
 8032d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8032d4c:	d021      	beq.n	8032d92 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032d4e:	f7f9 fb21 	bl	802c394 <HAL_GetTick>
 8032d52:	4602      	mov	r2, r0
 8032d54:	687b      	ldr	r3, [r7, #4]
 8032d56:	1ad3      	subs	r3, r2, r3
 8032d58:	68ba      	ldr	r2, [r7, #8]
 8032d5a:	429a      	cmp	r2, r3
 8032d5c:	d302      	bcc.n	8032d64 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8032d5e:	68bb      	ldr	r3, [r7, #8]
 8032d60:	2b00      	cmp	r3, #0
 8032d62:	d116      	bne.n	8032d92 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8032d64:	68fb      	ldr	r3, [r7, #12]
 8032d66:	2200      	movs	r2, #0
 8032d68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8032d6a:	68fb      	ldr	r3, [r7, #12]
 8032d6c:	2220      	movs	r2, #32
 8032d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032d72:	68fb      	ldr	r3, [r7, #12]
 8032d74:	2200      	movs	r2, #0
 8032d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032d7a:	68fb      	ldr	r3, [r7, #12]
 8032d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032d7e:	f043 0220 	orr.w	r2, r3, #32
 8032d82:	68fb      	ldr	r3, [r7, #12]
 8032d84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8032d86:	68fb      	ldr	r3, [r7, #12]
 8032d88:	2200      	movs	r2, #0
 8032d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8032d8e:	2301      	movs	r3, #1
 8032d90:	e007      	b.n	8032da2 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8032d92:	68fb      	ldr	r3, [r7, #12]
 8032d94:	681b      	ldr	r3, [r3, #0]
 8032d96:	695b      	ldr	r3, [r3, #20]
 8032d98:	f003 0304 	and.w	r3, r3, #4
 8032d9c:	2b04      	cmp	r3, #4
 8032d9e:	d1ca      	bne.n	8032d36 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8032da0:	2300      	movs	r3, #0
}
 8032da2:	4618      	mov	r0, r3
 8032da4:	3710      	adds	r7, #16
 8032da6:	46bd      	mov	sp, r7
 8032da8:	bd80      	pop	{r7, pc}

08032daa <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8032daa:	b580      	push	{r7, lr}
 8032dac:	b084      	sub	sp, #16
 8032dae:	af00      	add	r7, sp, #0
 8032db0:	60f8      	str	r0, [r7, #12]
 8032db2:	60b9      	str	r1, [r7, #8]
 8032db4:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032db6:	e042      	b.n	8032e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8032db8:	68fb      	ldr	r3, [r7, #12]
 8032dba:	681b      	ldr	r3, [r3, #0]
 8032dbc:	695b      	ldr	r3, [r3, #20]
 8032dbe:	f003 0310 	and.w	r3, r3, #16
 8032dc2:	2b10      	cmp	r3, #16
 8032dc4:	d119      	bne.n	8032dfa <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8032dc6:	68fb      	ldr	r3, [r7, #12]
 8032dc8:	681b      	ldr	r3, [r3, #0]
 8032dca:	f06f 0210 	mvn.w	r2, #16
 8032dce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8032dd0:	68fb      	ldr	r3, [r7, #12]
 8032dd2:	2200      	movs	r2, #0
 8032dd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032dd6:	68fb      	ldr	r3, [r7, #12]
 8032dd8:	2220      	movs	r2, #32
 8032dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032dde:	68fb      	ldr	r3, [r7, #12]
 8032de0:	2200      	movs	r2, #0
 8032de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8032de6:	68fb      	ldr	r3, [r7, #12]
 8032de8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8032dea:	68fb      	ldr	r3, [r7, #12]
 8032dec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032dee:	68fb      	ldr	r3, [r7, #12]
 8032df0:	2200      	movs	r2, #0
 8032df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032df6:	2301      	movs	r3, #1
 8032df8:	e029      	b.n	8032e4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8032dfa:	f7f9 facb 	bl	802c394 <HAL_GetTick>
 8032dfe:	4602      	mov	r2, r0
 8032e00:	687b      	ldr	r3, [r7, #4]
 8032e02:	1ad3      	subs	r3, r2, r3
 8032e04:	68ba      	ldr	r2, [r7, #8]
 8032e06:	429a      	cmp	r2, r3
 8032e08:	d302      	bcc.n	8032e10 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8032e0a:	68bb      	ldr	r3, [r7, #8]
 8032e0c:	2b00      	cmp	r3, #0
 8032e0e:	d116      	bne.n	8032e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8032e10:	68fb      	ldr	r3, [r7, #12]
 8032e12:	2200      	movs	r2, #0
 8032e14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8032e16:	68fb      	ldr	r3, [r7, #12]
 8032e18:	2220      	movs	r2, #32
 8032e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032e1e:	68fb      	ldr	r3, [r7, #12]
 8032e20:	2200      	movs	r2, #0
 8032e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8032e26:	68fb      	ldr	r3, [r7, #12]
 8032e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032e2a:	f043 0220 	orr.w	r2, r3, #32
 8032e2e:	68fb      	ldr	r3, [r7, #12]
 8032e30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8032e32:	68fb      	ldr	r3, [r7, #12]
 8032e34:	2200      	movs	r2, #0
 8032e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8032e3a:	2301      	movs	r3, #1
 8032e3c:	e007      	b.n	8032e4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8032e3e:	68fb      	ldr	r3, [r7, #12]
 8032e40:	681b      	ldr	r3, [r3, #0]
 8032e42:	695b      	ldr	r3, [r3, #20]
 8032e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8032e48:	2b40      	cmp	r3, #64	; 0x40
 8032e4a:	d1b5      	bne.n	8032db8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8032e4c:	2300      	movs	r3, #0
}
 8032e4e:	4618      	mov	r0, r3
 8032e50:	3710      	adds	r7, #16
 8032e52:	46bd      	mov	sp, r7
 8032e54:	bd80      	pop	{r7, pc}

08032e56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8032e56:	b480      	push	{r7}
 8032e58:	b083      	sub	sp, #12
 8032e5a:	af00      	add	r7, sp, #0
 8032e5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8032e5e:	687b      	ldr	r3, [r7, #4]
 8032e60:	681b      	ldr	r3, [r3, #0]
 8032e62:	695b      	ldr	r3, [r3, #20]
 8032e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8032e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8032e6c:	d11b      	bne.n	8032ea6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8032e6e:	687b      	ldr	r3, [r7, #4]
 8032e70:	681b      	ldr	r3, [r3, #0]
 8032e72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8032e76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8032e78:	687b      	ldr	r3, [r7, #4]
 8032e7a:	2200      	movs	r2, #0
 8032e7c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8032e7e:	687b      	ldr	r3, [r7, #4]
 8032e80:	2220      	movs	r2, #32
 8032e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8032e86:	687b      	ldr	r3, [r7, #4]
 8032e88:	2200      	movs	r2, #0
 8032e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8032e8e:	687b      	ldr	r3, [r7, #4]
 8032e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8032e92:	f043 0204 	orr.w	r2, r3, #4
 8032e96:	687b      	ldr	r3, [r7, #4]
 8032e98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8032e9a:	687b      	ldr	r3, [r7, #4]
 8032e9c:	2200      	movs	r2, #0
 8032e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8032ea2:	2301      	movs	r3, #1
 8032ea4:	e000      	b.n	8032ea8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8032ea6:	2300      	movs	r3, #0
}
 8032ea8:	4618      	mov	r0, r3
 8032eaa:	370c      	adds	r7, #12
 8032eac:	46bd      	mov	sp, r7
 8032eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032eb2:	4770      	bx	lr

08032eb4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8032eb4:	b480      	push	{r7}
 8032eb6:	b083      	sub	sp, #12
 8032eb8:	af00      	add	r7, sp, #0
 8032eba:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8032ebc:	687b      	ldr	r3, [r7, #4]
 8032ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032ec0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8032ec4:	d103      	bne.n	8032ece <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8032ec6:	687b      	ldr	r3, [r7, #4]
 8032ec8:	2201      	movs	r2, #1
 8032eca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8032ecc:	e007      	b.n	8032ede <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8032ece:	687b      	ldr	r3, [r7, #4]
 8032ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8032ed2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8032ed6:	d102      	bne.n	8032ede <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8032ed8:	687b      	ldr	r3, [r7, #4]
 8032eda:	2208      	movs	r2, #8
 8032edc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8032ede:	bf00      	nop
 8032ee0:	370c      	adds	r7, #12
 8032ee2:	46bd      	mov	sp, r7
 8032ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032ee8:	4770      	bx	lr

08032eea <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8032eea:	b480      	push	{r7}
 8032eec:	b083      	sub	sp, #12
 8032eee:	af00      	add	r7, sp, #0
 8032ef0:	6078      	str	r0, [r7, #4]
 8032ef2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032ef4:	687b      	ldr	r3, [r7, #4]
 8032ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032efa:	b2db      	uxtb	r3, r3
 8032efc:	2b20      	cmp	r3, #32
 8032efe:	d129      	bne.n	8032f54 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032f00:	687b      	ldr	r3, [r7, #4]
 8032f02:	2224      	movs	r2, #36	; 0x24
 8032f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032f08:	687b      	ldr	r3, [r7, #4]
 8032f0a:	681b      	ldr	r3, [r3, #0]
 8032f0c:	681a      	ldr	r2, [r3, #0]
 8032f0e:	687b      	ldr	r3, [r7, #4]
 8032f10:	681b      	ldr	r3, [r3, #0]
 8032f12:	f022 0201 	bic.w	r2, r2, #1
 8032f16:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8032f18:	687b      	ldr	r3, [r7, #4]
 8032f1a:	681b      	ldr	r3, [r3, #0]
 8032f1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8032f1e:	687b      	ldr	r3, [r7, #4]
 8032f20:	681b      	ldr	r3, [r3, #0]
 8032f22:	f022 0210 	bic.w	r2, r2, #16
 8032f26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8032f28:	687b      	ldr	r3, [r7, #4]
 8032f2a:	681b      	ldr	r3, [r3, #0]
 8032f2c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8032f2e:	687b      	ldr	r3, [r7, #4]
 8032f30:	681b      	ldr	r3, [r3, #0]
 8032f32:	683a      	ldr	r2, [r7, #0]
 8032f34:	430a      	orrs	r2, r1
 8032f36:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032f38:	687b      	ldr	r3, [r7, #4]
 8032f3a:	681b      	ldr	r3, [r3, #0]
 8032f3c:	681a      	ldr	r2, [r3, #0]
 8032f3e:	687b      	ldr	r3, [r7, #4]
 8032f40:	681b      	ldr	r3, [r3, #0]
 8032f42:	f042 0201 	orr.w	r2, r2, #1
 8032f46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032f48:	687b      	ldr	r3, [r7, #4]
 8032f4a:	2220      	movs	r2, #32
 8032f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032f50:	2300      	movs	r3, #0
 8032f52:	e000      	b.n	8032f56 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8032f54:	2302      	movs	r3, #2
  }
}
 8032f56:	4618      	mov	r0, r3
 8032f58:	370c      	adds	r7, #12
 8032f5a:	46bd      	mov	sp, r7
 8032f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032f60:	4770      	bx	lr

08032f62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8032f62:	b480      	push	{r7}
 8032f64:	b085      	sub	sp, #20
 8032f66:	af00      	add	r7, sp, #0
 8032f68:	6078      	str	r0, [r7, #4]
 8032f6a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8032f6c:	2300      	movs	r3, #0
 8032f6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8032f70:	687b      	ldr	r3, [r7, #4]
 8032f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8032f76:	b2db      	uxtb	r3, r3
 8032f78:	2b20      	cmp	r3, #32
 8032f7a:	d12a      	bne.n	8032fd2 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8032f7c:	687b      	ldr	r3, [r7, #4]
 8032f7e:	2224      	movs	r2, #36	; 0x24
 8032f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8032f84:	687b      	ldr	r3, [r7, #4]
 8032f86:	681b      	ldr	r3, [r3, #0]
 8032f88:	681a      	ldr	r2, [r3, #0]
 8032f8a:	687b      	ldr	r3, [r7, #4]
 8032f8c:	681b      	ldr	r3, [r3, #0]
 8032f8e:	f022 0201 	bic.w	r2, r2, #1
 8032f92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8032f94:	687b      	ldr	r3, [r7, #4]
 8032f96:	681b      	ldr	r3, [r3, #0]
 8032f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8032f9a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8032f9c:	89fb      	ldrh	r3, [r7, #14]
 8032f9e:	f023 030f 	bic.w	r3, r3, #15
 8032fa2:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8032fa4:	683b      	ldr	r3, [r7, #0]
 8032fa6:	b29a      	uxth	r2, r3
 8032fa8:	89fb      	ldrh	r3, [r7, #14]
 8032faa:	4313      	orrs	r3, r2
 8032fac:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8032fae:	687b      	ldr	r3, [r7, #4]
 8032fb0:	681b      	ldr	r3, [r3, #0]
 8032fb2:	89fa      	ldrh	r2, [r7, #14]
 8032fb4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8032fb6:	687b      	ldr	r3, [r7, #4]
 8032fb8:	681b      	ldr	r3, [r3, #0]
 8032fba:	681a      	ldr	r2, [r3, #0]
 8032fbc:	687b      	ldr	r3, [r7, #4]
 8032fbe:	681b      	ldr	r3, [r3, #0]
 8032fc0:	f042 0201 	orr.w	r2, r2, #1
 8032fc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8032fc6:	687b      	ldr	r3, [r7, #4]
 8032fc8:	2220      	movs	r2, #32
 8032fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8032fce:	2300      	movs	r3, #0
 8032fd0:	e000      	b.n	8032fd4 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8032fd2:	2302      	movs	r3, #2
  }
}
 8032fd4:	4618      	mov	r0, r3
 8032fd6:	3714      	adds	r7, #20
 8032fd8:	46bd      	mov	sp, r7
 8032fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032fde:	4770      	bx	lr

08032fe0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8032fe0:	b580      	push	{r7, lr}
 8032fe2:	b088      	sub	sp, #32
 8032fe4:	af00      	add	r7, sp, #0
 8032fe6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8032fe8:	687b      	ldr	r3, [r7, #4]
 8032fea:	2b00      	cmp	r3, #0
 8032fec:	d101      	bne.n	8032ff2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8032fee:	2301      	movs	r3, #1
 8032ff0:	e154      	b.n	803329c <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8032ff2:	687b      	ldr	r3, [r7, #4]
 8032ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8032ff8:	b2db      	uxtb	r3, r3
 8032ffa:	2b00      	cmp	r3, #0
 8032ffc:	d109      	bne.n	8033012 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8032ffe:	687b      	ldr	r3, [r7, #4]
 8033000:	2200      	movs	r2, #0
 8033002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8033006:	687b      	ldr	r3, [r7, #4]
 8033008:	4a98      	ldr	r2, [pc, #608]	; (803326c <HAL_I2S_Init+0x28c>)
 803300a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 803300c:	6878      	ldr	r0, [r7, #4]
 803300e:	f7f8 fcc9 	bl	802b9a4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8033012:	687b      	ldr	r3, [r7, #4]
 8033014:	2202      	movs	r2, #2
 8033016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 803301a:	687b      	ldr	r3, [r7, #4]
 803301c:	681b      	ldr	r3, [r3, #0]
 803301e:	69db      	ldr	r3, [r3, #28]
 8033020:	687a      	ldr	r2, [r7, #4]
 8033022:	6812      	ldr	r2, [r2, #0]
 8033024:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033028:	f023 030f 	bic.w	r3, r3, #15
 803302c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 803302e:	687b      	ldr	r3, [r7, #4]
 8033030:	681b      	ldr	r3, [r3, #0]
 8033032:	2202      	movs	r2, #2
 8033034:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8033036:	687b      	ldr	r3, [r7, #4]
 8033038:	695b      	ldr	r3, [r3, #20]
 803303a:	2b02      	cmp	r3, #2
 803303c:	d06f      	beq.n	803311e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 803303e:	687b      	ldr	r3, [r7, #4]
 8033040:	68db      	ldr	r3, [r3, #12]
 8033042:	2b00      	cmp	r3, #0
 8033044:	d102      	bne.n	803304c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8033046:	2310      	movs	r3, #16
 8033048:	617b      	str	r3, [r7, #20]
 803304a:	e001      	b.n	8033050 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 803304c:	2320      	movs	r3, #32
 803304e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8033050:	687b      	ldr	r3, [r7, #4]
 8033052:	689b      	ldr	r3, [r3, #8]
 8033054:	2b20      	cmp	r3, #32
 8033056:	d802      	bhi.n	803305e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8033058:	697b      	ldr	r3, [r7, #20]
 803305a:	005b      	lsls	r3, r3, #1
 803305c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 803305e:	687b      	ldr	r3, [r7, #4]
 8033060:	681b      	ldr	r3, [r3, #0]
 8033062:	4a83      	ldr	r2, [pc, #524]	; (8033270 <HAL_I2S_Init+0x290>)
 8033064:	4293      	cmp	r3, r2
 8033066:	d004      	beq.n	8033072 <HAL_I2S_Init+0x92>
 8033068:	687b      	ldr	r3, [r7, #4]
 803306a:	681b      	ldr	r3, [r3, #0]
 803306c:	4a81      	ldr	r2, [pc, #516]	; (8033274 <HAL_I2S_Init+0x294>)
 803306e:	4293      	cmp	r3, r2
 8033070:	d104      	bne.n	803307c <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8033072:	2001      	movs	r0, #1
 8033074:	f001 fb2c 	bl	80346d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8033078:	60f8      	str	r0, [r7, #12]
 803307a:	e003      	b.n	8033084 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 803307c:	2002      	movs	r0, #2
 803307e:	f001 fb27 	bl	80346d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8033082:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8033084:	687b      	ldr	r3, [r7, #4]
 8033086:	691b      	ldr	r3, [r3, #16]
 8033088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 803308c:	d125      	bne.n	80330da <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 803308e:	687b      	ldr	r3, [r7, #4]
 8033090:	68db      	ldr	r3, [r3, #12]
 8033092:	2b00      	cmp	r3, #0
 8033094:	d010      	beq.n	80330b8 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8033096:	697b      	ldr	r3, [r7, #20]
 8033098:	009b      	lsls	r3, r3, #2
 803309a:	68fa      	ldr	r2, [r7, #12]
 803309c:	fbb2 f2f3 	udiv	r2, r2, r3
 80330a0:	4613      	mov	r3, r2
 80330a2:	009b      	lsls	r3, r3, #2
 80330a4:	4413      	add	r3, r2
 80330a6:	005b      	lsls	r3, r3, #1
 80330a8:	461a      	mov	r2, r3
 80330aa:	687b      	ldr	r3, [r7, #4]
 80330ac:	695b      	ldr	r3, [r3, #20]
 80330ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80330b2:	3305      	adds	r3, #5
 80330b4:	613b      	str	r3, [r7, #16]
 80330b6:	e01f      	b.n	80330f8 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80330b8:	697b      	ldr	r3, [r7, #20]
 80330ba:	00db      	lsls	r3, r3, #3
 80330bc:	68fa      	ldr	r2, [r7, #12]
 80330be:	fbb2 f2f3 	udiv	r2, r2, r3
 80330c2:	4613      	mov	r3, r2
 80330c4:	009b      	lsls	r3, r3, #2
 80330c6:	4413      	add	r3, r2
 80330c8:	005b      	lsls	r3, r3, #1
 80330ca:	461a      	mov	r2, r3
 80330cc:	687b      	ldr	r3, [r7, #4]
 80330ce:	695b      	ldr	r3, [r3, #20]
 80330d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80330d4:	3305      	adds	r3, #5
 80330d6:	613b      	str	r3, [r7, #16]
 80330d8:	e00e      	b.n	80330f8 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80330da:	68fa      	ldr	r2, [r7, #12]
 80330dc:	697b      	ldr	r3, [r7, #20]
 80330de:	fbb2 f2f3 	udiv	r2, r2, r3
 80330e2:	4613      	mov	r3, r2
 80330e4:	009b      	lsls	r3, r3, #2
 80330e6:	4413      	add	r3, r2
 80330e8:	005b      	lsls	r3, r3, #1
 80330ea:	461a      	mov	r2, r3
 80330ec:	687b      	ldr	r3, [r7, #4]
 80330ee:	695b      	ldr	r3, [r3, #20]
 80330f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80330f4:	3305      	adds	r3, #5
 80330f6:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80330f8:	693b      	ldr	r3, [r7, #16]
 80330fa:	4a5f      	ldr	r2, [pc, #380]	; (8033278 <HAL_I2S_Init+0x298>)
 80330fc:	fba2 2303 	umull	r2, r3, r2, r3
 8033100:	08db      	lsrs	r3, r3, #3
 8033102:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8033104:	693b      	ldr	r3, [r7, #16]
 8033106:	f003 0301 	and.w	r3, r3, #1
 803310a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 803310c:	693a      	ldr	r2, [r7, #16]
 803310e:	69bb      	ldr	r3, [r7, #24]
 8033110:	1ad3      	subs	r3, r2, r3
 8033112:	085b      	lsrs	r3, r3, #1
 8033114:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8033116:	69bb      	ldr	r3, [r7, #24]
 8033118:	021b      	lsls	r3, r3, #8
 803311a:	61bb      	str	r3, [r7, #24]
 803311c:	e003      	b.n	8033126 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 803311e:	2302      	movs	r3, #2
 8033120:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8033122:	2300      	movs	r3, #0
 8033124:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8033126:	69fb      	ldr	r3, [r7, #28]
 8033128:	2b01      	cmp	r3, #1
 803312a:	d902      	bls.n	8033132 <HAL_I2S_Init+0x152>
 803312c:	69fb      	ldr	r3, [r7, #28]
 803312e:	2bff      	cmp	r3, #255	; 0xff
 8033130:	d907      	bls.n	8033142 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8033132:	687b      	ldr	r3, [r7, #4]
 8033134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033136:	f043 0210 	orr.w	r2, r3, #16
 803313a:	687b      	ldr	r3, [r7, #4]
 803313c:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 803313e:	2301      	movs	r3, #1
 8033140:	e0ac      	b.n	803329c <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8033142:	687b      	ldr	r3, [r7, #4]
 8033144:	691a      	ldr	r2, [r3, #16]
 8033146:	69bb      	ldr	r3, [r7, #24]
 8033148:	ea42 0103 	orr.w	r1, r2, r3
 803314c:	687b      	ldr	r3, [r7, #4]
 803314e:	681b      	ldr	r3, [r3, #0]
 8033150:	69fa      	ldr	r2, [r7, #28]
 8033152:	430a      	orrs	r2, r1
 8033154:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8033156:	687b      	ldr	r3, [r7, #4]
 8033158:	681b      	ldr	r3, [r3, #0]
 803315a:	69db      	ldr	r3, [r3, #28]
 803315c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8033160:	f023 030f 	bic.w	r3, r3, #15
 8033164:	687a      	ldr	r2, [r7, #4]
 8033166:	6851      	ldr	r1, [r2, #4]
 8033168:	687a      	ldr	r2, [r7, #4]
 803316a:	6892      	ldr	r2, [r2, #8]
 803316c:	4311      	orrs	r1, r2
 803316e:	687a      	ldr	r2, [r7, #4]
 8033170:	68d2      	ldr	r2, [r2, #12]
 8033172:	4311      	orrs	r1, r2
 8033174:	687a      	ldr	r2, [r7, #4]
 8033176:	6992      	ldr	r2, [r2, #24]
 8033178:	430a      	orrs	r2, r1
 803317a:	431a      	orrs	r2, r3
 803317c:	687b      	ldr	r3, [r7, #4]
 803317e:	681b      	ldr	r3, [r3, #0]
 8033180:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8033184:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8033186:	687b      	ldr	r3, [r7, #4]
 8033188:	689b      	ldr	r3, [r3, #8]
 803318a:	2b30      	cmp	r3, #48	; 0x30
 803318c:	d003      	beq.n	8033196 <HAL_I2S_Init+0x1b6>
 803318e:	687b      	ldr	r3, [r7, #4]
 8033190:	689b      	ldr	r3, [r3, #8]
 8033192:	2bb0      	cmp	r3, #176	; 0xb0
 8033194:	d107      	bne.n	80331a6 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8033196:	687b      	ldr	r3, [r7, #4]
 8033198:	681b      	ldr	r3, [r3, #0]
 803319a:	69da      	ldr	r2, [r3, #28]
 803319c:	687b      	ldr	r3, [r7, #4]
 803319e:	681b      	ldr	r3, [r3, #0]
 80331a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80331a4:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80331a6:	687b      	ldr	r3, [r7, #4]
 80331a8:	6a1b      	ldr	r3, [r3, #32]
 80331aa:	2b01      	cmp	r3, #1
 80331ac:	d16e      	bne.n	803328c <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80331ae:	687b      	ldr	r3, [r7, #4]
 80331b0:	4a32      	ldr	r2, [pc, #200]	; (803327c <HAL_I2S_Init+0x29c>)
 80331b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80331b4:	687b      	ldr	r3, [r7, #4]
 80331b6:	681b      	ldr	r3, [r3, #0]
 80331b8:	4a2d      	ldr	r2, [pc, #180]	; (8033270 <HAL_I2S_Init+0x290>)
 80331ba:	4293      	cmp	r3, r2
 80331bc:	d101      	bne.n	80331c2 <HAL_I2S_Init+0x1e2>
 80331be:	4b30      	ldr	r3, [pc, #192]	; (8033280 <HAL_I2S_Init+0x2a0>)
 80331c0:	e001      	b.n	80331c6 <HAL_I2S_Init+0x1e6>
 80331c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80331c6:	69db      	ldr	r3, [r3, #28]
 80331c8:	687a      	ldr	r2, [r7, #4]
 80331ca:	6812      	ldr	r2, [r2, #0]
 80331cc:	4928      	ldr	r1, [pc, #160]	; (8033270 <HAL_I2S_Init+0x290>)
 80331ce:	428a      	cmp	r2, r1
 80331d0:	d101      	bne.n	80331d6 <HAL_I2S_Init+0x1f6>
 80331d2:	4a2b      	ldr	r2, [pc, #172]	; (8033280 <HAL_I2S_Init+0x2a0>)
 80331d4:	e001      	b.n	80331da <HAL_I2S_Init+0x1fa>
 80331d6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80331da:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80331de:	f023 030f 	bic.w	r3, r3, #15
 80331e2:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80331e4:	687b      	ldr	r3, [r7, #4]
 80331e6:	681b      	ldr	r3, [r3, #0]
 80331e8:	4a21      	ldr	r2, [pc, #132]	; (8033270 <HAL_I2S_Init+0x290>)
 80331ea:	4293      	cmp	r3, r2
 80331ec:	d101      	bne.n	80331f2 <HAL_I2S_Init+0x212>
 80331ee:	4b24      	ldr	r3, [pc, #144]	; (8033280 <HAL_I2S_Init+0x2a0>)
 80331f0:	e001      	b.n	80331f6 <HAL_I2S_Init+0x216>
 80331f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80331f6:	2202      	movs	r2, #2
 80331f8:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80331fa:	687b      	ldr	r3, [r7, #4]
 80331fc:	681b      	ldr	r3, [r3, #0]
 80331fe:	4a1c      	ldr	r2, [pc, #112]	; (8033270 <HAL_I2S_Init+0x290>)
 8033200:	4293      	cmp	r3, r2
 8033202:	d101      	bne.n	8033208 <HAL_I2S_Init+0x228>
 8033204:	4b1e      	ldr	r3, [pc, #120]	; (8033280 <HAL_I2S_Init+0x2a0>)
 8033206:	e001      	b.n	803320c <HAL_I2S_Init+0x22c>
 8033208:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803320c:	69db      	ldr	r3, [r3, #28]
 803320e:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8033210:	687b      	ldr	r3, [r7, #4]
 8033212:	685b      	ldr	r3, [r3, #4]
 8033214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8033218:	d003      	beq.n	8033222 <HAL_I2S_Init+0x242>
 803321a:	687b      	ldr	r3, [r7, #4]
 803321c:	685b      	ldr	r3, [r3, #4]
 803321e:	2b00      	cmp	r3, #0
 8033220:	d103      	bne.n	803322a <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8033222:	f44f 7380 	mov.w	r3, #256	; 0x100
 8033226:	613b      	str	r3, [r7, #16]
 8033228:	e001      	b.n	803322e <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 803322a:	2300      	movs	r3, #0
 803322c:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 803322e:	693b      	ldr	r3, [r7, #16]
 8033230:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8033232:	687b      	ldr	r3, [r7, #4]
 8033234:	689b      	ldr	r3, [r3, #8]
 8033236:	b299      	uxth	r1, r3
 8033238:	687b      	ldr	r3, [r7, #4]
 803323a:	68db      	ldr	r3, [r3, #12]
 803323c:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 803323e:	687b      	ldr	r3, [r7, #4]
 8033240:	699b      	ldr	r3, [r3, #24]
 8033242:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8033244:	4303      	orrs	r3, r0
 8033246:	b29b      	uxth	r3, r3
 8033248:	430b      	orrs	r3, r1
 803324a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 803324c:	4313      	orrs	r3, r2
 803324e:	b29a      	uxth	r2, r3
 8033250:	897b      	ldrh	r3, [r7, #10]
 8033252:	4313      	orrs	r3, r2
 8033254:	b29b      	uxth	r3, r3
 8033256:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 803325a:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 803325c:	687b      	ldr	r3, [r7, #4]
 803325e:	681b      	ldr	r3, [r3, #0]
 8033260:	4a03      	ldr	r2, [pc, #12]	; (8033270 <HAL_I2S_Init+0x290>)
 8033262:	4293      	cmp	r3, r2
 8033264:	d10e      	bne.n	8033284 <HAL_I2S_Init+0x2a4>
 8033266:	4b06      	ldr	r3, [pc, #24]	; (8033280 <HAL_I2S_Init+0x2a0>)
 8033268:	e00e      	b.n	8033288 <HAL_I2S_Init+0x2a8>
 803326a:	bf00      	nop
 803326c:	080335b5 	.word	0x080335b5
 8033270:	40003800 	.word	0x40003800
 8033274:	40003c00 	.word	0x40003c00
 8033278:	cccccccd 	.word	0xcccccccd
 803327c:	080336c9 	.word	0x080336c9
 8033280:	40003400 	.word	0x40003400
 8033284:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033288:	897a      	ldrh	r2, [r7, #10]
 803328a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 803328c:	687b      	ldr	r3, [r7, #4]
 803328e:	2200      	movs	r2, #0
 8033290:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8033292:	687b      	ldr	r3, [r7, #4]
 8033294:	2201      	movs	r2, #1
 8033296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 803329a:	2300      	movs	r3, #0
}
 803329c:	4618      	mov	r0, r3
 803329e:	3720      	adds	r7, #32
 80332a0:	46bd      	mov	sp, r7
 80332a2:	bd80      	pop	{r7, pc}

080332a4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80332a4:	b580      	push	{r7, lr}
 80332a6:	b086      	sub	sp, #24
 80332a8:	af00      	add	r7, sp, #0
 80332aa:	60f8      	str	r0, [r7, #12]
 80332ac:	60b9      	str	r1, [r7, #8]
 80332ae:	4613      	mov	r3, r2
 80332b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80332b2:	68bb      	ldr	r3, [r7, #8]
 80332b4:	2b00      	cmp	r3, #0
 80332b6:	d002      	beq.n	80332be <HAL_I2S_Transmit_DMA+0x1a>
 80332b8:	88fb      	ldrh	r3, [r7, #6]
 80332ba:	2b00      	cmp	r3, #0
 80332bc:	d101      	bne.n	80332c2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80332be:	2301      	movs	r3, #1
 80332c0:	e08e      	b.n	80333e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80332c2:	68fb      	ldr	r3, [r7, #12]
 80332c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80332c8:	b2db      	uxtb	r3, r3
 80332ca:	2b01      	cmp	r3, #1
 80332cc:	d101      	bne.n	80332d2 <HAL_I2S_Transmit_DMA+0x2e>
 80332ce:	2302      	movs	r3, #2
 80332d0:	e086      	b.n	80333e0 <HAL_I2S_Transmit_DMA+0x13c>
 80332d2:	68fb      	ldr	r3, [r7, #12]
 80332d4:	2201      	movs	r2, #1
 80332d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80332da:	68fb      	ldr	r3, [r7, #12]
 80332dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80332e0:	b2db      	uxtb	r3, r3
 80332e2:	2b01      	cmp	r3, #1
 80332e4:	d005      	beq.n	80332f2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80332e6:	68fb      	ldr	r3, [r7, #12]
 80332e8:	2200      	movs	r2, #0
 80332ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80332ee:	2302      	movs	r3, #2
 80332f0:	e076      	b.n	80333e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80332f2:	68fb      	ldr	r3, [r7, #12]
 80332f4:	2203      	movs	r2, #3
 80332f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80332fa:	68fb      	ldr	r3, [r7, #12]
 80332fc:	2200      	movs	r2, #0
 80332fe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8033300:	68fb      	ldr	r3, [r7, #12]
 8033302:	68ba      	ldr	r2, [r7, #8]
 8033304:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8033306:	68fb      	ldr	r3, [r7, #12]
 8033308:	681b      	ldr	r3, [r3, #0]
 803330a:	69db      	ldr	r3, [r3, #28]
 803330c:	f003 0307 	and.w	r3, r3, #7
 8033310:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8033312:	697b      	ldr	r3, [r7, #20]
 8033314:	2b03      	cmp	r3, #3
 8033316:	d002      	beq.n	803331e <HAL_I2S_Transmit_DMA+0x7a>
 8033318:	697b      	ldr	r3, [r7, #20]
 803331a:	2b05      	cmp	r3, #5
 803331c:	d10a      	bne.n	8033334 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 803331e:	88fb      	ldrh	r3, [r7, #6]
 8033320:	005b      	lsls	r3, r3, #1
 8033322:	b29a      	uxth	r2, r3
 8033324:	68fb      	ldr	r3, [r7, #12]
 8033326:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8033328:	88fb      	ldrh	r3, [r7, #6]
 803332a:	005b      	lsls	r3, r3, #1
 803332c:	b29a      	uxth	r2, r3
 803332e:	68fb      	ldr	r3, [r7, #12]
 8033330:	855a      	strh	r2, [r3, #42]	; 0x2a
 8033332:	e005      	b.n	8033340 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8033334:	68fb      	ldr	r3, [r7, #12]
 8033336:	88fa      	ldrh	r2, [r7, #6]
 8033338:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 803333a:	68fb      	ldr	r3, [r7, #12]
 803333c:	88fa      	ldrh	r2, [r7, #6]
 803333e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8033340:	68fb      	ldr	r3, [r7, #12]
 8033342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033344:	4a28      	ldr	r2, [pc, #160]	; (80333e8 <HAL_I2S_Transmit_DMA+0x144>)
 8033346:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8033348:	68fb      	ldr	r3, [r7, #12]
 803334a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803334c:	4a27      	ldr	r2, [pc, #156]	; (80333ec <HAL_I2S_Transmit_DMA+0x148>)
 803334e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8033350:	68fb      	ldr	r3, [r7, #12]
 8033352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8033354:	4a26      	ldr	r2, [pc, #152]	; (80333f0 <HAL_I2S_Transmit_DMA+0x14c>)
 8033356:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033358:	68fb      	ldr	r3, [r7, #12]
 803335a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 803335c:	68fb      	ldr	r3, [r7, #12]
 803335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033360:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8033362:	68fb      	ldr	r3, [r7, #12]
 8033364:	681b      	ldr	r3, [r3, #0]
 8033366:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033368:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 803336a:	68fb      	ldr	r3, [r7, #12]
 803336c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 803336e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8033370:	f7fc f976 	bl	802f660 <HAL_DMA_Start_IT>
 8033374:	4603      	mov	r3, r0
 8033376:	2b00      	cmp	r3, #0
 8033378:	d00f      	beq.n	803339a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 803337a:	68fb      	ldr	r3, [r7, #12]
 803337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803337e:	f043 0208 	orr.w	r2, r3, #8
 8033382:	68fb      	ldr	r3, [r7, #12]
 8033384:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8033386:	68fb      	ldr	r3, [r7, #12]
 8033388:	2201      	movs	r2, #1
 803338a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 803338e:	68fb      	ldr	r3, [r7, #12]
 8033390:	2200      	movs	r2, #0
 8033392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8033396:	2301      	movs	r3, #1
 8033398:	e022      	b.n	80333e0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 803339a:	68fb      	ldr	r3, [r7, #12]
 803339c:	681b      	ldr	r3, [r3, #0]
 803339e:	69db      	ldr	r3, [r3, #28]
 80333a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80333a4:	2b00      	cmp	r3, #0
 80333a6:	d107      	bne.n	80333b8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80333a8:	68fb      	ldr	r3, [r7, #12]
 80333aa:	681b      	ldr	r3, [r3, #0]
 80333ac:	69da      	ldr	r2, [r3, #28]
 80333ae:	68fb      	ldr	r3, [r7, #12]
 80333b0:	681b      	ldr	r3, [r3, #0]
 80333b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80333b6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80333b8:	68fb      	ldr	r3, [r7, #12]
 80333ba:	681b      	ldr	r3, [r3, #0]
 80333bc:	685b      	ldr	r3, [r3, #4]
 80333be:	f003 0302 	and.w	r3, r3, #2
 80333c2:	2b00      	cmp	r3, #0
 80333c4:	d107      	bne.n	80333d6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80333c6:	68fb      	ldr	r3, [r7, #12]
 80333c8:	681b      	ldr	r3, [r3, #0]
 80333ca:	685a      	ldr	r2, [r3, #4]
 80333cc:	68fb      	ldr	r3, [r7, #12]
 80333ce:	681b      	ldr	r3, [r3, #0]
 80333d0:	f042 0202 	orr.w	r2, r2, #2
 80333d4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80333d6:	68fb      	ldr	r3, [r7, #12]
 80333d8:	2200      	movs	r2, #0
 80333da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80333de:	2300      	movs	r3, #0
}
 80333e0:	4618      	mov	r0, r3
 80333e2:	3718      	adds	r7, #24
 80333e4:	46bd      	mov	sp, r7
 80333e6:	bd80      	pop	{r7, pc}
 80333e8:	08033493 	.word	0x08033493
 80333ec:	08033451 	.word	0x08033451
 80333f0:	080334af 	.word	0x080334af

080333f4 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80333f4:	b580      	push	{r7, lr}
 80333f6:	b082      	sub	sp, #8
 80333f8:	af00      	add	r7, sp, #0
 80333fa:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80333fc:	687b      	ldr	r3, [r7, #4]
 80333fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8033400:	6878      	ldr	r0, [r7, #4]
 8033402:	4798      	blx	r3
}
 8033404:	bf00      	nop
 8033406:	3708      	adds	r7, #8
 8033408:	46bd      	mov	sp, r7
 803340a:	bd80      	pop	{r7, pc}

0803340c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 803340c:	b480      	push	{r7}
 803340e:	b083      	sub	sp, #12
 8033410:	af00      	add	r7, sp, #0
 8033412:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8033414:	bf00      	nop
 8033416:	370c      	adds	r7, #12
 8033418:	46bd      	mov	sp, r7
 803341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803341e:	4770      	bx	lr

08033420 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8033420:	b480      	push	{r7}
 8033422:	b083      	sub	sp, #12
 8033424:	af00      	add	r7, sp, #0
 8033426:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8033428:	bf00      	nop
 803342a:	370c      	adds	r7, #12
 803342c:	46bd      	mov	sp, r7
 803342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033432:	4770      	bx	lr

08033434 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8033434:	b480      	push	{r7}
 8033436:	b083      	sub	sp, #12
 8033438:	af00      	add	r7, sp, #0
 803343a:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 803343c:	687b      	ldr	r3, [r7, #4]
 803343e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8033442:	b2db      	uxtb	r3, r3
}
 8033444:	4618      	mov	r0, r3
 8033446:	370c      	adds	r7, #12
 8033448:	46bd      	mov	sp, r7
 803344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803344e:	4770      	bx	lr

08033450 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8033450:	b580      	push	{r7, lr}
 8033452:	b084      	sub	sp, #16
 8033454:	af00      	add	r7, sp, #0
 8033456:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8033458:	687b      	ldr	r3, [r7, #4]
 803345a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803345c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 803345e:	687b      	ldr	r3, [r7, #4]
 8033460:	69db      	ldr	r3, [r3, #28]
 8033462:	2b00      	cmp	r3, #0
 8033464:	d10e      	bne.n	8033484 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8033466:	68fb      	ldr	r3, [r7, #12]
 8033468:	681b      	ldr	r3, [r3, #0]
 803346a:	685a      	ldr	r2, [r3, #4]
 803346c:	68fb      	ldr	r3, [r7, #12]
 803346e:	681b      	ldr	r3, [r3, #0]
 8033470:	f022 0202 	bic.w	r2, r2, #2
 8033474:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8033476:	68fb      	ldr	r3, [r7, #12]
 8033478:	2200      	movs	r2, #0
 803347a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 803347c:	68fb      	ldr	r3, [r7, #12]
 803347e:	2201      	movs	r2, #1
 8033480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8033484:	68f8      	ldr	r0, [r7, #12]
 8033486:	f7f3 fc89 	bl	8026d9c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 803348a:	bf00      	nop
 803348c:	3710      	adds	r7, #16
 803348e:	46bd      	mov	sp, r7
 8033490:	bd80      	pop	{r7, pc}

08033492 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8033492:	b580      	push	{r7, lr}
 8033494:	b084      	sub	sp, #16
 8033496:	af00      	add	r7, sp, #0
 8033498:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 803349a:	687b      	ldr	r3, [r7, #4]
 803349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803349e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80334a0:	68f8      	ldr	r0, [r7, #12]
 80334a2:	f7f3 fc8d 	bl	8026dc0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80334a6:	bf00      	nop
 80334a8:	3710      	adds	r7, #16
 80334aa:	46bd      	mov	sp, r7
 80334ac:	bd80      	pop	{r7, pc}

080334ae <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80334ae:	b580      	push	{r7, lr}
 80334b0:	b084      	sub	sp, #16
 80334b2:	af00      	add	r7, sp, #0
 80334b4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80334b6:	687b      	ldr	r3, [r7, #4]
 80334b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80334ba:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80334bc:	68fb      	ldr	r3, [r7, #12]
 80334be:	681b      	ldr	r3, [r3, #0]
 80334c0:	685a      	ldr	r2, [r3, #4]
 80334c2:	68fb      	ldr	r3, [r7, #12]
 80334c4:	681b      	ldr	r3, [r3, #0]
 80334c6:	f022 0203 	bic.w	r2, r2, #3
 80334ca:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80334cc:	68fb      	ldr	r3, [r7, #12]
 80334ce:	2200      	movs	r2, #0
 80334d0:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80334d2:	68fb      	ldr	r3, [r7, #12]
 80334d4:	2200      	movs	r2, #0
 80334d6:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80334d8:	68fb      	ldr	r3, [r7, #12]
 80334da:	2201      	movs	r2, #1
 80334dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80334e0:	68fb      	ldr	r3, [r7, #12]
 80334e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80334e4:	f043 0208 	orr.w	r2, r3, #8
 80334e8:	68fb      	ldr	r3, [r7, #12]
 80334ea:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80334ec:	68f8      	ldr	r0, [r7, #12]
 80334ee:	f7ff ff97 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80334f2:	bf00      	nop
 80334f4:	3710      	adds	r7, #16
 80334f6:	46bd      	mov	sp, r7
 80334f8:	bd80      	pop	{r7, pc}

080334fa <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80334fa:	b580      	push	{r7, lr}
 80334fc:	b082      	sub	sp, #8
 80334fe:	af00      	add	r7, sp, #0
 8033500:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8033502:	687b      	ldr	r3, [r7, #4]
 8033504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8033506:	881a      	ldrh	r2, [r3, #0]
 8033508:	687b      	ldr	r3, [r7, #4]
 803350a:	681b      	ldr	r3, [r3, #0]
 803350c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 803350e:	687b      	ldr	r3, [r7, #4]
 8033510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8033512:	1c9a      	adds	r2, r3, #2
 8033514:	687b      	ldr	r3, [r7, #4]
 8033516:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8033518:	687b      	ldr	r3, [r7, #4]
 803351a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803351c:	b29b      	uxth	r3, r3
 803351e:	3b01      	subs	r3, #1
 8033520:	b29a      	uxth	r2, r3
 8033522:	687b      	ldr	r3, [r7, #4]
 8033524:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8033526:	687b      	ldr	r3, [r7, #4]
 8033528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 803352a:	b29b      	uxth	r3, r3
 803352c:	2b00      	cmp	r3, #0
 803352e:	d10e      	bne.n	803354e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033530:	687b      	ldr	r3, [r7, #4]
 8033532:	681b      	ldr	r3, [r3, #0]
 8033534:	685a      	ldr	r2, [r3, #4]
 8033536:	687b      	ldr	r3, [r7, #4]
 8033538:	681b      	ldr	r3, [r3, #0]
 803353a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 803353e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8033540:	687b      	ldr	r3, [r7, #4]
 8033542:	2201      	movs	r2, #1
 8033544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8033548:	6878      	ldr	r0, [r7, #4]
 803354a:	f7f3 fc27 	bl	8026d9c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 803354e:	bf00      	nop
 8033550:	3708      	adds	r7, #8
 8033552:	46bd      	mov	sp, r7
 8033554:	bd80      	pop	{r7, pc}

08033556 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8033556:	b580      	push	{r7, lr}
 8033558:	b082      	sub	sp, #8
 803355a:	af00      	add	r7, sp, #0
 803355c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 803355e:	687b      	ldr	r3, [r7, #4]
 8033560:	681b      	ldr	r3, [r3, #0]
 8033562:	68da      	ldr	r2, [r3, #12]
 8033564:	687b      	ldr	r3, [r7, #4]
 8033566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033568:	b292      	uxth	r2, r2
 803356a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 803356c:	687b      	ldr	r3, [r7, #4]
 803356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033570:	1c9a      	adds	r2, r3, #2
 8033572:	687b      	ldr	r3, [r7, #4]
 8033574:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8033576:	687b      	ldr	r3, [r7, #4]
 8033578:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 803357a:	b29b      	uxth	r3, r3
 803357c:	3b01      	subs	r3, #1
 803357e:	b29a      	uxth	r2, r3
 8033580:	687b      	ldr	r3, [r7, #4]
 8033582:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8033584:	687b      	ldr	r3, [r7, #4]
 8033586:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033588:	b29b      	uxth	r3, r3
 803358a:	2b00      	cmp	r3, #0
 803358c:	d10e      	bne.n	80335ac <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 803358e:	687b      	ldr	r3, [r7, #4]
 8033590:	681b      	ldr	r3, [r3, #0]
 8033592:	685a      	ldr	r2, [r3, #4]
 8033594:	687b      	ldr	r3, [r7, #4]
 8033596:	681b      	ldr	r3, [r3, #0]
 8033598:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 803359c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 803359e:	687b      	ldr	r3, [r7, #4]
 80335a0:	2201      	movs	r2, #1
 80335a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80335a6:	6878      	ldr	r0, [r7, #4]
 80335a8:	f7ff ff30 	bl	803340c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80335ac:	bf00      	nop
 80335ae:	3708      	adds	r7, #8
 80335b0:	46bd      	mov	sp, r7
 80335b2:	bd80      	pop	{r7, pc}

080335b4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80335b4:	b580      	push	{r7, lr}
 80335b6:	b086      	sub	sp, #24
 80335b8:	af00      	add	r7, sp, #0
 80335ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80335bc:	687b      	ldr	r3, [r7, #4]
 80335be:	681b      	ldr	r3, [r3, #0]
 80335c0:	689b      	ldr	r3, [r3, #8]
 80335c2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80335c4:	687b      	ldr	r3, [r7, #4]
 80335c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80335ca:	b2db      	uxtb	r3, r3
 80335cc:	2b04      	cmp	r3, #4
 80335ce:	d13a      	bne.n	8033646 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80335d0:	697b      	ldr	r3, [r7, #20]
 80335d2:	f003 0301 	and.w	r3, r3, #1
 80335d6:	2b01      	cmp	r3, #1
 80335d8:	d109      	bne.n	80335ee <I2S_IRQHandler+0x3a>
 80335da:	687b      	ldr	r3, [r7, #4]
 80335dc:	681b      	ldr	r3, [r3, #0]
 80335de:	685b      	ldr	r3, [r3, #4]
 80335e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80335e4:	2b40      	cmp	r3, #64	; 0x40
 80335e6:	d102      	bne.n	80335ee <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80335e8:	6878      	ldr	r0, [r7, #4]
 80335ea:	f7ff ffb4 	bl	8033556 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80335ee:	697b      	ldr	r3, [r7, #20]
 80335f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80335f4:	2b40      	cmp	r3, #64	; 0x40
 80335f6:	d126      	bne.n	8033646 <I2S_IRQHandler+0x92>
 80335f8:	687b      	ldr	r3, [r7, #4]
 80335fa:	681b      	ldr	r3, [r3, #0]
 80335fc:	685b      	ldr	r3, [r3, #4]
 80335fe:	f003 0320 	and.w	r3, r3, #32
 8033602:	2b20      	cmp	r3, #32
 8033604:	d11f      	bne.n	8033646 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033606:	687b      	ldr	r3, [r7, #4]
 8033608:	681b      	ldr	r3, [r3, #0]
 803360a:	685a      	ldr	r2, [r3, #4]
 803360c:	687b      	ldr	r3, [r7, #4]
 803360e:	681b      	ldr	r3, [r3, #0]
 8033610:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033614:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8033616:	2300      	movs	r3, #0
 8033618:	613b      	str	r3, [r7, #16]
 803361a:	687b      	ldr	r3, [r7, #4]
 803361c:	681b      	ldr	r3, [r3, #0]
 803361e:	68db      	ldr	r3, [r3, #12]
 8033620:	613b      	str	r3, [r7, #16]
 8033622:	687b      	ldr	r3, [r7, #4]
 8033624:	681b      	ldr	r3, [r3, #0]
 8033626:	689b      	ldr	r3, [r3, #8]
 8033628:	613b      	str	r3, [r7, #16]
 803362a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 803362c:	687b      	ldr	r3, [r7, #4]
 803362e:	2201      	movs	r2, #1
 8033630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8033634:	687b      	ldr	r3, [r7, #4]
 8033636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033638:	f043 0202 	orr.w	r2, r3, #2
 803363c:	687b      	ldr	r3, [r7, #4]
 803363e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033640:	6878      	ldr	r0, [r7, #4]
 8033642:	f7ff feed 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8033646:	687b      	ldr	r3, [r7, #4]
 8033648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 803364c:	b2db      	uxtb	r3, r3
 803364e:	2b03      	cmp	r3, #3
 8033650:	d136      	bne.n	80336c0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8033652:	697b      	ldr	r3, [r7, #20]
 8033654:	f003 0302 	and.w	r3, r3, #2
 8033658:	2b02      	cmp	r3, #2
 803365a:	d109      	bne.n	8033670 <I2S_IRQHandler+0xbc>
 803365c:	687b      	ldr	r3, [r7, #4]
 803365e:	681b      	ldr	r3, [r3, #0]
 8033660:	685b      	ldr	r3, [r3, #4]
 8033662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033666:	2b80      	cmp	r3, #128	; 0x80
 8033668:	d102      	bne.n	8033670 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 803366a:	6878      	ldr	r0, [r7, #4]
 803366c:	f7ff ff45 	bl	80334fa <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8033670:	697b      	ldr	r3, [r7, #20]
 8033672:	f003 0308 	and.w	r3, r3, #8
 8033676:	2b08      	cmp	r3, #8
 8033678:	d122      	bne.n	80336c0 <I2S_IRQHandler+0x10c>
 803367a:	687b      	ldr	r3, [r7, #4]
 803367c:	681b      	ldr	r3, [r3, #0]
 803367e:	685b      	ldr	r3, [r3, #4]
 8033680:	f003 0320 	and.w	r3, r3, #32
 8033684:	2b20      	cmp	r3, #32
 8033686:	d11b      	bne.n	80336c0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033688:	687b      	ldr	r3, [r7, #4]
 803368a:	681b      	ldr	r3, [r3, #0]
 803368c:	685a      	ldr	r2, [r3, #4]
 803368e:	687b      	ldr	r3, [r7, #4]
 8033690:	681b      	ldr	r3, [r3, #0]
 8033692:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033696:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8033698:	2300      	movs	r3, #0
 803369a:	60fb      	str	r3, [r7, #12]
 803369c:	687b      	ldr	r3, [r7, #4]
 803369e:	681b      	ldr	r3, [r3, #0]
 80336a0:	689b      	ldr	r3, [r3, #8]
 80336a2:	60fb      	str	r3, [r7, #12]
 80336a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80336a6:	687b      	ldr	r3, [r7, #4]
 80336a8:	2201      	movs	r2, #1
 80336aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80336ae:	687b      	ldr	r3, [r7, #4]
 80336b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80336b2:	f043 0204 	orr.w	r2, r3, #4
 80336b6:	687b      	ldr	r3, [r7, #4]
 80336b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80336ba:	6878      	ldr	r0, [r7, #4]
 80336bc:	f7ff feb0 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80336c0:	bf00      	nop
 80336c2:	3718      	adds	r7, #24
 80336c4:	46bd      	mov	sp, r7
 80336c6:	bd80      	pop	{r7, pc}

080336c8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80336c8:	b580      	push	{r7, lr}
 80336ca:	b088      	sub	sp, #32
 80336cc:	af00      	add	r7, sp, #0
 80336ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80336d0:	687b      	ldr	r3, [r7, #4]
 80336d2:	681b      	ldr	r3, [r3, #0]
 80336d4:	689b      	ldr	r3, [r3, #8]
 80336d6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80336d8:	687b      	ldr	r3, [r7, #4]
 80336da:	681b      	ldr	r3, [r3, #0]
 80336dc:	4aa2      	ldr	r2, [pc, #648]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80336de:	4293      	cmp	r3, r2
 80336e0:	d101      	bne.n	80336e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80336e2:	4ba2      	ldr	r3, [pc, #648]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80336e4:	e001      	b.n	80336ea <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80336e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80336ea:	689b      	ldr	r3, [r3, #8]
 80336ec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80336ee:	687b      	ldr	r3, [r7, #4]
 80336f0:	681b      	ldr	r3, [r3, #0]
 80336f2:	685b      	ldr	r3, [r3, #4]
 80336f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80336f6:	687b      	ldr	r3, [r7, #4]
 80336f8:	681b      	ldr	r3, [r3, #0]
 80336fa:	4a9b      	ldr	r2, [pc, #620]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80336fc:	4293      	cmp	r3, r2
 80336fe:	d101      	bne.n	8033704 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8033700:	4b9a      	ldr	r3, [pc, #616]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033702:	e001      	b.n	8033708 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8033704:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033708:	685b      	ldr	r3, [r3, #4]
 803370a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 803370c:	687b      	ldr	r3, [r7, #4]
 803370e:	685b      	ldr	r3, [r3, #4]
 8033710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8033714:	d004      	beq.n	8033720 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8033716:	687b      	ldr	r3, [r7, #4]
 8033718:	685b      	ldr	r3, [r3, #4]
 803371a:	2b00      	cmp	r3, #0
 803371c:	f040 8099 	bne.w	8033852 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8033720:	69fb      	ldr	r3, [r7, #28]
 8033722:	f003 0302 	and.w	r3, r3, #2
 8033726:	2b02      	cmp	r3, #2
 8033728:	d107      	bne.n	803373a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 803372a:	697b      	ldr	r3, [r7, #20]
 803372c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033730:	2b00      	cmp	r3, #0
 8033732:	d002      	beq.n	803373a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8033734:	6878      	ldr	r0, [r7, #4]
 8033736:	f000 f925 	bl	8033984 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 803373a:	69bb      	ldr	r3, [r7, #24]
 803373c:	f003 0301 	and.w	r3, r3, #1
 8033740:	2b01      	cmp	r3, #1
 8033742:	d107      	bne.n	8033754 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8033744:	693b      	ldr	r3, [r7, #16]
 8033746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803374a:	2b00      	cmp	r3, #0
 803374c:	d002      	beq.n	8033754 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 803374e:	6878      	ldr	r0, [r7, #4]
 8033750:	f000 f9c8 	bl	8033ae4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8033754:	69bb      	ldr	r3, [r7, #24]
 8033756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803375a:	2b40      	cmp	r3, #64	; 0x40
 803375c:	d13a      	bne.n	80337d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 803375e:	693b      	ldr	r3, [r7, #16]
 8033760:	f003 0320 	and.w	r3, r3, #32
 8033764:	2b00      	cmp	r3, #0
 8033766:	d035      	beq.n	80337d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033768:	687b      	ldr	r3, [r7, #4]
 803376a:	681b      	ldr	r3, [r3, #0]
 803376c:	4a7e      	ldr	r2, [pc, #504]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803376e:	4293      	cmp	r3, r2
 8033770:	d101      	bne.n	8033776 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8033772:	4b7e      	ldr	r3, [pc, #504]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033774:	e001      	b.n	803377a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8033776:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803377a:	685a      	ldr	r2, [r3, #4]
 803377c:	687b      	ldr	r3, [r7, #4]
 803377e:	681b      	ldr	r3, [r3, #0]
 8033780:	4979      	ldr	r1, [pc, #484]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033782:	428b      	cmp	r3, r1
 8033784:	d101      	bne.n	803378a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8033786:	4b79      	ldr	r3, [pc, #484]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033788:	e001      	b.n	803378e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 803378a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803378e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033792:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033794:	687b      	ldr	r3, [r7, #4]
 8033796:	681b      	ldr	r3, [r3, #0]
 8033798:	685a      	ldr	r2, [r3, #4]
 803379a:	687b      	ldr	r3, [r7, #4]
 803379c:	681b      	ldr	r3, [r3, #0]
 803379e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80337a2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80337a4:	2300      	movs	r3, #0
 80337a6:	60fb      	str	r3, [r7, #12]
 80337a8:	687b      	ldr	r3, [r7, #4]
 80337aa:	681b      	ldr	r3, [r3, #0]
 80337ac:	68db      	ldr	r3, [r3, #12]
 80337ae:	60fb      	str	r3, [r7, #12]
 80337b0:	687b      	ldr	r3, [r7, #4]
 80337b2:	681b      	ldr	r3, [r3, #0]
 80337b4:	689b      	ldr	r3, [r3, #8]
 80337b6:	60fb      	str	r3, [r7, #12]
 80337b8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80337ba:	687b      	ldr	r3, [r7, #4]
 80337bc:	2201      	movs	r2, #1
 80337be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80337c2:	687b      	ldr	r3, [r7, #4]
 80337c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80337c6:	f043 0202 	orr.w	r2, r3, #2
 80337ca:	687b      	ldr	r3, [r7, #4]
 80337cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80337ce:	6878      	ldr	r0, [r7, #4]
 80337d0:	f7ff fe26 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80337d4:	69fb      	ldr	r3, [r7, #28]
 80337d6:	f003 0308 	and.w	r3, r3, #8
 80337da:	2b08      	cmp	r3, #8
 80337dc:	f040 80be 	bne.w	803395c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80337e0:	697b      	ldr	r3, [r7, #20]
 80337e2:	f003 0320 	and.w	r3, r3, #32
 80337e6:	2b00      	cmp	r3, #0
 80337e8:	f000 80b8 	beq.w	803395c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80337ec:	687b      	ldr	r3, [r7, #4]
 80337ee:	681b      	ldr	r3, [r3, #0]
 80337f0:	685a      	ldr	r2, [r3, #4]
 80337f2:	687b      	ldr	r3, [r7, #4]
 80337f4:	681b      	ldr	r3, [r3, #0]
 80337f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80337fa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80337fc:	687b      	ldr	r3, [r7, #4]
 80337fe:	681b      	ldr	r3, [r3, #0]
 8033800:	4a59      	ldr	r2, [pc, #356]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033802:	4293      	cmp	r3, r2
 8033804:	d101      	bne.n	803380a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8033806:	4b59      	ldr	r3, [pc, #356]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033808:	e001      	b.n	803380e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 803380a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803380e:	685a      	ldr	r2, [r3, #4]
 8033810:	687b      	ldr	r3, [r7, #4]
 8033812:	681b      	ldr	r3, [r3, #0]
 8033814:	4954      	ldr	r1, [pc, #336]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8033816:	428b      	cmp	r3, r1
 8033818:	d101      	bne.n	803381e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 803381a:	4b54      	ldr	r3, [pc, #336]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 803381c:	e001      	b.n	8033822 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 803381e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033822:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033826:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8033828:	2300      	movs	r3, #0
 803382a:	60bb      	str	r3, [r7, #8]
 803382c:	687b      	ldr	r3, [r7, #4]
 803382e:	681b      	ldr	r3, [r3, #0]
 8033830:	689b      	ldr	r3, [r3, #8]
 8033832:	60bb      	str	r3, [r7, #8]
 8033834:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033836:	687b      	ldr	r3, [r7, #4]
 8033838:	2201      	movs	r2, #1
 803383a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 803383e:	687b      	ldr	r3, [r7, #4]
 8033840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033842:	f043 0204 	orr.w	r2, r3, #4
 8033846:	687b      	ldr	r3, [r7, #4]
 8033848:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 803384a:	6878      	ldr	r0, [r7, #4]
 803384c:	f7ff fde8 	bl	8033420 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033850:	e084      	b.n	803395c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8033852:	69bb      	ldr	r3, [r7, #24]
 8033854:	f003 0302 	and.w	r3, r3, #2
 8033858:	2b02      	cmp	r3, #2
 803385a:	d107      	bne.n	803386c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 803385c:	693b      	ldr	r3, [r7, #16]
 803385e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8033862:	2b00      	cmp	r3, #0
 8033864:	d002      	beq.n	803386c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8033866:	6878      	ldr	r0, [r7, #4]
 8033868:	f000 f8be 	bl	80339e8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 803386c:	69fb      	ldr	r3, [r7, #28]
 803386e:	f003 0301 	and.w	r3, r3, #1
 8033872:	2b01      	cmp	r3, #1
 8033874:	d107      	bne.n	8033886 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8033876:	697b      	ldr	r3, [r7, #20]
 8033878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803387c:	2b00      	cmp	r3, #0
 803387e:	d002      	beq.n	8033886 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8033880:	6878      	ldr	r0, [r7, #4]
 8033882:	f000 f8fd 	bl	8033a80 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8033886:	69fb      	ldr	r3, [r7, #28]
 8033888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803388c:	2b40      	cmp	r3, #64	; 0x40
 803388e:	d12f      	bne.n	80338f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8033890:	697b      	ldr	r3, [r7, #20]
 8033892:	f003 0320 	and.w	r3, r3, #32
 8033896:	2b00      	cmp	r3, #0
 8033898:	d02a      	beq.n	80338f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 803389a:	687b      	ldr	r3, [r7, #4]
 803389c:	681b      	ldr	r3, [r3, #0]
 803389e:	685a      	ldr	r2, [r3, #4]
 80338a0:	687b      	ldr	r3, [r7, #4]
 80338a2:	681b      	ldr	r3, [r3, #0]
 80338a4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80338a8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80338aa:	687b      	ldr	r3, [r7, #4]
 80338ac:	681b      	ldr	r3, [r3, #0]
 80338ae:	4a2e      	ldr	r2, [pc, #184]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80338b0:	4293      	cmp	r3, r2
 80338b2:	d101      	bne.n	80338b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80338b4:	4b2d      	ldr	r3, [pc, #180]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80338b6:	e001      	b.n	80338bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80338b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80338bc:	685a      	ldr	r2, [r3, #4]
 80338be:	687b      	ldr	r3, [r7, #4]
 80338c0:	681b      	ldr	r3, [r3, #0]
 80338c2:	4929      	ldr	r1, [pc, #164]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80338c4:	428b      	cmp	r3, r1
 80338c6:	d101      	bne.n	80338cc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80338c8:	4b28      	ldr	r3, [pc, #160]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80338ca:	e001      	b.n	80338d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80338cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80338d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80338d4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80338d6:	687b      	ldr	r3, [r7, #4]
 80338d8:	2201      	movs	r2, #1
 80338da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80338de:	687b      	ldr	r3, [r7, #4]
 80338e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80338e2:	f043 0202 	orr.w	r2, r3, #2
 80338e6:	687b      	ldr	r3, [r7, #4]
 80338e8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80338ea:	6878      	ldr	r0, [r7, #4]
 80338ec:	f7ff fd98 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80338f0:	69bb      	ldr	r3, [r7, #24]
 80338f2:	f003 0308 	and.w	r3, r3, #8
 80338f6:	2b08      	cmp	r3, #8
 80338f8:	d131      	bne.n	803395e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80338fa:	693b      	ldr	r3, [r7, #16]
 80338fc:	f003 0320 	and.w	r3, r3, #32
 8033900:	2b00      	cmp	r3, #0
 8033902:	d02c      	beq.n	803395e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033904:	687b      	ldr	r3, [r7, #4]
 8033906:	681b      	ldr	r3, [r3, #0]
 8033908:	4a17      	ldr	r2, [pc, #92]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803390a:	4293      	cmp	r3, r2
 803390c:	d101      	bne.n	8033912 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 803390e:	4b17      	ldr	r3, [pc, #92]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033910:	e001      	b.n	8033916 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8033912:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033916:	685a      	ldr	r2, [r3, #4]
 8033918:	687b      	ldr	r3, [r7, #4]
 803391a:	681b      	ldr	r3, [r3, #0]
 803391c:	4912      	ldr	r1, [pc, #72]	; (8033968 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 803391e:	428b      	cmp	r3, r1
 8033920:	d101      	bne.n	8033926 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8033922:	4b12      	ldr	r3, [pc, #72]	; (803396c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8033924:	e001      	b.n	803392a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8033926:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 803392a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 803392e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033930:	687b      	ldr	r3, [r7, #4]
 8033932:	681b      	ldr	r3, [r3, #0]
 8033934:	685a      	ldr	r2, [r3, #4]
 8033936:	687b      	ldr	r3, [r7, #4]
 8033938:	681b      	ldr	r3, [r3, #0]
 803393a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 803393e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8033940:	687b      	ldr	r3, [r7, #4]
 8033942:	2201      	movs	r2, #1
 8033944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8033948:	687b      	ldr	r3, [r7, #4]
 803394a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803394c:	f043 0204 	orr.w	r2, r3, #4
 8033950:	687b      	ldr	r3, [r7, #4]
 8033952:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8033954:	6878      	ldr	r0, [r7, #4]
 8033956:	f7ff fd63 	bl	8033420 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 803395a:	e000      	b.n	803395e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 803395c:	bf00      	nop
}
 803395e:	bf00      	nop
 8033960:	3720      	adds	r7, #32
 8033962:	46bd      	mov	sp, r7
 8033964:	bd80      	pop	{r7, pc}
 8033966:	bf00      	nop
 8033968:	40003800 	.word	0x40003800
 803396c:	40003400 	.word	0x40003400

08033970 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8033970:	b480      	push	{r7}
 8033972:	b083      	sub	sp, #12
 8033974:	af00      	add	r7, sp, #0
 8033976:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8033978:	bf00      	nop
 803397a:	370c      	adds	r7, #12
 803397c:	46bd      	mov	sp, r7
 803397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033982:	4770      	bx	lr

08033984 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8033984:	b580      	push	{r7, lr}
 8033986:	b082      	sub	sp, #8
 8033988:	af00      	add	r7, sp, #0
 803398a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 803398c:	687b      	ldr	r3, [r7, #4]
 803398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8033990:	1c99      	adds	r1, r3, #2
 8033992:	687a      	ldr	r2, [r7, #4]
 8033994:	6251      	str	r1, [r2, #36]	; 0x24
 8033996:	881a      	ldrh	r2, [r3, #0]
 8033998:	687b      	ldr	r3, [r7, #4]
 803399a:	681b      	ldr	r3, [r3, #0]
 803399c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 803399e:	687b      	ldr	r3, [r7, #4]
 80339a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80339a2:	b29b      	uxth	r3, r3
 80339a4:	3b01      	subs	r3, #1
 80339a6:	b29a      	uxth	r2, r3
 80339a8:	687b      	ldr	r3, [r7, #4]
 80339aa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80339ac:	687b      	ldr	r3, [r7, #4]
 80339ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80339b0:	b29b      	uxth	r3, r3
 80339b2:	2b00      	cmp	r3, #0
 80339b4:	d113      	bne.n	80339de <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80339b6:	687b      	ldr	r3, [r7, #4]
 80339b8:	681b      	ldr	r3, [r3, #0]
 80339ba:	685a      	ldr	r2, [r3, #4]
 80339bc:	687b      	ldr	r3, [r7, #4]
 80339be:	681b      	ldr	r3, [r3, #0]
 80339c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80339c4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80339c6:	687b      	ldr	r3, [r7, #4]
 80339c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80339ca:	b29b      	uxth	r3, r3
 80339cc:	2b00      	cmp	r3, #0
 80339ce:	d106      	bne.n	80339de <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80339d0:	687b      	ldr	r3, [r7, #4]
 80339d2:	2201      	movs	r2, #1
 80339d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80339d8:	6878      	ldr	r0, [r7, #4]
 80339da:	f7ff ffc9 	bl	8033970 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80339de:	bf00      	nop
 80339e0:	3708      	adds	r7, #8
 80339e2:	46bd      	mov	sp, r7
 80339e4:	bd80      	pop	{r7, pc}
	...

080339e8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80339e8:	b580      	push	{r7, lr}
 80339ea:	b082      	sub	sp, #8
 80339ec:	af00      	add	r7, sp, #0
 80339ee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80339f0:	687b      	ldr	r3, [r7, #4]
 80339f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80339f4:	1c99      	adds	r1, r3, #2
 80339f6:	687a      	ldr	r2, [r7, #4]
 80339f8:	6251      	str	r1, [r2, #36]	; 0x24
 80339fa:	8819      	ldrh	r1, [r3, #0]
 80339fc:	687b      	ldr	r3, [r7, #4]
 80339fe:	681b      	ldr	r3, [r3, #0]
 8033a00:	4a1d      	ldr	r2, [pc, #116]	; (8033a78 <I2SEx_TxISR_I2SExt+0x90>)
 8033a02:	4293      	cmp	r3, r2
 8033a04:	d101      	bne.n	8033a0a <I2SEx_TxISR_I2SExt+0x22>
 8033a06:	4b1d      	ldr	r3, [pc, #116]	; (8033a7c <I2SEx_TxISR_I2SExt+0x94>)
 8033a08:	e001      	b.n	8033a0e <I2SEx_TxISR_I2SExt+0x26>
 8033a0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a0e:	460a      	mov	r2, r1
 8033a10:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8033a12:	687b      	ldr	r3, [r7, #4]
 8033a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033a16:	b29b      	uxth	r3, r3
 8033a18:	3b01      	subs	r3, #1
 8033a1a:	b29a      	uxth	r2, r3
 8033a1c:	687b      	ldr	r3, [r7, #4]
 8033a1e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8033a20:	687b      	ldr	r3, [r7, #4]
 8033a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033a24:	b29b      	uxth	r3, r3
 8033a26:	2b00      	cmp	r3, #0
 8033a28:	d121      	bne.n	8033a6e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8033a2a:	687b      	ldr	r3, [r7, #4]
 8033a2c:	681b      	ldr	r3, [r3, #0]
 8033a2e:	4a12      	ldr	r2, [pc, #72]	; (8033a78 <I2SEx_TxISR_I2SExt+0x90>)
 8033a30:	4293      	cmp	r3, r2
 8033a32:	d101      	bne.n	8033a38 <I2SEx_TxISR_I2SExt+0x50>
 8033a34:	4b11      	ldr	r3, [pc, #68]	; (8033a7c <I2SEx_TxISR_I2SExt+0x94>)
 8033a36:	e001      	b.n	8033a3c <I2SEx_TxISR_I2SExt+0x54>
 8033a38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a3c:	685a      	ldr	r2, [r3, #4]
 8033a3e:	687b      	ldr	r3, [r7, #4]
 8033a40:	681b      	ldr	r3, [r3, #0]
 8033a42:	490d      	ldr	r1, [pc, #52]	; (8033a78 <I2SEx_TxISR_I2SExt+0x90>)
 8033a44:	428b      	cmp	r3, r1
 8033a46:	d101      	bne.n	8033a4c <I2SEx_TxISR_I2SExt+0x64>
 8033a48:	4b0c      	ldr	r3, [pc, #48]	; (8033a7c <I2SEx_TxISR_I2SExt+0x94>)
 8033a4a:	e001      	b.n	8033a50 <I2SEx_TxISR_I2SExt+0x68>
 8033a4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033a50:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8033a54:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8033a56:	687b      	ldr	r3, [r7, #4]
 8033a58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033a5a:	b29b      	uxth	r3, r3
 8033a5c:	2b00      	cmp	r3, #0
 8033a5e:	d106      	bne.n	8033a6e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033a60:	687b      	ldr	r3, [r7, #4]
 8033a62:	2201      	movs	r2, #1
 8033a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033a68:	6878      	ldr	r0, [r7, #4]
 8033a6a:	f7ff ff81 	bl	8033970 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033a6e:	bf00      	nop
 8033a70:	3708      	adds	r7, #8
 8033a72:	46bd      	mov	sp, r7
 8033a74:	bd80      	pop	{r7, pc}
 8033a76:	bf00      	nop
 8033a78:	40003800 	.word	0x40003800
 8033a7c:	40003400 	.word	0x40003400

08033a80 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8033a80:	b580      	push	{r7, lr}
 8033a82:	b082      	sub	sp, #8
 8033a84:	af00      	add	r7, sp, #0
 8033a86:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8033a88:	687b      	ldr	r3, [r7, #4]
 8033a8a:	681b      	ldr	r3, [r3, #0]
 8033a8c:	68d8      	ldr	r0, [r3, #12]
 8033a8e:	687b      	ldr	r3, [r7, #4]
 8033a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033a92:	1c99      	adds	r1, r3, #2
 8033a94:	687a      	ldr	r2, [r7, #4]
 8033a96:	62d1      	str	r1, [r2, #44]	; 0x2c
 8033a98:	b282      	uxth	r2, r0
 8033a9a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8033a9c:	687b      	ldr	r3, [r7, #4]
 8033a9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033aa0:	b29b      	uxth	r3, r3
 8033aa2:	3b01      	subs	r3, #1
 8033aa4:	b29a      	uxth	r2, r3
 8033aa6:	687b      	ldr	r3, [r7, #4]
 8033aa8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8033aaa:	687b      	ldr	r3, [r7, #4]
 8033aac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033aae:	b29b      	uxth	r3, r3
 8033ab0:	2b00      	cmp	r3, #0
 8033ab2:	d113      	bne.n	8033adc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033ab4:	687b      	ldr	r3, [r7, #4]
 8033ab6:	681b      	ldr	r3, [r3, #0]
 8033ab8:	685a      	ldr	r2, [r3, #4]
 8033aba:	687b      	ldr	r3, [r7, #4]
 8033abc:	681b      	ldr	r3, [r3, #0]
 8033abe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033ac2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8033ac4:	687b      	ldr	r3, [r7, #4]
 8033ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033ac8:	b29b      	uxth	r3, r3
 8033aca:	2b00      	cmp	r3, #0
 8033acc:	d106      	bne.n	8033adc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033ace:	687b      	ldr	r3, [r7, #4]
 8033ad0:	2201      	movs	r2, #1
 8033ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033ad6:	6878      	ldr	r0, [r7, #4]
 8033ad8:	f7ff ff4a 	bl	8033970 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033adc:	bf00      	nop
 8033ade:	3708      	adds	r7, #8
 8033ae0:	46bd      	mov	sp, r7
 8033ae2:	bd80      	pop	{r7, pc}

08033ae4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8033ae4:	b580      	push	{r7, lr}
 8033ae6:	b082      	sub	sp, #8
 8033ae8:	af00      	add	r7, sp, #0
 8033aea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8033aec:	687b      	ldr	r3, [r7, #4]
 8033aee:	681b      	ldr	r3, [r3, #0]
 8033af0:	4a20      	ldr	r2, [pc, #128]	; (8033b74 <I2SEx_RxISR_I2SExt+0x90>)
 8033af2:	4293      	cmp	r3, r2
 8033af4:	d101      	bne.n	8033afa <I2SEx_RxISR_I2SExt+0x16>
 8033af6:	4b20      	ldr	r3, [pc, #128]	; (8033b78 <I2SEx_RxISR_I2SExt+0x94>)
 8033af8:	e001      	b.n	8033afe <I2SEx_RxISR_I2SExt+0x1a>
 8033afa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033afe:	68d8      	ldr	r0, [r3, #12]
 8033b00:	687b      	ldr	r3, [r7, #4]
 8033b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8033b04:	1c99      	adds	r1, r3, #2
 8033b06:	687a      	ldr	r2, [r7, #4]
 8033b08:	62d1      	str	r1, [r2, #44]	; 0x2c
 8033b0a:	b282      	uxth	r2, r0
 8033b0c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8033b0e:	687b      	ldr	r3, [r7, #4]
 8033b10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033b12:	b29b      	uxth	r3, r3
 8033b14:	3b01      	subs	r3, #1
 8033b16:	b29a      	uxth	r2, r3
 8033b18:	687b      	ldr	r3, [r7, #4]
 8033b1a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8033b1c:	687b      	ldr	r3, [r7, #4]
 8033b1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8033b20:	b29b      	uxth	r3, r3
 8033b22:	2b00      	cmp	r3, #0
 8033b24:	d121      	bne.n	8033b6a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8033b26:	687b      	ldr	r3, [r7, #4]
 8033b28:	681b      	ldr	r3, [r3, #0]
 8033b2a:	4a12      	ldr	r2, [pc, #72]	; (8033b74 <I2SEx_RxISR_I2SExt+0x90>)
 8033b2c:	4293      	cmp	r3, r2
 8033b2e:	d101      	bne.n	8033b34 <I2SEx_RxISR_I2SExt+0x50>
 8033b30:	4b11      	ldr	r3, [pc, #68]	; (8033b78 <I2SEx_RxISR_I2SExt+0x94>)
 8033b32:	e001      	b.n	8033b38 <I2SEx_RxISR_I2SExt+0x54>
 8033b34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033b38:	685a      	ldr	r2, [r3, #4]
 8033b3a:	687b      	ldr	r3, [r7, #4]
 8033b3c:	681b      	ldr	r3, [r3, #0]
 8033b3e:	490d      	ldr	r1, [pc, #52]	; (8033b74 <I2SEx_RxISR_I2SExt+0x90>)
 8033b40:	428b      	cmp	r3, r1
 8033b42:	d101      	bne.n	8033b48 <I2SEx_RxISR_I2SExt+0x64>
 8033b44:	4b0c      	ldr	r3, [pc, #48]	; (8033b78 <I2SEx_RxISR_I2SExt+0x94>)
 8033b46:	e001      	b.n	8033b4c <I2SEx_RxISR_I2SExt+0x68>
 8033b48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8033b4c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8033b50:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8033b52:	687b      	ldr	r3, [r7, #4]
 8033b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8033b56:	b29b      	uxth	r3, r3
 8033b58:	2b00      	cmp	r3, #0
 8033b5a:	d106      	bne.n	8033b6a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8033b5c:	687b      	ldr	r3, [r7, #4]
 8033b5e:	2201      	movs	r2, #1
 8033b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8033b64:	6878      	ldr	r0, [r7, #4]
 8033b66:	f7ff ff03 	bl	8033970 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8033b6a:	bf00      	nop
 8033b6c:	3708      	adds	r7, #8
 8033b6e:	46bd      	mov	sp, r7
 8033b70:	bd80      	pop	{r7, pc}
 8033b72:	bf00      	nop
 8033b74:	40003800 	.word	0x40003800
 8033b78:	40003400 	.word	0x40003400

08033b7c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8033b7c:	b580      	push	{r7, lr}
 8033b7e:	b084      	sub	sp, #16
 8033b80:	af00      	add	r7, sp, #0
 8033b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8033b84:	687b      	ldr	r3, [r7, #4]
 8033b86:	2b00      	cmp	r3, #0
 8033b88:	d101      	bne.n	8033b8e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8033b8a:	2301      	movs	r3, #1
 8033b8c:	e02b      	b.n	8033be6 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8033b8e:	687b      	ldr	r3, [r7, #4]
 8033b90:	681b      	ldr	r3, [r3, #0]
 8033b92:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8033b96:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8033b98:	687b      	ldr	r3, [r7, #4]
 8033b9a:	681b      	ldr	r3, [r3, #0]
 8033b9c:	f245 5255 	movw	r2, #21845	; 0x5555
 8033ba0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8033ba2:	687b      	ldr	r3, [r7, #4]
 8033ba4:	681b      	ldr	r3, [r3, #0]
 8033ba6:	687a      	ldr	r2, [r7, #4]
 8033ba8:	6852      	ldr	r2, [r2, #4]
 8033baa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8033bac:	687b      	ldr	r3, [r7, #4]
 8033bae:	681b      	ldr	r3, [r3, #0]
 8033bb0:	687a      	ldr	r2, [r7, #4]
 8033bb2:	6892      	ldr	r2, [r2, #8]
 8033bb4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8033bb6:	f7f8 fbed 	bl	802c394 <HAL_GetTick>
 8033bba:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8033bbc:	e008      	b.n	8033bd0 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8033bbe:	f7f8 fbe9 	bl	802c394 <HAL_GetTick>
 8033bc2:	4602      	mov	r2, r0
 8033bc4:	68fb      	ldr	r3, [r7, #12]
 8033bc6:	1ad3      	subs	r3, r2, r3
 8033bc8:	2b30      	cmp	r3, #48	; 0x30
 8033bca:	d901      	bls.n	8033bd0 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8033bcc:	2303      	movs	r3, #3
 8033bce:	e00a      	b.n	8033be6 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8033bd0:	687b      	ldr	r3, [r7, #4]
 8033bd2:	681b      	ldr	r3, [r3, #0]
 8033bd4:	68db      	ldr	r3, [r3, #12]
 8033bd6:	2b00      	cmp	r3, #0
 8033bd8:	d1f1      	bne.n	8033bbe <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033bda:	687b      	ldr	r3, [r7, #4]
 8033bdc:	681b      	ldr	r3, [r3, #0]
 8033bde:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033be2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033be4:	2300      	movs	r3, #0
}
 8033be6:	4618      	mov	r0, r3
 8033be8:	3710      	adds	r7, #16
 8033bea:	46bd      	mov	sp, r7
 8033bec:	bd80      	pop	{r7, pc}

08033bee <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8033bee:	b480      	push	{r7}
 8033bf0:	b083      	sub	sp, #12
 8033bf2:	af00      	add	r7, sp, #0
 8033bf4:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8033bf6:	687b      	ldr	r3, [r7, #4]
 8033bf8:	681b      	ldr	r3, [r3, #0]
 8033bfa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8033bfe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8033c00:	2300      	movs	r3, #0
}
 8033c02:	4618      	mov	r0, r3
 8033c04:	370c      	adds	r7, #12
 8033c06:	46bd      	mov	sp, r7
 8033c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033c0c:	4770      	bx	lr
	...

08033c10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8033c10:	b580      	push	{r7, lr}
 8033c12:	b084      	sub	sp, #16
 8033c14:	af00      	add	r7, sp, #0
 8033c16:	6078      	str	r0, [r7, #4]
 8033c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8033c1a:	687b      	ldr	r3, [r7, #4]
 8033c1c:	2b00      	cmp	r3, #0
 8033c1e:	d101      	bne.n	8033c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8033c20:	2301      	movs	r3, #1
 8033c22:	e0cc      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8033c24:	4b68      	ldr	r3, [pc, #416]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033c26:	681b      	ldr	r3, [r3, #0]
 8033c28:	f003 030f 	and.w	r3, r3, #15
 8033c2c:	683a      	ldr	r2, [r7, #0]
 8033c2e:	429a      	cmp	r2, r3
 8033c30:	d90c      	bls.n	8033c4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033c32:	4b65      	ldr	r3, [pc, #404]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033c34:	683a      	ldr	r2, [r7, #0]
 8033c36:	b2d2      	uxtb	r2, r2
 8033c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033c3a:	4b63      	ldr	r3, [pc, #396]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033c3c:	681b      	ldr	r3, [r3, #0]
 8033c3e:	f003 030f 	and.w	r3, r3, #15
 8033c42:	683a      	ldr	r2, [r7, #0]
 8033c44:	429a      	cmp	r2, r3
 8033c46:	d001      	beq.n	8033c4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8033c48:	2301      	movs	r3, #1
 8033c4a:	e0b8      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8033c4c:	687b      	ldr	r3, [r7, #4]
 8033c4e:	681b      	ldr	r3, [r3, #0]
 8033c50:	f003 0302 	and.w	r3, r3, #2
 8033c54:	2b00      	cmp	r3, #0
 8033c56:	d020      	beq.n	8033c9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033c58:	687b      	ldr	r3, [r7, #4]
 8033c5a:	681b      	ldr	r3, [r3, #0]
 8033c5c:	f003 0304 	and.w	r3, r3, #4
 8033c60:	2b00      	cmp	r3, #0
 8033c62:	d005      	beq.n	8033c70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8033c64:	4b59      	ldr	r3, [pc, #356]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c66:	689b      	ldr	r3, [r3, #8]
 8033c68:	4a58      	ldr	r2, [pc, #352]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8033c6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033c70:	687b      	ldr	r3, [r7, #4]
 8033c72:	681b      	ldr	r3, [r3, #0]
 8033c74:	f003 0308 	and.w	r3, r3, #8
 8033c78:	2b00      	cmp	r3, #0
 8033c7a:	d005      	beq.n	8033c88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8033c7c:	4b53      	ldr	r3, [pc, #332]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c7e:	689b      	ldr	r3, [r3, #8]
 8033c80:	4a52      	ldr	r2, [pc, #328]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8033c86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8033c88:	4b50      	ldr	r3, [pc, #320]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c8a:	689b      	ldr	r3, [r3, #8]
 8033c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8033c90:	687b      	ldr	r3, [r7, #4]
 8033c92:	689b      	ldr	r3, [r3, #8]
 8033c94:	494d      	ldr	r1, [pc, #308]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033c96:	4313      	orrs	r3, r2
 8033c98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8033c9a:	687b      	ldr	r3, [r7, #4]
 8033c9c:	681b      	ldr	r3, [r3, #0]
 8033c9e:	f003 0301 	and.w	r3, r3, #1
 8033ca2:	2b00      	cmp	r3, #0
 8033ca4:	d044      	beq.n	8033d30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8033ca6:	687b      	ldr	r3, [r7, #4]
 8033ca8:	685b      	ldr	r3, [r3, #4]
 8033caa:	2b01      	cmp	r3, #1
 8033cac:	d107      	bne.n	8033cbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8033cae:	4b47      	ldr	r3, [pc, #284]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033cb0:	681b      	ldr	r3, [r3, #0]
 8033cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8033cb6:	2b00      	cmp	r3, #0
 8033cb8:	d119      	bne.n	8033cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033cba:	2301      	movs	r3, #1
 8033cbc:	e07f      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033cbe:	687b      	ldr	r3, [r7, #4]
 8033cc0:	685b      	ldr	r3, [r3, #4]
 8033cc2:	2b02      	cmp	r3, #2
 8033cc4:	d003      	beq.n	8033cce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8033cc6:	687b      	ldr	r3, [r7, #4]
 8033cc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8033cca:	2b03      	cmp	r3, #3
 8033ccc:	d107      	bne.n	8033cde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8033cce:	4b3f      	ldr	r3, [pc, #252]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033cd0:	681b      	ldr	r3, [r3, #0]
 8033cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8033cd6:	2b00      	cmp	r3, #0
 8033cd8:	d109      	bne.n	8033cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033cda:	2301      	movs	r3, #1
 8033cdc:	e06f      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8033cde:	4b3b      	ldr	r3, [pc, #236]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033ce0:	681b      	ldr	r3, [r3, #0]
 8033ce2:	f003 0302 	and.w	r3, r3, #2
 8033ce6:	2b00      	cmp	r3, #0
 8033ce8:	d101      	bne.n	8033cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8033cea:	2301      	movs	r3, #1
 8033cec:	e067      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8033cee:	4b37      	ldr	r3, [pc, #220]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033cf0:	689b      	ldr	r3, [r3, #8]
 8033cf2:	f023 0203 	bic.w	r2, r3, #3
 8033cf6:	687b      	ldr	r3, [r7, #4]
 8033cf8:	685b      	ldr	r3, [r3, #4]
 8033cfa:	4934      	ldr	r1, [pc, #208]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033cfc:	4313      	orrs	r3, r2
 8033cfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8033d00:	f7f8 fb48 	bl	802c394 <HAL_GetTick>
 8033d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033d06:	e00a      	b.n	8033d1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8033d08:	f7f8 fb44 	bl	802c394 <HAL_GetTick>
 8033d0c:	4602      	mov	r2, r0
 8033d0e:	68fb      	ldr	r3, [r7, #12]
 8033d10:	1ad3      	subs	r3, r2, r3
 8033d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8033d16:	4293      	cmp	r3, r2
 8033d18:	d901      	bls.n	8033d1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8033d1a:	2303      	movs	r3, #3
 8033d1c:	e04f      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8033d1e:	4b2b      	ldr	r3, [pc, #172]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d20:	689b      	ldr	r3, [r3, #8]
 8033d22:	f003 020c 	and.w	r2, r3, #12
 8033d26:	687b      	ldr	r3, [r7, #4]
 8033d28:	685b      	ldr	r3, [r3, #4]
 8033d2a:	009b      	lsls	r3, r3, #2
 8033d2c:	429a      	cmp	r2, r3
 8033d2e:	d1eb      	bne.n	8033d08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8033d30:	4b25      	ldr	r3, [pc, #148]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033d32:	681b      	ldr	r3, [r3, #0]
 8033d34:	f003 030f 	and.w	r3, r3, #15
 8033d38:	683a      	ldr	r2, [r7, #0]
 8033d3a:	429a      	cmp	r2, r3
 8033d3c:	d20c      	bcs.n	8033d58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8033d3e:	4b22      	ldr	r3, [pc, #136]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033d40:	683a      	ldr	r2, [r7, #0]
 8033d42:	b2d2      	uxtb	r2, r2
 8033d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8033d46:	4b20      	ldr	r3, [pc, #128]	; (8033dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8033d48:	681b      	ldr	r3, [r3, #0]
 8033d4a:	f003 030f 	and.w	r3, r3, #15
 8033d4e:	683a      	ldr	r2, [r7, #0]
 8033d50:	429a      	cmp	r2, r3
 8033d52:	d001      	beq.n	8033d58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8033d54:	2301      	movs	r3, #1
 8033d56:	e032      	b.n	8033dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8033d58:	687b      	ldr	r3, [r7, #4]
 8033d5a:	681b      	ldr	r3, [r3, #0]
 8033d5c:	f003 0304 	and.w	r3, r3, #4
 8033d60:	2b00      	cmp	r3, #0
 8033d62:	d008      	beq.n	8033d76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8033d64:	4b19      	ldr	r3, [pc, #100]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d66:	689b      	ldr	r3, [r3, #8]
 8033d68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8033d6c:	687b      	ldr	r3, [r7, #4]
 8033d6e:	68db      	ldr	r3, [r3, #12]
 8033d70:	4916      	ldr	r1, [pc, #88]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d72:	4313      	orrs	r3, r2
 8033d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8033d76:	687b      	ldr	r3, [r7, #4]
 8033d78:	681b      	ldr	r3, [r3, #0]
 8033d7a:	f003 0308 	and.w	r3, r3, #8
 8033d7e:	2b00      	cmp	r3, #0
 8033d80:	d009      	beq.n	8033d96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8033d82:	4b12      	ldr	r3, [pc, #72]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d84:	689b      	ldr	r3, [r3, #8]
 8033d86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8033d8a:	687b      	ldr	r3, [r7, #4]
 8033d8c:	691b      	ldr	r3, [r3, #16]
 8033d8e:	00db      	lsls	r3, r3, #3
 8033d90:	490e      	ldr	r1, [pc, #56]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d92:	4313      	orrs	r3, r2
 8033d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8033d96:	f000 f821 	bl	8033ddc <HAL_RCC_GetSysClockFreq>
 8033d9a:	4601      	mov	r1, r0
 8033d9c:	4b0b      	ldr	r3, [pc, #44]	; (8033dcc <HAL_RCC_ClockConfig+0x1bc>)
 8033d9e:	689b      	ldr	r3, [r3, #8]
 8033da0:	091b      	lsrs	r3, r3, #4
 8033da2:	f003 030f 	and.w	r3, r3, #15
 8033da6:	4a0a      	ldr	r2, [pc, #40]	; (8033dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8033da8:	5cd3      	ldrb	r3, [r2, r3]
 8033daa:	fa21 f303 	lsr.w	r3, r1, r3
 8033dae:	4a09      	ldr	r2, [pc, #36]	; (8033dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8033db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8033db2:	4b09      	ldr	r3, [pc, #36]	; (8033dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8033db4:	681b      	ldr	r3, [r3, #0]
 8033db6:	4618      	mov	r0, r3
 8033db8:	f7f8 f8e6 	bl	802bf88 <HAL_InitTick>

  return HAL_OK;
 8033dbc:	2300      	movs	r3, #0
}
 8033dbe:	4618      	mov	r0, r3
 8033dc0:	3710      	adds	r7, #16
 8033dc2:	46bd      	mov	sp, r7
 8033dc4:	bd80      	pop	{r7, pc}
 8033dc6:	bf00      	nop
 8033dc8:	40023c00 	.word	0x40023c00
 8033dcc:	40023800 	.word	0x40023800
 8033dd0:	08056240 	.word	0x08056240
 8033dd4:	20000294 	.word	0x20000294
 8033dd8:	20000298 	.word	0x20000298

08033ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8033ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8033dde:	b085      	sub	sp, #20
 8033de0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8033de2:	2300      	movs	r3, #0
 8033de4:	607b      	str	r3, [r7, #4]
 8033de6:	2300      	movs	r3, #0
 8033de8:	60fb      	str	r3, [r7, #12]
 8033dea:	2300      	movs	r3, #0
 8033dec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8033dee:	2300      	movs	r3, #0
 8033df0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8033df2:	4b63      	ldr	r3, [pc, #396]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033df4:	689b      	ldr	r3, [r3, #8]
 8033df6:	f003 030c 	and.w	r3, r3, #12
 8033dfa:	2b04      	cmp	r3, #4
 8033dfc:	d007      	beq.n	8033e0e <HAL_RCC_GetSysClockFreq+0x32>
 8033dfe:	2b08      	cmp	r3, #8
 8033e00:	d008      	beq.n	8033e14 <HAL_RCC_GetSysClockFreq+0x38>
 8033e02:	2b00      	cmp	r3, #0
 8033e04:	f040 80b4 	bne.w	8033f70 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8033e08:	4b5e      	ldr	r3, [pc, #376]	; (8033f84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033e0a:	60bb      	str	r3, [r7, #8]
       break;
 8033e0c:	e0b3      	b.n	8033f76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8033e0e:	4b5e      	ldr	r3, [pc, #376]	; (8033f88 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8033e10:	60bb      	str	r3, [r7, #8]
      break;
 8033e12:	e0b0      	b.n	8033f76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8033e14:	4b5a      	ldr	r3, [pc, #360]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033e16:	685b      	ldr	r3, [r3, #4]
 8033e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8033e1c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8033e1e:	4b58      	ldr	r3, [pc, #352]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033e20:	685b      	ldr	r3, [r3, #4]
 8033e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8033e26:	2b00      	cmp	r3, #0
 8033e28:	d04a      	beq.n	8033ec0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033e2a:	4b55      	ldr	r3, [pc, #340]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033e2c:	685b      	ldr	r3, [r3, #4]
 8033e2e:	099b      	lsrs	r3, r3, #6
 8033e30:	f04f 0400 	mov.w	r4, #0
 8033e34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033e38:	f04f 0200 	mov.w	r2, #0
 8033e3c:	ea03 0501 	and.w	r5, r3, r1
 8033e40:	ea04 0602 	and.w	r6, r4, r2
 8033e44:	4629      	mov	r1, r5
 8033e46:	4632      	mov	r2, r6
 8033e48:	f04f 0300 	mov.w	r3, #0
 8033e4c:	f04f 0400 	mov.w	r4, #0
 8033e50:	0154      	lsls	r4, r2, #5
 8033e52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033e56:	014b      	lsls	r3, r1, #5
 8033e58:	4619      	mov	r1, r3
 8033e5a:	4622      	mov	r2, r4
 8033e5c:	1b49      	subs	r1, r1, r5
 8033e5e:	eb62 0206 	sbc.w	r2, r2, r6
 8033e62:	f04f 0300 	mov.w	r3, #0
 8033e66:	f04f 0400 	mov.w	r4, #0
 8033e6a:	0194      	lsls	r4, r2, #6
 8033e6c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033e70:	018b      	lsls	r3, r1, #6
 8033e72:	1a5b      	subs	r3, r3, r1
 8033e74:	eb64 0402 	sbc.w	r4, r4, r2
 8033e78:	f04f 0100 	mov.w	r1, #0
 8033e7c:	f04f 0200 	mov.w	r2, #0
 8033e80:	00e2      	lsls	r2, r4, #3
 8033e82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033e86:	00d9      	lsls	r1, r3, #3
 8033e88:	460b      	mov	r3, r1
 8033e8a:	4614      	mov	r4, r2
 8033e8c:	195b      	adds	r3, r3, r5
 8033e8e:	eb44 0406 	adc.w	r4, r4, r6
 8033e92:	f04f 0100 	mov.w	r1, #0
 8033e96:	f04f 0200 	mov.w	r2, #0
 8033e9a:	0262      	lsls	r2, r4, #9
 8033e9c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8033ea0:	0259      	lsls	r1, r3, #9
 8033ea2:	460b      	mov	r3, r1
 8033ea4:	4614      	mov	r4, r2
 8033ea6:	4618      	mov	r0, r3
 8033ea8:	4621      	mov	r1, r4
 8033eaa:	687b      	ldr	r3, [r7, #4]
 8033eac:	f04f 0400 	mov.w	r4, #0
 8033eb0:	461a      	mov	r2, r3
 8033eb2:	4623      	mov	r3, r4
 8033eb4:	f7ec ff20 	bl	8020cf8 <__aeabi_uldivmod>
 8033eb8:	4603      	mov	r3, r0
 8033eba:	460c      	mov	r4, r1
 8033ebc:	60fb      	str	r3, [r7, #12]
 8033ebe:	e049      	b.n	8033f54 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8033ec0:	4b2f      	ldr	r3, [pc, #188]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033ec2:	685b      	ldr	r3, [r3, #4]
 8033ec4:	099b      	lsrs	r3, r3, #6
 8033ec6:	f04f 0400 	mov.w	r4, #0
 8033eca:	f240 11ff 	movw	r1, #511	; 0x1ff
 8033ece:	f04f 0200 	mov.w	r2, #0
 8033ed2:	ea03 0501 	and.w	r5, r3, r1
 8033ed6:	ea04 0602 	and.w	r6, r4, r2
 8033eda:	4629      	mov	r1, r5
 8033edc:	4632      	mov	r2, r6
 8033ede:	f04f 0300 	mov.w	r3, #0
 8033ee2:	f04f 0400 	mov.w	r4, #0
 8033ee6:	0154      	lsls	r4, r2, #5
 8033ee8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8033eec:	014b      	lsls	r3, r1, #5
 8033eee:	4619      	mov	r1, r3
 8033ef0:	4622      	mov	r2, r4
 8033ef2:	1b49      	subs	r1, r1, r5
 8033ef4:	eb62 0206 	sbc.w	r2, r2, r6
 8033ef8:	f04f 0300 	mov.w	r3, #0
 8033efc:	f04f 0400 	mov.w	r4, #0
 8033f00:	0194      	lsls	r4, r2, #6
 8033f02:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8033f06:	018b      	lsls	r3, r1, #6
 8033f08:	1a5b      	subs	r3, r3, r1
 8033f0a:	eb64 0402 	sbc.w	r4, r4, r2
 8033f0e:	f04f 0100 	mov.w	r1, #0
 8033f12:	f04f 0200 	mov.w	r2, #0
 8033f16:	00e2      	lsls	r2, r4, #3
 8033f18:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8033f1c:	00d9      	lsls	r1, r3, #3
 8033f1e:	460b      	mov	r3, r1
 8033f20:	4614      	mov	r4, r2
 8033f22:	195b      	adds	r3, r3, r5
 8033f24:	eb44 0406 	adc.w	r4, r4, r6
 8033f28:	f04f 0100 	mov.w	r1, #0
 8033f2c:	f04f 0200 	mov.w	r2, #0
 8033f30:	02a2      	lsls	r2, r4, #10
 8033f32:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8033f36:	0299      	lsls	r1, r3, #10
 8033f38:	460b      	mov	r3, r1
 8033f3a:	4614      	mov	r4, r2
 8033f3c:	4618      	mov	r0, r3
 8033f3e:	4621      	mov	r1, r4
 8033f40:	687b      	ldr	r3, [r7, #4]
 8033f42:	f04f 0400 	mov.w	r4, #0
 8033f46:	461a      	mov	r2, r3
 8033f48:	4623      	mov	r3, r4
 8033f4a:	f7ec fed5 	bl	8020cf8 <__aeabi_uldivmod>
 8033f4e:	4603      	mov	r3, r0
 8033f50:	460c      	mov	r4, r1
 8033f52:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8033f54:	4b0a      	ldr	r3, [pc, #40]	; (8033f80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8033f56:	685b      	ldr	r3, [r3, #4]
 8033f58:	0c1b      	lsrs	r3, r3, #16
 8033f5a:	f003 0303 	and.w	r3, r3, #3
 8033f5e:	3301      	adds	r3, #1
 8033f60:	005b      	lsls	r3, r3, #1
 8033f62:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8033f64:	68fa      	ldr	r2, [r7, #12]
 8033f66:	683b      	ldr	r3, [r7, #0]
 8033f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8033f6c:	60bb      	str	r3, [r7, #8]
      break;
 8033f6e:	e002      	b.n	8033f76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8033f70:	4b04      	ldr	r3, [pc, #16]	; (8033f84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8033f72:	60bb      	str	r3, [r7, #8]
      break;
 8033f74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8033f76:	68bb      	ldr	r3, [r7, #8]
}
 8033f78:	4618      	mov	r0, r3
 8033f7a:	3714      	adds	r7, #20
 8033f7c:	46bd      	mov	sp, r7
 8033f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8033f80:	40023800 	.word	0x40023800
 8033f84:	00f42400 	.word	0x00f42400
 8033f88:	007a1200 	.word	0x007a1200

08033f8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8033f8c:	b480      	push	{r7}
 8033f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8033f90:	4b03      	ldr	r3, [pc, #12]	; (8033fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8033f92:	681b      	ldr	r3, [r3, #0]
}
 8033f94:	4618      	mov	r0, r3
 8033f96:	46bd      	mov	sp, r7
 8033f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033f9c:	4770      	bx	lr
 8033f9e:	bf00      	nop
 8033fa0:	20000294 	.word	0x20000294

08033fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8033fa4:	b580      	push	{r7, lr}
 8033fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8033fa8:	f7ff fff0 	bl	8033f8c <HAL_RCC_GetHCLKFreq>
 8033fac:	4601      	mov	r1, r0
 8033fae:	4b05      	ldr	r3, [pc, #20]	; (8033fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8033fb0:	689b      	ldr	r3, [r3, #8]
 8033fb2:	0a9b      	lsrs	r3, r3, #10
 8033fb4:	f003 0307 	and.w	r3, r3, #7
 8033fb8:	4a03      	ldr	r2, [pc, #12]	; (8033fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8033fba:	5cd3      	ldrb	r3, [r2, r3]
 8033fbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033fc0:	4618      	mov	r0, r3
 8033fc2:	bd80      	pop	{r7, pc}
 8033fc4:	40023800 	.word	0x40023800
 8033fc8:	08056250 	.word	0x08056250

08033fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8033fcc:	b580      	push	{r7, lr}
 8033fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8033fd0:	f7ff ffdc 	bl	8033f8c <HAL_RCC_GetHCLKFreq>
 8033fd4:	4601      	mov	r1, r0
 8033fd6:	4b05      	ldr	r3, [pc, #20]	; (8033fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8033fd8:	689b      	ldr	r3, [r3, #8]
 8033fda:	0b5b      	lsrs	r3, r3, #13
 8033fdc:	f003 0307 	and.w	r3, r3, #7
 8033fe0:	4a03      	ldr	r2, [pc, #12]	; (8033ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8033fe2:	5cd3      	ldrb	r3, [r2, r3]
 8033fe4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8033fe8:	4618      	mov	r0, r3
 8033fea:	bd80      	pop	{r7, pc}
 8033fec:	40023800 	.word	0x40023800
 8033ff0:	08056250 	.word	0x08056250

08033ff4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8033ff4:	b480      	push	{r7}
 8033ff6:	b083      	sub	sp, #12
 8033ff8:	af00      	add	r7, sp, #0
 8033ffa:	6078      	str	r0, [r7, #4]
 8033ffc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8033ffe:	687b      	ldr	r3, [r7, #4]
 8034000:	220f      	movs	r2, #15
 8034002:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8034004:	4b12      	ldr	r3, [pc, #72]	; (8034050 <HAL_RCC_GetClockConfig+0x5c>)
 8034006:	689b      	ldr	r3, [r3, #8]
 8034008:	f003 0203 	and.w	r2, r3, #3
 803400c:	687b      	ldr	r3, [r7, #4]
 803400e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8034010:	4b0f      	ldr	r3, [pc, #60]	; (8034050 <HAL_RCC_GetClockConfig+0x5c>)
 8034012:	689b      	ldr	r3, [r3, #8]
 8034014:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8034018:	687b      	ldr	r3, [r7, #4]
 803401a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 803401c:	4b0c      	ldr	r3, [pc, #48]	; (8034050 <HAL_RCC_GetClockConfig+0x5c>)
 803401e:	689b      	ldr	r3, [r3, #8]
 8034020:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8034024:	687b      	ldr	r3, [r7, #4]
 8034026:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8034028:	4b09      	ldr	r3, [pc, #36]	; (8034050 <HAL_RCC_GetClockConfig+0x5c>)
 803402a:	689b      	ldr	r3, [r3, #8]
 803402c:	08db      	lsrs	r3, r3, #3
 803402e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8034032:	687b      	ldr	r3, [r7, #4]
 8034034:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8034036:	4b07      	ldr	r3, [pc, #28]	; (8034054 <HAL_RCC_GetClockConfig+0x60>)
 8034038:	681b      	ldr	r3, [r3, #0]
 803403a:	f003 020f 	and.w	r2, r3, #15
 803403e:	683b      	ldr	r3, [r7, #0]
 8034040:	601a      	str	r2, [r3, #0]
}
 8034042:	bf00      	nop
 8034044:	370c      	adds	r7, #12
 8034046:	46bd      	mov	sp, r7
 8034048:	f85d 7b04 	ldr.w	r7, [sp], #4
 803404c:	4770      	bx	lr
 803404e:	bf00      	nop
 8034050:	40023800 	.word	0x40023800
 8034054:	40023c00 	.word	0x40023c00

08034058 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8034058:	b580      	push	{r7, lr}
 803405a:	b088      	sub	sp, #32
 803405c:	af00      	add	r7, sp, #0
 803405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8034060:	2300      	movs	r3, #0
 8034062:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8034064:	2300      	movs	r3, #0
 8034066:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8034068:	2300      	movs	r3, #0
 803406a:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 803406c:	2300      	movs	r3, #0
 803406e:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8034070:	687b      	ldr	r3, [r7, #4]
 8034072:	681b      	ldr	r3, [r3, #0]
 8034074:	f003 0301 	and.w	r3, r3, #1
 8034078:	2b00      	cmp	r3, #0
 803407a:	d010      	beq.n	803409e <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 803407c:	4b7a      	ldr	r3, [pc, #488]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803407e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034082:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8034086:	687b      	ldr	r3, [r7, #4]
 8034088:	69db      	ldr	r3, [r3, #28]
 803408a:	4977      	ldr	r1, [pc, #476]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803408c:	4313      	orrs	r3, r2
 803408e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8034092:	687b      	ldr	r3, [r7, #4]
 8034094:	69db      	ldr	r3, [r3, #28]
 8034096:	2b00      	cmp	r3, #0
 8034098:	d101      	bne.n	803409e <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 803409a:	2301      	movs	r3, #1
 803409c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 803409e:	687b      	ldr	r3, [r7, #4]
 80340a0:	681b      	ldr	r3, [r3, #0]
 80340a2:	f003 0302 	and.w	r3, r3, #2
 80340a6:	2b00      	cmp	r3, #0
 80340a8:	d010      	beq.n	80340cc <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80340aa:	4b6f      	ldr	r3, [pc, #444]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80340b0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80340b4:	687b      	ldr	r3, [r7, #4]
 80340b6:	6a1b      	ldr	r3, [r3, #32]
 80340b8:	496b      	ldr	r1, [pc, #428]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340ba:	4313      	orrs	r3, r2
 80340bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80340c0:	687b      	ldr	r3, [r7, #4]
 80340c2:	6a1b      	ldr	r3, [r3, #32]
 80340c4:	2b00      	cmp	r3, #0
 80340c6:	d101      	bne.n	80340cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 80340c8:	2301      	movs	r3, #1
 80340ca:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 80340cc:	687b      	ldr	r3, [r7, #4]
 80340ce:	681b      	ldr	r3, [r3, #0]
 80340d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80340d4:	2b00      	cmp	r3, #0
 80340d6:	d022      	beq.n	803411e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 80340d8:	4b63      	ldr	r3, [pc, #396]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80340de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80340e2:	687b      	ldr	r3, [r7, #4]
 80340e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80340e6:	4960      	ldr	r1, [pc, #384]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80340e8:	4313      	orrs	r3, r2
 80340ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 80340ee:	687b      	ldr	r3, [r7, #4]
 80340f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80340f2:	2b00      	cmp	r3, #0
 80340f4:	d101      	bne.n	80340fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 80340f6:	2301      	movs	r3, #1
 80340f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 80340fa:	687b      	ldr	r3, [r7, #4]
 80340fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80340fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8034102:	d10c      	bne.n	803411e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8034104:	4b58      	ldr	r3, [pc, #352]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803410a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 803410e:	687b      	ldr	r3, [r7, #4]
 8034110:	695b      	ldr	r3, [r3, #20]
 8034112:	3b01      	subs	r3, #1
 8034114:	021b      	lsls	r3, r3, #8
 8034116:	4954      	ldr	r1, [pc, #336]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034118:	4313      	orrs	r3, r2
 803411a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 803411e:	687b      	ldr	r3, [r7, #4]
 8034120:	681b      	ldr	r3, [r3, #0]
 8034122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8034126:	2b00      	cmp	r3, #0
 8034128:	d022      	beq.n	8034170 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 803412a:	4b4f      	ldr	r3, [pc, #316]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803412c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034130:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8034134:	687b      	ldr	r3, [r7, #4]
 8034136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034138:	494b      	ldr	r1, [pc, #300]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803413a:	4313      	orrs	r3, r2
 803413c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8034140:	687b      	ldr	r3, [r7, #4]
 8034142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034144:	2b00      	cmp	r3, #0
 8034146:	d101      	bne.n	803414c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8034148:	2301      	movs	r3, #1
 803414a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 803414c:	687b      	ldr	r3, [r7, #4]
 803414e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034150:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8034154:	d10c      	bne.n	8034170 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8034156:	4b44      	ldr	r3, [pc, #272]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034158:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803415c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8034160:	687b      	ldr	r3, [r7, #4]
 8034162:	695b      	ldr	r3, [r3, #20]
 8034164:	3b01      	subs	r3, #1
 8034166:	021b      	lsls	r3, r3, #8
 8034168:	493f      	ldr	r1, [pc, #252]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803416a:	4313      	orrs	r3, r2
 803416c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8034170:	687b      	ldr	r3, [r7, #4]
 8034172:	681b      	ldr	r3, [r3, #0]
 8034174:	f003 0308 	and.w	r3, r3, #8
 8034178:	2b00      	cmp	r3, #0
 803417a:	f000 808a 	beq.w	8034292 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 803417e:	2300      	movs	r3, #0
 8034180:	60fb      	str	r3, [r7, #12]
 8034182:	4b39      	ldr	r3, [pc, #228]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034186:	4a38      	ldr	r2, [pc, #224]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 803418c:	6413      	str	r3, [r2, #64]	; 0x40
 803418e:	4b36      	ldr	r3, [pc, #216]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034196:	60fb      	str	r3, [r7, #12]
 8034198:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 803419a:	4b34      	ldr	r3, [pc, #208]	; (803426c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 803419c:	681b      	ldr	r3, [r3, #0]
 803419e:	4a33      	ldr	r2, [pc, #204]	; (803426c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80341a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80341a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80341a6:	f7f8 f8f5 	bl	802c394 <HAL_GetTick>
 80341aa:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80341ac:	e008      	b.n	80341c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80341ae:	f7f8 f8f1 	bl	802c394 <HAL_GetTick>
 80341b2:	4602      	mov	r2, r0
 80341b4:	69bb      	ldr	r3, [r7, #24]
 80341b6:	1ad3      	subs	r3, r2, r3
 80341b8:	2b02      	cmp	r3, #2
 80341ba:	d901      	bls.n	80341c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 80341bc:	2303      	movs	r3, #3
 80341be:	e1d1      	b.n	8034564 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80341c0:	4b2a      	ldr	r3, [pc, #168]	; (803426c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80341c2:	681b      	ldr	r3, [r3, #0]
 80341c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80341c8:	2b00      	cmp	r3, #0
 80341ca:	d0f0      	beq.n	80341ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80341cc:	4b26      	ldr	r3, [pc, #152]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80341ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80341d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80341d4:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80341d6:	697b      	ldr	r3, [r7, #20]
 80341d8:	2b00      	cmp	r3, #0
 80341da:	d02f      	beq.n	803423c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80341dc:	687b      	ldr	r3, [r7, #4]
 80341de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80341e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80341e4:	697a      	ldr	r2, [r7, #20]
 80341e6:	429a      	cmp	r2, r3
 80341e8:	d028      	beq.n	803423c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80341ea:	4b1f      	ldr	r3, [pc, #124]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80341ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80341ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80341f2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80341f4:	4b1e      	ldr	r3, [pc, #120]	; (8034270 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80341f6:	2201      	movs	r2, #1
 80341f8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80341fa:	4b1d      	ldr	r3, [pc, #116]	; (8034270 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80341fc:	2200      	movs	r2, #0
 80341fe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8034200:	4a19      	ldr	r2, [pc, #100]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034202:	697b      	ldr	r3, [r7, #20]
 8034204:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8034206:	4b18      	ldr	r3, [pc, #96]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 803420a:	f003 0301 	and.w	r3, r3, #1
 803420e:	2b01      	cmp	r3, #1
 8034210:	d114      	bne.n	803423c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8034212:	f7f8 f8bf 	bl	802c394 <HAL_GetTick>
 8034216:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034218:	e00a      	b.n	8034230 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 803421a:	f7f8 f8bb 	bl	802c394 <HAL_GetTick>
 803421e:	4602      	mov	r2, r0
 8034220:	69bb      	ldr	r3, [r7, #24]
 8034222:	1ad3      	subs	r3, r2, r3
 8034224:	f241 3288 	movw	r2, #5000	; 0x1388
 8034228:	4293      	cmp	r3, r2
 803422a:	d901      	bls.n	8034230 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 803422c:	2303      	movs	r3, #3
 803422e:	e199      	b.n	8034564 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034230:	4b0d      	ldr	r3, [pc, #52]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034234:	f003 0302 	and.w	r3, r3, #2
 8034238:	2b00      	cmp	r3, #0
 803423a:	d0ee      	beq.n	803421a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 803423c:	687b      	ldr	r3, [r7, #4]
 803423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034240:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8034244:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8034248:	d114      	bne.n	8034274 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 803424a:	4b07      	ldr	r3, [pc, #28]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 803424c:	689b      	ldr	r3, [r3, #8]
 803424e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8034252:	687b      	ldr	r3, [r7, #4]
 8034254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034256:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 803425a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 803425e:	4902      	ldr	r1, [pc, #8]	; (8034268 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8034260:	4313      	orrs	r3, r2
 8034262:	608b      	str	r3, [r1, #8]
 8034264:	e00c      	b.n	8034280 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8034266:	bf00      	nop
 8034268:	40023800 	.word	0x40023800
 803426c:	40007000 	.word	0x40007000
 8034270:	42470e40 	.word	0x42470e40
 8034274:	4b89      	ldr	r3, [pc, #548]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034276:	689b      	ldr	r3, [r3, #8]
 8034278:	4a88      	ldr	r2, [pc, #544]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803427a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 803427e:	6093      	str	r3, [r2, #8]
 8034280:	4b86      	ldr	r3, [pc, #536]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034282:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8034284:	687b      	ldr	r3, [r7, #4]
 8034286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 803428c:	4983      	ldr	r1, [pc, #524]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803428e:	4313      	orrs	r3, r2
 8034290:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8034292:	687b      	ldr	r3, [r7, #4]
 8034294:	681b      	ldr	r3, [r3, #0]
 8034296:	f003 0304 	and.w	r3, r3, #4
 803429a:	2b00      	cmp	r3, #0
 803429c:	d004      	beq.n	80342a8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 803429e:	687b      	ldr	r3, [r7, #4]
 80342a0:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80342a4:	4b7e      	ldr	r3, [pc, #504]	; (80344a0 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80342a6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80342a8:	687b      	ldr	r3, [r7, #4]
 80342aa:	681b      	ldr	r3, [r3, #0]
 80342ac:	f003 0310 	and.w	r3, r3, #16
 80342b0:	2b00      	cmp	r3, #0
 80342b2:	d00a      	beq.n	80342ca <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80342b4:	4b79      	ldr	r3, [pc, #484]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80342b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80342ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80342be:	687b      	ldr	r3, [r7, #4]
 80342c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80342c2:	4976      	ldr	r1, [pc, #472]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80342c4:	4313      	orrs	r3, r2
 80342c6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80342ca:	687b      	ldr	r3, [r7, #4]
 80342cc:	681b      	ldr	r3, [r3, #0]
 80342ce:	f003 0320 	and.w	r3, r3, #32
 80342d2:	2b00      	cmp	r3, #0
 80342d4:	d011      	beq.n	80342fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80342d6:	4b71      	ldr	r3, [pc, #452]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80342d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80342dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80342e0:	687b      	ldr	r3, [r7, #4]
 80342e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342e4:	496d      	ldr	r1, [pc, #436]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80342e6:	4313      	orrs	r3, r2
 80342e8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 80342ec:	687b      	ldr	r3, [r7, #4]
 80342ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80342f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80342f4:	d101      	bne.n	80342fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 80342f6:	2301      	movs	r3, #1
 80342f8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80342fa:	687b      	ldr	r3, [r7, #4]
 80342fc:	681b      	ldr	r3, [r3, #0]
 80342fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8034302:	2b00      	cmp	r3, #0
 8034304:	d00a      	beq.n	803431c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8034306:	4b65      	ldr	r3, [pc, #404]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034308:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803430c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8034310:	687b      	ldr	r3, [r7, #4]
 8034312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8034314:	4961      	ldr	r1, [pc, #388]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034316:	4313      	orrs	r3, r2
 8034318:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 803431c:	69fb      	ldr	r3, [r7, #28]
 803431e:	2b01      	cmp	r3, #1
 8034320:	d004      	beq.n	803432c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8034322:	687b      	ldr	r3, [r7, #4]
 8034324:	681b      	ldr	r3, [r3, #0]
 8034326:	2b80      	cmp	r3, #128	; 0x80
 8034328:	f040 80c6 	bne.w	80344b8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 803432c:	4b5d      	ldr	r3, [pc, #372]	; (80344a4 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 803432e:	2200      	movs	r2, #0
 8034330:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8034332:	f7f8 f82f 	bl	802c394 <HAL_GetTick>
 8034336:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8034338:	e008      	b.n	803434c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 803433a:	f7f8 f82b 	bl	802c394 <HAL_GetTick>
 803433e:	4602      	mov	r2, r0
 8034340:	69bb      	ldr	r3, [r7, #24]
 8034342:	1ad3      	subs	r3, r2, r3
 8034344:	2b02      	cmp	r3, #2
 8034346:	d901      	bls.n	803434c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8034348:	2303      	movs	r3, #3
 803434a:	e10b      	b.n	8034564 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 803434c:	4b53      	ldr	r3, [pc, #332]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803434e:	681b      	ldr	r3, [r3, #0]
 8034350:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8034354:	2b00      	cmp	r3, #0
 8034356:	d1f0      	bne.n	803433a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8034358:	4a53      	ldr	r2, [pc, #332]	; (80344a8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 803435a:	687b      	ldr	r3, [r7, #4]
 803435c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803435e:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8034360:	687b      	ldr	r3, [r7, #4]
 8034362:	681b      	ldr	r3, [r3, #0]
 8034364:	f003 0301 	and.w	r3, r3, #1
 8034368:	2b00      	cmp	r3, #0
 803436a:	d003      	beq.n	8034374 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 803436c:	687b      	ldr	r3, [r7, #4]
 803436e:	69db      	ldr	r3, [r3, #28]
 8034370:	2b00      	cmp	r3, #0
 8034372:	d023      	beq.n	80343bc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8034374:	687b      	ldr	r3, [r7, #4]
 8034376:	681b      	ldr	r3, [r3, #0]
 8034378:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 803437c:	2b00      	cmp	r3, #0
 803437e:	d003      	beq.n	8034388 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8034380:	687b      	ldr	r3, [r7, #4]
 8034382:	6a1b      	ldr	r3, [r3, #32]
 8034384:	2b00      	cmp	r3, #0
 8034386:	d019      	beq.n	80343bc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8034388:	687b      	ldr	r3, [r7, #4]
 803438a:	681b      	ldr	r3, [r3, #0]
 803438c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8034390:	2b00      	cmp	r3, #0
 8034392:	d004      	beq.n	803439e <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8034394:	687b      	ldr	r3, [r7, #4]
 8034396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034398:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 803439c:	d00e      	beq.n	80343bc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 803439e:	687b      	ldr	r3, [r7, #4]
 80343a0:	681b      	ldr	r3, [r3, #0]
 80343a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 80343a6:	2b00      	cmp	r3, #0
 80343a8:	d019      	beq.n	80343de <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 80343aa:	687b      	ldr	r3, [r7, #4]
 80343ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80343ae:	2b00      	cmp	r3, #0
 80343b0:	d115      	bne.n	80343de <HAL_RCCEx_PeriphCLKConfig+0x386>
 80343b2:	687b      	ldr	r3, [r7, #4]
 80343b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80343b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80343ba:	d110      	bne.n	80343de <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80343bc:	687b      	ldr	r3, [r7, #4]
 80343be:	685a      	ldr	r2, [r3, #4]
 80343c0:	687b      	ldr	r3, [r7, #4]
 80343c2:	689b      	ldr	r3, [r3, #8]
 80343c4:	019b      	lsls	r3, r3, #6
 80343c6:	431a      	orrs	r2, r3
 80343c8:	687b      	ldr	r3, [r7, #4]
 80343ca:	68db      	ldr	r3, [r3, #12]
 80343cc:	061b      	lsls	r3, r3, #24
 80343ce:	431a      	orrs	r2, r3
 80343d0:	687b      	ldr	r3, [r7, #4]
 80343d2:	691b      	ldr	r3, [r3, #16]
 80343d4:	071b      	lsls	r3, r3, #28
 80343d6:	4931      	ldr	r1, [pc, #196]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80343d8:	4313      	orrs	r3, r2
 80343da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80343de:	687b      	ldr	r3, [r7, #4]
 80343e0:	681b      	ldr	r3, [r3, #0]
 80343e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80343e6:	2b00      	cmp	r3, #0
 80343e8:	d003      	beq.n	80343f2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 80343ea:	687b      	ldr	r3, [r7, #4]
 80343ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80343ee:	2b00      	cmp	r3, #0
 80343f0:	d009      	beq.n	8034406 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80343f2:	687b      	ldr	r3, [r7, #4]
 80343f4:	681b      	ldr	r3, [r3, #0]
 80343f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80343fa:	2b00      	cmp	r3, #0
 80343fc:	d026      	beq.n	803444c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80343fe:	687b      	ldr	r3, [r7, #4]
 8034400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8034402:	2b00      	cmp	r3, #0
 8034404:	d122      	bne.n	803444c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8034406:	4b25      	ldr	r3, [pc, #148]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803440c:	0e1b      	lsrs	r3, r3, #24
 803440e:	f003 030f 	and.w	r3, r3, #15
 8034412:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8034414:	687b      	ldr	r3, [r7, #4]
 8034416:	685a      	ldr	r2, [r3, #4]
 8034418:	687b      	ldr	r3, [r7, #4]
 803441a:	689b      	ldr	r3, [r3, #8]
 803441c:	019b      	lsls	r3, r3, #6
 803441e:	431a      	orrs	r2, r3
 8034420:	693b      	ldr	r3, [r7, #16]
 8034422:	061b      	lsls	r3, r3, #24
 8034424:	431a      	orrs	r2, r3
 8034426:	687b      	ldr	r3, [r7, #4]
 8034428:	691b      	ldr	r3, [r3, #16]
 803442a:	071b      	lsls	r3, r3, #28
 803442c:	491b      	ldr	r1, [pc, #108]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 803442e:	4313      	orrs	r3, r2
 8034430:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8034434:	4b19      	ldr	r3, [pc, #100]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803443a:	f023 021f 	bic.w	r2, r3, #31
 803443e:	687b      	ldr	r3, [r7, #4]
 8034440:	699b      	ldr	r3, [r3, #24]
 8034442:	3b01      	subs	r3, #1
 8034444:	4915      	ldr	r1, [pc, #84]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034446:	4313      	orrs	r3, r2
 8034448:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 803444c:	687b      	ldr	r3, [r7, #4]
 803444e:	681b      	ldr	r3, [r3, #0]
 8034450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8034454:	2b00      	cmp	r3, #0
 8034456:	d010      	beq.n	803447a <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8034458:	687b      	ldr	r3, [r7, #4]
 803445a:	685a      	ldr	r2, [r3, #4]
 803445c:	687b      	ldr	r3, [r7, #4]
 803445e:	689b      	ldr	r3, [r3, #8]
 8034460:	019b      	lsls	r3, r3, #6
 8034462:	431a      	orrs	r2, r3
 8034464:	687b      	ldr	r3, [r7, #4]
 8034466:	68db      	ldr	r3, [r3, #12]
 8034468:	061b      	lsls	r3, r3, #24
 803446a:	431a      	orrs	r2, r3
 803446c:	687b      	ldr	r3, [r7, #4]
 803446e:	691b      	ldr	r3, [r3, #16]
 8034470:	071b      	lsls	r3, r3, #28
 8034472:	490a      	ldr	r1, [pc, #40]	; (803449c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8034474:	4313      	orrs	r3, r2
 8034476:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 803447a:	4b0a      	ldr	r3, [pc, #40]	; (80344a4 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 803447c:	2201      	movs	r2, #1
 803447e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8034480:	f7f7 ff88 	bl	802c394 <HAL_GetTick>
 8034484:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8034486:	e011      	b.n	80344ac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8034488:	f7f7 ff84 	bl	802c394 <HAL_GetTick>
 803448c:	4602      	mov	r2, r0
 803448e:	69bb      	ldr	r3, [r7, #24]
 8034490:	1ad3      	subs	r3, r2, r3
 8034492:	2b02      	cmp	r3, #2
 8034494:	d90a      	bls.n	80344ac <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8034496:	2303      	movs	r3, #3
 8034498:	e064      	b.n	8034564 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 803449a:	bf00      	nop
 803449c:	40023800 	.word	0x40023800
 80344a0:	424711e0 	.word	0x424711e0
 80344a4:	42470068 	.word	0x42470068
 80344a8:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80344ac:	4b2f      	ldr	r3, [pc, #188]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80344ae:	681b      	ldr	r3, [r3, #0]
 80344b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80344b4:	2b00      	cmp	r3, #0
 80344b6:	d0e7      	beq.n	8034488 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80344b8:	687b      	ldr	r3, [r7, #4]
 80344ba:	681b      	ldr	r3, [r3, #0]
 80344bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80344c0:	2b00      	cmp	r3, #0
 80344c2:	d00a      	beq.n	80344da <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80344c4:	4b29      	ldr	r3, [pc, #164]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80344c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80344ce:	687b      	ldr	r3, [r7, #4]
 80344d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80344d2:	4926      	ldr	r1, [pc, #152]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80344d4:	4313      	orrs	r3, r2
 80344d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80344da:	687b      	ldr	r3, [r7, #4]
 80344dc:	681b      	ldr	r3, [r3, #0]
 80344de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80344e2:	2b00      	cmp	r3, #0
 80344e4:	d00a      	beq.n	80344fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80344e6:	4b21      	ldr	r3, [pc, #132]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80344e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80344ec:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80344f0:	687b      	ldr	r3, [r7, #4]
 80344f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80344f4:	491d      	ldr	r1, [pc, #116]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80344f6:	4313      	orrs	r3, r2
 80344f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80344fc:	687b      	ldr	r3, [r7, #4]
 80344fe:	681b      	ldr	r3, [r3, #0]
 8034500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8034504:	2b00      	cmp	r3, #0
 8034506:	d00a      	beq.n	803451e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8034508:	4b18      	ldr	r3, [pc, #96]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803450a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803450e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8034512:	687b      	ldr	r3, [r7, #4]
 8034514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8034516:	4915      	ldr	r1, [pc, #84]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8034518:	4313      	orrs	r3, r2
 803451a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 803451e:	687b      	ldr	r3, [r7, #4]
 8034520:	681b      	ldr	r3, [r3, #0]
 8034522:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8034526:	2b00      	cmp	r3, #0
 8034528:	d00a      	beq.n	8034540 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 803452a:	4b10      	ldr	r3, [pc, #64]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803452c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034530:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8034534:	687b      	ldr	r3, [r7, #4]
 8034536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034538:	490c      	ldr	r1, [pc, #48]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803453a:	4313      	orrs	r3, r2
 803453c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8034540:	687b      	ldr	r3, [r7, #4]
 8034542:	681b      	ldr	r3, [r3, #0]
 8034544:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8034548:	2b00      	cmp	r3, #0
 803454a:	d00a      	beq.n	8034562 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 803454c:	4b07      	ldr	r3, [pc, #28]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034552:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8034556:	687b      	ldr	r3, [r7, #4]
 8034558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 803455a:	4904      	ldr	r1, [pc, #16]	; (803456c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 803455c:	4313      	orrs	r3, r2
 803455e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8034562:	2300      	movs	r3, #0
}
 8034564:	4618      	mov	r0, r3
 8034566:	3720      	adds	r7, #32
 8034568:	46bd      	mov	sp, r7
 803456a:	bd80      	pop	{r7, pc}
 803456c:	40023800 	.word	0x40023800

08034570 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8034570:	b480      	push	{r7}
 8034572:	b085      	sub	sp, #20
 8034574:	af00      	add	r7, sp, #0
 8034576:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
#if defined(STM32F413xx) || defined(STM32F423xx)
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 |\
 8034578:	687b      	ldr	r3, [r7, #4]
 803457a:	f647 727f 	movw	r2, #32639	; 0x7f7f
 803457e:	601a      	str	r2, [r3, #0]
#endif /* STM32F413xx || STM32F423xx */



  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 8034580:	4b52      	ldr	r3, [pc, #328]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034582:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034586:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 803458a:	687b      	ldr	r3, [r7, #4]
 803458c:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 803458e:	4b4f      	ldr	r3, [pc, #316]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034594:	099b      	lsrs	r3, r3, #6
 8034596:	f3c3 0208 	ubfx	r2, r3, #0, #9
 803459a:	687b      	ldr	r3, [r7, #4]
 803459c:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 803459e:	4b4b      	ldr	r3, [pc, #300]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80345a4:	0e1b      	lsrs	r3, r3, #24
 80345a6:	f003 020f 	and.w	r2, r3, #15
 80345aa:	687b      	ldr	r3, [r7, #4]
 80345ac:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80345ae:	4b47      	ldr	r3, [pc, #284]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80345b4:	0f1b      	lsrs	r3, r3, #28
 80345b6:	f003 0207 	and.w	r2, r3, #7
 80345ba:	687b      	ldr	r3, [r7, #4]
 80345bc:	611a      	str	r2, [r3, #16]
#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the PLL/PLLI2S division factors -------------------------------------*/
  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
 80345be:	4b43      	ldr	r3, [pc, #268]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345c4:	f003 021f 	and.w	r2, r3, #31
 80345c8:	687b      	ldr	r3, [r7, #4]
 80345ca:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
 80345cc:	4b3f      	ldr	r3, [pc, #252]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345d2:	0a1b      	lsrs	r3, r3, #8
 80345d4:	f003 021f 	and.w	r2, r3, #31
 80345d8:	687b      	ldr	r3, [r7, #4]
 80345da:	615a      	str	r2, [r3, #20]
#endif /* STM32F413xx || STM32F423xx */

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80345dc:	4b3b      	ldr	r3, [pc, #236]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80345e6:	687b      	ldr	r3, [r7, #4]
 80345e8:	61da      	str	r2, [r3, #28]

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80345ea:	4b38      	ldr	r3, [pc, #224]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80345f0:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
 80345f4:	687b      	ldr	r3, [r7, #4]
 80345f6:	621a      	str	r2, [r3, #32]

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80345f8:	4b34      	ldr	r3, [pc, #208]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80345fa:	689b      	ldr	r3, [r3, #8]
 80345fc:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8034600:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8034602:	4b32      	ldr	r3, [pc, #200]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034606:	f403 7240 	and.w	r2, r3, #768	; 0x300
 803460a:	68fb      	ldr	r3, [r7, #12]
 803460c:	431a      	orrs	r2, r3
 803460e:	687b      	ldr	r3, [r7, #4]
 8034610:	625a      	str	r2, [r3, #36]	; 0x24

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 8034612:	4b2e      	ldr	r3, [pc, #184]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034614:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034618:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 803461c:	687b      	ldr	r3, [r7, #4]
 803461e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Get the CLK48 clock configuration ---------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8034620:	4b2a      	ldr	r3, [pc, #168]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034626:	f003 6200 	and.w	r2, r3, #134217728	; 0x8000000
 803462a:	687b      	ldr	r3, [r7, #4]
 803462c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 803462e:	4b27      	ldr	r3, [pc, #156]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034630:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8034634:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8034638:	687b      	ldr	r3, [r7, #4]
 803463a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Get the DFSDM1 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 803463c:	4b23      	ldr	r3, [pc, #140]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803463e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034642:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8034646:	687b      	ldr	r3, [r7, #4]
 8034648:	635a      	str	r2, [r3, #52]	; 0x34

  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 803464a:	4b20      	ldr	r3, [pc, #128]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803464c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034650:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8034654:	687b      	ldr	r3, [r7, #4]
 8034656:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the DFSDM2 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();
 8034658:	4b1c      	ldr	r3, [pc, #112]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 803465a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803465e:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8034662:	687b      	ldr	r3, [r7, #4]
 8034664:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the DFSDM2 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();
 8034666:	4b19      	ldr	r3, [pc, #100]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034668:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803466c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8034670:	687b      	ldr	r3, [r7, #4]
 8034672:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get the LPTIM1 clock configuration --------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8034674:	4b15      	ldr	r3, [pc, #84]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034676:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 803467a:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 803467e:	687b      	ldr	r3, [r7, #4]
 8034680:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the SAI1 Block Aclock configuration ---------------------------------*/
  PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();
 8034682:	4b12      	ldr	r3, [pc, #72]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034688:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 803468c:	687b      	ldr	r3, [r7, #4]
 803468e:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get the SAI1 Block B clock configuration --------------------------------*/
  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
 8034690:	4b0e      	ldr	r3, [pc, #56]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 8034692:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8034696:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 803469a:	687b      	ldr	r3, [r7, #4]
 803469c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* STM32F413xx || STM32F423xx */

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 803469e:	4b0b      	ldr	r3, [pc, #44]	; (80346cc <HAL_RCCEx_GetPeriphCLKConfig+0x15c>)
 80346a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80346a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80346a8:	2b00      	cmp	r3, #0
 80346aa:	d104      	bne.n	80346b6 <HAL_RCCEx_GetPeriphCLKConfig+0x146>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80346ac:	687b      	ldr	r3, [r7, #4]
 80346ae:	2200      	movs	r2, #0
 80346b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80346b4:	e003      	b.n	80346be <HAL_RCCEx_GetPeriphCLKConfig+0x14e>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80346b6:	687b      	ldr	r3, [r7, #4]
 80346b8:	2201      	movs	r2, #1
 80346ba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
}
 80346be:	bf00      	nop
 80346c0:	3714      	adds	r7, #20
 80346c2:	46bd      	mov	sp, r7
 80346c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80346c8:	4770      	bx	lr
 80346ca:	bf00      	nop
 80346cc:	40023800 	.word	0x40023800

080346d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80346d0:	b480      	push	{r7}
 80346d2:	b087      	sub	sp, #28
 80346d4:	af00      	add	r7, sp, #0
 80346d6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80346d8:	2300      	movs	r3, #0
 80346da:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80346dc:	2300      	movs	r3, #0
 80346de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80346e0:	2300      	movs	r3, #0
 80346e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80346e4:	2300      	movs	r3, #0
 80346e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80346e8:	687b      	ldr	r3, [r7, #4]
 80346ea:	2b01      	cmp	r3, #1
 80346ec:	d003      	beq.n	80346f6 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 80346ee:	2b02      	cmp	r3, #2
 80346f0:	f000 8098 	beq.w	8034824 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80346f4:	e12d      	b.n	8034952 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80346f6:	4b9a      	ldr	r3, [pc, #616]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80346f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80346fc:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8034700:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8034702:	68fb      	ldr	r3, [r7, #12]
 8034704:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8034708:	d00c      	beq.n	8034724 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 803470a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 803470e:	d802      	bhi.n	8034716 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8034710:	2b00      	cmp	r3, #0
 8034712:	d00a      	beq.n	803472a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8034714:	e082      	b.n	803481c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8034716:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 803471a:	d047      	beq.n	80347ac <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 803471c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8034720:	d06f      	beq.n	8034802 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 8034722:	e07b      	b.n	803481c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8034724:	4b8f      	ldr	r3, [pc, #572]	; (8034964 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034726:	617b      	str	r3, [r7, #20]
          break;
 8034728:	e07b      	b.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 803472a:	4b8d      	ldr	r3, [pc, #564]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803472c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034730:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034734:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034738:	d109      	bne.n	803474e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803473a:	4b89      	ldr	r3, [pc, #548]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803473c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034740:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034744:	4a87      	ldr	r2, [pc, #540]	; (8034964 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034746:	fbb2 f3f3 	udiv	r3, r2, r3
 803474a:	613b      	str	r3, [r7, #16]
 803474c:	e019      	b.n	8034782 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 803474e:	4b84      	ldr	r3, [pc, #528]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034750:	685b      	ldr	r3, [r3, #4]
 8034752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803475a:	d109      	bne.n	8034770 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803475c:	4b80      	ldr	r3, [pc, #512]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803475e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034762:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034766:	4a80      	ldr	r2, [pc, #512]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034768:	fbb2 f3f3 	udiv	r3, r2, r3
 803476c:	613b      	str	r3, [r7, #16]
 803476e:	e008      	b.n	8034782 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034770:	4b7b      	ldr	r3, [pc, #492]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034772:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034776:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 803477a:	4a7c      	ldr	r2, [pc, #496]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 803477c:	fbb2 f3f3 	udiv	r3, r2, r3
 8034780:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8034782:	4b77      	ldr	r3, [pc, #476]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034788:	099b      	lsrs	r3, r3, #6
 803478a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 803478e:	693b      	ldr	r3, [r7, #16]
 8034790:	fb02 f303 	mul.w	r3, r2, r3
 8034794:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8034796:	4b72      	ldr	r3, [pc, #456]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034798:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803479c:	0f1b      	lsrs	r3, r3, #28
 803479e:	f003 0307 	and.w	r3, r3, #7
 80347a2:	68ba      	ldr	r2, [r7, #8]
 80347a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80347a8:	617b      	str	r3, [r7, #20]
          break;
 80347aa:	e03a      	b.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80347ac:	4b6c      	ldr	r3, [pc, #432]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347ae:	685b      	ldr	r3, [r3, #4]
 80347b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80347b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80347b8:	d108      	bne.n	80347cc <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80347ba:	4b69      	ldr	r3, [pc, #420]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347bc:	685b      	ldr	r3, [r3, #4]
 80347be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347c2:	4a69      	ldr	r2, [pc, #420]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80347c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80347c8:	613b      	str	r3, [r7, #16]
 80347ca:	e007      	b.n	80347dc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80347cc:	4b64      	ldr	r3, [pc, #400]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347ce:	685b      	ldr	r3, [r3, #4]
 80347d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80347d4:	4a65      	ldr	r2, [pc, #404]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80347d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80347da:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80347dc:	4b60      	ldr	r3, [pc, #384]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347de:	685b      	ldr	r3, [r3, #4]
 80347e0:	099b      	lsrs	r3, r3, #6
 80347e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80347e6:	693b      	ldr	r3, [r7, #16]
 80347e8:	fb02 f303 	mul.w	r3, r2, r3
 80347ec:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80347ee:	4b5c      	ldr	r3, [pc, #368]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80347f0:	685b      	ldr	r3, [r3, #4]
 80347f2:	0f1b      	lsrs	r3, r3, #28
 80347f4:	f003 0307 	and.w	r3, r3, #7
 80347f8:	68ba      	ldr	r2, [r7, #8]
 80347fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80347fe:	617b      	str	r3, [r7, #20]
          break;
 8034800:	e00f      	b.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034802:	4b57      	ldr	r3, [pc, #348]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034804:	685b      	ldr	r3, [r3, #4]
 8034806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 803480a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803480e:	d102      	bne.n	8034816 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 8034810:	4b55      	ldr	r3, [pc, #340]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034812:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8034814:	e005      	b.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 8034816:	4b55      	ldr	r3, [pc, #340]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8034818:	617b      	str	r3, [r7, #20]
          break;
 803481a:	e002      	b.n	8034822 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 803481c:	2300      	movs	r3, #0
 803481e:	617b      	str	r3, [r7, #20]
          break;
 8034820:	bf00      	nop
        }
      }
      break;
 8034822:	e096      	b.n	8034952 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8034824:	4b4e      	ldr	r3, [pc, #312]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034826:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803482a:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 803482e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8034830:	68fb      	ldr	r3, [r7, #12]
 8034832:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8034836:	d00c      	beq.n	8034852 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8034838:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 803483c:	d802      	bhi.n	8034844 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 803483e:	2b00      	cmp	r3, #0
 8034840:	d00a      	beq.n	8034858 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8034842:	e082      	b.n	803494a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8034844:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8034848:	d047      	beq.n	80348da <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 803484a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 803484e:	d06f      	beq.n	8034930 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8034850:	e07b      	b.n	803494a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8034852:	4b44      	ldr	r3, [pc, #272]	; (8034964 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034854:	617b      	str	r3, [r7, #20]
          break;
 8034856:	e07b      	b.n	8034950 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8034858:	4b41      	ldr	r3, [pc, #260]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803485a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803485e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034862:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034866:	d109      	bne.n	803487c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8034868:	4b3d      	ldr	r3, [pc, #244]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803486a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 803486e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034872:	4a3c      	ldr	r2, [pc, #240]	; (8034964 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8034874:	fbb2 f3f3 	udiv	r3, r2, r3
 8034878:	613b      	str	r3, [r7, #16]
 803487a:	e019      	b.n	80348b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 803487c:	4b38      	ldr	r3, [pc, #224]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803487e:	685b      	ldr	r3, [r3, #4]
 8034880:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034884:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8034888:	d109      	bne.n	803489e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803488a:	4b35      	ldr	r3, [pc, #212]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803488c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8034890:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034894:	4a34      	ldr	r2, [pc, #208]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034896:	fbb2 f3f3 	udiv	r3, r2, r3
 803489a:	613b      	str	r3, [r7, #16]
 803489c:	e008      	b.n	80348b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 803489e:	4b30      	ldr	r3, [pc, #192]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80348a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80348a8:	4a30      	ldr	r2, [pc, #192]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80348aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80348ae:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80348b0:	4b2b      	ldr	r3, [pc, #172]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80348b6:	099b      	lsrs	r3, r3, #6
 80348b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80348bc:	693b      	ldr	r3, [r7, #16]
 80348be:	fb02 f303 	mul.w	r3, r2, r3
 80348c2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80348c4:	4b26      	ldr	r3, [pc, #152]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80348ca:	0f1b      	lsrs	r3, r3, #28
 80348cc:	f003 0307 	and.w	r3, r3, #7
 80348d0:	68ba      	ldr	r2, [r7, #8]
 80348d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80348d6:	617b      	str	r3, [r7, #20]
          break;
 80348d8:	e03a      	b.n	8034950 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80348da:	4b21      	ldr	r3, [pc, #132]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348dc:	685b      	ldr	r3, [r3, #4]
 80348de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80348e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80348e6:	d108      	bne.n	80348fa <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80348e8:	4b1d      	ldr	r3, [pc, #116]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348ea:	685b      	ldr	r3, [r3, #4]
 80348ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80348f0:	4a1d      	ldr	r2, [pc, #116]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80348f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80348f6:	613b      	str	r3, [r7, #16]
 80348f8:	e007      	b.n	803490a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80348fa:	4b19      	ldr	r3, [pc, #100]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80348fc:	685b      	ldr	r3, [r3, #4]
 80348fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8034902:	4a1a      	ldr	r2, [pc, #104]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8034904:	fbb2 f3f3 	udiv	r3, r2, r3
 8034908:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 803490a:	4b15      	ldr	r3, [pc, #84]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803490c:	685b      	ldr	r3, [r3, #4]
 803490e:	099b      	lsrs	r3, r3, #6
 8034910:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8034914:	693b      	ldr	r3, [r7, #16]
 8034916:	fb02 f303 	mul.w	r3, r2, r3
 803491a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 803491c:	4b10      	ldr	r3, [pc, #64]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 803491e:	685b      	ldr	r3, [r3, #4]
 8034920:	0f1b      	lsrs	r3, r3, #28
 8034922:	f003 0307 	and.w	r3, r3, #7
 8034926:	68ba      	ldr	r2, [r7, #8]
 8034928:	fbb2 f3f3 	udiv	r3, r2, r3
 803492c:	617b      	str	r3, [r7, #20]
          break;
 803492e:	e00f      	b.n	8034950 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8034930:	4b0b      	ldr	r3, [pc, #44]	; (8034960 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8034932:	685b      	ldr	r3, [r3, #4]
 8034934:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034938:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 803493c:	d102      	bne.n	8034944 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 803493e:	4b0a      	ldr	r3, [pc, #40]	; (8034968 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8034940:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8034942:	e005      	b.n	8034950 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 8034944:	4b09      	ldr	r3, [pc, #36]	; (803496c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8034946:	617b      	str	r3, [r7, #20]
          break;
 8034948:	e002      	b.n	8034950 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 803494a:	2300      	movs	r3, #0
 803494c:	617b      	str	r3, [r7, #20]
          break;
 803494e:	bf00      	nop
        }
      }
      break;
 8034950:	bf00      	nop
    }
  }
  return frequency;
 8034952:	697b      	ldr	r3, [r7, #20]
}
 8034954:	4618      	mov	r0, r3
 8034956:	371c      	adds	r7, #28
 8034958:	46bd      	mov	sp, r7
 803495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803495e:	4770      	bx	lr
 8034960:	40023800 	.word	0x40023800
 8034964:	00bb8000 	.word	0x00bb8000
 8034968:	007a1200 	.word	0x007a1200
 803496c:	00f42400 	.word	0x00f42400

08034970 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8034970:	b580      	push	{r7, lr}
 8034972:	b086      	sub	sp, #24
 8034974:	af00      	add	r7, sp, #0
 8034976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8034978:	2300      	movs	r3, #0
 803497a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 803497c:	687b      	ldr	r3, [r7, #4]
 803497e:	681b      	ldr	r3, [r3, #0]
 8034980:	f003 0301 	and.w	r3, r3, #1
 8034984:	2b00      	cmp	r3, #0
 8034986:	d075      	beq.n	8034a74 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8034988:	4ba2      	ldr	r3, [pc, #648]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 803498a:	689b      	ldr	r3, [r3, #8]
 803498c:	f003 030c 	and.w	r3, r3, #12
 8034990:	2b04      	cmp	r3, #4
 8034992:	d00c      	beq.n	80349ae <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8034994:	4b9f      	ldr	r3, [pc, #636]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034996:	689b      	ldr	r3, [r3, #8]
 8034998:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 803499c:	2b08      	cmp	r3, #8
 803499e:	d112      	bne.n	80349c6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80349a0:	4b9c      	ldr	r3, [pc, #624]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349a2:	685b      	ldr	r3, [r3, #4]
 80349a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80349a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80349ac:	d10b      	bne.n	80349c6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80349ae:	4b99      	ldr	r3, [pc, #612]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349b0:	681b      	ldr	r3, [r3, #0]
 80349b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80349b6:	2b00      	cmp	r3, #0
 80349b8:	d05b      	beq.n	8034a72 <HAL_RCC_OscConfig+0x102>
 80349ba:	687b      	ldr	r3, [r7, #4]
 80349bc:	685b      	ldr	r3, [r3, #4]
 80349be:	2b00      	cmp	r3, #0
 80349c0:	d157      	bne.n	8034a72 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80349c2:	2301      	movs	r3, #1
 80349c4:	e20b      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80349c6:	687b      	ldr	r3, [r7, #4]
 80349c8:	685b      	ldr	r3, [r3, #4]
 80349ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80349ce:	d106      	bne.n	80349de <HAL_RCC_OscConfig+0x6e>
 80349d0:	4b90      	ldr	r3, [pc, #576]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349d2:	681b      	ldr	r3, [r3, #0]
 80349d4:	4a8f      	ldr	r2, [pc, #572]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80349da:	6013      	str	r3, [r2, #0]
 80349dc:	e01d      	b.n	8034a1a <HAL_RCC_OscConfig+0xaa>
 80349de:	687b      	ldr	r3, [r7, #4]
 80349e0:	685b      	ldr	r3, [r3, #4]
 80349e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80349e6:	d10c      	bne.n	8034a02 <HAL_RCC_OscConfig+0x92>
 80349e8:	4b8a      	ldr	r3, [pc, #552]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349ea:	681b      	ldr	r3, [r3, #0]
 80349ec:	4a89      	ldr	r2, [pc, #548]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80349f2:	6013      	str	r3, [r2, #0]
 80349f4:	4b87      	ldr	r3, [pc, #540]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349f6:	681b      	ldr	r3, [r3, #0]
 80349f8:	4a86      	ldr	r2, [pc, #536]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 80349fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80349fe:	6013      	str	r3, [r2, #0]
 8034a00:	e00b      	b.n	8034a1a <HAL_RCC_OscConfig+0xaa>
 8034a02:	4b84      	ldr	r3, [pc, #528]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a04:	681b      	ldr	r3, [r3, #0]
 8034a06:	4a83      	ldr	r2, [pc, #524]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8034a0c:	6013      	str	r3, [r2, #0]
 8034a0e:	4b81      	ldr	r3, [pc, #516]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a10:	681b      	ldr	r3, [r3, #0]
 8034a12:	4a80      	ldr	r2, [pc, #512]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8034a18:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8034a1a:	687b      	ldr	r3, [r7, #4]
 8034a1c:	685b      	ldr	r3, [r3, #4]
 8034a1e:	2b00      	cmp	r3, #0
 8034a20:	d013      	beq.n	8034a4a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a22:	f7f7 fcb7 	bl	802c394 <HAL_GetTick>
 8034a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8034a28:	e008      	b.n	8034a3c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8034a2a:	f7f7 fcb3 	bl	802c394 <HAL_GetTick>
 8034a2e:	4602      	mov	r2, r0
 8034a30:	693b      	ldr	r3, [r7, #16]
 8034a32:	1ad3      	subs	r3, r2, r3
 8034a34:	2b64      	cmp	r3, #100	; 0x64
 8034a36:	d901      	bls.n	8034a3c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8034a38:	2303      	movs	r3, #3
 8034a3a:	e1d0      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8034a3c:	4b75      	ldr	r3, [pc, #468]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a3e:	681b      	ldr	r3, [r3, #0]
 8034a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8034a44:	2b00      	cmp	r3, #0
 8034a46:	d0f0      	beq.n	8034a2a <HAL_RCC_OscConfig+0xba>
 8034a48:	e014      	b.n	8034a74 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034a4a:	f7f7 fca3 	bl	802c394 <HAL_GetTick>
 8034a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8034a50:	e008      	b.n	8034a64 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8034a52:	f7f7 fc9f 	bl	802c394 <HAL_GetTick>
 8034a56:	4602      	mov	r2, r0
 8034a58:	693b      	ldr	r3, [r7, #16]
 8034a5a:	1ad3      	subs	r3, r2, r3
 8034a5c:	2b64      	cmp	r3, #100	; 0x64
 8034a5e:	d901      	bls.n	8034a64 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8034a60:	2303      	movs	r3, #3
 8034a62:	e1bc      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8034a64:	4b6b      	ldr	r3, [pc, #428]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a66:	681b      	ldr	r3, [r3, #0]
 8034a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8034a6c:	2b00      	cmp	r3, #0
 8034a6e:	d1f0      	bne.n	8034a52 <HAL_RCC_OscConfig+0xe2>
 8034a70:	e000      	b.n	8034a74 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8034a72:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8034a74:	687b      	ldr	r3, [r7, #4]
 8034a76:	681b      	ldr	r3, [r3, #0]
 8034a78:	f003 0302 	and.w	r3, r3, #2
 8034a7c:	2b00      	cmp	r3, #0
 8034a7e:	d063      	beq.n	8034b48 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8034a80:	4b64      	ldr	r3, [pc, #400]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a82:	689b      	ldr	r3, [r3, #8]
 8034a84:	f003 030c 	and.w	r3, r3, #12
 8034a88:	2b00      	cmp	r3, #0
 8034a8a:	d00b      	beq.n	8034aa4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8034a8c:	4b61      	ldr	r3, [pc, #388]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a8e:	689b      	ldr	r3, [r3, #8]
 8034a90:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8034a94:	2b08      	cmp	r3, #8
 8034a96:	d11c      	bne.n	8034ad2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8034a98:	4b5e      	ldr	r3, [pc, #376]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034a9a:	685b      	ldr	r3, [r3, #4]
 8034a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8034aa0:	2b00      	cmp	r3, #0
 8034aa2:	d116      	bne.n	8034ad2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8034aa4:	4b5b      	ldr	r3, [pc, #364]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034aa6:	681b      	ldr	r3, [r3, #0]
 8034aa8:	f003 0302 	and.w	r3, r3, #2
 8034aac:	2b00      	cmp	r3, #0
 8034aae:	d005      	beq.n	8034abc <HAL_RCC_OscConfig+0x14c>
 8034ab0:	687b      	ldr	r3, [r7, #4]
 8034ab2:	68db      	ldr	r3, [r3, #12]
 8034ab4:	2b01      	cmp	r3, #1
 8034ab6:	d001      	beq.n	8034abc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8034ab8:	2301      	movs	r3, #1
 8034aba:	e190      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8034abc:	4b55      	ldr	r3, [pc, #340]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034abe:	681b      	ldr	r3, [r3, #0]
 8034ac0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8034ac4:	687b      	ldr	r3, [r7, #4]
 8034ac6:	691b      	ldr	r3, [r3, #16]
 8034ac8:	00db      	lsls	r3, r3, #3
 8034aca:	4952      	ldr	r1, [pc, #328]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034acc:	4313      	orrs	r3, r2
 8034ace:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8034ad0:	e03a      	b.n	8034b48 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8034ad2:	687b      	ldr	r3, [r7, #4]
 8034ad4:	68db      	ldr	r3, [r3, #12]
 8034ad6:	2b00      	cmp	r3, #0
 8034ad8:	d020      	beq.n	8034b1c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8034ada:	4b4f      	ldr	r3, [pc, #316]	; (8034c18 <HAL_RCC_OscConfig+0x2a8>)
 8034adc:	2201      	movs	r2, #1
 8034ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034ae0:	f7f7 fc58 	bl	802c394 <HAL_GetTick>
 8034ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034ae6:	e008      	b.n	8034afa <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034ae8:	f7f7 fc54 	bl	802c394 <HAL_GetTick>
 8034aec:	4602      	mov	r2, r0
 8034aee:	693b      	ldr	r3, [r7, #16]
 8034af0:	1ad3      	subs	r3, r2, r3
 8034af2:	2b02      	cmp	r3, #2
 8034af4:	d901      	bls.n	8034afa <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8034af6:	2303      	movs	r3, #3
 8034af8:	e171      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8034afa:	4b46      	ldr	r3, [pc, #280]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034afc:	681b      	ldr	r3, [r3, #0]
 8034afe:	f003 0302 	and.w	r3, r3, #2
 8034b02:	2b00      	cmp	r3, #0
 8034b04:	d0f0      	beq.n	8034ae8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8034b06:	4b43      	ldr	r3, [pc, #268]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034b08:	681b      	ldr	r3, [r3, #0]
 8034b0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8034b0e:	687b      	ldr	r3, [r7, #4]
 8034b10:	691b      	ldr	r3, [r3, #16]
 8034b12:	00db      	lsls	r3, r3, #3
 8034b14:	493f      	ldr	r1, [pc, #252]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034b16:	4313      	orrs	r3, r2
 8034b18:	600b      	str	r3, [r1, #0]
 8034b1a:	e015      	b.n	8034b48 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8034b1c:	4b3e      	ldr	r3, [pc, #248]	; (8034c18 <HAL_RCC_OscConfig+0x2a8>)
 8034b1e:	2200      	movs	r2, #0
 8034b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034b22:	f7f7 fc37 	bl	802c394 <HAL_GetTick>
 8034b26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034b28:	e008      	b.n	8034b3c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8034b2a:	f7f7 fc33 	bl	802c394 <HAL_GetTick>
 8034b2e:	4602      	mov	r2, r0
 8034b30:	693b      	ldr	r3, [r7, #16]
 8034b32:	1ad3      	subs	r3, r2, r3
 8034b34:	2b02      	cmp	r3, #2
 8034b36:	d901      	bls.n	8034b3c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8034b38:	2303      	movs	r3, #3
 8034b3a:	e150      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8034b3c:	4b35      	ldr	r3, [pc, #212]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034b3e:	681b      	ldr	r3, [r3, #0]
 8034b40:	f003 0302 	and.w	r3, r3, #2
 8034b44:	2b00      	cmp	r3, #0
 8034b46:	d1f0      	bne.n	8034b2a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8034b48:	687b      	ldr	r3, [r7, #4]
 8034b4a:	681b      	ldr	r3, [r3, #0]
 8034b4c:	f003 0308 	and.w	r3, r3, #8
 8034b50:	2b00      	cmp	r3, #0
 8034b52:	d030      	beq.n	8034bb6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8034b54:	687b      	ldr	r3, [r7, #4]
 8034b56:	695b      	ldr	r3, [r3, #20]
 8034b58:	2b00      	cmp	r3, #0
 8034b5a:	d016      	beq.n	8034b8a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8034b5c:	4b2f      	ldr	r3, [pc, #188]	; (8034c1c <HAL_RCC_OscConfig+0x2ac>)
 8034b5e:	2201      	movs	r2, #1
 8034b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034b62:	f7f7 fc17 	bl	802c394 <HAL_GetTick>
 8034b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034b68:	e008      	b.n	8034b7c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034b6a:	f7f7 fc13 	bl	802c394 <HAL_GetTick>
 8034b6e:	4602      	mov	r2, r0
 8034b70:	693b      	ldr	r3, [r7, #16]
 8034b72:	1ad3      	subs	r3, r2, r3
 8034b74:	2b02      	cmp	r3, #2
 8034b76:	d901      	bls.n	8034b7c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8034b78:	2303      	movs	r3, #3
 8034b7a:	e130      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8034b7c:	4b25      	ldr	r3, [pc, #148]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034b7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034b80:	f003 0302 	and.w	r3, r3, #2
 8034b84:	2b00      	cmp	r3, #0
 8034b86:	d0f0      	beq.n	8034b6a <HAL_RCC_OscConfig+0x1fa>
 8034b88:	e015      	b.n	8034bb6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8034b8a:	4b24      	ldr	r3, [pc, #144]	; (8034c1c <HAL_RCC_OscConfig+0x2ac>)
 8034b8c:	2200      	movs	r2, #0
 8034b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034b90:	f7f7 fc00 	bl	802c394 <HAL_GetTick>
 8034b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034b96:	e008      	b.n	8034baa <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8034b98:	f7f7 fbfc 	bl	802c394 <HAL_GetTick>
 8034b9c:	4602      	mov	r2, r0
 8034b9e:	693b      	ldr	r3, [r7, #16]
 8034ba0:	1ad3      	subs	r3, r2, r3
 8034ba2:	2b02      	cmp	r3, #2
 8034ba4:	d901      	bls.n	8034baa <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8034ba6:	2303      	movs	r3, #3
 8034ba8:	e119      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8034baa:	4b1a      	ldr	r3, [pc, #104]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8034bae:	f003 0302 	and.w	r3, r3, #2
 8034bb2:	2b00      	cmp	r3, #0
 8034bb4:	d1f0      	bne.n	8034b98 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8034bb6:	687b      	ldr	r3, [r7, #4]
 8034bb8:	681b      	ldr	r3, [r3, #0]
 8034bba:	f003 0304 	and.w	r3, r3, #4
 8034bbe:	2b00      	cmp	r3, #0
 8034bc0:	f000 809f 	beq.w	8034d02 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8034bc4:	2300      	movs	r3, #0
 8034bc6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8034bc8:	4b12      	ldr	r3, [pc, #72]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034bd0:	2b00      	cmp	r3, #0
 8034bd2:	d10f      	bne.n	8034bf4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8034bd4:	2300      	movs	r3, #0
 8034bd6:	60fb      	str	r3, [r7, #12]
 8034bd8:	4b0e      	ldr	r3, [pc, #56]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034bdc:	4a0d      	ldr	r2, [pc, #52]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034bde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8034be2:	6413      	str	r3, [r2, #64]	; 0x40
 8034be4:	4b0b      	ldr	r3, [pc, #44]	; (8034c14 <HAL_RCC_OscConfig+0x2a4>)
 8034be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8034bec:	60fb      	str	r3, [r7, #12]
 8034bee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8034bf0:	2301      	movs	r3, #1
 8034bf2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034bf4:	4b0a      	ldr	r3, [pc, #40]	; (8034c20 <HAL_RCC_OscConfig+0x2b0>)
 8034bf6:	681b      	ldr	r3, [r3, #0]
 8034bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034bfc:	2b00      	cmp	r3, #0
 8034bfe:	d120      	bne.n	8034c42 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8034c00:	4b07      	ldr	r3, [pc, #28]	; (8034c20 <HAL_RCC_OscConfig+0x2b0>)
 8034c02:	681b      	ldr	r3, [r3, #0]
 8034c04:	4a06      	ldr	r2, [pc, #24]	; (8034c20 <HAL_RCC_OscConfig+0x2b0>)
 8034c06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8034c0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8034c0c:	f7f7 fbc2 	bl	802c394 <HAL_GetTick>
 8034c10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034c12:	e010      	b.n	8034c36 <HAL_RCC_OscConfig+0x2c6>
 8034c14:	40023800 	.word	0x40023800
 8034c18:	42470000 	.word	0x42470000
 8034c1c:	42470e80 	.word	0x42470e80
 8034c20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8034c24:	f7f7 fbb6 	bl	802c394 <HAL_GetTick>
 8034c28:	4602      	mov	r2, r0
 8034c2a:	693b      	ldr	r3, [r7, #16]
 8034c2c:	1ad3      	subs	r3, r2, r3
 8034c2e:	2b02      	cmp	r3, #2
 8034c30:	d901      	bls.n	8034c36 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8034c32:	2303      	movs	r3, #3
 8034c34:	e0d3      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8034c36:	4b6c      	ldr	r3, [pc, #432]	; (8034de8 <HAL_RCC_OscConfig+0x478>)
 8034c38:	681b      	ldr	r3, [r3, #0]
 8034c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8034c3e:	2b00      	cmp	r3, #0
 8034c40:	d0f0      	beq.n	8034c24 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8034c42:	687b      	ldr	r3, [r7, #4]
 8034c44:	689b      	ldr	r3, [r3, #8]
 8034c46:	2b01      	cmp	r3, #1
 8034c48:	d106      	bne.n	8034c58 <HAL_RCC_OscConfig+0x2e8>
 8034c4a:	4b68      	ldr	r3, [pc, #416]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c4e:	4a67      	ldr	r2, [pc, #412]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c50:	f043 0301 	orr.w	r3, r3, #1
 8034c54:	6713      	str	r3, [r2, #112]	; 0x70
 8034c56:	e01c      	b.n	8034c92 <HAL_RCC_OscConfig+0x322>
 8034c58:	687b      	ldr	r3, [r7, #4]
 8034c5a:	689b      	ldr	r3, [r3, #8]
 8034c5c:	2b05      	cmp	r3, #5
 8034c5e:	d10c      	bne.n	8034c7a <HAL_RCC_OscConfig+0x30a>
 8034c60:	4b62      	ldr	r3, [pc, #392]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c64:	4a61      	ldr	r2, [pc, #388]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c66:	f043 0304 	orr.w	r3, r3, #4
 8034c6a:	6713      	str	r3, [r2, #112]	; 0x70
 8034c6c:	4b5f      	ldr	r3, [pc, #380]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c70:	4a5e      	ldr	r2, [pc, #376]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c72:	f043 0301 	orr.w	r3, r3, #1
 8034c76:	6713      	str	r3, [r2, #112]	; 0x70
 8034c78:	e00b      	b.n	8034c92 <HAL_RCC_OscConfig+0x322>
 8034c7a:	4b5c      	ldr	r3, [pc, #368]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c7e:	4a5b      	ldr	r2, [pc, #364]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c80:	f023 0301 	bic.w	r3, r3, #1
 8034c84:	6713      	str	r3, [r2, #112]	; 0x70
 8034c86:	4b59      	ldr	r3, [pc, #356]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034c8a:	4a58      	ldr	r2, [pc, #352]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034c8c:	f023 0304 	bic.w	r3, r3, #4
 8034c90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8034c92:	687b      	ldr	r3, [r7, #4]
 8034c94:	689b      	ldr	r3, [r3, #8]
 8034c96:	2b00      	cmp	r3, #0
 8034c98:	d015      	beq.n	8034cc6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034c9a:	f7f7 fb7b 	bl	802c394 <HAL_GetTick>
 8034c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034ca0:	e00a      	b.n	8034cb8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034ca2:	f7f7 fb77 	bl	802c394 <HAL_GetTick>
 8034ca6:	4602      	mov	r2, r0
 8034ca8:	693b      	ldr	r3, [r7, #16]
 8034caa:	1ad3      	subs	r3, r2, r3
 8034cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8034cb0:	4293      	cmp	r3, r2
 8034cb2:	d901      	bls.n	8034cb8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8034cb4:	2303      	movs	r3, #3
 8034cb6:	e092      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8034cb8:	4b4c      	ldr	r3, [pc, #304]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034cbc:	f003 0302 	and.w	r3, r3, #2
 8034cc0:	2b00      	cmp	r3, #0
 8034cc2:	d0ee      	beq.n	8034ca2 <HAL_RCC_OscConfig+0x332>
 8034cc4:	e014      	b.n	8034cf0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8034cc6:	f7f7 fb65 	bl	802c394 <HAL_GetTick>
 8034cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034ccc:	e00a      	b.n	8034ce4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8034cce:	f7f7 fb61 	bl	802c394 <HAL_GetTick>
 8034cd2:	4602      	mov	r2, r0
 8034cd4:	693b      	ldr	r3, [r7, #16]
 8034cd6:	1ad3      	subs	r3, r2, r3
 8034cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8034cdc:	4293      	cmp	r3, r2
 8034cde:	d901      	bls.n	8034ce4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8034ce0:	2303      	movs	r3, #3
 8034ce2:	e07c      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8034ce4:	4b41      	ldr	r3, [pc, #260]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8034ce8:	f003 0302 	and.w	r3, r3, #2
 8034cec:	2b00      	cmp	r3, #0
 8034cee:	d1ee      	bne.n	8034cce <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8034cf0:	7dfb      	ldrb	r3, [r7, #23]
 8034cf2:	2b01      	cmp	r3, #1
 8034cf4:	d105      	bne.n	8034d02 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8034cf6:	4b3d      	ldr	r3, [pc, #244]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8034cfa:	4a3c      	ldr	r2, [pc, #240]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034cfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8034d00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8034d02:	687b      	ldr	r3, [r7, #4]
 8034d04:	699b      	ldr	r3, [r3, #24]
 8034d06:	2b00      	cmp	r3, #0
 8034d08:	d068      	beq.n	8034ddc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8034d0a:	4b38      	ldr	r3, [pc, #224]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034d0c:	689b      	ldr	r3, [r3, #8]
 8034d0e:	f003 030c 	and.w	r3, r3, #12
 8034d12:	2b08      	cmp	r3, #8
 8034d14:	d060      	beq.n	8034dd8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8034d16:	687b      	ldr	r3, [r7, #4]
 8034d18:	699b      	ldr	r3, [r3, #24]
 8034d1a:	2b02      	cmp	r3, #2
 8034d1c:	d145      	bne.n	8034daa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034d1e:	4b34      	ldr	r3, [pc, #208]	; (8034df0 <HAL_RCC_OscConfig+0x480>)
 8034d20:	2200      	movs	r2, #0
 8034d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034d24:	f7f7 fb36 	bl	802c394 <HAL_GetTick>
 8034d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034d2a:	e008      	b.n	8034d3e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034d2c:	f7f7 fb32 	bl	802c394 <HAL_GetTick>
 8034d30:	4602      	mov	r2, r0
 8034d32:	693b      	ldr	r3, [r7, #16]
 8034d34:	1ad3      	subs	r3, r2, r3
 8034d36:	2b02      	cmp	r3, #2
 8034d38:	d901      	bls.n	8034d3e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8034d3a:	2303      	movs	r3, #3
 8034d3c:	e04f      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034d3e:	4b2b      	ldr	r3, [pc, #172]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034d40:	681b      	ldr	r3, [r3, #0]
 8034d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034d46:	2b00      	cmp	r3, #0
 8034d48:	d1f0      	bne.n	8034d2c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8034d4a:	687b      	ldr	r3, [r7, #4]
 8034d4c:	69da      	ldr	r2, [r3, #28]
 8034d4e:	687b      	ldr	r3, [r7, #4]
 8034d50:	6a1b      	ldr	r3, [r3, #32]
 8034d52:	431a      	orrs	r2, r3
 8034d54:	687b      	ldr	r3, [r7, #4]
 8034d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8034d58:	019b      	lsls	r3, r3, #6
 8034d5a:	431a      	orrs	r2, r3
 8034d5c:	687b      	ldr	r3, [r7, #4]
 8034d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8034d60:	085b      	lsrs	r3, r3, #1
 8034d62:	3b01      	subs	r3, #1
 8034d64:	041b      	lsls	r3, r3, #16
 8034d66:	431a      	orrs	r2, r3
 8034d68:	687b      	ldr	r3, [r7, #4]
 8034d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8034d6c:	061b      	lsls	r3, r3, #24
 8034d6e:	431a      	orrs	r2, r3
 8034d70:	687b      	ldr	r3, [r7, #4]
 8034d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8034d74:	071b      	lsls	r3, r3, #28
 8034d76:	491d      	ldr	r1, [pc, #116]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034d78:	4313      	orrs	r3, r2
 8034d7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8034d7c:	4b1c      	ldr	r3, [pc, #112]	; (8034df0 <HAL_RCC_OscConfig+0x480>)
 8034d7e:	2201      	movs	r2, #1
 8034d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034d82:	f7f7 fb07 	bl	802c394 <HAL_GetTick>
 8034d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034d88:	e008      	b.n	8034d9c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034d8a:	f7f7 fb03 	bl	802c394 <HAL_GetTick>
 8034d8e:	4602      	mov	r2, r0
 8034d90:	693b      	ldr	r3, [r7, #16]
 8034d92:	1ad3      	subs	r3, r2, r3
 8034d94:	2b02      	cmp	r3, #2
 8034d96:	d901      	bls.n	8034d9c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8034d98:	2303      	movs	r3, #3
 8034d9a:	e020      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8034d9c:	4b13      	ldr	r3, [pc, #76]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034d9e:	681b      	ldr	r3, [r3, #0]
 8034da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034da4:	2b00      	cmp	r3, #0
 8034da6:	d0f0      	beq.n	8034d8a <HAL_RCC_OscConfig+0x41a>
 8034da8:	e018      	b.n	8034ddc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8034daa:	4b11      	ldr	r3, [pc, #68]	; (8034df0 <HAL_RCC_OscConfig+0x480>)
 8034dac:	2200      	movs	r2, #0
 8034dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8034db0:	f7f7 faf0 	bl	802c394 <HAL_GetTick>
 8034db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034db6:	e008      	b.n	8034dca <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8034db8:	f7f7 faec 	bl	802c394 <HAL_GetTick>
 8034dbc:	4602      	mov	r2, r0
 8034dbe:	693b      	ldr	r3, [r7, #16]
 8034dc0:	1ad3      	subs	r3, r2, r3
 8034dc2:	2b02      	cmp	r3, #2
 8034dc4:	d901      	bls.n	8034dca <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8034dc6:	2303      	movs	r3, #3
 8034dc8:	e009      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8034dca:	4b08      	ldr	r3, [pc, #32]	; (8034dec <HAL_RCC_OscConfig+0x47c>)
 8034dcc:	681b      	ldr	r3, [r3, #0]
 8034dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8034dd2:	2b00      	cmp	r3, #0
 8034dd4:	d1f0      	bne.n	8034db8 <HAL_RCC_OscConfig+0x448>
 8034dd6:	e001      	b.n	8034ddc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8034dd8:	2301      	movs	r3, #1
 8034dda:	e000      	b.n	8034dde <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8034ddc:	2300      	movs	r3, #0
}
 8034dde:	4618      	mov	r0, r3
 8034de0:	3718      	adds	r7, #24
 8034de2:	46bd      	mov	sp, r7
 8034de4:	bd80      	pop	{r7, pc}
 8034de6:	bf00      	nop
 8034de8:	40007000 	.word	0x40007000
 8034dec:	40023800 	.word	0x40023800
 8034df0:	42470060 	.word	0x42470060

08034df4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8034df4:	b580      	push	{r7, lr}
 8034df6:	b082      	sub	sp, #8
 8034df8:	af00      	add	r7, sp, #0
 8034dfa:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8034dfc:	687b      	ldr	r3, [r7, #4]
 8034dfe:	2b00      	cmp	r3, #0
 8034e00:	d101      	bne.n	8034e06 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8034e02:	2301      	movs	r3, #1
 8034e04:	e01c      	b.n	8034e40 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8034e06:	687b      	ldr	r3, [r7, #4]
 8034e08:	795b      	ldrb	r3, [r3, #5]
 8034e0a:	b2db      	uxtb	r3, r3
 8034e0c:	2b00      	cmp	r3, #0
 8034e0e:	d105      	bne.n	8034e1c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8034e10:	687b      	ldr	r3, [r7, #4]
 8034e12:	2200      	movs	r2, #0
 8034e14:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8034e16:	6878      	ldr	r0, [r7, #4]
 8034e18:	f7f6 fe70 	bl	802bafc <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8034e1c:	687b      	ldr	r3, [r7, #4]
 8034e1e:	2202      	movs	r2, #2
 8034e20:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8034e22:	687b      	ldr	r3, [r7, #4]
 8034e24:	681b      	ldr	r3, [r3, #0]
 8034e26:	681a      	ldr	r2, [r3, #0]
 8034e28:	687b      	ldr	r3, [r7, #4]
 8034e2a:	681b      	ldr	r3, [r3, #0]
 8034e2c:	f042 0204 	orr.w	r2, r2, #4
 8034e30:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8034e32:	687b      	ldr	r3, [r7, #4]
 8034e34:	2201      	movs	r2, #1
 8034e36:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8034e38:	687b      	ldr	r3, [r7, #4]
 8034e3a:	2200      	movs	r2, #0
 8034e3c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8034e3e:	2300      	movs	r3, #0
}
 8034e40:	4618      	mov	r0, r3
 8034e42:	3708      	adds	r7, #8
 8034e44:	46bd      	mov	sp, r7
 8034e46:	bd80      	pop	{r7, pc}

08034e48 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8034e48:	b580      	push	{r7, lr}
 8034e4a:	b084      	sub	sp, #16
 8034e4c:	af00      	add	r7, sp, #0
 8034e4e:	6078      	str	r0, [r7, #4]
 8034e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8034e52:	2300      	movs	r3, #0
 8034e54:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8034e56:	687b      	ldr	r3, [r7, #4]
 8034e58:	791b      	ldrb	r3, [r3, #4]
 8034e5a:	2b01      	cmp	r3, #1
 8034e5c:	d101      	bne.n	8034e62 <HAL_RNG_GenerateRandomNumber+0x1a>
 8034e5e:	2302      	movs	r3, #2
 8034e60:	e03d      	b.n	8034ede <HAL_RNG_GenerateRandomNumber+0x96>
 8034e62:	687b      	ldr	r3, [r7, #4]
 8034e64:	2201      	movs	r2, #1
 8034e66:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8034e68:	687b      	ldr	r3, [r7, #4]
 8034e6a:	795b      	ldrb	r3, [r3, #5]
 8034e6c:	b2db      	uxtb	r3, r3
 8034e6e:	2b01      	cmp	r3, #1
 8034e70:	d12c      	bne.n	8034ecc <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8034e72:	687b      	ldr	r3, [r7, #4]
 8034e74:	2202      	movs	r2, #2
 8034e76:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8034e78:	f7f7 fa8c 	bl	802c394 <HAL_GetTick>
 8034e7c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034e7e:	e011      	b.n	8034ea4 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8034e80:	f7f7 fa88 	bl	802c394 <HAL_GetTick>
 8034e84:	4602      	mov	r2, r0
 8034e86:	68bb      	ldr	r3, [r7, #8]
 8034e88:	1ad3      	subs	r3, r2, r3
 8034e8a:	2b02      	cmp	r3, #2
 8034e8c:	d90a      	bls.n	8034ea4 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8034e8e:	687b      	ldr	r3, [r7, #4]
 8034e90:	2201      	movs	r2, #1
 8034e92:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8034e94:	687b      	ldr	r3, [r7, #4]
 8034e96:	2202      	movs	r2, #2
 8034e98:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8034e9a:	687b      	ldr	r3, [r7, #4]
 8034e9c:	2200      	movs	r2, #0
 8034e9e:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8034ea0:	2301      	movs	r3, #1
 8034ea2:	e01c      	b.n	8034ede <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8034ea4:	687b      	ldr	r3, [r7, #4]
 8034ea6:	681b      	ldr	r3, [r3, #0]
 8034ea8:	685b      	ldr	r3, [r3, #4]
 8034eaa:	f003 0301 	and.w	r3, r3, #1
 8034eae:	2b01      	cmp	r3, #1
 8034eb0:	d1e6      	bne.n	8034e80 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8034eb2:	687b      	ldr	r3, [r7, #4]
 8034eb4:	681b      	ldr	r3, [r3, #0]
 8034eb6:	689a      	ldr	r2, [r3, #8]
 8034eb8:	687b      	ldr	r3, [r7, #4]
 8034eba:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8034ebc:	687b      	ldr	r3, [r7, #4]
 8034ebe:	68da      	ldr	r2, [r3, #12]
 8034ec0:	683b      	ldr	r3, [r7, #0]
 8034ec2:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8034ec4:	687b      	ldr	r3, [r7, #4]
 8034ec6:	2201      	movs	r2, #1
 8034ec8:	715a      	strb	r2, [r3, #5]
 8034eca:	e004      	b.n	8034ed6 <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8034ecc:	687b      	ldr	r3, [r7, #4]
 8034ece:	2204      	movs	r2, #4
 8034ed0:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8034ed2:	2301      	movs	r3, #1
 8034ed4:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8034ed6:	687b      	ldr	r3, [r7, #4]
 8034ed8:	2200      	movs	r2, #0
 8034eda:	711a      	strb	r2, [r3, #4]

  return status;
 8034edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8034ede:	4618      	mov	r0, r3
 8034ee0:	3710      	adds	r7, #16
 8034ee2:	46bd      	mov	sp, r7
 8034ee4:	bd80      	pop	{r7, pc}

08034ee6 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8034ee6:	b580      	push	{r7, lr}
 8034ee8:	b082      	sub	sp, #8
 8034eea:	af00      	add	r7, sp, #0
 8034eec:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8034eee:	687b      	ldr	r3, [r7, #4]
 8034ef0:	2b00      	cmp	r3, #0
 8034ef2:	d101      	bne.n	8034ef8 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8034ef4:	2301      	movs	r3, #1
 8034ef6:	e083      	b.n	8035000 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8034ef8:	687b      	ldr	r3, [r7, #4]
 8034efa:	7f5b      	ldrb	r3, [r3, #29]
 8034efc:	b2db      	uxtb	r3, r3
 8034efe:	2b00      	cmp	r3, #0
 8034f00:	d105      	bne.n	8034f0e <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8034f02:	687b      	ldr	r3, [r7, #4]
 8034f04:	2200      	movs	r2, #0
 8034f06:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8034f08:	6878      	ldr	r0, [r7, #4]
 8034f0a:	f7f6 fe19 	bl	802bb40 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8034f0e:	687b      	ldr	r3, [r7, #4]
 8034f10:	2202      	movs	r2, #2
 8034f12:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8034f14:	687b      	ldr	r3, [r7, #4]
 8034f16:	681b      	ldr	r3, [r3, #0]
 8034f18:	22ca      	movs	r2, #202	; 0xca
 8034f1a:	625a      	str	r2, [r3, #36]	; 0x24
 8034f1c:	687b      	ldr	r3, [r7, #4]
 8034f1e:	681b      	ldr	r3, [r3, #0]
 8034f20:	2253      	movs	r2, #83	; 0x53
 8034f22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8034f24:	6878      	ldr	r0, [r7, #4]
 8034f26:	f000 faa8 	bl	803547a <RTC_EnterInitMode>
 8034f2a:	4603      	mov	r3, r0
 8034f2c:	2b00      	cmp	r3, #0
 8034f2e:	d008      	beq.n	8034f42 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034f30:	687b      	ldr	r3, [r7, #4]
 8034f32:	681b      	ldr	r3, [r3, #0]
 8034f34:	22ff      	movs	r2, #255	; 0xff
 8034f36:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8034f38:	687b      	ldr	r3, [r7, #4]
 8034f3a:	2204      	movs	r2, #4
 8034f3c:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8034f3e:	2301      	movs	r3, #1
 8034f40:	e05e      	b.n	8035000 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8034f42:	687b      	ldr	r3, [r7, #4]
 8034f44:	681b      	ldr	r3, [r3, #0]
 8034f46:	689b      	ldr	r3, [r3, #8]
 8034f48:	687a      	ldr	r2, [r7, #4]
 8034f4a:	6812      	ldr	r2, [r2, #0]
 8034f4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8034f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8034f54:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8034f56:	687b      	ldr	r3, [r7, #4]
 8034f58:	681b      	ldr	r3, [r3, #0]
 8034f5a:	6899      	ldr	r1, [r3, #8]
 8034f5c:	687b      	ldr	r3, [r7, #4]
 8034f5e:	685a      	ldr	r2, [r3, #4]
 8034f60:	687b      	ldr	r3, [r7, #4]
 8034f62:	691b      	ldr	r3, [r3, #16]
 8034f64:	431a      	orrs	r2, r3
 8034f66:	687b      	ldr	r3, [r7, #4]
 8034f68:	695b      	ldr	r3, [r3, #20]
 8034f6a:	431a      	orrs	r2, r3
 8034f6c:	687b      	ldr	r3, [r7, #4]
 8034f6e:	681b      	ldr	r3, [r3, #0]
 8034f70:	430a      	orrs	r2, r1
 8034f72:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8034f74:	687b      	ldr	r3, [r7, #4]
 8034f76:	681b      	ldr	r3, [r3, #0]
 8034f78:	687a      	ldr	r2, [r7, #4]
 8034f7a:	68d2      	ldr	r2, [r2, #12]
 8034f7c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8034f7e:	687b      	ldr	r3, [r7, #4]
 8034f80:	681b      	ldr	r3, [r3, #0]
 8034f82:	6919      	ldr	r1, [r3, #16]
 8034f84:	687b      	ldr	r3, [r7, #4]
 8034f86:	689b      	ldr	r3, [r3, #8]
 8034f88:	041a      	lsls	r2, r3, #16
 8034f8a:	687b      	ldr	r3, [r7, #4]
 8034f8c:	681b      	ldr	r3, [r3, #0]
 8034f8e:	430a      	orrs	r2, r1
 8034f90:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8034f92:	687b      	ldr	r3, [r7, #4]
 8034f94:	681b      	ldr	r3, [r3, #0]
 8034f96:	68da      	ldr	r2, [r3, #12]
 8034f98:	687b      	ldr	r3, [r7, #4]
 8034f9a:	681b      	ldr	r3, [r3, #0]
 8034f9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8034fa0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8034fa2:	687b      	ldr	r3, [r7, #4]
 8034fa4:	681b      	ldr	r3, [r3, #0]
 8034fa6:	689b      	ldr	r3, [r3, #8]
 8034fa8:	f003 0320 	and.w	r3, r3, #32
 8034fac:	2b00      	cmp	r3, #0
 8034fae:	d10e      	bne.n	8034fce <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8034fb0:	6878      	ldr	r0, [r7, #4]
 8034fb2:	f000 fa3a 	bl	803542a <HAL_RTC_WaitForSynchro>
 8034fb6:	4603      	mov	r3, r0
 8034fb8:	2b00      	cmp	r3, #0
 8034fba:	d008      	beq.n	8034fce <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034fbc:	687b      	ldr	r3, [r7, #4]
 8034fbe:	681b      	ldr	r3, [r3, #0]
 8034fc0:	22ff      	movs	r2, #255	; 0xff
 8034fc2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8034fc4:	687b      	ldr	r3, [r7, #4]
 8034fc6:	2204      	movs	r2, #4
 8034fc8:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8034fca:	2301      	movs	r3, #1
 8034fcc:	e018      	b.n	8035000 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8034fce:	687b      	ldr	r3, [r7, #4]
 8034fd0:	681b      	ldr	r3, [r3, #0]
 8034fd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8034fd4:	687b      	ldr	r3, [r7, #4]
 8034fd6:	681b      	ldr	r3, [r3, #0]
 8034fd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8034fdc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8034fde:	687b      	ldr	r3, [r7, #4]
 8034fe0:	681b      	ldr	r3, [r3, #0]
 8034fe2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8034fe4:	687b      	ldr	r3, [r7, #4]
 8034fe6:	699a      	ldr	r2, [r3, #24]
 8034fe8:	687b      	ldr	r3, [r7, #4]
 8034fea:	681b      	ldr	r3, [r3, #0]
 8034fec:	430a      	orrs	r2, r1
 8034fee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8034ff0:	687b      	ldr	r3, [r7, #4]
 8034ff2:	681b      	ldr	r3, [r3, #0]
 8034ff4:	22ff      	movs	r2, #255	; 0xff
 8034ff6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8034ff8:	687b      	ldr	r3, [r7, #4]
 8034ffa:	2201      	movs	r2, #1
 8034ffc:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8034ffe:	2300      	movs	r3, #0
  }
}
 8035000:	4618      	mov	r0, r3
 8035002:	3708      	adds	r7, #8
 8035004:	46bd      	mov	sp, r7
 8035006:	bd80      	pop	{r7, pc}

08035008 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8035008:	b590      	push	{r4, r7, lr}
 803500a:	b087      	sub	sp, #28
 803500c:	af00      	add	r7, sp, #0
 803500e:	60f8      	str	r0, [r7, #12]
 8035010:	60b9      	str	r1, [r7, #8]
 8035012:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8035014:	2300      	movs	r3, #0
 8035016:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8035018:	68fb      	ldr	r3, [r7, #12]
 803501a:	7f1b      	ldrb	r3, [r3, #28]
 803501c:	2b01      	cmp	r3, #1
 803501e:	d101      	bne.n	8035024 <HAL_RTC_SetTime+0x1c>
 8035020:	2302      	movs	r3, #2
 8035022:	e0aa      	b.n	803517a <HAL_RTC_SetTime+0x172>
 8035024:	68fb      	ldr	r3, [r7, #12]
 8035026:	2201      	movs	r2, #1
 8035028:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 803502a:	68fb      	ldr	r3, [r7, #12]
 803502c:	2202      	movs	r2, #2
 803502e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8035030:	687b      	ldr	r3, [r7, #4]
 8035032:	2b00      	cmp	r3, #0
 8035034:	d126      	bne.n	8035084 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8035036:	68fb      	ldr	r3, [r7, #12]
 8035038:	681b      	ldr	r3, [r3, #0]
 803503a:	689b      	ldr	r3, [r3, #8]
 803503c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035040:	2b00      	cmp	r3, #0
 8035042:	d102      	bne.n	803504a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8035044:	68bb      	ldr	r3, [r7, #8]
 8035046:	2200      	movs	r2, #0
 8035048:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 803504a:	68bb      	ldr	r3, [r7, #8]
 803504c:	781b      	ldrb	r3, [r3, #0]
 803504e:	4618      	mov	r0, r3
 8035050:	f000 fa3f 	bl	80354d2 <RTC_ByteToBcd2>
 8035054:	4603      	mov	r3, r0
 8035056:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8035058:	68bb      	ldr	r3, [r7, #8]
 803505a:	785b      	ldrb	r3, [r3, #1]
 803505c:	4618      	mov	r0, r3
 803505e:	f000 fa38 	bl	80354d2 <RTC_ByteToBcd2>
 8035062:	4603      	mov	r3, r0
 8035064:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8035066:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8035068:	68bb      	ldr	r3, [r7, #8]
 803506a:	789b      	ldrb	r3, [r3, #2]
 803506c:	4618      	mov	r0, r3
 803506e:	f000 fa30 	bl	80354d2 <RTC_ByteToBcd2>
 8035072:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8035074:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8035078:	68bb      	ldr	r3, [r7, #8]
 803507a:	78db      	ldrb	r3, [r3, #3]
 803507c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 803507e:	4313      	orrs	r3, r2
 8035080:	617b      	str	r3, [r7, #20]
 8035082:	e018      	b.n	80350b6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8035084:	68fb      	ldr	r3, [r7, #12]
 8035086:	681b      	ldr	r3, [r3, #0]
 8035088:	689b      	ldr	r3, [r3, #8]
 803508a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803508e:	2b00      	cmp	r3, #0
 8035090:	d102      	bne.n	8035098 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8035092:	68bb      	ldr	r3, [r7, #8]
 8035094:	2200      	movs	r2, #0
 8035096:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8035098:	68bb      	ldr	r3, [r7, #8]
 803509a:	781b      	ldrb	r3, [r3, #0]
 803509c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 803509e:	68bb      	ldr	r3, [r7, #8]
 80350a0:	785b      	ldrb	r3, [r3, #1]
 80350a2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80350a4:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80350a6:	68ba      	ldr	r2, [r7, #8]
 80350a8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80350aa:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80350ac:	68bb      	ldr	r3, [r7, #8]
 80350ae:	78db      	ldrb	r3, [r3, #3]
 80350b0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80350b2:	4313      	orrs	r3, r2
 80350b4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80350b6:	68fb      	ldr	r3, [r7, #12]
 80350b8:	681b      	ldr	r3, [r3, #0]
 80350ba:	22ca      	movs	r2, #202	; 0xca
 80350bc:	625a      	str	r2, [r3, #36]	; 0x24
 80350be:	68fb      	ldr	r3, [r7, #12]
 80350c0:	681b      	ldr	r3, [r3, #0]
 80350c2:	2253      	movs	r2, #83	; 0x53
 80350c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80350c6:	68f8      	ldr	r0, [r7, #12]
 80350c8:	f000 f9d7 	bl	803547a <RTC_EnterInitMode>
 80350cc:	4603      	mov	r3, r0
 80350ce:	2b00      	cmp	r3, #0
 80350d0:	d00b      	beq.n	80350ea <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80350d2:	68fb      	ldr	r3, [r7, #12]
 80350d4:	681b      	ldr	r3, [r3, #0]
 80350d6:	22ff      	movs	r2, #255	; 0xff
 80350d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80350da:	68fb      	ldr	r3, [r7, #12]
 80350dc:	2204      	movs	r2, #4
 80350de:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80350e0:	68fb      	ldr	r3, [r7, #12]
 80350e2:	2200      	movs	r2, #0
 80350e4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80350e6:	2301      	movs	r3, #1
 80350e8:	e047      	b.n	803517a <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80350ea:	68fb      	ldr	r3, [r7, #12]
 80350ec:	681a      	ldr	r2, [r3, #0]
 80350ee:	697b      	ldr	r3, [r7, #20]
 80350f0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80350f4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80350f8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80350fa:	68fb      	ldr	r3, [r7, #12]
 80350fc:	681b      	ldr	r3, [r3, #0]
 80350fe:	689a      	ldr	r2, [r3, #8]
 8035100:	68fb      	ldr	r3, [r7, #12]
 8035102:	681b      	ldr	r3, [r3, #0]
 8035104:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8035108:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 803510a:	68fb      	ldr	r3, [r7, #12]
 803510c:	681b      	ldr	r3, [r3, #0]
 803510e:	6899      	ldr	r1, [r3, #8]
 8035110:	68bb      	ldr	r3, [r7, #8]
 8035112:	68da      	ldr	r2, [r3, #12]
 8035114:	68bb      	ldr	r3, [r7, #8]
 8035116:	691b      	ldr	r3, [r3, #16]
 8035118:	431a      	orrs	r2, r3
 803511a:	68fb      	ldr	r3, [r7, #12]
 803511c:	681b      	ldr	r3, [r3, #0]
 803511e:	430a      	orrs	r2, r1
 8035120:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8035122:	68fb      	ldr	r3, [r7, #12]
 8035124:	681b      	ldr	r3, [r3, #0]
 8035126:	68da      	ldr	r2, [r3, #12]
 8035128:	68fb      	ldr	r3, [r7, #12]
 803512a:	681b      	ldr	r3, [r3, #0]
 803512c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8035130:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8035132:	68fb      	ldr	r3, [r7, #12]
 8035134:	681b      	ldr	r3, [r3, #0]
 8035136:	689b      	ldr	r3, [r3, #8]
 8035138:	f003 0320 	and.w	r3, r3, #32
 803513c:	2b00      	cmp	r3, #0
 803513e:	d111      	bne.n	8035164 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8035140:	68f8      	ldr	r0, [r7, #12]
 8035142:	f000 f972 	bl	803542a <HAL_RTC_WaitForSynchro>
 8035146:	4603      	mov	r3, r0
 8035148:	2b00      	cmp	r3, #0
 803514a:	d00b      	beq.n	8035164 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803514c:	68fb      	ldr	r3, [r7, #12]
 803514e:	681b      	ldr	r3, [r3, #0]
 8035150:	22ff      	movs	r2, #255	; 0xff
 8035152:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8035154:	68fb      	ldr	r3, [r7, #12]
 8035156:	2204      	movs	r2, #4
 8035158:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 803515a:	68fb      	ldr	r3, [r7, #12]
 803515c:	2200      	movs	r2, #0
 803515e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8035160:	2301      	movs	r3, #1
 8035162:	e00a      	b.n	803517a <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035164:	68fb      	ldr	r3, [r7, #12]
 8035166:	681b      	ldr	r3, [r3, #0]
 8035168:	22ff      	movs	r2, #255	; 0xff
 803516a:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 803516c:	68fb      	ldr	r3, [r7, #12]
 803516e:	2201      	movs	r2, #1
 8035170:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8035172:	68fb      	ldr	r3, [r7, #12]
 8035174:	2200      	movs	r2, #0
 8035176:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8035178:	2300      	movs	r3, #0
  }
}
 803517a:	4618      	mov	r0, r3
 803517c:	371c      	adds	r7, #28
 803517e:	46bd      	mov	sp, r7
 8035180:	bd90      	pop	{r4, r7, pc}

08035182 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8035182:	b580      	push	{r7, lr}
 8035184:	b086      	sub	sp, #24
 8035186:	af00      	add	r7, sp, #0
 8035188:	60f8      	str	r0, [r7, #12]
 803518a:	60b9      	str	r1, [r7, #8]
 803518c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 803518e:	2300      	movs	r3, #0
 8035190:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8035192:	68fb      	ldr	r3, [r7, #12]
 8035194:	681b      	ldr	r3, [r3, #0]
 8035196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8035198:	68bb      	ldr	r3, [r7, #8]
 803519a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 803519c:	68fb      	ldr	r3, [r7, #12]
 803519e:	681b      	ldr	r3, [r3, #0]
 80351a0:	691b      	ldr	r3, [r3, #16]
 80351a2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80351a6:	68bb      	ldr	r3, [r7, #8]
 80351a8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80351aa:	68fb      	ldr	r3, [r7, #12]
 80351ac:	681b      	ldr	r3, [r3, #0]
 80351ae:	681b      	ldr	r3, [r3, #0]
 80351b0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80351b4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80351b8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80351ba:	697b      	ldr	r3, [r7, #20]
 80351bc:	0c1b      	lsrs	r3, r3, #16
 80351be:	b2db      	uxtb	r3, r3
 80351c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80351c4:	b2da      	uxtb	r2, r3
 80351c6:	68bb      	ldr	r3, [r7, #8]
 80351c8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80351ca:	697b      	ldr	r3, [r7, #20]
 80351cc:	0a1b      	lsrs	r3, r3, #8
 80351ce:	b2db      	uxtb	r3, r3
 80351d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80351d4:	b2da      	uxtb	r2, r3
 80351d6:	68bb      	ldr	r3, [r7, #8]
 80351d8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80351da:	697b      	ldr	r3, [r7, #20]
 80351dc:	b2db      	uxtb	r3, r3
 80351de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80351e2:	b2da      	uxtb	r2, r3
 80351e4:	68bb      	ldr	r3, [r7, #8]
 80351e6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80351e8:	697b      	ldr	r3, [r7, #20]
 80351ea:	0c1b      	lsrs	r3, r3, #16
 80351ec:	b2db      	uxtb	r3, r3
 80351ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80351f2:	b2da      	uxtb	r2, r3
 80351f4:	68bb      	ldr	r3, [r7, #8]
 80351f6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80351f8:	687b      	ldr	r3, [r7, #4]
 80351fa:	2b00      	cmp	r3, #0
 80351fc:	d11a      	bne.n	8035234 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80351fe:	68bb      	ldr	r3, [r7, #8]
 8035200:	781b      	ldrb	r3, [r3, #0]
 8035202:	4618      	mov	r0, r3
 8035204:	f000 f983 	bl	803550e <RTC_Bcd2ToByte>
 8035208:	4603      	mov	r3, r0
 803520a:	461a      	mov	r2, r3
 803520c:	68bb      	ldr	r3, [r7, #8]
 803520e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8035210:	68bb      	ldr	r3, [r7, #8]
 8035212:	785b      	ldrb	r3, [r3, #1]
 8035214:	4618      	mov	r0, r3
 8035216:	f000 f97a 	bl	803550e <RTC_Bcd2ToByte>
 803521a:	4603      	mov	r3, r0
 803521c:	461a      	mov	r2, r3
 803521e:	68bb      	ldr	r3, [r7, #8]
 8035220:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8035222:	68bb      	ldr	r3, [r7, #8]
 8035224:	789b      	ldrb	r3, [r3, #2]
 8035226:	4618      	mov	r0, r3
 8035228:	f000 f971 	bl	803550e <RTC_Bcd2ToByte>
 803522c:	4603      	mov	r3, r0
 803522e:	461a      	mov	r2, r3
 8035230:	68bb      	ldr	r3, [r7, #8]
 8035232:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8035234:	2300      	movs	r3, #0
}
 8035236:	4618      	mov	r0, r3
 8035238:	3718      	adds	r7, #24
 803523a:	46bd      	mov	sp, r7
 803523c:	bd80      	pop	{r7, pc}

0803523e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 803523e:	b590      	push	{r4, r7, lr}
 8035240:	b087      	sub	sp, #28
 8035242:	af00      	add	r7, sp, #0
 8035244:	60f8      	str	r0, [r7, #12]
 8035246:	60b9      	str	r1, [r7, #8]
 8035248:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 803524a:	2300      	movs	r3, #0
 803524c:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 803524e:	68fb      	ldr	r3, [r7, #12]
 8035250:	7f1b      	ldrb	r3, [r3, #28]
 8035252:	2b01      	cmp	r3, #1
 8035254:	d101      	bne.n	803525a <HAL_RTC_SetDate+0x1c>
 8035256:	2302      	movs	r3, #2
 8035258:	e094      	b.n	8035384 <HAL_RTC_SetDate+0x146>
 803525a:	68fb      	ldr	r3, [r7, #12]
 803525c:	2201      	movs	r2, #1
 803525e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8035260:	68fb      	ldr	r3, [r7, #12]
 8035262:	2202      	movs	r2, #2
 8035264:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8035266:	687b      	ldr	r3, [r7, #4]
 8035268:	2b00      	cmp	r3, #0
 803526a:	d10e      	bne.n	803528a <HAL_RTC_SetDate+0x4c>
 803526c:	68bb      	ldr	r3, [r7, #8]
 803526e:	785b      	ldrb	r3, [r3, #1]
 8035270:	f003 0310 	and.w	r3, r3, #16
 8035274:	2b00      	cmp	r3, #0
 8035276:	d008      	beq.n	803528a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8035278:	68bb      	ldr	r3, [r7, #8]
 803527a:	785b      	ldrb	r3, [r3, #1]
 803527c:	f023 0310 	bic.w	r3, r3, #16
 8035280:	b2db      	uxtb	r3, r3
 8035282:	330a      	adds	r3, #10
 8035284:	b2da      	uxtb	r2, r3
 8035286:	68bb      	ldr	r3, [r7, #8]
 8035288:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 803528a:	687b      	ldr	r3, [r7, #4]
 803528c:	2b00      	cmp	r3, #0
 803528e:	d11c      	bne.n	80352ca <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8035290:	68bb      	ldr	r3, [r7, #8]
 8035292:	78db      	ldrb	r3, [r3, #3]
 8035294:	4618      	mov	r0, r3
 8035296:	f000 f91c 	bl	80354d2 <RTC_ByteToBcd2>
 803529a:	4603      	mov	r3, r0
 803529c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 803529e:	68bb      	ldr	r3, [r7, #8]
 80352a0:	785b      	ldrb	r3, [r3, #1]
 80352a2:	4618      	mov	r0, r3
 80352a4:	f000 f915 	bl	80354d2 <RTC_ByteToBcd2>
 80352a8:	4603      	mov	r3, r0
 80352aa:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80352ac:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80352ae:	68bb      	ldr	r3, [r7, #8]
 80352b0:	789b      	ldrb	r3, [r3, #2]
 80352b2:	4618      	mov	r0, r3
 80352b4:	f000 f90d 	bl	80354d2 <RTC_ByteToBcd2>
 80352b8:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80352ba:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80352be:	68bb      	ldr	r3, [r7, #8]
 80352c0:	781b      	ldrb	r3, [r3, #0]
 80352c2:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80352c4:	4313      	orrs	r3, r2
 80352c6:	617b      	str	r3, [r7, #20]
 80352c8:	e00e      	b.n	80352e8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80352ca:	68bb      	ldr	r3, [r7, #8]
 80352cc:	78db      	ldrb	r3, [r3, #3]
 80352ce:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80352d0:	68bb      	ldr	r3, [r7, #8]
 80352d2:	785b      	ldrb	r3, [r3, #1]
 80352d4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80352d6:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80352d8:	68ba      	ldr	r2, [r7, #8]
 80352da:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80352dc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80352de:	68bb      	ldr	r3, [r7, #8]
 80352e0:	781b      	ldrb	r3, [r3, #0]
 80352e2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80352e4:	4313      	orrs	r3, r2
 80352e6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80352e8:	68fb      	ldr	r3, [r7, #12]
 80352ea:	681b      	ldr	r3, [r3, #0]
 80352ec:	22ca      	movs	r2, #202	; 0xca
 80352ee:	625a      	str	r2, [r3, #36]	; 0x24
 80352f0:	68fb      	ldr	r3, [r7, #12]
 80352f2:	681b      	ldr	r3, [r3, #0]
 80352f4:	2253      	movs	r2, #83	; 0x53
 80352f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80352f8:	68f8      	ldr	r0, [r7, #12]
 80352fa:	f000 f8be 	bl	803547a <RTC_EnterInitMode>
 80352fe:	4603      	mov	r3, r0
 8035300:	2b00      	cmp	r3, #0
 8035302:	d00b      	beq.n	803531c <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035304:	68fb      	ldr	r3, [r7, #12]
 8035306:	681b      	ldr	r3, [r3, #0]
 8035308:	22ff      	movs	r2, #255	; 0xff
 803530a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 803530c:	68fb      	ldr	r3, [r7, #12]
 803530e:	2204      	movs	r2, #4
 8035310:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8035312:	68fb      	ldr	r3, [r7, #12]
 8035314:	2200      	movs	r2, #0
 8035316:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8035318:	2301      	movs	r3, #1
 803531a:	e033      	b.n	8035384 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 803531c:	68fb      	ldr	r3, [r7, #12]
 803531e:	681a      	ldr	r2, [r3, #0]
 8035320:	697b      	ldr	r3, [r7, #20]
 8035322:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8035326:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 803532a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 803532c:	68fb      	ldr	r3, [r7, #12]
 803532e:	681b      	ldr	r3, [r3, #0]
 8035330:	68da      	ldr	r2, [r3, #12]
 8035332:	68fb      	ldr	r3, [r7, #12]
 8035334:	681b      	ldr	r3, [r3, #0]
 8035336:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 803533a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 803533c:	68fb      	ldr	r3, [r7, #12]
 803533e:	681b      	ldr	r3, [r3, #0]
 8035340:	689b      	ldr	r3, [r3, #8]
 8035342:	f003 0320 	and.w	r3, r3, #32
 8035346:	2b00      	cmp	r3, #0
 8035348:	d111      	bne.n	803536e <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 803534a:	68f8      	ldr	r0, [r7, #12]
 803534c:	f000 f86d 	bl	803542a <HAL_RTC_WaitForSynchro>
 8035350:	4603      	mov	r3, r0
 8035352:	2b00      	cmp	r3, #0
 8035354:	d00b      	beq.n	803536e <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8035356:	68fb      	ldr	r3, [r7, #12]
 8035358:	681b      	ldr	r3, [r3, #0]
 803535a:	22ff      	movs	r2, #255	; 0xff
 803535c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 803535e:	68fb      	ldr	r3, [r7, #12]
 8035360:	2204      	movs	r2, #4
 8035362:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8035364:	68fb      	ldr	r3, [r7, #12]
 8035366:	2200      	movs	r2, #0
 8035368:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 803536a:	2301      	movs	r3, #1
 803536c:	e00a      	b.n	8035384 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 803536e:	68fb      	ldr	r3, [r7, #12]
 8035370:	681b      	ldr	r3, [r3, #0]
 8035372:	22ff      	movs	r2, #255	; 0xff
 8035374:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8035376:	68fb      	ldr	r3, [r7, #12]
 8035378:	2201      	movs	r2, #1
 803537a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 803537c:	68fb      	ldr	r3, [r7, #12]
 803537e:	2200      	movs	r2, #0
 8035380:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8035382:	2300      	movs	r3, #0
  }
}
 8035384:	4618      	mov	r0, r3
 8035386:	371c      	adds	r7, #28
 8035388:	46bd      	mov	sp, r7
 803538a:	bd90      	pop	{r4, r7, pc}

0803538c <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 803538c:	b580      	push	{r7, lr}
 803538e:	b086      	sub	sp, #24
 8035390:	af00      	add	r7, sp, #0
 8035392:	60f8      	str	r0, [r7, #12]
 8035394:	60b9      	str	r1, [r7, #8]
 8035396:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8035398:	2300      	movs	r3, #0
 803539a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 803539c:	68fb      	ldr	r3, [r7, #12]
 803539e:	681b      	ldr	r3, [r3, #0]
 80353a0:	685b      	ldr	r3, [r3, #4]
 80353a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80353a6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80353aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80353ac:	697b      	ldr	r3, [r7, #20]
 80353ae:	0c1b      	lsrs	r3, r3, #16
 80353b0:	b2da      	uxtb	r2, r3
 80353b2:	68bb      	ldr	r3, [r7, #8]
 80353b4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80353b6:	697b      	ldr	r3, [r7, #20]
 80353b8:	0a1b      	lsrs	r3, r3, #8
 80353ba:	b2db      	uxtb	r3, r3
 80353bc:	f003 031f 	and.w	r3, r3, #31
 80353c0:	b2da      	uxtb	r2, r3
 80353c2:	68bb      	ldr	r3, [r7, #8]
 80353c4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80353c6:	697b      	ldr	r3, [r7, #20]
 80353c8:	b2db      	uxtb	r3, r3
 80353ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80353ce:	b2da      	uxtb	r2, r3
 80353d0:	68bb      	ldr	r3, [r7, #8]
 80353d2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80353d4:	697b      	ldr	r3, [r7, #20]
 80353d6:	0b5b      	lsrs	r3, r3, #13
 80353d8:	b2db      	uxtb	r3, r3
 80353da:	f003 0307 	and.w	r3, r3, #7
 80353de:	b2da      	uxtb	r2, r3
 80353e0:	68bb      	ldr	r3, [r7, #8]
 80353e2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80353e4:	687b      	ldr	r3, [r7, #4]
 80353e6:	2b00      	cmp	r3, #0
 80353e8:	d11a      	bne.n	8035420 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80353ea:	68bb      	ldr	r3, [r7, #8]
 80353ec:	78db      	ldrb	r3, [r3, #3]
 80353ee:	4618      	mov	r0, r3
 80353f0:	f000 f88d 	bl	803550e <RTC_Bcd2ToByte>
 80353f4:	4603      	mov	r3, r0
 80353f6:	461a      	mov	r2, r3
 80353f8:	68bb      	ldr	r3, [r7, #8]
 80353fa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80353fc:	68bb      	ldr	r3, [r7, #8]
 80353fe:	785b      	ldrb	r3, [r3, #1]
 8035400:	4618      	mov	r0, r3
 8035402:	f000 f884 	bl	803550e <RTC_Bcd2ToByte>
 8035406:	4603      	mov	r3, r0
 8035408:	461a      	mov	r2, r3
 803540a:	68bb      	ldr	r3, [r7, #8]
 803540c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 803540e:	68bb      	ldr	r3, [r7, #8]
 8035410:	789b      	ldrb	r3, [r3, #2]
 8035412:	4618      	mov	r0, r3
 8035414:	f000 f87b 	bl	803550e <RTC_Bcd2ToByte>
 8035418:	4603      	mov	r3, r0
 803541a:	461a      	mov	r2, r3
 803541c:	68bb      	ldr	r3, [r7, #8]
 803541e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8035420:	2300      	movs	r3, #0
}
 8035422:	4618      	mov	r0, r3
 8035424:	3718      	adds	r7, #24
 8035426:	46bd      	mov	sp, r7
 8035428:	bd80      	pop	{r7, pc}

0803542a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 803542a:	b580      	push	{r7, lr}
 803542c:	b084      	sub	sp, #16
 803542e:	af00      	add	r7, sp, #0
 8035430:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8035432:	2300      	movs	r3, #0
 8035434:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8035436:	687b      	ldr	r3, [r7, #4]
 8035438:	681b      	ldr	r3, [r3, #0]
 803543a:	68da      	ldr	r2, [r3, #12]
 803543c:	687b      	ldr	r3, [r7, #4]
 803543e:	681b      	ldr	r3, [r3, #0]
 8035440:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8035444:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8035446:	f7f6 ffa5 	bl	802c394 <HAL_GetTick>
 803544a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 803544c:	e009      	b.n	8035462 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 803544e:	f7f6 ffa1 	bl	802c394 <HAL_GetTick>
 8035452:	4602      	mov	r2, r0
 8035454:	68fb      	ldr	r3, [r7, #12]
 8035456:	1ad3      	subs	r3, r2, r3
 8035458:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 803545c:	d901      	bls.n	8035462 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 803545e:	2303      	movs	r3, #3
 8035460:	e007      	b.n	8035472 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8035462:	687b      	ldr	r3, [r7, #4]
 8035464:	681b      	ldr	r3, [r3, #0]
 8035466:	68db      	ldr	r3, [r3, #12]
 8035468:	f003 0320 	and.w	r3, r3, #32
 803546c:	2b00      	cmp	r3, #0
 803546e:	d0ee      	beq.n	803544e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8035470:	2300      	movs	r3, #0
}
 8035472:	4618      	mov	r0, r3
 8035474:	3710      	adds	r7, #16
 8035476:	46bd      	mov	sp, r7
 8035478:	bd80      	pop	{r7, pc}

0803547a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 803547a:	b580      	push	{r7, lr}
 803547c:	b084      	sub	sp, #16
 803547e:	af00      	add	r7, sp, #0
 8035480:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8035482:	2300      	movs	r3, #0
 8035484:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8035486:	687b      	ldr	r3, [r7, #4]
 8035488:	681b      	ldr	r3, [r3, #0]
 803548a:	68db      	ldr	r3, [r3, #12]
 803548c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035490:	2b00      	cmp	r3, #0
 8035492:	d119      	bne.n	80354c8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8035494:	687b      	ldr	r3, [r7, #4]
 8035496:	681b      	ldr	r3, [r3, #0]
 8035498:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 803549c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 803549e:	f7f6 ff79 	bl	802c394 <HAL_GetTick>
 80354a2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80354a4:	e009      	b.n	80354ba <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80354a6:	f7f6 ff75 	bl	802c394 <HAL_GetTick>
 80354aa:	4602      	mov	r2, r0
 80354ac:	68fb      	ldr	r3, [r7, #12]
 80354ae:	1ad3      	subs	r3, r2, r3
 80354b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80354b4:	d901      	bls.n	80354ba <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80354b6:	2303      	movs	r3, #3
 80354b8:	e007      	b.n	80354ca <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80354ba:	687b      	ldr	r3, [r7, #4]
 80354bc:	681b      	ldr	r3, [r3, #0]
 80354be:	68db      	ldr	r3, [r3, #12]
 80354c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80354c4:	2b00      	cmp	r3, #0
 80354c6:	d0ee      	beq.n	80354a6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80354c8:	2300      	movs	r3, #0
}
 80354ca:	4618      	mov	r0, r3
 80354cc:	3710      	adds	r7, #16
 80354ce:	46bd      	mov	sp, r7
 80354d0:	bd80      	pop	{r7, pc}

080354d2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80354d2:	b480      	push	{r7}
 80354d4:	b085      	sub	sp, #20
 80354d6:	af00      	add	r7, sp, #0
 80354d8:	4603      	mov	r3, r0
 80354da:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80354dc:	2300      	movs	r3, #0
 80354de:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80354e0:	e005      	b.n	80354ee <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80354e2:	68fb      	ldr	r3, [r7, #12]
 80354e4:	3301      	adds	r3, #1
 80354e6:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80354e8:	79fb      	ldrb	r3, [r7, #7]
 80354ea:	3b0a      	subs	r3, #10
 80354ec:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80354ee:	79fb      	ldrb	r3, [r7, #7]
 80354f0:	2b09      	cmp	r3, #9
 80354f2:	d8f6      	bhi.n	80354e2 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80354f4:	68fb      	ldr	r3, [r7, #12]
 80354f6:	b2db      	uxtb	r3, r3
 80354f8:	011b      	lsls	r3, r3, #4
 80354fa:	b2da      	uxtb	r2, r3
 80354fc:	79fb      	ldrb	r3, [r7, #7]
 80354fe:	4313      	orrs	r3, r2
 8035500:	b2db      	uxtb	r3, r3
}
 8035502:	4618      	mov	r0, r3
 8035504:	3714      	adds	r7, #20
 8035506:	46bd      	mov	sp, r7
 8035508:	f85d 7b04 	ldr.w	r7, [sp], #4
 803550c:	4770      	bx	lr

0803550e <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 803550e:	b480      	push	{r7}
 8035510:	b085      	sub	sp, #20
 8035512:	af00      	add	r7, sp, #0
 8035514:	4603      	mov	r3, r0
 8035516:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8035518:	2300      	movs	r3, #0
 803551a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 803551c:	79fb      	ldrb	r3, [r7, #7]
 803551e:	091b      	lsrs	r3, r3, #4
 8035520:	b2db      	uxtb	r3, r3
 8035522:	461a      	mov	r2, r3
 8035524:	4613      	mov	r3, r2
 8035526:	009b      	lsls	r3, r3, #2
 8035528:	4413      	add	r3, r2
 803552a:	005b      	lsls	r3, r3, #1
 803552c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 803552e:	79fb      	ldrb	r3, [r7, #7]
 8035530:	f003 030f 	and.w	r3, r3, #15
 8035534:	b2da      	uxtb	r2, r3
 8035536:	68fb      	ldr	r3, [r7, #12]
 8035538:	b2db      	uxtb	r3, r3
 803553a:	4413      	add	r3, r2
 803553c:	b2db      	uxtb	r3, r3
}
 803553e:	4618      	mov	r0, r3
 8035540:	3714      	adds	r7, #20
 8035542:	46bd      	mov	sp, r7
 8035544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035548:	4770      	bx	lr

0803554a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 803554a:	b580      	push	{r7, lr}
 803554c:	b082      	sub	sp, #8
 803554e:	af00      	add	r7, sp, #0
 8035550:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8035552:	687b      	ldr	r3, [r7, #4]
 8035554:	2b00      	cmp	r3, #0
 8035556:	d101      	bne.n	803555c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8035558:	2301      	movs	r3, #1
 803555a:	e056      	b.n	803560a <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 803555c:	687b      	ldr	r3, [r7, #4]
 803555e:	2200      	movs	r2, #0
 8035560:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8035562:	687b      	ldr	r3, [r7, #4]
 8035564:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8035568:	b2db      	uxtb	r3, r3
 803556a:	2b00      	cmp	r3, #0
 803556c:	d106      	bne.n	803557c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 803556e:	687b      	ldr	r3, [r7, #4]
 8035570:	2200      	movs	r2, #0
 8035572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8035576:	6878      	ldr	r0, [r7, #4]
 8035578:	f7f6 faf8 	bl	802bb6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 803557c:	687b      	ldr	r3, [r7, #4]
 803557e:	2202      	movs	r2, #2
 8035580:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8035584:	687b      	ldr	r3, [r7, #4]
 8035586:	681b      	ldr	r3, [r3, #0]
 8035588:	681a      	ldr	r2, [r3, #0]
 803558a:	687b      	ldr	r3, [r7, #4]
 803558c:	681b      	ldr	r3, [r3, #0]
 803558e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8035592:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8035594:	687b      	ldr	r3, [r7, #4]
 8035596:	685a      	ldr	r2, [r3, #4]
 8035598:	687b      	ldr	r3, [r7, #4]
 803559a:	689b      	ldr	r3, [r3, #8]
 803559c:	431a      	orrs	r2, r3
 803559e:	687b      	ldr	r3, [r7, #4]
 80355a0:	68db      	ldr	r3, [r3, #12]
 80355a2:	431a      	orrs	r2, r3
 80355a4:	687b      	ldr	r3, [r7, #4]
 80355a6:	691b      	ldr	r3, [r3, #16]
 80355a8:	431a      	orrs	r2, r3
 80355aa:	687b      	ldr	r3, [r7, #4]
 80355ac:	695b      	ldr	r3, [r3, #20]
 80355ae:	431a      	orrs	r2, r3
 80355b0:	687b      	ldr	r3, [r7, #4]
 80355b2:	699b      	ldr	r3, [r3, #24]
 80355b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80355b8:	431a      	orrs	r2, r3
 80355ba:	687b      	ldr	r3, [r7, #4]
 80355bc:	69db      	ldr	r3, [r3, #28]
 80355be:	431a      	orrs	r2, r3
 80355c0:	687b      	ldr	r3, [r7, #4]
 80355c2:	6a1b      	ldr	r3, [r3, #32]
 80355c4:	ea42 0103 	orr.w	r1, r2, r3
 80355c8:	687b      	ldr	r3, [r7, #4]
 80355ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80355cc:	687b      	ldr	r3, [r7, #4]
 80355ce:	681b      	ldr	r3, [r3, #0]
 80355d0:	430a      	orrs	r2, r1
 80355d2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80355d4:	687b      	ldr	r3, [r7, #4]
 80355d6:	699b      	ldr	r3, [r3, #24]
 80355d8:	0c1b      	lsrs	r3, r3, #16
 80355da:	f003 0104 	and.w	r1, r3, #4
 80355de:	687b      	ldr	r3, [r7, #4]
 80355e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80355e2:	687b      	ldr	r3, [r7, #4]
 80355e4:	681b      	ldr	r3, [r3, #0]
 80355e6:	430a      	orrs	r2, r1
 80355e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80355ea:	687b      	ldr	r3, [r7, #4]
 80355ec:	681b      	ldr	r3, [r3, #0]
 80355ee:	69da      	ldr	r2, [r3, #28]
 80355f0:	687b      	ldr	r3, [r7, #4]
 80355f2:	681b      	ldr	r3, [r3, #0]
 80355f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80355f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80355fa:	687b      	ldr	r3, [r7, #4]
 80355fc:	2200      	movs	r2, #0
 80355fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8035600:	687b      	ldr	r3, [r7, #4]
 8035602:	2201      	movs	r2, #1
 8035604:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8035608:	2300      	movs	r3, #0
}
 803560a:	4618      	mov	r0, r3
 803560c:	3708      	adds	r7, #8
 803560e:	46bd      	mov	sp, r7
 8035610:	bd80      	pop	{r7, pc}

08035612 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8035612:	b580      	push	{r7, lr}
 8035614:	b08c      	sub	sp, #48	; 0x30
 8035616:	af00      	add	r7, sp, #0
 8035618:	60f8      	str	r0, [r7, #12]
 803561a:	60b9      	str	r1, [r7, #8]
 803561c:	607a      	str	r2, [r7, #4]
 803561e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8035620:	2301      	movs	r3, #1
 8035622:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8035624:	2300      	movs	r3, #0
 8035626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 803562a:	68fb      	ldr	r3, [r7, #12]
 803562c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8035630:	2b01      	cmp	r3, #1
 8035632:	d101      	bne.n	8035638 <HAL_SPI_TransmitReceive+0x26>
 8035634:	2302      	movs	r3, #2
 8035636:	e18a      	b.n	803594e <HAL_SPI_TransmitReceive+0x33c>
 8035638:	68fb      	ldr	r3, [r7, #12]
 803563a:	2201      	movs	r2, #1
 803563c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8035640:	f7f6 fea8 	bl	802c394 <HAL_GetTick>
 8035644:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8035646:	68fb      	ldr	r3, [r7, #12]
 8035648:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 803564c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8035650:	68fb      	ldr	r3, [r7, #12]
 8035652:	685b      	ldr	r3, [r3, #4]
 8035654:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8035656:	887b      	ldrh	r3, [r7, #2]
 8035658:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 803565a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 803565e:	2b01      	cmp	r3, #1
 8035660:	d00f      	beq.n	8035682 <HAL_SPI_TransmitReceive+0x70>
 8035662:	69fb      	ldr	r3, [r7, #28]
 8035664:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8035668:	d107      	bne.n	803567a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 803566a:	68fb      	ldr	r3, [r7, #12]
 803566c:	689b      	ldr	r3, [r3, #8]
 803566e:	2b00      	cmp	r3, #0
 8035670:	d103      	bne.n	803567a <HAL_SPI_TransmitReceive+0x68>
 8035672:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8035676:	2b04      	cmp	r3, #4
 8035678:	d003      	beq.n	8035682 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 803567a:	2302      	movs	r3, #2
 803567c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8035680:	e15b      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8035682:	68bb      	ldr	r3, [r7, #8]
 8035684:	2b00      	cmp	r3, #0
 8035686:	d005      	beq.n	8035694 <HAL_SPI_TransmitReceive+0x82>
 8035688:	687b      	ldr	r3, [r7, #4]
 803568a:	2b00      	cmp	r3, #0
 803568c:	d002      	beq.n	8035694 <HAL_SPI_TransmitReceive+0x82>
 803568e:	887b      	ldrh	r3, [r7, #2]
 8035690:	2b00      	cmp	r3, #0
 8035692:	d103      	bne.n	803569c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8035694:	2301      	movs	r3, #1
 8035696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 803569a:	e14e      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 803569c:	68fb      	ldr	r3, [r7, #12]
 803569e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80356a2:	b2db      	uxtb	r3, r3
 80356a4:	2b04      	cmp	r3, #4
 80356a6:	d003      	beq.n	80356b0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80356a8:	68fb      	ldr	r3, [r7, #12]
 80356aa:	2205      	movs	r2, #5
 80356ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80356b0:	68fb      	ldr	r3, [r7, #12]
 80356b2:	2200      	movs	r2, #0
 80356b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80356b6:	68fb      	ldr	r3, [r7, #12]
 80356b8:	687a      	ldr	r2, [r7, #4]
 80356ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80356bc:	68fb      	ldr	r3, [r7, #12]
 80356be:	887a      	ldrh	r2, [r7, #2]
 80356c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80356c2:	68fb      	ldr	r3, [r7, #12]
 80356c4:	887a      	ldrh	r2, [r7, #2]
 80356c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80356c8:	68fb      	ldr	r3, [r7, #12]
 80356ca:	68ba      	ldr	r2, [r7, #8]
 80356cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80356ce:	68fb      	ldr	r3, [r7, #12]
 80356d0:	887a      	ldrh	r2, [r7, #2]
 80356d2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80356d4:	68fb      	ldr	r3, [r7, #12]
 80356d6:	887a      	ldrh	r2, [r7, #2]
 80356d8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80356da:	68fb      	ldr	r3, [r7, #12]
 80356dc:	2200      	movs	r2, #0
 80356de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80356e0:	68fb      	ldr	r3, [r7, #12]
 80356e2:	2200      	movs	r2, #0
 80356e4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80356e6:	68fb      	ldr	r3, [r7, #12]
 80356e8:	681b      	ldr	r3, [r3, #0]
 80356ea:	681b      	ldr	r3, [r3, #0]
 80356ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80356f0:	2b40      	cmp	r3, #64	; 0x40
 80356f2:	d007      	beq.n	8035704 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80356f4:	68fb      	ldr	r3, [r7, #12]
 80356f6:	681b      	ldr	r3, [r3, #0]
 80356f8:	681a      	ldr	r2, [r3, #0]
 80356fa:	68fb      	ldr	r3, [r7, #12]
 80356fc:	681b      	ldr	r3, [r3, #0]
 80356fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8035702:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8035704:	68fb      	ldr	r3, [r7, #12]
 8035706:	68db      	ldr	r3, [r3, #12]
 8035708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 803570c:	d178      	bne.n	8035800 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 803570e:	68fb      	ldr	r3, [r7, #12]
 8035710:	685b      	ldr	r3, [r3, #4]
 8035712:	2b00      	cmp	r3, #0
 8035714:	d002      	beq.n	803571c <HAL_SPI_TransmitReceive+0x10a>
 8035716:	8b7b      	ldrh	r3, [r7, #26]
 8035718:	2b01      	cmp	r3, #1
 803571a:	d166      	bne.n	80357ea <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 803571c:	68fb      	ldr	r3, [r7, #12]
 803571e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035720:	881a      	ldrh	r2, [r3, #0]
 8035722:	68fb      	ldr	r3, [r7, #12]
 8035724:	681b      	ldr	r3, [r3, #0]
 8035726:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8035728:	68fb      	ldr	r3, [r7, #12]
 803572a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803572c:	1c9a      	adds	r2, r3, #2
 803572e:	68fb      	ldr	r3, [r7, #12]
 8035730:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8035732:	68fb      	ldr	r3, [r7, #12]
 8035734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035736:	b29b      	uxth	r3, r3
 8035738:	3b01      	subs	r3, #1
 803573a:	b29a      	uxth	r2, r3
 803573c:	68fb      	ldr	r3, [r7, #12]
 803573e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035740:	e053      	b.n	80357ea <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8035742:	68fb      	ldr	r3, [r7, #12]
 8035744:	681b      	ldr	r3, [r3, #0]
 8035746:	689b      	ldr	r3, [r3, #8]
 8035748:	f003 0302 	and.w	r3, r3, #2
 803574c:	2b02      	cmp	r3, #2
 803574e:	d11b      	bne.n	8035788 <HAL_SPI_TransmitReceive+0x176>
 8035750:	68fb      	ldr	r3, [r7, #12]
 8035752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035754:	b29b      	uxth	r3, r3
 8035756:	2b00      	cmp	r3, #0
 8035758:	d016      	beq.n	8035788 <HAL_SPI_TransmitReceive+0x176>
 803575a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803575c:	2b01      	cmp	r3, #1
 803575e:	d113      	bne.n	8035788 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8035760:	68fb      	ldr	r3, [r7, #12]
 8035762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035764:	881a      	ldrh	r2, [r3, #0]
 8035766:	68fb      	ldr	r3, [r7, #12]
 8035768:	681b      	ldr	r3, [r3, #0]
 803576a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 803576c:	68fb      	ldr	r3, [r7, #12]
 803576e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035770:	1c9a      	adds	r2, r3, #2
 8035772:	68fb      	ldr	r3, [r7, #12]
 8035774:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8035776:	68fb      	ldr	r3, [r7, #12]
 8035778:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803577a:	b29b      	uxth	r3, r3
 803577c:	3b01      	subs	r3, #1
 803577e:	b29a      	uxth	r2, r3
 8035780:	68fb      	ldr	r3, [r7, #12]
 8035782:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8035784:	2300      	movs	r3, #0
 8035786:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8035788:	68fb      	ldr	r3, [r7, #12]
 803578a:	681b      	ldr	r3, [r3, #0]
 803578c:	689b      	ldr	r3, [r3, #8]
 803578e:	f003 0301 	and.w	r3, r3, #1
 8035792:	2b01      	cmp	r3, #1
 8035794:	d119      	bne.n	80357ca <HAL_SPI_TransmitReceive+0x1b8>
 8035796:	68fb      	ldr	r3, [r7, #12]
 8035798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 803579a:	b29b      	uxth	r3, r3
 803579c:	2b00      	cmp	r3, #0
 803579e:	d014      	beq.n	80357ca <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80357a0:	68fb      	ldr	r3, [r7, #12]
 80357a2:	681b      	ldr	r3, [r3, #0]
 80357a4:	68da      	ldr	r2, [r3, #12]
 80357a6:	68fb      	ldr	r3, [r7, #12]
 80357a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80357aa:	b292      	uxth	r2, r2
 80357ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80357ae:	68fb      	ldr	r3, [r7, #12]
 80357b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80357b2:	1c9a      	adds	r2, r3, #2
 80357b4:	68fb      	ldr	r3, [r7, #12]
 80357b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80357b8:	68fb      	ldr	r3, [r7, #12]
 80357ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80357bc:	b29b      	uxth	r3, r3
 80357be:	3b01      	subs	r3, #1
 80357c0:	b29a      	uxth	r2, r3
 80357c2:	68fb      	ldr	r3, [r7, #12]
 80357c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80357c6:	2301      	movs	r3, #1
 80357c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80357ca:	f7f6 fde3 	bl	802c394 <HAL_GetTick>
 80357ce:	4602      	mov	r2, r0
 80357d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80357d2:	1ad3      	subs	r3, r2, r3
 80357d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80357d6:	429a      	cmp	r2, r3
 80357d8:	d807      	bhi.n	80357ea <HAL_SPI_TransmitReceive+0x1d8>
 80357da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80357dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80357e0:	d003      	beq.n	80357ea <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80357e2:	2303      	movs	r3, #3
 80357e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80357e8:	e0a7      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80357ea:	68fb      	ldr	r3, [r7, #12]
 80357ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80357ee:	b29b      	uxth	r3, r3
 80357f0:	2b00      	cmp	r3, #0
 80357f2:	d1a6      	bne.n	8035742 <HAL_SPI_TransmitReceive+0x130>
 80357f4:	68fb      	ldr	r3, [r7, #12]
 80357f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80357f8:	b29b      	uxth	r3, r3
 80357fa:	2b00      	cmp	r3, #0
 80357fc:	d1a1      	bne.n	8035742 <HAL_SPI_TransmitReceive+0x130>
 80357fe:	e07c      	b.n	80358fa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8035800:	68fb      	ldr	r3, [r7, #12]
 8035802:	685b      	ldr	r3, [r3, #4]
 8035804:	2b00      	cmp	r3, #0
 8035806:	d002      	beq.n	803580e <HAL_SPI_TransmitReceive+0x1fc>
 8035808:	8b7b      	ldrh	r3, [r7, #26]
 803580a:	2b01      	cmp	r3, #1
 803580c:	d16b      	bne.n	80358e6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 803580e:	68fb      	ldr	r3, [r7, #12]
 8035810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8035812:	68fb      	ldr	r3, [r7, #12]
 8035814:	681b      	ldr	r3, [r3, #0]
 8035816:	330c      	adds	r3, #12
 8035818:	7812      	ldrb	r2, [r2, #0]
 803581a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 803581c:	68fb      	ldr	r3, [r7, #12]
 803581e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035820:	1c5a      	adds	r2, r3, #1
 8035822:	68fb      	ldr	r3, [r7, #12]
 8035824:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8035826:	68fb      	ldr	r3, [r7, #12]
 8035828:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 803582a:	b29b      	uxth	r3, r3
 803582c:	3b01      	subs	r3, #1
 803582e:	b29a      	uxth	r2, r3
 8035830:	68fb      	ldr	r3, [r7, #12]
 8035832:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8035834:	e057      	b.n	80358e6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8035836:	68fb      	ldr	r3, [r7, #12]
 8035838:	681b      	ldr	r3, [r3, #0]
 803583a:	689b      	ldr	r3, [r3, #8]
 803583c:	f003 0302 	and.w	r3, r3, #2
 8035840:	2b02      	cmp	r3, #2
 8035842:	d11c      	bne.n	803587e <HAL_SPI_TransmitReceive+0x26c>
 8035844:	68fb      	ldr	r3, [r7, #12]
 8035846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035848:	b29b      	uxth	r3, r3
 803584a:	2b00      	cmp	r3, #0
 803584c:	d017      	beq.n	803587e <HAL_SPI_TransmitReceive+0x26c>
 803584e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8035850:	2b01      	cmp	r3, #1
 8035852:	d114      	bne.n	803587e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8035854:	68fb      	ldr	r3, [r7, #12]
 8035856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8035858:	68fb      	ldr	r3, [r7, #12]
 803585a:	681b      	ldr	r3, [r3, #0]
 803585c:	330c      	adds	r3, #12
 803585e:	7812      	ldrb	r2, [r2, #0]
 8035860:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8035862:	68fb      	ldr	r3, [r7, #12]
 8035864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8035866:	1c5a      	adds	r2, r3, #1
 8035868:	68fb      	ldr	r3, [r7, #12]
 803586a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 803586c:	68fb      	ldr	r3, [r7, #12]
 803586e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8035870:	b29b      	uxth	r3, r3
 8035872:	3b01      	subs	r3, #1
 8035874:	b29a      	uxth	r2, r3
 8035876:	68fb      	ldr	r3, [r7, #12]
 8035878:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 803587a:	2300      	movs	r3, #0
 803587c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 803587e:	68fb      	ldr	r3, [r7, #12]
 8035880:	681b      	ldr	r3, [r3, #0]
 8035882:	689b      	ldr	r3, [r3, #8]
 8035884:	f003 0301 	and.w	r3, r3, #1
 8035888:	2b01      	cmp	r3, #1
 803588a:	d119      	bne.n	80358c0 <HAL_SPI_TransmitReceive+0x2ae>
 803588c:	68fb      	ldr	r3, [r7, #12]
 803588e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8035890:	b29b      	uxth	r3, r3
 8035892:	2b00      	cmp	r3, #0
 8035894:	d014      	beq.n	80358c0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8035896:	68fb      	ldr	r3, [r7, #12]
 8035898:	681b      	ldr	r3, [r3, #0]
 803589a:	68da      	ldr	r2, [r3, #12]
 803589c:	68fb      	ldr	r3, [r7, #12]
 803589e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80358a0:	b2d2      	uxtb	r2, r2
 80358a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80358a4:	68fb      	ldr	r3, [r7, #12]
 80358a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80358a8:	1c5a      	adds	r2, r3, #1
 80358aa:	68fb      	ldr	r3, [r7, #12]
 80358ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80358ae:	68fb      	ldr	r3, [r7, #12]
 80358b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80358b2:	b29b      	uxth	r3, r3
 80358b4:	3b01      	subs	r3, #1
 80358b6:	b29a      	uxth	r2, r3
 80358b8:	68fb      	ldr	r3, [r7, #12]
 80358ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80358bc:	2301      	movs	r3, #1
 80358be:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80358c0:	f7f6 fd68 	bl	802c394 <HAL_GetTick>
 80358c4:	4602      	mov	r2, r0
 80358c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80358c8:	1ad3      	subs	r3, r2, r3
 80358ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80358cc:	429a      	cmp	r2, r3
 80358ce:	d803      	bhi.n	80358d8 <HAL_SPI_TransmitReceive+0x2c6>
 80358d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80358d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80358d6:	d102      	bne.n	80358de <HAL_SPI_TransmitReceive+0x2cc>
 80358d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80358da:	2b00      	cmp	r3, #0
 80358dc:	d103      	bne.n	80358e6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80358de:	2303      	movs	r3, #3
 80358e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80358e4:	e029      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80358e6:	68fb      	ldr	r3, [r7, #12]
 80358e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80358ea:	b29b      	uxth	r3, r3
 80358ec:	2b00      	cmp	r3, #0
 80358ee:	d1a2      	bne.n	8035836 <HAL_SPI_TransmitReceive+0x224>
 80358f0:	68fb      	ldr	r3, [r7, #12]
 80358f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80358f4:	b29b      	uxth	r3, r3
 80358f6:	2b00      	cmp	r3, #0
 80358f8:	d19d      	bne.n	8035836 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80358fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80358fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80358fe:	68f8      	ldr	r0, [r7, #12]
 8035900:	f000 f894 	bl	8035a2c <SPI_EndRxTxTransaction>
 8035904:	4603      	mov	r3, r0
 8035906:	2b00      	cmp	r3, #0
 8035908:	d006      	beq.n	8035918 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 803590a:	2301      	movs	r3, #1
 803590c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8035910:	68fb      	ldr	r3, [r7, #12]
 8035912:	2220      	movs	r2, #32
 8035914:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8035916:	e010      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8035918:	68fb      	ldr	r3, [r7, #12]
 803591a:	689b      	ldr	r3, [r3, #8]
 803591c:	2b00      	cmp	r3, #0
 803591e:	d10b      	bne.n	8035938 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8035920:	2300      	movs	r3, #0
 8035922:	617b      	str	r3, [r7, #20]
 8035924:	68fb      	ldr	r3, [r7, #12]
 8035926:	681b      	ldr	r3, [r3, #0]
 8035928:	68db      	ldr	r3, [r3, #12]
 803592a:	617b      	str	r3, [r7, #20]
 803592c:	68fb      	ldr	r3, [r7, #12]
 803592e:	681b      	ldr	r3, [r3, #0]
 8035930:	689b      	ldr	r3, [r3, #8]
 8035932:	617b      	str	r3, [r7, #20]
 8035934:	697b      	ldr	r3, [r7, #20]
 8035936:	e000      	b.n	803593a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8035938:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 803593a:	68fb      	ldr	r3, [r7, #12]
 803593c:	2201      	movs	r2, #1
 803593e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8035942:	68fb      	ldr	r3, [r7, #12]
 8035944:	2200      	movs	r2, #0
 8035946:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 803594a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 803594e:	4618      	mov	r0, r3
 8035950:	3730      	adds	r7, #48	; 0x30
 8035952:	46bd      	mov	sp, r7
 8035954:	bd80      	pop	{r7, pc}

08035956 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8035956:	b580      	push	{r7, lr}
 8035958:	b084      	sub	sp, #16
 803595a:	af00      	add	r7, sp, #0
 803595c:	60f8      	str	r0, [r7, #12]
 803595e:	60b9      	str	r1, [r7, #8]
 8035960:	603b      	str	r3, [r7, #0]
 8035962:	4613      	mov	r3, r2
 8035964:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8035966:	e04c      	b.n	8035a02 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8035968:	683b      	ldr	r3, [r7, #0]
 803596a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803596e:	d048      	beq.n	8035a02 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8035970:	f7f6 fd10 	bl	802c394 <HAL_GetTick>
 8035974:	4602      	mov	r2, r0
 8035976:	69bb      	ldr	r3, [r7, #24]
 8035978:	1ad3      	subs	r3, r2, r3
 803597a:	683a      	ldr	r2, [r7, #0]
 803597c:	429a      	cmp	r2, r3
 803597e:	d902      	bls.n	8035986 <SPI_WaitFlagStateUntilTimeout+0x30>
 8035980:	683b      	ldr	r3, [r7, #0]
 8035982:	2b00      	cmp	r3, #0
 8035984:	d13d      	bne.n	8035a02 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8035986:	68fb      	ldr	r3, [r7, #12]
 8035988:	681b      	ldr	r3, [r3, #0]
 803598a:	685a      	ldr	r2, [r3, #4]
 803598c:	68fb      	ldr	r3, [r7, #12]
 803598e:	681b      	ldr	r3, [r3, #0]
 8035990:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8035994:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8035996:	68fb      	ldr	r3, [r7, #12]
 8035998:	685b      	ldr	r3, [r3, #4]
 803599a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 803599e:	d111      	bne.n	80359c4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80359a0:	68fb      	ldr	r3, [r7, #12]
 80359a2:	689b      	ldr	r3, [r3, #8]
 80359a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80359a8:	d004      	beq.n	80359b4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80359aa:	68fb      	ldr	r3, [r7, #12]
 80359ac:	689b      	ldr	r3, [r3, #8]
 80359ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80359b2:	d107      	bne.n	80359c4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80359b4:	68fb      	ldr	r3, [r7, #12]
 80359b6:	681b      	ldr	r3, [r3, #0]
 80359b8:	681a      	ldr	r2, [r3, #0]
 80359ba:	68fb      	ldr	r3, [r7, #12]
 80359bc:	681b      	ldr	r3, [r3, #0]
 80359be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80359c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80359c4:	68fb      	ldr	r3, [r7, #12]
 80359c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80359c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80359cc:	d10f      	bne.n	80359ee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80359ce:	68fb      	ldr	r3, [r7, #12]
 80359d0:	681b      	ldr	r3, [r3, #0]
 80359d2:	681a      	ldr	r2, [r3, #0]
 80359d4:	68fb      	ldr	r3, [r7, #12]
 80359d6:	681b      	ldr	r3, [r3, #0]
 80359d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80359dc:	601a      	str	r2, [r3, #0]
 80359de:	68fb      	ldr	r3, [r7, #12]
 80359e0:	681b      	ldr	r3, [r3, #0]
 80359e2:	681a      	ldr	r2, [r3, #0]
 80359e4:	68fb      	ldr	r3, [r7, #12]
 80359e6:	681b      	ldr	r3, [r3, #0]
 80359e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80359ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80359ee:	68fb      	ldr	r3, [r7, #12]
 80359f0:	2201      	movs	r2, #1
 80359f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80359f6:	68fb      	ldr	r3, [r7, #12]
 80359f8:	2200      	movs	r2, #0
 80359fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80359fe:	2303      	movs	r3, #3
 8035a00:	e00f      	b.n	8035a22 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8035a02:	68fb      	ldr	r3, [r7, #12]
 8035a04:	681b      	ldr	r3, [r3, #0]
 8035a06:	689a      	ldr	r2, [r3, #8]
 8035a08:	68bb      	ldr	r3, [r7, #8]
 8035a0a:	4013      	ands	r3, r2
 8035a0c:	68ba      	ldr	r2, [r7, #8]
 8035a0e:	429a      	cmp	r2, r3
 8035a10:	bf0c      	ite	eq
 8035a12:	2301      	moveq	r3, #1
 8035a14:	2300      	movne	r3, #0
 8035a16:	b2db      	uxtb	r3, r3
 8035a18:	461a      	mov	r2, r3
 8035a1a:	79fb      	ldrb	r3, [r7, #7]
 8035a1c:	429a      	cmp	r2, r3
 8035a1e:	d1a3      	bne.n	8035968 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8035a20:	2300      	movs	r3, #0
}
 8035a22:	4618      	mov	r0, r3
 8035a24:	3710      	adds	r7, #16
 8035a26:	46bd      	mov	sp, r7
 8035a28:	bd80      	pop	{r7, pc}
	...

08035a2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8035a2c:	b580      	push	{r7, lr}
 8035a2e:	b088      	sub	sp, #32
 8035a30:	af02      	add	r7, sp, #8
 8035a32:	60f8      	str	r0, [r7, #12]
 8035a34:	60b9      	str	r1, [r7, #8]
 8035a36:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8035a38:	4b1b      	ldr	r3, [pc, #108]	; (8035aa8 <SPI_EndRxTxTransaction+0x7c>)
 8035a3a:	681b      	ldr	r3, [r3, #0]
 8035a3c:	4a1b      	ldr	r2, [pc, #108]	; (8035aac <SPI_EndRxTxTransaction+0x80>)
 8035a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8035a42:	0d5b      	lsrs	r3, r3, #21
 8035a44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8035a48:	fb02 f303 	mul.w	r3, r2, r3
 8035a4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8035a4e:	68fb      	ldr	r3, [r7, #12]
 8035a50:	685b      	ldr	r3, [r3, #4]
 8035a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8035a56:	d112      	bne.n	8035a7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8035a58:	687b      	ldr	r3, [r7, #4]
 8035a5a:	9300      	str	r3, [sp, #0]
 8035a5c:	68bb      	ldr	r3, [r7, #8]
 8035a5e:	2200      	movs	r2, #0
 8035a60:	2180      	movs	r1, #128	; 0x80
 8035a62:	68f8      	ldr	r0, [r7, #12]
 8035a64:	f7ff ff77 	bl	8035956 <SPI_WaitFlagStateUntilTimeout>
 8035a68:	4603      	mov	r3, r0
 8035a6a:	2b00      	cmp	r3, #0
 8035a6c:	d016      	beq.n	8035a9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8035a6e:	68fb      	ldr	r3, [r7, #12]
 8035a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8035a72:	f043 0220 	orr.w	r2, r3, #32
 8035a76:	68fb      	ldr	r3, [r7, #12]
 8035a78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8035a7a:	2303      	movs	r3, #3
 8035a7c:	e00f      	b.n	8035a9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8035a7e:	697b      	ldr	r3, [r7, #20]
 8035a80:	2b00      	cmp	r3, #0
 8035a82:	d00a      	beq.n	8035a9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8035a84:	697b      	ldr	r3, [r7, #20]
 8035a86:	3b01      	subs	r3, #1
 8035a88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8035a8a:	68fb      	ldr	r3, [r7, #12]
 8035a8c:	681b      	ldr	r3, [r3, #0]
 8035a8e:	689b      	ldr	r3, [r3, #8]
 8035a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035a94:	2b80      	cmp	r3, #128	; 0x80
 8035a96:	d0f2      	beq.n	8035a7e <SPI_EndRxTxTransaction+0x52>
 8035a98:	e000      	b.n	8035a9c <SPI_EndRxTxTransaction+0x70>
        break;
 8035a9a:	bf00      	nop
  }

  return HAL_OK;
 8035a9c:	2300      	movs	r3, #0
}
 8035a9e:	4618      	mov	r0, r3
 8035aa0:	3718      	adds	r7, #24
 8035aa2:	46bd      	mov	sp, r7
 8035aa4:	bd80      	pop	{r7, pc}
 8035aa6:	bf00      	nop
 8035aa8:	20000294 	.word	0x20000294
 8035aac:	165e9f81 	.word	0x165e9f81

08035ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8035ab0:	b580      	push	{r7, lr}
 8035ab2:	b082      	sub	sp, #8
 8035ab4:	af00      	add	r7, sp, #0
 8035ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8035ab8:	687b      	ldr	r3, [r7, #4]
 8035aba:	2b00      	cmp	r3, #0
 8035abc:	d101      	bne.n	8035ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8035abe:	2301      	movs	r3, #1
 8035ac0:	e01d      	b.n	8035afe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8035ac2:	687b      	ldr	r3, [r7, #4]
 8035ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8035ac8:	b2db      	uxtb	r3, r3
 8035aca:	2b00      	cmp	r3, #0
 8035acc:	d106      	bne.n	8035adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8035ace:	687b      	ldr	r3, [r7, #4]
 8035ad0:	2200      	movs	r2, #0
 8035ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8035ad6:	6878      	ldr	r0, [r7, #4]
 8035ad8:	f7f6 f890 	bl	802bbfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035adc:	687b      	ldr	r3, [r7, #4]
 8035ade:	2202      	movs	r2, #2
 8035ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035ae4:	687b      	ldr	r3, [r7, #4]
 8035ae6:	681a      	ldr	r2, [r3, #0]
 8035ae8:	687b      	ldr	r3, [r7, #4]
 8035aea:	3304      	adds	r3, #4
 8035aec:	4619      	mov	r1, r3
 8035aee:	4610      	mov	r0, r2
 8035af0:	f000 fa58 	bl	8035fa4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035af4:	687b      	ldr	r3, [r7, #4]
 8035af6:	2201      	movs	r2, #1
 8035af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035afc:	2300      	movs	r3, #0
}
 8035afe:	4618      	mov	r0, r3
 8035b00:	3708      	adds	r7, #8
 8035b02:	46bd      	mov	sp, r7
 8035b04:	bd80      	pop	{r7, pc}

08035b06 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8035b06:	b480      	push	{r7}
 8035b08:	b085      	sub	sp, #20
 8035b0a:	af00      	add	r7, sp, #0
 8035b0c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8035b0e:	687b      	ldr	r3, [r7, #4]
 8035b10:	681b      	ldr	r3, [r3, #0]
 8035b12:	68da      	ldr	r2, [r3, #12]
 8035b14:	687b      	ldr	r3, [r7, #4]
 8035b16:	681b      	ldr	r3, [r3, #0]
 8035b18:	f042 0201 	orr.w	r2, r2, #1
 8035b1c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8035b1e:	687b      	ldr	r3, [r7, #4]
 8035b20:	681b      	ldr	r3, [r3, #0]
 8035b22:	689b      	ldr	r3, [r3, #8]
 8035b24:	f003 0307 	and.w	r3, r3, #7
 8035b28:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8035b2a:	68fb      	ldr	r3, [r7, #12]
 8035b2c:	2b06      	cmp	r3, #6
 8035b2e:	d007      	beq.n	8035b40 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8035b30:	687b      	ldr	r3, [r7, #4]
 8035b32:	681b      	ldr	r3, [r3, #0]
 8035b34:	681a      	ldr	r2, [r3, #0]
 8035b36:	687b      	ldr	r3, [r7, #4]
 8035b38:	681b      	ldr	r3, [r3, #0]
 8035b3a:	f042 0201 	orr.w	r2, r2, #1
 8035b3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8035b40:	2300      	movs	r3, #0
}
 8035b42:	4618      	mov	r0, r3
 8035b44:	3714      	adds	r7, #20
 8035b46:	46bd      	mov	sp, r7
 8035b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035b4c:	4770      	bx	lr

08035b4e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8035b4e:	b580      	push	{r7, lr}
 8035b50:	b082      	sub	sp, #8
 8035b52:	af00      	add	r7, sp, #0
 8035b54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8035b56:	687b      	ldr	r3, [r7, #4]
 8035b58:	2b00      	cmp	r3, #0
 8035b5a:	d101      	bne.n	8035b60 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8035b5c:	2301      	movs	r3, #1
 8035b5e:	e01d      	b.n	8035b9c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8035b60:	687b      	ldr	r3, [r7, #4]
 8035b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8035b66:	b2db      	uxtb	r3, r3
 8035b68:	2b00      	cmp	r3, #0
 8035b6a:	d106      	bne.n	8035b7a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8035b6c:	687b      	ldr	r3, [r7, #4]
 8035b6e:	2200      	movs	r2, #0
 8035b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8035b74:	6878      	ldr	r0, [r7, #4]
 8035b76:	f000 f815 	bl	8035ba4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8035b7a:	687b      	ldr	r3, [r7, #4]
 8035b7c:	2202      	movs	r2, #2
 8035b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8035b82:	687b      	ldr	r3, [r7, #4]
 8035b84:	681a      	ldr	r2, [r3, #0]
 8035b86:	687b      	ldr	r3, [r7, #4]
 8035b88:	3304      	adds	r3, #4
 8035b8a:	4619      	mov	r1, r3
 8035b8c:	4610      	mov	r0, r2
 8035b8e:	f000 fa09 	bl	8035fa4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8035b92:	687b      	ldr	r3, [r7, #4]
 8035b94:	2201      	movs	r2, #1
 8035b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8035b9a:	2300      	movs	r3, #0
}
 8035b9c:	4618      	mov	r0, r3
 8035b9e:	3708      	adds	r7, #8
 8035ba0:	46bd      	mov	sp, r7
 8035ba2:	bd80      	pop	{r7, pc}

08035ba4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8035ba4:	b480      	push	{r7}
 8035ba6:	b083      	sub	sp, #12
 8035ba8:	af00      	add	r7, sp, #0
 8035baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8035bac:	bf00      	nop
 8035bae:	370c      	adds	r7, #12
 8035bb0:	46bd      	mov	sp, r7
 8035bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035bb6:	4770      	bx	lr

08035bb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8035bb8:	b580      	push	{r7, lr}
 8035bba:	b082      	sub	sp, #8
 8035bbc:	af00      	add	r7, sp, #0
 8035bbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8035bc0:	687b      	ldr	r3, [r7, #4]
 8035bc2:	681b      	ldr	r3, [r3, #0]
 8035bc4:	691b      	ldr	r3, [r3, #16]
 8035bc6:	f003 0302 	and.w	r3, r3, #2
 8035bca:	2b02      	cmp	r3, #2
 8035bcc:	d122      	bne.n	8035c14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8035bce:	687b      	ldr	r3, [r7, #4]
 8035bd0:	681b      	ldr	r3, [r3, #0]
 8035bd2:	68db      	ldr	r3, [r3, #12]
 8035bd4:	f003 0302 	and.w	r3, r3, #2
 8035bd8:	2b02      	cmp	r3, #2
 8035bda:	d11b      	bne.n	8035c14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8035bdc:	687b      	ldr	r3, [r7, #4]
 8035bde:	681b      	ldr	r3, [r3, #0]
 8035be0:	f06f 0202 	mvn.w	r2, #2
 8035be4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8035be6:	687b      	ldr	r3, [r7, #4]
 8035be8:	2201      	movs	r2, #1
 8035bea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8035bec:	687b      	ldr	r3, [r7, #4]
 8035bee:	681b      	ldr	r3, [r3, #0]
 8035bf0:	699b      	ldr	r3, [r3, #24]
 8035bf2:	f003 0303 	and.w	r3, r3, #3
 8035bf6:	2b00      	cmp	r3, #0
 8035bf8:	d003      	beq.n	8035c02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8035bfa:	6878      	ldr	r0, [r7, #4]
 8035bfc:	f000 f9b4 	bl	8035f68 <HAL_TIM_IC_CaptureCallback>
 8035c00:	e005      	b.n	8035c0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8035c02:	6878      	ldr	r0, [r7, #4]
 8035c04:	f000 f9a6 	bl	8035f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035c08:	6878      	ldr	r0, [r7, #4]
 8035c0a:	f000 f9b7 	bl	8035f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035c0e:	687b      	ldr	r3, [r7, #4]
 8035c10:	2200      	movs	r2, #0
 8035c12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8035c14:	687b      	ldr	r3, [r7, #4]
 8035c16:	681b      	ldr	r3, [r3, #0]
 8035c18:	691b      	ldr	r3, [r3, #16]
 8035c1a:	f003 0304 	and.w	r3, r3, #4
 8035c1e:	2b04      	cmp	r3, #4
 8035c20:	d122      	bne.n	8035c68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8035c22:	687b      	ldr	r3, [r7, #4]
 8035c24:	681b      	ldr	r3, [r3, #0]
 8035c26:	68db      	ldr	r3, [r3, #12]
 8035c28:	f003 0304 	and.w	r3, r3, #4
 8035c2c:	2b04      	cmp	r3, #4
 8035c2e:	d11b      	bne.n	8035c68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8035c30:	687b      	ldr	r3, [r7, #4]
 8035c32:	681b      	ldr	r3, [r3, #0]
 8035c34:	f06f 0204 	mvn.w	r2, #4
 8035c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8035c3a:	687b      	ldr	r3, [r7, #4]
 8035c3c:	2202      	movs	r2, #2
 8035c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8035c40:	687b      	ldr	r3, [r7, #4]
 8035c42:	681b      	ldr	r3, [r3, #0]
 8035c44:	699b      	ldr	r3, [r3, #24]
 8035c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035c4a:	2b00      	cmp	r3, #0
 8035c4c:	d003      	beq.n	8035c56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035c4e:	6878      	ldr	r0, [r7, #4]
 8035c50:	f000 f98a 	bl	8035f68 <HAL_TIM_IC_CaptureCallback>
 8035c54:	e005      	b.n	8035c62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035c56:	6878      	ldr	r0, [r7, #4]
 8035c58:	f000 f97c 	bl	8035f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035c5c:	6878      	ldr	r0, [r7, #4]
 8035c5e:	f000 f98d 	bl	8035f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035c62:	687b      	ldr	r3, [r7, #4]
 8035c64:	2200      	movs	r2, #0
 8035c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8035c68:	687b      	ldr	r3, [r7, #4]
 8035c6a:	681b      	ldr	r3, [r3, #0]
 8035c6c:	691b      	ldr	r3, [r3, #16]
 8035c6e:	f003 0308 	and.w	r3, r3, #8
 8035c72:	2b08      	cmp	r3, #8
 8035c74:	d122      	bne.n	8035cbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8035c76:	687b      	ldr	r3, [r7, #4]
 8035c78:	681b      	ldr	r3, [r3, #0]
 8035c7a:	68db      	ldr	r3, [r3, #12]
 8035c7c:	f003 0308 	and.w	r3, r3, #8
 8035c80:	2b08      	cmp	r3, #8
 8035c82:	d11b      	bne.n	8035cbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8035c84:	687b      	ldr	r3, [r7, #4]
 8035c86:	681b      	ldr	r3, [r3, #0]
 8035c88:	f06f 0208 	mvn.w	r2, #8
 8035c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8035c8e:	687b      	ldr	r3, [r7, #4]
 8035c90:	2204      	movs	r2, #4
 8035c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8035c94:	687b      	ldr	r3, [r7, #4]
 8035c96:	681b      	ldr	r3, [r3, #0]
 8035c98:	69db      	ldr	r3, [r3, #28]
 8035c9a:	f003 0303 	and.w	r3, r3, #3
 8035c9e:	2b00      	cmp	r3, #0
 8035ca0:	d003      	beq.n	8035caa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035ca2:	6878      	ldr	r0, [r7, #4]
 8035ca4:	f000 f960 	bl	8035f68 <HAL_TIM_IC_CaptureCallback>
 8035ca8:	e005      	b.n	8035cb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035caa:	6878      	ldr	r0, [r7, #4]
 8035cac:	f000 f952 	bl	8035f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035cb0:	6878      	ldr	r0, [r7, #4]
 8035cb2:	f000 f963 	bl	8035f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035cb6:	687b      	ldr	r3, [r7, #4]
 8035cb8:	2200      	movs	r2, #0
 8035cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8035cbc:	687b      	ldr	r3, [r7, #4]
 8035cbe:	681b      	ldr	r3, [r3, #0]
 8035cc0:	691b      	ldr	r3, [r3, #16]
 8035cc2:	f003 0310 	and.w	r3, r3, #16
 8035cc6:	2b10      	cmp	r3, #16
 8035cc8:	d122      	bne.n	8035d10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8035cca:	687b      	ldr	r3, [r7, #4]
 8035ccc:	681b      	ldr	r3, [r3, #0]
 8035cce:	68db      	ldr	r3, [r3, #12]
 8035cd0:	f003 0310 	and.w	r3, r3, #16
 8035cd4:	2b10      	cmp	r3, #16
 8035cd6:	d11b      	bne.n	8035d10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8035cd8:	687b      	ldr	r3, [r7, #4]
 8035cda:	681b      	ldr	r3, [r3, #0]
 8035cdc:	f06f 0210 	mvn.w	r2, #16
 8035ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8035ce2:	687b      	ldr	r3, [r7, #4]
 8035ce4:	2208      	movs	r2, #8
 8035ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8035ce8:	687b      	ldr	r3, [r7, #4]
 8035cea:	681b      	ldr	r3, [r3, #0]
 8035cec:	69db      	ldr	r3, [r3, #28]
 8035cee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8035cf2:	2b00      	cmp	r3, #0
 8035cf4:	d003      	beq.n	8035cfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8035cf6:	6878      	ldr	r0, [r7, #4]
 8035cf8:	f000 f936 	bl	8035f68 <HAL_TIM_IC_CaptureCallback>
 8035cfc:	e005      	b.n	8035d0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8035cfe:	6878      	ldr	r0, [r7, #4]
 8035d00:	f000 f928 	bl	8035f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8035d04:	6878      	ldr	r0, [r7, #4]
 8035d06:	f000 f939 	bl	8035f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8035d0a:	687b      	ldr	r3, [r7, #4]
 8035d0c:	2200      	movs	r2, #0
 8035d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8035d10:	687b      	ldr	r3, [r7, #4]
 8035d12:	681b      	ldr	r3, [r3, #0]
 8035d14:	691b      	ldr	r3, [r3, #16]
 8035d16:	f003 0301 	and.w	r3, r3, #1
 8035d1a:	2b01      	cmp	r3, #1
 8035d1c:	d10e      	bne.n	8035d3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8035d1e:	687b      	ldr	r3, [r7, #4]
 8035d20:	681b      	ldr	r3, [r3, #0]
 8035d22:	68db      	ldr	r3, [r3, #12]
 8035d24:	f003 0301 	and.w	r3, r3, #1
 8035d28:	2b01      	cmp	r3, #1
 8035d2a:	d107      	bne.n	8035d3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8035d2c:	687b      	ldr	r3, [r7, #4]
 8035d2e:	681b      	ldr	r3, [r3, #0]
 8035d30:	f06f 0201 	mvn.w	r2, #1
 8035d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8035d36:	6878      	ldr	r0, [r7, #4]
 8035d38:	f7f5 fb98 	bl	802b46c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8035d3c:	687b      	ldr	r3, [r7, #4]
 8035d3e:	681b      	ldr	r3, [r3, #0]
 8035d40:	691b      	ldr	r3, [r3, #16]
 8035d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035d46:	2b80      	cmp	r3, #128	; 0x80
 8035d48:	d10e      	bne.n	8035d68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8035d4a:	687b      	ldr	r3, [r7, #4]
 8035d4c:	681b      	ldr	r3, [r3, #0]
 8035d4e:	68db      	ldr	r3, [r3, #12]
 8035d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8035d54:	2b80      	cmp	r3, #128	; 0x80
 8035d56:	d107      	bne.n	8035d68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8035d58:	687b      	ldr	r3, [r7, #4]
 8035d5a:	681b      	ldr	r3, [r3, #0]
 8035d5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8035d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8035d62:	6878      	ldr	r0, [r7, #4]
 8035d64:	f000 fb78 	bl	8036458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8035d68:	687b      	ldr	r3, [r7, #4]
 8035d6a:	681b      	ldr	r3, [r3, #0]
 8035d6c:	691b      	ldr	r3, [r3, #16]
 8035d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035d72:	2b40      	cmp	r3, #64	; 0x40
 8035d74:	d10e      	bne.n	8035d94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8035d76:	687b      	ldr	r3, [r7, #4]
 8035d78:	681b      	ldr	r3, [r3, #0]
 8035d7a:	68db      	ldr	r3, [r3, #12]
 8035d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8035d80:	2b40      	cmp	r3, #64	; 0x40
 8035d82:	d107      	bne.n	8035d94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8035d84:	687b      	ldr	r3, [r7, #4]
 8035d86:	681b      	ldr	r3, [r3, #0]
 8035d88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8035d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8035d8e:	6878      	ldr	r0, [r7, #4]
 8035d90:	f000 f8fe 	bl	8035f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8035d94:	687b      	ldr	r3, [r7, #4]
 8035d96:	681b      	ldr	r3, [r3, #0]
 8035d98:	691b      	ldr	r3, [r3, #16]
 8035d9a:	f003 0320 	and.w	r3, r3, #32
 8035d9e:	2b20      	cmp	r3, #32
 8035da0:	d10e      	bne.n	8035dc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8035da2:	687b      	ldr	r3, [r7, #4]
 8035da4:	681b      	ldr	r3, [r3, #0]
 8035da6:	68db      	ldr	r3, [r3, #12]
 8035da8:	f003 0320 	and.w	r3, r3, #32
 8035dac:	2b20      	cmp	r3, #32
 8035dae:	d107      	bne.n	8035dc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8035db0:	687b      	ldr	r3, [r7, #4]
 8035db2:	681b      	ldr	r3, [r3, #0]
 8035db4:	f06f 0220 	mvn.w	r2, #32
 8035db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8035dba:	6878      	ldr	r0, [r7, #4]
 8035dbc:	f000 fb42 	bl	8036444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8035dc0:	bf00      	nop
 8035dc2:	3708      	adds	r7, #8
 8035dc4:	46bd      	mov	sp, r7
 8035dc6:	bd80      	pop	{r7, pc}

08035dc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8035dc8:	b580      	push	{r7, lr}
 8035dca:	b084      	sub	sp, #16
 8035dcc:	af00      	add	r7, sp, #0
 8035dce:	60f8      	str	r0, [r7, #12]
 8035dd0:	60b9      	str	r1, [r7, #8]
 8035dd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8035dd4:	68fb      	ldr	r3, [r7, #12]
 8035dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8035dda:	2b01      	cmp	r3, #1
 8035ddc:	d101      	bne.n	8035de2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8035dde:	2302      	movs	r3, #2
 8035de0:	e0b4      	b.n	8035f4c <HAL_TIM_PWM_ConfigChannel+0x184>
 8035de2:	68fb      	ldr	r3, [r7, #12]
 8035de4:	2201      	movs	r2, #1
 8035de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8035dea:	68fb      	ldr	r3, [r7, #12]
 8035dec:	2202      	movs	r2, #2
 8035dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8035df2:	687b      	ldr	r3, [r7, #4]
 8035df4:	2b0c      	cmp	r3, #12
 8035df6:	f200 809f 	bhi.w	8035f38 <HAL_TIM_PWM_ConfigChannel+0x170>
 8035dfa:	a201      	add	r2, pc, #4	; (adr r2, 8035e00 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8035dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8035e00:	08035e35 	.word	0x08035e35
 8035e04:	08035f39 	.word	0x08035f39
 8035e08:	08035f39 	.word	0x08035f39
 8035e0c:	08035f39 	.word	0x08035f39
 8035e10:	08035e75 	.word	0x08035e75
 8035e14:	08035f39 	.word	0x08035f39
 8035e18:	08035f39 	.word	0x08035f39
 8035e1c:	08035f39 	.word	0x08035f39
 8035e20:	08035eb7 	.word	0x08035eb7
 8035e24:	08035f39 	.word	0x08035f39
 8035e28:	08035f39 	.word	0x08035f39
 8035e2c:	08035f39 	.word	0x08035f39
 8035e30:	08035ef7 	.word	0x08035ef7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8035e34:	68fb      	ldr	r3, [r7, #12]
 8035e36:	681b      	ldr	r3, [r3, #0]
 8035e38:	68b9      	ldr	r1, [r7, #8]
 8035e3a:	4618      	mov	r0, r3
 8035e3c:	f000 f952 	bl	80360e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8035e40:	68fb      	ldr	r3, [r7, #12]
 8035e42:	681b      	ldr	r3, [r3, #0]
 8035e44:	699a      	ldr	r2, [r3, #24]
 8035e46:	68fb      	ldr	r3, [r7, #12]
 8035e48:	681b      	ldr	r3, [r3, #0]
 8035e4a:	f042 0208 	orr.w	r2, r2, #8
 8035e4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8035e50:	68fb      	ldr	r3, [r7, #12]
 8035e52:	681b      	ldr	r3, [r3, #0]
 8035e54:	699a      	ldr	r2, [r3, #24]
 8035e56:	68fb      	ldr	r3, [r7, #12]
 8035e58:	681b      	ldr	r3, [r3, #0]
 8035e5a:	f022 0204 	bic.w	r2, r2, #4
 8035e5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8035e60:	68fb      	ldr	r3, [r7, #12]
 8035e62:	681b      	ldr	r3, [r3, #0]
 8035e64:	6999      	ldr	r1, [r3, #24]
 8035e66:	68bb      	ldr	r3, [r7, #8]
 8035e68:	691a      	ldr	r2, [r3, #16]
 8035e6a:	68fb      	ldr	r3, [r7, #12]
 8035e6c:	681b      	ldr	r3, [r3, #0]
 8035e6e:	430a      	orrs	r2, r1
 8035e70:	619a      	str	r2, [r3, #24]
      break;
 8035e72:	e062      	b.n	8035f3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8035e74:	68fb      	ldr	r3, [r7, #12]
 8035e76:	681b      	ldr	r3, [r3, #0]
 8035e78:	68b9      	ldr	r1, [r7, #8]
 8035e7a:	4618      	mov	r0, r3
 8035e7c:	f000 f9a2 	bl	80361c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8035e80:	68fb      	ldr	r3, [r7, #12]
 8035e82:	681b      	ldr	r3, [r3, #0]
 8035e84:	699a      	ldr	r2, [r3, #24]
 8035e86:	68fb      	ldr	r3, [r7, #12]
 8035e88:	681b      	ldr	r3, [r3, #0]
 8035e8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035e8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8035e90:	68fb      	ldr	r3, [r7, #12]
 8035e92:	681b      	ldr	r3, [r3, #0]
 8035e94:	699a      	ldr	r2, [r3, #24]
 8035e96:	68fb      	ldr	r3, [r7, #12]
 8035e98:	681b      	ldr	r3, [r3, #0]
 8035e9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035e9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8035ea0:	68fb      	ldr	r3, [r7, #12]
 8035ea2:	681b      	ldr	r3, [r3, #0]
 8035ea4:	6999      	ldr	r1, [r3, #24]
 8035ea6:	68bb      	ldr	r3, [r7, #8]
 8035ea8:	691b      	ldr	r3, [r3, #16]
 8035eaa:	021a      	lsls	r2, r3, #8
 8035eac:	68fb      	ldr	r3, [r7, #12]
 8035eae:	681b      	ldr	r3, [r3, #0]
 8035eb0:	430a      	orrs	r2, r1
 8035eb2:	619a      	str	r2, [r3, #24]
      break;
 8035eb4:	e041      	b.n	8035f3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8035eb6:	68fb      	ldr	r3, [r7, #12]
 8035eb8:	681b      	ldr	r3, [r3, #0]
 8035eba:	68b9      	ldr	r1, [r7, #8]
 8035ebc:	4618      	mov	r0, r3
 8035ebe:	f000 f9f7 	bl	80362b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8035ec2:	68fb      	ldr	r3, [r7, #12]
 8035ec4:	681b      	ldr	r3, [r3, #0]
 8035ec6:	69da      	ldr	r2, [r3, #28]
 8035ec8:	68fb      	ldr	r3, [r7, #12]
 8035eca:	681b      	ldr	r3, [r3, #0]
 8035ecc:	f042 0208 	orr.w	r2, r2, #8
 8035ed0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8035ed2:	68fb      	ldr	r3, [r7, #12]
 8035ed4:	681b      	ldr	r3, [r3, #0]
 8035ed6:	69da      	ldr	r2, [r3, #28]
 8035ed8:	68fb      	ldr	r3, [r7, #12]
 8035eda:	681b      	ldr	r3, [r3, #0]
 8035edc:	f022 0204 	bic.w	r2, r2, #4
 8035ee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8035ee2:	68fb      	ldr	r3, [r7, #12]
 8035ee4:	681b      	ldr	r3, [r3, #0]
 8035ee6:	69d9      	ldr	r1, [r3, #28]
 8035ee8:	68bb      	ldr	r3, [r7, #8]
 8035eea:	691a      	ldr	r2, [r3, #16]
 8035eec:	68fb      	ldr	r3, [r7, #12]
 8035eee:	681b      	ldr	r3, [r3, #0]
 8035ef0:	430a      	orrs	r2, r1
 8035ef2:	61da      	str	r2, [r3, #28]
      break;
 8035ef4:	e021      	b.n	8035f3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8035ef6:	68fb      	ldr	r3, [r7, #12]
 8035ef8:	681b      	ldr	r3, [r3, #0]
 8035efa:	68b9      	ldr	r1, [r7, #8]
 8035efc:	4618      	mov	r0, r3
 8035efe:	f000 fa4b 	bl	8036398 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8035f02:	68fb      	ldr	r3, [r7, #12]
 8035f04:	681b      	ldr	r3, [r3, #0]
 8035f06:	69da      	ldr	r2, [r3, #28]
 8035f08:	68fb      	ldr	r3, [r7, #12]
 8035f0a:	681b      	ldr	r3, [r3, #0]
 8035f0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8035f10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8035f12:	68fb      	ldr	r3, [r7, #12]
 8035f14:	681b      	ldr	r3, [r3, #0]
 8035f16:	69da      	ldr	r2, [r3, #28]
 8035f18:	68fb      	ldr	r3, [r7, #12]
 8035f1a:	681b      	ldr	r3, [r3, #0]
 8035f1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8035f20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8035f22:	68fb      	ldr	r3, [r7, #12]
 8035f24:	681b      	ldr	r3, [r3, #0]
 8035f26:	69d9      	ldr	r1, [r3, #28]
 8035f28:	68bb      	ldr	r3, [r7, #8]
 8035f2a:	691b      	ldr	r3, [r3, #16]
 8035f2c:	021a      	lsls	r2, r3, #8
 8035f2e:	68fb      	ldr	r3, [r7, #12]
 8035f30:	681b      	ldr	r3, [r3, #0]
 8035f32:	430a      	orrs	r2, r1
 8035f34:	61da      	str	r2, [r3, #28]
      break;
 8035f36:	e000      	b.n	8035f3a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8035f38:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8035f3a:	68fb      	ldr	r3, [r7, #12]
 8035f3c:	2201      	movs	r2, #1
 8035f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8035f42:	68fb      	ldr	r3, [r7, #12]
 8035f44:	2200      	movs	r2, #0
 8035f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8035f4a:	2300      	movs	r3, #0
}
 8035f4c:	4618      	mov	r0, r3
 8035f4e:	3710      	adds	r7, #16
 8035f50:	46bd      	mov	sp, r7
 8035f52:	bd80      	pop	{r7, pc}

08035f54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8035f54:	b480      	push	{r7}
 8035f56:	b083      	sub	sp, #12
 8035f58:	af00      	add	r7, sp, #0
 8035f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8035f5c:	bf00      	nop
 8035f5e:	370c      	adds	r7, #12
 8035f60:	46bd      	mov	sp, r7
 8035f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f66:	4770      	bx	lr

08035f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8035f68:	b480      	push	{r7}
 8035f6a:	b083      	sub	sp, #12
 8035f6c:	af00      	add	r7, sp, #0
 8035f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8035f70:	bf00      	nop
 8035f72:	370c      	adds	r7, #12
 8035f74:	46bd      	mov	sp, r7
 8035f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f7a:	4770      	bx	lr

08035f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8035f7c:	b480      	push	{r7}
 8035f7e:	b083      	sub	sp, #12
 8035f80:	af00      	add	r7, sp, #0
 8035f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8035f84:	bf00      	nop
 8035f86:	370c      	adds	r7, #12
 8035f88:	46bd      	mov	sp, r7
 8035f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035f8e:	4770      	bx	lr

08035f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8035f90:	b480      	push	{r7}
 8035f92:	b083      	sub	sp, #12
 8035f94:	af00      	add	r7, sp, #0
 8035f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8035f98:	bf00      	nop
 8035f9a:	370c      	adds	r7, #12
 8035f9c:	46bd      	mov	sp, r7
 8035f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035fa2:	4770      	bx	lr

08035fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8035fa4:	b480      	push	{r7}
 8035fa6:	b085      	sub	sp, #20
 8035fa8:	af00      	add	r7, sp, #0
 8035faa:	6078      	str	r0, [r7, #4]
 8035fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8035fae:	687b      	ldr	r3, [r7, #4]
 8035fb0:	681b      	ldr	r3, [r3, #0]
 8035fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8035fb4:	687b      	ldr	r3, [r7, #4]
 8035fb6:	4a40      	ldr	r2, [pc, #256]	; (80360b8 <TIM_Base_SetConfig+0x114>)
 8035fb8:	4293      	cmp	r3, r2
 8035fba:	d013      	beq.n	8035fe4 <TIM_Base_SetConfig+0x40>
 8035fbc:	687b      	ldr	r3, [r7, #4]
 8035fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8035fc2:	d00f      	beq.n	8035fe4 <TIM_Base_SetConfig+0x40>
 8035fc4:	687b      	ldr	r3, [r7, #4]
 8035fc6:	4a3d      	ldr	r2, [pc, #244]	; (80360bc <TIM_Base_SetConfig+0x118>)
 8035fc8:	4293      	cmp	r3, r2
 8035fca:	d00b      	beq.n	8035fe4 <TIM_Base_SetConfig+0x40>
 8035fcc:	687b      	ldr	r3, [r7, #4]
 8035fce:	4a3c      	ldr	r2, [pc, #240]	; (80360c0 <TIM_Base_SetConfig+0x11c>)
 8035fd0:	4293      	cmp	r3, r2
 8035fd2:	d007      	beq.n	8035fe4 <TIM_Base_SetConfig+0x40>
 8035fd4:	687b      	ldr	r3, [r7, #4]
 8035fd6:	4a3b      	ldr	r2, [pc, #236]	; (80360c4 <TIM_Base_SetConfig+0x120>)
 8035fd8:	4293      	cmp	r3, r2
 8035fda:	d003      	beq.n	8035fe4 <TIM_Base_SetConfig+0x40>
 8035fdc:	687b      	ldr	r3, [r7, #4]
 8035fde:	4a3a      	ldr	r2, [pc, #232]	; (80360c8 <TIM_Base_SetConfig+0x124>)
 8035fe0:	4293      	cmp	r3, r2
 8035fe2:	d108      	bne.n	8035ff6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8035fe4:	68fb      	ldr	r3, [r7, #12]
 8035fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8035fea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8035fec:	683b      	ldr	r3, [r7, #0]
 8035fee:	685b      	ldr	r3, [r3, #4]
 8035ff0:	68fa      	ldr	r2, [r7, #12]
 8035ff2:	4313      	orrs	r3, r2
 8035ff4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8035ff6:	687b      	ldr	r3, [r7, #4]
 8035ff8:	4a2f      	ldr	r2, [pc, #188]	; (80360b8 <TIM_Base_SetConfig+0x114>)
 8035ffa:	4293      	cmp	r3, r2
 8035ffc:	d02b      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8035ffe:	687b      	ldr	r3, [r7, #4]
 8036000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8036004:	d027      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8036006:	687b      	ldr	r3, [r7, #4]
 8036008:	4a2c      	ldr	r2, [pc, #176]	; (80360bc <TIM_Base_SetConfig+0x118>)
 803600a:	4293      	cmp	r3, r2
 803600c:	d023      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 803600e:	687b      	ldr	r3, [r7, #4]
 8036010:	4a2b      	ldr	r2, [pc, #172]	; (80360c0 <TIM_Base_SetConfig+0x11c>)
 8036012:	4293      	cmp	r3, r2
 8036014:	d01f      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8036016:	687b      	ldr	r3, [r7, #4]
 8036018:	4a2a      	ldr	r2, [pc, #168]	; (80360c4 <TIM_Base_SetConfig+0x120>)
 803601a:	4293      	cmp	r3, r2
 803601c:	d01b      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 803601e:	687b      	ldr	r3, [r7, #4]
 8036020:	4a29      	ldr	r2, [pc, #164]	; (80360c8 <TIM_Base_SetConfig+0x124>)
 8036022:	4293      	cmp	r3, r2
 8036024:	d017      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8036026:	687b      	ldr	r3, [r7, #4]
 8036028:	4a28      	ldr	r2, [pc, #160]	; (80360cc <TIM_Base_SetConfig+0x128>)
 803602a:	4293      	cmp	r3, r2
 803602c:	d013      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 803602e:	687b      	ldr	r3, [r7, #4]
 8036030:	4a27      	ldr	r2, [pc, #156]	; (80360d0 <TIM_Base_SetConfig+0x12c>)
 8036032:	4293      	cmp	r3, r2
 8036034:	d00f      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8036036:	687b      	ldr	r3, [r7, #4]
 8036038:	4a26      	ldr	r2, [pc, #152]	; (80360d4 <TIM_Base_SetConfig+0x130>)
 803603a:	4293      	cmp	r3, r2
 803603c:	d00b      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 803603e:	687b      	ldr	r3, [r7, #4]
 8036040:	4a25      	ldr	r2, [pc, #148]	; (80360d8 <TIM_Base_SetConfig+0x134>)
 8036042:	4293      	cmp	r3, r2
 8036044:	d007      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 8036046:	687b      	ldr	r3, [r7, #4]
 8036048:	4a24      	ldr	r2, [pc, #144]	; (80360dc <TIM_Base_SetConfig+0x138>)
 803604a:	4293      	cmp	r3, r2
 803604c:	d003      	beq.n	8036056 <TIM_Base_SetConfig+0xb2>
 803604e:	687b      	ldr	r3, [r7, #4]
 8036050:	4a23      	ldr	r2, [pc, #140]	; (80360e0 <TIM_Base_SetConfig+0x13c>)
 8036052:	4293      	cmp	r3, r2
 8036054:	d108      	bne.n	8036068 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8036056:	68fb      	ldr	r3, [r7, #12]
 8036058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 803605c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 803605e:	683b      	ldr	r3, [r7, #0]
 8036060:	68db      	ldr	r3, [r3, #12]
 8036062:	68fa      	ldr	r2, [r7, #12]
 8036064:	4313      	orrs	r3, r2
 8036066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8036068:	68fb      	ldr	r3, [r7, #12]
 803606a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 803606e:	683b      	ldr	r3, [r7, #0]
 8036070:	695b      	ldr	r3, [r3, #20]
 8036072:	4313      	orrs	r3, r2
 8036074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8036076:	687b      	ldr	r3, [r7, #4]
 8036078:	68fa      	ldr	r2, [r7, #12]
 803607a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 803607c:	683b      	ldr	r3, [r7, #0]
 803607e:	689a      	ldr	r2, [r3, #8]
 8036080:	687b      	ldr	r3, [r7, #4]
 8036082:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8036084:	683b      	ldr	r3, [r7, #0]
 8036086:	681a      	ldr	r2, [r3, #0]
 8036088:	687b      	ldr	r3, [r7, #4]
 803608a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 803608c:	687b      	ldr	r3, [r7, #4]
 803608e:	4a0a      	ldr	r2, [pc, #40]	; (80360b8 <TIM_Base_SetConfig+0x114>)
 8036090:	4293      	cmp	r3, r2
 8036092:	d003      	beq.n	803609c <TIM_Base_SetConfig+0xf8>
 8036094:	687b      	ldr	r3, [r7, #4]
 8036096:	4a0c      	ldr	r2, [pc, #48]	; (80360c8 <TIM_Base_SetConfig+0x124>)
 8036098:	4293      	cmp	r3, r2
 803609a:	d103      	bne.n	80360a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 803609c:	683b      	ldr	r3, [r7, #0]
 803609e:	691a      	ldr	r2, [r3, #16]
 80360a0:	687b      	ldr	r3, [r7, #4]
 80360a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80360a4:	687b      	ldr	r3, [r7, #4]
 80360a6:	2201      	movs	r2, #1
 80360a8:	615a      	str	r2, [r3, #20]
}
 80360aa:	bf00      	nop
 80360ac:	3714      	adds	r7, #20
 80360ae:	46bd      	mov	sp, r7
 80360b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80360b4:	4770      	bx	lr
 80360b6:	bf00      	nop
 80360b8:	40010000 	.word	0x40010000
 80360bc:	40000400 	.word	0x40000400
 80360c0:	40000800 	.word	0x40000800
 80360c4:	40000c00 	.word	0x40000c00
 80360c8:	40010400 	.word	0x40010400
 80360cc:	40014000 	.word	0x40014000
 80360d0:	40014400 	.word	0x40014400
 80360d4:	40014800 	.word	0x40014800
 80360d8:	40001800 	.word	0x40001800
 80360dc:	40001c00 	.word	0x40001c00
 80360e0:	40002000 	.word	0x40002000

080360e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80360e4:	b480      	push	{r7}
 80360e6:	b087      	sub	sp, #28
 80360e8:	af00      	add	r7, sp, #0
 80360ea:	6078      	str	r0, [r7, #4]
 80360ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80360ee:	687b      	ldr	r3, [r7, #4]
 80360f0:	6a1b      	ldr	r3, [r3, #32]
 80360f2:	f023 0201 	bic.w	r2, r3, #1
 80360f6:	687b      	ldr	r3, [r7, #4]
 80360f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80360fa:	687b      	ldr	r3, [r7, #4]
 80360fc:	6a1b      	ldr	r3, [r3, #32]
 80360fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8036100:	687b      	ldr	r3, [r7, #4]
 8036102:	685b      	ldr	r3, [r3, #4]
 8036104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8036106:	687b      	ldr	r3, [r7, #4]
 8036108:	699b      	ldr	r3, [r3, #24]
 803610a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 803610c:	68fb      	ldr	r3, [r7, #12]
 803610e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8036112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8036114:	68fb      	ldr	r3, [r7, #12]
 8036116:	f023 0303 	bic.w	r3, r3, #3
 803611a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 803611c:	683b      	ldr	r3, [r7, #0]
 803611e:	681b      	ldr	r3, [r3, #0]
 8036120:	68fa      	ldr	r2, [r7, #12]
 8036122:	4313      	orrs	r3, r2
 8036124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8036126:	697b      	ldr	r3, [r7, #20]
 8036128:	f023 0302 	bic.w	r3, r3, #2
 803612c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 803612e:	683b      	ldr	r3, [r7, #0]
 8036130:	689b      	ldr	r3, [r3, #8]
 8036132:	697a      	ldr	r2, [r7, #20]
 8036134:	4313      	orrs	r3, r2
 8036136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8036138:	687b      	ldr	r3, [r7, #4]
 803613a:	4a20      	ldr	r2, [pc, #128]	; (80361bc <TIM_OC1_SetConfig+0xd8>)
 803613c:	4293      	cmp	r3, r2
 803613e:	d003      	beq.n	8036148 <TIM_OC1_SetConfig+0x64>
 8036140:	687b      	ldr	r3, [r7, #4]
 8036142:	4a1f      	ldr	r2, [pc, #124]	; (80361c0 <TIM_OC1_SetConfig+0xdc>)
 8036144:	4293      	cmp	r3, r2
 8036146:	d10c      	bne.n	8036162 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8036148:	697b      	ldr	r3, [r7, #20]
 803614a:	f023 0308 	bic.w	r3, r3, #8
 803614e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8036150:	683b      	ldr	r3, [r7, #0]
 8036152:	68db      	ldr	r3, [r3, #12]
 8036154:	697a      	ldr	r2, [r7, #20]
 8036156:	4313      	orrs	r3, r2
 8036158:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 803615a:	697b      	ldr	r3, [r7, #20]
 803615c:	f023 0304 	bic.w	r3, r3, #4
 8036160:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036162:	687b      	ldr	r3, [r7, #4]
 8036164:	4a15      	ldr	r2, [pc, #84]	; (80361bc <TIM_OC1_SetConfig+0xd8>)
 8036166:	4293      	cmp	r3, r2
 8036168:	d003      	beq.n	8036172 <TIM_OC1_SetConfig+0x8e>
 803616a:	687b      	ldr	r3, [r7, #4]
 803616c:	4a14      	ldr	r2, [pc, #80]	; (80361c0 <TIM_OC1_SetConfig+0xdc>)
 803616e:	4293      	cmp	r3, r2
 8036170:	d111      	bne.n	8036196 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8036172:	693b      	ldr	r3, [r7, #16]
 8036174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8036178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 803617a:	693b      	ldr	r3, [r7, #16]
 803617c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8036180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8036182:	683b      	ldr	r3, [r7, #0]
 8036184:	695b      	ldr	r3, [r3, #20]
 8036186:	693a      	ldr	r2, [r7, #16]
 8036188:	4313      	orrs	r3, r2
 803618a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 803618c:	683b      	ldr	r3, [r7, #0]
 803618e:	699b      	ldr	r3, [r3, #24]
 8036190:	693a      	ldr	r2, [r7, #16]
 8036192:	4313      	orrs	r3, r2
 8036194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8036196:	687b      	ldr	r3, [r7, #4]
 8036198:	693a      	ldr	r2, [r7, #16]
 803619a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 803619c:	687b      	ldr	r3, [r7, #4]
 803619e:	68fa      	ldr	r2, [r7, #12]
 80361a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80361a2:	683b      	ldr	r3, [r7, #0]
 80361a4:	685a      	ldr	r2, [r3, #4]
 80361a6:	687b      	ldr	r3, [r7, #4]
 80361a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80361aa:	687b      	ldr	r3, [r7, #4]
 80361ac:	697a      	ldr	r2, [r7, #20]
 80361ae:	621a      	str	r2, [r3, #32]
}
 80361b0:	bf00      	nop
 80361b2:	371c      	adds	r7, #28
 80361b4:	46bd      	mov	sp, r7
 80361b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80361ba:	4770      	bx	lr
 80361bc:	40010000 	.word	0x40010000
 80361c0:	40010400 	.word	0x40010400

080361c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80361c4:	b480      	push	{r7}
 80361c6:	b087      	sub	sp, #28
 80361c8:	af00      	add	r7, sp, #0
 80361ca:	6078      	str	r0, [r7, #4]
 80361cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80361ce:	687b      	ldr	r3, [r7, #4]
 80361d0:	6a1b      	ldr	r3, [r3, #32]
 80361d2:	f023 0210 	bic.w	r2, r3, #16
 80361d6:	687b      	ldr	r3, [r7, #4]
 80361d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80361da:	687b      	ldr	r3, [r7, #4]
 80361dc:	6a1b      	ldr	r3, [r3, #32]
 80361de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80361e0:	687b      	ldr	r3, [r7, #4]
 80361e2:	685b      	ldr	r3, [r3, #4]
 80361e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80361e6:	687b      	ldr	r3, [r7, #4]
 80361e8:	699b      	ldr	r3, [r3, #24]
 80361ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80361ec:	68fb      	ldr	r3, [r7, #12]
 80361ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80361f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80361f4:	68fb      	ldr	r3, [r7, #12]
 80361f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80361fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80361fc:	683b      	ldr	r3, [r7, #0]
 80361fe:	681b      	ldr	r3, [r3, #0]
 8036200:	021b      	lsls	r3, r3, #8
 8036202:	68fa      	ldr	r2, [r7, #12]
 8036204:	4313      	orrs	r3, r2
 8036206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8036208:	697b      	ldr	r3, [r7, #20]
 803620a:	f023 0320 	bic.w	r3, r3, #32
 803620e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8036210:	683b      	ldr	r3, [r7, #0]
 8036212:	689b      	ldr	r3, [r3, #8]
 8036214:	011b      	lsls	r3, r3, #4
 8036216:	697a      	ldr	r2, [r7, #20]
 8036218:	4313      	orrs	r3, r2
 803621a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 803621c:	687b      	ldr	r3, [r7, #4]
 803621e:	4a22      	ldr	r2, [pc, #136]	; (80362a8 <TIM_OC2_SetConfig+0xe4>)
 8036220:	4293      	cmp	r3, r2
 8036222:	d003      	beq.n	803622c <TIM_OC2_SetConfig+0x68>
 8036224:	687b      	ldr	r3, [r7, #4]
 8036226:	4a21      	ldr	r2, [pc, #132]	; (80362ac <TIM_OC2_SetConfig+0xe8>)
 8036228:	4293      	cmp	r3, r2
 803622a:	d10d      	bne.n	8036248 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 803622c:	697b      	ldr	r3, [r7, #20]
 803622e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8036232:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8036234:	683b      	ldr	r3, [r7, #0]
 8036236:	68db      	ldr	r3, [r3, #12]
 8036238:	011b      	lsls	r3, r3, #4
 803623a:	697a      	ldr	r2, [r7, #20]
 803623c:	4313      	orrs	r3, r2
 803623e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8036240:	697b      	ldr	r3, [r7, #20]
 8036242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8036246:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036248:	687b      	ldr	r3, [r7, #4]
 803624a:	4a17      	ldr	r2, [pc, #92]	; (80362a8 <TIM_OC2_SetConfig+0xe4>)
 803624c:	4293      	cmp	r3, r2
 803624e:	d003      	beq.n	8036258 <TIM_OC2_SetConfig+0x94>
 8036250:	687b      	ldr	r3, [r7, #4]
 8036252:	4a16      	ldr	r2, [pc, #88]	; (80362ac <TIM_OC2_SetConfig+0xe8>)
 8036254:	4293      	cmp	r3, r2
 8036256:	d113      	bne.n	8036280 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8036258:	693b      	ldr	r3, [r7, #16]
 803625a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 803625e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8036260:	693b      	ldr	r3, [r7, #16]
 8036262:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8036266:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8036268:	683b      	ldr	r3, [r7, #0]
 803626a:	695b      	ldr	r3, [r3, #20]
 803626c:	009b      	lsls	r3, r3, #2
 803626e:	693a      	ldr	r2, [r7, #16]
 8036270:	4313      	orrs	r3, r2
 8036272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8036274:	683b      	ldr	r3, [r7, #0]
 8036276:	699b      	ldr	r3, [r3, #24]
 8036278:	009b      	lsls	r3, r3, #2
 803627a:	693a      	ldr	r2, [r7, #16]
 803627c:	4313      	orrs	r3, r2
 803627e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8036280:	687b      	ldr	r3, [r7, #4]
 8036282:	693a      	ldr	r2, [r7, #16]
 8036284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8036286:	687b      	ldr	r3, [r7, #4]
 8036288:	68fa      	ldr	r2, [r7, #12]
 803628a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 803628c:	683b      	ldr	r3, [r7, #0]
 803628e:	685a      	ldr	r2, [r3, #4]
 8036290:	687b      	ldr	r3, [r7, #4]
 8036292:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8036294:	687b      	ldr	r3, [r7, #4]
 8036296:	697a      	ldr	r2, [r7, #20]
 8036298:	621a      	str	r2, [r3, #32]
}
 803629a:	bf00      	nop
 803629c:	371c      	adds	r7, #28
 803629e:	46bd      	mov	sp, r7
 80362a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80362a4:	4770      	bx	lr
 80362a6:	bf00      	nop
 80362a8:	40010000 	.word	0x40010000
 80362ac:	40010400 	.word	0x40010400

080362b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80362b0:	b480      	push	{r7}
 80362b2:	b087      	sub	sp, #28
 80362b4:	af00      	add	r7, sp, #0
 80362b6:	6078      	str	r0, [r7, #4]
 80362b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80362ba:	687b      	ldr	r3, [r7, #4]
 80362bc:	6a1b      	ldr	r3, [r3, #32]
 80362be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80362c2:	687b      	ldr	r3, [r7, #4]
 80362c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80362c6:	687b      	ldr	r3, [r7, #4]
 80362c8:	6a1b      	ldr	r3, [r3, #32]
 80362ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80362cc:	687b      	ldr	r3, [r7, #4]
 80362ce:	685b      	ldr	r3, [r3, #4]
 80362d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80362d2:	687b      	ldr	r3, [r7, #4]
 80362d4:	69db      	ldr	r3, [r3, #28]
 80362d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80362d8:	68fb      	ldr	r3, [r7, #12]
 80362da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80362de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80362e0:	68fb      	ldr	r3, [r7, #12]
 80362e2:	f023 0303 	bic.w	r3, r3, #3
 80362e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80362e8:	683b      	ldr	r3, [r7, #0]
 80362ea:	681b      	ldr	r3, [r3, #0]
 80362ec:	68fa      	ldr	r2, [r7, #12]
 80362ee:	4313      	orrs	r3, r2
 80362f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80362f2:	697b      	ldr	r3, [r7, #20]
 80362f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80362f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80362fa:	683b      	ldr	r3, [r7, #0]
 80362fc:	689b      	ldr	r3, [r3, #8]
 80362fe:	021b      	lsls	r3, r3, #8
 8036300:	697a      	ldr	r2, [r7, #20]
 8036302:	4313      	orrs	r3, r2
 8036304:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8036306:	687b      	ldr	r3, [r7, #4]
 8036308:	4a21      	ldr	r2, [pc, #132]	; (8036390 <TIM_OC3_SetConfig+0xe0>)
 803630a:	4293      	cmp	r3, r2
 803630c:	d003      	beq.n	8036316 <TIM_OC3_SetConfig+0x66>
 803630e:	687b      	ldr	r3, [r7, #4]
 8036310:	4a20      	ldr	r2, [pc, #128]	; (8036394 <TIM_OC3_SetConfig+0xe4>)
 8036312:	4293      	cmp	r3, r2
 8036314:	d10d      	bne.n	8036332 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8036316:	697b      	ldr	r3, [r7, #20]
 8036318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 803631c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 803631e:	683b      	ldr	r3, [r7, #0]
 8036320:	68db      	ldr	r3, [r3, #12]
 8036322:	021b      	lsls	r3, r3, #8
 8036324:	697a      	ldr	r2, [r7, #20]
 8036326:	4313      	orrs	r3, r2
 8036328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 803632a:	697b      	ldr	r3, [r7, #20]
 803632c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8036330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8036332:	687b      	ldr	r3, [r7, #4]
 8036334:	4a16      	ldr	r2, [pc, #88]	; (8036390 <TIM_OC3_SetConfig+0xe0>)
 8036336:	4293      	cmp	r3, r2
 8036338:	d003      	beq.n	8036342 <TIM_OC3_SetConfig+0x92>
 803633a:	687b      	ldr	r3, [r7, #4]
 803633c:	4a15      	ldr	r2, [pc, #84]	; (8036394 <TIM_OC3_SetConfig+0xe4>)
 803633e:	4293      	cmp	r3, r2
 8036340:	d113      	bne.n	803636a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8036342:	693b      	ldr	r3, [r7, #16]
 8036344:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8036348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 803634a:	693b      	ldr	r3, [r7, #16]
 803634c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8036350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8036352:	683b      	ldr	r3, [r7, #0]
 8036354:	695b      	ldr	r3, [r3, #20]
 8036356:	011b      	lsls	r3, r3, #4
 8036358:	693a      	ldr	r2, [r7, #16]
 803635a:	4313      	orrs	r3, r2
 803635c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 803635e:	683b      	ldr	r3, [r7, #0]
 8036360:	699b      	ldr	r3, [r3, #24]
 8036362:	011b      	lsls	r3, r3, #4
 8036364:	693a      	ldr	r2, [r7, #16]
 8036366:	4313      	orrs	r3, r2
 8036368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 803636a:	687b      	ldr	r3, [r7, #4]
 803636c:	693a      	ldr	r2, [r7, #16]
 803636e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8036370:	687b      	ldr	r3, [r7, #4]
 8036372:	68fa      	ldr	r2, [r7, #12]
 8036374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8036376:	683b      	ldr	r3, [r7, #0]
 8036378:	685a      	ldr	r2, [r3, #4]
 803637a:	687b      	ldr	r3, [r7, #4]
 803637c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 803637e:	687b      	ldr	r3, [r7, #4]
 8036380:	697a      	ldr	r2, [r7, #20]
 8036382:	621a      	str	r2, [r3, #32]
}
 8036384:	bf00      	nop
 8036386:	371c      	adds	r7, #28
 8036388:	46bd      	mov	sp, r7
 803638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803638e:	4770      	bx	lr
 8036390:	40010000 	.word	0x40010000
 8036394:	40010400 	.word	0x40010400

08036398 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8036398:	b480      	push	{r7}
 803639a:	b087      	sub	sp, #28
 803639c:	af00      	add	r7, sp, #0
 803639e:	6078      	str	r0, [r7, #4]
 80363a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80363a2:	687b      	ldr	r3, [r7, #4]
 80363a4:	6a1b      	ldr	r3, [r3, #32]
 80363a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80363aa:	687b      	ldr	r3, [r7, #4]
 80363ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80363ae:	687b      	ldr	r3, [r7, #4]
 80363b0:	6a1b      	ldr	r3, [r3, #32]
 80363b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80363b4:	687b      	ldr	r3, [r7, #4]
 80363b6:	685b      	ldr	r3, [r3, #4]
 80363b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80363ba:	687b      	ldr	r3, [r7, #4]
 80363bc:	69db      	ldr	r3, [r3, #28]
 80363be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80363c0:	68fb      	ldr	r3, [r7, #12]
 80363c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80363c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80363c8:	68fb      	ldr	r3, [r7, #12]
 80363ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80363ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80363d0:	683b      	ldr	r3, [r7, #0]
 80363d2:	681b      	ldr	r3, [r3, #0]
 80363d4:	021b      	lsls	r3, r3, #8
 80363d6:	68fa      	ldr	r2, [r7, #12]
 80363d8:	4313      	orrs	r3, r2
 80363da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80363dc:	693b      	ldr	r3, [r7, #16]
 80363de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80363e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80363e4:	683b      	ldr	r3, [r7, #0]
 80363e6:	689b      	ldr	r3, [r3, #8]
 80363e8:	031b      	lsls	r3, r3, #12
 80363ea:	693a      	ldr	r2, [r7, #16]
 80363ec:	4313      	orrs	r3, r2
 80363ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80363f0:	687b      	ldr	r3, [r7, #4]
 80363f2:	4a12      	ldr	r2, [pc, #72]	; (803643c <TIM_OC4_SetConfig+0xa4>)
 80363f4:	4293      	cmp	r3, r2
 80363f6:	d003      	beq.n	8036400 <TIM_OC4_SetConfig+0x68>
 80363f8:	687b      	ldr	r3, [r7, #4]
 80363fa:	4a11      	ldr	r2, [pc, #68]	; (8036440 <TIM_OC4_SetConfig+0xa8>)
 80363fc:	4293      	cmp	r3, r2
 80363fe:	d109      	bne.n	8036414 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8036400:	697b      	ldr	r3, [r7, #20]
 8036402:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8036406:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8036408:	683b      	ldr	r3, [r7, #0]
 803640a:	695b      	ldr	r3, [r3, #20]
 803640c:	019b      	lsls	r3, r3, #6
 803640e:	697a      	ldr	r2, [r7, #20]
 8036410:	4313      	orrs	r3, r2
 8036412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8036414:	687b      	ldr	r3, [r7, #4]
 8036416:	697a      	ldr	r2, [r7, #20]
 8036418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 803641a:	687b      	ldr	r3, [r7, #4]
 803641c:	68fa      	ldr	r2, [r7, #12]
 803641e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8036420:	683b      	ldr	r3, [r7, #0]
 8036422:	685a      	ldr	r2, [r3, #4]
 8036424:	687b      	ldr	r3, [r7, #4]
 8036426:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8036428:	687b      	ldr	r3, [r7, #4]
 803642a:	693a      	ldr	r2, [r7, #16]
 803642c:	621a      	str	r2, [r3, #32]
}
 803642e:	bf00      	nop
 8036430:	371c      	adds	r7, #28
 8036432:	46bd      	mov	sp, r7
 8036434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036438:	4770      	bx	lr
 803643a:	bf00      	nop
 803643c:	40010000 	.word	0x40010000
 8036440:	40010400 	.word	0x40010400

08036444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8036444:	b480      	push	{r7}
 8036446:	b083      	sub	sp, #12
 8036448:	af00      	add	r7, sp, #0
 803644a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 803644c:	bf00      	nop
 803644e:	370c      	adds	r7, #12
 8036450:	46bd      	mov	sp, r7
 8036452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036456:	4770      	bx	lr

08036458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8036458:	b480      	push	{r7}
 803645a:	b083      	sub	sp, #12
 803645c:	af00      	add	r7, sp, #0
 803645e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8036460:	bf00      	nop
 8036462:	370c      	adds	r7, #12
 8036464:	46bd      	mov	sp, r7
 8036466:	f85d 7b04 	ldr.w	r7, [sp], #4
 803646a:	4770      	bx	lr

0803646c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 803646c:	b580      	push	{r7, lr}
 803646e:	b082      	sub	sp, #8
 8036470:	af00      	add	r7, sp, #0
 8036472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8036474:	687b      	ldr	r3, [r7, #4]
 8036476:	2b00      	cmp	r3, #0
 8036478:	d101      	bne.n	803647e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 803647a:	2301      	movs	r3, #1
 803647c:	e03f      	b.n	80364fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 803647e:	687b      	ldr	r3, [r7, #4]
 8036480:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036484:	b2db      	uxtb	r3, r3
 8036486:	2b00      	cmp	r3, #0
 8036488:	d106      	bne.n	8036498 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 803648a:	687b      	ldr	r3, [r7, #4]
 803648c:	2200      	movs	r2, #0
 803648e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8036492:	6878      	ldr	r0, [r7, #4]
 8036494:	f7f5 fc14 	bl	802bcc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8036498:	687b      	ldr	r3, [r7, #4]
 803649a:	2224      	movs	r2, #36	; 0x24
 803649c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80364a0:	687b      	ldr	r3, [r7, #4]
 80364a2:	681b      	ldr	r3, [r3, #0]
 80364a4:	68da      	ldr	r2, [r3, #12]
 80364a6:	687b      	ldr	r3, [r7, #4]
 80364a8:	681b      	ldr	r3, [r3, #0]
 80364aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80364ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80364b0:	6878      	ldr	r0, [r7, #4]
 80364b2:	f000 fc77 	bl	8036da4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80364b6:	687b      	ldr	r3, [r7, #4]
 80364b8:	681b      	ldr	r3, [r3, #0]
 80364ba:	691a      	ldr	r2, [r3, #16]
 80364bc:	687b      	ldr	r3, [r7, #4]
 80364be:	681b      	ldr	r3, [r3, #0]
 80364c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80364c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80364c6:	687b      	ldr	r3, [r7, #4]
 80364c8:	681b      	ldr	r3, [r3, #0]
 80364ca:	695a      	ldr	r2, [r3, #20]
 80364cc:	687b      	ldr	r3, [r7, #4]
 80364ce:	681b      	ldr	r3, [r3, #0]
 80364d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80364d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80364d6:	687b      	ldr	r3, [r7, #4]
 80364d8:	681b      	ldr	r3, [r3, #0]
 80364da:	68da      	ldr	r2, [r3, #12]
 80364dc:	687b      	ldr	r3, [r7, #4]
 80364de:	681b      	ldr	r3, [r3, #0]
 80364e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80364e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80364e6:	687b      	ldr	r3, [r7, #4]
 80364e8:	2200      	movs	r2, #0
 80364ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80364ec:	687b      	ldr	r3, [r7, #4]
 80364ee:	2220      	movs	r2, #32
 80364f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80364f4:	687b      	ldr	r3, [r7, #4]
 80364f6:	2220      	movs	r2, #32
 80364f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80364fc:	2300      	movs	r3, #0
}
 80364fe:	4618      	mov	r0, r3
 8036500:	3708      	adds	r7, #8
 8036502:	46bd      	mov	sp, r7
 8036504:	bd80      	pop	{r7, pc}

08036506 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8036506:	b580      	push	{r7, lr}
 8036508:	b088      	sub	sp, #32
 803650a:	af02      	add	r7, sp, #8
 803650c:	60f8      	str	r0, [r7, #12]
 803650e:	60b9      	str	r1, [r7, #8]
 8036510:	603b      	str	r3, [r7, #0]
 8036512:	4613      	mov	r3, r2
 8036514:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8036516:	2300      	movs	r3, #0
 8036518:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 803651a:	68fb      	ldr	r3, [r7, #12]
 803651c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036520:	b2db      	uxtb	r3, r3
 8036522:	2b20      	cmp	r3, #32
 8036524:	f040 8083 	bne.w	803662e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8036528:	68bb      	ldr	r3, [r7, #8]
 803652a:	2b00      	cmp	r3, #0
 803652c:	d002      	beq.n	8036534 <HAL_UART_Transmit+0x2e>
 803652e:	88fb      	ldrh	r3, [r7, #6]
 8036530:	2b00      	cmp	r3, #0
 8036532:	d101      	bne.n	8036538 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8036534:	2301      	movs	r3, #1
 8036536:	e07b      	b.n	8036630 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8036538:	68fb      	ldr	r3, [r7, #12]
 803653a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 803653e:	2b01      	cmp	r3, #1
 8036540:	d101      	bne.n	8036546 <HAL_UART_Transmit+0x40>
 8036542:	2302      	movs	r3, #2
 8036544:	e074      	b.n	8036630 <HAL_UART_Transmit+0x12a>
 8036546:	68fb      	ldr	r3, [r7, #12]
 8036548:	2201      	movs	r2, #1
 803654a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 803654e:	68fb      	ldr	r3, [r7, #12]
 8036550:	2200      	movs	r2, #0
 8036552:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8036554:	68fb      	ldr	r3, [r7, #12]
 8036556:	2221      	movs	r2, #33	; 0x21
 8036558:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 803655c:	f7f5 ff1a 	bl	802c394 <HAL_GetTick>
 8036560:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8036562:	68fb      	ldr	r3, [r7, #12]
 8036564:	88fa      	ldrh	r2, [r7, #6]
 8036566:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8036568:	68fb      	ldr	r3, [r7, #12]
 803656a:	88fa      	ldrh	r2, [r7, #6]
 803656c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 803656e:	68fb      	ldr	r3, [r7, #12]
 8036570:	2200      	movs	r2, #0
 8036572:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8036576:	e042      	b.n	80365fe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8036578:	68fb      	ldr	r3, [r7, #12]
 803657a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 803657c:	b29b      	uxth	r3, r3
 803657e:	3b01      	subs	r3, #1
 8036580:	b29a      	uxth	r2, r3
 8036582:	68fb      	ldr	r3, [r7, #12]
 8036584:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036586:	68fb      	ldr	r3, [r7, #12]
 8036588:	689b      	ldr	r3, [r3, #8]
 803658a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 803658e:	d122      	bne.n	80365d6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8036590:	683b      	ldr	r3, [r7, #0]
 8036592:	9300      	str	r3, [sp, #0]
 8036594:	697b      	ldr	r3, [r7, #20]
 8036596:	2200      	movs	r2, #0
 8036598:	2180      	movs	r1, #128	; 0x80
 803659a:	68f8      	ldr	r0, [r7, #12]
 803659c:	f000 fa80 	bl	8036aa0 <UART_WaitOnFlagUntilTimeout>
 80365a0:	4603      	mov	r3, r0
 80365a2:	2b00      	cmp	r3, #0
 80365a4:	d001      	beq.n	80365aa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80365a6:	2303      	movs	r3, #3
 80365a8:	e042      	b.n	8036630 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80365aa:	68bb      	ldr	r3, [r7, #8]
 80365ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80365ae:	693b      	ldr	r3, [r7, #16]
 80365b0:	881b      	ldrh	r3, [r3, #0]
 80365b2:	461a      	mov	r2, r3
 80365b4:	68fb      	ldr	r3, [r7, #12]
 80365b6:	681b      	ldr	r3, [r3, #0]
 80365b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80365bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80365be:	68fb      	ldr	r3, [r7, #12]
 80365c0:	691b      	ldr	r3, [r3, #16]
 80365c2:	2b00      	cmp	r3, #0
 80365c4:	d103      	bne.n	80365ce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80365c6:	68bb      	ldr	r3, [r7, #8]
 80365c8:	3302      	adds	r3, #2
 80365ca:	60bb      	str	r3, [r7, #8]
 80365cc:	e017      	b.n	80365fe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80365ce:	68bb      	ldr	r3, [r7, #8]
 80365d0:	3301      	adds	r3, #1
 80365d2:	60bb      	str	r3, [r7, #8]
 80365d4:	e013      	b.n	80365fe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80365d6:	683b      	ldr	r3, [r7, #0]
 80365d8:	9300      	str	r3, [sp, #0]
 80365da:	697b      	ldr	r3, [r7, #20]
 80365dc:	2200      	movs	r2, #0
 80365de:	2180      	movs	r1, #128	; 0x80
 80365e0:	68f8      	ldr	r0, [r7, #12]
 80365e2:	f000 fa5d 	bl	8036aa0 <UART_WaitOnFlagUntilTimeout>
 80365e6:	4603      	mov	r3, r0
 80365e8:	2b00      	cmp	r3, #0
 80365ea:	d001      	beq.n	80365f0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80365ec:	2303      	movs	r3, #3
 80365ee:	e01f      	b.n	8036630 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80365f0:	68bb      	ldr	r3, [r7, #8]
 80365f2:	1c5a      	adds	r2, r3, #1
 80365f4:	60ba      	str	r2, [r7, #8]
 80365f6:	781a      	ldrb	r2, [r3, #0]
 80365f8:	68fb      	ldr	r3, [r7, #12]
 80365fa:	681b      	ldr	r3, [r3, #0]
 80365fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80365fe:	68fb      	ldr	r3, [r7, #12]
 8036600:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036602:	b29b      	uxth	r3, r3
 8036604:	2b00      	cmp	r3, #0
 8036606:	d1b7      	bne.n	8036578 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8036608:	683b      	ldr	r3, [r7, #0]
 803660a:	9300      	str	r3, [sp, #0]
 803660c:	697b      	ldr	r3, [r7, #20]
 803660e:	2200      	movs	r2, #0
 8036610:	2140      	movs	r1, #64	; 0x40
 8036612:	68f8      	ldr	r0, [r7, #12]
 8036614:	f000 fa44 	bl	8036aa0 <UART_WaitOnFlagUntilTimeout>
 8036618:	4603      	mov	r3, r0
 803661a:	2b00      	cmp	r3, #0
 803661c:	d001      	beq.n	8036622 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 803661e:	2303      	movs	r3, #3
 8036620:	e006      	b.n	8036630 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8036622:	68fb      	ldr	r3, [r7, #12]
 8036624:	2220      	movs	r2, #32
 8036626:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 803662a:	2300      	movs	r3, #0
 803662c:	e000      	b.n	8036630 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 803662e:	2302      	movs	r3, #2
  }
}
 8036630:	4618      	mov	r0, r3
 8036632:	3718      	adds	r7, #24
 8036634:	46bd      	mov	sp, r7
 8036636:	bd80      	pop	{r7, pc}

08036638 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8036638:	b580      	push	{r7, lr}
 803663a:	b086      	sub	sp, #24
 803663c:	af00      	add	r7, sp, #0
 803663e:	60f8      	str	r0, [r7, #12]
 8036640:	60b9      	str	r1, [r7, #8]
 8036642:	4613      	mov	r3, r2
 8036644:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8036646:	68fb      	ldr	r3, [r7, #12]
 8036648:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 803664c:	b2db      	uxtb	r3, r3
 803664e:	2b20      	cmp	r3, #32
 8036650:	d166      	bne.n	8036720 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8036652:	68bb      	ldr	r3, [r7, #8]
 8036654:	2b00      	cmp	r3, #0
 8036656:	d002      	beq.n	803665e <HAL_UART_Receive_DMA+0x26>
 8036658:	88fb      	ldrh	r3, [r7, #6]
 803665a:	2b00      	cmp	r3, #0
 803665c:	d101      	bne.n	8036662 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 803665e:	2301      	movs	r3, #1
 8036660:	e05f      	b.n	8036722 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8036662:	68fb      	ldr	r3, [r7, #12]
 8036664:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8036668:	2b01      	cmp	r3, #1
 803666a:	d101      	bne.n	8036670 <HAL_UART_Receive_DMA+0x38>
 803666c:	2302      	movs	r3, #2
 803666e:	e058      	b.n	8036722 <HAL_UART_Receive_DMA+0xea>
 8036670:	68fb      	ldr	r3, [r7, #12]
 8036672:	2201      	movs	r2, #1
 8036674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8036678:	68ba      	ldr	r2, [r7, #8]
 803667a:	68fb      	ldr	r3, [r7, #12]
 803667c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 803667e:	68fb      	ldr	r3, [r7, #12]
 8036680:	88fa      	ldrh	r2, [r7, #6]
 8036682:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8036684:	68fb      	ldr	r3, [r7, #12]
 8036686:	2200      	movs	r2, #0
 8036688:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 803668a:	68fb      	ldr	r3, [r7, #12]
 803668c:	2222      	movs	r2, #34	; 0x22
 803668e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8036692:	68fb      	ldr	r3, [r7, #12]
 8036694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8036696:	4a25      	ldr	r2, [pc, #148]	; (803672c <HAL_UART_Receive_DMA+0xf4>)
 8036698:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 803669a:	68fb      	ldr	r3, [r7, #12]
 803669c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 803669e:	4a24      	ldr	r2, [pc, #144]	; (8036730 <HAL_UART_Receive_DMA+0xf8>)
 80366a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80366a2:	68fb      	ldr	r3, [r7, #12]
 80366a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80366a6:	4a23      	ldr	r2, [pc, #140]	; (8036734 <HAL_UART_Receive_DMA+0xfc>)
 80366a8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80366aa:	68fb      	ldr	r3, [r7, #12]
 80366ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80366ae:	2200      	movs	r2, #0
 80366b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80366b2:	f107 0308 	add.w	r3, r7, #8
 80366b6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80366b8:	68fb      	ldr	r3, [r7, #12]
 80366ba:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80366bc:	68fb      	ldr	r3, [r7, #12]
 80366be:	681b      	ldr	r3, [r3, #0]
 80366c0:	3304      	adds	r3, #4
 80366c2:	4619      	mov	r1, r3
 80366c4:	697b      	ldr	r3, [r7, #20]
 80366c6:	681a      	ldr	r2, [r3, #0]
 80366c8:	88fb      	ldrh	r3, [r7, #6]
 80366ca:	f7f8 ffc9 	bl	802f660 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80366ce:	2300      	movs	r3, #0
 80366d0:	613b      	str	r3, [r7, #16]
 80366d2:	68fb      	ldr	r3, [r7, #12]
 80366d4:	681b      	ldr	r3, [r3, #0]
 80366d6:	681b      	ldr	r3, [r3, #0]
 80366d8:	613b      	str	r3, [r7, #16]
 80366da:	68fb      	ldr	r3, [r7, #12]
 80366dc:	681b      	ldr	r3, [r3, #0]
 80366de:	685b      	ldr	r3, [r3, #4]
 80366e0:	613b      	str	r3, [r7, #16]
 80366e2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80366e4:	68fb      	ldr	r3, [r7, #12]
 80366e6:	2200      	movs	r2, #0
 80366e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80366ec:	68fb      	ldr	r3, [r7, #12]
 80366ee:	681b      	ldr	r3, [r3, #0]
 80366f0:	68da      	ldr	r2, [r3, #12]
 80366f2:	68fb      	ldr	r3, [r7, #12]
 80366f4:	681b      	ldr	r3, [r3, #0]
 80366f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80366fa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80366fc:	68fb      	ldr	r3, [r7, #12]
 80366fe:	681b      	ldr	r3, [r3, #0]
 8036700:	695a      	ldr	r2, [r3, #20]
 8036702:	68fb      	ldr	r3, [r7, #12]
 8036704:	681b      	ldr	r3, [r3, #0]
 8036706:	f042 0201 	orr.w	r2, r2, #1
 803670a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 803670c:	68fb      	ldr	r3, [r7, #12]
 803670e:	681b      	ldr	r3, [r3, #0]
 8036710:	695a      	ldr	r2, [r3, #20]
 8036712:	68fb      	ldr	r3, [r7, #12]
 8036714:	681b      	ldr	r3, [r3, #0]
 8036716:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 803671a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 803671c:	2300      	movs	r3, #0
 803671e:	e000      	b.n	8036722 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8036720:	2302      	movs	r3, #2
  }
}
 8036722:	4618      	mov	r0, r3
 8036724:	3718      	adds	r7, #24
 8036726:	46bd      	mov	sp, r7
 8036728:	bd80      	pop	{r7, pc}
 803672a:	bf00      	nop
 803672c:	08036989 	.word	0x08036989
 8036730:	080369f1 	.word	0x080369f1
 8036734:	08036a0d 	.word	0x08036a0d

08036738 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8036738:	b580      	push	{r7, lr}
 803673a:	b088      	sub	sp, #32
 803673c:	af00      	add	r7, sp, #0
 803673e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8036740:	687b      	ldr	r3, [r7, #4]
 8036742:	681b      	ldr	r3, [r3, #0]
 8036744:	681b      	ldr	r3, [r3, #0]
 8036746:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8036748:	687b      	ldr	r3, [r7, #4]
 803674a:	681b      	ldr	r3, [r3, #0]
 803674c:	68db      	ldr	r3, [r3, #12]
 803674e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8036750:	687b      	ldr	r3, [r7, #4]
 8036752:	681b      	ldr	r3, [r3, #0]
 8036754:	695b      	ldr	r3, [r3, #20]
 8036756:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8036758:	2300      	movs	r3, #0
 803675a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 803675c:	2300      	movs	r3, #0
 803675e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8036760:	69fb      	ldr	r3, [r7, #28]
 8036762:	f003 030f 	and.w	r3, r3, #15
 8036766:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8036768:	693b      	ldr	r3, [r7, #16]
 803676a:	2b00      	cmp	r3, #0
 803676c:	d10d      	bne.n	803678a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 803676e:	69fb      	ldr	r3, [r7, #28]
 8036770:	f003 0320 	and.w	r3, r3, #32
 8036774:	2b00      	cmp	r3, #0
 8036776:	d008      	beq.n	803678a <HAL_UART_IRQHandler+0x52>
 8036778:	69bb      	ldr	r3, [r7, #24]
 803677a:	f003 0320 	and.w	r3, r3, #32
 803677e:	2b00      	cmp	r3, #0
 8036780:	d003      	beq.n	803678a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8036782:	6878      	ldr	r0, [r7, #4]
 8036784:	f000 fa8c 	bl	8036ca0 <UART_Receive_IT>
      return;
 8036788:	e0d1      	b.n	803692e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 803678a:	693b      	ldr	r3, [r7, #16]
 803678c:	2b00      	cmp	r3, #0
 803678e:	f000 80b0 	beq.w	80368f2 <HAL_UART_IRQHandler+0x1ba>
 8036792:	697b      	ldr	r3, [r7, #20]
 8036794:	f003 0301 	and.w	r3, r3, #1
 8036798:	2b00      	cmp	r3, #0
 803679a:	d105      	bne.n	80367a8 <HAL_UART_IRQHandler+0x70>
 803679c:	69bb      	ldr	r3, [r7, #24]
 803679e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80367a2:	2b00      	cmp	r3, #0
 80367a4:	f000 80a5 	beq.w	80368f2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80367a8:	69fb      	ldr	r3, [r7, #28]
 80367aa:	f003 0301 	and.w	r3, r3, #1
 80367ae:	2b00      	cmp	r3, #0
 80367b0:	d00a      	beq.n	80367c8 <HAL_UART_IRQHandler+0x90>
 80367b2:	69bb      	ldr	r3, [r7, #24]
 80367b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80367b8:	2b00      	cmp	r3, #0
 80367ba:	d005      	beq.n	80367c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80367bc:	687b      	ldr	r3, [r7, #4]
 80367be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80367c0:	f043 0201 	orr.w	r2, r3, #1
 80367c4:	687b      	ldr	r3, [r7, #4]
 80367c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80367c8:	69fb      	ldr	r3, [r7, #28]
 80367ca:	f003 0304 	and.w	r3, r3, #4
 80367ce:	2b00      	cmp	r3, #0
 80367d0:	d00a      	beq.n	80367e8 <HAL_UART_IRQHandler+0xb0>
 80367d2:	697b      	ldr	r3, [r7, #20]
 80367d4:	f003 0301 	and.w	r3, r3, #1
 80367d8:	2b00      	cmp	r3, #0
 80367da:	d005      	beq.n	80367e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80367dc:	687b      	ldr	r3, [r7, #4]
 80367de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80367e0:	f043 0202 	orr.w	r2, r3, #2
 80367e4:	687b      	ldr	r3, [r7, #4]
 80367e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80367e8:	69fb      	ldr	r3, [r7, #28]
 80367ea:	f003 0302 	and.w	r3, r3, #2
 80367ee:	2b00      	cmp	r3, #0
 80367f0:	d00a      	beq.n	8036808 <HAL_UART_IRQHandler+0xd0>
 80367f2:	697b      	ldr	r3, [r7, #20]
 80367f4:	f003 0301 	and.w	r3, r3, #1
 80367f8:	2b00      	cmp	r3, #0
 80367fa:	d005      	beq.n	8036808 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80367fc:	687b      	ldr	r3, [r7, #4]
 80367fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036800:	f043 0204 	orr.w	r2, r3, #4
 8036804:	687b      	ldr	r3, [r7, #4]
 8036806:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8036808:	69fb      	ldr	r3, [r7, #28]
 803680a:	f003 0308 	and.w	r3, r3, #8
 803680e:	2b00      	cmp	r3, #0
 8036810:	d00f      	beq.n	8036832 <HAL_UART_IRQHandler+0xfa>
 8036812:	69bb      	ldr	r3, [r7, #24]
 8036814:	f003 0320 	and.w	r3, r3, #32
 8036818:	2b00      	cmp	r3, #0
 803681a:	d104      	bne.n	8036826 <HAL_UART_IRQHandler+0xee>
 803681c:	697b      	ldr	r3, [r7, #20]
 803681e:	f003 0301 	and.w	r3, r3, #1
 8036822:	2b00      	cmp	r3, #0
 8036824:	d005      	beq.n	8036832 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8036826:	687b      	ldr	r3, [r7, #4]
 8036828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803682a:	f043 0208 	orr.w	r2, r3, #8
 803682e:	687b      	ldr	r3, [r7, #4]
 8036830:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8036832:	687b      	ldr	r3, [r7, #4]
 8036834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036836:	2b00      	cmp	r3, #0
 8036838:	d078      	beq.n	803692c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 803683a:	69fb      	ldr	r3, [r7, #28]
 803683c:	f003 0320 	and.w	r3, r3, #32
 8036840:	2b00      	cmp	r3, #0
 8036842:	d007      	beq.n	8036854 <HAL_UART_IRQHandler+0x11c>
 8036844:	69bb      	ldr	r3, [r7, #24]
 8036846:	f003 0320 	and.w	r3, r3, #32
 803684a:	2b00      	cmp	r3, #0
 803684c:	d002      	beq.n	8036854 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 803684e:	6878      	ldr	r0, [r7, #4]
 8036850:	f000 fa26 	bl	8036ca0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8036854:	687b      	ldr	r3, [r7, #4]
 8036856:	681b      	ldr	r3, [r3, #0]
 8036858:	695b      	ldr	r3, [r3, #20]
 803685a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803685e:	2b40      	cmp	r3, #64	; 0x40
 8036860:	bf0c      	ite	eq
 8036862:	2301      	moveq	r3, #1
 8036864:	2300      	movne	r3, #0
 8036866:	b2db      	uxtb	r3, r3
 8036868:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 803686a:	687b      	ldr	r3, [r7, #4]
 803686c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803686e:	f003 0308 	and.w	r3, r3, #8
 8036872:	2b00      	cmp	r3, #0
 8036874:	d102      	bne.n	803687c <HAL_UART_IRQHandler+0x144>
 8036876:	68fb      	ldr	r3, [r7, #12]
 8036878:	2b00      	cmp	r3, #0
 803687a:	d031      	beq.n	80368e0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 803687c:	6878      	ldr	r0, [r7, #4]
 803687e:	f000 f96f 	bl	8036b60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8036882:	687b      	ldr	r3, [r7, #4]
 8036884:	681b      	ldr	r3, [r3, #0]
 8036886:	695b      	ldr	r3, [r3, #20]
 8036888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803688c:	2b40      	cmp	r3, #64	; 0x40
 803688e:	d123      	bne.n	80368d8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8036890:	687b      	ldr	r3, [r7, #4]
 8036892:	681b      	ldr	r3, [r3, #0]
 8036894:	695a      	ldr	r2, [r3, #20]
 8036896:	687b      	ldr	r3, [r7, #4]
 8036898:	681b      	ldr	r3, [r3, #0]
 803689a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 803689e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80368a0:	687b      	ldr	r3, [r7, #4]
 80368a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80368a4:	2b00      	cmp	r3, #0
 80368a6:	d013      	beq.n	80368d0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80368a8:	687b      	ldr	r3, [r7, #4]
 80368aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80368ac:	4a21      	ldr	r2, [pc, #132]	; (8036934 <HAL_UART_IRQHandler+0x1fc>)
 80368ae:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80368b0:	687b      	ldr	r3, [r7, #4]
 80368b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80368b4:	4618      	mov	r0, r3
 80368b6:	f7f8 ff2b 	bl	802f710 <HAL_DMA_Abort_IT>
 80368ba:	4603      	mov	r3, r0
 80368bc:	2b00      	cmp	r3, #0
 80368be:	d016      	beq.n	80368ee <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80368c0:	687b      	ldr	r3, [r7, #4]
 80368c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80368c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80368c6:	687a      	ldr	r2, [r7, #4]
 80368c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80368ca:	4610      	mov	r0, r2
 80368cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80368ce:	e00e      	b.n	80368ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80368d0:	6878      	ldr	r0, [r7, #4]
 80368d2:	f000 f84f 	bl	8036974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80368d6:	e00a      	b.n	80368ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80368d8:	6878      	ldr	r0, [r7, #4]
 80368da:	f000 f84b 	bl	8036974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80368de:	e006      	b.n	80368ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80368e0:	6878      	ldr	r0, [r7, #4]
 80368e2:	f000 f847 	bl	8036974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80368e6:	687b      	ldr	r3, [r7, #4]
 80368e8:	2200      	movs	r2, #0
 80368ea:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80368ec:	e01e      	b.n	803692c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80368ee:	bf00      	nop
    return;
 80368f0:	e01c      	b.n	803692c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80368f2:	69fb      	ldr	r3, [r7, #28]
 80368f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80368f8:	2b00      	cmp	r3, #0
 80368fa:	d008      	beq.n	803690e <HAL_UART_IRQHandler+0x1d6>
 80368fc:	69bb      	ldr	r3, [r7, #24]
 80368fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8036902:	2b00      	cmp	r3, #0
 8036904:	d003      	beq.n	803690e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8036906:	6878      	ldr	r0, [r7, #4]
 8036908:	f000 f95c 	bl	8036bc4 <UART_Transmit_IT>
    return;
 803690c:	e00f      	b.n	803692e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 803690e:	69fb      	ldr	r3, [r7, #28]
 8036910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036914:	2b00      	cmp	r3, #0
 8036916:	d00a      	beq.n	803692e <HAL_UART_IRQHandler+0x1f6>
 8036918:	69bb      	ldr	r3, [r7, #24]
 803691a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 803691e:	2b00      	cmp	r3, #0
 8036920:	d005      	beq.n	803692e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8036922:	6878      	ldr	r0, [r7, #4]
 8036924:	f000 f9a4 	bl	8036c70 <UART_EndTransmit_IT>
    return;
 8036928:	bf00      	nop
 803692a:	e000      	b.n	803692e <HAL_UART_IRQHandler+0x1f6>
    return;
 803692c:	bf00      	nop
  }
}
 803692e:	3720      	adds	r7, #32
 8036930:	46bd      	mov	sp, r7
 8036932:	bd80      	pop	{r7, pc}
 8036934:	08036b9d 	.word	0x08036b9d

08036938 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8036938:	b480      	push	{r7}
 803693a:	b083      	sub	sp, #12
 803693c:	af00      	add	r7, sp, #0
 803693e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8036940:	bf00      	nop
 8036942:	370c      	adds	r7, #12
 8036944:	46bd      	mov	sp, r7
 8036946:	f85d 7b04 	ldr.w	r7, [sp], #4
 803694a:	4770      	bx	lr

0803694c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 803694c:	b480      	push	{r7}
 803694e:	b083      	sub	sp, #12
 8036950:	af00      	add	r7, sp, #0
 8036952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8036954:	bf00      	nop
 8036956:	370c      	adds	r7, #12
 8036958:	46bd      	mov	sp, r7
 803695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803695e:	4770      	bx	lr

08036960 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8036960:	b480      	push	{r7}
 8036962:	b083      	sub	sp, #12
 8036964:	af00      	add	r7, sp, #0
 8036966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8036968:	bf00      	nop
 803696a:	370c      	adds	r7, #12
 803696c:	46bd      	mov	sp, r7
 803696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036972:	4770      	bx	lr

08036974 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8036974:	b480      	push	{r7}
 8036976:	b083      	sub	sp, #12
 8036978:	af00      	add	r7, sp, #0
 803697a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 803697c:	bf00      	nop
 803697e:	370c      	adds	r7, #12
 8036980:	46bd      	mov	sp, r7
 8036982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036986:	4770      	bx	lr

08036988 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8036988:	b580      	push	{r7, lr}
 803698a:	b084      	sub	sp, #16
 803698c:	af00      	add	r7, sp, #0
 803698e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036990:	687b      	ldr	r3, [r7, #4]
 8036992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036994:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8036996:	687b      	ldr	r3, [r7, #4]
 8036998:	681b      	ldr	r3, [r3, #0]
 803699a:	681b      	ldr	r3, [r3, #0]
 803699c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80369a0:	2b00      	cmp	r3, #0
 80369a2:	d11e      	bne.n	80369e2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80369a4:	68fb      	ldr	r3, [r7, #12]
 80369a6:	2200      	movs	r2, #0
 80369a8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80369aa:	68fb      	ldr	r3, [r7, #12]
 80369ac:	681b      	ldr	r3, [r3, #0]
 80369ae:	68da      	ldr	r2, [r3, #12]
 80369b0:	68fb      	ldr	r3, [r7, #12]
 80369b2:	681b      	ldr	r3, [r3, #0]
 80369b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80369b8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80369ba:	68fb      	ldr	r3, [r7, #12]
 80369bc:	681b      	ldr	r3, [r3, #0]
 80369be:	695a      	ldr	r2, [r3, #20]
 80369c0:	68fb      	ldr	r3, [r7, #12]
 80369c2:	681b      	ldr	r3, [r3, #0]
 80369c4:	f022 0201 	bic.w	r2, r2, #1
 80369c8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80369ca:	68fb      	ldr	r3, [r7, #12]
 80369cc:	681b      	ldr	r3, [r3, #0]
 80369ce:	695a      	ldr	r2, [r3, #20]
 80369d0:	68fb      	ldr	r3, [r7, #12]
 80369d2:	681b      	ldr	r3, [r3, #0]
 80369d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80369d8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80369da:	68fb      	ldr	r3, [r7, #12]
 80369dc:	2220      	movs	r2, #32
 80369de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80369e2:	68f8      	ldr	r0, [r7, #12]
 80369e4:	f7ff ffb2 	bl	803694c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80369e8:	bf00      	nop
 80369ea:	3710      	adds	r7, #16
 80369ec:	46bd      	mov	sp, r7
 80369ee:	bd80      	pop	{r7, pc}

080369f0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80369f0:	b580      	push	{r7, lr}
 80369f2:	b084      	sub	sp, #16
 80369f4:	af00      	add	r7, sp, #0
 80369f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80369f8:	687b      	ldr	r3, [r7, #4]
 80369fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80369fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80369fe:	68f8      	ldr	r0, [r7, #12]
 8036a00:	f7ff ffae 	bl	8036960 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036a04:	bf00      	nop
 8036a06:	3710      	adds	r7, #16
 8036a08:	46bd      	mov	sp, r7
 8036a0a:	bd80      	pop	{r7, pc}

08036a0c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8036a0c:	b580      	push	{r7, lr}
 8036a0e:	b084      	sub	sp, #16
 8036a10:	af00      	add	r7, sp, #0
 8036a12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8036a14:	2300      	movs	r3, #0
 8036a16:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036a18:	687b      	ldr	r3, [r7, #4]
 8036a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036a1c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8036a1e:	68bb      	ldr	r3, [r7, #8]
 8036a20:	681b      	ldr	r3, [r3, #0]
 8036a22:	695b      	ldr	r3, [r3, #20]
 8036a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8036a28:	2b80      	cmp	r3, #128	; 0x80
 8036a2a:	bf0c      	ite	eq
 8036a2c:	2301      	moveq	r3, #1
 8036a2e:	2300      	movne	r3, #0
 8036a30:	b2db      	uxtb	r3, r3
 8036a32:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8036a34:	68bb      	ldr	r3, [r7, #8]
 8036a36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036a3a:	b2db      	uxtb	r3, r3
 8036a3c:	2b21      	cmp	r3, #33	; 0x21
 8036a3e:	d108      	bne.n	8036a52 <UART_DMAError+0x46>
 8036a40:	68fb      	ldr	r3, [r7, #12]
 8036a42:	2b00      	cmp	r3, #0
 8036a44:	d005      	beq.n	8036a52 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8036a46:	68bb      	ldr	r3, [r7, #8]
 8036a48:	2200      	movs	r2, #0
 8036a4a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8036a4c:	68b8      	ldr	r0, [r7, #8]
 8036a4e:	f000 f871 	bl	8036b34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8036a52:	68bb      	ldr	r3, [r7, #8]
 8036a54:	681b      	ldr	r3, [r3, #0]
 8036a56:	695b      	ldr	r3, [r3, #20]
 8036a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8036a5c:	2b40      	cmp	r3, #64	; 0x40
 8036a5e:	bf0c      	ite	eq
 8036a60:	2301      	moveq	r3, #1
 8036a62:	2300      	movne	r3, #0
 8036a64:	b2db      	uxtb	r3, r3
 8036a66:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8036a68:	68bb      	ldr	r3, [r7, #8]
 8036a6a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036a6e:	b2db      	uxtb	r3, r3
 8036a70:	2b22      	cmp	r3, #34	; 0x22
 8036a72:	d108      	bne.n	8036a86 <UART_DMAError+0x7a>
 8036a74:	68fb      	ldr	r3, [r7, #12]
 8036a76:	2b00      	cmp	r3, #0
 8036a78:	d005      	beq.n	8036a86 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8036a7a:	68bb      	ldr	r3, [r7, #8]
 8036a7c:	2200      	movs	r2, #0
 8036a7e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8036a80:	68b8      	ldr	r0, [r7, #8]
 8036a82:	f000 f86d 	bl	8036b60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8036a86:	68bb      	ldr	r3, [r7, #8]
 8036a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8036a8a:	f043 0210 	orr.w	r2, r3, #16
 8036a8e:	68bb      	ldr	r3, [r7, #8]
 8036a90:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8036a92:	68b8      	ldr	r0, [r7, #8]
 8036a94:	f7ff ff6e 	bl	8036974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036a98:	bf00      	nop
 8036a9a:	3710      	adds	r7, #16
 8036a9c:	46bd      	mov	sp, r7
 8036a9e:	bd80      	pop	{r7, pc}

08036aa0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8036aa0:	b580      	push	{r7, lr}
 8036aa2:	b084      	sub	sp, #16
 8036aa4:	af00      	add	r7, sp, #0
 8036aa6:	60f8      	str	r0, [r7, #12]
 8036aa8:	60b9      	str	r1, [r7, #8]
 8036aaa:	603b      	str	r3, [r7, #0]
 8036aac:	4613      	mov	r3, r2
 8036aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8036ab0:	e02c      	b.n	8036b0c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8036ab2:	69bb      	ldr	r3, [r7, #24]
 8036ab4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8036ab8:	d028      	beq.n	8036b0c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8036aba:	69bb      	ldr	r3, [r7, #24]
 8036abc:	2b00      	cmp	r3, #0
 8036abe:	d007      	beq.n	8036ad0 <UART_WaitOnFlagUntilTimeout+0x30>
 8036ac0:	f7f5 fc68 	bl	802c394 <HAL_GetTick>
 8036ac4:	4602      	mov	r2, r0
 8036ac6:	683b      	ldr	r3, [r7, #0]
 8036ac8:	1ad3      	subs	r3, r2, r3
 8036aca:	69ba      	ldr	r2, [r7, #24]
 8036acc:	429a      	cmp	r2, r3
 8036ace:	d21d      	bcs.n	8036b0c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8036ad0:	68fb      	ldr	r3, [r7, #12]
 8036ad2:	681b      	ldr	r3, [r3, #0]
 8036ad4:	68da      	ldr	r2, [r3, #12]
 8036ad6:	68fb      	ldr	r3, [r7, #12]
 8036ad8:	681b      	ldr	r3, [r3, #0]
 8036ada:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8036ade:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036ae0:	68fb      	ldr	r3, [r7, #12]
 8036ae2:	681b      	ldr	r3, [r3, #0]
 8036ae4:	695a      	ldr	r2, [r3, #20]
 8036ae6:	68fb      	ldr	r3, [r7, #12]
 8036ae8:	681b      	ldr	r3, [r3, #0]
 8036aea:	f022 0201 	bic.w	r2, r2, #1
 8036aee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8036af0:	68fb      	ldr	r3, [r7, #12]
 8036af2:	2220      	movs	r2, #32
 8036af4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8036af8:	68fb      	ldr	r3, [r7, #12]
 8036afa:	2220      	movs	r2, #32
 8036afc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8036b00:	68fb      	ldr	r3, [r7, #12]
 8036b02:	2200      	movs	r2, #0
 8036b04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8036b08:	2303      	movs	r3, #3
 8036b0a:	e00f      	b.n	8036b2c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8036b0c:	68fb      	ldr	r3, [r7, #12]
 8036b0e:	681b      	ldr	r3, [r3, #0]
 8036b10:	681a      	ldr	r2, [r3, #0]
 8036b12:	68bb      	ldr	r3, [r7, #8]
 8036b14:	4013      	ands	r3, r2
 8036b16:	68ba      	ldr	r2, [r7, #8]
 8036b18:	429a      	cmp	r2, r3
 8036b1a:	bf0c      	ite	eq
 8036b1c:	2301      	moveq	r3, #1
 8036b1e:	2300      	movne	r3, #0
 8036b20:	b2db      	uxtb	r3, r3
 8036b22:	461a      	mov	r2, r3
 8036b24:	79fb      	ldrb	r3, [r7, #7]
 8036b26:	429a      	cmp	r2, r3
 8036b28:	d0c3      	beq.n	8036ab2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8036b2a:	2300      	movs	r3, #0
}
 8036b2c:	4618      	mov	r0, r3
 8036b2e:	3710      	adds	r7, #16
 8036b30:	46bd      	mov	sp, r7
 8036b32:	bd80      	pop	{r7, pc}

08036b34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8036b34:	b480      	push	{r7}
 8036b36:	b083      	sub	sp, #12
 8036b38:	af00      	add	r7, sp, #0
 8036b3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8036b3c:	687b      	ldr	r3, [r7, #4]
 8036b3e:	681b      	ldr	r3, [r3, #0]
 8036b40:	68da      	ldr	r2, [r3, #12]
 8036b42:	687b      	ldr	r3, [r7, #4]
 8036b44:	681b      	ldr	r3, [r3, #0]
 8036b46:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8036b4a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036b4c:	687b      	ldr	r3, [r7, #4]
 8036b4e:	2220      	movs	r2, #32
 8036b50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8036b54:	bf00      	nop
 8036b56:	370c      	adds	r7, #12
 8036b58:	46bd      	mov	sp, r7
 8036b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036b5e:	4770      	bx	lr

08036b60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8036b60:	b480      	push	{r7}
 8036b62:	b083      	sub	sp, #12
 8036b64:	af00      	add	r7, sp, #0
 8036b66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8036b68:	687b      	ldr	r3, [r7, #4]
 8036b6a:	681b      	ldr	r3, [r3, #0]
 8036b6c:	68da      	ldr	r2, [r3, #12]
 8036b6e:	687b      	ldr	r3, [r7, #4]
 8036b70:	681b      	ldr	r3, [r3, #0]
 8036b72:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8036b76:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8036b78:	687b      	ldr	r3, [r7, #4]
 8036b7a:	681b      	ldr	r3, [r3, #0]
 8036b7c:	695a      	ldr	r2, [r3, #20]
 8036b7e:	687b      	ldr	r3, [r7, #4]
 8036b80:	681b      	ldr	r3, [r3, #0]
 8036b82:	f022 0201 	bic.w	r2, r2, #1
 8036b86:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8036b88:	687b      	ldr	r3, [r7, #4]
 8036b8a:	2220      	movs	r2, #32
 8036b8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8036b90:	bf00      	nop
 8036b92:	370c      	adds	r7, #12
 8036b94:	46bd      	mov	sp, r7
 8036b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036b9a:	4770      	bx	lr

08036b9c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8036b9c:	b580      	push	{r7, lr}
 8036b9e:	b084      	sub	sp, #16
 8036ba0:	af00      	add	r7, sp, #0
 8036ba2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8036ba4:	687b      	ldr	r3, [r7, #4]
 8036ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8036ba8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8036baa:	68fb      	ldr	r3, [r7, #12]
 8036bac:	2200      	movs	r2, #0
 8036bae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8036bb0:	68fb      	ldr	r3, [r7, #12]
 8036bb2:	2200      	movs	r2, #0
 8036bb4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8036bb6:	68f8      	ldr	r0, [r7, #12]
 8036bb8:	f7ff fedc 	bl	8036974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8036bbc:	bf00      	nop
 8036bbe:	3710      	adds	r7, #16
 8036bc0:	46bd      	mov	sp, r7
 8036bc2:	bd80      	pop	{r7, pc}

08036bc4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8036bc4:	b480      	push	{r7}
 8036bc6:	b085      	sub	sp, #20
 8036bc8:	af00      	add	r7, sp, #0
 8036bca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8036bcc:	687b      	ldr	r3, [r7, #4]
 8036bce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8036bd2:	b2db      	uxtb	r3, r3
 8036bd4:	2b21      	cmp	r3, #33	; 0x21
 8036bd6:	d144      	bne.n	8036c62 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036bd8:	687b      	ldr	r3, [r7, #4]
 8036bda:	689b      	ldr	r3, [r3, #8]
 8036bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036be0:	d11a      	bne.n	8036c18 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8036be2:	687b      	ldr	r3, [r7, #4]
 8036be4:	6a1b      	ldr	r3, [r3, #32]
 8036be6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8036be8:	68fb      	ldr	r3, [r7, #12]
 8036bea:	881b      	ldrh	r3, [r3, #0]
 8036bec:	461a      	mov	r2, r3
 8036bee:	687b      	ldr	r3, [r7, #4]
 8036bf0:	681b      	ldr	r3, [r3, #0]
 8036bf2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8036bf6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036bf8:	687b      	ldr	r3, [r7, #4]
 8036bfa:	691b      	ldr	r3, [r3, #16]
 8036bfc:	2b00      	cmp	r3, #0
 8036bfe:	d105      	bne.n	8036c0c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8036c00:	687b      	ldr	r3, [r7, #4]
 8036c02:	6a1b      	ldr	r3, [r3, #32]
 8036c04:	1c9a      	adds	r2, r3, #2
 8036c06:	687b      	ldr	r3, [r7, #4]
 8036c08:	621a      	str	r2, [r3, #32]
 8036c0a:	e00e      	b.n	8036c2a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8036c0c:	687b      	ldr	r3, [r7, #4]
 8036c0e:	6a1b      	ldr	r3, [r3, #32]
 8036c10:	1c5a      	adds	r2, r3, #1
 8036c12:	687b      	ldr	r3, [r7, #4]
 8036c14:	621a      	str	r2, [r3, #32]
 8036c16:	e008      	b.n	8036c2a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8036c18:	687b      	ldr	r3, [r7, #4]
 8036c1a:	6a1b      	ldr	r3, [r3, #32]
 8036c1c:	1c59      	adds	r1, r3, #1
 8036c1e:	687a      	ldr	r2, [r7, #4]
 8036c20:	6211      	str	r1, [r2, #32]
 8036c22:	781a      	ldrb	r2, [r3, #0]
 8036c24:	687b      	ldr	r3, [r7, #4]
 8036c26:	681b      	ldr	r3, [r3, #0]
 8036c28:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8036c2a:	687b      	ldr	r3, [r7, #4]
 8036c2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8036c2e:	b29b      	uxth	r3, r3
 8036c30:	3b01      	subs	r3, #1
 8036c32:	b29b      	uxth	r3, r3
 8036c34:	687a      	ldr	r2, [r7, #4]
 8036c36:	4619      	mov	r1, r3
 8036c38:	84d1      	strh	r1, [r2, #38]	; 0x26
 8036c3a:	2b00      	cmp	r3, #0
 8036c3c:	d10f      	bne.n	8036c5e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8036c3e:	687b      	ldr	r3, [r7, #4]
 8036c40:	681b      	ldr	r3, [r3, #0]
 8036c42:	68da      	ldr	r2, [r3, #12]
 8036c44:	687b      	ldr	r3, [r7, #4]
 8036c46:	681b      	ldr	r3, [r3, #0]
 8036c48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8036c4c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8036c4e:	687b      	ldr	r3, [r7, #4]
 8036c50:	681b      	ldr	r3, [r3, #0]
 8036c52:	68da      	ldr	r2, [r3, #12]
 8036c54:	687b      	ldr	r3, [r7, #4]
 8036c56:	681b      	ldr	r3, [r3, #0]
 8036c58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8036c5c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8036c5e:	2300      	movs	r3, #0
 8036c60:	e000      	b.n	8036c64 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8036c62:	2302      	movs	r3, #2
  }
}
 8036c64:	4618      	mov	r0, r3
 8036c66:	3714      	adds	r7, #20
 8036c68:	46bd      	mov	sp, r7
 8036c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036c6e:	4770      	bx	lr

08036c70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8036c70:	b580      	push	{r7, lr}
 8036c72:	b082      	sub	sp, #8
 8036c74:	af00      	add	r7, sp, #0
 8036c76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8036c78:	687b      	ldr	r3, [r7, #4]
 8036c7a:	681b      	ldr	r3, [r3, #0]
 8036c7c:	68da      	ldr	r2, [r3, #12]
 8036c7e:	687b      	ldr	r3, [r7, #4]
 8036c80:	681b      	ldr	r3, [r3, #0]
 8036c82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8036c86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8036c88:	687b      	ldr	r3, [r7, #4]
 8036c8a:	2220      	movs	r2, #32
 8036c8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8036c90:	6878      	ldr	r0, [r7, #4]
 8036c92:	f7ff fe51 	bl	8036938 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8036c96:	2300      	movs	r3, #0
}
 8036c98:	4618      	mov	r0, r3
 8036c9a:	3708      	adds	r7, #8
 8036c9c:	46bd      	mov	sp, r7
 8036c9e:	bd80      	pop	{r7, pc}

08036ca0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8036ca0:	b580      	push	{r7, lr}
 8036ca2:	b084      	sub	sp, #16
 8036ca4:	af00      	add	r7, sp, #0
 8036ca6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8036ca8:	687b      	ldr	r3, [r7, #4]
 8036caa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8036cae:	b2db      	uxtb	r3, r3
 8036cb0:	2b22      	cmp	r3, #34	; 0x22
 8036cb2:	d171      	bne.n	8036d98 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8036cb4:	687b      	ldr	r3, [r7, #4]
 8036cb6:	689b      	ldr	r3, [r3, #8]
 8036cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8036cbc:	d123      	bne.n	8036d06 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8036cbe:	687b      	ldr	r3, [r7, #4]
 8036cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036cc2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036cc4:	687b      	ldr	r3, [r7, #4]
 8036cc6:	691b      	ldr	r3, [r3, #16]
 8036cc8:	2b00      	cmp	r3, #0
 8036cca:	d10e      	bne.n	8036cea <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8036ccc:	687b      	ldr	r3, [r7, #4]
 8036cce:	681b      	ldr	r3, [r3, #0]
 8036cd0:	685b      	ldr	r3, [r3, #4]
 8036cd2:	b29b      	uxth	r3, r3
 8036cd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8036cd8:	b29a      	uxth	r2, r3
 8036cda:	68fb      	ldr	r3, [r7, #12]
 8036cdc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8036cde:	687b      	ldr	r3, [r7, #4]
 8036ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036ce2:	1c9a      	adds	r2, r3, #2
 8036ce4:	687b      	ldr	r3, [r7, #4]
 8036ce6:	629a      	str	r2, [r3, #40]	; 0x28
 8036ce8:	e029      	b.n	8036d3e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8036cea:	687b      	ldr	r3, [r7, #4]
 8036cec:	681b      	ldr	r3, [r3, #0]
 8036cee:	685b      	ldr	r3, [r3, #4]
 8036cf0:	b29b      	uxth	r3, r3
 8036cf2:	b2db      	uxtb	r3, r3
 8036cf4:	b29a      	uxth	r2, r3
 8036cf6:	68fb      	ldr	r3, [r7, #12]
 8036cf8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8036cfa:	687b      	ldr	r3, [r7, #4]
 8036cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036cfe:	1c5a      	adds	r2, r3, #1
 8036d00:	687b      	ldr	r3, [r7, #4]
 8036d02:	629a      	str	r2, [r3, #40]	; 0x28
 8036d04:	e01b      	b.n	8036d3e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8036d06:	687b      	ldr	r3, [r7, #4]
 8036d08:	691b      	ldr	r3, [r3, #16]
 8036d0a:	2b00      	cmp	r3, #0
 8036d0c:	d10a      	bne.n	8036d24 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8036d0e:	687b      	ldr	r3, [r7, #4]
 8036d10:	681b      	ldr	r3, [r3, #0]
 8036d12:	6858      	ldr	r0, [r3, #4]
 8036d14:	687b      	ldr	r3, [r7, #4]
 8036d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036d18:	1c59      	adds	r1, r3, #1
 8036d1a:	687a      	ldr	r2, [r7, #4]
 8036d1c:	6291      	str	r1, [r2, #40]	; 0x28
 8036d1e:	b2c2      	uxtb	r2, r0
 8036d20:	701a      	strb	r2, [r3, #0]
 8036d22:	e00c      	b.n	8036d3e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8036d24:	687b      	ldr	r3, [r7, #4]
 8036d26:	681b      	ldr	r3, [r3, #0]
 8036d28:	685b      	ldr	r3, [r3, #4]
 8036d2a:	b2da      	uxtb	r2, r3
 8036d2c:	687b      	ldr	r3, [r7, #4]
 8036d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8036d30:	1c58      	adds	r0, r3, #1
 8036d32:	6879      	ldr	r1, [r7, #4]
 8036d34:	6288      	str	r0, [r1, #40]	; 0x28
 8036d36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8036d3a:	b2d2      	uxtb	r2, r2
 8036d3c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8036d3e:	687b      	ldr	r3, [r7, #4]
 8036d40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8036d42:	b29b      	uxth	r3, r3
 8036d44:	3b01      	subs	r3, #1
 8036d46:	b29b      	uxth	r3, r3
 8036d48:	687a      	ldr	r2, [r7, #4]
 8036d4a:	4619      	mov	r1, r3
 8036d4c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8036d4e:	2b00      	cmp	r3, #0
 8036d50:	d120      	bne.n	8036d94 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8036d52:	687b      	ldr	r3, [r7, #4]
 8036d54:	681b      	ldr	r3, [r3, #0]
 8036d56:	68da      	ldr	r2, [r3, #12]
 8036d58:	687b      	ldr	r3, [r7, #4]
 8036d5a:	681b      	ldr	r3, [r3, #0]
 8036d5c:	f022 0220 	bic.w	r2, r2, #32
 8036d60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8036d62:	687b      	ldr	r3, [r7, #4]
 8036d64:	681b      	ldr	r3, [r3, #0]
 8036d66:	68da      	ldr	r2, [r3, #12]
 8036d68:	687b      	ldr	r3, [r7, #4]
 8036d6a:	681b      	ldr	r3, [r3, #0]
 8036d6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8036d70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8036d72:	687b      	ldr	r3, [r7, #4]
 8036d74:	681b      	ldr	r3, [r3, #0]
 8036d76:	695a      	ldr	r2, [r3, #20]
 8036d78:	687b      	ldr	r3, [r7, #4]
 8036d7a:	681b      	ldr	r3, [r3, #0]
 8036d7c:	f022 0201 	bic.w	r2, r2, #1
 8036d80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8036d82:	687b      	ldr	r3, [r7, #4]
 8036d84:	2220      	movs	r2, #32
 8036d86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8036d8a:	6878      	ldr	r0, [r7, #4]
 8036d8c:	f7ff fdde 	bl	803694c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8036d90:	2300      	movs	r3, #0
 8036d92:	e002      	b.n	8036d9a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8036d94:	2300      	movs	r3, #0
 8036d96:	e000      	b.n	8036d9a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8036d98:	2302      	movs	r3, #2
  }
}
 8036d9a:	4618      	mov	r0, r3
 8036d9c:	3710      	adds	r7, #16
 8036d9e:	46bd      	mov	sp, r7
 8036da0:	bd80      	pop	{r7, pc}
	...

08036da4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8036da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8036da8:	b085      	sub	sp, #20
 8036daa:	af00      	add	r7, sp, #0
 8036dac:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8036dae:	687b      	ldr	r3, [r7, #4]
 8036db0:	681b      	ldr	r3, [r3, #0]
 8036db2:	691b      	ldr	r3, [r3, #16]
 8036db4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8036db8:	687b      	ldr	r3, [r7, #4]
 8036dba:	68da      	ldr	r2, [r3, #12]
 8036dbc:	687b      	ldr	r3, [r7, #4]
 8036dbe:	681b      	ldr	r3, [r3, #0]
 8036dc0:	430a      	orrs	r2, r1
 8036dc2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8036dc4:	687b      	ldr	r3, [r7, #4]
 8036dc6:	689a      	ldr	r2, [r3, #8]
 8036dc8:	687b      	ldr	r3, [r7, #4]
 8036dca:	691b      	ldr	r3, [r3, #16]
 8036dcc:	431a      	orrs	r2, r3
 8036dce:	687b      	ldr	r3, [r7, #4]
 8036dd0:	695b      	ldr	r3, [r3, #20]
 8036dd2:	431a      	orrs	r2, r3
 8036dd4:	687b      	ldr	r3, [r7, #4]
 8036dd6:	69db      	ldr	r3, [r3, #28]
 8036dd8:	4313      	orrs	r3, r2
 8036dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8036ddc:	687b      	ldr	r3, [r7, #4]
 8036dde:	681b      	ldr	r3, [r3, #0]
 8036de0:	68db      	ldr	r3, [r3, #12]
 8036de2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8036de6:	f023 030c 	bic.w	r3, r3, #12
 8036dea:	687a      	ldr	r2, [r7, #4]
 8036dec:	6812      	ldr	r2, [r2, #0]
 8036dee:	68f9      	ldr	r1, [r7, #12]
 8036df0:	430b      	orrs	r3, r1
 8036df2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8036df4:	687b      	ldr	r3, [r7, #4]
 8036df6:	681b      	ldr	r3, [r3, #0]
 8036df8:	695b      	ldr	r3, [r3, #20]
 8036dfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8036dfe:	687b      	ldr	r3, [r7, #4]
 8036e00:	699a      	ldr	r2, [r3, #24]
 8036e02:	687b      	ldr	r3, [r7, #4]
 8036e04:	681b      	ldr	r3, [r3, #0]
 8036e06:	430a      	orrs	r2, r1
 8036e08:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8036e0a:	687b      	ldr	r3, [r7, #4]
 8036e0c:	69db      	ldr	r3, [r3, #28]
 8036e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8036e12:	f040 8199 	bne.w	8037148 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8036e16:	687b      	ldr	r3, [r7, #4]
 8036e18:	681b      	ldr	r3, [r3, #0]
 8036e1a:	4ac6      	ldr	r2, [pc, #792]	; (8037134 <UART_SetConfig+0x390>)
 8036e1c:	4293      	cmp	r3, r2
 8036e1e:	d00f      	beq.n	8036e40 <UART_SetConfig+0x9c>
 8036e20:	687b      	ldr	r3, [r7, #4]
 8036e22:	681b      	ldr	r3, [r3, #0]
 8036e24:	4ac4      	ldr	r2, [pc, #784]	; (8037138 <UART_SetConfig+0x394>)
 8036e26:	4293      	cmp	r3, r2
 8036e28:	d00a      	beq.n	8036e40 <UART_SetConfig+0x9c>
 8036e2a:	687b      	ldr	r3, [r7, #4]
 8036e2c:	681b      	ldr	r3, [r3, #0]
 8036e2e:	4ac3      	ldr	r2, [pc, #780]	; (803713c <UART_SetConfig+0x398>)
 8036e30:	4293      	cmp	r3, r2
 8036e32:	d005      	beq.n	8036e40 <UART_SetConfig+0x9c>
 8036e34:	687b      	ldr	r3, [r7, #4]
 8036e36:	681b      	ldr	r3, [r3, #0]
 8036e38:	4ac1      	ldr	r2, [pc, #772]	; (8037140 <UART_SetConfig+0x39c>)
 8036e3a:	4293      	cmp	r3, r2
 8036e3c:	f040 80bd 	bne.w	8036fba <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8036e40:	f7fd f8c4 	bl	8033fcc <HAL_RCC_GetPCLK2Freq>
 8036e44:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036e46:	68bb      	ldr	r3, [r7, #8]
 8036e48:	461d      	mov	r5, r3
 8036e4a:	f04f 0600 	mov.w	r6, #0
 8036e4e:	46a8      	mov	r8, r5
 8036e50:	46b1      	mov	r9, r6
 8036e52:	eb18 0308 	adds.w	r3, r8, r8
 8036e56:	eb49 0409 	adc.w	r4, r9, r9
 8036e5a:	4698      	mov	r8, r3
 8036e5c:	46a1      	mov	r9, r4
 8036e5e:	eb18 0805 	adds.w	r8, r8, r5
 8036e62:	eb49 0906 	adc.w	r9, r9, r6
 8036e66:	f04f 0100 	mov.w	r1, #0
 8036e6a:	f04f 0200 	mov.w	r2, #0
 8036e6e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036e72:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036e76:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036e7a:	4688      	mov	r8, r1
 8036e7c:	4691      	mov	r9, r2
 8036e7e:	eb18 0005 	adds.w	r0, r8, r5
 8036e82:	eb49 0106 	adc.w	r1, r9, r6
 8036e86:	687b      	ldr	r3, [r7, #4]
 8036e88:	685b      	ldr	r3, [r3, #4]
 8036e8a:	461d      	mov	r5, r3
 8036e8c:	f04f 0600 	mov.w	r6, #0
 8036e90:	196b      	adds	r3, r5, r5
 8036e92:	eb46 0406 	adc.w	r4, r6, r6
 8036e96:	461a      	mov	r2, r3
 8036e98:	4623      	mov	r3, r4
 8036e9a:	f7e9 ff2d 	bl	8020cf8 <__aeabi_uldivmod>
 8036e9e:	4603      	mov	r3, r0
 8036ea0:	460c      	mov	r4, r1
 8036ea2:	461a      	mov	r2, r3
 8036ea4:	4ba7      	ldr	r3, [pc, #668]	; (8037144 <UART_SetConfig+0x3a0>)
 8036ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8036eaa:	095b      	lsrs	r3, r3, #5
 8036eac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8036eb0:	68bb      	ldr	r3, [r7, #8]
 8036eb2:	461d      	mov	r5, r3
 8036eb4:	f04f 0600 	mov.w	r6, #0
 8036eb8:	46a9      	mov	r9, r5
 8036eba:	46b2      	mov	sl, r6
 8036ebc:	eb19 0309 	adds.w	r3, r9, r9
 8036ec0:	eb4a 040a 	adc.w	r4, sl, sl
 8036ec4:	4699      	mov	r9, r3
 8036ec6:	46a2      	mov	sl, r4
 8036ec8:	eb19 0905 	adds.w	r9, r9, r5
 8036ecc:	eb4a 0a06 	adc.w	sl, sl, r6
 8036ed0:	f04f 0100 	mov.w	r1, #0
 8036ed4:	f04f 0200 	mov.w	r2, #0
 8036ed8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036edc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036ee0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036ee4:	4689      	mov	r9, r1
 8036ee6:	4692      	mov	sl, r2
 8036ee8:	eb19 0005 	adds.w	r0, r9, r5
 8036eec:	eb4a 0106 	adc.w	r1, sl, r6
 8036ef0:	687b      	ldr	r3, [r7, #4]
 8036ef2:	685b      	ldr	r3, [r3, #4]
 8036ef4:	461d      	mov	r5, r3
 8036ef6:	f04f 0600 	mov.w	r6, #0
 8036efa:	196b      	adds	r3, r5, r5
 8036efc:	eb46 0406 	adc.w	r4, r6, r6
 8036f00:	461a      	mov	r2, r3
 8036f02:	4623      	mov	r3, r4
 8036f04:	f7e9 fef8 	bl	8020cf8 <__aeabi_uldivmod>
 8036f08:	4603      	mov	r3, r0
 8036f0a:	460c      	mov	r4, r1
 8036f0c:	461a      	mov	r2, r3
 8036f0e:	4b8d      	ldr	r3, [pc, #564]	; (8037144 <UART_SetConfig+0x3a0>)
 8036f10:	fba3 1302 	umull	r1, r3, r3, r2
 8036f14:	095b      	lsrs	r3, r3, #5
 8036f16:	2164      	movs	r1, #100	; 0x64
 8036f18:	fb01 f303 	mul.w	r3, r1, r3
 8036f1c:	1ad3      	subs	r3, r2, r3
 8036f1e:	00db      	lsls	r3, r3, #3
 8036f20:	3332      	adds	r3, #50	; 0x32
 8036f22:	4a88      	ldr	r2, [pc, #544]	; (8037144 <UART_SetConfig+0x3a0>)
 8036f24:	fba2 2303 	umull	r2, r3, r2, r3
 8036f28:	095b      	lsrs	r3, r3, #5
 8036f2a:	005b      	lsls	r3, r3, #1
 8036f2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8036f30:	4498      	add	r8, r3
 8036f32:	68bb      	ldr	r3, [r7, #8]
 8036f34:	461d      	mov	r5, r3
 8036f36:	f04f 0600 	mov.w	r6, #0
 8036f3a:	46a9      	mov	r9, r5
 8036f3c:	46b2      	mov	sl, r6
 8036f3e:	eb19 0309 	adds.w	r3, r9, r9
 8036f42:	eb4a 040a 	adc.w	r4, sl, sl
 8036f46:	4699      	mov	r9, r3
 8036f48:	46a2      	mov	sl, r4
 8036f4a:	eb19 0905 	adds.w	r9, r9, r5
 8036f4e:	eb4a 0a06 	adc.w	sl, sl, r6
 8036f52:	f04f 0100 	mov.w	r1, #0
 8036f56:	f04f 0200 	mov.w	r2, #0
 8036f5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8036f5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8036f62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8036f66:	4689      	mov	r9, r1
 8036f68:	4692      	mov	sl, r2
 8036f6a:	eb19 0005 	adds.w	r0, r9, r5
 8036f6e:	eb4a 0106 	adc.w	r1, sl, r6
 8036f72:	687b      	ldr	r3, [r7, #4]
 8036f74:	685b      	ldr	r3, [r3, #4]
 8036f76:	461d      	mov	r5, r3
 8036f78:	f04f 0600 	mov.w	r6, #0
 8036f7c:	196b      	adds	r3, r5, r5
 8036f7e:	eb46 0406 	adc.w	r4, r6, r6
 8036f82:	461a      	mov	r2, r3
 8036f84:	4623      	mov	r3, r4
 8036f86:	f7e9 feb7 	bl	8020cf8 <__aeabi_uldivmod>
 8036f8a:	4603      	mov	r3, r0
 8036f8c:	460c      	mov	r4, r1
 8036f8e:	461a      	mov	r2, r3
 8036f90:	4b6c      	ldr	r3, [pc, #432]	; (8037144 <UART_SetConfig+0x3a0>)
 8036f92:	fba3 1302 	umull	r1, r3, r3, r2
 8036f96:	095b      	lsrs	r3, r3, #5
 8036f98:	2164      	movs	r1, #100	; 0x64
 8036f9a:	fb01 f303 	mul.w	r3, r1, r3
 8036f9e:	1ad3      	subs	r3, r2, r3
 8036fa0:	00db      	lsls	r3, r3, #3
 8036fa2:	3332      	adds	r3, #50	; 0x32
 8036fa4:	4a67      	ldr	r2, [pc, #412]	; (8037144 <UART_SetConfig+0x3a0>)
 8036fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8036faa:	095b      	lsrs	r3, r3, #5
 8036fac:	f003 0207 	and.w	r2, r3, #7
 8036fb0:	687b      	ldr	r3, [r7, #4]
 8036fb2:	681b      	ldr	r3, [r3, #0]
 8036fb4:	4442      	add	r2, r8
 8036fb6:	609a      	str	r2, [r3, #8]
 8036fb8:	e27d      	b.n	80374b6 <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8036fba:	f7fc fff3 	bl	8033fa4 <HAL_RCC_GetPCLK1Freq>
 8036fbe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8036fc0:	68bb      	ldr	r3, [r7, #8]
 8036fc2:	461d      	mov	r5, r3
 8036fc4:	f04f 0600 	mov.w	r6, #0
 8036fc8:	46a8      	mov	r8, r5
 8036fca:	46b1      	mov	r9, r6
 8036fcc:	eb18 0308 	adds.w	r3, r8, r8
 8036fd0:	eb49 0409 	adc.w	r4, r9, r9
 8036fd4:	4698      	mov	r8, r3
 8036fd6:	46a1      	mov	r9, r4
 8036fd8:	eb18 0805 	adds.w	r8, r8, r5
 8036fdc:	eb49 0906 	adc.w	r9, r9, r6
 8036fe0:	f04f 0100 	mov.w	r1, #0
 8036fe4:	f04f 0200 	mov.w	r2, #0
 8036fe8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8036fec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8036ff0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8036ff4:	4688      	mov	r8, r1
 8036ff6:	4691      	mov	r9, r2
 8036ff8:	eb18 0005 	adds.w	r0, r8, r5
 8036ffc:	eb49 0106 	adc.w	r1, r9, r6
 8037000:	687b      	ldr	r3, [r7, #4]
 8037002:	685b      	ldr	r3, [r3, #4]
 8037004:	461d      	mov	r5, r3
 8037006:	f04f 0600 	mov.w	r6, #0
 803700a:	196b      	adds	r3, r5, r5
 803700c:	eb46 0406 	adc.w	r4, r6, r6
 8037010:	461a      	mov	r2, r3
 8037012:	4623      	mov	r3, r4
 8037014:	f7e9 fe70 	bl	8020cf8 <__aeabi_uldivmod>
 8037018:	4603      	mov	r3, r0
 803701a:	460c      	mov	r4, r1
 803701c:	461a      	mov	r2, r3
 803701e:	4b49      	ldr	r3, [pc, #292]	; (8037144 <UART_SetConfig+0x3a0>)
 8037020:	fba3 2302 	umull	r2, r3, r3, r2
 8037024:	095b      	lsrs	r3, r3, #5
 8037026:	ea4f 1803 	mov.w	r8, r3, lsl #4
 803702a:	68bb      	ldr	r3, [r7, #8]
 803702c:	461d      	mov	r5, r3
 803702e:	f04f 0600 	mov.w	r6, #0
 8037032:	46a9      	mov	r9, r5
 8037034:	46b2      	mov	sl, r6
 8037036:	eb19 0309 	adds.w	r3, r9, r9
 803703a:	eb4a 040a 	adc.w	r4, sl, sl
 803703e:	4699      	mov	r9, r3
 8037040:	46a2      	mov	sl, r4
 8037042:	eb19 0905 	adds.w	r9, r9, r5
 8037046:	eb4a 0a06 	adc.w	sl, sl, r6
 803704a:	f04f 0100 	mov.w	r1, #0
 803704e:	f04f 0200 	mov.w	r2, #0
 8037052:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8037056:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 803705a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 803705e:	4689      	mov	r9, r1
 8037060:	4692      	mov	sl, r2
 8037062:	eb19 0005 	adds.w	r0, r9, r5
 8037066:	eb4a 0106 	adc.w	r1, sl, r6
 803706a:	687b      	ldr	r3, [r7, #4]
 803706c:	685b      	ldr	r3, [r3, #4]
 803706e:	461d      	mov	r5, r3
 8037070:	f04f 0600 	mov.w	r6, #0
 8037074:	196b      	adds	r3, r5, r5
 8037076:	eb46 0406 	adc.w	r4, r6, r6
 803707a:	461a      	mov	r2, r3
 803707c:	4623      	mov	r3, r4
 803707e:	f7e9 fe3b 	bl	8020cf8 <__aeabi_uldivmod>
 8037082:	4603      	mov	r3, r0
 8037084:	460c      	mov	r4, r1
 8037086:	461a      	mov	r2, r3
 8037088:	4b2e      	ldr	r3, [pc, #184]	; (8037144 <UART_SetConfig+0x3a0>)
 803708a:	fba3 1302 	umull	r1, r3, r3, r2
 803708e:	095b      	lsrs	r3, r3, #5
 8037090:	2164      	movs	r1, #100	; 0x64
 8037092:	fb01 f303 	mul.w	r3, r1, r3
 8037096:	1ad3      	subs	r3, r2, r3
 8037098:	00db      	lsls	r3, r3, #3
 803709a:	3332      	adds	r3, #50	; 0x32
 803709c:	4a29      	ldr	r2, [pc, #164]	; (8037144 <UART_SetConfig+0x3a0>)
 803709e:	fba2 2303 	umull	r2, r3, r2, r3
 80370a2:	095b      	lsrs	r3, r3, #5
 80370a4:	005b      	lsls	r3, r3, #1
 80370a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80370aa:	4498      	add	r8, r3
 80370ac:	68bb      	ldr	r3, [r7, #8]
 80370ae:	461d      	mov	r5, r3
 80370b0:	f04f 0600 	mov.w	r6, #0
 80370b4:	46a9      	mov	r9, r5
 80370b6:	46b2      	mov	sl, r6
 80370b8:	eb19 0309 	adds.w	r3, r9, r9
 80370bc:	eb4a 040a 	adc.w	r4, sl, sl
 80370c0:	4699      	mov	r9, r3
 80370c2:	46a2      	mov	sl, r4
 80370c4:	eb19 0905 	adds.w	r9, r9, r5
 80370c8:	eb4a 0a06 	adc.w	sl, sl, r6
 80370cc:	f04f 0100 	mov.w	r1, #0
 80370d0:	f04f 0200 	mov.w	r2, #0
 80370d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80370d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80370dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80370e0:	4689      	mov	r9, r1
 80370e2:	4692      	mov	sl, r2
 80370e4:	eb19 0005 	adds.w	r0, r9, r5
 80370e8:	eb4a 0106 	adc.w	r1, sl, r6
 80370ec:	687b      	ldr	r3, [r7, #4]
 80370ee:	685b      	ldr	r3, [r3, #4]
 80370f0:	461d      	mov	r5, r3
 80370f2:	f04f 0600 	mov.w	r6, #0
 80370f6:	196b      	adds	r3, r5, r5
 80370f8:	eb46 0406 	adc.w	r4, r6, r6
 80370fc:	461a      	mov	r2, r3
 80370fe:	4623      	mov	r3, r4
 8037100:	f7e9 fdfa 	bl	8020cf8 <__aeabi_uldivmod>
 8037104:	4603      	mov	r3, r0
 8037106:	460c      	mov	r4, r1
 8037108:	461a      	mov	r2, r3
 803710a:	4b0e      	ldr	r3, [pc, #56]	; (8037144 <UART_SetConfig+0x3a0>)
 803710c:	fba3 1302 	umull	r1, r3, r3, r2
 8037110:	095b      	lsrs	r3, r3, #5
 8037112:	2164      	movs	r1, #100	; 0x64
 8037114:	fb01 f303 	mul.w	r3, r1, r3
 8037118:	1ad3      	subs	r3, r2, r3
 803711a:	00db      	lsls	r3, r3, #3
 803711c:	3332      	adds	r3, #50	; 0x32
 803711e:	4a09      	ldr	r2, [pc, #36]	; (8037144 <UART_SetConfig+0x3a0>)
 8037120:	fba2 2303 	umull	r2, r3, r2, r3
 8037124:	095b      	lsrs	r3, r3, #5
 8037126:	f003 0207 	and.w	r2, r3, #7
 803712a:	687b      	ldr	r3, [r7, #4]
 803712c:	681b      	ldr	r3, [r3, #0]
 803712e:	4442      	add	r2, r8
 8037130:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8037132:	e1c0      	b.n	80374b6 <UART_SetConfig+0x712>
 8037134:	40011000 	.word	0x40011000
 8037138:	40011400 	.word	0x40011400
 803713c:	40011800 	.word	0x40011800
 8037140:	40011c00 	.word	0x40011c00
 8037144:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8037148:	687b      	ldr	r3, [r7, #4]
 803714a:	681b      	ldr	r3, [r3, #0]
 803714c:	4adc      	ldr	r2, [pc, #880]	; (80374c0 <UART_SetConfig+0x71c>)
 803714e:	4293      	cmp	r3, r2
 8037150:	d00f      	beq.n	8037172 <UART_SetConfig+0x3ce>
 8037152:	687b      	ldr	r3, [r7, #4]
 8037154:	681b      	ldr	r3, [r3, #0]
 8037156:	4adb      	ldr	r2, [pc, #876]	; (80374c4 <UART_SetConfig+0x720>)
 8037158:	4293      	cmp	r3, r2
 803715a:	d00a      	beq.n	8037172 <UART_SetConfig+0x3ce>
 803715c:	687b      	ldr	r3, [r7, #4]
 803715e:	681b      	ldr	r3, [r3, #0]
 8037160:	4ad9      	ldr	r2, [pc, #868]	; (80374c8 <UART_SetConfig+0x724>)
 8037162:	4293      	cmp	r3, r2
 8037164:	d005      	beq.n	8037172 <UART_SetConfig+0x3ce>
 8037166:	687b      	ldr	r3, [r7, #4]
 8037168:	681b      	ldr	r3, [r3, #0]
 803716a:	4ad8      	ldr	r2, [pc, #864]	; (80374cc <UART_SetConfig+0x728>)
 803716c:	4293      	cmp	r3, r2
 803716e:	f040 80d1 	bne.w	8037314 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8037172:	f7fc ff2b 	bl	8033fcc <HAL_RCC_GetPCLK2Freq>
 8037176:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8037178:	68bb      	ldr	r3, [r7, #8]
 803717a:	469a      	mov	sl, r3
 803717c:	f04f 0b00 	mov.w	fp, #0
 8037180:	46d0      	mov	r8, sl
 8037182:	46d9      	mov	r9, fp
 8037184:	eb18 0308 	adds.w	r3, r8, r8
 8037188:	eb49 0409 	adc.w	r4, r9, r9
 803718c:	4698      	mov	r8, r3
 803718e:	46a1      	mov	r9, r4
 8037190:	eb18 080a 	adds.w	r8, r8, sl
 8037194:	eb49 090b 	adc.w	r9, r9, fp
 8037198:	f04f 0100 	mov.w	r1, #0
 803719c:	f04f 0200 	mov.w	r2, #0
 80371a0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80371a4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80371a8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80371ac:	4688      	mov	r8, r1
 80371ae:	4691      	mov	r9, r2
 80371b0:	eb1a 0508 	adds.w	r5, sl, r8
 80371b4:	eb4b 0609 	adc.w	r6, fp, r9
 80371b8:	687b      	ldr	r3, [r7, #4]
 80371ba:	685b      	ldr	r3, [r3, #4]
 80371bc:	4619      	mov	r1, r3
 80371be:	f04f 0200 	mov.w	r2, #0
 80371c2:	f04f 0300 	mov.w	r3, #0
 80371c6:	f04f 0400 	mov.w	r4, #0
 80371ca:	0094      	lsls	r4, r2, #2
 80371cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80371d0:	008b      	lsls	r3, r1, #2
 80371d2:	461a      	mov	r2, r3
 80371d4:	4623      	mov	r3, r4
 80371d6:	4628      	mov	r0, r5
 80371d8:	4631      	mov	r1, r6
 80371da:	f7e9 fd8d 	bl	8020cf8 <__aeabi_uldivmod>
 80371de:	4603      	mov	r3, r0
 80371e0:	460c      	mov	r4, r1
 80371e2:	461a      	mov	r2, r3
 80371e4:	4bba      	ldr	r3, [pc, #744]	; (80374d0 <UART_SetConfig+0x72c>)
 80371e6:	fba3 2302 	umull	r2, r3, r3, r2
 80371ea:	095b      	lsrs	r3, r3, #5
 80371ec:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80371f0:	68bb      	ldr	r3, [r7, #8]
 80371f2:	469b      	mov	fp, r3
 80371f4:	f04f 0c00 	mov.w	ip, #0
 80371f8:	46d9      	mov	r9, fp
 80371fa:	46e2      	mov	sl, ip
 80371fc:	eb19 0309 	adds.w	r3, r9, r9
 8037200:	eb4a 040a 	adc.w	r4, sl, sl
 8037204:	4699      	mov	r9, r3
 8037206:	46a2      	mov	sl, r4
 8037208:	eb19 090b 	adds.w	r9, r9, fp
 803720c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8037210:	f04f 0100 	mov.w	r1, #0
 8037214:	f04f 0200 	mov.w	r2, #0
 8037218:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 803721c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037220:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037224:	4689      	mov	r9, r1
 8037226:	4692      	mov	sl, r2
 8037228:	eb1b 0509 	adds.w	r5, fp, r9
 803722c:	eb4c 060a 	adc.w	r6, ip, sl
 8037230:	687b      	ldr	r3, [r7, #4]
 8037232:	685b      	ldr	r3, [r3, #4]
 8037234:	4619      	mov	r1, r3
 8037236:	f04f 0200 	mov.w	r2, #0
 803723a:	f04f 0300 	mov.w	r3, #0
 803723e:	f04f 0400 	mov.w	r4, #0
 8037242:	0094      	lsls	r4, r2, #2
 8037244:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037248:	008b      	lsls	r3, r1, #2
 803724a:	461a      	mov	r2, r3
 803724c:	4623      	mov	r3, r4
 803724e:	4628      	mov	r0, r5
 8037250:	4631      	mov	r1, r6
 8037252:	f7e9 fd51 	bl	8020cf8 <__aeabi_uldivmod>
 8037256:	4603      	mov	r3, r0
 8037258:	460c      	mov	r4, r1
 803725a:	461a      	mov	r2, r3
 803725c:	4b9c      	ldr	r3, [pc, #624]	; (80374d0 <UART_SetConfig+0x72c>)
 803725e:	fba3 1302 	umull	r1, r3, r3, r2
 8037262:	095b      	lsrs	r3, r3, #5
 8037264:	2164      	movs	r1, #100	; 0x64
 8037266:	fb01 f303 	mul.w	r3, r1, r3
 803726a:	1ad3      	subs	r3, r2, r3
 803726c:	011b      	lsls	r3, r3, #4
 803726e:	3332      	adds	r3, #50	; 0x32
 8037270:	4a97      	ldr	r2, [pc, #604]	; (80374d0 <UART_SetConfig+0x72c>)
 8037272:	fba2 2303 	umull	r2, r3, r2, r3
 8037276:	095b      	lsrs	r3, r3, #5
 8037278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 803727c:	4498      	add	r8, r3
 803727e:	68bb      	ldr	r3, [r7, #8]
 8037280:	469b      	mov	fp, r3
 8037282:	f04f 0c00 	mov.w	ip, #0
 8037286:	46d9      	mov	r9, fp
 8037288:	46e2      	mov	sl, ip
 803728a:	eb19 0309 	adds.w	r3, r9, r9
 803728e:	eb4a 040a 	adc.w	r4, sl, sl
 8037292:	4699      	mov	r9, r3
 8037294:	46a2      	mov	sl, r4
 8037296:	eb19 090b 	adds.w	r9, r9, fp
 803729a:	eb4a 0a0c 	adc.w	sl, sl, ip
 803729e:	f04f 0100 	mov.w	r1, #0
 80372a2:	f04f 0200 	mov.w	r2, #0
 80372a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80372aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80372ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80372b2:	4689      	mov	r9, r1
 80372b4:	4692      	mov	sl, r2
 80372b6:	eb1b 0509 	adds.w	r5, fp, r9
 80372ba:	eb4c 060a 	adc.w	r6, ip, sl
 80372be:	687b      	ldr	r3, [r7, #4]
 80372c0:	685b      	ldr	r3, [r3, #4]
 80372c2:	4619      	mov	r1, r3
 80372c4:	f04f 0200 	mov.w	r2, #0
 80372c8:	f04f 0300 	mov.w	r3, #0
 80372cc:	f04f 0400 	mov.w	r4, #0
 80372d0:	0094      	lsls	r4, r2, #2
 80372d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80372d6:	008b      	lsls	r3, r1, #2
 80372d8:	461a      	mov	r2, r3
 80372da:	4623      	mov	r3, r4
 80372dc:	4628      	mov	r0, r5
 80372de:	4631      	mov	r1, r6
 80372e0:	f7e9 fd0a 	bl	8020cf8 <__aeabi_uldivmod>
 80372e4:	4603      	mov	r3, r0
 80372e6:	460c      	mov	r4, r1
 80372e8:	461a      	mov	r2, r3
 80372ea:	4b79      	ldr	r3, [pc, #484]	; (80374d0 <UART_SetConfig+0x72c>)
 80372ec:	fba3 1302 	umull	r1, r3, r3, r2
 80372f0:	095b      	lsrs	r3, r3, #5
 80372f2:	2164      	movs	r1, #100	; 0x64
 80372f4:	fb01 f303 	mul.w	r3, r1, r3
 80372f8:	1ad3      	subs	r3, r2, r3
 80372fa:	011b      	lsls	r3, r3, #4
 80372fc:	3332      	adds	r3, #50	; 0x32
 80372fe:	4a74      	ldr	r2, [pc, #464]	; (80374d0 <UART_SetConfig+0x72c>)
 8037300:	fba2 2303 	umull	r2, r3, r2, r3
 8037304:	095b      	lsrs	r3, r3, #5
 8037306:	f003 020f 	and.w	r2, r3, #15
 803730a:	687b      	ldr	r3, [r7, #4]
 803730c:	681b      	ldr	r3, [r3, #0]
 803730e:	4442      	add	r2, r8
 8037310:	609a      	str	r2, [r3, #8]
 8037312:	e0d0      	b.n	80374b6 <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8037314:	f7fc fe46 	bl	8033fa4 <HAL_RCC_GetPCLK1Freq>
 8037318:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 803731a:	68bb      	ldr	r3, [r7, #8]
 803731c:	469a      	mov	sl, r3
 803731e:	f04f 0b00 	mov.w	fp, #0
 8037322:	46d0      	mov	r8, sl
 8037324:	46d9      	mov	r9, fp
 8037326:	eb18 0308 	adds.w	r3, r8, r8
 803732a:	eb49 0409 	adc.w	r4, r9, r9
 803732e:	4698      	mov	r8, r3
 8037330:	46a1      	mov	r9, r4
 8037332:	eb18 080a 	adds.w	r8, r8, sl
 8037336:	eb49 090b 	adc.w	r9, r9, fp
 803733a:	f04f 0100 	mov.w	r1, #0
 803733e:	f04f 0200 	mov.w	r2, #0
 8037342:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8037346:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 803734a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 803734e:	4688      	mov	r8, r1
 8037350:	4691      	mov	r9, r2
 8037352:	eb1a 0508 	adds.w	r5, sl, r8
 8037356:	eb4b 0609 	adc.w	r6, fp, r9
 803735a:	687b      	ldr	r3, [r7, #4]
 803735c:	685b      	ldr	r3, [r3, #4]
 803735e:	4619      	mov	r1, r3
 8037360:	f04f 0200 	mov.w	r2, #0
 8037364:	f04f 0300 	mov.w	r3, #0
 8037368:	f04f 0400 	mov.w	r4, #0
 803736c:	0094      	lsls	r4, r2, #2
 803736e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037372:	008b      	lsls	r3, r1, #2
 8037374:	461a      	mov	r2, r3
 8037376:	4623      	mov	r3, r4
 8037378:	4628      	mov	r0, r5
 803737a:	4631      	mov	r1, r6
 803737c:	f7e9 fcbc 	bl	8020cf8 <__aeabi_uldivmod>
 8037380:	4603      	mov	r3, r0
 8037382:	460c      	mov	r4, r1
 8037384:	461a      	mov	r2, r3
 8037386:	4b52      	ldr	r3, [pc, #328]	; (80374d0 <UART_SetConfig+0x72c>)
 8037388:	fba3 2302 	umull	r2, r3, r3, r2
 803738c:	095b      	lsrs	r3, r3, #5
 803738e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8037392:	68bb      	ldr	r3, [r7, #8]
 8037394:	469b      	mov	fp, r3
 8037396:	f04f 0c00 	mov.w	ip, #0
 803739a:	46d9      	mov	r9, fp
 803739c:	46e2      	mov	sl, ip
 803739e:	eb19 0309 	adds.w	r3, r9, r9
 80373a2:	eb4a 040a 	adc.w	r4, sl, sl
 80373a6:	4699      	mov	r9, r3
 80373a8:	46a2      	mov	sl, r4
 80373aa:	eb19 090b 	adds.w	r9, r9, fp
 80373ae:	eb4a 0a0c 	adc.w	sl, sl, ip
 80373b2:	f04f 0100 	mov.w	r1, #0
 80373b6:	f04f 0200 	mov.w	r2, #0
 80373ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80373be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80373c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80373c6:	4689      	mov	r9, r1
 80373c8:	4692      	mov	sl, r2
 80373ca:	eb1b 0509 	adds.w	r5, fp, r9
 80373ce:	eb4c 060a 	adc.w	r6, ip, sl
 80373d2:	687b      	ldr	r3, [r7, #4]
 80373d4:	685b      	ldr	r3, [r3, #4]
 80373d6:	4619      	mov	r1, r3
 80373d8:	f04f 0200 	mov.w	r2, #0
 80373dc:	f04f 0300 	mov.w	r3, #0
 80373e0:	f04f 0400 	mov.w	r4, #0
 80373e4:	0094      	lsls	r4, r2, #2
 80373e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80373ea:	008b      	lsls	r3, r1, #2
 80373ec:	461a      	mov	r2, r3
 80373ee:	4623      	mov	r3, r4
 80373f0:	4628      	mov	r0, r5
 80373f2:	4631      	mov	r1, r6
 80373f4:	f7e9 fc80 	bl	8020cf8 <__aeabi_uldivmod>
 80373f8:	4603      	mov	r3, r0
 80373fa:	460c      	mov	r4, r1
 80373fc:	461a      	mov	r2, r3
 80373fe:	4b34      	ldr	r3, [pc, #208]	; (80374d0 <UART_SetConfig+0x72c>)
 8037400:	fba3 1302 	umull	r1, r3, r3, r2
 8037404:	095b      	lsrs	r3, r3, #5
 8037406:	2164      	movs	r1, #100	; 0x64
 8037408:	fb01 f303 	mul.w	r3, r1, r3
 803740c:	1ad3      	subs	r3, r2, r3
 803740e:	011b      	lsls	r3, r3, #4
 8037410:	3332      	adds	r3, #50	; 0x32
 8037412:	4a2f      	ldr	r2, [pc, #188]	; (80374d0 <UART_SetConfig+0x72c>)
 8037414:	fba2 2303 	umull	r2, r3, r2, r3
 8037418:	095b      	lsrs	r3, r3, #5
 803741a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 803741e:	4498      	add	r8, r3
 8037420:	68bb      	ldr	r3, [r7, #8]
 8037422:	469b      	mov	fp, r3
 8037424:	f04f 0c00 	mov.w	ip, #0
 8037428:	46d9      	mov	r9, fp
 803742a:	46e2      	mov	sl, ip
 803742c:	eb19 0309 	adds.w	r3, r9, r9
 8037430:	eb4a 040a 	adc.w	r4, sl, sl
 8037434:	4699      	mov	r9, r3
 8037436:	46a2      	mov	sl, r4
 8037438:	eb19 090b 	adds.w	r9, r9, fp
 803743c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8037440:	f04f 0100 	mov.w	r1, #0
 8037444:	f04f 0200 	mov.w	r2, #0
 8037448:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 803744c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8037450:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8037454:	4689      	mov	r9, r1
 8037456:	4692      	mov	sl, r2
 8037458:	eb1b 0509 	adds.w	r5, fp, r9
 803745c:	eb4c 060a 	adc.w	r6, ip, sl
 8037460:	687b      	ldr	r3, [r7, #4]
 8037462:	685b      	ldr	r3, [r3, #4]
 8037464:	4619      	mov	r1, r3
 8037466:	f04f 0200 	mov.w	r2, #0
 803746a:	f04f 0300 	mov.w	r3, #0
 803746e:	f04f 0400 	mov.w	r4, #0
 8037472:	0094      	lsls	r4, r2, #2
 8037474:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8037478:	008b      	lsls	r3, r1, #2
 803747a:	461a      	mov	r2, r3
 803747c:	4623      	mov	r3, r4
 803747e:	4628      	mov	r0, r5
 8037480:	4631      	mov	r1, r6
 8037482:	f7e9 fc39 	bl	8020cf8 <__aeabi_uldivmod>
 8037486:	4603      	mov	r3, r0
 8037488:	460c      	mov	r4, r1
 803748a:	461a      	mov	r2, r3
 803748c:	4b10      	ldr	r3, [pc, #64]	; (80374d0 <UART_SetConfig+0x72c>)
 803748e:	fba3 1302 	umull	r1, r3, r3, r2
 8037492:	095b      	lsrs	r3, r3, #5
 8037494:	2164      	movs	r1, #100	; 0x64
 8037496:	fb01 f303 	mul.w	r3, r1, r3
 803749a:	1ad3      	subs	r3, r2, r3
 803749c:	011b      	lsls	r3, r3, #4
 803749e:	3332      	adds	r3, #50	; 0x32
 80374a0:	4a0b      	ldr	r2, [pc, #44]	; (80374d0 <UART_SetConfig+0x72c>)
 80374a2:	fba2 2303 	umull	r2, r3, r2, r3
 80374a6:	095b      	lsrs	r3, r3, #5
 80374a8:	f003 020f 	and.w	r2, r3, #15
 80374ac:	687b      	ldr	r3, [r7, #4]
 80374ae:	681b      	ldr	r3, [r3, #0]
 80374b0:	4442      	add	r2, r8
 80374b2:	609a      	str	r2, [r3, #8]
}
 80374b4:	e7ff      	b.n	80374b6 <UART_SetConfig+0x712>
 80374b6:	bf00      	nop
 80374b8:	3714      	adds	r7, #20
 80374ba:	46bd      	mov	sp, r7
 80374bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80374c0:	40011000 	.word	0x40011000
 80374c4:	40011400 	.word	0x40011400
 80374c8:	40011800 	.word	0x40011800
 80374cc:	40011c00 	.word	0x40011c00
 80374d0:	51eb851f 	.word	0x51eb851f

080374d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80374d4:	b480      	push	{r7}
 80374d6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80374d8:	bf00      	nop
 80374da:	46bd      	mov	sp, r7
 80374dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80374e0:	4770      	bx	lr
	...

080374e4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80374e4:	b480      	push	{r7}
 80374e6:	b085      	sub	sp, #20
 80374e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80374ea:	f3ef 8305 	mrs	r3, IPSR
 80374ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80374f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80374f2:	2b00      	cmp	r3, #0
 80374f4:	d10f      	bne.n	8037516 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80374f6:	f3ef 8310 	mrs	r3, PRIMASK
 80374fa:	607b      	str	r3, [r7, #4]
  return(result);
 80374fc:	687b      	ldr	r3, [r7, #4]
 80374fe:	2b00      	cmp	r3, #0
 8037500:	d105      	bne.n	803750e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037502:	f3ef 8311 	mrs	r3, BASEPRI
 8037506:	603b      	str	r3, [r7, #0]
  return(result);
 8037508:	683b      	ldr	r3, [r7, #0]
 803750a:	2b00      	cmp	r3, #0
 803750c:	d007      	beq.n	803751e <osKernelInitialize+0x3a>
 803750e:	4b0e      	ldr	r3, [pc, #56]	; (8037548 <osKernelInitialize+0x64>)
 8037510:	681b      	ldr	r3, [r3, #0]
 8037512:	2b02      	cmp	r3, #2
 8037514:	d103      	bne.n	803751e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8037516:	f06f 0305 	mvn.w	r3, #5
 803751a:	60fb      	str	r3, [r7, #12]
 803751c:	e00c      	b.n	8037538 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 803751e:	4b0a      	ldr	r3, [pc, #40]	; (8037548 <osKernelInitialize+0x64>)
 8037520:	681b      	ldr	r3, [r3, #0]
 8037522:	2b00      	cmp	r3, #0
 8037524:	d105      	bne.n	8037532 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8037526:	4b08      	ldr	r3, [pc, #32]	; (8037548 <osKernelInitialize+0x64>)
 8037528:	2201      	movs	r2, #1
 803752a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 803752c:	2300      	movs	r3, #0
 803752e:	60fb      	str	r3, [r7, #12]
 8037530:	e002      	b.n	8037538 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8037532:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037536:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8037538:	68fb      	ldr	r3, [r7, #12]
}
 803753a:	4618      	mov	r0, r3
 803753c:	3714      	adds	r7, #20
 803753e:	46bd      	mov	sp, r7
 8037540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037544:	4770      	bx	lr
 8037546:	bf00      	nop
 8037548:	20000f34 	.word	0x20000f34

0803754c <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 803754c:	b580      	push	{r7, lr}
 803754e:	b082      	sub	sp, #8
 8037550:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8037552:	f003 f831 	bl	803a5b8 <xTaskGetSchedulerState>
 8037556:	4603      	mov	r3, r0
 8037558:	2b00      	cmp	r3, #0
 803755a:	d004      	beq.n	8037566 <osKernelGetState+0x1a>
 803755c:	2b02      	cmp	r3, #2
 803755e:	d105      	bne.n	803756c <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8037560:	2302      	movs	r3, #2
 8037562:	607b      	str	r3, [r7, #4]
      break;
 8037564:	e00c      	b.n	8037580 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8037566:	2303      	movs	r3, #3
 8037568:	607b      	str	r3, [r7, #4]
      break;
 803756a:	e009      	b.n	8037580 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 803756c:	4b07      	ldr	r3, [pc, #28]	; (803758c <osKernelGetState+0x40>)
 803756e:	681b      	ldr	r3, [r3, #0]
 8037570:	2b01      	cmp	r3, #1
 8037572:	d102      	bne.n	803757a <osKernelGetState+0x2e>
        state = osKernelReady;
 8037574:	2301      	movs	r3, #1
 8037576:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8037578:	e001      	b.n	803757e <osKernelGetState+0x32>
        state = osKernelInactive;
 803757a:	2300      	movs	r3, #0
 803757c:	607b      	str	r3, [r7, #4]
      break;
 803757e:	bf00      	nop
  }

  return (state);
 8037580:	687b      	ldr	r3, [r7, #4]
}
 8037582:	4618      	mov	r0, r3
 8037584:	3708      	adds	r7, #8
 8037586:	46bd      	mov	sp, r7
 8037588:	bd80      	pop	{r7, pc}
 803758a:	bf00      	nop
 803758c:	20000f34 	.word	0x20000f34

08037590 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8037590:	b580      	push	{r7, lr}
 8037592:	b084      	sub	sp, #16
 8037594:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037596:	f3ef 8305 	mrs	r3, IPSR
 803759a:	60bb      	str	r3, [r7, #8]
  return(result);
 803759c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 803759e:	2b00      	cmp	r3, #0
 80375a0:	d10f      	bne.n	80375c2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80375a2:	f3ef 8310 	mrs	r3, PRIMASK
 80375a6:	607b      	str	r3, [r7, #4]
  return(result);
 80375a8:	687b      	ldr	r3, [r7, #4]
 80375aa:	2b00      	cmp	r3, #0
 80375ac:	d105      	bne.n	80375ba <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80375ae:	f3ef 8311 	mrs	r3, BASEPRI
 80375b2:	603b      	str	r3, [r7, #0]
  return(result);
 80375b4:	683b      	ldr	r3, [r7, #0]
 80375b6:	2b00      	cmp	r3, #0
 80375b8:	d007      	beq.n	80375ca <osKernelStart+0x3a>
 80375ba:	4b0f      	ldr	r3, [pc, #60]	; (80375f8 <osKernelStart+0x68>)
 80375bc:	681b      	ldr	r3, [r3, #0]
 80375be:	2b02      	cmp	r3, #2
 80375c0:	d103      	bne.n	80375ca <osKernelStart+0x3a>
    stat = osErrorISR;
 80375c2:	f06f 0305 	mvn.w	r3, #5
 80375c6:	60fb      	str	r3, [r7, #12]
 80375c8:	e010      	b.n	80375ec <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80375ca:	4b0b      	ldr	r3, [pc, #44]	; (80375f8 <osKernelStart+0x68>)
 80375cc:	681b      	ldr	r3, [r3, #0]
 80375ce:	2b01      	cmp	r3, #1
 80375d0:	d109      	bne.n	80375e6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80375d2:	f7ff ff7f 	bl	80374d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80375d6:	4b08      	ldr	r3, [pc, #32]	; (80375f8 <osKernelStart+0x68>)
 80375d8:	2202      	movs	r2, #2
 80375da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80375dc:	f002 faea 	bl	8039bb4 <vTaskStartScheduler>
      stat = osOK;
 80375e0:	2300      	movs	r3, #0
 80375e2:	60fb      	str	r3, [r7, #12]
 80375e4:	e002      	b.n	80375ec <osKernelStart+0x5c>
    } else {
      stat = osError;
 80375e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80375ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80375ec:	68fb      	ldr	r3, [r7, #12]
}
 80375ee:	4618      	mov	r0, r3
 80375f0:	3710      	adds	r7, #16
 80375f2:	46bd      	mov	sp, r7
 80375f4:	bd80      	pop	{r7, pc}
 80375f6:	bf00      	nop
 80375f8:	20000f34 	.word	0x20000f34

080375fc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80375fc:	b580      	push	{r7, lr}
 80375fe:	b084      	sub	sp, #16
 8037600:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037602:	f3ef 8305 	mrs	r3, IPSR
 8037606:	60bb      	str	r3, [r7, #8]
  return(result);
 8037608:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 803760a:	2b00      	cmp	r3, #0
 803760c:	d10f      	bne.n	803762e <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803760e:	f3ef 8310 	mrs	r3, PRIMASK
 8037612:	607b      	str	r3, [r7, #4]
  return(result);
 8037614:	687b      	ldr	r3, [r7, #4]
 8037616:	2b00      	cmp	r3, #0
 8037618:	d105      	bne.n	8037626 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803761a:	f3ef 8311 	mrs	r3, BASEPRI
 803761e:	603b      	str	r3, [r7, #0]
  return(result);
 8037620:	683b      	ldr	r3, [r7, #0]
 8037622:	2b00      	cmp	r3, #0
 8037624:	d007      	beq.n	8037636 <osKernelGetTickCount+0x3a>
 8037626:	4b08      	ldr	r3, [pc, #32]	; (8037648 <osKernelGetTickCount+0x4c>)
 8037628:	681b      	ldr	r3, [r3, #0]
 803762a:	2b02      	cmp	r3, #2
 803762c:	d103      	bne.n	8037636 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 803762e:	f002 fbdf 	bl	8039df0 <xTaskGetTickCountFromISR>
 8037632:	60f8      	str	r0, [r7, #12]
 8037634:	e002      	b.n	803763c <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8037636:	f002 fbcb 	bl	8039dd0 <xTaskGetTickCount>
 803763a:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 803763c:	68fb      	ldr	r3, [r7, #12]
}
 803763e:	4618      	mov	r0, r3
 8037640:	3710      	adds	r7, #16
 8037642:	46bd      	mov	sp, r7
 8037644:	bd80      	pop	{r7, pc}
 8037646:	bf00      	nop
 8037648:	20000f34 	.word	0x20000f34

0803764c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 803764c:	b580      	push	{r7, lr}
 803764e:	b090      	sub	sp, #64	; 0x40
 8037650:	af04      	add	r7, sp, #16
 8037652:	60f8      	str	r0, [r7, #12]
 8037654:	60b9      	str	r1, [r7, #8]
 8037656:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8037658:	2300      	movs	r3, #0
 803765a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 803765c:	f3ef 8305 	mrs	r3, IPSR
 8037660:	61fb      	str	r3, [r7, #28]
  return(result);
 8037662:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8037664:	2b00      	cmp	r3, #0
 8037666:	f040 808f 	bne.w	8037788 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 803766a:	f3ef 8310 	mrs	r3, PRIMASK
 803766e:	61bb      	str	r3, [r7, #24]
  return(result);
 8037670:	69bb      	ldr	r3, [r7, #24]
 8037672:	2b00      	cmp	r3, #0
 8037674:	d105      	bne.n	8037682 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037676:	f3ef 8311 	mrs	r3, BASEPRI
 803767a:	617b      	str	r3, [r7, #20]
  return(result);
 803767c:	697b      	ldr	r3, [r7, #20]
 803767e:	2b00      	cmp	r3, #0
 8037680:	d003      	beq.n	803768a <osThreadNew+0x3e>
 8037682:	4b44      	ldr	r3, [pc, #272]	; (8037794 <osThreadNew+0x148>)
 8037684:	681b      	ldr	r3, [r3, #0]
 8037686:	2b02      	cmp	r3, #2
 8037688:	d07e      	beq.n	8037788 <osThreadNew+0x13c>
 803768a:	68fb      	ldr	r3, [r7, #12]
 803768c:	2b00      	cmp	r3, #0
 803768e:	d07b      	beq.n	8037788 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8037690:	2380      	movs	r3, #128	; 0x80
 8037692:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8037694:	2318      	movs	r3, #24
 8037696:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8037698:	2300      	movs	r3, #0
 803769a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 803769c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80376a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80376a2:	687b      	ldr	r3, [r7, #4]
 80376a4:	2b00      	cmp	r3, #0
 80376a6:	d045      	beq.n	8037734 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80376a8:	687b      	ldr	r3, [r7, #4]
 80376aa:	681b      	ldr	r3, [r3, #0]
 80376ac:	2b00      	cmp	r3, #0
 80376ae:	d002      	beq.n	80376b6 <osThreadNew+0x6a>
        name = attr->name;
 80376b0:	687b      	ldr	r3, [r7, #4]
 80376b2:	681b      	ldr	r3, [r3, #0]
 80376b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80376b6:	687b      	ldr	r3, [r7, #4]
 80376b8:	699b      	ldr	r3, [r3, #24]
 80376ba:	2b00      	cmp	r3, #0
 80376bc:	d002      	beq.n	80376c4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80376be:	687b      	ldr	r3, [r7, #4]
 80376c0:	699b      	ldr	r3, [r3, #24]
 80376c2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80376c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80376c6:	2b00      	cmp	r3, #0
 80376c8:	d008      	beq.n	80376dc <osThreadNew+0x90>
 80376ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80376cc:	2b38      	cmp	r3, #56	; 0x38
 80376ce:	d805      	bhi.n	80376dc <osThreadNew+0x90>
 80376d0:	687b      	ldr	r3, [r7, #4]
 80376d2:	685b      	ldr	r3, [r3, #4]
 80376d4:	f003 0301 	and.w	r3, r3, #1
 80376d8:	2b00      	cmp	r3, #0
 80376da:	d001      	beq.n	80376e0 <osThreadNew+0x94>
        return (NULL);
 80376dc:	2300      	movs	r3, #0
 80376de:	e054      	b.n	803778a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80376e0:	687b      	ldr	r3, [r7, #4]
 80376e2:	695b      	ldr	r3, [r3, #20]
 80376e4:	2b00      	cmp	r3, #0
 80376e6:	d003      	beq.n	80376f0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80376e8:	687b      	ldr	r3, [r7, #4]
 80376ea:	695b      	ldr	r3, [r3, #20]
 80376ec:	089b      	lsrs	r3, r3, #2
 80376ee:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80376f0:	687b      	ldr	r3, [r7, #4]
 80376f2:	689b      	ldr	r3, [r3, #8]
 80376f4:	2b00      	cmp	r3, #0
 80376f6:	d00e      	beq.n	8037716 <osThreadNew+0xca>
 80376f8:	687b      	ldr	r3, [r7, #4]
 80376fa:	68db      	ldr	r3, [r3, #12]
 80376fc:	2b5f      	cmp	r3, #95	; 0x5f
 80376fe:	d90a      	bls.n	8037716 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8037700:	687b      	ldr	r3, [r7, #4]
 8037702:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8037704:	2b00      	cmp	r3, #0
 8037706:	d006      	beq.n	8037716 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8037708:	687b      	ldr	r3, [r7, #4]
 803770a:	695b      	ldr	r3, [r3, #20]
 803770c:	2b00      	cmp	r3, #0
 803770e:	d002      	beq.n	8037716 <osThreadNew+0xca>
        mem = 1;
 8037710:	2301      	movs	r3, #1
 8037712:	623b      	str	r3, [r7, #32]
 8037714:	e010      	b.n	8037738 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8037716:	687b      	ldr	r3, [r7, #4]
 8037718:	689b      	ldr	r3, [r3, #8]
 803771a:	2b00      	cmp	r3, #0
 803771c:	d10c      	bne.n	8037738 <osThreadNew+0xec>
 803771e:	687b      	ldr	r3, [r7, #4]
 8037720:	68db      	ldr	r3, [r3, #12]
 8037722:	2b00      	cmp	r3, #0
 8037724:	d108      	bne.n	8037738 <osThreadNew+0xec>
 8037726:	687b      	ldr	r3, [r7, #4]
 8037728:	691b      	ldr	r3, [r3, #16]
 803772a:	2b00      	cmp	r3, #0
 803772c:	d104      	bne.n	8037738 <osThreadNew+0xec>
          mem = 0;
 803772e:	2300      	movs	r3, #0
 8037730:	623b      	str	r3, [r7, #32]
 8037732:	e001      	b.n	8037738 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8037734:	2300      	movs	r3, #0
 8037736:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8037738:	6a3b      	ldr	r3, [r7, #32]
 803773a:	2b01      	cmp	r3, #1
 803773c:	d110      	bne.n	8037760 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 803773e:	687b      	ldr	r3, [r7, #4]
 8037740:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8037742:	687a      	ldr	r2, [r7, #4]
 8037744:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8037746:	9202      	str	r2, [sp, #8]
 8037748:	9301      	str	r3, [sp, #4]
 803774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803774c:	9300      	str	r3, [sp, #0]
 803774e:	68bb      	ldr	r3, [r7, #8]
 8037750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8037752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8037754:	68f8      	ldr	r0, [r7, #12]
 8037756:	f001 ffdb 	bl	8039710 <xTaskCreateStatic>
 803775a:	4603      	mov	r3, r0
 803775c:	613b      	str	r3, [r7, #16]
 803775e:	e013      	b.n	8037788 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8037760:	6a3b      	ldr	r3, [r7, #32]
 8037762:	2b00      	cmp	r3, #0
 8037764:	d110      	bne.n	8037788 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8037766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8037768:	b29a      	uxth	r2, r3
 803776a:	f107 0310 	add.w	r3, r7, #16
 803776e:	9301      	str	r3, [sp, #4]
 8037770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037772:	9300      	str	r3, [sp, #0]
 8037774:	68bb      	ldr	r3, [r7, #8]
 8037776:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8037778:	68f8      	ldr	r0, [r7, #12]
 803777a:	f002 f823 	bl	80397c4 <xTaskCreate>
 803777e:	4603      	mov	r3, r0
 8037780:	2b01      	cmp	r3, #1
 8037782:	d001      	beq.n	8037788 <osThreadNew+0x13c>
          hTask = NULL;
 8037784:	2300      	movs	r3, #0
 8037786:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8037788:	693b      	ldr	r3, [r7, #16]
}
 803778a:	4618      	mov	r0, r3
 803778c:	3730      	adds	r7, #48	; 0x30
 803778e:	46bd      	mov	sp, r7
 8037790:	bd80      	pop	{r7, pc}
 8037792:	bf00      	nop
 8037794:	20000f34 	.word	0x20000f34

08037798 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8037798:	b580      	push	{r7, lr}
 803779a:	b08a      	sub	sp, #40	; 0x28
 803779c:	af02      	add	r7, sp, #8
 803779e:	6078      	str	r0, [r7, #4]
 80377a0:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80377a2:	687b      	ldr	r3, [r7, #4]
 80377a4:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80377a6:	69fb      	ldr	r3, [r7, #28]
 80377a8:	2b00      	cmp	r3, #0
 80377aa:	d002      	beq.n	80377b2 <osThreadFlagsSet+0x1a>
 80377ac:	683b      	ldr	r3, [r7, #0]
 80377ae:	2b00      	cmp	r3, #0
 80377b0:	da03      	bge.n	80377ba <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 80377b2:	f06f 0303 	mvn.w	r3, #3
 80377b6:	60fb      	str	r3, [r7, #12]
 80377b8:	e046      	b.n	8037848 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 80377ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80377be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80377c0:	f3ef 8305 	mrs	r3, IPSR
 80377c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80377c6:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 80377c8:	2b00      	cmp	r3, #0
 80377ca:	d10f      	bne.n	80377ec <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80377cc:	f3ef 8310 	mrs	r3, PRIMASK
 80377d0:	617b      	str	r3, [r7, #20]
  return(result);
 80377d2:	697b      	ldr	r3, [r7, #20]
 80377d4:	2b00      	cmp	r3, #0
 80377d6:	d105      	bne.n	80377e4 <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80377d8:	f3ef 8311 	mrs	r3, BASEPRI
 80377dc:	613b      	str	r3, [r7, #16]
  return(result);
 80377de:	693b      	ldr	r3, [r7, #16]
 80377e0:	2b00      	cmp	r3, #0
 80377e2:	d024      	beq.n	803782e <osThreadFlagsSet+0x96>
 80377e4:	4b1b      	ldr	r3, [pc, #108]	; (8037854 <osThreadFlagsSet+0xbc>)
 80377e6:	681b      	ldr	r3, [r3, #0]
 80377e8:	2b02      	cmp	r3, #2
 80377ea:	d120      	bne.n	803782e <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 80377ec:	2300      	movs	r3, #0
 80377ee:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80377f0:	f107 0308 	add.w	r3, r7, #8
 80377f4:	9300      	str	r3, [sp, #0]
 80377f6:	2300      	movs	r3, #0
 80377f8:	2201      	movs	r2, #1
 80377fa:	6839      	ldr	r1, [r7, #0]
 80377fc:	69f8      	ldr	r0, [r7, #28]
 80377fe:	f003 f987 	bl	803ab10 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8037802:	f107 020c 	add.w	r2, r7, #12
 8037806:	2300      	movs	r3, #0
 8037808:	9300      	str	r3, [sp, #0]
 803780a:	4613      	mov	r3, r2
 803780c:	2200      	movs	r2, #0
 803780e:	2100      	movs	r1, #0
 8037810:	69f8      	ldr	r0, [r7, #28]
 8037812:	f003 f97d 	bl	803ab10 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8037816:	68bb      	ldr	r3, [r7, #8]
 8037818:	2b00      	cmp	r3, #0
 803781a:	d015      	beq.n	8037848 <osThreadFlagsSet+0xb0>
 803781c:	4b0e      	ldr	r3, [pc, #56]	; (8037858 <osThreadFlagsSet+0xc0>)
 803781e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8037822:	601a      	str	r2, [r3, #0]
 8037824:	f3bf 8f4f 	dsb	sy
 8037828:	f3bf 8f6f 	isb	sy
 803782c:	e00c      	b.n	8037848 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 803782e:	2300      	movs	r3, #0
 8037830:	2201      	movs	r2, #1
 8037832:	6839      	ldr	r1, [r7, #0]
 8037834:	69f8      	ldr	r0, [r7, #28]
 8037836:	f003 f8b7 	bl	803a9a8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 803783a:	f107 030c 	add.w	r3, r7, #12
 803783e:	2200      	movs	r2, #0
 8037840:	2100      	movs	r1, #0
 8037842:	69f8      	ldr	r0, [r7, #28]
 8037844:	f003 f8b0 	bl	803a9a8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8037848:	68fb      	ldr	r3, [r7, #12]
}
 803784a:	4618      	mov	r0, r3
 803784c:	3720      	adds	r7, #32
 803784e:	46bd      	mov	sp, r7
 8037850:	bd80      	pop	{r7, pc}
 8037852:	bf00      	nop
 8037854:	20000f34 	.word	0x20000f34
 8037858:	e000ed04 	.word	0xe000ed04

0803785c <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 803785c:	b580      	push	{r7, lr}
 803785e:	b088      	sub	sp, #32
 8037860:	af00      	add	r7, sp, #0
 8037862:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037864:	f3ef 8305 	mrs	r3, IPSR
 8037868:	617b      	str	r3, [r7, #20]
  return(result);
 803786a:	697b      	ldr	r3, [r7, #20]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 803786c:	2b00      	cmp	r3, #0
 803786e:	d10f      	bne.n	8037890 <osThreadFlagsClear+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037870:	f3ef 8310 	mrs	r3, PRIMASK
 8037874:	613b      	str	r3, [r7, #16]
  return(result);
 8037876:	693b      	ldr	r3, [r7, #16]
 8037878:	2b00      	cmp	r3, #0
 803787a:	d105      	bne.n	8037888 <osThreadFlagsClear+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803787c:	f3ef 8311 	mrs	r3, BASEPRI
 8037880:	60fb      	str	r3, [r7, #12]
  return(result);
 8037882:	68fb      	ldr	r3, [r7, #12]
 8037884:	2b00      	cmp	r3, #0
 8037886:	d007      	beq.n	8037898 <osThreadFlagsClear+0x3c>
 8037888:	4b1b      	ldr	r3, [pc, #108]	; (80378f8 <osThreadFlagsClear+0x9c>)
 803788a:	681b      	ldr	r3, [r3, #0]
 803788c:	2b02      	cmp	r3, #2
 803788e:	d103      	bne.n	8037898 <osThreadFlagsClear+0x3c>
    rflags = (uint32_t)osErrorISR;
 8037890:	f06f 0305 	mvn.w	r3, #5
 8037894:	61fb      	str	r3, [r7, #28]
 8037896:	e02a      	b.n	80378ee <osThreadFlagsClear+0x92>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8037898:	687b      	ldr	r3, [r7, #4]
 803789a:	2b00      	cmp	r3, #0
 803789c:	da03      	bge.n	80378a6 <osThreadFlagsClear+0x4a>
    rflags = (uint32_t)osErrorParameter;
 803789e:	f06f 0303 	mvn.w	r3, #3
 80378a2:	61fb      	str	r3, [r7, #28]
 80378a4:	e023      	b.n	80378ee <osThreadFlagsClear+0x92>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 80378a6:	f002 fe77 	bl	803a598 <xTaskGetCurrentTaskHandle>
 80378aa:	61b8      	str	r0, [r7, #24]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 80378ac:	f107 0308 	add.w	r3, r7, #8
 80378b0:	2200      	movs	r2, #0
 80378b2:	2100      	movs	r1, #0
 80378b4:	69b8      	ldr	r0, [r7, #24]
 80378b6:	f003 f877 	bl	803a9a8 <xTaskGenericNotify>
 80378ba:	4603      	mov	r3, r0
 80378bc:	2b01      	cmp	r3, #1
 80378be:	d113      	bne.n	80378e8 <osThreadFlagsClear+0x8c>
      rflags = cflags;
 80378c0:	68bb      	ldr	r3, [r7, #8]
 80378c2:	61fb      	str	r3, [r7, #28]
      cflags &= ~flags;
 80378c4:	687b      	ldr	r3, [r7, #4]
 80378c6:	43da      	mvns	r2, r3
 80378c8:	68bb      	ldr	r3, [r7, #8]
 80378ca:	4013      	ands	r3, r2
 80378cc:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 80378ce:	68b9      	ldr	r1, [r7, #8]
 80378d0:	2300      	movs	r3, #0
 80378d2:	2203      	movs	r2, #3
 80378d4:	69b8      	ldr	r0, [r7, #24]
 80378d6:	f003 f867 	bl	803a9a8 <xTaskGenericNotify>
 80378da:	4603      	mov	r3, r0
 80378dc:	2b01      	cmp	r3, #1
 80378de:	d006      	beq.n	80378ee <osThreadFlagsClear+0x92>
        rflags = (uint32_t)osError;
 80378e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80378e4:	61fb      	str	r3, [r7, #28]
 80378e6:	e002      	b.n	80378ee <osThreadFlagsClear+0x92>
      }
    }
    else {
      rflags = (uint32_t)osError;
 80378e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80378ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 80378ee:	69fb      	ldr	r3, [r7, #28]
}
 80378f0:	4618      	mov	r0, r3
 80378f2:	3720      	adds	r7, #32
 80378f4:	46bd      	mov	sp, r7
 80378f6:	bd80      	pop	{r7, pc}
 80378f8:	20000f34 	.word	0x20000f34

080378fc <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80378fc:	b580      	push	{r7, lr}
 80378fe:	b08e      	sub	sp, #56	; 0x38
 8037900:	af00      	add	r7, sp, #0
 8037902:	60f8      	str	r0, [r7, #12]
 8037904:	60b9      	str	r1, [r7, #8]
 8037906:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037908:	f3ef 8305 	mrs	r3, IPSR
 803790c:	61fb      	str	r3, [r7, #28]
  return(result);
 803790e:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8037910:	2b00      	cmp	r3, #0
 8037912:	d10f      	bne.n	8037934 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037914:	f3ef 8310 	mrs	r3, PRIMASK
 8037918:	61bb      	str	r3, [r7, #24]
  return(result);
 803791a:	69bb      	ldr	r3, [r7, #24]
 803791c:	2b00      	cmp	r3, #0
 803791e:	d105      	bne.n	803792c <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037920:	f3ef 8311 	mrs	r3, BASEPRI
 8037924:	617b      	str	r3, [r7, #20]
  return(result);
 8037926:	697b      	ldr	r3, [r7, #20]
 8037928:	2b00      	cmp	r3, #0
 803792a:	d007      	beq.n	803793c <osThreadFlagsWait+0x40>
 803792c:	4b3c      	ldr	r3, [pc, #240]	; (8037a20 <osThreadFlagsWait+0x124>)
 803792e:	681b      	ldr	r3, [r3, #0]
 8037930:	2b02      	cmp	r3, #2
 8037932:	d103      	bne.n	803793c <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 8037934:	f06f 0305 	mvn.w	r3, #5
 8037938:	637b      	str	r3, [r7, #52]	; 0x34
 803793a:	e06b      	b.n	8037a14 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 803793c:	68fb      	ldr	r3, [r7, #12]
 803793e:	2b00      	cmp	r3, #0
 8037940:	da03      	bge.n	803794a <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 8037942:	f06f 0303 	mvn.w	r3, #3
 8037946:	637b      	str	r3, [r7, #52]	; 0x34
 8037948:	e064      	b.n	8037a14 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 803794a:	68bb      	ldr	r3, [r7, #8]
 803794c:	f003 0302 	and.w	r3, r3, #2
 8037950:	2b00      	cmp	r3, #0
 8037952:	d002      	beq.n	803795a <osThreadFlagsWait+0x5e>
      clear = 0U;
 8037954:	2300      	movs	r3, #0
 8037956:	633b      	str	r3, [r7, #48]	; 0x30
 8037958:	e001      	b.n	803795e <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 803795a:	68fb      	ldr	r3, [r7, #12]
 803795c:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 803795e:	2300      	movs	r3, #0
 8037960:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 8037962:	687b      	ldr	r3, [r7, #4]
 8037964:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 8037966:	f002 fa33 	bl	8039dd0 <xTaskGetTickCount>
 803796a:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 803796c:	f107 0210 	add.w	r2, r7, #16
 8037970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037972:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8037974:	2000      	movs	r0, #0
 8037976:	f002 ffbd 	bl	803a8f4 <xTaskNotifyWait>
 803797a:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 803797c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803797e:	2b01      	cmp	r3, #1
 8037980:	d137      	bne.n	80379f2 <osThreadFlagsWait+0xf6>
        rflags &= flags;
 8037982:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8037984:	68fb      	ldr	r3, [r7, #12]
 8037986:	4013      	ands	r3, r2
 8037988:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 803798a:	693b      	ldr	r3, [r7, #16]
 803798c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 803798e:	4313      	orrs	r3, r2
 8037990:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8037992:	68bb      	ldr	r3, [r7, #8]
 8037994:	f003 0301 	and.w	r3, r3, #1
 8037998:	2b00      	cmp	r3, #0
 803799a:	d00c      	beq.n	80379b6 <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 803799c:	68fa      	ldr	r2, [r7, #12]
 803799e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80379a0:	4013      	ands	r3, r2
 80379a2:	68fa      	ldr	r2, [r7, #12]
 80379a4:	429a      	cmp	r2, r3
 80379a6:	d032      	beq.n	8037a0e <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 80379a8:	687b      	ldr	r3, [r7, #4]
 80379aa:	2b00      	cmp	r3, #0
 80379ac:	d10f      	bne.n	80379ce <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 80379ae:	f06f 0302 	mvn.w	r3, #2
 80379b2:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 80379b4:	e02e      	b.n	8037a14 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80379b6:	68fa      	ldr	r2, [r7, #12]
 80379b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80379ba:	4013      	ands	r3, r2
 80379bc:	2b00      	cmp	r3, #0
 80379be:	d128      	bne.n	8037a12 <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 80379c0:	687b      	ldr	r3, [r7, #4]
 80379c2:	2b00      	cmp	r3, #0
 80379c4:	d103      	bne.n	80379ce <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 80379c6:	f06f 0302 	mvn.w	r3, #2
 80379ca:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 80379cc:	e022      	b.n	8037a14 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80379ce:	f002 f9ff 	bl	8039dd0 <xTaskGetTickCount>
 80379d2:	4602      	mov	r2, r0
 80379d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80379d6:	1ad3      	subs	r3, r2, r3
 80379d8:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 80379da:	6a3a      	ldr	r2, [r7, #32]
 80379dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80379de:	429a      	cmp	r2, r3
 80379e0:	d902      	bls.n	80379e8 <osThreadFlagsWait+0xec>
          tout  = 0;
 80379e2:	2300      	movs	r3, #0
 80379e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80379e6:	e00e      	b.n	8037a06 <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 80379e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80379ea:	6a3b      	ldr	r3, [r7, #32]
 80379ec:	1ad3      	subs	r3, r2, r3
 80379ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80379f0:	e009      	b.n	8037a06 <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 80379f2:	687b      	ldr	r3, [r7, #4]
 80379f4:	2b00      	cmp	r3, #0
 80379f6:	d103      	bne.n	8037a00 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 80379f8:	f06f 0302 	mvn.w	r3, #2
 80379fc:	637b      	str	r3, [r7, #52]	; 0x34
 80379fe:	e002      	b.n	8037a06 <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8037a00:	f06f 0301 	mvn.w	r3, #1
 8037a04:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 8037a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037a08:	2b00      	cmp	r3, #0
 8037a0a:	d1af      	bne.n	803796c <osThreadFlagsWait+0x70>
 8037a0c:	e002      	b.n	8037a14 <osThreadFlagsWait+0x118>
            break;
 8037a0e:	bf00      	nop
 8037a10:	e000      	b.n	8037a14 <osThreadFlagsWait+0x118>
            break;
 8037a12:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8037a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8037a16:	4618      	mov	r0, r3
 8037a18:	3738      	adds	r7, #56	; 0x38
 8037a1a:	46bd      	mov	sp, r7
 8037a1c:	bd80      	pop	{r7, pc}
 8037a1e:	bf00      	nop
 8037a20:	20000f34 	.word	0x20000f34

08037a24 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 8037a24:	b580      	push	{r7, lr}
 8037a26:	b086      	sub	sp, #24
 8037a28:	af00      	add	r7, sp, #0
 8037a2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037a2c:	f3ef 8305 	mrs	r3, IPSR
 8037a30:	613b      	str	r3, [r7, #16]
  return(result);
 8037a32:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8037a34:	2b00      	cmp	r3, #0
 8037a36:	d10f      	bne.n	8037a58 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037a38:	f3ef 8310 	mrs	r3, PRIMASK
 8037a3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8037a3e:	68fb      	ldr	r3, [r7, #12]
 8037a40:	2b00      	cmp	r3, #0
 8037a42:	d105      	bne.n	8037a50 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037a44:	f3ef 8311 	mrs	r3, BASEPRI
 8037a48:	60bb      	str	r3, [r7, #8]
  return(result);
 8037a4a:	68bb      	ldr	r3, [r7, #8]
 8037a4c:	2b00      	cmp	r3, #0
 8037a4e:	d007      	beq.n	8037a60 <osDelay+0x3c>
 8037a50:	4b0a      	ldr	r3, [pc, #40]	; (8037a7c <osDelay+0x58>)
 8037a52:	681b      	ldr	r3, [r3, #0]
 8037a54:	2b02      	cmp	r3, #2
 8037a56:	d103      	bne.n	8037a60 <osDelay+0x3c>
    stat = osErrorISR;
 8037a58:	f06f 0305 	mvn.w	r3, #5
 8037a5c:	617b      	str	r3, [r7, #20]
 8037a5e:	e007      	b.n	8037a70 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8037a60:	2300      	movs	r3, #0
 8037a62:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8037a64:	687b      	ldr	r3, [r7, #4]
 8037a66:	2b00      	cmp	r3, #0
 8037a68:	d002      	beq.n	8037a70 <osDelay+0x4c>
      vTaskDelay(ticks);
 8037a6a:	6878      	ldr	r0, [r7, #4]
 8037a6c:	f002 f86e 	bl	8039b4c <vTaskDelay>
    }
  }

  return (stat);
 8037a70:	697b      	ldr	r3, [r7, #20]
}
 8037a72:	4618      	mov	r0, r3
 8037a74:	3718      	adds	r7, #24
 8037a76:	46bd      	mov	sp, r7
 8037a78:	bd80      	pop	{r7, pc}
 8037a7a:	bf00      	nop
 8037a7c:	20000f34 	.word	0x20000f34

08037a80 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8037a80:	b580      	push	{r7, lr}
 8037a82:	b088      	sub	sp, #32
 8037a84:	af00      	add	r7, sp, #0
 8037a86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037a88:	f3ef 8305 	mrs	r3, IPSR
 8037a8c:	617b      	str	r3, [r7, #20]
  return(result);
 8037a8e:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8037a90:	2b00      	cmp	r3, #0
 8037a92:	d10f      	bne.n	8037ab4 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037a94:	f3ef 8310 	mrs	r3, PRIMASK
 8037a98:	613b      	str	r3, [r7, #16]
  return(result);
 8037a9a:	693b      	ldr	r3, [r7, #16]
 8037a9c:	2b00      	cmp	r3, #0
 8037a9e:	d105      	bne.n	8037aac <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037aa0:	f3ef 8311 	mrs	r3, BASEPRI
 8037aa4:	60fb      	str	r3, [r7, #12]
  return(result);
 8037aa6:	68fb      	ldr	r3, [r7, #12]
 8037aa8:	2b00      	cmp	r3, #0
 8037aaa:	d007      	beq.n	8037abc <osDelayUntil+0x3c>
 8037aac:	4b13      	ldr	r3, [pc, #76]	; (8037afc <osDelayUntil+0x7c>)
 8037aae:	681b      	ldr	r3, [r3, #0]
 8037ab0:	2b02      	cmp	r3, #2
 8037ab2:	d103      	bne.n	8037abc <osDelayUntil+0x3c>
    stat = osErrorISR;
 8037ab4:	f06f 0305 	mvn.w	r3, #5
 8037ab8:	61fb      	str	r3, [r7, #28]
 8037aba:	e019      	b.n	8037af0 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8037abc:	2300      	movs	r3, #0
 8037abe:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8037ac0:	f002 f986 	bl	8039dd0 <xTaskGetTickCount>
 8037ac4:	4603      	mov	r3, r0
 8037ac6:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8037ac8:	68bb      	ldr	r3, [r7, #8]
 8037aca:	687a      	ldr	r2, [r7, #4]
 8037acc:	1ad3      	subs	r3, r2, r3
 8037ace:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8037ad0:	69bb      	ldr	r3, [r7, #24]
 8037ad2:	2b00      	cmp	r3, #0
 8037ad4:	d009      	beq.n	8037aea <osDelayUntil+0x6a>
 8037ad6:	69bb      	ldr	r3, [r7, #24]
 8037ad8:	2b00      	cmp	r3, #0
 8037ada:	db06      	blt.n	8037aea <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8037adc:	f107 0308 	add.w	r3, r7, #8
 8037ae0:	69b9      	ldr	r1, [r7, #24]
 8037ae2:	4618      	mov	r0, r3
 8037ae4:	f001 ffb8 	bl	8039a58 <vTaskDelayUntil>
 8037ae8:	e002      	b.n	8037af0 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8037aea:	f06f 0303 	mvn.w	r3, #3
 8037aee:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8037af0:	69fb      	ldr	r3, [r7, #28]
}
 8037af2:	4618      	mov	r0, r3
 8037af4:	3720      	adds	r7, #32
 8037af6:	46bd      	mov	sp, r7
 8037af8:	bd80      	pop	{r7, pc}
 8037afa:	bf00      	nop
 8037afc:	20000f34 	.word	0x20000f34

08037b00 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8037b00:	b580      	push	{r7, lr}
 8037b02:	b088      	sub	sp, #32
 8037b04:	af00      	add	r7, sp, #0
 8037b06:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8037b08:	2300      	movs	r3, #0
 8037b0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037b0c:	f3ef 8305 	mrs	r3, IPSR
 8037b10:	617b      	str	r3, [r7, #20]
  return(result);
 8037b12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8037b14:	2b00      	cmp	r3, #0
 8037b16:	d13d      	bne.n	8037b94 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037b18:	f3ef 8310 	mrs	r3, PRIMASK
 8037b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8037b1e:	693b      	ldr	r3, [r7, #16]
 8037b20:	2b00      	cmp	r3, #0
 8037b22:	d105      	bne.n	8037b30 <osEventFlagsNew+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037b24:	f3ef 8311 	mrs	r3, BASEPRI
 8037b28:	60fb      	str	r3, [r7, #12]
  return(result);
 8037b2a:	68fb      	ldr	r3, [r7, #12]
 8037b2c:	2b00      	cmp	r3, #0
 8037b2e:	d003      	beq.n	8037b38 <osEventFlagsNew+0x38>
 8037b30:	4b1b      	ldr	r3, [pc, #108]	; (8037ba0 <osEventFlagsNew+0xa0>)
 8037b32:	681b      	ldr	r3, [r3, #0]
 8037b34:	2b02      	cmp	r3, #2
 8037b36:	d02d      	beq.n	8037b94 <osEventFlagsNew+0x94>
    mem = -1;
 8037b38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037b3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8037b3e:	687b      	ldr	r3, [r7, #4]
 8037b40:	2b00      	cmp	r3, #0
 8037b42:	d015      	beq.n	8037b70 <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8037b44:	687b      	ldr	r3, [r7, #4]
 8037b46:	689b      	ldr	r3, [r3, #8]
 8037b48:	2b00      	cmp	r3, #0
 8037b4a:	d006      	beq.n	8037b5a <osEventFlagsNew+0x5a>
 8037b4c:	687b      	ldr	r3, [r7, #4]
 8037b4e:	68db      	ldr	r3, [r3, #12]
 8037b50:	2b1f      	cmp	r3, #31
 8037b52:	d902      	bls.n	8037b5a <osEventFlagsNew+0x5a>
        mem = 1;
 8037b54:	2301      	movs	r3, #1
 8037b56:	61bb      	str	r3, [r7, #24]
 8037b58:	e00c      	b.n	8037b74 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037b5a:	687b      	ldr	r3, [r7, #4]
 8037b5c:	689b      	ldr	r3, [r3, #8]
 8037b5e:	2b00      	cmp	r3, #0
 8037b60:	d108      	bne.n	8037b74 <osEventFlagsNew+0x74>
 8037b62:	687b      	ldr	r3, [r7, #4]
 8037b64:	68db      	ldr	r3, [r3, #12]
 8037b66:	2b00      	cmp	r3, #0
 8037b68:	d104      	bne.n	8037b74 <osEventFlagsNew+0x74>
          mem = 0;
 8037b6a:	2300      	movs	r3, #0
 8037b6c:	61bb      	str	r3, [r7, #24]
 8037b6e:	e001      	b.n	8037b74 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8037b70:	2300      	movs	r3, #0
 8037b72:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8037b74:	69bb      	ldr	r3, [r7, #24]
 8037b76:	2b01      	cmp	r3, #1
 8037b78:	d106      	bne.n	8037b88 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8037b7a:	687b      	ldr	r3, [r7, #4]
 8037b7c:	689b      	ldr	r3, [r3, #8]
 8037b7e:	4618      	mov	r0, r3
 8037b80:	f000 fbc6 	bl	8038310 <xEventGroupCreateStatic>
 8037b84:	61f8      	str	r0, [r7, #28]
 8037b86:	e005      	b.n	8037b94 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8037b88:	69bb      	ldr	r3, [r7, #24]
 8037b8a:	2b00      	cmp	r3, #0
 8037b8c:	d102      	bne.n	8037b94 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8037b8e:	f000 fbf4 	bl	803837a <xEventGroupCreate>
 8037b92:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8037b94:	69fb      	ldr	r3, [r7, #28]
}
 8037b96:	4618      	mov	r0, r3
 8037b98:	3720      	adds	r7, #32
 8037b9a:	46bd      	mov	sp, r7
 8037b9c:	bd80      	pop	{r7, pc}
 8037b9e:	bf00      	nop
 8037ba0:	20000f34 	.word	0x20000f34

08037ba4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8037ba4:	b580      	push	{r7, lr}
 8037ba6:	b088      	sub	sp, #32
 8037ba8:	af00      	add	r7, sp, #0
 8037baa:	6078      	str	r0, [r7, #4]
 8037bac:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037bae:	687b      	ldr	r3, [r7, #4]
 8037bb0:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037bb2:	69bb      	ldr	r3, [r7, #24]
 8037bb4:	2b00      	cmp	r3, #0
 8037bb6:	d004      	beq.n	8037bc2 <osEventFlagsSet+0x1e>
 8037bb8:	683b      	ldr	r3, [r7, #0]
 8037bba:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037bbe:	2b00      	cmp	r3, #0
 8037bc0:	d003      	beq.n	8037bca <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8037bc2:	f06f 0303 	mvn.w	r3, #3
 8037bc6:	61fb      	str	r3, [r7, #28]
 8037bc8:	e03a      	b.n	8037c40 <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037bca:	f3ef 8305 	mrs	r3, IPSR
 8037bce:	617b      	str	r3, [r7, #20]
  return(result);
 8037bd0:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8037bd2:	2b00      	cmp	r3, #0
 8037bd4:	d10f      	bne.n	8037bf6 <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037bd6:	f3ef 8310 	mrs	r3, PRIMASK
 8037bda:	613b      	str	r3, [r7, #16]
  return(result);
 8037bdc:	693b      	ldr	r3, [r7, #16]
 8037bde:	2b00      	cmp	r3, #0
 8037be0:	d105      	bne.n	8037bee <osEventFlagsSet+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037be2:	f3ef 8311 	mrs	r3, BASEPRI
 8037be6:	60fb      	str	r3, [r7, #12]
  return(result);
 8037be8:	68fb      	ldr	r3, [r7, #12]
 8037bea:	2b00      	cmp	r3, #0
 8037bec:	d021      	beq.n	8037c32 <osEventFlagsSet+0x8e>
 8037bee:	4b17      	ldr	r3, [pc, #92]	; (8037c4c <osEventFlagsSet+0xa8>)
 8037bf0:	681b      	ldr	r3, [r3, #0]
 8037bf2:	2b02      	cmp	r3, #2
 8037bf4:	d11d      	bne.n	8037c32 <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 8037bf6:	2300      	movs	r3, #0
 8037bf8:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037bfa:	f107 0308 	add.w	r3, r7, #8
 8037bfe:	461a      	mov	r2, r3
 8037c00:	6839      	ldr	r1, [r7, #0]
 8037c02:	69b8      	ldr	r0, [r7, #24]
 8037c04:	f000 fd56 	bl	80386b4 <xEventGroupSetBitsFromISR>
 8037c08:	4603      	mov	r3, r0
 8037c0a:	2b00      	cmp	r3, #0
 8037c0c:	d103      	bne.n	8037c16 <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8037c0e:	f06f 0302 	mvn.w	r3, #2
 8037c12:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037c14:	e013      	b.n	8037c3e <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 8037c16:	683b      	ldr	r3, [r7, #0]
 8037c18:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8037c1a:	68bb      	ldr	r3, [r7, #8]
 8037c1c:	2b00      	cmp	r3, #0
 8037c1e:	d00e      	beq.n	8037c3e <osEventFlagsSet+0x9a>
 8037c20:	4b0b      	ldr	r3, [pc, #44]	; (8037c50 <osEventFlagsSet+0xac>)
 8037c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8037c26:	601a      	str	r2, [r3, #0]
 8037c28:	f3bf 8f4f 	dsb	sy
 8037c2c:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037c30:	e005      	b.n	8037c3e <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8037c32:	6839      	ldr	r1, [r7, #0]
 8037c34:	69b8      	ldr	r0, [r7, #24]
 8037c36:	f000 fc85 	bl	8038544 <xEventGroupSetBits>
 8037c3a:	61f8      	str	r0, [r7, #28]
 8037c3c:	e000      	b.n	8037c40 <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8037c3e:	bf00      	nop
  }

  return (rflags);
 8037c40:	69fb      	ldr	r3, [r7, #28]
}
 8037c42:	4618      	mov	r0, r3
 8037c44:	3720      	adds	r7, #32
 8037c46:	46bd      	mov	sp, r7
 8037c48:	bd80      	pop	{r7, pc}
 8037c4a:	bf00      	nop
 8037c4c:	20000f34 	.word	0x20000f34
 8037c50:	e000ed04 	.word	0xe000ed04

08037c54 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8037c54:	b580      	push	{r7, lr}
 8037c56:	b08e      	sub	sp, #56	; 0x38
 8037c58:	af02      	add	r7, sp, #8
 8037c5a:	60f8      	str	r0, [r7, #12]
 8037c5c:	60b9      	str	r1, [r7, #8]
 8037c5e:	607a      	str	r2, [r7, #4]
 8037c60:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8037c62:	68fb      	ldr	r3, [r7, #12]
 8037c64:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8037c66:	6a3b      	ldr	r3, [r7, #32]
 8037c68:	2b00      	cmp	r3, #0
 8037c6a:	d004      	beq.n	8037c76 <osEventFlagsWait+0x22>
 8037c6c:	68bb      	ldr	r3, [r7, #8]
 8037c6e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8037c72:	2b00      	cmp	r3, #0
 8037c74:	d003      	beq.n	8037c7e <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8037c76:	f06f 0303 	mvn.w	r3, #3
 8037c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8037c7c:	e059      	b.n	8037d32 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037c7e:	f3ef 8305 	mrs	r3, IPSR
 8037c82:	61fb      	str	r3, [r7, #28]
  return(result);
 8037c84:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 8037c86:	2b00      	cmp	r3, #0
 8037c88:	d10f      	bne.n	8037caa <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037c8a:	f3ef 8310 	mrs	r3, PRIMASK
 8037c8e:	61bb      	str	r3, [r7, #24]
  return(result);
 8037c90:	69bb      	ldr	r3, [r7, #24]
 8037c92:	2b00      	cmp	r3, #0
 8037c94:	d105      	bne.n	8037ca2 <osEventFlagsWait+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037c96:	f3ef 8311 	mrs	r3, BASEPRI
 8037c9a:	617b      	str	r3, [r7, #20]
  return(result);
 8037c9c:	697b      	ldr	r3, [r7, #20]
 8037c9e:	2b00      	cmp	r3, #0
 8037ca0:	d007      	beq.n	8037cb2 <osEventFlagsWait+0x5e>
 8037ca2:	4b26      	ldr	r3, [pc, #152]	; (8037d3c <osEventFlagsWait+0xe8>)
 8037ca4:	681b      	ldr	r3, [r3, #0]
 8037ca6:	2b02      	cmp	r3, #2
 8037ca8:	d103      	bne.n	8037cb2 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 8037caa:	f06f 0305 	mvn.w	r3, #5
 8037cae:	627b      	str	r3, [r7, #36]	; 0x24
 8037cb0:	e03f      	b.n	8037d32 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8037cb2:	687b      	ldr	r3, [r7, #4]
 8037cb4:	f003 0301 	and.w	r3, r3, #1
 8037cb8:	2b00      	cmp	r3, #0
 8037cba:	d002      	beq.n	8037cc2 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8037cbc:	2301      	movs	r3, #1
 8037cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8037cc0:	e001      	b.n	8037cc6 <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8037cc2:	2300      	movs	r3, #0
 8037cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 8037cc6:	687b      	ldr	r3, [r7, #4]
 8037cc8:	f003 0302 	and.w	r3, r3, #2
 8037ccc:	2b00      	cmp	r3, #0
 8037cce:	d002      	beq.n	8037cd6 <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8037cd0:	2300      	movs	r3, #0
 8037cd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8037cd4:	e001      	b.n	8037cda <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 8037cd6:	2301      	movs	r3, #1
 8037cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8037cda:	683b      	ldr	r3, [r7, #0]
 8037cdc:	9300      	str	r3, [sp, #0]
 8037cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8037ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8037ce2:	68b9      	ldr	r1, [r7, #8]
 8037ce4:	6a38      	ldr	r0, [r7, #32]
 8037ce6:	f000 fb63 	bl	80383b0 <xEventGroupWaitBits>
 8037cea:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 8037cec:	687b      	ldr	r3, [r7, #4]
 8037cee:	f003 0301 	and.w	r3, r3, #1
 8037cf2:	2b00      	cmp	r3, #0
 8037cf4:	d00e      	beq.n	8037d14 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 8037cf6:	68ba      	ldr	r2, [r7, #8]
 8037cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037cfa:	429a      	cmp	r2, r3
 8037cfc:	d019      	beq.n	8037d32 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037cfe:	683b      	ldr	r3, [r7, #0]
 8037d00:	2b00      	cmp	r3, #0
 8037d02:	d003      	beq.n	8037d0c <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 8037d04:	f06f 0301 	mvn.w	r3, #1
 8037d08:	627b      	str	r3, [r7, #36]	; 0x24
 8037d0a:	e012      	b.n	8037d32 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037d0c:	f06f 0302 	mvn.w	r3, #2
 8037d10:	627b      	str	r3, [r7, #36]	; 0x24
 8037d12:	e00e      	b.n	8037d32 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8037d14:	68ba      	ldr	r2, [r7, #8]
 8037d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037d18:	4013      	ands	r3, r2
 8037d1a:	2b00      	cmp	r3, #0
 8037d1c:	d109      	bne.n	8037d32 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8037d1e:	683b      	ldr	r3, [r7, #0]
 8037d20:	2b00      	cmp	r3, #0
 8037d22:	d003      	beq.n	8037d2c <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 8037d24:	f06f 0301 	mvn.w	r3, #1
 8037d28:	627b      	str	r3, [r7, #36]	; 0x24
 8037d2a:	e002      	b.n	8037d32 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8037d2c:	f06f 0302 	mvn.w	r3, #2
 8037d30:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 8037d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037d34:	4618      	mov	r0, r3
 8037d36:	3730      	adds	r7, #48	; 0x30
 8037d38:	46bd      	mov	sp, r7
 8037d3a:	bd80      	pop	{r7, pc}
 8037d3c:	20000f34 	.word	0x20000f34

08037d40 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8037d40:	b580      	push	{r7, lr}
 8037d42:	b08a      	sub	sp, #40	; 0x28
 8037d44:	af00      	add	r7, sp, #0
 8037d46:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8037d48:	2300      	movs	r3, #0
 8037d4a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037d4c:	f3ef 8305 	mrs	r3, IPSR
 8037d50:	613b      	str	r3, [r7, #16]
  return(result);
 8037d52:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8037d54:	2b00      	cmp	r3, #0
 8037d56:	f040 8085 	bne.w	8037e64 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8037d5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8037d60:	68fb      	ldr	r3, [r7, #12]
 8037d62:	2b00      	cmp	r3, #0
 8037d64:	d105      	bne.n	8037d72 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037d66:	f3ef 8311 	mrs	r3, BASEPRI
 8037d6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8037d6c:	68bb      	ldr	r3, [r7, #8]
 8037d6e:	2b00      	cmp	r3, #0
 8037d70:	d003      	beq.n	8037d7a <osMutexNew+0x3a>
 8037d72:	4b3f      	ldr	r3, [pc, #252]	; (8037e70 <osMutexNew+0x130>)
 8037d74:	681b      	ldr	r3, [r3, #0]
 8037d76:	2b02      	cmp	r3, #2
 8037d78:	d074      	beq.n	8037e64 <osMutexNew+0x124>
    if (attr != NULL) {
 8037d7a:	687b      	ldr	r3, [r7, #4]
 8037d7c:	2b00      	cmp	r3, #0
 8037d7e:	d003      	beq.n	8037d88 <osMutexNew+0x48>
      type = attr->attr_bits;
 8037d80:	687b      	ldr	r3, [r7, #4]
 8037d82:	685b      	ldr	r3, [r3, #4]
 8037d84:	623b      	str	r3, [r7, #32]
 8037d86:	e001      	b.n	8037d8c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8037d88:	2300      	movs	r3, #0
 8037d8a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8037d8c:	6a3b      	ldr	r3, [r7, #32]
 8037d8e:	f003 0301 	and.w	r3, r3, #1
 8037d92:	2b00      	cmp	r3, #0
 8037d94:	d002      	beq.n	8037d9c <osMutexNew+0x5c>
      rmtx = 1U;
 8037d96:	2301      	movs	r3, #1
 8037d98:	61fb      	str	r3, [r7, #28]
 8037d9a:	e001      	b.n	8037da0 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8037d9c:	2300      	movs	r3, #0
 8037d9e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8037da0:	6a3b      	ldr	r3, [r7, #32]
 8037da2:	f003 0308 	and.w	r3, r3, #8
 8037da6:	2b00      	cmp	r3, #0
 8037da8:	d15c      	bne.n	8037e64 <osMutexNew+0x124>
      mem = -1;
 8037daa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8037dae:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8037db0:	687b      	ldr	r3, [r7, #4]
 8037db2:	2b00      	cmp	r3, #0
 8037db4:	d015      	beq.n	8037de2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8037db6:	687b      	ldr	r3, [r7, #4]
 8037db8:	689b      	ldr	r3, [r3, #8]
 8037dba:	2b00      	cmp	r3, #0
 8037dbc:	d006      	beq.n	8037dcc <osMutexNew+0x8c>
 8037dbe:	687b      	ldr	r3, [r7, #4]
 8037dc0:	68db      	ldr	r3, [r3, #12]
 8037dc2:	2b4f      	cmp	r3, #79	; 0x4f
 8037dc4:	d902      	bls.n	8037dcc <osMutexNew+0x8c>
          mem = 1;
 8037dc6:	2301      	movs	r3, #1
 8037dc8:	61bb      	str	r3, [r7, #24]
 8037dca:	e00c      	b.n	8037de6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8037dcc:	687b      	ldr	r3, [r7, #4]
 8037dce:	689b      	ldr	r3, [r3, #8]
 8037dd0:	2b00      	cmp	r3, #0
 8037dd2:	d108      	bne.n	8037de6 <osMutexNew+0xa6>
 8037dd4:	687b      	ldr	r3, [r7, #4]
 8037dd6:	68db      	ldr	r3, [r3, #12]
 8037dd8:	2b00      	cmp	r3, #0
 8037dda:	d104      	bne.n	8037de6 <osMutexNew+0xa6>
            mem = 0;
 8037ddc:	2300      	movs	r3, #0
 8037dde:	61bb      	str	r3, [r7, #24]
 8037de0:	e001      	b.n	8037de6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8037de2:	2300      	movs	r3, #0
 8037de4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8037de6:	69bb      	ldr	r3, [r7, #24]
 8037de8:	2b01      	cmp	r3, #1
 8037dea:	d112      	bne.n	8037e12 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8037dec:	69fb      	ldr	r3, [r7, #28]
 8037dee:	2b00      	cmp	r3, #0
 8037df0:	d007      	beq.n	8037e02 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8037df2:	687b      	ldr	r3, [r7, #4]
 8037df4:	689b      	ldr	r3, [r3, #8]
 8037df6:	4619      	mov	r1, r3
 8037df8:	2004      	movs	r0, #4
 8037dfa:	f000 fe92 	bl	8038b22 <xQueueCreateMutexStatic>
 8037dfe:	6278      	str	r0, [r7, #36]	; 0x24
 8037e00:	e016      	b.n	8037e30 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8037e02:	687b      	ldr	r3, [r7, #4]
 8037e04:	689b      	ldr	r3, [r3, #8]
 8037e06:	4619      	mov	r1, r3
 8037e08:	2001      	movs	r0, #1
 8037e0a:	f000 fe8a 	bl	8038b22 <xQueueCreateMutexStatic>
 8037e0e:	6278      	str	r0, [r7, #36]	; 0x24
 8037e10:	e00e      	b.n	8037e30 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8037e12:	69bb      	ldr	r3, [r7, #24]
 8037e14:	2b00      	cmp	r3, #0
 8037e16:	d10b      	bne.n	8037e30 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8037e18:	69fb      	ldr	r3, [r7, #28]
 8037e1a:	2b00      	cmp	r3, #0
 8037e1c:	d004      	beq.n	8037e28 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8037e1e:	2004      	movs	r0, #4
 8037e20:	f000 fe67 	bl	8038af2 <xQueueCreateMutex>
 8037e24:	6278      	str	r0, [r7, #36]	; 0x24
 8037e26:	e003      	b.n	8037e30 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8037e28:	2001      	movs	r0, #1
 8037e2a:	f000 fe62 	bl	8038af2 <xQueueCreateMutex>
 8037e2e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8037e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037e32:	2b00      	cmp	r3, #0
 8037e34:	d00c      	beq.n	8037e50 <osMutexNew+0x110>
        if (attr != NULL) {
 8037e36:	687b      	ldr	r3, [r7, #4]
 8037e38:	2b00      	cmp	r3, #0
 8037e3a:	d003      	beq.n	8037e44 <osMutexNew+0x104>
          name = attr->name;
 8037e3c:	687b      	ldr	r3, [r7, #4]
 8037e3e:	681b      	ldr	r3, [r3, #0]
 8037e40:	617b      	str	r3, [r7, #20]
 8037e42:	e001      	b.n	8037e48 <osMutexNew+0x108>
        } else {
          name = NULL;
 8037e44:	2300      	movs	r3, #0
 8037e46:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8037e48:	6979      	ldr	r1, [r7, #20]
 8037e4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8037e4c:	f001 fc04 	bl	8039658 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8037e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037e52:	2b00      	cmp	r3, #0
 8037e54:	d006      	beq.n	8037e64 <osMutexNew+0x124>
 8037e56:	69fb      	ldr	r3, [r7, #28]
 8037e58:	2b00      	cmp	r3, #0
 8037e5a:	d003      	beq.n	8037e64 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8037e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8037e5e:	f043 0301 	orr.w	r3, r3, #1
 8037e62:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8037e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8037e66:	4618      	mov	r0, r3
 8037e68:	3728      	adds	r7, #40	; 0x28
 8037e6a:	46bd      	mov	sp, r7
 8037e6c:	bd80      	pop	{r7, pc}
 8037e6e:	bf00      	nop
 8037e70:	20000f34 	.word	0x20000f34

08037e74 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8037e74:	b580      	push	{r7, lr}
 8037e76:	b088      	sub	sp, #32
 8037e78:	af00      	add	r7, sp, #0
 8037e7a:	6078      	str	r0, [r7, #4]
 8037e7c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037e7e:	687b      	ldr	r3, [r7, #4]
 8037e80:	f023 0301 	bic.w	r3, r3, #1
 8037e84:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037e86:	687b      	ldr	r3, [r7, #4]
 8037e88:	f003 0301 	and.w	r3, r3, #1
 8037e8c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037e8e:	2300      	movs	r3, #0
 8037e90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037e92:	f3ef 8305 	mrs	r3, IPSR
 8037e96:	613b      	str	r3, [r7, #16]
  return(result);
 8037e98:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037e9a:	2b00      	cmp	r3, #0
 8037e9c:	d10f      	bne.n	8037ebe <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037e9e:	f3ef 8310 	mrs	r3, PRIMASK
 8037ea2:	60fb      	str	r3, [r7, #12]
  return(result);
 8037ea4:	68fb      	ldr	r3, [r7, #12]
 8037ea6:	2b00      	cmp	r3, #0
 8037ea8:	d105      	bne.n	8037eb6 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037eaa:	f3ef 8311 	mrs	r3, BASEPRI
 8037eae:	60bb      	str	r3, [r7, #8]
  return(result);
 8037eb0:	68bb      	ldr	r3, [r7, #8]
 8037eb2:	2b00      	cmp	r3, #0
 8037eb4:	d007      	beq.n	8037ec6 <osMutexAcquire+0x52>
 8037eb6:	4b1d      	ldr	r3, [pc, #116]	; (8037f2c <osMutexAcquire+0xb8>)
 8037eb8:	681b      	ldr	r3, [r3, #0]
 8037eba:	2b02      	cmp	r3, #2
 8037ebc:	d103      	bne.n	8037ec6 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8037ebe:	f06f 0305 	mvn.w	r3, #5
 8037ec2:	61fb      	str	r3, [r7, #28]
 8037ec4:	e02c      	b.n	8037f20 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8037ec6:	69bb      	ldr	r3, [r7, #24]
 8037ec8:	2b00      	cmp	r3, #0
 8037eca:	d103      	bne.n	8037ed4 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8037ecc:	f06f 0303 	mvn.w	r3, #3
 8037ed0:	61fb      	str	r3, [r7, #28]
 8037ed2:	e025      	b.n	8037f20 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8037ed4:	697b      	ldr	r3, [r7, #20]
 8037ed6:	2b00      	cmp	r3, #0
 8037ed8:	d011      	beq.n	8037efe <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8037eda:	6839      	ldr	r1, [r7, #0]
 8037edc:	69b8      	ldr	r0, [r7, #24]
 8037ede:	f000 fe6e 	bl	8038bbe <xQueueTakeMutexRecursive>
 8037ee2:	4603      	mov	r3, r0
 8037ee4:	2b01      	cmp	r3, #1
 8037ee6:	d01b      	beq.n	8037f20 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037ee8:	683b      	ldr	r3, [r7, #0]
 8037eea:	2b00      	cmp	r3, #0
 8037eec:	d003      	beq.n	8037ef6 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8037eee:	f06f 0301 	mvn.w	r3, #1
 8037ef2:	61fb      	str	r3, [r7, #28]
 8037ef4:	e014      	b.n	8037f20 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037ef6:	f06f 0302 	mvn.w	r3, #2
 8037efa:	61fb      	str	r3, [r7, #28]
 8037efc:	e010      	b.n	8037f20 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8037efe:	6839      	ldr	r1, [r7, #0]
 8037f00:	69b8      	ldr	r0, [r7, #24]
 8037f02:	f001 f8fb 	bl	80390fc <xQueueSemaphoreTake>
 8037f06:	4603      	mov	r3, r0
 8037f08:	2b01      	cmp	r3, #1
 8037f0a:	d009      	beq.n	8037f20 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8037f0c:	683b      	ldr	r3, [r7, #0]
 8037f0e:	2b00      	cmp	r3, #0
 8037f10:	d003      	beq.n	8037f1a <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8037f12:	f06f 0301 	mvn.w	r3, #1
 8037f16:	61fb      	str	r3, [r7, #28]
 8037f18:	e002      	b.n	8037f20 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8037f1a:	f06f 0302 	mvn.w	r3, #2
 8037f1e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8037f20:	69fb      	ldr	r3, [r7, #28]
}
 8037f22:	4618      	mov	r0, r3
 8037f24:	3720      	adds	r7, #32
 8037f26:	46bd      	mov	sp, r7
 8037f28:	bd80      	pop	{r7, pc}
 8037f2a:	bf00      	nop
 8037f2c:	20000f34 	.word	0x20000f34

08037f30 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8037f30:	b580      	push	{r7, lr}
 8037f32:	b088      	sub	sp, #32
 8037f34:	af00      	add	r7, sp, #0
 8037f36:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8037f38:	687b      	ldr	r3, [r7, #4]
 8037f3a:	f023 0301 	bic.w	r3, r3, #1
 8037f3e:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8037f40:	687b      	ldr	r3, [r7, #4]
 8037f42:	f003 0301 	and.w	r3, r3, #1
 8037f46:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8037f48:	2300      	movs	r3, #0
 8037f4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037f4c:	f3ef 8305 	mrs	r3, IPSR
 8037f50:	613b      	str	r3, [r7, #16]
  return(result);
 8037f52:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8037f54:	2b00      	cmp	r3, #0
 8037f56:	d10f      	bne.n	8037f78 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037f58:	f3ef 8310 	mrs	r3, PRIMASK
 8037f5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8037f5e:	68fb      	ldr	r3, [r7, #12]
 8037f60:	2b00      	cmp	r3, #0
 8037f62:	d105      	bne.n	8037f70 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037f64:	f3ef 8311 	mrs	r3, BASEPRI
 8037f68:	60bb      	str	r3, [r7, #8]
  return(result);
 8037f6a:	68bb      	ldr	r3, [r7, #8]
 8037f6c:	2b00      	cmp	r3, #0
 8037f6e:	d007      	beq.n	8037f80 <osMutexRelease+0x50>
 8037f70:	4b16      	ldr	r3, [pc, #88]	; (8037fcc <osMutexRelease+0x9c>)
 8037f72:	681b      	ldr	r3, [r3, #0]
 8037f74:	2b02      	cmp	r3, #2
 8037f76:	d103      	bne.n	8037f80 <osMutexRelease+0x50>
    stat = osErrorISR;
 8037f78:	f06f 0305 	mvn.w	r3, #5
 8037f7c:	61fb      	str	r3, [r7, #28]
 8037f7e:	e01f      	b.n	8037fc0 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8037f80:	69bb      	ldr	r3, [r7, #24]
 8037f82:	2b00      	cmp	r3, #0
 8037f84:	d103      	bne.n	8037f8e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8037f86:	f06f 0303 	mvn.w	r3, #3
 8037f8a:	61fb      	str	r3, [r7, #28]
 8037f8c:	e018      	b.n	8037fc0 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8037f8e:	697b      	ldr	r3, [r7, #20]
 8037f90:	2b00      	cmp	r3, #0
 8037f92:	d009      	beq.n	8037fa8 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8037f94:	69b8      	ldr	r0, [r7, #24]
 8037f96:	f000 fddf 	bl	8038b58 <xQueueGiveMutexRecursive>
 8037f9a:	4603      	mov	r3, r0
 8037f9c:	2b01      	cmp	r3, #1
 8037f9e:	d00f      	beq.n	8037fc0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8037fa0:	f06f 0302 	mvn.w	r3, #2
 8037fa4:	61fb      	str	r3, [r7, #28]
 8037fa6:	e00b      	b.n	8037fc0 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8037fa8:	2300      	movs	r3, #0
 8037faa:	2200      	movs	r2, #0
 8037fac:	2100      	movs	r1, #0
 8037fae:	69b8      	ldr	r0, [r7, #24]
 8037fb0:	f000 fe3a 	bl	8038c28 <xQueueGenericSend>
 8037fb4:	4603      	mov	r3, r0
 8037fb6:	2b01      	cmp	r3, #1
 8037fb8:	d002      	beq.n	8037fc0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8037fba:	f06f 0302 	mvn.w	r3, #2
 8037fbe:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8037fc0:	69fb      	ldr	r3, [r7, #28]
}
 8037fc2:	4618      	mov	r0, r3
 8037fc4:	3720      	adds	r7, #32
 8037fc6:	46bd      	mov	sp, r7
 8037fc8:	bd80      	pop	{r7, pc}
 8037fca:	bf00      	nop
 8037fcc:	20000f34 	.word	0x20000f34

08037fd0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8037fd0:	b580      	push	{r7, lr}
 8037fd2:	b08c      	sub	sp, #48	; 0x30
 8037fd4:	af02      	add	r7, sp, #8
 8037fd6:	60f8      	str	r0, [r7, #12]
 8037fd8:	60b9      	str	r1, [r7, #8]
 8037fda:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8037fdc:	2300      	movs	r3, #0
 8037fde:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8037fe0:	f3ef 8305 	mrs	r3, IPSR
 8037fe4:	61bb      	str	r3, [r7, #24]
  return(result);
 8037fe6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8037fe8:	2b00      	cmp	r3, #0
 8037fea:	d170      	bne.n	80380ce <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8037fec:	f3ef 8310 	mrs	r3, PRIMASK
 8037ff0:	617b      	str	r3, [r7, #20]
  return(result);
 8037ff2:	697b      	ldr	r3, [r7, #20]
 8037ff4:	2b00      	cmp	r3, #0
 8037ff6:	d105      	bne.n	8038004 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8037ff8:	f3ef 8311 	mrs	r3, BASEPRI
 8037ffc:	613b      	str	r3, [r7, #16]
  return(result);
 8037ffe:	693b      	ldr	r3, [r7, #16]
 8038000:	2b00      	cmp	r3, #0
 8038002:	d003      	beq.n	803800c <osMessageQueueNew+0x3c>
 8038004:	4b34      	ldr	r3, [pc, #208]	; (80380d8 <osMessageQueueNew+0x108>)
 8038006:	681b      	ldr	r3, [r3, #0]
 8038008:	2b02      	cmp	r3, #2
 803800a:	d060      	beq.n	80380ce <osMessageQueueNew+0xfe>
 803800c:	68fb      	ldr	r3, [r7, #12]
 803800e:	2b00      	cmp	r3, #0
 8038010:	d05d      	beq.n	80380ce <osMessageQueueNew+0xfe>
 8038012:	68bb      	ldr	r3, [r7, #8]
 8038014:	2b00      	cmp	r3, #0
 8038016:	d05a      	beq.n	80380ce <osMessageQueueNew+0xfe>
    mem = -1;
 8038018:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803801c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 803801e:	687b      	ldr	r3, [r7, #4]
 8038020:	2b00      	cmp	r3, #0
 8038022:	d029      	beq.n	8038078 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8038024:	687b      	ldr	r3, [r7, #4]
 8038026:	689b      	ldr	r3, [r3, #8]
 8038028:	2b00      	cmp	r3, #0
 803802a:	d012      	beq.n	8038052 <osMessageQueueNew+0x82>
 803802c:	687b      	ldr	r3, [r7, #4]
 803802e:	68db      	ldr	r3, [r3, #12]
 8038030:	2b4f      	cmp	r3, #79	; 0x4f
 8038032:	d90e      	bls.n	8038052 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8038034:	687b      	ldr	r3, [r7, #4]
 8038036:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8038038:	2b00      	cmp	r3, #0
 803803a:	d00a      	beq.n	8038052 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 803803c:	687b      	ldr	r3, [r7, #4]
 803803e:	695a      	ldr	r2, [r3, #20]
 8038040:	68fb      	ldr	r3, [r7, #12]
 8038042:	68b9      	ldr	r1, [r7, #8]
 8038044:	fb01 f303 	mul.w	r3, r1, r3
 8038048:	429a      	cmp	r2, r3
 803804a:	d302      	bcc.n	8038052 <osMessageQueueNew+0x82>
        mem = 1;
 803804c:	2301      	movs	r3, #1
 803804e:	623b      	str	r3, [r7, #32]
 8038050:	e014      	b.n	803807c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8038052:	687b      	ldr	r3, [r7, #4]
 8038054:	689b      	ldr	r3, [r3, #8]
 8038056:	2b00      	cmp	r3, #0
 8038058:	d110      	bne.n	803807c <osMessageQueueNew+0xac>
 803805a:	687b      	ldr	r3, [r7, #4]
 803805c:	68db      	ldr	r3, [r3, #12]
 803805e:	2b00      	cmp	r3, #0
 8038060:	d10c      	bne.n	803807c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8038062:	687b      	ldr	r3, [r7, #4]
 8038064:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8038066:	2b00      	cmp	r3, #0
 8038068:	d108      	bne.n	803807c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 803806a:	687b      	ldr	r3, [r7, #4]
 803806c:	695b      	ldr	r3, [r3, #20]
 803806e:	2b00      	cmp	r3, #0
 8038070:	d104      	bne.n	803807c <osMessageQueueNew+0xac>
          mem = 0;
 8038072:	2300      	movs	r3, #0
 8038074:	623b      	str	r3, [r7, #32]
 8038076:	e001      	b.n	803807c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8038078:	2300      	movs	r3, #0
 803807a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 803807c:	6a3b      	ldr	r3, [r7, #32]
 803807e:	2b01      	cmp	r3, #1
 8038080:	d10c      	bne.n	803809c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8038082:	687b      	ldr	r3, [r7, #4]
 8038084:	691a      	ldr	r2, [r3, #16]
 8038086:	687b      	ldr	r3, [r7, #4]
 8038088:	6899      	ldr	r1, [r3, #8]
 803808a:	2300      	movs	r3, #0
 803808c:	9300      	str	r3, [sp, #0]
 803808e:	460b      	mov	r3, r1
 8038090:	68b9      	ldr	r1, [r7, #8]
 8038092:	68f8      	ldr	r0, [r7, #12]
 8038094:	f000 fc3e 	bl	8038914 <xQueueGenericCreateStatic>
 8038098:	6278      	str	r0, [r7, #36]	; 0x24
 803809a:	e008      	b.n	80380ae <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 803809c:	6a3b      	ldr	r3, [r7, #32]
 803809e:	2b00      	cmp	r3, #0
 80380a0:	d105      	bne.n	80380ae <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80380a2:	2200      	movs	r2, #0
 80380a4:	68b9      	ldr	r1, [r7, #8]
 80380a6:	68f8      	ldr	r0, [r7, #12]
 80380a8:	f000 fca7 	bl	80389fa <xQueueGenericCreate>
 80380ac:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80380ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80380b0:	2b00      	cmp	r3, #0
 80380b2:	d00c      	beq.n	80380ce <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80380b4:	687b      	ldr	r3, [r7, #4]
 80380b6:	2b00      	cmp	r3, #0
 80380b8:	d003      	beq.n	80380c2 <osMessageQueueNew+0xf2>
        name = attr->name;
 80380ba:	687b      	ldr	r3, [r7, #4]
 80380bc:	681b      	ldr	r3, [r3, #0]
 80380be:	61fb      	str	r3, [r7, #28]
 80380c0:	e001      	b.n	80380c6 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 80380c2:	2300      	movs	r3, #0
 80380c4:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80380c6:	69f9      	ldr	r1, [r7, #28]
 80380c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80380ca:	f001 fac5 	bl	8039658 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80380ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80380d0:	4618      	mov	r0, r3
 80380d2:	3728      	adds	r7, #40	; 0x28
 80380d4:	46bd      	mov	sp, r7
 80380d6:	bd80      	pop	{r7, pc}
 80380d8:	20000f34 	.word	0x20000f34

080380dc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80380dc:	b580      	push	{r7, lr}
 80380de:	b08a      	sub	sp, #40	; 0x28
 80380e0:	af00      	add	r7, sp, #0
 80380e2:	60f8      	str	r0, [r7, #12]
 80380e4:	60b9      	str	r1, [r7, #8]
 80380e6:	603b      	str	r3, [r7, #0]
 80380e8:	4613      	mov	r3, r2
 80380ea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80380ec:	68fb      	ldr	r3, [r7, #12]
 80380ee:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80380f0:	2300      	movs	r3, #0
 80380f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80380f4:	f3ef 8305 	mrs	r3, IPSR
 80380f8:	61fb      	str	r3, [r7, #28]
  return(result);
 80380fa:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80380fc:	2b00      	cmp	r3, #0
 80380fe:	d10f      	bne.n	8038120 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8038100:	f3ef 8310 	mrs	r3, PRIMASK
 8038104:	61bb      	str	r3, [r7, #24]
  return(result);
 8038106:	69bb      	ldr	r3, [r7, #24]
 8038108:	2b00      	cmp	r3, #0
 803810a:	d105      	bne.n	8038118 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 803810c:	f3ef 8311 	mrs	r3, BASEPRI
 8038110:	617b      	str	r3, [r7, #20]
  return(result);
 8038112:	697b      	ldr	r3, [r7, #20]
 8038114:	2b00      	cmp	r3, #0
 8038116:	d02c      	beq.n	8038172 <osMessageQueuePut+0x96>
 8038118:	4b28      	ldr	r3, [pc, #160]	; (80381bc <osMessageQueuePut+0xe0>)
 803811a:	681b      	ldr	r3, [r3, #0]
 803811c:	2b02      	cmp	r3, #2
 803811e:	d128      	bne.n	8038172 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038120:	6a3b      	ldr	r3, [r7, #32]
 8038122:	2b00      	cmp	r3, #0
 8038124:	d005      	beq.n	8038132 <osMessageQueuePut+0x56>
 8038126:	68bb      	ldr	r3, [r7, #8]
 8038128:	2b00      	cmp	r3, #0
 803812a:	d002      	beq.n	8038132 <osMessageQueuePut+0x56>
 803812c:	683b      	ldr	r3, [r7, #0]
 803812e:	2b00      	cmp	r3, #0
 8038130:	d003      	beq.n	803813a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8038132:	f06f 0303 	mvn.w	r3, #3
 8038136:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038138:	e039      	b.n	80381ae <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 803813a:	2300      	movs	r3, #0
 803813c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 803813e:	f107 0210 	add.w	r2, r7, #16
 8038142:	2300      	movs	r3, #0
 8038144:	68b9      	ldr	r1, [r7, #8]
 8038146:	6a38      	ldr	r0, [r7, #32]
 8038148:	f000 fe68 	bl	8038e1c <xQueueGenericSendFromISR>
 803814c:	4603      	mov	r3, r0
 803814e:	2b01      	cmp	r3, #1
 8038150:	d003      	beq.n	803815a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8038152:	f06f 0302 	mvn.w	r3, #2
 8038156:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038158:	e029      	b.n	80381ae <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 803815a:	693b      	ldr	r3, [r7, #16]
 803815c:	2b00      	cmp	r3, #0
 803815e:	d026      	beq.n	80381ae <osMessageQueuePut+0xd2>
 8038160:	4b17      	ldr	r3, [pc, #92]	; (80381c0 <osMessageQueuePut+0xe4>)
 8038162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038166:	601a      	str	r2, [r3, #0]
 8038168:	f3bf 8f4f 	dsb	sy
 803816c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038170:	e01d      	b.n	80381ae <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8038172:	6a3b      	ldr	r3, [r7, #32]
 8038174:	2b00      	cmp	r3, #0
 8038176:	d002      	beq.n	803817e <osMessageQueuePut+0xa2>
 8038178:	68bb      	ldr	r3, [r7, #8]
 803817a:	2b00      	cmp	r3, #0
 803817c:	d103      	bne.n	8038186 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 803817e:	f06f 0303 	mvn.w	r3, #3
 8038182:	627b      	str	r3, [r7, #36]	; 0x24
 8038184:	e014      	b.n	80381b0 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8038186:	2300      	movs	r3, #0
 8038188:	683a      	ldr	r2, [r7, #0]
 803818a:	68b9      	ldr	r1, [r7, #8]
 803818c:	6a38      	ldr	r0, [r7, #32]
 803818e:	f000 fd4b 	bl	8038c28 <xQueueGenericSend>
 8038192:	4603      	mov	r3, r0
 8038194:	2b01      	cmp	r3, #1
 8038196:	d00b      	beq.n	80381b0 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8038198:	683b      	ldr	r3, [r7, #0]
 803819a:	2b00      	cmp	r3, #0
 803819c:	d003      	beq.n	80381a6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 803819e:	f06f 0301 	mvn.w	r3, #1
 80381a2:	627b      	str	r3, [r7, #36]	; 0x24
 80381a4:	e004      	b.n	80381b0 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80381a6:	f06f 0302 	mvn.w	r3, #2
 80381aa:	627b      	str	r3, [r7, #36]	; 0x24
 80381ac:	e000      	b.n	80381b0 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80381ae:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80381b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80381b2:	4618      	mov	r0, r3
 80381b4:	3728      	adds	r7, #40	; 0x28
 80381b6:	46bd      	mov	sp, r7
 80381b8:	bd80      	pop	{r7, pc}
 80381ba:	bf00      	nop
 80381bc:	20000f34 	.word	0x20000f34
 80381c0:	e000ed04 	.word	0xe000ed04

080381c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80381c4:	b580      	push	{r7, lr}
 80381c6:	b08a      	sub	sp, #40	; 0x28
 80381c8:	af00      	add	r7, sp, #0
 80381ca:	60f8      	str	r0, [r7, #12]
 80381cc:	60b9      	str	r1, [r7, #8]
 80381ce:	607a      	str	r2, [r7, #4]
 80381d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80381d2:	68fb      	ldr	r3, [r7, #12]
 80381d4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80381d6:	2300      	movs	r3, #0
 80381d8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80381da:	f3ef 8305 	mrs	r3, IPSR
 80381de:	61fb      	str	r3, [r7, #28]
  return(result);
 80381e0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80381e2:	2b00      	cmp	r3, #0
 80381e4:	d10f      	bne.n	8038206 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80381e6:	f3ef 8310 	mrs	r3, PRIMASK
 80381ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80381ec:	69bb      	ldr	r3, [r7, #24]
 80381ee:	2b00      	cmp	r3, #0
 80381f0:	d105      	bne.n	80381fe <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80381f2:	f3ef 8311 	mrs	r3, BASEPRI
 80381f6:	617b      	str	r3, [r7, #20]
  return(result);
 80381f8:	697b      	ldr	r3, [r7, #20]
 80381fa:	2b00      	cmp	r3, #0
 80381fc:	d02c      	beq.n	8038258 <osMessageQueueGet+0x94>
 80381fe:	4b28      	ldr	r3, [pc, #160]	; (80382a0 <osMessageQueueGet+0xdc>)
 8038200:	681b      	ldr	r3, [r3, #0]
 8038202:	2b02      	cmp	r3, #2
 8038204:	d128      	bne.n	8038258 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038206:	6a3b      	ldr	r3, [r7, #32]
 8038208:	2b00      	cmp	r3, #0
 803820a:	d005      	beq.n	8038218 <osMessageQueueGet+0x54>
 803820c:	68bb      	ldr	r3, [r7, #8]
 803820e:	2b00      	cmp	r3, #0
 8038210:	d002      	beq.n	8038218 <osMessageQueueGet+0x54>
 8038212:	683b      	ldr	r3, [r7, #0]
 8038214:	2b00      	cmp	r3, #0
 8038216:	d003      	beq.n	8038220 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8038218:	f06f 0303 	mvn.w	r3, #3
 803821c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803821e:	e038      	b.n	8038292 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8038220:	2300      	movs	r3, #0
 8038222:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8038224:	f107 0310 	add.w	r3, r7, #16
 8038228:	461a      	mov	r2, r3
 803822a:	68b9      	ldr	r1, [r7, #8]
 803822c:	6a38      	ldr	r0, [r7, #32]
 803822e:	f001 f86d 	bl	803930c <xQueueReceiveFromISR>
 8038232:	4603      	mov	r3, r0
 8038234:	2b01      	cmp	r3, #1
 8038236:	d003      	beq.n	8038240 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8038238:	f06f 0302 	mvn.w	r3, #2
 803823c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 803823e:	e028      	b.n	8038292 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8038240:	693b      	ldr	r3, [r7, #16]
 8038242:	2b00      	cmp	r3, #0
 8038244:	d025      	beq.n	8038292 <osMessageQueueGet+0xce>
 8038246:	4b17      	ldr	r3, [pc, #92]	; (80382a4 <osMessageQueueGet+0xe0>)
 8038248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803824c:	601a      	str	r2, [r3, #0]
 803824e:	f3bf 8f4f 	dsb	sy
 8038252:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038256:	e01c      	b.n	8038292 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8038258:	6a3b      	ldr	r3, [r7, #32]
 803825a:	2b00      	cmp	r3, #0
 803825c:	d002      	beq.n	8038264 <osMessageQueueGet+0xa0>
 803825e:	68bb      	ldr	r3, [r7, #8]
 8038260:	2b00      	cmp	r3, #0
 8038262:	d103      	bne.n	803826c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8038264:	f06f 0303 	mvn.w	r3, #3
 8038268:	627b      	str	r3, [r7, #36]	; 0x24
 803826a:	e013      	b.n	8038294 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 803826c:	683a      	ldr	r2, [r7, #0]
 803826e:	68b9      	ldr	r1, [r7, #8]
 8038270:	6a38      	ldr	r0, [r7, #32]
 8038272:	f000 fe67 	bl	8038f44 <xQueueReceive>
 8038276:	4603      	mov	r3, r0
 8038278:	2b01      	cmp	r3, #1
 803827a:	d00b      	beq.n	8038294 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 803827c:	683b      	ldr	r3, [r7, #0]
 803827e:	2b00      	cmp	r3, #0
 8038280:	d003      	beq.n	803828a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8038282:	f06f 0301 	mvn.w	r3, #1
 8038286:	627b      	str	r3, [r7, #36]	; 0x24
 8038288:	e004      	b.n	8038294 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 803828a:	f06f 0302 	mvn.w	r3, #2
 803828e:	627b      	str	r3, [r7, #36]	; 0x24
 8038290:	e000      	b.n	8038294 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8038292:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8038294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8038296:	4618      	mov	r0, r3
 8038298:	3728      	adds	r7, #40	; 0x28
 803829a:	46bd      	mov	sp, r7
 803829c:	bd80      	pop	{r7, pc}
 803829e:	bf00      	nop
 80382a0:	20000f34 	.word	0x20000f34
 80382a4:	e000ed04 	.word	0xe000ed04

080382a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80382a8:	b480      	push	{r7}
 80382aa:	b085      	sub	sp, #20
 80382ac:	af00      	add	r7, sp, #0
 80382ae:	60f8      	str	r0, [r7, #12]
 80382b0:	60b9      	str	r1, [r7, #8]
 80382b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80382b4:	68fb      	ldr	r3, [r7, #12]
 80382b6:	4a07      	ldr	r2, [pc, #28]	; (80382d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80382b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80382ba:	68bb      	ldr	r3, [r7, #8]
 80382bc:	4a06      	ldr	r2, [pc, #24]	; (80382d8 <vApplicationGetIdleTaskMemory+0x30>)
 80382be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80382c0:	687b      	ldr	r3, [r7, #4]
 80382c2:	2280      	movs	r2, #128	; 0x80
 80382c4:	601a      	str	r2, [r3, #0]
}
 80382c6:	bf00      	nop
 80382c8:	3714      	adds	r7, #20
 80382ca:	46bd      	mov	sp, r7
 80382cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80382d0:	4770      	bx	lr
 80382d2:	bf00      	nop
 80382d4:	20000f38 	.word	0x20000f38
 80382d8:	20000f98 	.word	0x20000f98

080382dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80382dc:	b480      	push	{r7}
 80382de:	b085      	sub	sp, #20
 80382e0:	af00      	add	r7, sp, #0
 80382e2:	60f8      	str	r0, [r7, #12]
 80382e4:	60b9      	str	r1, [r7, #8]
 80382e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80382e8:	68fb      	ldr	r3, [r7, #12]
 80382ea:	4a07      	ldr	r2, [pc, #28]	; (8038308 <vApplicationGetTimerTaskMemory+0x2c>)
 80382ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80382ee:	68bb      	ldr	r3, [r7, #8]
 80382f0:	4a06      	ldr	r2, [pc, #24]	; (803830c <vApplicationGetTimerTaskMemory+0x30>)
 80382f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80382f4:	687b      	ldr	r3, [r7, #4]
 80382f6:	2280      	movs	r2, #128	; 0x80
 80382f8:	601a      	str	r2, [r3, #0]
}
 80382fa:	bf00      	nop
 80382fc:	3714      	adds	r7, #20
 80382fe:	46bd      	mov	sp, r7
 8038300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038304:	4770      	bx	lr
 8038306:	bf00      	nop
 8038308:	20001198 	.word	0x20001198
 803830c:	200011f8 	.word	0x200011f8

08038310 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8038310:	b580      	push	{r7, lr}
 8038312:	b086      	sub	sp, #24
 8038314:	af00      	add	r7, sp, #0
 8038316:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8038318:	687b      	ldr	r3, [r7, #4]
 803831a:	2b00      	cmp	r3, #0
 803831c:	d109      	bne.n	8038332 <xEventGroupCreateStatic+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 803831e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038322:	f383 8811 	msr	BASEPRI, r3
 8038326:	f3bf 8f6f 	isb	sy
 803832a:	f3bf 8f4f 	dsb	sy
 803832e:	613b      	str	r3, [r7, #16]
 8038330:	e7fe      	b.n	8038330 <xEventGroupCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8038332:	2320      	movs	r3, #32
 8038334:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8038336:	68bb      	ldr	r3, [r7, #8]
 8038338:	2b20      	cmp	r3, #32
 803833a:	d009      	beq.n	8038350 <xEventGroupCreateStatic+0x40>
 803833c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038340:	f383 8811 	msr	BASEPRI, r3
 8038344:	f3bf 8f6f 	isb	sy
 8038348:	f3bf 8f4f 	dsb	sy
 803834c:	60fb      	str	r3, [r7, #12]
 803834e:	e7fe      	b.n	803834e <xEventGroupCreateStatic+0x3e>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8038350:	687b      	ldr	r3, [r7, #4]
 8038352:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8038354:	697b      	ldr	r3, [r7, #20]
 8038356:	2b00      	cmp	r3, #0
 8038358:	d00a      	beq.n	8038370 <xEventGroupCreateStatic+0x60>
		{
			pxEventBits->uxEventBits = 0;
 803835a:	697b      	ldr	r3, [r7, #20]
 803835c:	2200      	movs	r2, #0
 803835e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8038360:	697b      	ldr	r3, [r7, #20]
 8038362:	3304      	adds	r3, #4
 8038364:	4618      	mov	r0, r3
 8038366:	f000 f9b9 	bl	80386dc <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 803836a:	697b      	ldr	r3, [r7, #20]
 803836c:	2201      	movs	r2, #1
 803836e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8038370:	697b      	ldr	r3, [r7, #20]
	}
 8038372:	4618      	mov	r0, r3
 8038374:	3718      	adds	r7, #24
 8038376:	46bd      	mov	sp, r7
 8038378:	bd80      	pop	{r7, pc}

0803837a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 803837a:	b580      	push	{r7, lr}
 803837c:	b082      	sub	sp, #8
 803837e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8038380:	2020      	movs	r0, #32
 8038382:	f003 fa9d 	bl	803b8c0 <pvPortMalloc>
 8038386:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8038388:	687b      	ldr	r3, [r7, #4]
 803838a:	2b00      	cmp	r3, #0
 803838c:	d00a      	beq.n	80383a4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 803838e:	687b      	ldr	r3, [r7, #4]
 8038390:	2200      	movs	r2, #0
 8038392:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8038394:	687b      	ldr	r3, [r7, #4]
 8038396:	3304      	adds	r3, #4
 8038398:	4618      	mov	r0, r3
 803839a:	f000 f99f 	bl	80386dc <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 803839e:	687b      	ldr	r3, [r7, #4]
 80383a0:	2200      	movs	r2, #0
 80383a2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80383a4:	687b      	ldr	r3, [r7, #4]
	}
 80383a6:	4618      	mov	r0, r3
 80383a8:	3708      	adds	r7, #8
 80383aa:	46bd      	mov	sp, r7
 80383ac:	bd80      	pop	{r7, pc}
	...

080383b0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80383b0:	b580      	push	{r7, lr}
 80383b2:	b090      	sub	sp, #64	; 0x40
 80383b4:	af00      	add	r7, sp, #0
 80383b6:	60f8      	str	r0, [r7, #12]
 80383b8:	60b9      	str	r1, [r7, #8]
 80383ba:	607a      	str	r2, [r7, #4]
 80383bc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80383be:	68fb      	ldr	r3, [r7, #12]
 80383c0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80383c2:	2300      	movs	r3, #0
 80383c4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80383c6:	2300      	movs	r3, #0
 80383c8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80383ca:	68fb      	ldr	r3, [r7, #12]
 80383cc:	2b00      	cmp	r3, #0
 80383ce:	d109      	bne.n	80383e4 <xEventGroupWaitBits+0x34>
 80383d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80383d4:	f383 8811 	msr	BASEPRI, r3
 80383d8:	f3bf 8f6f 	isb	sy
 80383dc:	f3bf 8f4f 	dsb	sy
 80383e0:	623b      	str	r3, [r7, #32]
 80383e2:	e7fe      	b.n	80383e2 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80383e4:	68bb      	ldr	r3, [r7, #8]
 80383e6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80383ea:	2b00      	cmp	r3, #0
 80383ec:	d009      	beq.n	8038402 <xEventGroupWaitBits+0x52>
 80383ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80383f2:	f383 8811 	msr	BASEPRI, r3
 80383f6:	f3bf 8f6f 	isb	sy
 80383fa:	f3bf 8f4f 	dsb	sy
 80383fe:	61fb      	str	r3, [r7, #28]
 8038400:	e7fe      	b.n	8038400 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 8038402:	68bb      	ldr	r3, [r7, #8]
 8038404:	2b00      	cmp	r3, #0
 8038406:	d109      	bne.n	803841c <xEventGroupWaitBits+0x6c>
 8038408:	f04f 0350 	mov.w	r3, #80	; 0x50
 803840c:	f383 8811 	msr	BASEPRI, r3
 8038410:	f3bf 8f6f 	isb	sy
 8038414:	f3bf 8f4f 	dsb	sy
 8038418:	61bb      	str	r3, [r7, #24]
 803841a:	e7fe      	b.n	803841a <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 803841c:	f002 f8cc 	bl	803a5b8 <xTaskGetSchedulerState>
 8038420:	4603      	mov	r3, r0
 8038422:	2b00      	cmp	r3, #0
 8038424:	d102      	bne.n	803842c <xEventGroupWaitBits+0x7c>
 8038426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8038428:	2b00      	cmp	r3, #0
 803842a:	d101      	bne.n	8038430 <xEventGroupWaitBits+0x80>
 803842c:	2301      	movs	r3, #1
 803842e:	e000      	b.n	8038432 <xEventGroupWaitBits+0x82>
 8038430:	2300      	movs	r3, #0
 8038432:	2b00      	cmp	r3, #0
 8038434:	d109      	bne.n	803844a <xEventGroupWaitBits+0x9a>
 8038436:	f04f 0350 	mov.w	r3, #80	; 0x50
 803843a:	f383 8811 	msr	BASEPRI, r3
 803843e:	f3bf 8f6f 	isb	sy
 8038442:	f3bf 8f4f 	dsb	sy
 8038446:	617b      	str	r3, [r7, #20]
 8038448:	e7fe      	b.n	8038448 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 803844a:	f001 fc17 	bl	8039c7c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 803844e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038450:	681b      	ldr	r3, [r3, #0]
 8038452:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8038454:	683a      	ldr	r2, [r7, #0]
 8038456:	68b9      	ldr	r1, [r7, #8]
 8038458:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 803845a:	f000 f909 	bl	8038670 <prvTestWaitCondition>
 803845e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8038460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038462:	2b00      	cmp	r3, #0
 8038464:	d00e      	beq.n	8038484 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8038466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038468:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 803846a:	2300      	movs	r3, #0
 803846c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 803846e:	687b      	ldr	r3, [r7, #4]
 8038470:	2b00      	cmp	r3, #0
 8038472:	d028      	beq.n	80384c6 <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8038474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038476:	681a      	ldr	r2, [r3, #0]
 8038478:	68bb      	ldr	r3, [r7, #8]
 803847a:	43db      	mvns	r3, r3
 803847c:	401a      	ands	r2, r3
 803847e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038480:	601a      	str	r2, [r3, #0]
 8038482:	e020      	b.n	80384c6 <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8038484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8038486:	2b00      	cmp	r3, #0
 8038488:	d104      	bne.n	8038494 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 803848a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803848c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 803848e:	2301      	movs	r3, #1
 8038490:	633b      	str	r3, [r7, #48]	; 0x30
 8038492:	e018      	b.n	80384c6 <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8038494:	687b      	ldr	r3, [r7, #4]
 8038496:	2b00      	cmp	r3, #0
 8038498:	d003      	beq.n	80384a2 <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 803849a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803849c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80384a0:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80384a2:	683b      	ldr	r3, [r7, #0]
 80384a4:	2b00      	cmp	r3, #0
 80384a6:	d003      	beq.n	80384b0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80384a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80384aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80384ae:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80384b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384b2:	1d18      	adds	r0, r3, #4
 80384b4:	68ba      	ldr	r2, [r7, #8]
 80384b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80384b8:	4313      	orrs	r3, r2
 80384ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80384bc:	4619      	mov	r1, r3
 80384be:	f001 fde1 	bl	803a084 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80384c2:	2300      	movs	r3, #0
 80384c4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80384c6:	f001 fbe7 	bl	8039c98 <xTaskResumeAll>
 80384ca:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80384cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80384ce:	2b00      	cmp	r3, #0
 80384d0:	d031      	beq.n	8038536 <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 80384d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80384d4:	2b00      	cmp	r3, #0
 80384d6:	d107      	bne.n	80384e8 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 80384d8:	4b19      	ldr	r3, [pc, #100]	; (8038540 <xEventGroupWaitBits+0x190>)
 80384da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80384de:	601a      	str	r2, [r3, #0]
 80384e0:	f3bf 8f4f 	dsb	sy
 80384e4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80384e8:	f002 f9d8 	bl	803a89c <uxTaskResetEventItemValue>
 80384ec:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80384ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80384f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80384f4:	2b00      	cmp	r3, #0
 80384f6:	d11a      	bne.n	803852e <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 80384f8:	f003 f8c8 	bl	803b68c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80384fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80384fe:	681b      	ldr	r3, [r3, #0]
 8038500:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8038502:	683a      	ldr	r2, [r7, #0]
 8038504:	68b9      	ldr	r1, [r7, #8]
 8038506:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8038508:	f000 f8b2 	bl	8038670 <prvTestWaitCondition>
 803850c:	4603      	mov	r3, r0
 803850e:	2b00      	cmp	r3, #0
 8038510:	d009      	beq.n	8038526 <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 8038512:	687b      	ldr	r3, [r7, #4]
 8038514:	2b00      	cmp	r3, #0
 8038516:	d006      	beq.n	8038526 <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8038518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803851a:	681a      	ldr	r2, [r3, #0]
 803851c:	68bb      	ldr	r3, [r7, #8]
 803851e:	43db      	mvns	r3, r3
 8038520:	401a      	ands	r2, r3
 8038522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038524:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8038526:	2301      	movs	r3, #1
 8038528:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 803852a:	f003 f8dd 	bl	803b6e8 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 803852e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8038530:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8038534:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8038536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8038538:	4618      	mov	r0, r3
 803853a:	3740      	adds	r7, #64	; 0x40
 803853c:	46bd      	mov	sp, r7
 803853e:	bd80      	pop	{r7, pc}
 8038540:	e000ed04 	.word	0xe000ed04

08038544 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8038544:	b580      	push	{r7, lr}
 8038546:	b08e      	sub	sp, #56	; 0x38
 8038548:	af00      	add	r7, sp, #0
 803854a:	6078      	str	r0, [r7, #4]
 803854c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 803854e:	2300      	movs	r3, #0
 8038550:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8038552:	687b      	ldr	r3, [r7, #4]
 8038554:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8038556:	2300      	movs	r3, #0
 8038558:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 803855a:	687b      	ldr	r3, [r7, #4]
 803855c:	2b00      	cmp	r3, #0
 803855e:	d109      	bne.n	8038574 <xEventGroupSetBits+0x30>
 8038560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038564:	f383 8811 	msr	BASEPRI, r3
 8038568:	f3bf 8f6f 	isb	sy
 803856c:	f3bf 8f4f 	dsb	sy
 8038570:	613b      	str	r3, [r7, #16]
 8038572:	e7fe      	b.n	8038572 <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8038574:	683b      	ldr	r3, [r7, #0]
 8038576:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 803857a:	2b00      	cmp	r3, #0
 803857c:	d009      	beq.n	8038592 <xEventGroupSetBits+0x4e>
 803857e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038582:	f383 8811 	msr	BASEPRI, r3
 8038586:	f3bf 8f6f 	isb	sy
 803858a:	f3bf 8f4f 	dsb	sy
 803858e:	60fb      	str	r3, [r7, #12]
 8038590:	e7fe      	b.n	8038590 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8038592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038594:	3304      	adds	r3, #4
 8038596:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803859a:	3308      	adds	r3, #8
 803859c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 803859e:	f001 fb6d 	bl	8039c7c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80385a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80385a4:	68db      	ldr	r3, [r3, #12]
 80385a6:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80385a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385aa:	681a      	ldr	r2, [r3, #0]
 80385ac:	683b      	ldr	r3, [r7, #0]
 80385ae:	431a      	orrs	r2, r3
 80385b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385b2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80385b4:	e03c      	b.n	8038630 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80385b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80385b8:	685b      	ldr	r3, [r3, #4]
 80385ba:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80385bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80385be:	681b      	ldr	r3, [r3, #0]
 80385c0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80385c2:	2300      	movs	r3, #0
 80385c4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80385c6:	69bb      	ldr	r3, [r7, #24]
 80385c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80385cc:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80385ce:	69bb      	ldr	r3, [r7, #24]
 80385d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80385d4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80385d6:	697b      	ldr	r3, [r7, #20]
 80385d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80385dc:	2b00      	cmp	r3, #0
 80385de:	d108      	bne.n	80385f2 <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80385e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385e2:	681a      	ldr	r2, [r3, #0]
 80385e4:	69bb      	ldr	r3, [r7, #24]
 80385e6:	4013      	ands	r3, r2
 80385e8:	2b00      	cmp	r3, #0
 80385ea:	d00b      	beq.n	8038604 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 80385ec:	2301      	movs	r3, #1
 80385ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80385f0:	e008      	b.n	8038604 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80385f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80385f4:	681a      	ldr	r2, [r3, #0]
 80385f6:	69bb      	ldr	r3, [r7, #24]
 80385f8:	4013      	ands	r3, r2
 80385fa:	69ba      	ldr	r2, [r7, #24]
 80385fc:	429a      	cmp	r2, r3
 80385fe:	d101      	bne.n	8038604 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8038600:	2301      	movs	r3, #1
 8038602:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8038604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038606:	2b00      	cmp	r3, #0
 8038608:	d010      	beq.n	803862c <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 803860a:	697b      	ldr	r3, [r7, #20]
 803860c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8038610:	2b00      	cmp	r3, #0
 8038612:	d003      	beq.n	803861c <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8038614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8038616:	69bb      	ldr	r3, [r7, #24]
 8038618:	4313      	orrs	r3, r2
 803861a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 803861c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803861e:	681b      	ldr	r3, [r3, #0]
 8038620:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8038624:	4619      	mov	r1, r3
 8038626:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8038628:	f001 fdf2 	bl	803a210 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 803862c:	69fb      	ldr	r3, [r7, #28]
 803862e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8038630:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8038632:	6a3b      	ldr	r3, [r7, #32]
 8038634:	429a      	cmp	r2, r3
 8038636:	d1be      	bne.n	80385b6 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8038638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803863a:	681a      	ldr	r2, [r3, #0]
 803863c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803863e:	43db      	mvns	r3, r3
 8038640:	401a      	ands	r2, r3
 8038642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038644:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8038646:	f001 fb27 	bl	8039c98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 803864a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803864c:	681b      	ldr	r3, [r3, #0]
}
 803864e:	4618      	mov	r0, r3
 8038650:	3738      	adds	r7, #56	; 0x38
 8038652:	46bd      	mov	sp, r7
 8038654:	bd80      	pop	{r7, pc}

08038656 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8038656:	b580      	push	{r7, lr}
 8038658:	b082      	sub	sp, #8
 803865a:	af00      	add	r7, sp, #0
 803865c:	6078      	str	r0, [r7, #4]
 803865e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8038660:	6839      	ldr	r1, [r7, #0]
 8038662:	6878      	ldr	r0, [r7, #4]
 8038664:	f7ff ff6e 	bl	8038544 <xEventGroupSetBits>
}
 8038668:	bf00      	nop
 803866a:	3708      	adds	r7, #8
 803866c:	46bd      	mov	sp, r7
 803866e:	bd80      	pop	{r7, pc}

08038670 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8038670:	b480      	push	{r7}
 8038672:	b087      	sub	sp, #28
 8038674:	af00      	add	r7, sp, #0
 8038676:	60f8      	str	r0, [r7, #12]
 8038678:	60b9      	str	r1, [r7, #8]
 803867a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 803867c:	2300      	movs	r3, #0
 803867e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8038680:	687b      	ldr	r3, [r7, #4]
 8038682:	2b00      	cmp	r3, #0
 8038684:	d107      	bne.n	8038696 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8038686:	68fa      	ldr	r2, [r7, #12]
 8038688:	68bb      	ldr	r3, [r7, #8]
 803868a:	4013      	ands	r3, r2
 803868c:	2b00      	cmp	r3, #0
 803868e:	d00a      	beq.n	80386a6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8038690:	2301      	movs	r3, #1
 8038692:	617b      	str	r3, [r7, #20]
 8038694:	e007      	b.n	80386a6 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8038696:	68fa      	ldr	r2, [r7, #12]
 8038698:	68bb      	ldr	r3, [r7, #8]
 803869a:	4013      	ands	r3, r2
 803869c:	68ba      	ldr	r2, [r7, #8]
 803869e:	429a      	cmp	r2, r3
 80386a0:	d101      	bne.n	80386a6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80386a2:	2301      	movs	r3, #1
 80386a4:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80386a6:	697b      	ldr	r3, [r7, #20]
}
 80386a8:	4618      	mov	r0, r3
 80386aa:	371c      	adds	r7, #28
 80386ac:	46bd      	mov	sp, r7
 80386ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80386b2:	4770      	bx	lr

080386b4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80386b4:	b580      	push	{r7, lr}
 80386b6:	b086      	sub	sp, #24
 80386b8:	af00      	add	r7, sp, #0
 80386ba:	60f8      	str	r0, [r7, #12]
 80386bc:	60b9      	str	r1, [r7, #8]
 80386be:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80386c0:	687b      	ldr	r3, [r7, #4]
 80386c2:	68ba      	ldr	r2, [r7, #8]
 80386c4:	68f9      	ldr	r1, [r7, #12]
 80386c6:	4804      	ldr	r0, [pc, #16]	; (80386d8 <xEventGroupSetBitsFromISR+0x24>)
 80386c8:	f002 fe9a 	bl	803b400 <xTimerPendFunctionCallFromISR>
 80386cc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80386ce:	697b      	ldr	r3, [r7, #20]
	}
 80386d0:	4618      	mov	r0, r3
 80386d2:	3718      	adds	r7, #24
 80386d4:	46bd      	mov	sp, r7
 80386d6:	bd80      	pop	{r7, pc}
 80386d8:	08038657 	.word	0x08038657

080386dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80386dc:	b480      	push	{r7}
 80386de:	b083      	sub	sp, #12
 80386e0:	af00      	add	r7, sp, #0
 80386e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80386e4:	687b      	ldr	r3, [r7, #4]
 80386e6:	f103 0208 	add.w	r2, r3, #8
 80386ea:	687b      	ldr	r3, [r7, #4]
 80386ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80386ee:	687b      	ldr	r3, [r7, #4]
 80386f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80386f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80386f6:	687b      	ldr	r3, [r7, #4]
 80386f8:	f103 0208 	add.w	r2, r3, #8
 80386fc:	687b      	ldr	r3, [r7, #4]
 80386fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8038700:	687b      	ldr	r3, [r7, #4]
 8038702:	f103 0208 	add.w	r2, r3, #8
 8038706:	687b      	ldr	r3, [r7, #4]
 8038708:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 803870a:	687b      	ldr	r3, [r7, #4]
 803870c:	2200      	movs	r2, #0
 803870e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8038710:	bf00      	nop
 8038712:	370c      	adds	r7, #12
 8038714:	46bd      	mov	sp, r7
 8038716:	f85d 7b04 	ldr.w	r7, [sp], #4
 803871a:	4770      	bx	lr

0803871c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 803871c:	b480      	push	{r7}
 803871e:	b083      	sub	sp, #12
 8038720:	af00      	add	r7, sp, #0
 8038722:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8038724:	687b      	ldr	r3, [r7, #4]
 8038726:	2200      	movs	r2, #0
 8038728:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 803872a:	bf00      	nop
 803872c:	370c      	adds	r7, #12
 803872e:	46bd      	mov	sp, r7
 8038730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038734:	4770      	bx	lr

08038736 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8038736:	b480      	push	{r7}
 8038738:	b085      	sub	sp, #20
 803873a:	af00      	add	r7, sp, #0
 803873c:	6078      	str	r0, [r7, #4]
 803873e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8038740:	687b      	ldr	r3, [r7, #4]
 8038742:	685b      	ldr	r3, [r3, #4]
 8038744:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8038746:	683b      	ldr	r3, [r7, #0]
 8038748:	68fa      	ldr	r2, [r7, #12]
 803874a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 803874c:	68fb      	ldr	r3, [r7, #12]
 803874e:	689a      	ldr	r2, [r3, #8]
 8038750:	683b      	ldr	r3, [r7, #0]
 8038752:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8038754:	68fb      	ldr	r3, [r7, #12]
 8038756:	689b      	ldr	r3, [r3, #8]
 8038758:	683a      	ldr	r2, [r7, #0]
 803875a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 803875c:	68fb      	ldr	r3, [r7, #12]
 803875e:	683a      	ldr	r2, [r7, #0]
 8038760:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8038762:	683b      	ldr	r3, [r7, #0]
 8038764:	687a      	ldr	r2, [r7, #4]
 8038766:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8038768:	687b      	ldr	r3, [r7, #4]
 803876a:	681b      	ldr	r3, [r3, #0]
 803876c:	1c5a      	adds	r2, r3, #1
 803876e:	687b      	ldr	r3, [r7, #4]
 8038770:	601a      	str	r2, [r3, #0]
}
 8038772:	bf00      	nop
 8038774:	3714      	adds	r7, #20
 8038776:	46bd      	mov	sp, r7
 8038778:	f85d 7b04 	ldr.w	r7, [sp], #4
 803877c:	4770      	bx	lr

0803877e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 803877e:	b480      	push	{r7}
 8038780:	b085      	sub	sp, #20
 8038782:	af00      	add	r7, sp, #0
 8038784:	6078      	str	r0, [r7, #4]
 8038786:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8038788:	683b      	ldr	r3, [r7, #0]
 803878a:	681b      	ldr	r3, [r3, #0]
 803878c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 803878e:	68bb      	ldr	r3, [r7, #8]
 8038790:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038794:	d103      	bne.n	803879e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8038796:	687b      	ldr	r3, [r7, #4]
 8038798:	691b      	ldr	r3, [r3, #16]
 803879a:	60fb      	str	r3, [r7, #12]
 803879c:	e00c      	b.n	80387b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 803879e:	687b      	ldr	r3, [r7, #4]
 80387a0:	3308      	adds	r3, #8
 80387a2:	60fb      	str	r3, [r7, #12]
 80387a4:	e002      	b.n	80387ac <vListInsert+0x2e>
 80387a6:	68fb      	ldr	r3, [r7, #12]
 80387a8:	685b      	ldr	r3, [r3, #4]
 80387aa:	60fb      	str	r3, [r7, #12]
 80387ac:	68fb      	ldr	r3, [r7, #12]
 80387ae:	685b      	ldr	r3, [r3, #4]
 80387b0:	681b      	ldr	r3, [r3, #0]
 80387b2:	68ba      	ldr	r2, [r7, #8]
 80387b4:	429a      	cmp	r2, r3
 80387b6:	d2f6      	bcs.n	80387a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80387b8:	68fb      	ldr	r3, [r7, #12]
 80387ba:	685a      	ldr	r2, [r3, #4]
 80387bc:	683b      	ldr	r3, [r7, #0]
 80387be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80387c0:	683b      	ldr	r3, [r7, #0]
 80387c2:	685b      	ldr	r3, [r3, #4]
 80387c4:	683a      	ldr	r2, [r7, #0]
 80387c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80387c8:	683b      	ldr	r3, [r7, #0]
 80387ca:	68fa      	ldr	r2, [r7, #12]
 80387cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80387ce:	68fb      	ldr	r3, [r7, #12]
 80387d0:	683a      	ldr	r2, [r7, #0]
 80387d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80387d4:	683b      	ldr	r3, [r7, #0]
 80387d6:	687a      	ldr	r2, [r7, #4]
 80387d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80387da:	687b      	ldr	r3, [r7, #4]
 80387dc:	681b      	ldr	r3, [r3, #0]
 80387de:	1c5a      	adds	r2, r3, #1
 80387e0:	687b      	ldr	r3, [r7, #4]
 80387e2:	601a      	str	r2, [r3, #0]
}
 80387e4:	bf00      	nop
 80387e6:	3714      	adds	r7, #20
 80387e8:	46bd      	mov	sp, r7
 80387ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80387ee:	4770      	bx	lr

080387f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80387f0:	b480      	push	{r7}
 80387f2:	b085      	sub	sp, #20
 80387f4:	af00      	add	r7, sp, #0
 80387f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80387f8:	687b      	ldr	r3, [r7, #4]
 80387fa:	691b      	ldr	r3, [r3, #16]
 80387fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80387fe:	687b      	ldr	r3, [r7, #4]
 8038800:	685b      	ldr	r3, [r3, #4]
 8038802:	687a      	ldr	r2, [r7, #4]
 8038804:	6892      	ldr	r2, [r2, #8]
 8038806:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8038808:	687b      	ldr	r3, [r7, #4]
 803880a:	689b      	ldr	r3, [r3, #8]
 803880c:	687a      	ldr	r2, [r7, #4]
 803880e:	6852      	ldr	r2, [r2, #4]
 8038810:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8038812:	68fb      	ldr	r3, [r7, #12]
 8038814:	685b      	ldr	r3, [r3, #4]
 8038816:	687a      	ldr	r2, [r7, #4]
 8038818:	429a      	cmp	r2, r3
 803881a:	d103      	bne.n	8038824 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 803881c:	687b      	ldr	r3, [r7, #4]
 803881e:	689a      	ldr	r2, [r3, #8]
 8038820:	68fb      	ldr	r3, [r7, #12]
 8038822:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8038824:	687b      	ldr	r3, [r7, #4]
 8038826:	2200      	movs	r2, #0
 8038828:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 803882a:	68fb      	ldr	r3, [r7, #12]
 803882c:	681b      	ldr	r3, [r3, #0]
 803882e:	1e5a      	subs	r2, r3, #1
 8038830:	68fb      	ldr	r3, [r7, #12]
 8038832:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8038834:	68fb      	ldr	r3, [r7, #12]
 8038836:	681b      	ldr	r3, [r3, #0]
}
 8038838:	4618      	mov	r0, r3
 803883a:	3714      	adds	r7, #20
 803883c:	46bd      	mov	sp, r7
 803883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8038842:	4770      	bx	lr

08038844 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8038844:	b580      	push	{r7, lr}
 8038846:	b084      	sub	sp, #16
 8038848:	af00      	add	r7, sp, #0
 803884a:	6078      	str	r0, [r7, #4]
 803884c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 803884e:	687b      	ldr	r3, [r7, #4]
 8038850:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8038852:	68fb      	ldr	r3, [r7, #12]
 8038854:	2b00      	cmp	r3, #0
 8038856:	d109      	bne.n	803886c <xQueueGenericReset+0x28>
 8038858:	f04f 0350 	mov.w	r3, #80	; 0x50
 803885c:	f383 8811 	msr	BASEPRI, r3
 8038860:	f3bf 8f6f 	isb	sy
 8038864:	f3bf 8f4f 	dsb	sy
 8038868:	60bb      	str	r3, [r7, #8]
 803886a:	e7fe      	b.n	803886a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 803886c:	f002 ff0e 	bl	803b68c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038870:	68fb      	ldr	r3, [r7, #12]
 8038872:	681a      	ldr	r2, [r3, #0]
 8038874:	68fb      	ldr	r3, [r7, #12]
 8038876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038878:	68f9      	ldr	r1, [r7, #12]
 803887a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 803887c:	fb01 f303 	mul.w	r3, r1, r3
 8038880:	441a      	add	r2, r3
 8038882:	68fb      	ldr	r3, [r7, #12]
 8038884:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8038886:	68fb      	ldr	r3, [r7, #12]
 8038888:	2200      	movs	r2, #0
 803888a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 803888c:	68fb      	ldr	r3, [r7, #12]
 803888e:	681a      	ldr	r2, [r3, #0]
 8038890:	68fb      	ldr	r3, [r7, #12]
 8038892:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038894:	68fb      	ldr	r3, [r7, #12]
 8038896:	681a      	ldr	r2, [r3, #0]
 8038898:	68fb      	ldr	r3, [r7, #12]
 803889a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803889c:	3b01      	subs	r3, #1
 803889e:	68f9      	ldr	r1, [r7, #12]
 80388a0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80388a2:	fb01 f303 	mul.w	r3, r1, r3
 80388a6:	441a      	add	r2, r3
 80388a8:	68fb      	ldr	r3, [r7, #12]
 80388aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80388ac:	68fb      	ldr	r3, [r7, #12]
 80388ae:	22ff      	movs	r2, #255	; 0xff
 80388b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80388b4:	68fb      	ldr	r3, [r7, #12]
 80388b6:	22ff      	movs	r2, #255	; 0xff
 80388b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80388bc:	683b      	ldr	r3, [r7, #0]
 80388be:	2b00      	cmp	r3, #0
 80388c0:	d114      	bne.n	80388ec <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80388c2:	68fb      	ldr	r3, [r7, #12]
 80388c4:	691b      	ldr	r3, [r3, #16]
 80388c6:	2b00      	cmp	r3, #0
 80388c8:	d01a      	beq.n	8038900 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80388ca:	68fb      	ldr	r3, [r7, #12]
 80388cc:	3310      	adds	r3, #16
 80388ce:	4618      	mov	r0, r3
 80388d0:	f001 fc3c 	bl	803a14c <xTaskRemoveFromEventList>
 80388d4:	4603      	mov	r3, r0
 80388d6:	2b00      	cmp	r3, #0
 80388d8:	d012      	beq.n	8038900 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80388da:	4b0d      	ldr	r3, [pc, #52]	; (8038910 <xQueueGenericReset+0xcc>)
 80388dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80388e0:	601a      	str	r2, [r3, #0]
 80388e2:	f3bf 8f4f 	dsb	sy
 80388e6:	f3bf 8f6f 	isb	sy
 80388ea:	e009      	b.n	8038900 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80388ec:	68fb      	ldr	r3, [r7, #12]
 80388ee:	3310      	adds	r3, #16
 80388f0:	4618      	mov	r0, r3
 80388f2:	f7ff fef3 	bl	80386dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80388f6:	68fb      	ldr	r3, [r7, #12]
 80388f8:	3324      	adds	r3, #36	; 0x24
 80388fa:	4618      	mov	r0, r3
 80388fc:	f7ff feee 	bl	80386dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8038900:	f002 fef2 	bl	803b6e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8038904:	2301      	movs	r3, #1
}
 8038906:	4618      	mov	r0, r3
 8038908:	3710      	adds	r7, #16
 803890a:	46bd      	mov	sp, r7
 803890c:	bd80      	pop	{r7, pc}
 803890e:	bf00      	nop
 8038910:	e000ed04 	.word	0xe000ed04

08038914 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8038914:	b580      	push	{r7, lr}
 8038916:	b08e      	sub	sp, #56	; 0x38
 8038918:	af02      	add	r7, sp, #8
 803891a:	60f8      	str	r0, [r7, #12]
 803891c:	60b9      	str	r1, [r7, #8]
 803891e:	607a      	str	r2, [r7, #4]
 8038920:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8038922:	68fb      	ldr	r3, [r7, #12]
 8038924:	2b00      	cmp	r3, #0
 8038926:	d109      	bne.n	803893c <xQueueGenericCreateStatic+0x28>
 8038928:	f04f 0350 	mov.w	r3, #80	; 0x50
 803892c:	f383 8811 	msr	BASEPRI, r3
 8038930:	f3bf 8f6f 	isb	sy
 8038934:	f3bf 8f4f 	dsb	sy
 8038938:	62bb      	str	r3, [r7, #40]	; 0x28
 803893a:	e7fe      	b.n	803893a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 803893c:	683b      	ldr	r3, [r7, #0]
 803893e:	2b00      	cmp	r3, #0
 8038940:	d109      	bne.n	8038956 <xQueueGenericCreateStatic+0x42>
 8038942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038946:	f383 8811 	msr	BASEPRI, r3
 803894a:	f3bf 8f6f 	isb	sy
 803894e:	f3bf 8f4f 	dsb	sy
 8038952:	627b      	str	r3, [r7, #36]	; 0x24
 8038954:	e7fe      	b.n	8038954 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8038956:	687b      	ldr	r3, [r7, #4]
 8038958:	2b00      	cmp	r3, #0
 803895a:	d002      	beq.n	8038962 <xQueueGenericCreateStatic+0x4e>
 803895c:	68bb      	ldr	r3, [r7, #8]
 803895e:	2b00      	cmp	r3, #0
 8038960:	d001      	beq.n	8038966 <xQueueGenericCreateStatic+0x52>
 8038962:	2301      	movs	r3, #1
 8038964:	e000      	b.n	8038968 <xQueueGenericCreateStatic+0x54>
 8038966:	2300      	movs	r3, #0
 8038968:	2b00      	cmp	r3, #0
 803896a:	d109      	bne.n	8038980 <xQueueGenericCreateStatic+0x6c>
 803896c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038970:	f383 8811 	msr	BASEPRI, r3
 8038974:	f3bf 8f6f 	isb	sy
 8038978:	f3bf 8f4f 	dsb	sy
 803897c:	623b      	str	r3, [r7, #32]
 803897e:	e7fe      	b.n	803897e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8038980:	687b      	ldr	r3, [r7, #4]
 8038982:	2b00      	cmp	r3, #0
 8038984:	d102      	bne.n	803898c <xQueueGenericCreateStatic+0x78>
 8038986:	68bb      	ldr	r3, [r7, #8]
 8038988:	2b00      	cmp	r3, #0
 803898a:	d101      	bne.n	8038990 <xQueueGenericCreateStatic+0x7c>
 803898c:	2301      	movs	r3, #1
 803898e:	e000      	b.n	8038992 <xQueueGenericCreateStatic+0x7e>
 8038990:	2300      	movs	r3, #0
 8038992:	2b00      	cmp	r3, #0
 8038994:	d109      	bne.n	80389aa <xQueueGenericCreateStatic+0x96>
 8038996:	f04f 0350 	mov.w	r3, #80	; 0x50
 803899a:	f383 8811 	msr	BASEPRI, r3
 803899e:	f3bf 8f6f 	isb	sy
 80389a2:	f3bf 8f4f 	dsb	sy
 80389a6:	61fb      	str	r3, [r7, #28]
 80389a8:	e7fe      	b.n	80389a8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80389aa:	2350      	movs	r3, #80	; 0x50
 80389ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80389ae:	697b      	ldr	r3, [r7, #20]
 80389b0:	2b50      	cmp	r3, #80	; 0x50
 80389b2:	d009      	beq.n	80389c8 <xQueueGenericCreateStatic+0xb4>
 80389b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80389b8:	f383 8811 	msr	BASEPRI, r3
 80389bc:	f3bf 8f6f 	isb	sy
 80389c0:	f3bf 8f4f 	dsb	sy
 80389c4:	61bb      	str	r3, [r7, #24]
 80389c6:	e7fe      	b.n	80389c6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80389c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80389ca:	683b      	ldr	r3, [r7, #0]
 80389cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80389ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80389d0:	2b00      	cmp	r3, #0
 80389d2:	d00d      	beq.n	80389f0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80389d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80389d6:	2201      	movs	r2, #1
 80389d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80389dc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80389e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80389e2:	9300      	str	r3, [sp, #0]
 80389e4:	4613      	mov	r3, r2
 80389e6:	687a      	ldr	r2, [r7, #4]
 80389e8:	68b9      	ldr	r1, [r7, #8]
 80389ea:	68f8      	ldr	r0, [r7, #12]
 80389ec:	f000 f844 	bl	8038a78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80389f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80389f2:	4618      	mov	r0, r3
 80389f4:	3730      	adds	r7, #48	; 0x30
 80389f6:	46bd      	mov	sp, r7
 80389f8:	bd80      	pop	{r7, pc}

080389fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80389fa:	b580      	push	{r7, lr}
 80389fc:	b08a      	sub	sp, #40	; 0x28
 80389fe:	af02      	add	r7, sp, #8
 8038a00:	60f8      	str	r0, [r7, #12]
 8038a02:	60b9      	str	r1, [r7, #8]
 8038a04:	4613      	mov	r3, r2
 8038a06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8038a08:	68fb      	ldr	r3, [r7, #12]
 8038a0a:	2b00      	cmp	r3, #0
 8038a0c:	d109      	bne.n	8038a22 <xQueueGenericCreate+0x28>
 8038a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038a12:	f383 8811 	msr	BASEPRI, r3
 8038a16:	f3bf 8f6f 	isb	sy
 8038a1a:	f3bf 8f4f 	dsb	sy
 8038a1e:	613b      	str	r3, [r7, #16]
 8038a20:	e7fe      	b.n	8038a20 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8038a22:	68bb      	ldr	r3, [r7, #8]
 8038a24:	2b00      	cmp	r3, #0
 8038a26:	d102      	bne.n	8038a2e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8038a28:	2300      	movs	r3, #0
 8038a2a:	61fb      	str	r3, [r7, #28]
 8038a2c:	e004      	b.n	8038a38 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8038a2e:	68fb      	ldr	r3, [r7, #12]
 8038a30:	68ba      	ldr	r2, [r7, #8]
 8038a32:	fb02 f303 	mul.w	r3, r2, r3
 8038a36:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8038a38:	69fb      	ldr	r3, [r7, #28]
 8038a3a:	3350      	adds	r3, #80	; 0x50
 8038a3c:	4618      	mov	r0, r3
 8038a3e:	f002 ff3f 	bl	803b8c0 <pvPortMalloc>
 8038a42:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8038a44:	69bb      	ldr	r3, [r7, #24]
 8038a46:	2b00      	cmp	r3, #0
 8038a48:	d011      	beq.n	8038a6e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8038a4a:	69bb      	ldr	r3, [r7, #24]
 8038a4c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8038a4e:	697b      	ldr	r3, [r7, #20]
 8038a50:	3350      	adds	r3, #80	; 0x50
 8038a52:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8038a54:	69bb      	ldr	r3, [r7, #24]
 8038a56:	2200      	movs	r2, #0
 8038a58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8038a5c:	79fa      	ldrb	r2, [r7, #7]
 8038a5e:	69bb      	ldr	r3, [r7, #24]
 8038a60:	9300      	str	r3, [sp, #0]
 8038a62:	4613      	mov	r3, r2
 8038a64:	697a      	ldr	r2, [r7, #20]
 8038a66:	68b9      	ldr	r1, [r7, #8]
 8038a68:	68f8      	ldr	r0, [r7, #12]
 8038a6a:	f000 f805 	bl	8038a78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8038a6e:	69bb      	ldr	r3, [r7, #24]
	}
 8038a70:	4618      	mov	r0, r3
 8038a72:	3720      	adds	r7, #32
 8038a74:	46bd      	mov	sp, r7
 8038a76:	bd80      	pop	{r7, pc}

08038a78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8038a78:	b580      	push	{r7, lr}
 8038a7a:	b084      	sub	sp, #16
 8038a7c:	af00      	add	r7, sp, #0
 8038a7e:	60f8      	str	r0, [r7, #12]
 8038a80:	60b9      	str	r1, [r7, #8]
 8038a82:	607a      	str	r2, [r7, #4]
 8038a84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8038a86:	68bb      	ldr	r3, [r7, #8]
 8038a88:	2b00      	cmp	r3, #0
 8038a8a:	d103      	bne.n	8038a94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8038a8c:	69bb      	ldr	r3, [r7, #24]
 8038a8e:	69ba      	ldr	r2, [r7, #24]
 8038a90:	601a      	str	r2, [r3, #0]
 8038a92:	e002      	b.n	8038a9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8038a94:	69bb      	ldr	r3, [r7, #24]
 8038a96:	687a      	ldr	r2, [r7, #4]
 8038a98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8038a9a:	69bb      	ldr	r3, [r7, #24]
 8038a9c:	68fa      	ldr	r2, [r7, #12]
 8038a9e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8038aa0:	69bb      	ldr	r3, [r7, #24]
 8038aa2:	68ba      	ldr	r2, [r7, #8]
 8038aa4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8038aa6:	2101      	movs	r1, #1
 8038aa8:	69b8      	ldr	r0, [r7, #24]
 8038aaa:	f7ff fecb 	bl	8038844 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8038aae:	69bb      	ldr	r3, [r7, #24]
 8038ab0:	78fa      	ldrb	r2, [r7, #3]
 8038ab2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8038ab6:	bf00      	nop
 8038ab8:	3710      	adds	r7, #16
 8038aba:	46bd      	mov	sp, r7
 8038abc:	bd80      	pop	{r7, pc}

08038abe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8038abe:	b580      	push	{r7, lr}
 8038ac0:	b082      	sub	sp, #8
 8038ac2:	af00      	add	r7, sp, #0
 8038ac4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8038ac6:	687b      	ldr	r3, [r7, #4]
 8038ac8:	2b00      	cmp	r3, #0
 8038aca:	d00e      	beq.n	8038aea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8038acc:	687b      	ldr	r3, [r7, #4]
 8038ace:	2200      	movs	r2, #0
 8038ad0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8038ad2:	687b      	ldr	r3, [r7, #4]
 8038ad4:	2200      	movs	r2, #0
 8038ad6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8038ad8:	687b      	ldr	r3, [r7, #4]
 8038ada:	2200      	movs	r2, #0
 8038adc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8038ade:	2300      	movs	r3, #0
 8038ae0:	2200      	movs	r2, #0
 8038ae2:	2100      	movs	r1, #0
 8038ae4:	6878      	ldr	r0, [r7, #4]
 8038ae6:	f000 f89f 	bl	8038c28 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8038aea:	bf00      	nop
 8038aec:	3708      	adds	r7, #8
 8038aee:	46bd      	mov	sp, r7
 8038af0:	bd80      	pop	{r7, pc}

08038af2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8038af2:	b580      	push	{r7, lr}
 8038af4:	b086      	sub	sp, #24
 8038af6:	af00      	add	r7, sp, #0
 8038af8:	4603      	mov	r3, r0
 8038afa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038afc:	2301      	movs	r3, #1
 8038afe:	617b      	str	r3, [r7, #20]
 8038b00:	2300      	movs	r3, #0
 8038b02:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8038b04:	79fb      	ldrb	r3, [r7, #7]
 8038b06:	461a      	mov	r2, r3
 8038b08:	6939      	ldr	r1, [r7, #16]
 8038b0a:	6978      	ldr	r0, [r7, #20]
 8038b0c:	f7ff ff75 	bl	80389fa <xQueueGenericCreate>
 8038b10:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038b12:	68f8      	ldr	r0, [r7, #12]
 8038b14:	f7ff ffd3 	bl	8038abe <prvInitialiseMutex>

		return xNewQueue;
 8038b18:	68fb      	ldr	r3, [r7, #12]
	}
 8038b1a:	4618      	mov	r0, r3
 8038b1c:	3718      	adds	r7, #24
 8038b1e:	46bd      	mov	sp, r7
 8038b20:	bd80      	pop	{r7, pc}

08038b22 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8038b22:	b580      	push	{r7, lr}
 8038b24:	b088      	sub	sp, #32
 8038b26:	af02      	add	r7, sp, #8
 8038b28:	4603      	mov	r3, r0
 8038b2a:	6039      	str	r1, [r7, #0]
 8038b2c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8038b2e:	2301      	movs	r3, #1
 8038b30:	617b      	str	r3, [r7, #20]
 8038b32:	2300      	movs	r3, #0
 8038b34:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8038b36:	79fb      	ldrb	r3, [r7, #7]
 8038b38:	9300      	str	r3, [sp, #0]
 8038b3a:	683b      	ldr	r3, [r7, #0]
 8038b3c:	2200      	movs	r2, #0
 8038b3e:	6939      	ldr	r1, [r7, #16]
 8038b40:	6978      	ldr	r0, [r7, #20]
 8038b42:	f7ff fee7 	bl	8038914 <xQueueGenericCreateStatic>
 8038b46:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8038b48:	68f8      	ldr	r0, [r7, #12]
 8038b4a:	f7ff ffb8 	bl	8038abe <prvInitialiseMutex>

		return xNewQueue;
 8038b4e:	68fb      	ldr	r3, [r7, #12]
	}
 8038b50:	4618      	mov	r0, r3
 8038b52:	3718      	adds	r7, #24
 8038b54:	46bd      	mov	sp, r7
 8038b56:	bd80      	pop	{r7, pc}

08038b58 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8038b58:	b590      	push	{r4, r7, lr}
 8038b5a:	b087      	sub	sp, #28
 8038b5c:	af00      	add	r7, sp, #0
 8038b5e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038b60:	687b      	ldr	r3, [r7, #4]
 8038b62:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038b64:	693b      	ldr	r3, [r7, #16]
 8038b66:	2b00      	cmp	r3, #0
 8038b68:	d109      	bne.n	8038b7e <xQueueGiveMutexRecursive+0x26>
 8038b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038b6e:	f383 8811 	msr	BASEPRI, r3
 8038b72:	f3bf 8f6f 	isb	sy
 8038b76:	f3bf 8f4f 	dsb	sy
 8038b7a:	60fb      	str	r3, [r7, #12]
 8038b7c:	e7fe      	b.n	8038b7c <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038b7e:	693b      	ldr	r3, [r7, #16]
 8038b80:	689c      	ldr	r4, [r3, #8]
 8038b82:	f001 fd09 	bl	803a598 <xTaskGetCurrentTaskHandle>
 8038b86:	4603      	mov	r3, r0
 8038b88:	429c      	cmp	r4, r3
 8038b8a:	d111      	bne.n	8038bb0 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8038b8c:	693b      	ldr	r3, [r7, #16]
 8038b8e:	68db      	ldr	r3, [r3, #12]
 8038b90:	1e5a      	subs	r2, r3, #1
 8038b92:	693b      	ldr	r3, [r7, #16]
 8038b94:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8038b96:	693b      	ldr	r3, [r7, #16]
 8038b98:	68db      	ldr	r3, [r3, #12]
 8038b9a:	2b00      	cmp	r3, #0
 8038b9c:	d105      	bne.n	8038baa <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8038b9e:	2300      	movs	r3, #0
 8038ba0:	2200      	movs	r2, #0
 8038ba2:	2100      	movs	r1, #0
 8038ba4:	6938      	ldr	r0, [r7, #16]
 8038ba6:	f000 f83f 	bl	8038c28 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8038baa:	2301      	movs	r3, #1
 8038bac:	617b      	str	r3, [r7, #20]
 8038bae:	e001      	b.n	8038bb4 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8038bb0:	2300      	movs	r3, #0
 8038bb2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8038bb4:	697b      	ldr	r3, [r7, #20]
	}
 8038bb6:	4618      	mov	r0, r3
 8038bb8:	371c      	adds	r7, #28
 8038bba:	46bd      	mov	sp, r7
 8038bbc:	bd90      	pop	{r4, r7, pc}

08038bbe <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8038bbe:	b590      	push	{r4, r7, lr}
 8038bc0:	b087      	sub	sp, #28
 8038bc2:	af00      	add	r7, sp, #0
 8038bc4:	6078      	str	r0, [r7, #4]
 8038bc6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8038bc8:	687b      	ldr	r3, [r7, #4]
 8038bca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8038bcc:	693b      	ldr	r3, [r7, #16]
 8038bce:	2b00      	cmp	r3, #0
 8038bd0:	d109      	bne.n	8038be6 <xQueueTakeMutexRecursive+0x28>
 8038bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038bd6:	f383 8811 	msr	BASEPRI, r3
 8038bda:	f3bf 8f6f 	isb	sy
 8038bde:	f3bf 8f4f 	dsb	sy
 8038be2:	60fb      	str	r3, [r7, #12]
 8038be4:	e7fe      	b.n	8038be4 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8038be6:	693b      	ldr	r3, [r7, #16]
 8038be8:	689c      	ldr	r4, [r3, #8]
 8038bea:	f001 fcd5 	bl	803a598 <xTaskGetCurrentTaskHandle>
 8038bee:	4603      	mov	r3, r0
 8038bf0:	429c      	cmp	r4, r3
 8038bf2:	d107      	bne.n	8038c04 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038bf4:	693b      	ldr	r3, [r7, #16]
 8038bf6:	68db      	ldr	r3, [r3, #12]
 8038bf8:	1c5a      	adds	r2, r3, #1
 8038bfa:	693b      	ldr	r3, [r7, #16]
 8038bfc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8038bfe:	2301      	movs	r3, #1
 8038c00:	617b      	str	r3, [r7, #20]
 8038c02:	e00c      	b.n	8038c1e <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8038c04:	6839      	ldr	r1, [r7, #0]
 8038c06:	6938      	ldr	r0, [r7, #16]
 8038c08:	f000 fa78 	bl	80390fc <xQueueSemaphoreTake>
 8038c0c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8038c0e:	697b      	ldr	r3, [r7, #20]
 8038c10:	2b00      	cmp	r3, #0
 8038c12:	d004      	beq.n	8038c1e <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8038c14:	693b      	ldr	r3, [r7, #16]
 8038c16:	68db      	ldr	r3, [r3, #12]
 8038c18:	1c5a      	adds	r2, r3, #1
 8038c1a:	693b      	ldr	r3, [r7, #16]
 8038c1c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8038c1e:	697b      	ldr	r3, [r7, #20]
	}
 8038c20:	4618      	mov	r0, r3
 8038c22:	371c      	adds	r7, #28
 8038c24:	46bd      	mov	sp, r7
 8038c26:	bd90      	pop	{r4, r7, pc}

08038c28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8038c28:	b580      	push	{r7, lr}
 8038c2a:	b08e      	sub	sp, #56	; 0x38
 8038c2c:	af00      	add	r7, sp, #0
 8038c2e:	60f8      	str	r0, [r7, #12]
 8038c30:	60b9      	str	r1, [r7, #8]
 8038c32:	607a      	str	r2, [r7, #4]
 8038c34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8038c36:	2300      	movs	r3, #0
 8038c38:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038c3a:	68fb      	ldr	r3, [r7, #12]
 8038c3c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c40:	2b00      	cmp	r3, #0
 8038c42:	d109      	bne.n	8038c58 <xQueueGenericSend+0x30>
 8038c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038c48:	f383 8811 	msr	BASEPRI, r3
 8038c4c:	f3bf 8f6f 	isb	sy
 8038c50:	f3bf 8f4f 	dsb	sy
 8038c54:	62bb      	str	r3, [r7, #40]	; 0x28
 8038c56:	e7fe      	b.n	8038c56 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038c58:	68bb      	ldr	r3, [r7, #8]
 8038c5a:	2b00      	cmp	r3, #0
 8038c5c:	d103      	bne.n	8038c66 <xQueueGenericSend+0x3e>
 8038c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038c62:	2b00      	cmp	r3, #0
 8038c64:	d101      	bne.n	8038c6a <xQueueGenericSend+0x42>
 8038c66:	2301      	movs	r3, #1
 8038c68:	e000      	b.n	8038c6c <xQueueGenericSend+0x44>
 8038c6a:	2300      	movs	r3, #0
 8038c6c:	2b00      	cmp	r3, #0
 8038c6e:	d109      	bne.n	8038c84 <xQueueGenericSend+0x5c>
 8038c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038c74:	f383 8811 	msr	BASEPRI, r3
 8038c78:	f3bf 8f6f 	isb	sy
 8038c7c:	f3bf 8f4f 	dsb	sy
 8038c80:	627b      	str	r3, [r7, #36]	; 0x24
 8038c82:	e7fe      	b.n	8038c82 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038c84:	683b      	ldr	r3, [r7, #0]
 8038c86:	2b02      	cmp	r3, #2
 8038c88:	d103      	bne.n	8038c92 <xQueueGenericSend+0x6a>
 8038c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038c8e:	2b01      	cmp	r3, #1
 8038c90:	d101      	bne.n	8038c96 <xQueueGenericSend+0x6e>
 8038c92:	2301      	movs	r3, #1
 8038c94:	e000      	b.n	8038c98 <xQueueGenericSend+0x70>
 8038c96:	2300      	movs	r3, #0
 8038c98:	2b00      	cmp	r3, #0
 8038c9a:	d109      	bne.n	8038cb0 <xQueueGenericSend+0x88>
 8038c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038ca0:	f383 8811 	msr	BASEPRI, r3
 8038ca4:	f3bf 8f6f 	isb	sy
 8038ca8:	f3bf 8f4f 	dsb	sy
 8038cac:	623b      	str	r3, [r7, #32]
 8038cae:	e7fe      	b.n	8038cae <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038cb0:	f001 fc82 	bl	803a5b8 <xTaskGetSchedulerState>
 8038cb4:	4603      	mov	r3, r0
 8038cb6:	2b00      	cmp	r3, #0
 8038cb8:	d102      	bne.n	8038cc0 <xQueueGenericSend+0x98>
 8038cba:	687b      	ldr	r3, [r7, #4]
 8038cbc:	2b00      	cmp	r3, #0
 8038cbe:	d101      	bne.n	8038cc4 <xQueueGenericSend+0x9c>
 8038cc0:	2301      	movs	r3, #1
 8038cc2:	e000      	b.n	8038cc6 <xQueueGenericSend+0x9e>
 8038cc4:	2300      	movs	r3, #0
 8038cc6:	2b00      	cmp	r3, #0
 8038cc8:	d109      	bne.n	8038cde <xQueueGenericSend+0xb6>
 8038cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038cce:	f383 8811 	msr	BASEPRI, r3
 8038cd2:	f3bf 8f6f 	isb	sy
 8038cd6:	f3bf 8f4f 	dsb	sy
 8038cda:	61fb      	str	r3, [r7, #28]
 8038cdc:	e7fe      	b.n	8038cdc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038cde:	f002 fcd5 	bl	803b68c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038cea:	429a      	cmp	r2, r3
 8038cec:	d302      	bcc.n	8038cf4 <xQueueGenericSend+0xcc>
 8038cee:	683b      	ldr	r3, [r7, #0]
 8038cf0:	2b02      	cmp	r3, #2
 8038cf2:	d129      	bne.n	8038d48 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038cf4:	683a      	ldr	r2, [r7, #0]
 8038cf6:	68b9      	ldr	r1, [r7, #8]
 8038cf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038cfa:	f000 fb9c 	bl	8039436 <prvCopyDataToQueue>
 8038cfe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038d04:	2b00      	cmp	r3, #0
 8038d06:	d010      	beq.n	8038d2a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d0a:	3324      	adds	r3, #36	; 0x24
 8038d0c:	4618      	mov	r0, r3
 8038d0e:	f001 fa1d 	bl	803a14c <xTaskRemoveFromEventList>
 8038d12:	4603      	mov	r3, r0
 8038d14:	2b00      	cmp	r3, #0
 8038d16:	d013      	beq.n	8038d40 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8038d18:	4b3f      	ldr	r3, [pc, #252]	; (8038e18 <xQueueGenericSend+0x1f0>)
 8038d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038d1e:	601a      	str	r2, [r3, #0]
 8038d20:	f3bf 8f4f 	dsb	sy
 8038d24:	f3bf 8f6f 	isb	sy
 8038d28:	e00a      	b.n	8038d40 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8038d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038d2c:	2b00      	cmp	r3, #0
 8038d2e:	d007      	beq.n	8038d40 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8038d30:	4b39      	ldr	r3, [pc, #228]	; (8038e18 <xQueueGenericSend+0x1f0>)
 8038d32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038d36:	601a      	str	r2, [r3, #0]
 8038d38:	f3bf 8f4f 	dsb	sy
 8038d3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8038d40:	f002 fcd2 	bl	803b6e8 <vPortExitCritical>
				return pdPASS;
 8038d44:	2301      	movs	r3, #1
 8038d46:	e063      	b.n	8038e10 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8038d48:	687b      	ldr	r3, [r7, #4]
 8038d4a:	2b00      	cmp	r3, #0
 8038d4c:	d103      	bne.n	8038d56 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8038d4e:	f002 fccb 	bl	803b6e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8038d52:	2300      	movs	r3, #0
 8038d54:	e05c      	b.n	8038e10 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8038d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8038d58:	2b00      	cmp	r3, #0
 8038d5a:	d106      	bne.n	8038d6a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8038d5c:	f107 0314 	add.w	r3, r7, #20
 8038d60:	4618      	mov	r0, r3
 8038d62:	f001 fab5 	bl	803a2d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8038d66:	2301      	movs	r3, #1
 8038d68:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8038d6a:	f002 fcbd 	bl	803b6e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8038d6e:	f000 ff85 	bl	8039c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8038d72:	f002 fc8b 	bl	803b68c <vPortEnterCritical>
 8038d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8038d7c:	b25b      	sxtb	r3, r3
 8038d7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038d82:	d103      	bne.n	8038d8c <xQueueGenericSend+0x164>
 8038d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d86:	2200      	movs	r2, #0
 8038d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8038d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038d92:	b25b      	sxtb	r3, r3
 8038d94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038d98:	d103      	bne.n	8038da2 <xQueueGenericSend+0x17a>
 8038d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038d9c:	2200      	movs	r2, #0
 8038d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8038da2:	f002 fca1 	bl	803b6e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8038da6:	1d3a      	adds	r2, r7, #4
 8038da8:	f107 0314 	add.w	r3, r7, #20
 8038dac:	4611      	mov	r1, r2
 8038dae:	4618      	mov	r0, r3
 8038db0:	f001 faa4 	bl	803a2fc <xTaskCheckForTimeOut>
 8038db4:	4603      	mov	r3, r0
 8038db6:	2b00      	cmp	r3, #0
 8038db8:	d124      	bne.n	8038e04 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8038dba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038dbc:	f000 fc33 	bl	8039626 <prvIsQueueFull>
 8038dc0:	4603      	mov	r3, r0
 8038dc2:	2b00      	cmp	r3, #0
 8038dc4:	d018      	beq.n	8038df8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8038dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038dc8:	3310      	adds	r3, #16
 8038dca:	687a      	ldr	r2, [r7, #4]
 8038dcc:	4611      	mov	r1, r2
 8038dce:	4618      	mov	r0, r3
 8038dd0:	f001 f934 	bl	803a03c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8038dd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038dd6:	f000 fbbe 	bl	8039556 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8038dda:	f000 ff5d 	bl	8039c98 <xTaskResumeAll>
 8038dde:	4603      	mov	r3, r0
 8038de0:	2b00      	cmp	r3, #0
 8038de2:	f47f af7c 	bne.w	8038cde <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8038de6:	4b0c      	ldr	r3, [pc, #48]	; (8038e18 <xQueueGenericSend+0x1f0>)
 8038de8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8038dec:	601a      	str	r2, [r3, #0]
 8038dee:	f3bf 8f4f 	dsb	sy
 8038df2:	f3bf 8f6f 	isb	sy
 8038df6:	e772      	b.n	8038cde <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8038df8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038dfa:	f000 fbac 	bl	8039556 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8038dfe:	f000 ff4b 	bl	8039c98 <xTaskResumeAll>
 8038e02:	e76c      	b.n	8038cde <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8038e04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038e06:	f000 fba6 	bl	8039556 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8038e0a:	f000 ff45 	bl	8039c98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8038e0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8038e10:	4618      	mov	r0, r3
 8038e12:	3738      	adds	r7, #56	; 0x38
 8038e14:	46bd      	mov	sp, r7
 8038e16:	bd80      	pop	{r7, pc}
 8038e18:	e000ed04 	.word	0xe000ed04

08038e1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8038e1c:	b580      	push	{r7, lr}
 8038e1e:	b08e      	sub	sp, #56	; 0x38
 8038e20:	af00      	add	r7, sp, #0
 8038e22:	60f8      	str	r0, [r7, #12]
 8038e24:	60b9      	str	r1, [r7, #8]
 8038e26:	607a      	str	r2, [r7, #4]
 8038e28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8038e2a:	68fb      	ldr	r3, [r7, #12]
 8038e2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8038e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e30:	2b00      	cmp	r3, #0
 8038e32:	d109      	bne.n	8038e48 <xQueueGenericSendFromISR+0x2c>
 8038e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e38:	f383 8811 	msr	BASEPRI, r3
 8038e3c:	f3bf 8f6f 	isb	sy
 8038e40:	f3bf 8f4f 	dsb	sy
 8038e44:	627b      	str	r3, [r7, #36]	; 0x24
 8038e46:	e7fe      	b.n	8038e46 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038e48:	68bb      	ldr	r3, [r7, #8]
 8038e4a:	2b00      	cmp	r3, #0
 8038e4c:	d103      	bne.n	8038e56 <xQueueGenericSendFromISR+0x3a>
 8038e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038e52:	2b00      	cmp	r3, #0
 8038e54:	d101      	bne.n	8038e5a <xQueueGenericSendFromISR+0x3e>
 8038e56:	2301      	movs	r3, #1
 8038e58:	e000      	b.n	8038e5c <xQueueGenericSendFromISR+0x40>
 8038e5a:	2300      	movs	r3, #0
 8038e5c:	2b00      	cmp	r3, #0
 8038e5e:	d109      	bne.n	8038e74 <xQueueGenericSendFromISR+0x58>
 8038e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e64:	f383 8811 	msr	BASEPRI, r3
 8038e68:	f3bf 8f6f 	isb	sy
 8038e6c:	f3bf 8f4f 	dsb	sy
 8038e70:	623b      	str	r3, [r7, #32]
 8038e72:	e7fe      	b.n	8038e72 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8038e74:	683b      	ldr	r3, [r7, #0]
 8038e76:	2b02      	cmp	r3, #2
 8038e78:	d103      	bne.n	8038e82 <xQueueGenericSendFromISR+0x66>
 8038e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038e7e:	2b01      	cmp	r3, #1
 8038e80:	d101      	bne.n	8038e86 <xQueueGenericSendFromISR+0x6a>
 8038e82:	2301      	movs	r3, #1
 8038e84:	e000      	b.n	8038e88 <xQueueGenericSendFromISR+0x6c>
 8038e86:	2300      	movs	r3, #0
 8038e88:	2b00      	cmp	r3, #0
 8038e8a:	d109      	bne.n	8038ea0 <xQueueGenericSendFromISR+0x84>
 8038e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038e90:	f383 8811 	msr	BASEPRI, r3
 8038e94:	f3bf 8f6f 	isb	sy
 8038e98:	f3bf 8f4f 	dsb	sy
 8038e9c:	61fb      	str	r3, [r7, #28]
 8038e9e:	e7fe      	b.n	8038e9e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8038ea0:	f002 fcd0 	bl	803b844 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8038ea4:	f3ef 8211 	mrs	r2, BASEPRI
 8038ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038eac:	f383 8811 	msr	BASEPRI, r3
 8038eb0:	f3bf 8f6f 	isb	sy
 8038eb4:	f3bf 8f4f 	dsb	sy
 8038eb8:	61ba      	str	r2, [r7, #24]
 8038eba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8038ebc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8038ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8038ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8038ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8038ec8:	429a      	cmp	r2, r3
 8038eca:	d302      	bcc.n	8038ed2 <xQueueGenericSendFromISR+0xb6>
 8038ecc:	683b      	ldr	r3, [r7, #0]
 8038ece:	2b02      	cmp	r3, #2
 8038ed0:	d12c      	bne.n	8038f2c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8038ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ed4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8038ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8038edc:	683a      	ldr	r2, [r7, #0]
 8038ede:	68b9      	ldr	r1, [r7, #8]
 8038ee0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8038ee2:	f000 faa8 	bl	8039436 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8038ee6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8038eea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8038eee:	d112      	bne.n	8038f16 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8038ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8038ef4:	2b00      	cmp	r3, #0
 8038ef6:	d016      	beq.n	8038f26 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8038ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038efa:	3324      	adds	r3, #36	; 0x24
 8038efc:	4618      	mov	r0, r3
 8038efe:	f001 f925 	bl	803a14c <xTaskRemoveFromEventList>
 8038f02:	4603      	mov	r3, r0
 8038f04:	2b00      	cmp	r3, #0
 8038f06:	d00e      	beq.n	8038f26 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8038f08:	687b      	ldr	r3, [r7, #4]
 8038f0a:	2b00      	cmp	r3, #0
 8038f0c:	d00b      	beq.n	8038f26 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8038f0e:	687b      	ldr	r3, [r7, #4]
 8038f10:	2201      	movs	r2, #1
 8038f12:	601a      	str	r2, [r3, #0]
 8038f14:	e007      	b.n	8038f26 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8038f16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8038f1a:	3301      	adds	r3, #1
 8038f1c:	b2db      	uxtb	r3, r3
 8038f1e:	b25a      	sxtb	r2, r3
 8038f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8038f22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8038f26:	2301      	movs	r3, #1
 8038f28:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8038f2a:	e001      	b.n	8038f30 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8038f2c:	2300      	movs	r3, #0
 8038f2e:	637b      	str	r3, [r7, #52]	; 0x34
 8038f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8038f32:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8038f34:	693b      	ldr	r3, [r7, #16]
 8038f36:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8038f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8038f3c:	4618      	mov	r0, r3
 8038f3e:	3738      	adds	r7, #56	; 0x38
 8038f40:	46bd      	mov	sp, r7
 8038f42:	bd80      	pop	{r7, pc}

08038f44 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8038f44:	b580      	push	{r7, lr}
 8038f46:	b08c      	sub	sp, #48	; 0x30
 8038f48:	af00      	add	r7, sp, #0
 8038f4a:	60f8      	str	r0, [r7, #12]
 8038f4c:	60b9      	str	r1, [r7, #8]
 8038f4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8038f50:	2300      	movs	r3, #0
 8038f52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8038f54:	68fb      	ldr	r3, [r7, #12]
 8038f56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8038f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f5a:	2b00      	cmp	r3, #0
 8038f5c:	d109      	bne.n	8038f72 <xQueueReceive+0x2e>
	__asm volatile
 8038f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038f62:	f383 8811 	msr	BASEPRI, r3
 8038f66:	f3bf 8f6f 	isb	sy
 8038f6a:	f3bf 8f4f 	dsb	sy
 8038f6e:	623b      	str	r3, [r7, #32]
 8038f70:	e7fe      	b.n	8038f70 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8038f72:	68bb      	ldr	r3, [r7, #8]
 8038f74:	2b00      	cmp	r3, #0
 8038f76:	d103      	bne.n	8038f80 <xQueueReceive+0x3c>
 8038f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8038f7c:	2b00      	cmp	r3, #0
 8038f7e:	d101      	bne.n	8038f84 <xQueueReceive+0x40>
 8038f80:	2301      	movs	r3, #1
 8038f82:	e000      	b.n	8038f86 <xQueueReceive+0x42>
 8038f84:	2300      	movs	r3, #0
 8038f86:	2b00      	cmp	r3, #0
 8038f88:	d109      	bne.n	8038f9e <xQueueReceive+0x5a>
 8038f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038f8e:	f383 8811 	msr	BASEPRI, r3
 8038f92:	f3bf 8f6f 	isb	sy
 8038f96:	f3bf 8f4f 	dsb	sy
 8038f9a:	61fb      	str	r3, [r7, #28]
 8038f9c:	e7fe      	b.n	8038f9c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8038f9e:	f001 fb0b 	bl	803a5b8 <xTaskGetSchedulerState>
 8038fa2:	4603      	mov	r3, r0
 8038fa4:	2b00      	cmp	r3, #0
 8038fa6:	d102      	bne.n	8038fae <xQueueReceive+0x6a>
 8038fa8:	687b      	ldr	r3, [r7, #4]
 8038faa:	2b00      	cmp	r3, #0
 8038fac:	d101      	bne.n	8038fb2 <xQueueReceive+0x6e>
 8038fae:	2301      	movs	r3, #1
 8038fb0:	e000      	b.n	8038fb4 <xQueueReceive+0x70>
 8038fb2:	2300      	movs	r3, #0
 8038fb4:	2b00      	cmp	r3, #0
 8038fb6:	d109      	bne.n	8038fcc <xQueueReceive+0x88>
 8038fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8038fbc:	f383 8811 	msr	BASEPRI, r3
 8038fc0:	f3bf 8f6f 	isb	sy
 8038fc4:	f3bf 8f4f 	dsb	sy
 8038fc8:	61bb      	str	r3, [r7, #24]
 8038fca:	e7fe      	b.n	8038fca <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8038fcc:	f002 fb5e 	bl	803b68c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8038fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8038fd4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8038fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038fd8:	2b00      	cmp	r3, #0
 8038fda:	d01f      	beq.n	803901c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8038fdc:	68b9      	ldr	r1, [r7, #8]
 8038fde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8038fe0:	f000 fa93 	bl	803950a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8038fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8038fe6:	1e5a      	subs	r2, r3, #1
 8038fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fea:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8038fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038fee:	691b      	ldr	r3, [r3, #16]
 8038ff0:	2b00      	cmp	r3, #0
 8038ff2:	d00f      	beq.n	8039014 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8038ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8038ff6:	3310      	adds	r3, #16
 8038ff8:	4618      	mov	r0, r3
 8038ffa:	f001 f8a7 	bl	803a14c <xTaskRemoveFromEventList>
 8038ffe:	4603      	mov	r3, r0
 8039000:	2b00      	cmp	r3, #0
 8039002:	d007      	beq.n	8039014 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8039004:	4b3c      	ldr	r3, [pc, #240]	; (80390f8 <xQueueReceive+0x1b4>)
 8039006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803900a:	601a      	str	r2, [r3, #0]
 803900c:	f3bf 8f4f 	dsb	sy
 8039010:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8039014:	f002 fb68 	bl	803b6e8 <vPortExitCritical>
				return pdPASS;
 8039018:	2301      	movs	r3, #1
 803901a:	e069      	b.n	80390f0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 803901c:	687b      	ldr	r3, [r7, #4]
 803901e:	2b00      	cmp	r3, #0
 8039020:	d103      	bne.n	803902a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8039022:	f002 fb61 	bl	803b6e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8039026:	2300      	movs	r3, #0
 8039028:	e062      	b.n	80390f0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 803902a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803902c:	2b00      	cmp	r3, #0
 803902e:	d106      	bne.n	803903e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8039030:	f107 0310 	add.w	r3, r7, #16
 8039034:	4618      	mov	r0, r3
 8039036:	f001 f94b 	bl	803a2d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 803903a:	2301      	movs	r3, #1
 803903c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 803903e:	f002 fb53 	bl	803b6e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8039042:	f000 fe1b 	bl	8039c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8039046:	f002 fb21 	bl	803b68c <vPortEnterCritical>
 803904a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803904c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8039050:	b25b      	sxtb	r3, r3
 8039052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039056:	d103      	bne.n	8039060 <xQueueReceive+0x11c>
 8039058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803905a:	2200      	movs	r2, #0
 803905c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8039060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039062:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8039066:	b25b      	sxtb	r3, r3
 8039068:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803906c:	d103      	bne.n	8039076 <xQueueReceive+0x132>
 803906e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039070:	2200      	movs	r2, #0
 8039072:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8039076:	f002 fb37 	bl	803b6e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 803907a:	1d3a      	adds	r2, r7, #4
 803907c:	f107 0310 	add.w	r3, r7, #16
 8039080:	4611      	mov	r1, r2
 8039082:	4618      	mov	r0, r3
 8039084:	f001 f93a 	bl	803a2fc <xTaskCheckForTimeOut>
 8039088:	4603      	mov	r3, r0
 803908a:	2b00      	cmp	r3, #0
 803908c:	d123      	bne.n	80390d6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 803908e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8039090:	f000 fab3 	bl	80395fa <prvIsQueueEmpty>
 8039094:	4603      	mov	r3, r0
 8039096:	2b00      	cmp	r3, #0
 8039098:	d017      	beq.n	80390ca <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 803909a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803909c:	3324      	adds	r3, #36	; 0x24
 803909e:	687a      	ldr	r2, [r7, #4]
 80390a0:	4611      	mov	r1, r2
 80390a2:	4618      	mov	r0, r3
 80390a4:	f000 ffca 	bl	803a03c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80390a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80390aa:	f000 fa54 	bl	8039556 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80390ae:	f000 fdf3 	bl	8039c98 <xTaskResumeAll>
 80390b2:	4603      	mov	r3, r0
 80390b4:	2b00      	cmp	r3, #0
 80390b6:	d189      	bne.n	8038fcc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80390b8:	4b0f      	ldr	r3, [pc, #60]	; (80390f8 <xQueueReceive+0x1b4>)
 80390ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80390be:	601a      	str	r2, [r3, #0]
 80390c0:	f3bf 8f4f 	dsb	sy
 80390c4:	f3bf 8f6f 	isb	sy
 80390c8:	e780      	b.n	8038fcc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80390ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80390cc:	f000 fa43 	bl	8039556 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80390d0:	f000 fde2 	bl	8039c98 <xTaskResumeAll>
 80390d4:	e77a      	b.n	8038fcc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80390d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80390d8:	f000 fa3d 	bl	8039556 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80390dc:	f000 fddc 	bl	8039c98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80390e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80390e2:	f000 fa8a 	bl	80395fa <prvIsQueueEmpty>
 80390e6:	4603      	mov	r3, r0
 80390e8:	2b00      	cmp	r3, #0
 80390ea:	f43f af6f 	beq.w	8038fcc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80390ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80390f0:	4618      	mov	r0, r3
 80390f2:	3730      	adds	r7, #48	; 0x30
 80390f4:	46bd      	mov	sp, r7
 80390f6:	bd80      	pop	{r7, pc}
 80390f8:	e000ed04 	.word	0xe000ed04

080390fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80390fc:	b580      	push	{r7, lr}
 80390fe:	b08e      	sub	sp, #56	; 0x38
 8039100:	af00      	add	r7, sp, #0
 8039102:	6078      	str	r0, [r7, #4]
 8039104:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8039106:	2300      	movs	r3, #0
 8039108:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 803910a:	687b      	ldr	r3, [r7, #4]
 803910c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 803910e:	2300      	movs	r3, #0
 8039110:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8039112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039114:	2b00      	cmp	r3, #0
 8039116:	d109      	bne.n	803912c <xQueueSemaphoreTake+0x30>
 8039118:	f04f 0350 	mov.w	r3, #80	; 0x50
 803911c:	f383 8811 	msr	BASEPRI, r3
 8039120:	f3bf 8f6f 	isb	sy
 8039124:	f3bf 8f4f 	dsb	sy
 8039128:	623b      	str	r3, [r7, #32]
 803912a:	e7fe      	b.n	803912a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 803912c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803912e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039130:	2b00      	cmp	r3, #0
 8039132:	d009      	beq.n	8039148 <xQueueSemaphoreTake+0x4c>
 8039134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039138:	f383 8811 	msr	BASEPRI, r3
 803913c:	f3bf 8f6f 	isb	sy
 8039140:	f3bf 8f4f 	dsb	sy
 8039144:	61fb      	str	r3, [r7, #28]
 8039146:	e7fe      	b.n	8039146 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8039148:	f001 fa36 	bl	803a5b8 <xTaskGetSchedulerState>
 803914c:	4603      	mov	r3, r0
 803914e:	2b00      	cmp	r3, #0
 8039150:	d102      	bne.n	8039158 <xQueueSemaphoreTake+0x5c>
 8039152:	683b      	ldr	r3, [r7, #0]
 8039154:	2b00      	cmp	r3, #0
 8039156:	d101      	bne.n	803915c <xQueueSemaphoreTake+0x60>
 8039158:	2301      	movs	r3, #1
 803915a:	e000      	b.n	803915e <xQueueSemaphoreTake+0x62>
 803915c:	2300      	movs	r3, #0
 803915e:	2b00      	cmp	r3, #0
 8039160:	d109      	bne.n	8039176 <xQueueSemaphoreTake+0x7a>
 8039162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039166:	f383 8811 	msr	BASEPRI, r3
 803916a:	f3bf 8f6f 	isb	sy
 803916e:	f3bf 8f4f 	dsb	sy
 8039172:	61bb      	str	r3, [r7, #24]
 8039174:	e7fe      	b.n	8039174 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8039176:	f002 fa89 	bl	803b68c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 803917a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803917c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803917e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8039180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039182:	2b00      	cmp	r3, #0
 8039184:	d024      	beq.n	80391d0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8039186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039188:	1e5a      	subs	r2, r3, #1
 803918a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803918c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 803918e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039190:	681b      	ldr	r3, [r3, #0]
 8039192:	2b00      	cmp	r3, #0
 8039194:	d104      	bne.n	80391a0 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8039196:	f001 fb99 	bl	803a8cc <pvTaskIncrementMutexHeldCount>
 803919a:	4602      	mov	r2, r0
 803919c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803919e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80391a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391a2:	691b      	ldr	r3, [r3, #16]
 80391a4:	2b00      	cmp	r3, #0
 80391a6:	d00f      	beq.n	80391c8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80391a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80391aa:	3310      	adds	r3, #16
 80391ac:	4618      	mov	r0, r3
 80391ae:	f000 ffcd 	bl	803a14c <xTaskRemoveFromEventList>
 80391b2:	4603      	mov	r3, r0
 80391b4:	2b00      	cmp	r3, #0
 80391b6:	d007      	beq.n	80391c8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80391b8:	4b53      	ldr	r3, [pc, #332]	; (8039308 <xQueueSemaphoreTake+0x20c>)
 80391ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80391be:	601a      	str	r2, [r3, #0]
 80391c0:	f3bf 8f4f 	dsb	sy
 80391c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80391c8:	f002 fa8e 	bl	803b6e8 <vPortExitCritical>
				return pdPASS;
 80391cc:	2301      	movs	r3, #1
 80391ce:	e096      	b.n	80392fe <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80391d0:	683b      	ldr	r3, [r7, #0]
 80391d2:	2b00      	cmp	r3, #0
 80391d4:	d110      	bne.n	80391f8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80391d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80391d8:	2b00      	cmp	r3, #0
 80391da:	d009      	beq.n	80391f0 <xQueueSemaphoreTake+0xf4>
 80391dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80391e0:	f383 8811 	msr	BASEPRI, r3
 80391e4:	f3bf 8f6f 	isb	sy
 80391e8:	f3bf 8f4f 	dsb	sy
 80391ec:	617b      	str	r3, [r7, #20]
 80391ee:	e7fe      	b.n	80391ee <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80391f0:	f002 fa7a 	bl	803b6e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80391f4:	2300      	movs	r3, #0
 80391f6:	e082      	b.n	80392fe <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80391f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80391fa:	2b00      	cmp	r3, #0
 80391fc:	d106      	bne.n	803920c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80391fe:	f107 030c 	add.w	r3, r7, #12
 8039202:	4618      	mov	r0, r3
 8039204:	f001 f864 	bl	803a2d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8039208:	2301      	movs	r3, #1
 803920a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 803920c:	f002 fa6c 	bl	803b6e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8039210:	f000 fd34 	bl	8039c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8039214:	f002 fa3a 	bl	803b68c <vPortEnterCritical>
 8039218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803921a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 803921e:	b25b      	sxtb	r3, r3
 8039220:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039224:	d103      	bne.n	803922e <xQueueSemaphoreTake+0x132>
 8039226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039228:	2200      	movs	r2, #0
 803922a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 803922e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039230:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8039234:	b25b      	sxtb	r3, r3
 8039236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803923a:	d103      	bne.n	8039244 <xQueueSemaphoreTake+0x148>
 803923c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803923e:	2200      	movs	r2, #0
 8039240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8039244:	f002 fa50 	bl	803b6e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8039248:	463a      	mov	r2, r7
 803924a:	f107 030c 	add.w	r3, r7, #12
 803924e:	4611      	mov	r1, r2
 8039250:	4618      	mov	r0, r3
 8039252:	f001 f853 	bl	803a2fc <xTaskCheckForTimeOut>
 8039256:	4603      	mov	r3, r0
 8039258:	2b00      	cmp	r3, #0
 803925a:	d132      	bne.n	80392c2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 803925c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 803925e:	f000 f9cc 	bl	80395fa <prvIsQueueEmpty>
 8039262:	4603      	mov	r3, r0
 8039264:	2b00      	cmp	r3, #0
 8039266:	d026      	beq.n	80392b6 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8039268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803926a:	681b      	ldr	r3, [r3, #0]
 803926c:	2b00      	cmp	r3, #0
 803926e:	d109      	bne.n	8039284 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8039270:	f002 fa0c 	bl	803b68c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8039274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039276:	689b      	ldr	r3, [r3, #8]
 8039278:	4618      	mov	r0, r3
 803927a:	f001 f9bb 	bl	803a5f4 <xTaskPriorityInherit>
 803927e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8039280:	f002 fa32 	bl	803b6e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8039284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039286:	3324      	adds	r3, #36	; 0x24
 8039288:	683a      	ldr	r2, [r7, #0]
 803928a:	4611      	mov	r1, r2
 803928c:	4618      	mov	r0, r3
 803928e:	f000 fed5 	bl	803a03c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8039292:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8039294:	f000 f95f 	bl	8039556 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8039298:	f000 fcfe 	bl	8039c98 <xTaskResumeAll>
 803929c:	4603      	mov	r3, r0
 803929e:	2b00      	cmp	r3, #0
 80392a0:	f47f af69 	bne.w	8039176 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80392a4:	4b18      	ldr	r3, [pc, #96]	; (8039308 <xQueueSemaphoreTake+0x20c>)
 80392a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80392aa:	601a      	str	r2, [r3, #0]
 80392ac:	f3bf 8f4f 	dsb	sy
 80392b0:	f3bf 8f6f 	isb	sy
 80392b4:	e75f      	b.n	8039176 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80392b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80392b8:	f000 f94d 	bl	8039556 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80392bc:	f000 fcec 	bl	8039c98 <xTaskResumeAll>
 80392c0:	e759      	b.n	8039176 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80392c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80392c4:	f000 f947 	bl	8039556 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80392c8:	f000 fce6 	bl	8039c98 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80392cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80392ce:	f000 f994 	bl	80395fa <prvIsQueueEmpty>
 80392d2:	4603      	mov	r3, r0
 80392d4:	2b00      	cmp	r3, #0
 80392d6:	f43f af4e 	beq.w	8039176 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80392da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80392dc:	2b00      	cmp	r3, #0
 80392de:	d00d      	beq.n	80392fc <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80392e0:	f002 f9d4 	bl	803b68c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80392e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80392e6:	f000 f88e 	bl	8039406 <prvGetDisinheritPriorityAfterTimeout>
 80392ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80392ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80392ee:	689b      	ldr	r3, [r3, #8]
 80392f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80392f2:	4618      	mov	r0, r3
 80392f4:	f001 fa52 	bl	803a79c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80392f8:	f002 f9f6 	bl	803b6e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80392fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80392fe:	4618      	mov	r0, r3
 8039300:	3738      	adds	r7, #56	; 0x38
 8039302:	46bd      	mov	sp, r7
 8039304:	bd80      	pop	{r7, pc}
 8039306:	bf00      	nop
 8039308:	e000ed04 	.word	0xe000ed04

0803930c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 803930c:	b580      	push	{r7, lr}
 803930e:	b08e      	sub	sp, #56	; 0x38
 8039310:	af00      	add	r7, sp, #0
 8039312:	60f8      	str	r0, [r7, #12]
 8039314:	60b9      	str	r1, [r7, #8]
 8039316:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8039318:	68fb      	ldr	r3, [r7, #12]
 803931a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 803931c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803931e:	2b00      	cmp	r3, #0
 8039320:	d109      	bne.n	8039336 <xQueueReceiveFromISR+0x2a>
 8039322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039326:	f383 8811 	msr	BASEPRI, r3
 803932a:	f3bf 8f6f 	isb	sy
 803932e:	f3bf 8f4f 	dsb	sy
 8039332:	623b      	str	r3, [r7, #32]
 8039334:	e7fe      	b.n	8039334 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8039336:	68bb      	ldr	r3, [r7, #8]
 8039338:	2b00      	cmp	r3, #0
 803933a:	d103      	bne.n	8039344 <xQueueReceiveFromISR+0x38>
 803933c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803933e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039340:	2b00      	cmp	r3, #0
 8039342:	d101      	bne.n	8039348 <xQueueReceiveFromISR+0x3c>
 8039344:	2301      	movs	r3, #1
 8039346:	e000      	b.n	803934a <xQueueReceiveFromISR+0x3e>
 8039348:	2300      	movs	r3, #0
 803934a:	2b00      	cmp	r3, #0
 803934c:	d109      	bne.n	8039362 <xQueueReceiveFromISR+0x56>
 803934e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039352:	f383 8811 	msr	BASEPRI, r3
 8039356:	f3bf 8f6f 	isb	sy
 803935a:	f3bf 8f4f 	dsb	sy
 803935e:	61fb      	str	r3, [r7, #28]
 8039360:	e7fe      	b.n	8039360 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8039362:	f002 fa6f 	bl	803b844 <vPortValidateInterruptPriority>
	__asm volatile
 8039366:	f3ef 8211 	mrs	r2, BASEPRI
 803936a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803936e:	f383 8811 	msr	BASEPRI, r3
 8039372:	f3bf 8f6f 	isb	sy
 8039376:	f3bf 8f4f 	dsb	sy
 803937a:	61ba      	str	r2, [r7, #24]
 803937c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 803937e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8039380:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8039382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8039386:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8039388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803938a:	2b00      	cmp	r3, #0
 803938c:	d02f      	beq.n	80393ee <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 803938e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039390:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8039394:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8039398:	68b9      	ldr	r1, [r7, #8]
 803939a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 803939c:	f000 f8b5 	bl	803950a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80393a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80393a2:	1e5a      	subs	r2, r3, #1
 80393a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80393a6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80393a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80393ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80393b0:	d112      	bne.n	80393d8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80393b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80393b4:	691b      	ldr	r3, [r3, #16]
 80393b6:	2b00      	cmp	r3, #0
 80393b8:	d016      	beq.n	80393e8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80393ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80393bc:	3310      	adds	r3, #16
 80393be:	4618      	mov	r0, r3
 80393c0:	f000 fec4 	bl	803a14c <xTaskRemoveFromEventList>
 80393c4:	4603      	mov	r3, r0
 80393c6:	2b00      	cmp	r3, #0
 80393c8:	d00e      	beq.n	80393e8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80393ca:	687b      	ldr	r3, [r7, #4]
 80393cc:	2b00      	cmp	r3, #0
 80393ce:	d00b      	beq.n	80393e8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80393d0:	687b      	ldr	r3, [r7, #4]
 80393d2:	2201      	movs	r2, #1
 80393d4:	601a      	str	r2, [r3, #0]
 80393d6:	e007      	b.n	80393e8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80393d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80393dc:	3301      	adds	r3, #1
 80393de:	b2db      	uxtb	r3, r3
 80393e0:	b25a      	sxtb	r2, r3
 80393e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80393e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80393e8:	2301      	movs	r3, #1
 80393ea:	637b      	str	r3, [r7, #52]	; 0x34
 80393ec:	e001      	b.n	80393f2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80393ee:	2300      	movs	r3, #0
 80393f0:	637b      	str	r3, [r7, #52]	; 0x34
 80393f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80393f4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80393f6:	693b      	ldr	r3, [r7, #16]
 80393f8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80393fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80393fe:	4618      	mov	r0, r3
 8039400:	3738      	adds	r7, #56	; 0x38
 8039402:	46bd      	mov	sp, r7
 8039404:	bd80      	pop	{r7, pc}

08039406 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8039406:	b480      	push	{r7}
 8039408:	b085      	sub	sp, #20
 803940a:	af00      	add	r7, sp, #0
 803940c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 803940e:	687b      	ldr	r3, [r7, #4]
 8039410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8039412:	2b00      	cmp	r3, #0
 8039414:	d006      	beq.n	8039424 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8039416:	687b      	ldr	r3, [r7, #4]
 8039418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803941a:	681b      	ldr	r3, [r3, #0]
 803941c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8039420:	60fb      	str	r3, [r7, #12]
 8039422:	e001      	b.n	8039428 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8039424:	2300      	movs	r3, #0
 8039426:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8039428:	68fb      	ldr	r3, [r7, #12]
	}
 803942a:	4618      	mov	r0, r3
 803942c:	3714      	adds	r7, #20
 803942e:	46bd      	mov	sp, r7
 8039430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039434:	4770      	bx	lr

08039436 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8039436:	b580      	push	{r7, lr}
 8039438:	b086      	sub	sp, #24
 803943a:	af00      	add	r7, sp, #0
 803943c:	60f8      	str	r0, [r7, #12]
 803943e:	60b9      	str	r1, [r7, #8]
 8039440:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8039442:	2300      	movs	r3, #0
 8039444:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8039446:	68fb      	ldr	r3, [r7, #12]
 8039448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803944a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 803944c:	68fb      	ldr	r3, [r7, #12]
 803944e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039450:	2b00      	cmp	r3, #0
 8039452:	d10d      	bne.n	8039470 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8039454:	68fb      	ldr	r3, [r7, #12]
 8039456:	681b      	ldr	r3, [r3, #0]
 8039458:	2b00      	cmp	r3, #0
 803945a:	d14d      	bne.n	80394f8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 803945c:	68fb      	ldr	r3, [r7, #12]
 803945e:	689b      	ldr	r3, [r3, #8]
 8039460:	4618      	mov	r0, r3
 8039462:	f001 f92f 	bl	803a6c4 <xTaskPriorityDisinherit>
 8039466:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8039468:	68fb      	ldr	r3, [r7, #12]
 803946a:	2200      	movs	r2, #0
 803946c:	609a      	str	r2, [r3, #8]
 803946e:	e043      	b.n	80394f8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8039470:	687b      	ldr	r3, [r7, #4]
 8039472:	2b00      	cmp	r3, #0
 8039474:	d119      	bne.n	80394aa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8039476:	68fb      	ldr	r3, [r7, #12]
 8039478:	6858      	ldr	r0, [r3, #4]
 803947a:	68fb      	ldr	r3, [r7, #12]
 803947c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803947e:	461a      	mov	r2, r3
 8039480:	68b9      	ldr	r1, [r7, #8]
 8039482:	f006 fa58 	bl	803f936 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8039486:	68fb      	ldr	r3, [r7, #12]
 8039488:	685a      	ldr	r2, [r3, #4]
 803948a:	68fb      	ldr	r3, [r7, #12]
 803948c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 803948e:	441a      	add	r2, r3
 8039490:	68fb      	ldr	r3, [r7, #12]
 8039492:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8039494:	68fb      	ldr	r3, [r7, #12]
 8039496:	685a      	ldr	r2, [r3, #4]
 8039498:	68fb      	ldr	r3, [r7, #12]
 803949a:	689b      	ldr	r3, [r3, #8]
 803949c:	429a      	cmp	r2, r3
 803949e:	d32b      	bcc.n	80394f8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80394a0:	68fb      	ldr	r3, [r7, #12]
 80394a2:	681a      	ldr	r2, [r3, #0]
 80394a4:	68fb      	ldr	r3, [r7, #12]
 80394a6:	605a      	str	r2, [r3, #4]
 80394a8:	e026      	b.n	80394f8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80394aa:	68fb      	ldr	r3, [r7, #12]
 80394ac:	68d8      	ldr	r0, [r3, #12]
 80394ae:	68fb      	ldr	r3, [r7, #12]
 80394b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394b2:	461a      	mov	r2, r3
 80394b4:	68b9      	ldr	r1, [r7, #8]
 80394b6:	f006 fa3e 	bl	803f936 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80394ba:	68fb      	ldr	r3, [r7, #12]
 80394bc:	68da      	ldr	r2, [r3, #12]
 80394be:	68fb      	ldr	r3, [r7, #12]
 80394c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394c2:	425b      	negs	r3, r3
 80394c4:	441a      	add	r2, r3
 80394c6:	68fb      	ldr	r3, [r7, #12]
 80394c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80394ca:	68fb      	ldr	r3, [r7, #12]
 80394cc:	68da      	ldr	r2, [r3, #12]
 80394ce:	68fb      	ldr	r3, [r7, #12]
 80394d0:	681b      	ldr	r3, [r3, #0]
 80394d2:	429a      	cmp	r2, r3
 80394d4:	d207      	bcs.n	80394e6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80394d6:	68fb      	ldr	r3, [r7, #12]
 80394d8:	689a      	ldr	r2, [r3, #8]
 80394da:	68fb      	ldr	r3, [r7, #12]
 80394dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80394de:	425b      	negs	r3, r3
 80394e0:	441a      	add	r2, r3
 80394e2:	68fb      	ldr	r3, [r7, #12]
 80394e4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80394e6:	687b      	ldr	r3, [r7, #4]
 80394e8:	2b02      	cmp	r3, #2
 80394ea:	d105      	bne.n	80394f8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80394ec:	693b      	ldr	r3, [r7, #16]
 80394ee:	2b00      	cmp	r3, #0
 80394f0:	d002      	beq.n	80394f8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80394f2:	693b      	ldr	r3, [r7, #16]
 80394f4:	3b01      	subs	r3, #1
 80394f6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80394f8:	693b      	ldr	r3, [r7, #16]
 80394fa:	1c5a      	adds	r2, r3, #1
 80394fc:	68fb      	ldr	r3, [r7, #12]
 80394fe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8039500:	697b      	ldr	r3, [r7, #20]
}
 8039502:	4618      	mov	r0, r3
 8039504:	3718      	adds	r7, #24
 8039506:	46bd      	mov	sp, r7
 8039508:	bd80      	pop	{r7, pc}

0803950a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 803950a:	b580      	push	{r7, lr}
 803950c:	b082      	sub	sp, #8
 803950e:	af00      	add	r7, sp, #0
 8039510:	6078      	str	r0, [r7, #4]
 8039512:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8039514:	687b      	ldr	r3, [r7, #4]
 8039516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039518:	2b00      	cmp	r3, #0
 803951a:	d018      	beq.n	803954e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 803951c:	687b      	ldr	r3, [r7, #4]
 803951e:	68da      	ldr	r2, [r3, #12]
 8039520:	687b      	ldr	r3, [r7, #4]
 8039522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039524:	441a      	add	r2, r3
 8039526:	687b      	ldr	r3, [r7, #4]
 8039528:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 803952a:	687b      	ldr	r3, [r7, #4]
 803952c:	68da      	ldr	r2, [r3, #12]
 803952e:	687b      	ldr	r3, [r7, #4]
 8039530:	689b      	ldr	r3, [r3, #8]
 8039532:	429a      	cmp	r2, r3
 8039534:	d303      	bcc.n	803953e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8039536:	687b      	ldr	r3, [r7, #4]
 8039538:	681a      	ldr	r2, [r3, #0]
 803953a:	687b      	ldr	r3, [r7, #4]
 803953c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 803953e:	687b      	ldr	r3, [r7, #4]
 8039540:	68d9      	ldr	r1, [r3, #12]
 8039542:	687b      	ldr	r3, [r7, #4]
 8039544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8039546:	461a      	mov	r2, r3
 8039548:	6838      	ldr	r0, [r7, #0]
 803954a:	f006 f9f4 	bl	803f936 <memcpy>
	}
}
 803954e:	bf00      	nop
 8039550:	3708      	adds	r7, #8
 8039552:	46bd      	mov	sp, r7
 8039554:	bd80      	pop	{r7, pc}

08039556 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8039556:	b580      	push	{r7, lr}
 8039558:	b084      	sub	sp, #16
 803955a:	af00      	add	r7, sp, #0
 803955c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 803955e:	f002 f895 	bl	803b68c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8039562:	687b      	ldr	r3, [r7, #4]
 8039564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8039568:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 803956a:	e011      	b.n	8039590 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 803956c:	687b      	ldr	r3, [r7, #4]
 803956e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8039570:	2b00      	cmp	r3, #0
 8039572:	d012      	beq.n	803959a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8039574:	687b      	ldr	r3, [r7, #4]
 8039576:	3324      	adds	r3, #36	; 0x24
 8039578:	4618      	mov	r0, r3
 803957a:	f000 fde7 	bl	803a14c <xTaskRemoveFromEventList>
 803957e:	4603      	mov	r3, r0
 8039580:	2b00      	cmp	r3, #0
 8039582:	d001      	beq.n	8039588 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8039584:	f000 ff2a 	bl	803a3dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8039588:	7bfb      	ldrb	r3, [r7, #15]
 803958a:	3b01      	subs	r3, #1
 803958c:	b2db      	uxtb	r3, r3
 803958e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8039590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8039594:	2b00      	cmp	r3, #0
 8039596:	dce9      	bgt.n	803956c <prvUnlockQueue+0x16>
 8039598:	e000      	b.n	803959c <prvUnlockQueue+0x46>
					break;
 803959a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 803959c:	687b      	ldr	r3, [r7, #4]
 803959e:	22ff      	movs	r2, #255	; 0xff
 80395a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80395a4:	f002 f8a0 	bl	803b6e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80395a8:	f002 f870 	bl	803b68c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80395ac:	687b      	ldr	r3, [r7, #4]
 80395ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80395b2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80395b4:	e011      	b.n	80395da <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80395b6:	687b      	ldr	r3, [r7, #4]
 80395b8:	691b      	ldr	r3, [r3, #16]
 80395ba:	2b00      	cmp	r3, #0
 80395bc:	d012      	beq.n	80395e4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80395be:	687b      	ldr	r3, [r7, #4]
 80395c0:	3310      	adds	r3, #16
 80395c2:	4618      	mov	r0, r3
 80395c4:	f000 fdc2 	bl	803a14c <xTaskRemoveFromEventList>
 80395c8:	4603      	mov	r3, r0
 80395ca:	2b00      	cmp	r3, #0
 80395cc:	d001      	beq.n	80395d2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80395ce:	f000 ff05 	bl	803a3dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80395d2:	7bbb      	ldrb	r3, [r7, #14]
 80395d4:	3b01      	subs	r3, #1
 80395d6:	b2db      	uxtb	r3, r3
 80395d8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80395da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80395de:	2b00      	cmp	r3, #0
 80395e0:	dce9      	bgt.n	80395b6 <prvUnlockQueue+0x60>
 80395e2:	e000      	b.n	80395e6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80395e4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80395e6:	687b      	ldr	r3, [r7, #4]
 80395e8:	22ff      	movs	r2, #255	; 0xff
 80395ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80395ee:	f002 f87b 	bl	803b6e8 <vPortExitCritical>
}
 80395f2:	bf00      	nop
 80395f4:	3710      	adds	r7, #16
 80395f6:	46bd      	mov	sp, r7
 80395f8:	bd80      	pop	{r7, pc}

080395fa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80395fa:	b580      	push	{r7, lr}
 80395fc:	b084      	sub	sp, #16
 80395fe:	af00      	add	r7, sp, #0
 8039600:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8039602:	f002 f843 	bl	803b68c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8039606:	687b      	ldr	r3, [r7, #4]
 8039608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 803960a:	2b00      	cmp	r3, #0
 803960c:	d102      	bne.n	8039614 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 803960e:	2301      	movs	r3, #1
 8039610:	60fb      	str	r3, [r7, #12]
 8039612:	e001      	b.n	8039618 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8039614:	2300      	movs	r3, #0
 8039616:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8039618:	f002 f866 	bl	803b6e8 <vPortExitCritical>

	return xReturn;
 803961c:	68fb      	ldr	r3, [r7, #12]
}
 803961e:	4618      	mov	r0, r3
 8039620:	3710      	adds	r7, #16
 8039622:	46bd      	mov	sp, r7
 8039624:	bd80      	pop	{r7, pc}

08039626 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8039626:	b580      	push	{r7, lr}
 8039628:	b084      	sub	sp, #16
 803962a:	af00      	add	r7, sp, #0
 803962c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 803962e:	f002 f82d 	bl	803b68c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8039632:	687b      	ldr	r3, [r7, #4]
 8039634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8039636:	687b      	ldr	r3, [r7, #4]
 8039638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 803963a:	429a      	cmp	r2, r3
 803963c:	d102      	bne.n	8039644 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 803963e:	2301      	movs	r3, #1
 8039640:	60fb      	str	r3, [r7, #12]
 8039642:	e001      	b.n	8039648 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8039644:	2300      	movs	r3, #0
 8039646:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8039648:	f002 f84e 	bl	803b6e8 <vPortExitCritical>

	return xReturn;
 803964c:	68fb      	ldr	r3, [r7, #12]
}
 803964e:	4618      	mov	r0, r3
 8039650:	3710      	adds	r7, #16
 8039652:	46bd      	mov	sp, r7
 8039654:	bd80      	pop	{r7, pc}
	...

08039658 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8039658:	b480      	push	{r7}
 803965a:	b085      	sub	sp, #20
 803965c:	af00      	add	r7, sp, #0
 803965e:	6078      	str	r0, [r7, #4]
 8039660:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8039662:	2300      	movs	r3, #0
 8039664:	60fb      	str	r3, [r7, #12]
 8039666:	e014      	b.n	8039692 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8039668:	4a0e      	ldr	r2, [pc, #56]	; (80396a4 <vQueueAddToRegistry+0x4c>)
 803966a:	68fb      	ldr	r3, [r7, #12]
 803966c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8039670:	2b00      	cmp	r3, #0
 8039672:	d10b      	bne.n	803968c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8039674:	490b      	ldr	r1, [pc, #44]	; (80396a4 <vQueueAddToRegistry+0x4c>)
 8039676:	68fb      	ldr	r3, [r7, #12]
 8039678:	683a      	ldr	r2, [r7, #0]
 803967a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 803967e:	4a09      	ldr	r2, [pc, #36]	; (80396a4 <vQueueAddToRegistry+0x4c>)
 8039680:	68fb      	ldr	r3, [r7, #12]
 8039682:	00db      	lsls	r3, r3, #3
 8039684:	4413      	add	r3, r2
 8039686:	687a      	ldr	r2, [r7, #4]
 8039688:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 803968a:	e005      	b.n	8039698 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 803968c:	68fb      	ldr	r3, [r7, #12]
 803968e:	3301      	adds	r3, #1
 8039690:	60fb      	str	r3, [r7, #12]
 8039692:	68fb      	ldr	r3, [r7, #12]
 8039694:	2b07      	cmp	r3, #7
 8039696:	d9e7      	bls.n	8039668 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8039698:	bf00      	nop
 803969a:	3714      	adds	r7, #20
 803969c:	46bd      	mov	sp, r7
 803969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80396a2:	4770      	bx	lr
 80396a4:	20008aa4 	.word	0x20008aa4

080396a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80396a8:	b580      	push	{r7, lr}
 80396aa:	b086      	sub	sp, #24
 80396ac:	af00      	add	r7, sp, #0
 80396ae:	60f8      	str	r0, [r7, #12]
 80396b0:	60b9      	str	r1, [r7, #8]
 80396b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80396b4:	68fb      	ldr	r3, [r7, #12]
 80396b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80396b8:	f001 ffe8 	bl	803b68c <vPortEnterCritical>
 80396bc:	697b      	ldr	r3, [r7, #20]
 80396be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80396c2:	b25b      	sxtb	r3, r3
 80396c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80396c8:	d103      	bne.n	80396d2 <vQueueWaitForMessageRestricted+0x2a>
 80396ca:	697b      	ldr	r3, [r7, #20]
 80396cc:	2200      	movs	r2, #0
 80396ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80396d2:	697b      	ldr	r3, [r7, #20]
 80396d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80396d8:	b25b      	sxtb	r3, r3
 80396da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80396de:	d103      	bne.n	80396e8 <vQueueWaitForMessageRestricted+0x40>
 80396e0:	697b      	ldr	r3, [r7, #20]
 80396e2:	2200      	movs	r2, #0
 80396e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80396e8:	f001 fffe 	bl	803b6e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80396ec:	697b      	ldr	r3, [r7, #20]
 80396ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80396f0:	2b00      	cmp	r3, #0
 80396f2:	d106      	bne.n	8039702 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80396f4:	697b      	ldr	r3, [r7, #20]
 80396f6:	3324      	adds	r3, #36	; 0x24
 80396f8:	687a      	ldr	r2, [r7, #4]
 80396fa:	68b9      	ldr	r1, [r7, #8]
 80396fc:	4618      	mov	r0, r3
 80396fe:	f000 fcfb 	bl	803a0f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8039702:	6978      	ldr	r0, [r7, #20]
 8039704:	f7ff ff27 	bl	8039556 <prvUnlockQueue>
	}
 8039708:	bf00      	nop
 803970a:	3718      	adds	r7, #24
 803970c:	46bd      	mov	sp, r7
 803970e:	bd80      	pop	{r7, pc}

08039710 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8039710:	b580      	push	{r7, lr}
 8039712:	b08e      	sub	sp, #56	; 0x38
 8039714:	af04      	add	r7, sp, #16
 8039716:	60f8      	str	r0, [r7, #12]
 8039718:	60b9      	str	r1, [r7, #8]
 803971a:	607a      	str	r2, [r7, #4]
 803971c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 803971e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8039720:	2b00      	cmp	r3, #0
 8039722:	d109      	bne.n	8039738 <xTaskCreateStatic+0x28>
	__asm volatile
 8039724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039728:	f383 8811 	msr	BASEPRI, r3
 803972c:	f3bf 8f6f 	isb	sy
 8039730:	f3bf 8f4f 	dsb	sy
 8039734:	623b      	str	r3, [r7, #32]
 8039736:	e7fe      	b.n	8039736 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8039738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 803973a:	2b00      	cmp	r3, #0
 803973c:	d109      	bne.n	8039752 <xTaskCreateStatic+0x42>
 803973e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039742:	f383 8811 	msr	BASEPRI, r3
 8039746:	f3bf 8f6f 	isb	sy
 803974a:	f3bf 8f4f 	dsb	sy
 803974e:	61fb      	str	r3, [r7, #28]
 8039750:	e7fe      	b.n	8039750 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8039752:	2360      	movs	r3, #96	; 0x60
 8039754:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8039756:	693b      	ldr	r3, [r7, #16]
 8039758:	2b60      	cmp	r3, #96	; 0x60
 803975a:	d009      	beq.n	8039770 <xTaskCreateStatic+0x60>
 803975c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039760:	f383 8811 	msr	BASEPRI, r3
 8039764:	f3bf 8f6f 	isb	sy
 8039768:	f3bf 8f4f 	dsb	sy
 803976c:	61bb      	str	r3, [r7, #24]
 803976e:	e7fe      	b.n	803976e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8039770:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8039772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8039774:	2b00      	cmp	r3, #0
 8039776:	d01e      	beq.n	80397b6 <xTaskCreateStatic+0xa6>
 8039778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 803977a:	2b00      	cmp	r3, #0
 803977c:	d01b      	beq.n	80397b6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 803977e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8039780:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8039782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039784:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8039786:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8039788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803978a:	2202      	movs	r2, #2
 803978c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8039790:	2300      	movs	r3, #0
 8039792:	9303      	str	r3, [sp, #12]
 8039794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039796:	9302      	str	r3, [sp, #8]
 8039798:	f107 0314 	add.w	r3, r7, #20
 803979c:	9301      	str	r3, [sp, #4]
 803979e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80397a0:	9300      	str	r3, [sp, #0]
 80397a2:	683b      	ldr	r3, [r7, #0]
 80397a4:	687a      	ldr	r2, [r7, #4]
 80397a6:	68b9      	ldr	r1, [r7, #8]
 80397a8:	68f8      	ldr	r0, [r7, #12]
 80397aa:	f000 f850 	bl	803984e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80397ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80397b0:	f000 f8e2 	bl	8039978 <prvAddNewTaskToReadyList>
 80397b4:	e001      	b.n	80397ba <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80397b6:	2300      	movs	r3, #0
 80397b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80397ba:	697b      	ldr	r3, [r7, #20]
	}
 80397bc:	4618      	mov	r0, r3
 80397be:	3728      	adds	r7, #40	; 0x28
 80397c0:	46bd      	mov	sp, r7
 80397c2:	bd80      	pop	{r7, pc}

080397c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80397c4:	b580      	push	{r7, lr}
 80397c6:	b08c      	sub	sp, #48	; 0x30
 80397c8:	af04      	add	r7, sp, #16
 80397ca:	60f8      	str	r0, [r7, #12]
 80397cc:	60b9      	str	r1, [r7, #8]
 80397ce:	603b      	str	r3, [r7, #0]
 80397d0:	4613      	mov	r3, r2
 80397d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80397d4:	88fb      	ldrh	r3, [r7, #6]
 80397d6:	009b      	lsls	r3, r3, #2
 80397d8:	4618      	mov	r0, r3
 80397da:	f002 f871 	bl	803b8c0 <pvPortMalloc>
 80397de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80397e0:	697b      	ldr	r3, [r7, #20]
 80397e2:	2b00      	cmp	r3, #0
 80397e4:	d00e      	beq.n	8039804 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80397e6:	2060      	movs	r0, #96	; 0x60
 80397e8:	f002 f86a 	bl	803b8c0 <pvPortMalloc>
 80397ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80397ee:	69fb      	ldr	r3, [r7, #28]
 80397f0:	2b00      	cmp	r3, #0
 80397f2:	d003      	beq.n	80397fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80397f4:	69fb      	ldr	r3, [r7, #28]
 80397f6:	697a      	ldr	r2, [r7, #20]
 80397f8:	631a      	str	r2, [r3, #48]	; 0x30
 80397fa:	e005      	b.n	8039808 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80397fc:	6978      	ldr	r0, [r7, #20]
 80397fe:	f002 f921 	bl	803ba44 <vPortFree>
 8039802:	e001      	b.n	8039808 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8039804:	2300      	movs	r3, #0
 8039806:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8039808:	69fb      	ldr	r3, [r7, #28]
 803980a:	2b00      	cmp	r3, #0
 803980c:	d017      	beq.n	803983e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 803980e:	69fb      	ldr	r3, [r7, #28]
 8039810:	2200      	movs	r2, #0
 8039812:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8039816:	88fa      	ldrh	r2, [r7, #6]
 8039818:	2300      	movs	r3, #0
 803981a:	9303      	str	r3, [sp, #12]
 803981c:	69fb      	ldr	r3, [r7, #28]
 803981e:	9302      	str	r3, [sp, #8]
 8039820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039822:	9301      	str	r3, [sp, #4]
 8039824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039826:	9300      	str	r3, [sp, #0]
 8039828:	683b      	ldr	r3, [r7, #0]
 803982a:	68b9      	ldr	r1, [r7, #8]
 803982c:	68f8      	ldr	r0, [r7, #12]
 803982e:	f000 f80e 	bl	803984e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8039832:	69f8      	ldr	r0, [r7, #28]
 8039834:	f000 f8a0 	bl	8039978 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8039838:	2301      	movs	r3, #1
 803983a:	61bb      	str	r3, [r7, #24]
 803983c:	e002      	b.n	8039844 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 803983e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8039842:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8039844:	69bb      	ldr	r3, [r7, #24]
	}
 8039846:	4618      	mov	r0, r3
 8039848:	3720      	adds	r7, #32
 803984a:	46bd      	mov	sp, r7
 803984c:	bd80      	pop	{r7, pc}

0803984e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 803984e:	b580      	push	{r7, lr}
 8039850:	b088      	sub	sp, #32
 8039852:	af00      	add	r7, sp, #0
 8039854:	60f8      	str	r0, [r7, #12]
 8039856:	60b9      	str	r1, [r7, #8]
 8039858:	607a      	str	r2, [r7, #4]
 803985a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 803985c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803985e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8039860:	687b      	ldr	r3, [r7, #4]
 8039862:	009b      	lsls	r3, r3, #2
 8039864:	461a      	mov	r2, r3
 8039866:	21a5      	movs	r1, #165	; 0xa5
 8039868:	f006 f870 	bl	803f94c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 803986c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803986e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8039870:	687b      	ldr	r3, [r7, #4]
 8039872:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8039876:	3b01      	subs	r3, #1
 8039878:	009b      	lsls	r3, r3, #2
 803987a:	4413      	add	r3, r2
 803987c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 803987e:	69bb      	ldr	r3, [r7, #24]
 8039880:	f023 0307 	bic.w	r3, r3, #7
 8039884:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8039886:	69bb      	ldr	r3, [r7, #24]
 8039888:	f003 0307 	and.w	r3, r3, #7
 803988c:	2b00      	cmp	r3, #0
 803988e:	d009      	beq.n	80398a4 <prvInitialiseNewTask+0x56>
 8039890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039894:	f383 8811 	msr	BASEPRI, r3
 8039898:	f3bf 8f6f 	isb	sy
 803989c:	f3bf 8f4f 	dsb	sy
 80398a0:	617b      	str	r3, [r7, #20]
 80398a2:	e7fe      	b.n	80398a2 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80398a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398a6:	69ba      	ldr	r2, [r7, #24]
 80398a8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80398aa:	68bb      	ldr	r3, [r7, #8]
 80398ac:	2b00      	cmp	r3, #0
 80398ae:	d01f      	beq.n	80398f0 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80398b0:	2300      	movs	r3, #0
 80398b2:	61fb      	str	r3, [r7, #28]
 80398b4:	e012      	b.n	80398dc <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80398b6:	68ba      	ldr	r2, [r7, #8]
 80398b8:	69fb      	ldr	r3, [r7, #28]
 80398ba:	4413      	add	r3, r2
 80398bc:	7819      	ldrb	r1, [r3, #0]
 80398be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80398c0:	69fb      	ldr	r3, [r7, #28]
 80398c2:	4413      	add	r3, r2
 80398c4:	3334      	adds	r3, #52	; 0x34
 80398c6:	460a      	mov	r2, r1
 80398c8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80398ca:	68ba      	ldr	r2, [r7, #8]
 80398cc:	69fb      	ldr	r3, [r7, #28]
 80398ce:	4413      	add	r3, r2
 80398d0:	781b      	ldrb	r3, [r3, #0]
 80398d2:	2b00      	cmp	r3, #0
 80398d4:	d006      	beq.n	80398e4 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80398d6:	69fb      	ldr	r3, [r7, #28]
 80398d8:	3301      	adds	r3, #1
 80398da:	61fb      	str	r3, [r7, #28]
 80398dc:	69fb      	ldr	r3, [r7, #28]
 80398de:	2b0f      	cmp	r3, #15
 80398e0:	d9e9      	bls.n	80398b6 <prvInitialiseNewTask+0x68>
 80398e2:	e000      	b.n	80398e6 <prvInitialiseNewTask+0x98>
			{
				break;
 80398e4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80398e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398e8:	2200      	movs	r2, #0
 80398ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80398ee:	e003      	b.n	80398f8 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80398f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80398f2:	2200      	movs	r2, #0
 80398f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80398f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80398fa:	2b37      	cmp	r3, #55	; 0x37
 80398fc:	d901      	bls.n	8039902 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80398fe:	2337      	movs	r3, #55	; 0x37
 8039900:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8039902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039904:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8039906:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8039908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803990a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803990c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 803990e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039910:	2200      	movs	r2, #0
 8039912:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8039914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039916:	3304      	adds	r3, #4
 8039918:	4618      	mov	r0, r3
 803991a:	f7fe feff 	bl	803871c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 803991e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039920:	3318      	adds	r3, #24
 8039922:	4618      	mov	r0, r3
 8039924:	f7fe fefa 	bl	803871c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8039928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803992a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803992c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803992e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8039930:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8039934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039936:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8039938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803993a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803993c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 803993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039940:	2200      	movs	r2, #0
 8039942:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8039944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039946:	2200      	movs	r2, #0
 8039948:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 803994c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803994e:	2200      	movs	r2, #0
 8039950:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8039954:	683a      	ldr	r2, [r7, #0]
 8039956:	68f9      	ldr	r1, [r7, #12]
 8039958:	69b8      	ldr	r0, [r7, #24]
 803995a:	f001 fd71 	bl	803b440 <pxPortInitialiseStack>
 803995e:	4602      	mov	r2, r0
 8039960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8039962:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8039964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8039966:	2b00      	cmp	r3, #0
 8039968:	d002      	beq.n	8039970 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 803996a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803996c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803996e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8039970:	bf00      	nop
 8039972:	3720      	adds	r7, #32
 8039974:	46bd      	mov	sp, r7
 8039976:	bd80      	pop	{r7, pc}

08039978 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8039978:	b580      	push	{r7, lr}
 803997a:	b082      	sub	sp, #8
 803997c:	af00      	add	r7, sp, #0
 803997e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8039980:	f001 fe84 	bl	803b68c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8039984:	4b2d      	ldr	r3, [pc, #180]	; (8039a3c <prvAddNewTaskToReadyList+0xc4>)
 8039986:	681b      	ldr	r3, [r3, #0]
 8039988:	3301      	adds	r3, #1
 803998a:	4a2c      	ldr	r2, [pc, #176]	; (8039a3c <prvAddNewTaskToReadyList+0xc4>)
 803998c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 803998e:	4b2c      	ldr	r3, [pc, #176]	; (8039a40 <prvAddNewTaskToReadyList+0xc8>)
 8039990:	681b      	ldr	r3, [r3, #0]
 8039992:	2b00      	cmp	r3, #0
 8039994:	d109      	bne.n	80399aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8039996:	4a2a      	ldr	r2, [pc, #168]	; (8039a40 <prvAddNewTaskToReadyList+0xc8>)
 8039998:	687b      	ldr	r3, [r7, #4]
 803999a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 803999c:	4b27      	ldr	r3, [pc, #156]	; (8039a3c <prvAddNewTaskToReadyList+0xc4>)
 803999e:	681b      	ldr	r3, [r3, #0]
 80399a0:	2b01      	cmp	r3, #1
 80399a2:	d110      	bne.n	80399c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80399a4:	f000 fd3e 	bl	803a424 <prvInitialiseTaskLists>
 80399a8:	e00d      	b.n	80399c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80399aa:	4b26      	ldr	r3, [pc, #152]	; (8039a44 <prvAddNewTaskToReadyList+0xcc>)
 80399ac:	681b      	ldr	r3, [r3, #0]
 80399ae:	2b00      	cmp	r3, #0
 80399b0:	d109      	bne.n	80399c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80399b2:	4b23      	ldr	r3, [pc, #140]	; (8039a40 <prvAddNewTaskToReadyList+0xc8>)
 80399b4:	681b      	ldr	r3, [r3, #0]
 80399b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80399b8:	687b      	ldr	r3, [r7, #4]
 80399ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80399bc:	429a      	cmp	r2, r3
 80399be:	d802      	bhi.n	80399c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80399c0:	4a1f      	ldr	r2, [pc, #124]	; (8039a40 <prvAddNewTaskToReadyList+0xc8>)
 80399c2:	687b      	ldr	r3, [r7, #4]
 80399c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80399c6:	4b20      	ldr	r3, [pc, #128]	; (8039a48 <prvAddNewTaskToReadyList+0xd0>)
 80399c8:	681b      	ldr	r3, [r3, #0]
 80399ca:	3301      	adds	r3, #1
 80399cc:	4a1e      	ldr	r2, [pc, #120]	; (8039a48 <prvAddNewTaskToReadyList+0xd0>)
 80399ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80399d0:	4b1d      	ldr	r3, [pc, #116]	; (8039a48 <prvAddNewTaskToReadyList+0xd0>)
 80399d2:	681a      	ldr	r2, [r3, #0]
 80399d4:	687b      	ldr	r3, [r7, #4]
 80399d6:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80399d8:	687b      	ldr	r3, [r7, #4]
 80399da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80399dc:	4b1b      	ldr	r3, [pc, #108]	; (8039a4c <prvAddNewTaskToReadyList+0xd4>)
 80399de:	681b      	ldr	r3, [r3, #0]
 80399e0:	429a      	cmp	r2, r3
 80399e2:	d903      	bls.n	80399ec <prvAddNewTaskToReadyList+0x74>
 80399e4:	687b      	ldr	r3, [r7, #4]
 80399e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80399e8:	4a18      	ldr	r2, [pc, #96]	; (8039a4c <prvAddNewTaskToReadyList+0xd4>)
 80399ea:	6013      	str	r3, [r2, #0]
 80399ec:	687b      	ldr	r3, [r7, #4]
 80399ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80399f0:	4613      	mov	r3, r2
 80399f2:	009b      	lsls	r3, r3, #2
 80399f4:	4413      	add	r3, r2
 80399f6:	009b      	lsls	r3, r3, #2
 80399f8:	4a15      	ldr	r2, [pc, #84]	; (8039a50 <prvAddNewTaskToReadyList+0xd8>)
 80399fa:	441a      	add	r2, r3
 80399fc:	687b      	ldr	r3, [r7, #4]
 80399fe:	3304      	adds	r3, #4
 8039a00:	4619      	mov	r1, r3
 8039a02:	4610      	mov	r0, r2
 8039a04:	f7fe fe97 	bl	8038736 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8039a08:	f001 fe6e 	bl	803b6e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8039a0c:	4b0d      	ldr	r3, [pc, #52]	; (8039a44 <prvAddNewTaskToReadyList+0xcc>)
 8039a0e:	681b      	ldr	r3, [r3, #0]
 8039a10:	2b00      	cmp	r3, #0
 8039a12:	d00e      	beq.n	8039a32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8039a14:	4b0a      	ldr	r3, [pc, #40]	; (8039a40 <prvAddNewTaskToReadyList+0xc8>)
 8039a16:	681b      	ldr	r3, [r3, #0]
 8039a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039a1a:	687b      	ldr	r3, [r7, #4]
 8039a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039a1e:	429a      	cmp	r2, r3
 8039a20:	d207      	bcs.n	8039a32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8039a22:	4b0c      	ldr	r3, [pc, #48]	; (8039a54 <prvAddNewTaskToReadyList+0xdc>)
 8039a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039a28:	601a      	str	r2, [r3, #0]
 8039a2a:	f3bf 8f4f 	dsb	sy
 8039a2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8039a32:	bf00      	nop
 8039a34:	3708      	adds	r7, #8
 8039a36:	46bd      	mov	sp, r7
 8039a38:	bd80      	pop	{r7, pc}
 8039a3a:	bf00      	nop
 8039a3c:	200018cc 	.word	0x200018cc
 8039a40:	200013f8 	.word	0x200013f8
 8039a44:	200018d8 	.word	0x200018d8
 8039a48:	200018e8 	.word	0x200018e8
 8039a4c:	200018d4 	.word	0x200018d4
 8039a50:	200013fc 	.word	0x200013fc
 8039a54:	e000ed04 	.word	0xe000ed04

08039a58 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8039a58:	b580      	push	{r7, lr}
 8039a5a:	b08a      	sub	sp, #40	; 0x28
 8039a5c:	af00      	add	r7, sp, #0
 8039a5e:	6078      	str	r0, [r7, #4]
 8039a60:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8039a62:	2300      	movs	r3, #0
 8039a64:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8039a66:	687b      	ldr	r3, [r7, #4]
 8039a68:	2b00      	cmp	r3, #0
 8039a6a:	d109      	bne.n	8039a80 <vTaskDelayUntil+0x28>
 8039a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039a70:	f383 8811 	msr	BASEPRI, r3
 8039a74:	f3bf 8f6f 	isb	sy
 8039a78:	f3bf 8f4f 	dsb	sy
 8039a7c:	617b      	str	r3, [r7, #20]
 8039a7e:	e7fe      	b.n	8039a7e <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8039a80:	683b      	ldr	r3, [r7, #0]
 8039a82:	2b00      	cmp	r3, #0
 8039a84:	d109      	bne.n	8039a9a <vTaskDelayUntil+0x42>
 8039a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039a8a:	f383 8811 	msr	BASEPRI, r3
 8039a8e:	f3bf 8f6f 	isb	sy
 8039a92:	f3bf 8f4f 	dsb	sy
 8039a96:	613b      	str	r3, [r7, #16]
 8039a98:	e7fe      	b.n	8039a98 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8039a9a:	4b29      	ldr	r3, [pc, #164]	; (8039b40 <vTaskDelayUntil+0xe8>)
 8039a9c:	681b      	ldr	r3, [r3, #0]
 8039a9e:	2b00      	cmp	r3, #0
 8039aa0:	d009      	beq.n	8039ab6 <vTaskDelayUntil+0x5e>
 8039aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039aa6:	f383 8811 	msr	BASEPRI, r3
 8039aaa:	f3bf 8f6f 	isb	sy
 8039aae:	f3bf 8f4f 	dsb	sy
 8039ab2:	60fb      	str	r3, [r7, #12]
 8039ab4:	e7fe      	b.n	8039ab4 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 8039ab6:	f000 f8e1 	bl	8039c7c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8039aba:	4b22      	ldr	r3, [pc, #136]	; (8039b44 <vTaskDelayUntil+0xec>)
 8039abc:	681b      	ldr	r3, [r3, #0]
 8039abe:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8039ac0:	687b      	ldr	r3, [r7, #4]
 8039ac2:	681b      	ldr	r3, [r3, #0]
 8039ac4:	683a      	ldr	r2, [r7, #0]
 8039ac6:	4413      	add	r3, r2
 8039ac8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8039aca:	687b      	ldr	r3, [r7, #4]
 8039acc:	681b      	ldr	r3, [r3, #0]
 8039ace:	6a3a      	ldr	r2, [r7, #32]
 8039ad0:	429a      	cmp	r2, r3
 8039ad2:	d20b      	bcs.n	8039aec <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8039ad4:	687b      	ldr	r3, [r7, #4]
 8039ad6:	681b      	ldr	r3, [r3, #0]
 8039ad8:	69fa      	ldr	r2, [r7, #28]
 8039ada:	429a      	cmp	r2, r3
 8039adc:	d211      	bcs.n	8039b02 <vTaskDelayUntil+0xaa>
 8039ade:	69fa      	ldr	r2, [r7, #28]
 8039ae0:	6a3b      	ldr	r3, [r7, #32]
 8039ae2:	429a      	cmp	r2, r3
 8039ae4:	d90d      	bls.n	8039b02 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039ae6:	2301      	movs	r3, #1
 8039ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8039aea:	e00a      	b.n	8039b02 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8039aec:	687b      	ldr	r3, [r7, #4]
 8039aee:	681b      	ldr	r3, [r3, #0]
 8039af0:	69fa      	ldr	r2, [r7, #28]
 8039af2:	429a      	cmp	r2, r3
 8039af4:	d303      	bcc.n	8039afe <vTaskDelayUntil+0xa6>
 8039af6:	69fa      	ldr	r2, [r7, #28]
 8039af8:	6a3b      	ldr	r3, [r7, #32]
 8039afa:	429a      	cmp	r2, r3
 8039afc:	d901      	bls.n	8039b02 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8039afe:	2301      	movs	r3, #1
 8039b00:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8039b02:	687b      	ldr	r3, [r7, #4]
 8039b04:	69fa      	ldr	r2, [r7, #28]
 8039b06:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8039b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8039b0a:	2b00      	cmp	r3, #0
 8039b0c:	d006      	beq.n	8039b1c <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8039b0e:	69fa      	ldr	r2, [r7, #28]
 8039b10:	6a3b      	ldr	r3, [r7, #32]
 8039b12:	1ad3      	subs	r3, r2, r3
 8039b14:	2100      	movs	r1, #0
 8039b16:	4618      	mov	r0, r3
 8039b18:	f001 f8d2 	bl	803acc0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8039b1c:	f000 f8bc 	bl	8039c98 <xTaskResumeAll>
 8039b20:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039b22:	69bb      	ldr	r3, [r7, #24]
 8039b24:	2b00      	cmp	r3, #0
 8039b26:	d107      	bne.n	8039b38 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8039b28:	4b07      	ldr	r3, [pc, #28]	; (8039b48 <vTaskDelayUntil+0xf0>)
 8039b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039b2e:	601a      	str	r2, [r3, #0]
 8039b30:	f3bf 8f4f 	dsb	sy
 8039b34:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039b38:	bf00      	nop
 8039b3a:	3728      	adds	r7, #40	; 0x28
 8039b3c:	46bd      	mov	sp, r7
 8039b3e:	bd80      	pop	{r7, pc}
 8039b40:	200018f4 	.word	0x200018f4
 8039b44:	200018d0 	.word	0x200018d0
 8039b48:	e000ed04 	.word	0xe000ed04

08039b4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8039b4c:	b580      	push	{r7, lr}
 8039b4e:	b084      	sub	sp, #16
 8039b50:	af00      	add	r7, sp, #0
 8039b52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8039b54:	2300      	movs	r3, #0
 8039b56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8039b58:	687b      	ldr	r3, [r7, #4]
 8039b5a:	2b00      	cmp	r3, #0
 8039b5c:	d016      	beq.n	8039b8c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8039b5e:	4b13      	ldr	r3, [pc, #76]	; (8039bac <vTaskDelay+0x60>)
 8039b60:	681b      	ldr	r3, [r3, #0]
 8039b62:	2b00      	cmp	r3, #0
 8039b64:	d009      	beq.n	8039b7a <vTaskDelay+0x2e>
 8039b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039b6a:	f383 8811 	msr	BASEPRI, r3
 8039b6e:	f3bf 8f6f 	isb	sy
 8039b72:	f3bf 8f4f 	dsb	sy
 8039b76:	60bb      	str	r3, [r7, #8]
 8039b78:	e7fe      	b.n	8039b78 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8039b7a:	f000 f87f 	bl	8039c7c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8039b7e:	2100      	movs	r1, #0
 8039b80:	6878      	ldr	r0, [r7, #4]
 8039b82:	f001 f89d 	bl	803acc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8039b86:	f000 f887 	bl	8039c98 <xTaskResumeAll>
 8039b8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8039b8c:	68fb      	ldr	r3, [r7, #12]
 8039b8e:	2b00      	cmp	r3, #0
 8039b90:	d107      	bne.n	8039ba2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8039b92:	4b07      	ldr	r3, [pc, #28]	; (8039bb0 <vTaskDelay+0x64>)
 8039b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039b98:	601a      	str	r2, [r3, #0]
 8039b9a:	f3bf 8f4f 	dsb	sy
 8039b9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8039ba2:	bf00      	nop
 8039ba4:	3710      	adds	r7, #16
 8039ba6:	46bd      	mov	sp, r7
 8039ba8:	bd80      	pop	{r7, pc}
 8039baa:	bf00      	nop
 8039bac:	200018f4 	.word	0x200018f4
 8039bb0:	e000ed04 	.word	0xe000ed04

08039bb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8039bb4:	b580      	push	{r7, lr}
 8039bb6:	b08a      	sub	sp, #40	; 0x28
 8039bb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8039bba:	2300      	movs	r3, #0
 8039bbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8039bbe:	2300      	movs	r3, #0
 8039bc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8039bc2:	463a      	mov	r2, r7
 8039bc4:	1d39      	adds	r1, r7, #4
 8039bc6:	f107 0308 	add.w	r3, r7, #8
 8039bca:	4618      	mov	r0, r3
 8039bcc:	f7fe fb6c 	bl	80382a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8039bd0:	6839      	ldr	r1, [r7, #0]
 8039bd2:	687b      	ldr	r3, [r7, #4]
 8039bd4:	68ba      	ldr	r2, [r7, #8]
 8039bd6:	9202      	str	r2, [sp, #8]
 8039bd8:	9301      	str	r3, [sp, #4]
 8039bda:	2300      	movs	r3, #0
 8039bdc:	9300      	str	r3, [sp, #0]
 8039bde:	2300      	movs	r3, #0
 8039be0:	460a      	mov	r2, r1
 8039be2:	4920      	ldr	r1, [pc, #128]	; (8039c64 <vTaskStartScheduler+0xb0>)
 8039be4:	4820      	ldr	r0, [pc, #128]	; (8039c68 <vTaskStartScheduler+0xb4>)
 8039be6:	f7ff fd93 	bl	8039710 <xTaskCreateStatic>
 8039bea:	4602      	mov	r2, r0
 8039bec:	4b1f      	ldr	r3, [pc, #124]	; (8039c6c <vTaskStartScheduler+0xb8>)
 8039bee:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8039bf0:	4b1e      	ldr	r3, [pc, #120]	; (8039c6c <vTaskStartScheduler+0xb8>)
 8039bf2:	681b      	ldr	r3, [r3, #0]
 8039bf4:	2b00      	cmp	r3, #0
 8039bf6:	d002      	beq.n	8039bfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8039bf8:	2301      	movs	r3, #1
 8039bfa:	617b      	str	r3, [r7, #20]
 8039bfc:	e001      	b.n	8039c02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8039bfe:	2300      	movs	r3, #0
 8039c00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8039c02:	697b      	ldr	r3, [r7, #20]
 8039c04:	2b01      	cmp	r3, #1
 8039c06:	d102      	bne.n	8039c0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8039c08:	f001 f8b4 	bl	803ad74 <xTimerCreateTimerTask>
 8039c0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8039c0e:	697b      	ldr	r3, [r7, #20]
 8039c10:	2b01      	cmp	r3, #1
 8039c12:	d115      	bne.n	8039c40 <vTaskStartScheduler+0x8c>
 8039c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039c18:	f383 8811 	msr	BASEPRI, r3
 8039c1c:	f3bf 8f6f 	isb	sy
 8039c20:	f3bf 8f4f 	dsb	sy
 8039c24:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8039c26:	4b12      	ldr	r3, [pc, #72]	; (8039c70 <vTaskStartScheduler+0xbc>)
 8039c28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039c2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8039c2e:	4b11      	ldr	r3, [pc, #68]	; (8039c74 <vTaskStartScheduler+0xc0>)
 8039c30:	2201      	movs	r2, #1
 8039c32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8039c34:	4b10      	ldr	r3, [pc, #64]	; (8039c78 <vTaskStartScheduler+0xc4>)
 8039c36:	2200      	movs	r2, #0
 8039c38:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8039c3a:	f001 fc89 	bl	803b550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8039c3e:	e00d      	b.n	8039c5c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8039c40:	697b      	ldr	r3, [r7, #20]
 8039c42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8039c46:	d109      	bne.n	8039c5c <vTaskStartScheduler+0xa8>
 8039c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039c4c:	f383 8811 	msr	BASEPRI, r3
 8039c50:	f3bf 8f6f 	isb	sy
 8039c54:	f3bf 8f4f 	dsb	sy
 8039c58:	60fb      	str	r3, [r7, #12]
 8039c5a:	e7fe      	b.n	8039c5a <vTaskStartScheduler+0xa6>
}
 8039c5c:	bf00      	nop
 8039c5e:	3718      	adds	r7, #24
 8039c60:	46bd      	mov	sp, r7
 8039c62:	bd80      	pop	{r7, pc}
 8039c64:	08043a70 	.word	0x08043a70
 8039c68:	0803a3f5 	.word	0x0803a3f5
 8039c6c:	200018f0 	.word	0x200018f0
 8039c70:	200018ec 	.word	0x200018ec
 8039c74:	200018d8 	.word	0x200018d8
 8039c78:	200018d0 	.word	0x200018d0

08039c7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8039c7c:	b480      	push	{r7}
 8039c7e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8039c80:	4b04      	ldr	r3, [pc, #16]	; (8039c94 <vTaskSuspendAll+0x18>)
 8039c82:	681b      	ldr	r3, [r3, #0]
 8039c84:	3301      	adds	r3, #1
 8039c86:	4a03      	ldr	r2, [pc, #12]	; (8039c94 <vTaskSuspendAll+0x18>)
 8039c88:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8039c8a:	bf00      	nop
 8039c8c:	46bd      	mov	sp, r7
 8039c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039c92:	4770      	bx	lr
 8039c94:	200018f4 	.word	0x200018f4

08039c98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8039c98:	b580      	push	{r7, lr}
 8039c9a:	b084      	sub	sp, #16
 8039c9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8039c9e:	2300      	movs	r3, #0
 8039ca0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8039ca2:	2300      	movs	r3, #0
 8039ca4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8039ca6:	4b41      	ldr	r3, [pc, #260]	; (8039dac <xTaskResumeAll+0x114>)
 8039ca8:	681b      	ldr	r3, [r3, #0]
 8039caa:	2b00      	cmp	r3, #0
 8039cac:	d109      	bne.n	8039cc2 <xTaskResumeAll+0x2a>
 8039cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039cb2:	f383 8811 	msr	BASEPRI, r3
 8039cb6:	f3bf 8f6f 	isb	sy
 8039cba:	f3bf 8f4f 	dsb	sy
 8039cbe:	603b      	str	r3, [r7, #0]
 8039cc0:	e7fe      	b.n	8039cc0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8039cc2:	f001 fce3 	bl	803b68c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8039cc6:	4b39      	ldr	r3, [pc, #228]	; (8039dac <xTaskResumeAll+0x114>)
 8039cc8:	681b      	ldr	r3, [r3, #0]
 8039cca:	3b01      	subs	r3, #1
 8039ccc:	4a37      	ldr	r2, [pc, #220]	; (8039dac <xTaskResumeAll+0x114>)
 8039cce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039cd0:	4b36      	ldr	r3, [pc, #216]	; (8039dac <xTaskResumeAll+0x114>)
 8039cd2:	681b      	ldr	r3, [r3, #0]
 8039cd4:	2b00      	cmp	r3, #0
 8039cd6:	d162      	bne.n	8039d9e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8039cd8:	4b35      	ldr	r3, [pc, #212]	; (8039db0 <xTaskResumeAll+0x118>)
 8039cda:	681b      	ldr	r3, [r3, #0]
 8039cdc:	2b00      	cmp	r3, #0
 8039cde:	d05e      	beq.n	8039d9e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039ce0:	e02f      	b.n	8039d42 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039ce2:	4b34      	ldr	r3, [pc, #208]	; (8039db4 <xTaskResumeAll+0x11c>)
 8039ce4:	68db      	ldr	r3, [r3, #12]
 8039ce6:	68db      	ldr	r3, [r3, #12]
 8039ce8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039cea:	68fb      	ldr	r3, [r7, #12]
 8039cec:	3318      	adds	r3, #24
 8039cee:	4618      	mov	r0, r3
 8039cf0:	f7fe fd7e 	bl	80387f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039cf4:	68fb      	ldr	r3, [r7, #12]
 8039cf6:	3304      	adds	r3, #4
 8039cf8:	4618      	mov	r0, r3
 8039cfa:	f7fe fd79 	bl	80387f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8039cfe:	68fb      	ldr	r3, [r7, #12]
 8039d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039d02:	4b2d      	ldr	r3, [pc, #180]	; (8039db8 <xTaskResumeAll+0x120>)
 8039d04:	681b      	ldr	r3, [r3, #0]
 8039d06:	429a      	cmp	r2, r3
 8039d08:	d903      	bls.n	8039d12 <xTaskResumeAll+0x7a>
 8039d0a:	68fb      	ldr	r3, [r7, #12]
 8039d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039d0e:	4a2a      	ldr	r2, [pc, #168]	; (8039db8 <xTaskResumeAll+0x120>)
 8039d10:	6013      	str	r3, [r2, #0]
 8039d12:	68fb      	ldr	r3, [r7, #12]
 8039d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039d16:	4613      	mov	r3, r2
 8039d18:	009b      	lsls	r3, r3, #2
 8039d1a:	4413      	add	r3, r2
 8039d1c:	009b      	lsls	r3, r3, #2
 8039d1e:	4a27      	ldr	r2, [pc, #156]	; (8039dbc <xTaskResumeAll+0x124>)
 8039d20:	441a      	add	r2, r3
 8039d22:	68fb      	ldr	r3, [r7, #12]
 8039d24:	3304      	adds	r3, #4
 8039d26:	4619      	mov	r1, r3
 8039d28:	4610      	mov	r0, r2
 8039d2a:	f7fe fd04 	bl	8038736 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039d2e:	68fb      	ldr	r3, [r7, #12]
 8039d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039d32:	4b23      	ldr	r3, [pc, #140]	; (8039dc0 <xTaskResumeAll+0x128>)
 8039d34:	681b      	ldr	r3, [r3, #0]
 8039d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039d38:	429a      	cmp	r2, r3
 8039d3a:	d302      	bcc.n	8039d42 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8039d3c:	4b21      	ldr	r3, [pc, #132]	; (8039dc4 <xTaskResumeAll+0x12c>)
 8039d3e:	2201      	movs	r2, #1
 8039d40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8039d42:	4b1c      	ldr	r3, [pc, #112]	; (8039db4 <xTaskResumeAll+0x11c>)
 8039d44:	681b      	ldr	r3, [r3, #0]
 8039d46:	2b00      	cmp	r3, #0
 8039d48:	d1cb      	bne.n	8039ce2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8039d4a:	68fb      	ldr	r3, [r7, #12]
 8039d4c:	2b00      	cmp	r3, #0
 8039d4e:	d001      	beq.n	8039d54 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8039d50:	f000 fc02 	bl	803a558 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8039d54:	4b1c      	ldr	r3, [pc, #112]	; (8039dc8 <xTaskResumeAll+0x130>)
 8039d56:	681b      	ldr	r3, [r3, #0]
 8039d58:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8039d5a:	687b      	ldr	r3, [r7, #4]
 8039d5c:	2b00      	cmp	r3, #0
 8039d5e:	d010      	beq.n	8039d82 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8039d60:	f000 f858 	bl	8039e14 <xTaskIncrementTick>
 8039d64:	4603      	mov	r3, r0
 8039d66:	2b00      	cmp	r3, #0
 8039d68:	d002      	beq.n	8039d70 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8039d6a:	4b16      	ldr	r3, [pc, #88]	; (8039dc4 <xTaskResumeAll+0x12c>)
 8039d6c:	2201      	movs	r2, #1
 8039d6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8039d70:	687b      	ldr	r3, [r7, #4]
 8039d72:	3b01      	subs	r3, #1
 8039d74:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8039d76:	687b      	ldr	r3, [r7, #4]
 8039d78:	2b00      	cmp	r3, #0
 8039d7a:	d1f1      	bne.n	8039d60 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8039d7c:	4b12      	ldr	r3, [pc, #72]	; (8039dc8 <xTaskResumeAll+0x130>)
 8039d7e:	2200      	movs	r2, #0
 8039d80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8039d82:	4b10      	ldr	r3, [pc, #64]	; (8039dc4 <xTaskResumeAll+0x12c>)
 8039d84:	681b      	ldr	r3, [r3, #0]
 8039d86:	2b00      	cmp	r3, #0
 8039d88:	d009      	beq.n	8039d9e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8039d8a:	2301      	movs	r3, #1
 8039d8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8039d8e:	4b0f      	ldr	r3, [pc, #60]	; (8039dcc <xTaskResumeAll+0x134>)
 8039d90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8039d94:	601a      	str	r2, [r3, #0]
 8039d96:	f3bf 8f4f 	dsb	sy
 8039d9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8039d9e:	f001 fca3 	bl	803b6e8 <vPortExitCritical>

	return xAlreadyYielded;
 8039da2:	68bb      	ldr	r3, [r7, #8]
}
 8039da4:	4618      	mov	r0, r3
 8039da6:	3710      	adds	r7, #16
 8039da8:	46bd      	mov	sp, r7
 8039daa:	bd80      	pop	{r7, pc}
 8039dac:	200018f4 	.word	0x200018f4
 8039db0:	200018cc 	.word	0x200018cc
 8039db4:	2000188c 	.word	0x2000188c
 8039db8:	200018d4 	.word	0x200018d4
 8039dbc:	200013fc 	.word	0x200013fc
 8039dc0:	200013f8 	.word	0x200013f8
 8039dc4:	200018e0 	.word	0x200018e0
 8039dc8:	200018dc 	.word	0x200018dc
 8039dcc:	e000ed04 	.word	0xe000ed04

08039dd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8039dd0:	b480      	push	{r7}
 8039dd2:	b083      	sub	sp, #12
 8039dd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8039dd6:	4b05      	ldr	r3, [pc, #20]	; (8039dec <xTaskGetTickCount+0x1c>)
 8039dd8:	681b      	ldr	r3, [r3, #0]
 8039dda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8039ddc:	687b      	ldr	r3, [r7, #4]
}
 8039dde:	4618      	mov	r0, r3
 8039de0:	370c      	adds	r7, #12
 8039de2:	46bd      	mov	sp, r7
 8039de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8039de8:	4770      	bx	lr
 8039dea:	bf00      	nop
 8039dec:	200018d0 	.word	0x200018d0

08039df0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8039df0:	b580      	push	{r7, lr}
 8039df2:	b082      	sub	sp, #8
 8039df4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8039df6:	f001 fd25 	bl	803b844 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8039dfa:	2300      	movs	r3, #0
 8039dfc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8039dfe:	4b04      	ldr	r3, [pc, #16]	; (8039e10 <xTaskGetTickCountFromISR+0x20>)
 8039e00:	681b      	ldr	r3, [r3, #0]
 8039e02:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8039e04:	683b      	ldr	r3, [r7, #0]
}
 8039e06:	4618      	mov	r0, r3
 8039e08:	3708      	adds	r7, #8
 8039e0a:	46bd      	mov	sp, r7
 8039e0c:	bd80      	pop	{r7, pc}
 8039e0e:	bf00      	nop
 8039e10:	200018d0 	.word	0x200018d0

08039e14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8039e14:	b580      	push	{r7, lr}
 8039e16:	b086      	sub	sp, #24
 8039e18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8039e1a:	2300      	movs	r3, #0
 8039e1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8039e1e:	4b4e      	ldr	r3, [pc, #312]	; (8039f58 <xTaskIncrementTick+0x144>)
 8039e20:	681b      	ldr	r3, [r3, #0]
 8039e22:	2b00      	cmp	r3, #0
 8039e24:	f040 8088 	bne.w	8039f38 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8039e28:	4b4c      	ldr	r3, [pc, #304]	; (8039f5c <xTaskIncrementTick+0x148>)
 8039e2a:	681b      	ldr	r3, [r3, #0]
 8039e2c:	3301      	adds	r3, #1
 8039e2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8039e30:	4a4a      	ldr	r2, [pc, #296]	; (8039f5c <xTaskIncrementTick+0x148>)
 8039e32:	693b      	ldr	r3, [r7, #16]
 8039e34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8039e36:	693b      	ldr	r3, [r7, #16]
 8039e38:	2b00      	cmp	r3, #0
 8039e3a:	d11f      	bne.n	8039e7c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8039e3c:	4b48      	ldr	r3, [pc, #288]	; (8039f60 <xTaskIncrementTick+0x14c>)
 8039e3e:	681b      	ldr	r3, [r3, #0]
 8039e40:	681b      	ldr	r3, [r3, #0]
 8039e42:	2b00      	cmp	r3, #0
 8039e44:	d009      	beq.n	8039e5a <xTaskIncrementTick+0x46>
 8039e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039e4a:	f383 8811 	msr	BASEPRI, r3
 8039e4e:	f3bf 8f6f 	isb	sy
 8039e52:	f3bf 8f4f 	dsb	sy
 8039e56:	603b      	str	r3, [r7, #0]
 8039e58:	e7fe      	b.n	8039e58 <xTaskIncrementTick+0x44>
 8039e5a:	4b41      	ldr	r3, [pc, #260]	; (8039f60 <xTaskIncrementTick+0x14c>)
 8039e5c:	681b      	ldr	r3, [r3, #0]
 8039e5e:	60fb      	str	r3, [r7, #12]
 8039e60:	4b40      	ldr	r3, [pc, #256]	; (8039f64 <xTaskIncrementTick+0x150>)
 8039e62:	681b      	ldr	r3, [r3, #0]
 8039e64:	4a3e      	ldr	r2, [pc, #248]	; (8039f60 <xTaskIncrementTick+0x14c>)
 8039e66:	6013      	str	r3, [r2, #0]
 8039e68:	4a3e      	ldr	r2, [pc, #248]	; (8039f64 <xTaskIncrementTick+0x150>)
 8039e6a:	68fb      	ldr	r3, [r7, #12]
 8039e6c:	6013      	str	r3, [r2, #0]
 8039e6e:	4b3e      	ldr	r3, [pc, #248]	; (8039f68 <xTaskIncrementTick+0x154>)
 8039e70:	681b      	ldr	r3, [r3, #0]
 8039e72:	3301      	adds	r3, #1
 8039e74:	4a3c      	ldr	r2, [pc, #240]	; (8039f68 <xTaskIncrementTick+0x154>)
 8039e76:	6013      	str	r3, [r2, #0]
 8039e78:	f000 fb6e 	bl	803a558 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8039e7c:	4b3b      	ldr	r3, [pc, #236]	; (8039f6c <xTaskIncrementTick+0x158>)
 8039e7e:	681b      	ldr	r3, [r3, #0]
 8039e80:	693a      	ldr	r2, [r7, #16]
 8039e82:	429a      	cmp	r2, r3
 8039e84:	d349      	bcc.n	8039f1a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039e86:	4b36      	ldr	r3, [pc, #216]	; (8039f60 <xTaskIncrementTick+0x14c>)
 8039e88:	681b      	ldr	r3, [r3, #0]
 8039e8a:	681b      	ldr	r3, [r3, #0]
 8039e8c:	2b00      	cmp	r3, #0
 8039e8e:	d104      	bne.n	8039e9a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8039e90:	4b36      	ldr	r3, [pc, #216]	; (8039f6c <xTaskIncrementTick+0x158>)
 8039e92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8039e96:	601a      	str	r2, [r3, #0]
					break;
 8039e98:	e03f      	b.n	8039f1a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039e9a:	4b31      	ldr	r3, [pc, #196]	; (8039f60 <xTaskIncrementTick+0x14c>)
 8039e9c:	681b      	ldr	r3, [r3, #0]
 8039e9e:	68db      	ldr	r3, [r3, #12]
 8039ea0:	68db      	ldr	r3, [r3, #12]
 8039ea2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8039ea4:	68bb      	ldr	r3, [r7, #8]
 8039ea6:	685b      	ldr	r3, [r3, #4]
 8039ea8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8039eaa:	693a      	ldr	r2, [r7, #16]
 8039eac:	687b      	ldr	r3, [r7, #4]
 8039eae:	429a      	cmp	r2, r3
 8039eb0:	d203      	bcs.n	8039eba <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8039eb2:	4a2e      	ldr	r2, [pc, #184]	; (8039f6c <xTaskIncrementTick+0x158>)
 8039eb4:	687b      	ldr	r3, [r7, #4]
 8039eb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8039eb8:	e02f      	b.n	8039f1a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8039eba:	68bb      	ldr	r3, [r7, #8]
 8039ebc:	3304      	adds	r3, #4
 8039ebe:	4618      	mov	r0, r3
 8039ec0:	f7fe fc96 	bl	80387f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8039ec4:	68bb      	ldr	r3, [r7, #8]
 8039ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8039ec8:	2b00      	cmp	r3, #0
 8039eca:	d004      	beq.n	8039ed6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8039ecc:	68bb      	ldr	r3, [r7, #8]
 8039ece:	3318      	adds	r3, #24
 8039ed0:	4618      	mov	r0, r3
 8039ed2:	f7fe fc8d 	bl	80387f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8039ed6:	68bb      	ldr	r3, [r7, #8]
 8039ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039eda:	4b25      	ldr	r3, [pc, #148]	; (8039f70 <xTaskIncrementTick+0x15c>)
 8039edc:	681b      	ldr	r3, [r3, #0]
 8039ede:	429a      	cmp	r2, r3
 8039ee0:	d903      	bls.n	8039eea <xTaskIncrementTick+0xd6>
 8039ee2:	68bb      	ldr	r3, [r7, #8]
 8039ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039ee6:	4a22      	ldr	r2, [pc, #136]	; (8039f70 <xTaskIncrementTick+0x15c>)
 8039ee8:	6013      	str	r3, [r2, #0]
 8039eea:	68bb      	ldr	r3, [r7, #8]
 8039eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039eee:	4613      	mov	r3, r2
 8039ef0:	009b      	lsls	r3, r3, #2
 8039ef2:	4413      	add	r3, r2
 8039ef4:	009b      	lsls	r3, r3, #2
 8039ef6:	4a1f      	ldr	r2, [pc, #124]	; (8039f74 <xTaskIncrementTick+0x160>)
 8039ef8:	441a      	add	r2, r3
 8039efa:	68bb      	ldr	r3, [r7, #8]
 8039efc:	3304      	adds	r3, #4
 8039efe:	4619      	mov	r1, r3
 8039f00:	4610      	mov	r0, r2
 8039f02:	f7fe fc18 	bl	8038736 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8039f06:	68bb      	ldr	r3, [r7, #8]
 8039f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039f0a:	4b1b      	ldr	r3, [pc, #108]	; (8039f78 <xTaskIncrementTick+0x164>)
 8039f0c:	681b      	ldr	r3, [r3, #0]
 8039f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8039f10:	429a      	cmp	r2, r3
 8039f12:	d3b8      	bcc.n	8039e86 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8039f14:	2301      	movs	r3, #1
 8039f16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8039f18:	e7b5      	b.n	8039e86 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8039f1a:	4b17      	ldr	r3, [pc, #92]	; (8039f78 <xTaskIncrementTick+0x164>)
 8039f1c:	681b      	ldr	r3, [r3, #0]
 8039f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8039f20:	4914      	ldr	r1, [pc, #80]	; (8039f74 <xTaskIncrementTick+0x160>)
 8039f22:	4613      	mov	r3, r2
 8039f24:	009b      	lsls	r3, r3, #2
 8039f26:	4413      	add	r3, r2
 8039f28:	009b      	lsls	r3, r3, #2
 8039f2a:	440b      	add	r3, r1
 8039f2c:	681b      	ldr	r3, [r3, #0]
 8039f2e:	2b01      	cmp	r3, #1
 8039f30:	d907      	bls.n	8039f42 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8039f32:	2301      	movs	r3, #1
 8039f34:	617b      	str	r3, [r7, #20]
 8039f36:	e004      	b.n	8039f42 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8039f38:	4b10      	ldr	r3, [pc, #64]	; (8039f7c <xTaskIncrementTick+0x168>)
 8039f3a:	681b      	ldr	r3, [r3, #0]
 8039f3c:	3301      	adds	r3, #1
 8039f3e:	4a0f      	ldr	r2, [pc, #60]	; (8039f7c <xTaskIncrementTick+0x168>)
 8039f40:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8039f42:	4b0f      	ldr	r3, [pc, #60]	; (8039f80 <xTaskIncrementTick+0x16c>)
 8039f44:	681b      	ldr	r3, [r3, #0]
 8039f46:	2b00      	cmp	r3, #0
 8039f48:	d001      	beq.n	8039f4e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8039f4a:	2301      	movs	r3, #1
 8039f4c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8039f4e:	697b      	ldr	r3, [r7, #20]
}
 8039f50:	4618      	mov	r0, r3
 8039f52:	3718      	adds	r7, #24
 8039f54:	46bd      	mov	sp, r7
 8039f56:	bd80      	pop	{r7, pc}
 8039f58:	200018f4 	.word	0x200018f4
 8039f5c:	200018d0 	.word	0x200018d0
 8039f60:	20001884 	.word	0x20001884
 8039f64:	20001888 	.word	0x20001888
 8039f68:	200018e4 	.word	0x200018e4
 8039f6c:	200018ec 	.word	0x200018ec
 8039f70:	200018d4 	.word	0x200018d4
 8039f74:	200013fc 	.word	0x200013fc
 8039f78:	200013f8 	.word	0x200013f8
 8039f7c:	200018dc 	.word	0x200018dc
 8039f80:	200018e0 	.word	0x200018e0

08039f84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8039f84:	b480      	push	{r7}
 8039f86:	b085      	sub	sp, #20
 8039f88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8039f8a:	4b27      	ldr	r3, [pc, #156]	; (803a028 <vTaskSwitchContext+0xa4>)
 8039f8c:	681b      	ldr	r3, [r3, #0]
 8039f8e:	2b00      	cmp	r3, #0
 8039f90:	d003      	beq.n	8039f9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8039f92:	4b26      	ldr	r3, [pc, #152]	; (803a02c <vTaskSwitchContext+0xa8>)
 8039f94:	2201      	movs	r2, #1
 8039f96:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8039f98:	e040      	b.n	803a01c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8039f9a:	4b24      	ldr	r3, [pc, #144]	; (803a02c <vTaskSwitchContext+0xa8>)
 8039f9c:	2200      	movs	r2, #0
 8039f9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8039fa0:	4b23      	ldr	r3, [pc, #140]	; (803a030 <vTaskSwitchContext+0xac>)
 8039fa2:	681b      	ldr	r3, [r3, #0]
 8039fa4:	60fb      	str	r3, [r7, #12]
 8039fa6:	e00f      	b.n	8039fc8 <vTaskSwitchContext+0x44>
 8039fa8:	68fb      	ldr	r3, [r7, #12]
 8039faa:	2b00      	cmp	r3, #0
 8039fac:	d109      	bne.n	8039fc2 <vTaskSwitchContext+0x3e>
 8039fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8039fb2:	f383 8811 	msr	BASEPRI, r3
 8039fb6:	f3bf 8f6f 	isb	sy
 8039fba:	f3bf 8f4f 	dsb	sy
 8039fbe:	607b      	str	r3, [r7, #4]
 8039fc0:	e7fe      	b.n	8039fc0 <vTaskSwitchContext+0x3c>
 8039fc2:	68fb      	ldr	r3, [r7, #12]
 8039fc4:	3b01      	subs	r3, #1
 8039fc6:	60fb      	str	r3, [r7, #12]
 8039fc8:	491a      	ldr	r1, [pc, #104]	; (803a034 <vTaskSwitchContext+0xb0>)
 8039fca:	68fa      	ldr	r2, [r7, #12]
 8039fcc:	4613      	mov	r3, r2
 8039fce:	009b      	lsls	r3, r3, #2
 8039fd0:	4413      	add	r3, r2
 8039fd2:	009b      	lsls	r3, r3, #2
 8039fd4:	440b      	add	r3, r1
 8039fd6:	681b      	ldr	r3, [r3, #0]
 8039fd8:	2b00      	cmp	r3, #0
 8039fda:	d0e5      	beq.n	8039fa8 <vTaskSwitchContext+0x24>
 8039fdc:	68fa      	ldr	r2, [r7, #12]
 8039fde:	4613      	mov	r3, r2
 8039fe0:	009b      	lsls	r3, r3, #2
 8039fe2:	4413      	add	r3, r2
 8039fe4:	009b      	lsls	r3, r3, #2
 8039fe6:	4a13      	ldr	r2, [pc, #76]	; (803a034 <vTaskSwitchContext+0xb0>)
 8039fe8:	4413      	add	r3, r2
 8039fea:	60bb      	str	r3, [r7, #8]
 8039fec:	68bb      	ldr	r3, [r7, #8]
 8039fee:	685b      	ldr	r3, [r3, #4]
 8039ff0:	685a      	ldr	r2, [r3, #4]
 8039ff2:	68bb      	ldr	r3, [r7, #8]
 8039ff4:	605a      	str	r2, [r3, #4]
 8039ff6:	68bb      	ldr	r3, [r7, #8]
 8039ff8:	685a      	ldr	r2, [r3, #4]
 8039ffa:	68bb      	ldr	r3, [r7, #8]
 8039ffc:	3308      	adds	r3, #8
 8039ffe:	429a      	cmp	r2, r3
 803a000:	d104      	bne.n	803a00c <vTaskSwitchContext+0x88>
 803a002:	68bb      	ldr	r3, [r7, #8]
 803a004:	685b      	ldr	r3, [r3, #4]
 803a006:	685a      	ldr	r2, [r3, #4]
 803a008:	68bb      	ldr	r3, [r7, #8]
 803a00a:	605a      	str	r2, [r3, #4]
 803a00c:	68bb      	ldr	r3, [r7, #8]
 803a00e:	685b      	ldr	r3, [r3, #4]
 803a010:	68db      	ldr	r3, [r3, #12]
 803a012:	4a09      	ldr	r2, [pc, #36]	; (803a038 <vTaskSwitchContext+0xb4>)
 803a014:	6013      	str	r3, [r2, #0]
 803a016:	4a06      	ldr	r2, [pc, #24]	; (803a030 <vTaskSwitchContext+0xac>)
 803a018:	68fb      	ldr	r3, [r7, #12]
 803a01a:	6013      	str	r3, [r2, #0]
}
 803a01c:	bf00      	nop
 803a01e:	3714      	adds	r7, #20
 803a020:	46bd      	mov	sp, r7
 803a022:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a026:	4770      	bx	lr
 803a028:	200018f4 	.word	0x200018f4
 803a02c:	200018e0 	.word	0x200018e0
 803a030:	200018d4 	.word	0x200018d4
 803a034:	200013fc 	.word	0x200013fc
 803a038:	200013f8 	.word	0x200013f8

0803a03c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 803a03c:	b580      	push	{r7, lr}
 803a03e:	b084      	sub	sp, #16
 803a040:	af00      	add	r7, sp, #0
 803a042:	6078      	str	r0, [r7, #4]
 803a044:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 803a046:	687b      	ldr	r3, [r7, #4]
 803a048:	2b00      	cmp	r3, #0
 803a04a:	d109      	bne.n	803a060 <vTaskPlaceOnEventList+0x24>
 803a04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a050:	f383 8811 	msr	BASEPRI, r3
 803a054:	f3bf 8f6f 	isb	sy
 803a058:	f3bf 8f4f 	dsb	sy
 803a05c:	60fb      	str	r3, [r7, #12]
 803a05e:	e7fe      	b.n	803a05e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a060:	4b07      	ldr	r3, [pc, #28]	; (803a080 <vTaskPlaceOnEventList+0x44>)
 803a062:	681b      	ldr	r3, [r3, #0]
 803a064:	3318      	adds	r3, #24
 803a066:	4619      	mov	r1, r3
 803a068:	6878      	ldr	r0, [r7, #4]
 803a06a:	f7fe fb88 	bl	803877e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a06e:	2101      	movs	r1, #1
 803a070:	6838      	ldr	r0, [r7, #0]
 803a072:	f000 fe25 	bl	803acc0 <prvAddCurrentTaskToDelayedList>
}
 803a076:	bf00      	nop
 803a078:	3710      	adds	r7, #16
 803a07a:	46bd      	mov	sp, r7
 803a07c:	bd80      	pop	{r7, pc}
 803a07e:	bf00      	nop
 803a080:	200013f8 	.word	0x200013f8

0803a084 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 803a084:	b580      	push	{r7, lr}
 803a086:	b086      	sub	sp, #24
 803a088:	af00      	add	r7, sp, #0
 803a08a:	60f8      	str	r0, [r7, #12]
 803a08c:	60b9      	str	r1, [r7, #8]
 803a08e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 803a090:	68fb      	ldr	r3, [r7, #12]
 803a092:	2b00      	cmp	r3, #0
 803a094:	d109      	bne.n	803a0aa <vTaskPlaceOnUnorderedEventList+0x26>
 803a096:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a09a:	f383 8811 	msr	BASEPRI, r3
 803a09e:	f3bf 8f6f 	isb	sy
 803a0a2:	f3bf 8f4f 	dsb	sy
 803a0a6:	617b      	str	r3, [r7, #20]
 803a0a8:	e7fe      	b.n	803a0a8 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 803a0aa:	4b11      	ldr	r3, [pc, #68]	; (803a0f0 <vTaskPlaceOnUnorderedEventList+0x6c>)
 803a0ac:	681b      	ldr	r3, [r3, #0]
 803a0ae:	2b00      	cmp	r3, #0
 803a0b0:	d109      	bne.n	803a0c6 <vTaskPlaceOnUnorderedEventList+0x42>
 803a0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a0b6:	f383 8811 	msr	BASEPRI, r3
 803a0ba:	f3bf 8f6f 	isb	sy
 803a0be:	f3bf 8f4f 	dsb	sy
 803a0c2:	613b      	str	r3, [r7, #16]
 803a0c4:	e7fe      	b.n	803a0c4 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 803a0c6:	4b0b      	ldr	r3, [pc, #44]	; (803a0f4 <vTaskPlaceOnUnorderedEventList+0x70>)
 803a0c8:	681b      	ldr	r3, [r3, #0]
 803a0ca:	68ba      	ldr	r2, [r7, #8]
 803a0cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 803a0d0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a0d2:	4b08      	ldr	r3, [pc, #32]	; (803a0f4 <vTaskPlaceOnUnorderedEventList+0x70>)
 803a0d4:	681b      	ldr	r3, [r3, #0]
 803a0d6:	3318      	adds	r3, #24
 803a0d8:	4619      	mov	r1, r3
 803a0da:	68f8      	ldr	r0, [r7, #12]
 803a0dc:	f7fe fb2b 	bl	8038736 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a0e0:	2101      	movs	r1, #1
 803a0e2:	6878      	ldr	r0, [r7, #4]
 803a0e4:	f000 fdec 	bl	803acc0 <prvAddCurrentTaskToDelayedList>
}
 803a0e8:	bf00      	nop
 803a0ea:	3718      	adds	r7, #24
 803a0ec:	46bd      	mov	sp, r7
 803a0ee:	bd80      	pop	{r7, pc}
 803a0f0:	200018f4 	.word	0x200018f4
 803a0f4:	200013f8 	.word	0x200013f8

0803a0f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 803a0f8:	b580      	push	{r7, lr}
 803a0fa:	b086      	sub	sp, #24
 803a0fc:	af00      	add	r7, sp, #0
 803a0fe:	60f8      	str	r0, [r7, #12]
 803a100:	60b9      	str	r1, [r7, #8]
 803a102:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 803a104:	68fb      	ldr	r3, [r7, #12]
 803a106:	2b00      	cmp	r3, #0
 803a108:	d109      	bne.n	803a11e <vTaskPlaceOnEventListRestricted+0x26>
 803a10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a10e:	f383 8811 	msr	BASEPRI, r3
 803a112:	f3bf 8f6f 	isb	sy
 803a116:	f3bf 8f4f 	dsb	sy
 803a11a:	617b      	str	r3, [r7, #20]
 803a11c:	e7fe      	b.n	803a11c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 803a11e:	4b0a      	ldr	r3, [pc, #40]	; (803a148 <vTaskPlaceOnEventListRestricted+0x50>)
 803a120:	681b      	ldr	r3, [r3, #0]
 803a122:	3318      	adds	r3, #24
 803a124:	4619      	mov	r1, r3
 803a126:	68f8      	ldr	r0, [r7, #12]
 803a128:	f7fe fb05 	bl	8038736 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 803a12c:	687b      	ldr	r3, [r7, #4]
 803a12e:	2b00      	cmp	r3, #0
 803a130:	d002      	beq.n	803a138 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 803a132:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803a136:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 803a138:	6879      	ldr	r1, [r7, #4]
 803a13a:	68b8      	ldr	r0, [r7, #8]
 803a13c:	f000 fdc0 	bl	803acc0 <prvAddCurrentTaskToDelayedList>
	}
 803a140:	bf00      	nop
 803a142:	3718      	adds	r7, #24
 803a144:	46bd      	mov	sp, r7
 803a146:	bd80      	pop	{r7, pc}
 803a148:	200013f8 	.word	0x200013f8

0803a14c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 803a14c:	b580      	push	{r7, lr}
 803a14e:	b086      	sub	sp, #24
 803a150:	af00      	add	r7, sp, #0
 803a152:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a154:	687b      	ldr	r3, [r7, #4]
 803a156:	68db      	ldr	r3, [r3, #12]
 803a158:	68db      	ldr	r3, [r3, #12]
 803a15a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 803a15c:	693b      	ldr	r3, [r7, #16]
 803a15e:	2b00      	cmp	r3, #0
 803a160:	d109      	bne.n	803a176 <xTaskRemoveFromEventList+0x2a>
 803a162:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a166:	f383 8811 	msr	BASEPRI, r3
 803a16a:	f3bf 8f6f 	isb	sy
 803a16e:	f3bf 8f4f 	dsb	sy
 803a172:	60fb      	str	r3, [r7, #12]
 803a174:	e7fe      	b.n	803a174 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 803a176:	693b      	ldr	r3, [r7, #16]
 803a178:	3318      	adds	r3, #24
 803a17a:	4618      	mov	r0, r3
 803a17c:	f7fe fb38 	bl	80387f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a180:	4b1d      	ldr	r3, [pc, #116]	; (803a1f8 <xTaskRemoveFromEventList+0xac>)
 803a182:	681b      	ldr	r3, [r3, #0]
 803a184:	2b00      	cmp	r3, #0
 803a186:	d11d      	bne.n	803a1c4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a188:	693b      	ldr	r3, [r7, #16]
 803a18a:	3304      	adds	r3, #4
 803a18c:	4618      	mov	r0, r3
 803a18e:	f7fe fb2f 	bl	80387f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 803a192:	693b      	ldr	r3, [r7, #16]
 803a194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a196:	4b19      	ldr	r3, [pc, #100]	; (803a1fc <xTaskRemoveFromEventList+0xb0>)
 803a198:	681b      	ldr	r3, [r3, #0]
 803a19a:	429a      	cmp	r2, r3
 803a19c:	d903      	bls.n	803a1a6 <xTaskRemoveFromEventList+0x5a>
 803a19e:	693b      	ldr	r3, [r7, #16]
 803a1a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a1a2:	4a16      	ldr	r2, [pc, #88]	; (803a1fc <xTaskRemoveFromEventList+0xb0>)
 803a1a4:	6013      	str	r3, [r2, #0]
 803a1a6:	693b      	ldr	r3, [r7, #16]
 803a1a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a1aa:	4613      	mov	r3, r2
 803a1ac:	009b      	lsls	r3, r3, #2
 803a1ae:	4413      	add	r3, r2
 803a1b0:	009b      	lsls	r3, r3, #2
 803a1b2:	4a13      	ldr	r2, [pc, #76]	; (803a200 <xTaskRemoveFromEventList+0xb4>)
 803a1b4:	441a      	add	r2, r3
 803a1b6:	693b      	ldr	r3, [r7, #16]
 803a1b8:	3304      	adds	r3, #4
 803a1ba:	4619      	mov	r1, r3
 803a1bc:	4610      	mov	r0, r2
 803a1be:	f7fe faba 	bl	8038736 <vListInsertEnd>
 803a1c2:	e005      	b.n	803a1d0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 803a1c4:	693b      	ldr	r3, [r7, #16]
 803a1c6:	3318      	adds	r3, #24
 803a1c8:	4619      	mov	r1, r3
 803a1ca:	480e      	ldr	r0, [pc, #56]	; (803a204 <xTaskRemoveFromEventList+0xb8>)
 803a1cc:	f7fe fab3 	bl	8038736 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a1d0:	693b      	ldr	r3, [r7, #16]
 803a1d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a1d4:	4b0c      	ldr	r3, [pc, #48]	; (803a208 <xTaskRemoveFromEventList+0xbc>)
 803a1d6:	681b      	ldr	r3, [r3, #0]
 803a1d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a1da:	429a      	cmp	r2, r3
 803a1dc:	d905      	bls.n	803a1ea <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 803a1de:	2301      	movs	r3, #1
 803a1e0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 803a1e2:	4b0a      	ldr	r3, [pc, #40]	; (803a20c <xTaskRemoveFromEventList+0xc0>)
 803a1e4:	2201      	movs	r2, #1
 803a1e6:	601a      	str	r2, [r3, #0]
 803a1e8:	e001      	b.n	803a1ee <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 803a1ea:	2300      	movs	r3, #0
 803a1ec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 803a1ee:	697b      	ldr	r3, [r7, #20]
}
 803a1f0:	4618      	mov	r0, r3
 803a1f2:	3718      	adds	r7, #24
 803a1f4:	46bd      	mov	sp, r7
 803a1f6:	bd80      	pop	{r7, pc}
 803a1f8:	200018f4 	.word	0x200018f4
 803a1fc:	200018d4 	.word	0x200018d4
 803a200:	200013fc 	.word	0x200013fc
 803a204:	2000188c 	.word	0x2000188c
 803a208:	200013f8 	.word	0x200013f8
 803a20c:	200018e0 	.word	0x200018e0

0803a210 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 803a210:	b580      	push	{r7, lr}
 803a212:	b086      	sub	sp, #24
 803a214:	af00      	add	r7, sp, #0
 803a216:	6078      	str	r0, [r7, #4]
 803a218:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 803a21a:	4b28      	ldr	r3, [pc, #160]	; (803a2bc <vTaskRemoveFromUnorderedEventList+0xac>)
 803a21c:	681b      	ldr	r3, [r3, #0]
 803a21e:	2b00      	cmp	r3, #0
 803a220:	d109      	bne.n	803a236 <vTaskRemoveFromUnorderedEventList+0x26>
 803a222:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a226:	f383 8811 	msr	BASEPRI, r3
 803a22a:	f3bf 8f6f 	isb	sy
 803a22e:	f3bf 8f4f 	dsb	sy
 803a232:	613b      	str	r3, [r7, #16]
 803a234:	e7fe      	b.n	803a234 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 803a236:	683b      	ldr	r3, [r7, #0]
 803a238:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 803a23c:	687b      	ldr	r3, [r7, #4]
 803a23e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a240:	687b      	ldr	r3, [r7, #4]
 803a242:	68db      	ldr	r3, [r3, #12]
 803a244:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 803a246:	697b      	ldr	r3, [r7, #20]
 803a248:	2b00      	cmp	r3, #0
 803a24a:	d109      	bne.n	803a260 <vTaskRemoveFromUnorderedEventList+0x50>
 803a24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a250:	f383 8811 	msr	BASEPRI, r3
 803a254:	f3bf 8f6f 	isb	sy
 803a258:	f3bf 8f4f 	dsb	sy
 803a25c:	60fb      	str	r3, [r7, #12]
 803a25e:	e7fe      	b.n	803a25e <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 803a260:	6878      	ldr	r0, [r7, #4]
 803a262:	f7fe fac5 	bl	80387f0 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 803a266:	697b      	ldr	r3, [r7, #20]
 803a268:	3304      	adds	r3, #4
 803a26a:	4618      	mov	r0, r3
 803a26c:	f7fe fac0 	bl	80387f0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 803a270:	697b      	ldr	r3, [r7, #20]
 803a272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a274:	4b12      	ldr	r3, [pc, #72]	; (803a2c0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a276:	681b      	ldr	r3, [r3, #0]
 803a278:	429a      	cmp	r2, r3
 803a27a:	d903      	bls.n	803a284 <vTaskRemoveFromUnorderedEventList+0x74>
 803a27c:	697b      	ldr	r3, [r7, #20]
 803a27e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a280:	4a0f      	ldr	r2, [pc, #60]	; (803a2c0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 803a282:	6013      	str	r3, [r2, #0]
 803a284:	697b      	ldr	r3, [r7, #20]
 803a286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a288:	4613      	mov	r3, r2
 803a28a:	009b      	lsls	r3, r3, #2
 803a28c:	4413      	add	r3, r2
 803a28e:	009b      	lsls	r3, r3, #2
 803a290:	4a0c      	ldr	r2, [pc, #48]	; (803a2c4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 803a292:	441a      	add	r2, r3
 803a294:	697b      	ldr	r3, [r7, #20]
 803a296:	3304      	adds	r3, #4
 803a298:	4619      	mov	r1, r3
 803a29a:	4610      	mov	r0, r2
 803a29c:	f7fe fa4b 	bl	8038736 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 803a2a0:	697b      	ldr	r3, [r7, #20]
 803a2a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a2a4:	4b08      	ldr	r3, [pc, #32]	; (803a2c8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 803a2a6:	681b      	ldr	r3, [r3, #0]
 803a2a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a2aa:	429a      	cmp	r2, r3
 803a2ac:	d902      	bls.n	803a2b4 <vTaskRemoveFromUnorderedEventList+0xa4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 803a2ae:	4b07      	ldr	r3, [pc, #28]	; (803a2cc <vTaskRemoveFromUnorderedEventList+0xbc>)
 803a2b0:	2201      	movs	r2, #1
 803a2b2:	601a      	str	r2, [r3, #0]
	}
}
 803a2b4:	bf00      	nop
 803a2b6:	3718      	adds	r7, #24
 803a2b8:	46bd      	mov	sp, r7
 803a2ba:	bd80      	pop	{r7, pc}
 803a2bc:	200018f4 	.word	0x200018f4
 803a2c0:	200018d4 	.word	0x200018d4
 803a2c4:	200013fc 	.word	0x200013fc
 803a2c8:	200013f8 	.word	0x200013f8
 803a2cc:	200018e0 	.word	0x200018e0

0803a2d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 803a2d0:	b480      	push	{r7}
 803a2d2:	b083      	sub	sp, #12
 803a2d4:	af00      	add	r7, sp, #0
 803a2d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 803a2d8:	4b06      	ldr	r3, [pc, #24]	; (803a2f4 <vTaskInternalSetTimeOutState+0x24>)
 803a2da:	681a      	ldr	r2, [r3, #0]
 803a2dc:	687b      	ldr	r3, [r7, #4]
 803a2de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 803a2e0:	4b05      	ldr	r3, [pc, #20]	; (803a2f8 <vTaskInternalSetTimeOutState+0x28>)
 803a2e2:	681a      	ldr	r2, [r3, #0]
 803a2e4:	687b      	ldr	r3, [r7, #4]
 803a2e6:	605a      	str	r2, [r3, #4]
}
 803a2e8:	bf00      	nop
 803a2ea:	370c      	adds	r7, #12
 803a2ec:	46bd      	mov	sp, r7
 803a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a2f2:	4770      	bx	lr
 803a2f4:	200018e4 	.word	0x200018e4
 803a2f8:	200018d0 	.word	0x200018d0

0803a2fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 803a2fc:	b580      	push	{r7, lr}
 803a2fe:	b088      	sub	sp, #32
 803a300:	af00      	add	r7, sp, #0
 803a302:	6078      	str	r0, [r7, #4]
 803a304:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 803a306:	687b      	ldr	r3, [r7, #4]
 803a308:	2b00      	cmp	r3, #0
 803a30a:	d109      	bne.n	803a320 <xTaskCheckForTimeOut+0x24>
 803a30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a310:	f383 8811 	msr	BASEPRI, r3
 803a314:	f3bf 8f6f 	isb	sy
 803a318:	f3bf 8f4f 	dsb	sy
 803a31c:	613b      	str	r3, [r7, #16]
 803a31e:	e7fe      	b.n	803a31e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 803a320:	683b      	ldr	r3, [r7, #0]
 803a322:	2b00      	cmp	r3, #0
 803a324:	d109      	bne.n	803a33a <xTaskCheckForTimeOut+0x3e>
 803a326:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a32a:	f383 8811 	msr	BASEPRI, r3
 803a32e:	f3bf 8f6f 	isb	sy
 803a332:	f3bf 8f4f 	dsb	sy
 803a336:	60fb      	str	r3, [r7, #12]
 803a338:	e7fe      	b.n	803a338 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 803a33a:	f001 f9a7 	bl	803b68c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 803a33e:	4b24      	ldr	r3, [pc, #144]	; (803a3d0 <xTaskCheckForTimeOut+0xd4>)
 803a340:	681b      	ldr	r3, [r3, #0]
 803a342:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 803a344:	687b      	ldr	r3, [r7, #4]
 803a346:	685b      	ldr	r3, [r3, #4]
 803a348:	69ba      	ldr	r2, [r7, #24]
 803a34a:	1ad3      	subs	r3, r2, r3
 803a34c:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 803a34e:	4b21      	ldr	r3, [pc, #132]	; (803a3d4 <xTaskCheckForTimeOut+0xd8>)
 803a350:	681b      	ldr	r3, [r3, #0]
 803a352:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 803a356:	2b00      	cmp	r3, #0
 803a358:	d007      	beq.n	803a36a <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 803a35a:	4b1e      	ldr	r3, [pc, #120]	; (803a3d4 <xTaskCheckForTimeOut+0xd8>)
 803a35c:	681b      	ldr	r3, [r3, #0]
 803a35e:	2200      	movs	r2, #0
 803a360:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
				xReturn = pdTRUE;
 803a364:	2301      	movs	r3, #1
 803a366:	61fb      	str	r3, [r7, #28]
 803a368:	e02b      	b.n	803a3c2 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 803a36a:	683b      	ldr	r3, [r7, #0]
 803a36c:	681b      	ldr	r3, [r3, #0]
 803a36e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803a372:	d102      	bne.n	803a37a <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 803a374:	2300      	movs	r3, #0
 803a376:	61fb      	str	r3, [r7, #28]
 803a378:	e023      	b.n	803a3c2 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 803a37a:	687b      	ldr	r3, [r7, #4]
 803a37c:	681a      	ldr	r2, [r3, #0]
 803a37e:	4b16      	ldr	r3, [pc, #88]	; (803a3d8 <xTaskCheckForTimeOut+0xdc>)
 803a380:	681b      	ldr	r3, [r3, #0]
 803a382:	429a      	cmp	r2, r3
 803a384:	d007      	beq.n	803a396 <xTaskCheckForTimeOut+0x9a>
 803a386:	687b      	ldr	r3, [r7, #4]
 803a388:	685b      	ldr	r3, [r3, #4]
 803a38a:	69ba      	ldr	r2, [r7, #24]
 803a38c:	429a      	cmp	r2, r3
 803a38e:	d302      	bcc.n	803a396 <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 803a390:	2301      	movs	r3, #1
 803a392:	61fb      	str	r3, [r7, #28]
 803a394:	e015      	b.n	803a3c2 <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 803a396:	683b      	ldr	r3, [r7, #0]
 803a398:	681b      	ldr	r3, [r3, #0]
 803a39a:	697a      	ldr	r2, [r7, #20]
 803a39c:	429a      	cmp	r2, r3
 803a39e:	d20b      	bcs.n	803a3b8 <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 803a3a0:	683b      	ldr	r3, [r7, #0]
 803a3a2:	681a      	ldr	r2, [r3, #0]
 803a3a4:	697b      	ldr	r3, [r7, #20]
 803a3a6:	1ad2      	subs	r2, r2, r3
 803a3a8:	683b      	ldr	r3, [r7, #0]
 803a3aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 803a3ac:	6878      	ldr	r0, [r7, #4]
 803a3ae:	f7ff ff8f 	bl	803a2d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 803a3b2:	2300      	movs	r3, #0
 803a3b4:	61fb      	str	r3, [r7, #28]
 803a3b6:	e004      	b.n	803a3c2 <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 803a3b8:	683b      	ldr	r3, [r7, #0]
 803a3ba:	2200      	movs	r2, #0
 803a3bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 803a3be:	2301      	movs	r3, #1
 803a3c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 803a3c2:	f001 f991 	bl	803b6e8 <vPortExitCritical>

	return xReturn;
 803a3c6:	69fb      	ldr	r3, [r7, #28]
}
 803a3c8:	4618      	mov	r0, r3
 803a3ca:	3720      	adds	r7, #32
 803a3cc:	46bd      	mov	sp, r7
 803a3ce:	bd80      	pop	{r7, pc}
 803a3d0:	200018d0 	.word	0x200018d0
 803a3d4:	200013f8 	.word	0x200013f8
 803a3d8:	200018e4 	.word	0x200018e4

0803a3dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 803a3dc:	b480      	push	{r7}
 803a3de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 803a3e0:	4b03      	ldr	r3, [pc, #12]	; (803a3f0 <vTaskMissedYield+0x14>)
 803a3e2:	2201      	movs	r2, #1
 803a3e4:	601a      	str	r2, [r3, #0]
}
 803a3e6:	bf00      	nop
 803a3e8:	46bd      	mov	sp, r7
 803a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a3ee:	4770      	bx	lr
 803a3f0:	200018e0 	.word	0x200018e0

0803a3f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 803a3f4:	b580      	push	{r7, lr}
 803a3f6:	b082      	sub	sp, #8
 803a3f8:	af00      	add	r7, sp, #0
 803a3fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 803a3fc:	f000 f852 	bl	803a4a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 803a400:	4b06      	ldr	r3, [pc, #24]	; (803a41c <prvIdleTask+0x28>)
 803a402:	681b      	ldr	r3, [r3, #0]
 803a404:	2b01      	cmp	r3, #1
 803a406:	d9f9      	bls.n	803a3fc <prvIdleTask+0x8>
			{
				taskYIELD();
 803a408:	4b05      	ldr	r3, [pc, #20]	; (803a420 <prvIdleTask+0x2c>)
 803a40a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a40e:	601a      	str	r2, [r3, #0]
 803a410:	f3bf 8f4f 	dsb	sy
 803a414:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 803a418:	e7f0      	b.n	803a3fc <prvIdleTask+0x8>
 803a41a:	bf00      	nop
 803a41c:	200013fc 	.word	0x200013fc
 803a420:	e000ed04 	.word	0xe000ed04

0803a424 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 803a424:	b580      	push	{r7, lr}
 803a426:	b082      	sub	sp, #8
 803a428:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a42a:	2300      	movs	r3, #0
 803a42c:	607b      	str	r3, [r7, #4]
 803a42e:	e00c      	b.n	803a44a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 803a430:	687a      	ldr	r2, [r7, #4]
 803a432:	4613      	mov	r3, r2
 803a434:	009b      	lsls	r3, r3, #2
 803a436:	4413      	add	r3, r2
 803a438:	009b      	lsls	r3, r3, #2
 803a43a:	4a12      	ldr	r2, [pc, #72]	; (803a484 <prvInitialiseTaskLists+0x60>)
 803a43c:	4413      	add	r3, r2
 803a43e:	4618      	mov	r0, r3
 803a440:	f7fe f94c 	bl	80386dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 803a444:	687b      	ldr	r3, [r7, #4]
 803a446:	3301      	adds	r3, #1
 803a448:	607b      	str	r3, [r7, #4]
 803a44a:	687b      	ldr	r3, [r7, #4]
 803a44c:	2b37      	cmp	r3, #55	; 0x37
 803a44e:	d9ef      	bls.n	803a430 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 803a450:	480d      	ldr	r0, [pc, #52]	; (803a488 <prvInitialiseTaskLists+0x64>)
 803a452:	f7fe f943 	bl	80386dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 803a456:	480d      	ldr	r0, [pc, #52]	; (803a48c <prvInitialiseTaskLists+0x68>)
 803a458:	f7fe f940 	bl	80386dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 803a45c:	480c      	ldr	r0, [pc, #48]	; (803a490 <prvInitialiseTaskLists+0x6c>)
 803a45e:	f7fe f93d 	bl	80386dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 803a462:	480c      	ldr	r0, [pc, #48]	; (803a494 <prvInitialiseTaskLists+0x70>)
 803a464:	f7fe f93a 	bl	80386dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 803a468:	480b      	ldr	r0, [pc, #44]	; (803a498 <prvInitialiseTaskLists+0x74>)
 803a46a:	f7fe f937 	bl	80386dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 803a46e:	4b0b      	ldr	r3, [pc, #44]	; (803a49c <prvInitialiseTaskLists+0x78>)
 803a470:	4a05      	ldr	r2, [pc, #20]	; (803a488 <prvInitialiseTaskLists+0x64>)
 803a472:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 803a474:	4b0a      	ldr	r3, [pc, #40]	; (803a4a0 <prvInitialiseTaskLists+0x7c>)
 803a476:	4a05      	ldr	r2, [pc, #20]	; (803a48c <prvInitialiseTaskLists+0x68>)
 803a478:	601a      	str	r2, [r3, #0]
}
 803a47a:	bf00      	nop
 803a47c:	3708      	adds	r7, #8
 803a47e:	46bd      	mov	sp, r7
 803a480:	bd80      	pop	{r7, pc}
 803a482:	bf00      	nop
 803a484:	200013fc 	.word	0x200013fc
 803a488:	2000185c 	.word	0x2000185c
 803a48c:	20001870 	.word	0x20001870
 803a490:	2000188c 	.word	0x2000188c
 803a494:	200018a0 	.word	0x200018a0
 803a498:	200018b8 	.word	0x200018b8
 803a49c:	20001884 	.word	0x20001884
 803a4a0:	20001888 	.word	0x20001888

0803a4a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 803a4a4:	b580      	push	{r7, lr}
 803a4a6:	b082      	sub	sp, #8
 803a4a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a4aa:	e019      	b.n	803a4e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 803a4ac:	f001 f8ee 	bl	803b68c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a4b0:	4b0f      	ldr	r3, [pc, #60]	; (803a4f0 <prvCheckTasksWaitingTermination+0x4c>)
 803a4b2:	68db      	ldr	r3, [r3, #12]
 803a4b4:	68db      	ldr	r3, [r3, #12]
 803a4b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803a4b8:	687b      	ldr	r3, [r7, #4]
 803a4ba:	3304      	adds	r3, #4
 803a4bc:	4618      	mov	r0, r3
 803a4be:	f7fe f997 	bl	80387f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 803a4c2:	4b0c      	ldr	r3, [pc, #48]	; (803a4f4 <prvCheckTasksWaitingTermination+0x50>)
 803a4c4:	681b      	ldr	r3, [r3, #0]
 803a4c6:	3b01      	subs	r3, #1
 803a4c8:	4a0a      	ldr	r2, [pc, #40]	; (803a4f4 <prvCheckTasksWaitingTermination+0x50>)
 803a4ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 803a4cc:	4b0a      	ldr	r3, [pc, #40]	; (803a4f8 <prvCheckTasksWaitingTermination+0x54>)
 803a4ce:	681b      	ldr	r3, [r3, #0]
 803a4d0:	3b01      	subs	r3, #1
 803a4d2:	4a09      	ldr	r2, [pc, #36]	; (803a4f8 <prvCheckTasksWaitingTermination+0x54>)
 803a4d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 803a4d6:	f001 f907 	bl	803b6e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 803a4da:	6878      	ldr	r0, [r7, #4]
 803a4dc:	f000 f80e 	bl	803a4fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 803a4e0:	4b05      	ldr	r3, [pc, #20]	; (803a4f8 <prvCheckTasksWaitingTermination+0x54>)
 803a4e2:	681b      	ldr	r3, [r3, #0]
 803a4e4:	2b00      	cmp	r3, #0
 803a4e6:	d1e1      	bne.n	803a4ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 803a4e8:	bf00      	nop
 803a4ea:	3708      	adds	r7, #8
 803a4ec:	46bd      	mov	sp, r7
 803a4ee:	bd80      	pop	{r7, pc}
 803a4f0:	200018a0 	.word	0x200018a0
 803a4f4:	200018cc 	.word	0x200018cc
 803a4f8:	200018b4 	.word	0x200018b4

0803a4fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 803a4fc:	b580      	push	{r7, lr}
 803a4fe:	b084      	sub	sp, #16
 803a500:	af00      	add	r7, sp, #0
 803a502:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 803a504:	687b      	ldr	r3, [r7, #4]
 803a506:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a50a:	2b00      	cmp	r3, #0
 803a50c:	d108      	bne.n	803a520 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 803a50e:	687b      	ldr	r3, [r7, #4]
 803a510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803a512:	4618      	mov	r0, r3
 803a514:	f001 fa96 	bl	803ba44 <vPortFree>
				vPortFree( pxTCB );
 803a518:	6878      	ldr	r0, [r7, #4]
 803a51a:	f001 fa93 	bl	803ba44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 803a51e:	e017      	b.n	803a550 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 803a520:	687b      	ldr	r3, [r7, #4]
 803a522:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a526:	2b01      	cmp	r3, #1
 803a528:	d103      	bne.n	803a532 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 803a52a:	6878      	ldr	r0, [r7, #4]
 803a52c:	f001 fa8a 	bl	803ba44 <vPortFree>
	}
 803a530:	e00e      	b.n	803a550 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 803a532:	687b      	ldr	r3, [r7, #4]
 803a534:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 803a538:	2b02      	cmp	r3, #2
 803a53a:	d009      	beq.n	803a550 <prvDeleteTCB+0x54>
 803a53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a540:	f383 8811 	msr	BASEPRI, r3
 803a544:	f3bf 8f6f 	isb	sy
 803a548:	f3bf 8f4f 	dsb	sy
 803a54c:	60fb      	str	r3, [r7, #12]
 803a54e:	e7fe      	b.n	803a54e <prvDeleteTCB+0x52>
	}
 803a550:	bf00      	nop
 803a552:	3710      	adds	r7, #16
 803a554:	46bd      	mov	sp, r7
 803a556:	bd80      	pop	{r7, pc}

0803a558 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 803a558:	b480      	push	{r7}
 803a55a:	b083      	sub	sp, #12
 803a55c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 803a55e:	4b0c      	ldr	r3, [pc, #48]	; (803a590 <prvResetNextTaskUnblockTime+0x38>)
 803a560:	681b      	ldr	r3, [r3, #0]
 803a562:	681b      	ldr	r3, [r3, #0]
 803a564:	2b00      	cmp	r3, #0
 803a566:	d104      	bne.n	803a572 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 803a568:	4b0a      	ldr	r3, [pc, #40]	; (803a594 <prvResetNextTaskUnblockTime+0x3c>)
 803a56a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 803a56e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 803a570:	e008      	b.n	803a584 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803a572:	4b07      	ldr	r3, [pc, #28]	; (803a590 <prvResetNextTaskUnblockTime+0x38>)
 803a574:	681b      	ldr	r3, [r3, #0]
 803a576:	68db      	ldr	r3, [r3, #12]
 803a578:	68db      	ldr	r3, [r3, #12]
 803a57a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 803a57c:	687b      	ldr	r3, [r7, #4]
 803a57e:	685b      	ldr	r3, [r3, #4]
 803a580:	4a04      	ldr	r2, [pc, #16]	; (803a594 <prvResetNextTaskUnblockTime+0x3c>)
 803a582:	6013      	str	r3, [r2, #0]
}
 803a584:	bf00      	nop
 803a586:	370c      	adds	r7, #12
 803a588:	46bd      	mov	sp, r7
 803a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a58e:	4770      	bx	lr
 803a590:	20001884 	.word	0x20001884
 803a594:	200018ec 	.word	0x200018ec

0803a598 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 803a598:	b480      	push	{r7}
 803a59a:	b083      	sub	sp, #12
 803a59c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 803a59e:	4b05      	ldr	r3, [pc, #20]	; (803a5b4 <xTaskGetCurrentTaskHandle+0x1c>)
 803a5a0:	681b      	ldr	r3, [r3, #0]
 803a5a2:	607b      	str	r3, [r7, #4]

		return xReturn;
 803a5a4:	687b      	ldr	r3, [r7, #4]
	}
 803a5a6:	4618      	mov	r0, r3
 803a5a8:	370c      	adds	r7, #12
 803a5aa:	46bd      	mov	sp, r7
 803a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a5b0:	4770      	bx	lr
 803a5b2:	bf00      	nop
 803a5b4:	200013f8 	.word	0x200013f8

0803a5b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 803a5b8:	b480      	push	{r7}
 803a5ba:	b083      	sub	sp, #12
 803a5bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 803a5be:	4b0b      	ldr	r3, [pc, #44]	; (803a5ec <xTaskGetSchedulerState+0x34>)
 803a5c0:	681b      	ldr	r3, [r3, #0]
 803a5c2:	2b00      	cmp	r3, #0
 803a5c4:	d102      	bne.n	803a5cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 803a5c6:	2301      	movs	r3, #1
 803a5c8:	607b      	str	r3, [r7, #4]
 803a5ca:	e008      	b.n	803a5de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803a5cc:	4b08      	ldr	r3, [pc, #32]	; (803a5f0 <xTaskGetSchedulerState+0x38>)
 803a5ce:	681b      	ldr	r3, [r3, #0]
 803a5d0:	2b00      	cmp	r3, #0
 803a5d2:	d102      	bne.n	803a5da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 803a5d4:	2302      	movs	r3, #2
 803a5d6:	607b      	str	r3, [r7, #4]
 803a5d8:	e001      	b.n	803a5de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 803a5da:	2300      	movs	r3, #0
 803a5dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 803a5de:	687b      	ldr	r3, [r7, #4]
	}
 803a5e0:	4618      	mov	r0, r3
 803a5e2:	370c      	adds	r7, #12
 803a5e4:	46bd      	mov	sp, r7
 803a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a5ea:	4770      	bx	lr
 803a5ec:	200018d8 	.word	0x200018d8
 803a5f0:	200018f4 	.word	0x200018f4

0803a5f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 803a5f4:	b580      	push	{r7, lr}
 803a5f6:	b084      	sub	sp, #16
 803a5f8:	af00      	add	r7, sp, #0
 803a5fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 803a5fc:	687b      	ldr	r3, [r7, #4]
 803a5fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 803a600:	2300      	movs	r3, #0
 803a602:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 803a604:	687b      	ldr	r3, [r7, #4]
 803a606:	2b00      	cmp	r3, #0
 803a608:	d051      	beq.n	803a6ae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 803a60a:	68bb      	ldr	r3, [r7, #8]
 803a60c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a60e:	4b2a      	ldr	r3, [pc, #168]	; (803a6b8 <xTaskPriorityInherit+0xc4>)
 803a610:	681b      	ldr	r3, [r3, #0]
 803a612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a614:	429a      	cmp	r2, r3
 803a616:	d241      	bcs.n	803a69c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a618:	68bb      	ldr	r3, [r7, #8]
 803a61a:	699b      	ldr	r3, [r3, #24]
 803a61c:	2b00      	cmp	r3, #0
 803a61e:	db06      	blt.n	803a62e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a620:	4b25      	ldr	r3, [pc, #148]	; (803a6b8 <xTaskPriorityInherit+0xc4>)
 803a622:	681b      	ldr	r3, [r3, #0]
 803a624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a626:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a62a:	68bb      	ldr	r3, [r7, #8]
 803a62c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 803a62e:	68bb      	ldr	r3, [r7, #8]
 803a630:	6959      	ldr	r1, [r3, #20]
 803a632:	68bb      	ldr	r3, [r7, #8]
 803a634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a636:	4613      	mov	r3, r2
 803a638:	009b      	lsls	r3, r3, #2
 803a63a:	4413      	add	r3, r2
 803a63c:	009b      	lsls	r3, r3, #2
 803a63e:	4a1f      	ldr	r2, [pc, #124]	; (803a6bc <xTaskPriorityInherit+0xc8>)
 803a640:	4413      	add	r3, r2
 803a642:	4299      	cmp	r1, r3
 803a644:	d122      	bne.n	803a68c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a646:	68bb      	ldr	r3, [r7, #8]
 803a648:	3304      	adds	r3, #4
 803a64a:	4618      	mov	r0, r3
 803a64c:	f7fe f8d0 	bl	80387f0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a650:	4b19      	ldr	r3, [pc, #100]	; (803a6b8 <xTaskPriorityInherit+0xc4>)
 803a652:	681b      	ldr	r3, [r3, #0]
 803a654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a656:	68bb      	ldr	r3, [r7, #8]
 803a658:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 803a65a:	68bb      	ldr	r3, [r7, #8]
 803a65c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a65e:	4b18      	ldr	r3, [pc, #96]	; (803a6c0 <xTaskPriorityInherit+0xcc>)
 803a660:	681b      	ldr	r3, [r3, #0]
 803a662:	429a      	cmp	r2, r3
 803a664:	d903      	bls.n	803a66e <xTaskPriorityInherit+0x7a>
 803a666:	68bb      	ldr	r3, [r7, #8]
 803a668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a66a:	4a15      	ldr	r2, [pc, #84]	; (803a6c0 <xTaskPriorityInherit+0xcc>)
 803a66c:	6013      	str	r3, [r2, #0]
 803a66e:	68bb      	ldr	r3, [r7, #8]
 803a670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a672:	4613      	mov	r3, r2
 803a674:	009b      	lsls	r3, r3, #2
 803a676:	4413      	add	r3, r2
 803a678:	009b      	lsls	r3, r3, #2
 803a67a:	4a10      	ldr	r2, [pc, #64]	; (803a6bc <xTaskPriorityInherit+0xc8>)
 803a67c:	441a      	add	r2, r3
 803a67e:	68bb      	ldr	r3, [r7, #8]
 803a680:	3304      	adds	r3, #4
 803a682:	4619      	mov	r1, r3
 803a684:	4610      	mov	r0, r2
 803a686:	f7fe f856 	bl	8038736 <vListInsertEnd>
 803a68a:	e004      	b.n	803a696 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 803a68c:	4b0a      	ldr	r3, [pc, #40]	; (803a6b8 <xTaskPriorityInherit+0xc4>)
 803a68e:	681b      	ldr	r3, [r3, #0]
 803a690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a692:	68bb      	ldr	r3, [r7, #8]
 803a694:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 803a696:	2301      	movs	r3, #1
 803a698:	60fb      	str	r3, [r7, #12]
 803a69a:	e008      	b.n	803a6ae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 803a69c:	68bb      	ldr	r3, [r7, #8]
 803a69e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a6a0:	4b05      	ldr	r3, [pc, #20]	; (803a6b8 <xTaskPriorityInherit+0xc4>)
 803a6a2:	681b      	ldr	r3, [r3, #0]
 803a6a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a6a6:	429a      	cmp	r2, r3
 803a6a8:	d201      	bcs.n	803a6ae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 803a6aa:	2301      	movs	r3, #1
 803a6ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a6ae:	68fb      	ldr	r3, [r7, #12]
	}
 803a6b0:	4618      	mov	r0, r3
 803a6b2:	3710      	adds	r7, #16
 803a6b4:	46bd      	mov	sp, r7
 803a6b6:	bd80      	pop	{r7, pc}
 803a6b8:	200013f8 	.word	0x200013f8
 803a6bc:	200013fc 	.word	0x200013fc
 803a6c0:	200018d4 	.word	0x200018d4

0803a6c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 803a6c4:	b580      	push	{r7, lr}
 803a6c6:	b086      	sub	sp, #24
 803a6c8:	af00      	add	r7, sp, #0
 803a6ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 803a6cc:	687b      	ldr	r3, [r7, #4]
 803a6ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 803a6d0:	2300      	movs	r3, #0
 803a6d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a6d4:	687b      	ldr	r3, [r7, #4]
 803a6d6:	2b00      	cmp	r3, #0
 803a6d8:	d054      	beq.n	803a784 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 803a6da:	4b2d      	ldr	r3, [pc, #180]	; (803a790 <xTaskPriorityDisinherit+0xcc>)
 803a6dc:	681b      	ldr	r3, [r3, #0]
 803a6de:	693a      	ldr	r2, [r7, #16]
 803a6e0:	429a      	cmp	r2, r3
 803a6e2:	d009      	beq.n	803a6f8 <xTaskPriorityDisinherit+0x34>
 803a6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a6e8:	f383 8811 	msr	BASEPRI, r3
 803a6ec:	f3bf 8f6f 	isb	sy
 803a6f0:	f3bf 8f4f 	dsb	sy
 803a6f4:	60fb      	str	r3, [r7, #12]
 803a6f6:	e7fe      	b.n	803a6f6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 803a6f8:	693b      	ldr	r3, [r7, #16]
 803a6fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a6fc:	2b00      	cmp	r3, #0
 803a6fe:	d109      	bne.n	803a714 <xTaskPriorityDisinherit+0x50>
 803a700:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a704:	f383 8811 	msr	BASEPRI, r3
 803a708:	f3bf 8f6f 	isb	sy
 803a70c:	f3bf 8f4f 	dsb	sy
 803a710:	60bb      	str	r3, [r7, #8]
 803a712:	e7fe      	b.n	803a712 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 803a714:	693b      	ldr	r3, [r7, #16]
 803a716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a718:	1e5a      	subs	r2, r3, #1
 803a71a:	693b      	ldr	r3, [r7, #16]
 803a71c:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 803a71e:	693b      	ldr	r3, [r7, #16]
 803a720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a722:	693b      	ldr	r3, [r7, #16]
 803a724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a726:	429a      	cmp	r2, r3
 803a728:	d02c      	beq.n	803a784 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 803a72a:	693b      	ldr	r3, [r7, #16]
 803a72c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a72e:	2b00      	cmp	r3, #0
 803a730:	d128      	bne.n	803a784 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a732:	693b      	ldr	r3, [r7, #16]
 803a734:	3304      	adds	r3, #4
 803a736:	4618      	mov	r0, r3
 803a738:	f7fe f85a 	bl	80387f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 803a73c:	693b      	ldr	r3, [r7, #16]
 803a73e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 803a740:	693b      	ldr	r3, [r7, #16]
 803a742:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a744:	693b      	ldr	r3, [r7, #16]
 803a746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a748:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a74c:	693b      	ldr	r3, [r7, #16]
 803a74e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 803a750:	693b      	ldr	r3, [r7, #16]
 803a752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a754:	4b0f      	ldr	r3, [pc, #60]	; (803a794 <xTaskPriorityDisinherit+0xd0>)
 803a756:	681b      	ldr	r3, [r3, #0]
 803a758:	429a      	cmp	r2, r3
 803a75a:	d903      	bls.n	803a764 <xTaskPriorityDisinherit+0xa0>
 803a75c:	693b      	ldr	r3, [r7, #16]
 803a75e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a760:	4a0c      	ldr	r2, [pc, #48]	; (803a794 <xTaskPriorityDisinherit+0xd0>)
 803a762:	6013      	str	r3, [r2, #0]
 803a764:	693b      	ldr	r3, [r7, #16]
 803a766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a768:	4613      	mov	r3, r2
 803a76a:	009b      	lsls	r3, r3, #2
 803a76c:	4413      	add	r3, r2
 803a76e:	009b      	lsls	r3, r3, #2
 803a770:	4a09      	ldr	r2, [pc, #36]	; (803a798 <xTaskPriorityDisinherit+0xd4>)
 803a772:	441a      	add	r2, r3
 803a774:	693b      	ldr	r3, [r7, #16]
 803a776:	3304      	adds	r3, #4
 803a778:	4619      	mov	r1, r3
 803a77a:	4610      	mov	r0, r2
 803a77c:	f7fd ffdb 	bl	8038736 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 803a780:	2301      	movs	r3, #1
 803a782:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 803a784:	697b      	ldr	r3, [r7, #20]
	}
 803a786:	4618      	mov	r0, r3
 803a788:	3718      	adds	r7, #24
 803a78a:	46bd      	mov	sp, r7
 803a78c:	bd80      	pop	{r7, pc}
 803a78e:	bf00      	nop
 803a790:	200013f8 	.word	0x200013f8
 803a794:	200018d4 	.word	0x200018d4
 803a798:	200013fc 	.word	0x200013fc

0803a79c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 803a79c:	b580      	push	{r7, lr}
 803a79e:	b088      	sub	sp, #32
 803a7a0:	af00      	add	r7, sp, #0
 803a7a2:	6078      	str	r0, [r7, #4]
 803a7a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 803a7a6:	687b      	ldr	r3, [r7, #4]
 803a7a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 803a7aa:	2301      	movs	r3, #1
 803a7ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 803a7ae:	687b      	ldr	r3, [r7, #4]
 803a7b0:	2b00      	cmp	r3, #0
 803a7b2:	d068      	beq.n	803a886 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 803a7b4:	69bb      	ldr	r3, [r7, #24]
 803a7b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a7b8:	2b00      	cmp	r3, #0
 803a7ba:	d109      	bne.n	803a7d0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 803a7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a7c0:	f383 8811 	msr	BASEPRI, r3
 803a7c4:	f3bf 8f6f 	isb	sy
 803a7c8:	f3bf 8f4f 	dsb	sy
 803a7cc:	60fb      	str	r3, [r7, #12]
 803a7ce:	e7fe      	b.n	803a7ce <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 803a7d0:	69bb      	ldr	r3, [r7, #24]
 803a7d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a7d4:	683a      	ldr	r2, [r7, #0]
 803a7d6:	429a      	cmp	r2, r3
 803a7d8:	d902      	bls.n	803a7e0 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 803a7da:	683b      	ldr	r3, [r7, #0]
 803a7dc:	61fb      	str	r3, [r7, #28]
 803a7de:	e002      	b.n	803a7e6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 803a7e0:	69bb      	ldr	r3, [r7, #24]
 803a7e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 803a7e4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 803a7e6:	69bb      	ldr	r3, [r7, #24]
 803a7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a7ea:	69fa      	ldr	r2, [r7, #28]
 803a7ec:	429a      	cmp	r2, r3
 803a7ee:	d04a      	beq.n	803a886 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 803a7f0:	69bb      	ldr	r3, [r7, #24]
 803a7f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 803a7f4:	697a      	ldr	r2, [r7, #20]
 803a7f6:	429a      	cmp	r2, r3
 803a7f8:	d145      	bne.n	803a886 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 803a7fa:	4b25      	ldr	r3, [pc, #148]	; (803a890 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 803a7fc:	681b      	ldr	r3, [r3, #0]
 803a7fe:	69ba      	ldr	r2, [r7, #24]
 803a800:	429a      	cmp	r2, r3
 803a802:	d109      	bne.n	803a818 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 803a804:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a808:	f383 8811 	msr	BASEPRI, r3
 803a80c:	f3bf 8f6f 	isb	sy
 803a810:	f3bf 8f4f 	dsb	sy
 803a814:	60bb      	str	r3, [r7, #8]
 803a816:	e7fe      	b.n	803a816 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 803a818:	69bb      	ldr	r3, [r7, #24]
 803a81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a81c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 803a81e:	69bb      	ldr	r3, [r7, #24]
 803a820:	69fa      	ldr	r2, [r7, #28]
 803a822:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 803a824:	69bb      	ldr	r3, [r7, #24]
 803a826:	699b      	ldr	r3, [r3, #24]
 803a828:	2b00      	cmp	r3, #0
 803a82a:	db04      	blt.n	803a836 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a82c:	69fb      	ldr	r3, [r7, #28]
 803a82e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 803a832:	69bb      	ldr	r3, [r7, #24]
 803a834:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 803a836:	69bb      	ldr	r3, [r7, #24]
 803a838:	6959      	ldr	r1, [r3, #20]
 803a83a:	693a      	ldr	r2, [r7, #16]
 803a83c:	4613      	mov	r3, r2
 803a83e:	009b      	lsls	r3, r3, #2
 803a840:	4413      	add	r3, r2
 803a842:	009b      	lsls	r3, r3, #2
 803a844:	4a13      	ldr	r2, [pc, #76]	; (803a894 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a846:	4413      	add	r3, r2
 803a848:	4299      	cmp	r1, r3
 803a84a:	d11c      	bne.n	803a886 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803a84c:	69bb      	ldr	r3, [r7, #24]
 803a84e:	3304      	adds	r3, #4
 803a850:	4618      	mov	r0, r3
 803a852:	f7fd ffcd 	bl	80387f0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 803a856:	69bb      	ldr	r3, [r7, #24]
 803a858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a85a:	4b0f      	ldr	r3, [pc, #60]	; (803a898 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a85c:	681b      	ldr	r3, [r3, #0]
 803a85e:	429a      	cmp	r2, r3
 803a860:	d903      	bls.n	803a86a <vTaskPriorityDisinheritAfterTimeout+0xce>
 803a862:	69bb      	ldr	r3, [r7, #24]
 803a864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803a866:	4a0c      	ldr	r2, [pc, #48]	; (803a898 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 803a868:	6013      	str	r3, [r2, #0]
 803a86a:	69bb      	ldr	r3, [r7, #24]
 803a86c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a86e:	4613      	mov	r3, r2
 803a870:	009b      	lsls	r3, r3, #2
 803a872:	4413      	add	r3, r2
 803a874:	009b      	lsls	r3, r3, #2
 803a876:	4a07      	ldr	r2, [pc, #28]	; (803a894 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 803a878:	441a      	add	r2, r3
 803a87a:	69bb      	ldr	r3, [r7, #24]
 803a87c:	3304      	adds	r3, #4
 803a87e:	4619      	mov	r1, r3
 803a880:	4610      	mov	r0, r2
 803a882:	f7fd ff58 	bl	8038736 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 803a886:	bf00      	nop
 803a888:	3720      	adds	r7, #32
 803a88a:	46bd      	mov	sp, r7
 803a88c:	bd80      	pop	{r7, pc}
 803a88e:	bf00      	nop
 803a890:	200013f8 	.word	0x200013f8
 803a894:	200013fc 	.word	0x200013fc
 803a898:	200018d4 	.word	0x200018d4

0803a89c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 803a89c:	b480      	push	{r7}
 803a89e:	b083      	sub	sp, #12
 803a8a0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 803a8a2:	4b09      	ldr	r3, [pc, #36]	; (803a8c8 <uxTaskResetEventItemValue+0x2c>)
 803a8a4:	681b      	ldr	r3, [r3, #0]
 803a8a6:	699b      	ldr	r3, [r3, #24]
 803a8a8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803a8aa:	4b07      	ldr	r3, [pc, #28]	; (803a8c8 <uxTaskResetEventItemValue+0x2c>)
 803a8ac:	681b      	ldr	r3, [r3, #0]
 803a8ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803a8b0:	4b05      	ldr	r3, [pc, #20]	; (803a8c8 <uxTaskResetEventItemValue+0x2c>)
 803a8b2:	681b      	ldr	r3, [r3, #0]
 803a8b4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 803a8b8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 803a8ba:	687b      	ldr	r3, [r7, #4]
}
 803a8bc:	4618      	mov	r0, r3
 803a8be:	370c      	adds	r7, #12
 803a8c0:	46bd      	mov	sp, r7
 803a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a8c6:	4770      	bx	lr
 803a8c8:	200013f8 	.word	0x200013f8

0803a8cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 803a8cc:	b480      	push	{r7}
 803a8ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 803a8d0:	4b07      	ldr	r3, [pc, #28]	; (803a8f0 <pvTaskIncrementMutexHeldCount+0x24>)
 803a8d2:	681b      	ldr	r3, [r3, #0]
 803a8d4:	2b00      	cmp	r3, #0
 803a8d6:	d004      	beq.n	803a8e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 803a8d8:	4b05      	ldr	r3, [pc, #20]	; (803a8f0 <pvTaskIncrementMutexHeldCount+0x24>)
 803a8da:	681b      	ldr	r3, [r3, #0]
 803a8dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 803a8de:	3201      	adds	r2, #1
 803a8e0:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 803a8e2:	4b03      	ldr	r3, [pc, #12]	; (803a8f0 <pvTaskIncrementMutexHeldCount+0x24>)
 803a8e4:	681b      	ldr	r3, [r3, #0]
	}
 803a8e6:	4618      	mov	r0, r3
 803a8e8:	46bd      	mov	sp, r7
 803a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 803a8ee:	4770      	bx	lr
 803a8f0:	200013f8 	.word	0x200013f8

0803a8f4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 803a8f4:	b580      	push	{r7, lr}
 803a8f6:	b086      	sub	sp, #24
 803a8f8:	af00      	add	r7, sp, #0
 803a8fa:	60f8      	str	r0, [r7, #12]
 803a8fc:	60b9      	str	r1, [r7, #8]
 803a8fe:	607a      	str	r2, [r7, #4]
 803a900:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 803a902:	f000 fec3 	bl	803b68c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a906:	4b26      	ldr	r3, [pc, #152]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a908:	681b      	ldr	r3, [r3, #0]
 803a90a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a90e:	b2db      	uxtb	r3, r3
 803a910:	2b02      	cmp	r3, #2
 803a912:	d01a      	beq.n	803a94a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 803a914:	4b22      	ldr	r3, [pc, #136]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a916:	681b      	ldr	r3, [r3, #0]
 803a918:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a91a:	68fa      	ldr	r2, [r7, #12]
 803a91c:	43d2      	mvns	r2, r2
 803a91e:	400a      	ands	r2, r1
 803a920:	659a      	str	r2, [r3, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 803a922:	4b1f      	ldr	r3, [pc, #124]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a924:	681b      	ldr	r3, [r3, #0]
 803a926:	2201      	movs	r2, #1
 803a928:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 803a92c:	683b      	ldr	r3, [r7, #0]
 803a92e:	2b00      	cmp	r3, #0
 803a930:	d00b      	beq.n	803a94a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 803a932:	2101      	movs	r1, #1
 803a934:	6838      	ldr	r0, [r7, #0]
 803a936:	f000 f9c3 	bl	803acc0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 803a93a:	4b1a      	ldr	r3, [pc, #104]	; (803a9a4 <xTaskNotifyWait+0xb0>)
 803a93c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803a940:	601a      	str	r2, [r3, #0]
 803a942:	f3bf 8f4f 	dsb	sy
 803a946:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803a94a:	f000 fecd 	bl	803b6e8 <vPortExitCritical>

		taskENTER_CRITICAL();
 803a94e:	f000 fe9d 	bl	803b68c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 803a952:	687b      	ldr	r3, [r7, #4]
 803a954:	2b00      	cmp	r3, #0
 803a956:	d004      	beq.n	803a962 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 803a958:	4b11      	ldr	r3, [pc, #68]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a95a:	681b      	ldr	r3, [r3, #0]
 803a95c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a95e:	687b      	ldr	r3, [r7, #4]
 803a960:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 803a962:	4b0f      	ldr	r3, [pc, #60]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a964:	681b      	ldr	r3, [r3, #0]
 803a966:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a96a:	b2db      	uxtb	r3, r3
 803a96c:	2b02      	cmp	r3, #2
 803a96e:	d002      	beq.n	803a976 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 803a970:	2300      	movs	r3, #0
 803a972:	617b      	str	r3, [r7, #20]
 803a974:	e008      	b.n	803a988 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 803a976:	4b0a      	ldr	r3, [pc, #40]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a978:	681b      	ldr	r3, [r3, #0]
 803a97a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 803a97c:	68ba      	ldr	r2, [r7, #8]
 803a97e:	43d2      	mvns	r2, r2
 803a980:	400a      	ands	r2, r1
 803a982:	659a      	str	r2, [r3, #88]	; 0x58
				xReturn = pdTRUE;
 803a984:	2301      	movs	r3, #1
 803a986:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 803a988:	4b05      	ldr	r3, [pc, #20]	; (803a9a0 <xTaskNotifyWait+0xac>)
 803a98a:	681b      	ldr	r3, [r3, #0]
 803a98c:	2200      	movs	r2, #0
 803a98e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 803a992:	f000 fea9 	bl	803b6e8 <vPortExitCritical>

		return xReturn;
 803a996:	697b      	ldr	r3, [r7, #20]
	}
 803a998:	4618      	mov	r0, r3
 803a99a:	3718      	adds	r7, #24
 803a99c:	46bd      	mov	sp, r7
 803a99e:	bd80      	pop	{r7, pc}
 803a9a0:	200013f8 	.word	0x200013f8
 803a9a4:	e000ed04 	.word	0xe000ed04

0803a9a8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 803a9a8:	b580      	push	{r7, lr}
 803a9aa:	b08a      	sub	sp, #40	; 0x28
 803a9ac:	af00      	add	r7, sp, #0
 803a9ae:	60f8      	str	r0, [r7, #12]
 803a9b0:	60b9      	str	r1, [r7, #8]
 803a9b2:	603b      	str	r3, [r7, #0]
 803a9b4:	4613      	mov	r3, r2
 803a9b6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 803a9b8:	2301      	movs	r3, #1
 803a9ba:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 803a9bc:	68fb      	ldr	r3, [r7, #12]
 803a9be:	2b00      	cmp	r3, #0
 803a9c0:	d109      	bne.n	803a9d6 <xTaskGenericNotify+0x2e>
 803a9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 803a9c6:	f383 8811 	msr	BASEPRI, r3
 803a9ca:	f3bf 8f6f 	isb	sy
 803a9ce:	f3bf 8f4f 	dsb	sy
 803a9d2:	61bb      	str	r3, [r7, #24]
 803a9d4:	e7fe      	b.n	803a9d4 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 803a9d6:	68fb      	ldr	r3, [r7, #12]
 803a9d8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 803a9da:	f000 fe57 	bl	803b68c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 803a9de:	683b      	ldr	r3, [r7, #0]
 803a9e0:	2b00      	cmp	r3, #0
 803a9e2:	d003      	beq.n	803a9ec <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803a9e4:	6a3b      	ldr	r3, [r7, #32]
 803a9e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803a9e8:	683b      	ldr	r3, [r7, #0]
 803a9ea:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803a9ec:	6a3b      	ldr	r3, [r7, #32]
 803a9ee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803a9f2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803a9f4:	6a3b      	ldr	r3, [r7, #32]
 803a9f6:	2202      	movs	r2, #2
 803a9f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803a9fc:	79fb      	ldrb	r3, [r7, #7]
 803a9fe:	2b04      	cmp	r3, #4
 803aa00:	d827      	bhi.n	803aa52 <xTaskGenericNotify+0xaa>
 803aa02:	a201      	add	r2, pc, #4	; (adr r2, 803aa08 <xTaskGenericNotify+0x60>)
 803aa04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803aa08:	0803aa71 	.word	0x0803aa71
 803aa0c:	0803aa1d 	.word	0x0803aa1d
 803aa10:	0803aa2b 	.word	0x0803aa2b
 803aa14:	0803aa37 	.word	0x0803aa37
 803aa18:	0803aa3f 	.word	0x0803aa3f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803aa1c:	6a3b      	ldr	r3, [r7, #32]
 803aa1e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803aa20:	68bb      	ldr	r3, [r7, #8]
 803aa22:	431a      	orrs	r2, r3
 803aa24:	6a3b      	ldr	r3, [r7, #32]
 803aa26:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aa28:	e025      	b.n	803aa76 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803aa2a:	6a3b      	ldr	r3, [r7, #32]
 803aa2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803aa2e:	1c5a      	adds	r2, r3, #1
 803aa30:	6a3b      	ldr	r3, [r7, #32]
 803aa32:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aa34:	e01f      	b.n	803aa76 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803aa36:	6a3b      	ldr	r3, [r7, #32]
 803aa38:	68ba      	ldr	r2, [r7, #8]
 803aa3a:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803aa3c:	e01b      	b.n	803aa76 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803aa3e:	7ffb      	ldrb	r3, [r7, #31]
 803aa40:	2b02      	cmp	r3, #2
 803aa42:	d003      	beq.n	803aa4c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803aa44:	6a3b      	ldr	r3, [r7, #32]
 803aa46:	68ba      	ldr	r2, [r7, #8]
 803aa48:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803aa4a:	e014      	b.n	803aa76 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 803aa4c:	2300      	movs	r3, #0
 803aa4e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 803aa50:	e011      	b.n	803aa76 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803aa52:	6a3b      	ldr	r3, [r7, #32]
 803aa54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803aa56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803aa5a:	d00b      	beq.n	803aa74 <xTaskGenericNotify+0xcc>
 803aa5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aa60:	f383 8811 	msr	BASEPRI, r3
 803aa64:	f3bf 8f6f 	isb	sy
 803aa68:	f3bf 8f4f 	dsb	sy
 803aa6c:	617b      	str	r3, [r7, #20]
 803aa6e:	e7fe      	b.n	803aa6e <xTaskGenericNotify+0xc6>
					break;
 803aa70:	bf00      	nop
 803aa72:	e000      	b.n	803aa76 <xTaskGenericNotify+0xce>

					break;
 803aa74:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803aa76:	7ffb      	ldrb	r3, [r7, #31]
 803aa78:	2b01      	cmp	r3, #1
 803aa7a:	d139      	bne.n	803aaf0 <xTaskGenericNotify+0x148>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803aa7c:	6a3b      	ldr	r3, [r7, #32]
 803aa7e:	3304      	adds	r3, #4
 803aa80:	4618      	mov	r0, r3
 803aa82:	f7fd feb5 	bl	80387f0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 803aa86:	6a3b      	ldr	r3, [r7, #32]
 803aa88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aa8a:	4b1d      	ldr	r3, [pc, #116]	; (803ab00 <xTaskGenericNotify+0x158>)
 803aa8c:	681b      	ldr	r3, [r3, #0]
 803aa8e:	429a      	cmp	r2, r3
 803aa90:	d903      	bls.n	803aa9a <xTaskGenericNotify+0xf2>
 803aa92:	6a3b      	ldr	r3, [r7, #32]
 803aa94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aa96:	4a1a      	ldr	r2, [pc, #104]	; (803ab00 <xTaskGenericNotify+0x158>)
 803aa98:	6013      	str	r3, [r2, #0]
 803aa9a:	6a3b      	ldr	r3, [r7, #32]
 803aa9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aa9e:	4613      	mov	r3, r2
 803aaa0:	009b      	lsls	r3, r3, #2
 803aaa2:	4413      	add	r3, r2
 803aaa4:	009b      	lsls	r3, r3, #2
 803aaa6:	4a17      	ldr	r2, [pc, #92]	; (803ab04 <xTaskGenericNotify+0x15c>)
 803aaa8:	441a      	add	r2, r3
 803aaaa:	6a3b      	ldr	r3, [r7, #32]
 803aaac:	3304      	adds	r3, #4
 803aaae:	4619      	mov	r1, r3
 803aab0:	4610      	mov	r0, r2
 803aab2:	f7fd fe40 	bl	8038736 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803aab6:	6a3b      	ldr	r3, [r7, #32]
 803aab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803aaba:	2b00      	cmp	r3, #0
 803aabc:	d009      	beq.n	803aad2 <xTaskGenericNotify+0x12a>
 803aabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aac2:	f383 8811 	msr	BASEPRI, r3
 803aac6:	f3bf 8f6f 	isb	sy
 803aaca:	f3bf 8f4f 	dsb	sy
 803aace:	613b      	str	r3, [r7, #16]
 803aad0:	e7fe      	b.n	803aad0 <xTaskGenericNotify+0x128>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803aad2:	6a3b      	ldr	r3, [r7, #32]
 803aad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803aad6:	4b0c      	ldr	r3, [pc, #48]	; (803ab08 <xTaskGenericNotify+0x160>)
 803aad8:	681b      	ldr	r3, [r3, #0]
 803aada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803aadc:	429a      	cmp	r2, r3
 803aade:	d907      	bls.n	803aaf0 <xTaskGenericNotify+0x148>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 803aae0:	4b0a      	ldr	r3, [pc, #40]	; (803ab0c <xTaskGenericNotify+0x164>)
 803aae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803aae6:	601a      	str	r2, [r3, #0]
 803aae8:	f3bf 8f4f 	dsb	sy
 803aaec:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 803aaf0:	f000 fdfa 	bl	803b6e8 <vPortExitCritical>

		return xReturn;
 803aaf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803aaf6:	4618      	mov	r0, r3
 803aaf8:	3728      	adds	r7, #40	; 0x28
 803aafa:	46bd      	mov	sp, r7
 803aafc:	bd80      	pop	{r7, pc}
 803aafe:	bf00      	nop
 803ab00:	200018d4 	.word	0x200018d4
 803ab04:	200013fc 	.word	0x200013fc
 803ab08:	200013f8 	.word	0x200013f8
 803ab0c:	e000ed04 	.word	0xe000ed04

0803ab10 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803ab10:	b580      	push	{r7, lr}
 803ab12:	b08e      	sub	sp, #56	; 0x38
 803ab14:	af00      	add	r7, sp, #0
 803ab16:	60f8      	str	r0, [r7, #12]
 803ab18:	60b9      	str	r1, [r7, #8]
 803ab1a:	603b      	str	r3, [r7, #0]
 803ab1c:	4613      	mov	r3, r2
 803ab1e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 803ab20:	2301      	movs	r3, #1
 803ab22:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 803ab24:	68fb      	ldr	r3, [r7, #12]
 803ab26:	2b00      	cmp	r3, #0
 803ab28:	d109      	bne.n	803ab3e <xTaskGenericNotifyFromISR+0x2e>
 803ab2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ab2e:	f383 8811 	msr	BASEPRI, r3
 803ab32:	f3bf 8f6f 	isb	sy
 803ab36:	f3bf 8f4f 	dsb	sy
 803ab3a:	627b      	str	r3, [r7, #36]	; 0x24
 803ab3c:	e7fe      	b.n	803ab3c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 803ab3e:	f000 fe81 	bl	803b844 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 803ab42:	68fb      	ldr	r3, [r7, #12]
 803ab44:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 803ab46:	f3ef 8211 	mrs	r2, BASEPRI
 803ab4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ab4e:	f383 8811 	msr	BASEPRI, r3
 803ab52:	f3bf 8f6f 	isb	sy
 803ab56:	f3bf 8f4f 	dsb	sy
 803ab5a:	623a      	str	r2, [r7, #32]
 803ab5c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 803ab5e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 803ab60:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 803ab62:	683b      	ldr	r3, [r7, #0]
 803ab64:	2b00      	cmp	r3, #0
 803ab66:	d003      	beq.n	803ab70 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 803ab68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803ab6c:	683b      	ldr	r3, [r7, #0]
 803ab6e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 803ab70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab72:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 803ab76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 803ab7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ab7c:	2202      	movs	r2, #2
 803ab7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 803ab82:	79fb      	ldrb	r3, [r7, #7]
 803ab84:	2b04      	cmp	r3, #4
 803ab86:	d829      	bhi.n	803abdc <xTaskGenericNotifyFromISR+0xcc>
 803ab88:	a201      	add	r2, pc, #4	; (adr r2, 803ab90 <xTaskGenericNotifyFromISR+0x80>)
 803ab8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803ab8e:	bf00      	nop
 803ab90:	0803abfb 	.word	0x0803abfb
 803ab94:	0803aba5 	.word	0x0803aba5
 803ab98:	0803abb3 	.word	0x0803abb3
 803ab9c:	0803abbf 	.word	0x0803abbf
 803aba0:	0803abc7 	.word	0x0803abc7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 803aba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803aba6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 803aba8:	68bb      	ldr	r3, [r7, #8]
 803abaa:	431a      	orrs	r2, r3
 803abac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abae:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803abb0:	e026      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 803abb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803abb6:	1c5a      	adds	r2, r3, #1
 803abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abba:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803abbc:	e020      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 803abbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abc0:	68ba      	ldr	r2, [r7, #8]
 803abc2:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 803abc4:	e01c      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 803abc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803abca:	2b02      	cmp	r3, #2
 803abcc:	d003      	beq.n	803abd6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 803abce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abd0:	68ba      	ldr	r2, [r7, #8]
 803abd2:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 803abd4:	e014      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 803abd6:	2300      	movs	r3, #0
 803abd8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 803abda:	e011      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 803abdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803abde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 803abe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803abe4:	d00b      	beq.n	803abfe <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 803abe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803abea:	f383 8811 	msr	BASEPRI, r3
 803abee:	f3bf 8f6f 	isb	sy
 803abf2:	f3bf 8f4f 	dsb	sy
 803abf6:	61bb      	str	r3, [r7, #24]
 803abf8:	e7fe      	b.n	803abf8 <xTaskGenericNotifyFromISR+0xe8>
					break;
 803abfa:	bf00      	nop
 803abfc:	e000      	b.n	803ac00 <xTaskGenericNotifyFromISR+0xf0>
					break;
 803abfe:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 803ac00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 803ac04:	2b01      	cmp	r3, #1
 803ac06:	d145      	bne.n	803ac94 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 803ac08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 803ac0c:	2b00      	cmp	r3, #0
 803ac0e:	d009      	beq.n	803ac24 <xTaskGenericNotifyFromISR+0x114>
 803ac10:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ac14:	f383 8811 	msr	BASEPRI, r3
 803ac18:	f3bf 8f6f 	isb	sy
 803ac1c:	f3bf 8f4f 	dsb	sy
 803ac20:	617b      	str	r3, [r7, #20]
 803ac22:	e7fe      	b.n	803ac22 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 803ac24:	4b20      	ldr	r3, [pc, #128]	; (803aca8 <xTaskGenericNotifyFromISR+0x198>)
 803ac26:	681b      	ldr	r3, [r3, #0]
 803ac28:	2b00      	cmp	r3, #0
 803ac2a:	d11d      	bne.n	803ac68 <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 803ac2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac2e:	3304      	adds	r3, #4
 803ac30:	4618      	mov	r0, r3
 803ac32:	f7fd fddd 	bl	80387f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 803ac36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ac3a:	4b1c      	ldr	r3, [pc, #112]	; (803acac <xTaskGenericNotifyFromISR+0x19c>)
 803ac3c:	681b      	ldr	r3, [r3, #0]
 803ac3e:	429a      	cmp	r2, r3
 803ac40:	d903      	bls.n	803ac4a <xTaskGenericNotifyFromISR+0x13a>
 803ac42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803ac46:	4a19      	ldr	r2, [pc, #100]	; (803acac <xTaskGenericNotifyFromISR+0x19c>)
 803ac48:	6013      	str	r3, [r2, #0]
 803ac4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ac4e:	4613      	mov	r3, r2
 803ac50:	009b      	lsls	r3, r3, #2
 803ac52:	4413      	add	r3, r2
 803ac54:	009b      	lsls	r3, r3, #2
 803ac56:	4a16      	ldr	r2, [pc, #88]	; (803acb0 <xTaskGenericNotifyFromISR+0x1a0>)
 803ac58:	441a      	add	r2, r3
 803ac5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac5c:	3304      	adds	r3, #4
 803ac5e:	4619      	mov	r1, r3
 803ac60:	4610      	mov	r0, r2
 803ac62:	f7fd fd68 	bl	8038736 <vListInsertEnd>
 803ac66:	e005      	b.n	803ac74 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 803ac68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac6a:	3318      	adds	r3, #24
 803ac6c:	4619      	mov	r1, r3
 803ac6e:	4811      	ldr	r0, [pc, #68]	; (803acb4 <xTaskGenericNotifyFromISR+0x1a4>)
 803ac70:	f7fd fd61 	bl	8038736 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 803ac74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 803ac76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 803ac78:	4b0f      	ldr	r3, [pc, #60]	; (803acb8 <xTaskGenericNotifyFromISR+0x1a8>)
 803ac7a:	681b      	ldr	r3, [r3, #0]
 803ac7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 803ac7e:	429a      	cmp	r2, r3
 803ac80:	d908      	bls.n	803ac94 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 803ac82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803ac84:	2b00      	cmp	r3, #0
 803ac86:	d002      	beq.n	803ac8e <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 803ac88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 803ac8a:	2201      	movs	r2, #1
 803ac8c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 803ac8e:	4b0b      	ldr	r3, [pc, #44]	; (803acbc <xTaskGenericNotifyFromISR+0x1ac>)
 803ac90:	2201      	movs	r2, #1
 803ac92:	601a      	str	r2, [r3, #0]
 803ac94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803ac96:	613b      	str	r3, [r7, #16]
	__asm volatile
 803ac98:	693b      	ldr	r3, [r7, #16]
 803ac9a:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 803ac9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 803aca0:	4618      	mov	r0, r3
 803aca2:	3738      	adds	r7, #56	; 0x38
 803aca4:	46bd      	mov	sp, r7
 803aca6:	bd80      	pop	{r7, pc}
 803aca8:	200018f4 	.word	0x200018f4
 803acac:	200018d4 	.word	0x200018d4
 803acb0:	200013fc 	.word	0x200013fc
 803acb4:	2000188c 	.word	0x2000188c
 803acb8:	200013f8 	.word	0x200013f8
 803acbc:	200018e0 	.word	0x200018e0

0803acc0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 803acc0:	b580      	push	{r7, lr}
 803acc2:	b084      	sub	sp, #16
 803acc4:	af00      	add	r7, sp, #0
 803acc6:	6078      	str	r0, [r7, #4]
 803acc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 803acca:	4b24      	ldr	r3, [pc, #144]	; (803ad5c <prvAddCurrentTaskToDelayedList+0x9c>)
 803accc:	681b      	ldr	r3, [r3, #0]
 803acce:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 803acd0:	4b23      	ldr	r3, [pc, #140]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803acd2:	681b      	ldr	r3, [r3, #0]
 803acd4:	2200      	movs	r2, #0
 803acd6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 803acda:	4b21      	ldr	r3, [pc, #132]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803acdc:	681b      	ldr	r3, [r3, #0]
 803acde:	3304      	adds	r3, #4
 803ace0:	4618      	mov	r0, r3
 803ace2:	f7fd fd85 	bl	80387f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 803ace6:	687b      	ldr	r3, [r7, #4]
 803ace8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803acec:	d10a      	bne.n	803ad04 <prvAddCurrentTaskToDelayedList+0x44>
 803acee:	683b      	ldr	r3, [r7, #0]
 803acf0:	2b00      	cmp	r3, #0
 803acf2:	d007      	beq.n	803ad04 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803acf4:	4b1a      	ldr	r3, [pc, #104]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803acf6:	681b      	ldr	r3, [r3, #0]
 803acf8:	3304      	adds	r3, #4
 803acfa:	4619      	mov	r1, r3
 803acfc:	4819      	ldr	r0, [pc, #100]	; (803ad64 <prvAddCurrentTaskToDelayedList+0xa4>)
 803acfe:	f7fd fd1a 	bl	8038736 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 803ad02:	e026      	b.n	803ad52 <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 803ad04:	68fa      	ldr	r2, [r7, #12]
 803ad06:	687b      	ldr	r3, [r7, #4]
 803ad08:	4413      	add	r3, r2
 803ad0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 803ad0c:	4b14      	ldr	r3, [pc, #80]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ad0e:	681b      	ldr	r3, [r3, #0]
 803ad10:	68ba      	ldr	r2, [r7, #8]
 803ad12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 803ad14:	68ba      	ldr	r2, [r7, #8]
 803ad16:	68fb      	ldr	r3, [r7, #12]
 803ad18:	429a      	cmp	r2, r3
 803ad1a:	d209      	bcs.n	803ad30 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ad1c:	4b12      	ldr	r3, [pc, #72]	; (803ad68 <prvAddCurrentTaskToDelayedList+0xa8>)
 803ad1e:	681a      	ldr	r2, [r3, #0]
 803ad20:	4b0f      	ldr	r3, [pc, #60]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ad22:	681b      	ldr	r3, [r3, #0]
 803ad24:	3304      	adds	r3, #4
 803ad26:	4619      	mov	r1, r3
 803ad28:	4610      	mov	r0, r2
 803ad2a:	f7fd fd28 	bl	803877e <vListInsert>
}
 803ad2e:	e010      	b.n	803ad52 <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 803ad30:	4b0e      	ldr	r3, [pc, #56]	; (803ad6c <prvAddCurrentTaskToDelayedList+0xac>)
 803ad32:	681a      	ldr	r2, [r3, #0]
 803ad34:	4b0a      	ldr	r3, [pc, #40]	; (803ad60 <prvAddCurrentTaskToDelayedList+0xa0>)
 803ad36:	681b      	ldr	r3, [r3, #0]
 803ad38:	3304      	adds	r3, #4
 803ad3a:	4619      	mov	r1, r3
 803ad3c:	4610      	mov	r0, r2
 803ad3e:	f7fd fd1e 	bl	803877e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 803ad42:	4b0b      	ldr	r3, [pc, #44]	; (803ad70 <prvAddCurrentTaskToDelayedList+0xb0>)
 803ad44:	681b      	ldr	r3, [r3, #0]
 803ad46:	68ba      	ldr	r2, [r7, #8]
 803ad48:	429a      	cmp	r2, r3
 803ad4a:	d202      	bcs.n	803ad52 <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 803ad4c:	4a08      	ldr	r2, [pc, #32]	; (803ad70 <prvAddCurrentTaskToDelayedList+0xb0>)
 803ad4e:	68bb      	ldr	r3, [r7, #8]
 803ad50:	6013      	str	r3, [r2, #0]
}
 803ad52:	bf00      	nop
 803ad54:	3710      	adds	r7, #16
 803ad56:	46bd      	mov	sp, r7
 803ad58:	bd80      	pop	{r7, pc}
 803ad5a:	bf00      	nop
 803ad5c:	200018d0 	.word	0x200018d0
 803ad60:	200013f8 	.word	0x200013f8
 803ad64:	200018b8 	.word	0x200018b8
 803ad68:	20001888 	.word	0x20001888
 803ad6c:	20001884 	.word	0x20001884
 803ad70:	200018ec 	.word	0x200018ec

0803ad74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 803ad74:	b580      	push	{r7, lr}
 803ad76:	b08a      	sub	sp, #40	; 0x28
 803ad78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 803ad7a:	2300      	movs	r3, #0
 803ad7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 803ad7e:	f000 faff 	bl	803b380 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 803ad82:	4b1c      	ldr	r3, [pc, #112]	; (803adf4 <xTimerCreateTimerTask+0x80>)
 803ad84:	681b      	ldr	r3, [r3, #0]
 803ad86:	2b00      	cmp	r3, #0
 803ad88:	d021      	beq.n	803adce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 803ad8a:	2300      	movs	r3, #0
 803ad8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 803ad8e:	2300      	movs	r3, #0
 803ad90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 803ad92:	1d3a      	adds	r2, r7, #4
 803ad94:	f107 0108 	add.w	r1, r7, #8
 803ad98:	f107 030c 	add.w	r3, r7, #12
 803ad9c:	4618      	mov	r0, r3
 803ad9e:	f7fd fa9d 	bl	80382dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 803ada2:	6879      	ldr	r1, [r7, #4]
 803ada4:	68bb      	ldr	r3, [r7, #8]
 803ada6:	68fa      	ldr	r2, [r7, #12]
 803ada8:	9202      	str	r2, [sp, #8]
 803adaa:	9301      	str	r3, [sp, #4]
 803adac:	2302      	movs	r3, #2
 803adae:	9300      	str	r3, [sp, #0]
 803adb0:	2300      	movs	r3, #0
 803adb2:	460a      	mov	r2, r1
 803adb4:	4910      	ldr	r1, [pc, #64]	; (803adf8 <xTimerCreateTimerTask+0x84>)
 803adb6:	4811      	ldr	r0, [pc, #68]	; (803adfc <xTimerCreateTimerTask+0x88>)
 803adb8:	f7fe fcaa 	bl	8039710 <xTaskCreateStatic>
 803adbc:	4602      	mov	r2, r0
 803adbe:	4b10      	ldr	r3, [pc, #64]	; (803ae00 <xTimerCreateTimerTask+0x8c>)
 803adc0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 803adc2:	4b0f      	ldr	r3, [pc, #60]	; (803ae00 <xTimerCreateTimerTask+0x8c>)
 803adc4:	681b      	ldr	r3, [r3, #0]
 803adc6:	2b00      	cmp	r3, #0
 803adc8:	d001      	beq.n	803adce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 803adca:	2301      	movs	r3, #1
 803adcc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 803adce:	697b      	ldr	r3, [r7, #20]
 803add0:	2b00      	cmp	r3, #0
 803add2:	d109      	bne.n	803ade8 <xTimerCreateTimerTask+0x74>
	__asm volatile
 803add4:	f04f 0350 	mov.w	r3, #80	; 0x50
 803add8:	f383 8811 	msr	BASEPRI, r3
 803addc:	f3bf 8f6f 	isb	sy
 803ade0:	f3bf 8f4f 	dsb	sy
 803ade4:	613b      	str	r3, [r7, #16]
 803ade6:	e7fe      	b.n	803ade6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 803ade8:	697b      	ldr	r3, [r7, #20]
}
 803adea:	4618      	mov	r0, r3
 803adec:	3718      	adds	r7, #24
 803adee:	46bd      	mov	sp, r7
 803adf0:	bd80      	pop	{r7, pc}
 803adf2:	bf00      	nop
 803adf4:	20001928 	.word	0x20001928
 803adf8:	08043a78 	.word	0x08043a78
 803adfc:	0803af35 	.word	0x0803af35
 803ae00:	2000192c 	.word	0x2000192c

0803ae04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 803ae04:	b580      	push	{r7, lr}
 803ae06:	b08a      	sub	sp, #40	; 0x28
 803ae08:	af00      	add	r7, sp, #0
 803ae0a:	60f8      	str	r0, [r7, #12]
 803ae0c:	60b9      	str	r1, [r7, #8]
 803ae0e:	607a      	str	r2, [r7, #4]
 803ae10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 803ae12:	2300      	movs	r3, #0
 803ae14:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 803ae16:	68fb      	ldr	r3, [r7, #12]
 803ae18:	2b00      	cmp	r3, #0
 803ae1a:	d109      	bne.n	803ae30 <xTimerGenericCommand+0x2c>
 803ae1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ae20:	f383 8811 	msr	BASEPRI, r3
 803ae24:	f3bf 8f6f 	isb	sy
 803ae28:	f3bf 8f4f 	dsb	sy
 803ae2c:	623b      	str	r3, [r7, #32]
 803ae2e:	e7fe      	b.n	803ae2e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 803ae30:	4b19      	ldr	r3, [pc, #100]	; (803ae98 <xTimerGenericCommand+0x94>)
 803ae32:	681b      	ldr	r3, [r3, #0]
 803ae34:	2b00      	cmp	r3, #0
 803ae36:	d02a      	beq.n	803ae8e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 803ae38:	68bb      	ldr	r3, [r7, #8]
 803ae3a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 803ae3c:	687b      	ldr	r3, [r7, #4]
 803ae3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 803ae40:	68fb      	ldr	r3, [r7, #12]
 803ae42:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 803ae44:	68bb      	ldr	r3, [r7, #8]
 803ae46:	2b05      	cmp	r3, #5
 803ae48:	dc18      	bgt.n	803ae7c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 803ae4a:	f7ff fbb5 	bl	803a5b8 <xTaskGetSchedulerState>
 803ae4e:	4603      	mov	r3, r0
 803ae50:	2b02      	cmp	r3, #2
 803ae52:	d109      	bne.n	803ae68 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 803ae54:	4b10      	ldr	r3, [pc, #64]	; (803ae98 <xTimerGenericCommand+0x94>)
 803ae56:	6818      	ldr	r0, [r3, #0]
 803ae58:	f107 0110 	add.w	r1, r7, #16
 803ae5c:	2300      	movs	r3, #0
 803ae5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 803ae60:	f7fd fee2 	bl	8038c28 <xQueueGenericSend>
 803ae64:	6278      	str	r0, [r7, #36]	; 0x24
 803ae66:	e012      	b.n	803ae8e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 803ae68:	4b0b      	ldr	r3, [pc, #44]	; (803ae98 <xTimerGenericCommand+0x94>)
 803ae6a:	6818      	ldr	r0, [r3, #0]
 803ae6c:	f107 0110 	add.w	r1, r7, #16
 803ae70:	2300      	movs	r3, #0
 803ae72:	2200      	movs	r2, #0
 803ae74:	f7fd fed8 	bl	8038c28 <xQueueGenericSend>
 803ae78:	6278      	str	r0, [r7, #36]	; 0x24
 803ae7a:	e008      	b.n	803ae8e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803ae7c:	4b06      	ldr	r3, [pc, #24]	; (803ae98 <xTimerGenericCommand+0x94>)
 803ae7e:	6818      	ldr	r0, [r3, #0]
 803ae80:	f107 0110 	add.w	r1, r7, #16
 803ae84:	2300      	movs	r3, #0
 803ae86:	683a      	ldr	r2, [r7, #0]
 803ae88:	f7fd ffc8 	bl	8038e1c <xQueueGenericSendFromISR>
 803ae8c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 803ae8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 803ae90:	4618      	mov	r0, r3
 803ae92:	3728      	adds	r7, #40	; 0x28
 803ae94:	46bd      	mov	sp, r7
 803ae96:	bd80      	pop	{r7, pc}
 803ae98:	20001928 	.word	0x20001928

0803ae9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 803ae9c:	b580      	push	{r7, lr}
 803ae9e:	b088      	sub	sp, #32
 803aea0:	af02      	add	r7, sp, #8
 803aea2:	6078      	str	r0, [r7, #4]
 803aea4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803aea6:	4b22      	ldr	r3, [pc, #136]	; (803af30 <prvProcessExpiredTimer+0x94>)
 803aea8:	681b      	ldr	r3, [r3, #0]
 803aeaa:	68db      	ldr	r3, [r3, #12]
 803aeac:	68db      	ldr	r3, [r3, #12]
 803aeae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803aeb0:	697b      	ldr	r3, [r7, #20]
 803aeb2:	3304      	adds	r3, #4
 803aeb4:	4618      	mov	r0, r3
 803aeb6:	f7fd fc9b 	bl	80387f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803aeba:	697b      	ldr	r3, [r7, #20]
 803aebc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803aec0:	f003 0304 	and.w	r3, r3, #4
 803aec4:	2b00      	cmp	r3, #0
 803aec6:	d021      	beq.n	803af0c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 803aec8:	697b      	ldr	r3, [r7, #20]
 803aeca:	699a      	ldr	r2, [r3, #24]
 803aecc:	687b      	ldr	r3, [r7, #4]
 803aece:	18d1      	adds	r1, r2, r3
 803aed0:	687b      	ldr	r3, [r7, #4]
 803aed2:	683a      	ldr	r2, [r7, #0]
 803aed4:	6978      	ldr	r0, [r7, #20]
 803aed6:	f000 f8d1 	bl	803b07c <prvInsertTimerInActiveList>
 803aeda:	4603      	mov	r3, r0
 803aedc:	2b00      	cmp	r3, #0
 803aede:	d01e      	beq.n	803af1e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803aee0:	2300      	movs	r3, #0
 803aee2:	9300      	str	r3, [sp, #0]
 803aee4:	2300      	movs	r3, #0
 803aee6:	687a      	ldr	r2, [r7, #4]
 803aee8:	2100      	movs	r1, #0
 803aeea:	6978      	ldr	r0, [r7, #20]
 803aeec:	f7ff ff8a 	bl	803ae04 <xTimerGenericCommand>
 803aef0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 803aef2:	693b      	ldr	r3, [r7, #16]
 803aef4:	2b00      	cmp	r3, #0
 803aef6:	d112      	bne.n	803af1e <prvProcessExpiredTimer+0x82>
 803aef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 803aefc:	f383 8811 	msr	BASEPRI, r3
 803af00:	f3bf 8f6f 	isb	sy
 803af04:	f3bf 8f4f 	dsb	sy
 803af08:	60fb      	str	r3, [r7, #12]
 803af0a:	e7fe      	b.n	803af0a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803af0c:	697b      	ldr	r3, [r7, #20]
 803af0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803af12:	f023 0301 	bic.w	r3, r3, #1
 803af16:	b2da      	uxtb	r2, r3
 803af18:	697b      	ldr	r3, [r7, #20]
 803af1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803af1e:	697b      	ldr	r3, [r7, #20]
 803af20:	6a1b      	ldr	r3, [r3, #32]
 803af22:	6978      	ldr	r0, [r7, #20]
 803af24:	4798      	blx	r3
}
 803af26:	bf00      	nop
 803af28:	3718      	adds	r7, #24
 803af2a:	46bd      	mov	sp, r7
 803af2c:	bd80      	pop	{r7, pc}
 803af2e:	bf00      	nop
 803af30:	20001920 	.word	0x20001920

0803af34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 803af34:	b580      	push	{r7, lr}
 803af36:	b084      	sub	sp, #16
 803af38:	af00      	add	r7, sp, #0
 803af3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803af3c:	f107 0308 	add.w	r3, r7, #8
 803af40:	4618      	mov	r0, r3
 803af42:	f000 f857 	bl	803aff4 <prvGetNextExpireTime>
 803af46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 803af48:	68bb      	ldr	r3, [r7, #8]
 803af4a:	4619      	mov	r1, r3
 803af4c:	68f8      	ldr	r0, [r7, #12]
 803af4e:	f000 f803 	bl	803af58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 803af52:	f000 f8d5 	bl	803b100 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 803af56:	e7f1      	b.n	803af3c <prvTimerTask+0x8>

0803af58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 803af58:	b580      	push	{r7, lr}
 803af5a:	b084      	sub	sp, #16
 803af5c:	af00      	add	r7, sp, #0
 803af5e:	6078      	str	r0, [r7, #4]
 803af60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 803af62:	f7fe fe8b 	bl	8039c7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803af66:	f107 0308 	add.w	r3, r7, #8
 803af6a:	4618      	mov	r0, r3
 803af6c:	f000 f866 	bl	803b03c <prvSampleTimeNow>
 803af70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 803af72:	68bb      	ldr	r3, [r7, #8]
 803af74:	2b00      	cmp	r3, #0
 803af76:	d130      	bne.n	803afda <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 803af78:	683b      	ldr	r3, [r7, #0]
 803af7a:	2b00      	cmp	r3, #0
 803af7c:	d10a      	bne.n	803af94 <prvProcessTimerOrBlockTask+0x3c>
 803af7e:	687a      	ldr	r2, [r7, #4]
 803af80:	68fb      	ldr	r3, [r7, #12]
 803af82:	429a      	cmp	r2, r3
 803af84:	d806      	bhi.n	803af94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 803af86:	f7fe fe87 	bl	8039c98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 803af8a:	68f9      	ldr	r1, [r7, #12]
 803af8c:	6878      	ldr	r0, [r7, #4]
 803af8e:	f7ff ff85 	bl	803ae9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 803af92:	e024      	b.n	803afde <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 803af94:	683b      	ldr	r3, [r7, #0]
 803af96:	2b00      	cmp	r3, #0
 803af98:	d008      	beq.n	803afac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 803af9a:	4b13      	ldr	r3, [pc, #76]	; (803afe8 <prvProcessTimerOrBlockTask+0x90>)
 803af9c:	681b      	ldr	r3, [r3, #0]
 803af9e:	681b      	ldr	r3, [r3, #0]
 803afa0:	2b00      	cmp	r3, #0
 803afa2:	d101      	bne.n	803afa8 <prvProcessTimerOrBlockTask+0x50>
 803afa4:	2301      	movs	r3, #1
 803afa6:	e000      	b.n	803afaa <prvProcessTimerOrBlockTask+0x52>
 803afa8:	2300      	movs	r3, #0
 803afaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 803afac:	4b0f      	ldr	r3, [pc, #60]	; (803afec <prvProcessTimerOrBlockTask+0x94>)
 803afae:	6818      	ldr	r0, [r3, #0]
 803afb0:	687a      	ldr	r2, [r7, #4]
 803afb2:	68fb      	ldr	r3, [r7, #12]
 803afb4:	1ad3      	subs	r3, r2, r3
 803afb6:	683a      	ldr	r2, [r7, #0]
 803afb8:	4619      	mov	r1, r3
 803afba:	f7fe fb75 	bl	80396a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 803afbe:	f7fe fe6b 	bl	8039c98 <xTaskResumeAll>
 803afc2:	4603      	mov	r3, r0
 803afc4:	2b00      	cmp	r3, #0
 803afc6:	d10a      	bne.n	803afde <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 803afc8:	4b09      	ldr	r3, [pc, #36]	; (803aff0 <prvProcessTimerOrBlockTask+0x98>)
 803afca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803afce:	601a      	str	r2, [r3, #0]
 803afd0:	f3bf 8f4f 	dsb	sy
 803afd4:	f3bf 8f6f 	isb	sy
}
 803afd8:	e001      	b.n	803afde <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 803afda:	f7fe fe5d 	bl	8039c98 <xTaskResumeAll>
}
 803afde:	bf00      	nop
 803afe0:	3710      	adds	r7, #16
 803afe2:	46bd      	mov	sp, r7
 803afe4:	bd80      	pop	{r7, pc}
 803afe6:	bf00      	nop
 803afe8:	20001924 	.word	0x20001924
 803afec:	20001928 	.word	0x20001928
 803aff0:	e000ed04 	.word	0xe000ed04

0803aff4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 803aff4:	b480      	push	{r7}
 803aff6:	b085      	sub	sp, #20
 803aff8:	af00      	add	r7, sp, #0
 803affa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 803affc:	4b0e      	ldr	r3, [pc, #56]	; (803b038 <prvGetNextExpireTime+0x44>)
 803affe:	681b      	ldr	r3, [r3, #0]
 803b000:	681b      	ldr	r3, [r3, #0]
 803b002:	2b00      	cmp	r3, #0
 803b004:	d101      	bne.n	803b00a <prvGetNextExpireTime+0x16>
 803b006:	2201      	movs	r2, #1
 803b008:	e000      	b.n	803b00c <prvGetNextExpireTime+0x18>
 803b00a:	2200      	movs	r2, #0
 803b00c:	687b      	ldr	r3, [r7, #4]
 803b00e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 803b010:	687b      	ldr	r3, [r7, #4]
 803b012:	681b      	ldr	r3, [r3, #0]
 803b014:	2b00      	cmp	r3, #0
 803b016:	d105      	bne.n	803b024 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803b018:	4b07      	ldr	r3, [pc, #28]	; (803b038 <prvGetNextExpireTime+0x44>)
 803b01a:	681b      	ldr	r3, [r3, #0]
 803b01c:	68db      	ldr	r3, [r3, #12]
 803b01e:	681b      	ldr	r3, [r3, #0]
 803b020:	60fb      	str	r3, [r7, #12]
 803b022:	e001      	b.n	803b028 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 803b024:	2300      	movs	r3, #0
 803b026:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 803b028:	68fb      	ldr	r3, [r7, #12]
}
 803b02a:	4618      	mov	r0, r3
 803b02c:	3714      	adds	r7, #20
 803b02e:	46bd      	mov	sp, r7
 803b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b034:	4770      	bx	lr
 803b036:	bf00      	nop
 803b038:	20001920 	.word	0x20001920

0803b03c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 803b03c:	b580      	push	{r7, lr}
 803b03e:	b084      	sub	sp, #16
 803b040:	af00      	add	r7, sp, #0
 803b042:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 803b044:	f7fe fec4 	bl	8039dd0 <xTaskGetTickCount>
 803b048:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 803b04a:	4b0b      	ldr	r3, [pc, #44]	; (803b078 <prvSampleTimeNow+0x3c>)
 803b04c:	681b      	ldr	r3, [r3, #0]
 803b04e:	68fa      	ldr	r2, [r7, #12]
 803b050:	429a      	cmp	r2, r3
 803b052:	d205      	bcs.n	803b060 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 803b054:	f000 f930 	bl	803b2b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 803b058:	687b      	ldr	r3, [r7, #4]
 803b05a:	2201      	movs	r2, #1
 803b05c:	601a      	str	r2, [r3, #0]
 803b05e:	e002      	b.n	803b066 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 803b060:	687b      	ldr	r3, [r7, #4]
 803b062:	2200      	movs	r2, #0
 803b064:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 803b066:	4a04      	ldr	r2, [pc, #16]	; (803b078 <prvSampleTimeNow+0x3c>)
 803b068:	68fb      	ldr	r3, [r7, #12]
 803b06a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 803b06c:	68fb      	ldr	r3, [r7, #12]
}
 803b06e:	4618      	mov	r0, r3
 803b070:	3710      	adds	r7, #16
 803b072:	46bd      	mov	sp, r7
 803b074:	bd80      	pop	{r7, pc}
 803b076:	bf00      	nop
 803b078:	20001930 	.word	0x20001930

0803b07c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 803b07c:	b580      	push	{r7, lr}
 803b07e:	b086      	sub	sp, #24
 803b080:	af00      	add	r7, sp, #0
 803b082:	60f8      	str	r0, [r7, #12]
 803b084:	60b9      	str	r1, [r7, #8]
 803b086:	607a      	str	r2, [r7, #4]
 803b088:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 803b08a:	2300      	movs	r3, #0
 803b08c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 803b08e:	68fb      	ldr	r3, [r7, #12]
 803b090:	68ba      	ldr	r2, [r7, #8]
 803b092:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803b094:	68fb      	ldr	r3, [r7, #12]
 803b096:	68fa      	ldr	r2, [r7, #12]
 803b098:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 803b09a:	68ba      	ldr	r2, [r7, #8]
 803b09c:	687b      	ldr	r3, [r7, #4]
 803b09e:	429a      	cmp	r2, r3
 803b0a0:	d812      	bhi.n	803b0c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 803b0a2:	687a      	ldr	r2, [r7, #4]
 803b0a4:	683b      	ldr	r3, [r7, #0]
 803b0a6:	1ad2      	subs	r2, r2, r3
 803b0a8:	68fb      	ldr	r3, [r7, #12]
 803b0aa:	699b      	ldr	r3, [r3, #24]
 803b0ac:	429a      	cmp	r2, r3
 803b0ae:	d302      	bcc.n	803b0b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 803b0b0:	2301      	movs	r3, #1
 803b0b2:	617b      	str	r3, [r7, #20]
 803b0b4:	e01b      	b.n	803b0ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 803b0b6:	4b10      	ldr	r3, [pc, #64]	; (803b0f8 <prvInsertTimerInActiveList+0x7c>)
 803b0b8:	681a      	ldr	r2, [r3, #0]
 803b0ba:	68fb      	ldr	r3, [r7, #12]
 803b0bc:	3304      	adds	r3, #4
 803b0be:	4619      	mov	r1, r3
 803b0c0:	4610      	mov	r0, r2
 803b0c2:	f7fd fb5c 	bl	803877e <vListInsert>
 803b0c6:	e012      	b.n	803b0ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 803b0c8:	687a      	ldr	r2, [r7, #4]
 803b0ca:	683b      	ldr	r3, [r7, #0]
 803b0cc:	429a      	cmp	r2, r3
 803b0ce:	d206      	bcs.n	803b0de <prvInsertTimerInActiveList+0x62>
 803b0d0:	68ba      	ldr	r2, [r7, #8]
 803b0d2:	683b      	ldr	r3, [r7, #0]
 803b0d4:	429a      	cmp	r2, r3
 803b0d6:	d302      	bcc.n	803b0de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 803b0d8:	2301      	movs	r3, #1
 803b0da:	617b      	str	r3, [r7, #20]
 803b0dc:	e007      	b.n	803b0ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b0de:	4b07      	ldr	r3, [pc, #28]	; (803b0fc <prvInsertTimerInActiveList+0x80>)
 803b0e0:	681a      	ldr	r2, [r3, #0]
 803b0e2:	68fb      	ldr	r3, [r7, #12]
 803b0e4:	3304      	adds	r3, #4
 803b0e6:	4619      	mov	r1, r3
 803b0e8:	4610      	mov	r0, r2
 803b0ea:	f7fd fb48 	bl	803877e <vListInsert>
		}
	}

	return xProcessTimerNow;
 803b0ee:	697b      	ldr	r3, [r7, #20]
}
 803b0f0:	4618      	mov	r0, r3
 803b0f2:	3718      	adds	r7, #24
 803b0f4:	46bd      	mov	sp, r7
 803b0f6:	bd80      	pop	{r7, pc}
 803b0f8:	20001924 	.word	0x20001924
 803b0fc:	20001920 	.word	0x20001920

0803b100 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 803b100:	b580      	push	{r7, lr}
 803b102:	b08e      	sub	sp, #56	; 0x38
 803b104:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b106:	e0c6      	b.n	803b296 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 803b108:	687b      	ldr	r3, [r7, #4]
 803b10a:	2b00      	cmp	r3, #0
 803b10c:	da17      	bge.n	803b13e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 803b10e:	1d3b      	adds	r3, r7, #4
 803b110:	3304      	adds	r3, #4
 803b112:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 803b114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b116:	2b00      	cmp	r3, #0
 803b118:	d109      	bne.n	803b12e <prvProcessReceivedCommands+0x2e>
 803b11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b11e:	f383 8811 	msr	BASEPRI, r3
 803b122:	f3bf 8f6f 	isb	sy
 803b126:	f3bf 8f4f 	dsb	sy
 803b12a:	61fb      	str	r3, [r7, #28]
 803b12c:	e7fe      	b.n	803b12c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 803b12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 803b130:	681b      	ldr	r3, [r3, #0]
 803b132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b134:	6850      	ldr	r0, [r2, #4]
 803b136:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 803b138:	6892      	ldr	r2, [r2, #8]
 803b13a:	4611      	mov	r1, r2
 803b13c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 803b13e:	687b      	ldr	r3, [r7, #4]
 803b140:	2b00      	cmp	r3, #0
 803b142:	f2c0 80a7 	blt.w	803b294 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 803b146:	68fb      	ldr	r3, [r7, #12]
 803b148:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 803b14a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b14c:	695b      	ldr	r3, [r3, #20]
 803b14e:	2b00      	cmp	r3, #0
 803b150:	d004      	beq.n	803b15c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b154:	3304      	adds	r3, #4
 803b156:	4618      	mov	r0, r3
 803b158:	f7fd fb4a 	bl	80387f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 803b15c:	463b      	mov	r3, r7
 803b15e:	4618      	mov	r0, r3
 803b160:	f7ff ff6c 	bl	803b03c <prvSampleTimeNow>
 803b164:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 803b166:	687b      	ldr	r3, [r7, #4]
 803b168:	2b09      	cmp	r3, #9
 803b16a:	f200 8094 	bhi.w	803b296 <prvProcessReceivedCommands+0x196>
 803b16e:	a201      	add	r2, pc, #4	; (adr r2, 803b174 <prvProcessReceivedCommands+0x74>)
 803b170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803b174:	0803b19d 	.word	0x0803b19d
 803b178:	0803b19d 	.word	0x0803b19d
 803b17c:	0803b19d 	.word	0x0803b19d
 803b180:	0803b20f 	.word	0x0803b20f
 803b184:	0803b223 	.word	0x0803b223
 803b188:	0803b26b 	.word	0x0803b26b
 803b18c:	0803b19d 	.word	0x0803b19d
 803b190:	0803b19d 	.word	0x0803b19d
 803b194:	0803b20f 	.word	0x0803b20f
 803b198:	0803b223 	.word	0x0803b223
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b19e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1a2:	f043 0301 	orr.w	r3, r3, #1
 803b1a6:	b2da      	uxtb	r2, r3
 803b1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 803b1ae:	68ba      	ldr	r2, [r7, #8]
 803b1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1b2:	699b      	ldr	r3, [r3, #24]
 803b1b4:	18d1      	adds	r1, r2, r3
 803b1b6:	68bb      	ldr	r3, [r7, #8]
 803b1b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b1ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b1bc:	f7ff ff5e 	bl	803b07c <prvInsertTimerInActiveList>
 803b1c0:	4603      	mov	r3, r0
 803b1c2:	2b00      	cmp	r3, #0
 803b1c4:	d067      	beq.n	803b296 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1c8:	6a1b      	ldr	r3, [r3, #32]
 803b1ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b1cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b1ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b1d4:	f003 0304 	and.w	r3, r3, #4
 803b1d8:	2b00      	cmp	r3, #0
 803b1da:	d05c      	beq.n	803b296 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 803b1dc:	68ba      	ldr	r2, [r7, #8]
 803b1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b1e0:	699b      	ldr	r3, [r3, #24]
 803b1e2:	441a      	add	r2, r3
 803b1e4:	2300      	movs	r3, #0
 803b1e6:	9300      	str	r3, [sp, #0]
 803b1e8:	2300      	movs	r3, #0
 803b1ea:	2100      	movs	r1, #0
 803b1ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b1ee:	f7ff fe09 	bl	803ae04 <xTimerGenericCommand>
 803b1f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 803b1f4:	6a3b      	ldr	r3, [r7, #32]
 803b1f6:	2b00      	cmp	r3, #0
 803b1f8:	d14d      	bne.n	803b296 <prvProcessReceivedCommands+0x196>
 803b1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b1fe:	f383 8811 	msr	BASEPRI, r3
 803b202:	f3bf 8f6f 	isb	sy
 803b206:	f3bf 8f4f 	dsb	sy
 803b20a:	61bb      	str	r3, [r7, #24]
 803b20c:	e7fe      	b.n	803b20c <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b20e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b210:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b214:	f023 0301 	bic.w	r3, r3, #1
 803b218:	b2da      	uxtb	r2, r3
 803b21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b21c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 803b220:	e039      	b.n	803b296 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 803b222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b224:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b228:	f043 0301 	orr.w	r3, r3, #1
 803b22c:	b2da      	uxtb	r2, r3
 803b22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b230:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 803b234:	68ba      	ldr	r2, [r7, #8]
 803b236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b238:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 803b23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b23c:	699b      	ldr	r3, [r3, #24]
 803b23e:	2b00      	cmp	r3, #0
 803b240:	d109      	bne.n	803b256 <prvProcessReceivedCommands+0x156>
 803b242:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b246:	f383 8811 	msr	BASEPRI, r3
 803b24a:	f3bf 8f6f 	isb	sy
 803b24e:	f3bf 8f4f 	dsb	sy
 803b252:	617b      	str	r3, [r7, #20]
 803b254:	e7fe      	b.n	803b254 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 803b256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b258:	699a      	ldr	r2, [r3, #24]
 803b25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b25c:	18d1      	adds	r1, r2, r3
 803b25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b262:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b264:	f7ff ff0a 	bl	803b07c <prvInsertTimerInActiveList>
					break;
 803b268:	e015      	b.n	803b296 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 803b26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b26c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b270:	f003 0302 	and.w	r3, r3, #2
 803b274:	2b00      	cmp	r3, #0
 803b276:	d103      	bne.n	803b280 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 803b278:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 803b27a:	f000 fbe3 	bl	803ba44 <vPortFree>
 803b27e:	e00a      	b.n	803b296 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 803b280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b282:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b286:	f023 0301 	bic.w	r3, r3, #1
 803b28a:	b2da      	uxtb	r2, r3
 803b28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 803b28e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 803b292:	e000      	b.n	803b296 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 803b294:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 803b296:	4b07      	ldr	r3, [pc, #28]	; (803b2b4 <prvProcessReceivedCommands+0x1b4>)
 803b298:	681b      	ldr	r3, [r3, #0]
 803b29a:	1d39      	adds	r1, r7, #4
 803b29c:	2200      	movs	r2, #0
 803b29e:	4618      	mov	r0, r3
 803b2a0:	f7fd fe50 	bl	8038f44 <xQueueReceive>
 803b2a4:	4603      	mov	r3, r0
 803b2a6:	2b00      	cmp	r3, #0
 803b2a8:	f47f af2e 	bne.w	803b108 <prvProcessReceivedCommands+0x8>
	}
}
 803b2ac:	bf00      	nop
 803b2ae:	3730      	adds	r7, #48	; 0x30
 803b2b0:	46bd      	mov	sp, r7
 803b2b2:	bd80      	pop	{r7, pc}
 803b2b4:	20001928 	.word	0x20001928

0803b2b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 803b2b8:	b580      	push	{r7, lr}
 803b2ba:	b088      	sub	sp, #32
 803b2bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b2be:	e047      	b.n	803b350 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 803b2c0:	4b2d      	ldr	r3, [pc, #180]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b2c2:	681b      	ldr	r3, [r3, #0]
 803b2c4:	68db      	ldr	r3, [r3, #12]
 803b2c6:	681b      	ldr	r3, [r3, #0]
 803b2c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 803b2ca:	4b2b      	ldr	r3, [pc, #172]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b2cc:	681b      	ldr	r3, [r3, #0]
 803b2ce:	68db      	ldr	r3, [r3, #12]
 803b2d0:	68db      	ldr	r3, [r3, #12]
 803b2d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 803b2d4:	68fb      	ldr	r3, [r7, #12]
 803b2d6:	3304      	adds	r3, #4
 803b2d8:	4618      	mov	r0, r3
 803b2da:	f7fd fa89 	bl	80387f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 803b2de:	68fb      	ldr	r3, [r7, #12]
 803b2e0:	6a1b      	ldr	r3, [r3, #32]
 803b2e2:	68f8      	ldr	r0, [r7, #12]
 803b2e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 803b2e6:	68fb      	ldr	r3, [r7, #12]
 803b2e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 803b2ec:	f003 0304 	and.w	r3, r3, #4
 803b2f0:	2b00      	cmp	r3, #0
 803b2f2:	d02d      	beq.n	803b350 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 803b2f4:	68fb      	ldr	r3, [r7, #12]
 803b2f6:	699b      	ldr	r3, [r3, #24]
 803b2f8:	693a      	ldr	r2, [r7, #16]
 803b2fa:	4413      	add	r3, r2
 803b2fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 803b2fe:	68ba      	ldr	r2, [r7, #8]
 803b300:	693b      	ldr	r3, [r7, #16]
 803b302:	429a      	cmp	r2, r3
 803b304:	d90e      	bls.n	803b324 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 803b306:	68fb      	ldr	r3, [r7, #12]
 803b308:	68ba      	ldr	r2, [r7, #8]
 803b30a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 803b30c:	68fb      	ldr	r3, [r7, #12]
 803b30e:	68fa      	ldr	r2, [r7, #12]
 803b310:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 803b312:	4b19      	ldr	r3, [pc, #100]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b314:	681a      	ldr	r2, [r3, #0]
 803b316:	68fb      	ldr	r3, [r7, #12]
 803b318:	3304      	adds	r3, #4
 803b31a:	4619      	mov	r1, r3
 803b31c:	4610      	mov	r0, r2
 803b31e:	f7fd fa2e 	bl	803877e <vListInsert>
 803b322:	e015      	b.n	803b350 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 803b324:	2300      	movs	r3, #0
 803b326:	9300      	str	r3, [sp, #0]
 803b328:	2300      	movs	r3, #0
 803b32a:	693a      	ldr	r2, [r7, #16]
 803b32c:	2100      	movs	r1, #0
 803b32e:	68f8      	ldr	r0, [r7, #12]
 803b330:	f7ff fd68 	bl	803ae04 <xTimerGenericCommand>
 803b334:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 803b336:	687b      	ldr	r3, [r7, #4]
 803b338:	2b00      	cmp	r3, #0
 803b33a:	d109      	bne.n	803b350 <prvSwitchTimerLists+0x98>
 803b33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b340:	f383 8811 	msr	BASEPRI, r3
 803b344:	f3bf 8f6f 	isb	sy
 803b348:	f3bf 8f4f 	dsb	sy
 803b34c:	603b      	str	r3, [r7, #0]
 803b34e:	e7fe      	b.n	803b34e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 803b350:	4b09      	ldr	r3, [pc, #36]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b352:	681b      	ldr	r3, [r3, #0]
 803b354:	681b      	ldr	r3, [r3, #0]
 803b356:	2b00      	cmp	r3, #0
 803b358:	d1b2      	bne.n	803b2c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 803b35a:	4b07      	ldr	r3, [pc, #28]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b35c:	681b      	ldr	r3, [r3, #0]
 803b35e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 803b360:	4b06      	ldr	r3, [pc, #24]	; (803b37c <prvSwitchTimerLists+0xc4>)
 803b362:	681b      	ldr	r3, [r3, #0]
 803b364:	4a04      	ldr	r2, [pc, #16]	; (803b378 <prvSwitchTimerLists+0xc0>)
 803b366:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 803b368:	4a04      	ldr	r2, [pc, #16]	; (803b37c <prvSwitchTimerLists+0xc4>)
 803b36a:	697b      	ldr	r3, [r7, #20]
 803b36c:	6013      	str	r3, [r2, #0]
}
 803b36e:	bf00      	nop
 803b370:	3718      	adds	r7, #24
 803b372:	46bd      	mov	sp, r7
 803b374:	bd80      	pop	{r7, pc}
 803b376:	bf00      	nop
 803b378:	20001920 	.word	0x20001920
 803b37c:	20001924 	.word	0x20001924

0803b380 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 803b380:	b580      	push	{r7, lr}
 803b382:	b082      	sub	sp, #8
 803b384:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 803b386:	f000 f981 	bl	803b68c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 803b38a:	4b15      	ldr	r3, [pc, #84]	; (803b3e0 <prvCheckForValidListAndQueue+0x60>)
 803b38c:	681b      	ldr	r3, [r3, #0]
 803b38e:	2b00      	cmp	r3, #0
 803b390:	d120      	bne.n	803b3d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 803b392:	4814      	ldr	r0, [pc, #80]	; (803b3e4 <prvCheckForValidListAndQueue+0x64>)
 803b394:	f7fd f9a2 	bl	80386dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 803b398:	4813      	ldr	r0, [pc, #76]	; (803b3e8 <prvCheckForValidListAndQueue+0x68>)
 803b39a:	f7fd f99f 	bl	80386dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 803b39e:	4b13      	ldr	r3, [pc, #76]	; (803b3ec <prvCheckForValidListAndQueue+0x6c>)
 803b3a0:	4a10      	ldr	r2, [pc, #64]	; (803b3e4 <prvCheckForValidListAndQueue+0x64>)
 803b3a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 803b3a4:	4b12      	ldr	r3, [pc, #72]	; (803b3f0 <prvCheckForValidListAndQueue+0x70>)
 803b3a6:	4a10      	ldr	r2, [pc, #64]	; (803b3e8 <prvCheckForValidListAndQueue+0x68>)
 803b3a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 803b3aa:	2300      	movs	r3, #0
 803b3ac:	9300      	str	r3, [sp, #0]
 803b3ae:	4b11      	ldr	r3, [pc, #68]	; (803b3f4 <prvCheckForValidListAndQueue+0x74>)
 803b3b0:	4a11      	ldr	r2, [pc, #68]	; (803b3f8 <prvCheckForValidListAndQueue+0x78>)
 803b3b2:	2110      	movs	r1, #16
 803b3b4:	200a      	movs	r0, #10
 803b3b6:	f7fd faad 	bl	8038914 <xQueueGenericCreateStatic>
 803b3ba:	4602      	mov	r2, r0
 803b3bc:	4b08      	ldr	r3, [pc, #32]	; (803b3e0 <prvCheckForValidListAndQueue+0x60>)
 803b3be:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 803b3c0:	4b07      	ldr	r3, [pc, #28]	; (803b3e0 <prvCheckForValidListAndQueue+0x60>)
 803b3c2:	681b      	ldr	r3, [r3, #0]
 803b3c4:	2b00      	cmp	r3, #0
 803b3c6:	d005      	beq.n	803b3d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 803b3c8:	4b05      	ldr	r3, [pc, #20]	; (803b3e0 <prvCheckForValidListAndQueue+0x60>)
 803b3ca:	681b      	ldr	r3, [r3, #0]
 803b3cc:	490b      	ldr	r1, [pc, #44]	; (803b3fc <prvCheckForValidListAndQueue+0x7c>)
 803b3ce:	4618      	mov	r0, r3
 803b3d0:	f7fe f942 	bl	8039658 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 803b3d4:	f000 f988 	bl	803b6e8 <vPortExitCritical>
}
 803b3d8:	bf00      	nop
 803b3da:	46bd      	mov	sp, r7
 803b3dc:	bd80      	pop	{r7, pc}
 803b3de:	bf00      	nop
 803b3e0:	20001928 	.word	0x20001928
 803b3e4:	200018f8 	.word	0x200018f8
 803b3e8:	2000190c 	.word	0x2000190c
 803b3ec:	20001920 	.word	0x20001920
 803b3f0:	20001924 	.word	0x20001924
 803b3f4:	200019d4 	.word	0x200019d4
 803b3f8:	20001934 	.word	0x20001934
 803b3fc:	08043a80 	.word	0x08043a80

0803b400 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 803b400:	b580      	push	{r7, lr}
 803b402:	b08a      	sub	sp, #40	; 0x28
 803b404:	af00      	add	r7, sp, #0
 803b406:	60f8      	str	r0, [r7, #12]
 803b408:	60b9      	str	r1, [r7, #8]
 803b40a:	607a      	str	r2, [r7, #4]
 803b40c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 803b40e:	f06f 0301 	mvn.w	r3, #1
 803b412:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 803b414:	68fb      	ldr	r3, [r7, #12]
 803b416:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 803b418:	68bb      	ldr	r3, [r7, #8]
 803b41a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 803b41c:	687b      	ldr	r3, [r7, #4]
 803b41e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 803b420:	4b06      	ldr	r3, [pc, #24]	; (803b43c <xTimerPendFunctionCallFromISR+0x3c>)
 803b422:	6818      	ldr	r0, [r3, #0]
 803b424:	f107 0114 	add.w	r1, r7, #20
 803b428:	2300      	movs	r3, #0
 803b42a:	683a      	ldr	r2, [r7, #0]
 803b42c:	f7fd fcf6 	bl	8038e1c <xQueueGenericSendFromISR>
 803b430:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 803b432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 803b434:	4618      	mov	r0, r3
 803b436:	3728      	adds	r7, #40	; 0x28
 803b438:	46bd      	mov	sp, r7
 803b43a:	bd80      	pop	{r7, pc}
 803b43c:	20001928 	.word	0x20001928

0803b440 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 803b440:	b480      	push	{r7}
 803b442:	b085      	sub	sp, #20
 803b444:	af00      	add	r7, sp, #0
 803b446:	60f8      	str	r0, [r7, #12]
 803b448:	60b9      	str	r1, [r7, #8]
 803b44a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 803b44c:	68fb      	ldr	r3, [r7, #12]
 803b44e:	3b04      	subs	r3, #4
 803b450:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 803b452:	68fb      	ldr	r3, [r7, #12]
 803b454:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 803b458:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b45a:	68fb      	ldr	r3, [r7, #12]
 803b45c:	3b04      	subs	r3, #4
 803b45e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 803b460:	68bb      	ldr	r3, [r7, #8]
 803b462:	f023 0201 	bic.w	r2, r3, #1
 803b466:	68fb      	ldr	r3, [r7, #12]
 803b468:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 803b46a:	68fb      	ldr	r3, [r7, #12]
 803b46c:	3b04      	subs	r3, #4
 803b46e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 803b470:	4a0c      	ldr	r2, [pc, #48]	; (803b4a4 <pxPortInitialiseStack+0x64>)
 803b472:	68fb      	ldr	r3, [r7, #12]
 803b474:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 803b476:	68fb      	ldr	r3, [r7, #12]
 803b478:	3b14      	subs	r3, #20
 803b47a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 803b47c:	687a      	ldr	r2, [r7, #4]
 803b47e:	68fb      	ldr	r3, [r7, #12]
 803b480:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 803b482:	68fb      	ldr	r3, [r7, #12]
 803b484:	3b04      	subs	r3, #4
 803b486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 803b488:	68fb      	ldr	r3, [r7, #12]
 803b48a:	f06f 0202 	mvn.w	r2, #2
 803b48e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 803b490:	68fb      	ldr	r3, [r7, #12]
 803b492:	3b20      	subs	r3, #32
 803b494:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 803b496:	68fb      	ldr	r3, [r7, #12]
}
 803b498:	4618      	mov	r0, r3
 803b49a:	3714      	adds	r7, #20
 803b49c:	46bd      	mov	sp, r7
 803b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b4a2:	4770      	bx	lr
 803b4a4:	0803b4a9 	.word	0x0803b4a9

0803b4a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 803b4a8:	b480      	push	{r7}
 803b4aa:	b085      	sub	sp, #20
 803b4ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 803b4ae:	2300      	movs	r3, #0
 803b4b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 803b4b2:	4b11      	ldr	r3, [pc, #68]	; (803b4f8 <prvTaskExitError+0x50>)
 803b4b4:	681b      	ldr	r3, [r3, #0]
 803b4b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803b4ba:	d009      	beq.n	803b4d0 <prvTaskExitError+0x28>
 803b4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b4c0:	f383 8811 	msr	BASEPRI, r3
 803b4c4:	f3bf 8f6f 	isb	sy
 803b4c8:	f3bf 8f4f 	dsb	sy
 803b4cc:	60fb      	str	r3, [r7, #12]
 803b4ce:	e7fe      	b.n	803b4ce <prvTaskExitError+0x26>
 803b4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b4d4:	f383 8811 	msr	BASEPRI, r3
 803b4d8:	f3bf 8f6f 	isb	sy
 803b4dc:	f3bf 8f4f 	dsb	sy
 803b4e0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 803b4e2:	bf00      	nop
 803b4e4:	687b      	ldr	r3, [r7, #4]
 803b4e6:	2b00      	cmp	r3, #0
 803b4e8:	d0fc      	beq.n	803b4e4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 803b4ea:	bf00      	nop
 803b4ec:	3714      	adds	r7, #20
 803b4ee:	46bd      	mov	sp, r7
 803b4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b4f4:	4770      	bx	lr
 803b4f6:	bf00      	nop
 803b4f8:	200002a0 	.word	0x200002a0
 803b4fc:	00000000 	.word	0x00000000

0803b500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 803b500:	4b07      	ldr	r3, [pc, #28]	; (803b520 <pxCurrentTCBConst2>)
 803b502:	6819      	ldr	r1, [r3, #0]
 803b504:	6808      	ldr	r0, [r1, #0]
 803b506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b50a:	f380 8809 	msr	PSP, r0
 803b50e:	f3bf 8f6f 	isb	sy
 803b512:	f04f 0000 	mov.w	r0, #0
 803b516:	f380 8811 	msr	BASEPRI, r0
 803b51a:	4770      	bx	lr
 803b51c:	f3af 8000 	nop.w

0803b520 <pxCurrentTCBConst2>:
 803b520:	200013f8 	.word	0x200013f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 803b524:	bf00      	nop
 803b526:	bf00      	nop

0803b528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 803b528:	4808      	ldr	r0, [pc, #32]	; (803b54c <prvPortStartFirstTask+0x24>)
 803b52a:	6800      	ldr	r0, [r0, #0]
 803b52c:	6800      	ldr	r0, [r0, #0]
 803b52e:	f380 8808 	msr	MSP, r0
 803b532:	f04f 0000 	mov.w	r0, #0
 803b536:	f380 8814 	msr	CONTROL, r0
 803b53a:	b662      	cpsie	i
 803b53c:	b661      	cpsie	f
 803b53e:	f3bf 8f4f 	dsb	sy
 803b542:	f3bf 8f6f 	isb	sy
 803b546:	df00      	svc	0
 803b548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 803b54a:	bf00      	nop
 803b54c:	e000ed08 	.word	0xe000ed08

0803b550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 803b550:	b580      	push	{r7, lr}
 803b552:	b086      	sub	sp, #24
 803b554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 803b556:	4b44      	ldr	r3, [pc, #272]	; (803b668 <xPortStartScheduler+0x118>)
 803b558:	681b      	ldr	r3, [r3, #0]
 803b55a:	4a44      	ldr	r2, [pc, #272]	; (803b66c <xPortStartScheduler+0x11c>)
 803b55c:	4293      	cmp	r3, r2
 803b55e:	d109      	bne.n	803b574 <xPortStartScheduler+0x24>
 803b560:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b564:	f383 8811 	msr	BASEPRI, r3
 803b568:	f3bf 8f6f 	isb	sy
 803b56c:	f3bf 8f4f 	dsb	sy
 803b570:	613b      	str	r3, [r7, #16]
 803b572:	e7fe      	b.n	803b572 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 803b574:	4b3c      	ldr	r3, [pc, #240]	; (803b668 <xPortStartScheduler+0x118>)
 803b576:	681b      	ldr	r3, [r3, #0]
 803b578:	4a3d      	ldr	r2, [pc, #244]	; (803b670 <xPortStartScheduler+0x120>)
 803b57a:	4293      	cmp	r3, r2
 803b57c:	d109      	bne.n	803b592 <xPortStartScheduler+0x42>
 803b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b582:	f383 8811 	msr	BASEPRI, r3
 803b586:	f3bf 8f6f 	isb	sy
 803b58a:	f3bf 8f4f 	dsb	sy
 803b58e:	60fb      	str	r3, [r7, #12]
 803b590:	e7fe      	b.n	803b590 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 803b592:	4b38      	ldr	r3, [pc, #224]	; (803b674 <xPortStartScheduler+0x124>)
 803b594:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 803b596:	697b      	ldr	r3, [r7, #20]
 803b598:	781b      	ldrb	r3, [r3, #0]
 803b59a:	b2db      	uxtb	r3, r3
 803b59c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 803b59e:	697b      	ldr	r3, [r7, #20]
 803b5a0:	22ff      	movs	r2, #255	; 0xff
 803b5a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 803b5a4:	697b      	ldr	r3, [r7, #20]
 803b5a6:	781b      	ldrb	r3, [r3, #0]
 803b5a8:	b2db      	uxtb	r3, r3
 803b5aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 803b5ac:	78fb      	ldrb	r3, [r7, #3]
 803b5ae:	b2db      	uxtb	r3, r3
 803b5b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 803b5b4:	b2da      	uxtb	r2, r3
 803b5b6:	4b30      	ldr	r3, [pc, #192]	; (803b678 <xPortStartScheduler+0x128>)
 803b5b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 803b5ba:	4b30      	ldr	r3, [pc, #192]	; (803b67c <xPortStartScheduler+0x12c>)
 803b5bc:	2207      	movs	r2, #7
 803b5be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b5c0:	e009      	b.n	803b5d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 803b5c2:	4b2e      	ldr	r3, [pc, #184]	; (803b67c <xPortStartScheduler+0x12c>)
 803b5c4:	681b      	ldr	r3, [r3, #0]
 803b5c6:	3b01      	subs	r3, #1
 803b5c8:	4a2c      	ldr	r2, [pc, #176]	; (803b67c <xPortStartScheduler+0x12c>)
 803b5ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 803b5cc:	78fb      	ldrb	r3, [r7, #3]
 803b5ce:	b2db      	uxtb	r3, r3
 803b5d0:	005b      	lsls	r3, r3, #1
 803b5d2:	b2db      	uxtb	r3, r3
 803b5d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 803b5d6:	78fb      	ldrb	r3, [r7, #3]
 803b5d8:	b2db      	uxtb	r3, r3
 803b5da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 803b5de:	2b80      	cmp	r3, #128	; 0x80
 803b5e0:	d0ef      	beq.n	803b5c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 803b5e2:	4b26      	ldr	r3, [pc, #152]	; (803b67c <xPortStartScheduler+0x12c>)
 803b5e4:	681b      	ldr	r3, [r3, #0]
 803b5e6:	f1c3 0307 	rsb	r3, r3, #7
 803b5ea:	2b04      	cmp	r3, #4
 803b5ec:	d009      	beq.n	803b602 <xPortStartScheduler+0xb2>
 803b5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b5f2:	f383 8811 	msr	BASEPRI, r3
 803b5f6:	f3bf 8f6f 	isb	sy
 803b5fa:	f3bf 8f4f 	dsb	sy
 803b5fe:	60bb      	str	r3, [r7, #8]
 803b600:	e7fe      	b.n	803b600 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 803b602:	4b1e      	ldr	r3, [pc, #120]	; (803b67c <xPortStartScheduler+0x12c>)
 803b604:	681b      	ldr	r3, [r3, #0]
 803b606:	021b      	lsls	r3, r3, #8
 803b608:	4a1c      	ldr	r2, [pc, #112]	; (803b67c <xPortStartScheduler+0x12c>)
 803b60a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 803b60c:	4b1b      	ldr	r3, [pc, #108]	; (803b67c <xPortStartScheduler+0x12c>)
 803b60e:	681b      	ldr	r3, [r3, #0]
 803b610:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 803b614:	4a19      	ldr	r2, [pc, #100]	; (803b67c <xPortStartScheduler+0x12c>)
 803b616:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 803b618:	687b      	ldr	r3, [r7, #4]
 803b61a:	b2da      	uxtb	r2, r3
 803b61c:	697b      	ldr	r3, [r7, #20]
 803b61e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 803b620:	4b17      	ldr	r3, [pc, #92]	; (803b680 <xPortStartScheduler+0x130>)
 803b622:	681b      	ldr	r3, [r3, #0]
 803b624:	4a16      	ldr	r2, [pc, #88]	; (803b680 <xPortStartScheduler+0x130>)
 803b626:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 803b62a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 803b62c:	4b14      	ldr	r3, [pc, #80]	; (803b680 <xPortStartScheduler+0x130>)
 803b62e:	681b      	ldr	r3, [r3, #0]
 803b630:	4a13      	ldr	r2, [pc, #76]	; (803b680 <xPortStartScheduler+0x130>)
 803b632:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 803b636:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 803b638:	f000 f8d6 	bl	803b7e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 803b63c:	4b11      	ldr	r3, [pc, #68]	; (803b684 <xPortStartScheduler+0x134>)
 803b63e:	2200      	movs	r2, #0
 803b640:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 803b642:	f000 f8f5 	bl	803b830 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 803b646:	4b10      	ldr	r3, [pc, #64]	; (803b688 <xPortStartScheduler+0x138>)
 803b648:	681b      	ldr	r3, [r3, #0]
 803b64a:	4a0f      	ldr	r2, [pc, #60]	; (803b688 <xPortStartScheduler+0x138>)
 803b64c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 803b650:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 803b652:	f7ff ff69 	bl	803b528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 803b656:	f7fe fc95 	bl	8039f84 <vTaskSwitchContext>
	prvTaskExitError();
 803b65a:	f7ff ff25 	bl	803b4a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 803b65e:	2300      	movs	r3, #0
}
 803b660:	4618      	mov	r0, r3
 803b662:	3718      	adds	r7, #24
 803b664:	46bd      	mov	sp, r7
 803b666:	bd80      	pop	{r7, pc}
 803b668:	e000ed00 	.word	0xe000ed00
 803b66c:	410fc271 	.word	0x410fc271
 803b670:	410fc270 	.word	0x410fc270
 803b674:	e000e400 	.word	0xe000e400
 803b678:	20001a24 	.word	0x20001a24
 803b67c:	20001a28 	.word	0x20001a28
 803b680:	e000ed20 	.word	0xe000ed20
 803b684:	200002a0 	.word	0x200002a0
 803b688:	e000ef34 	.word	0xe000ef34

0803b68c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 803b68c:	b480      	push	{r7}
 803b68e:	b083      	sub	sp, #12
 803b690:	af00      	add	r7, sp, #0
 803b692:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b696:	f383 8811 	msr	BASEPRI, r3
 803b69a:	f3bf 8f6f 	isb	sy
 803b69e:	f3bf 8f4f 	dsb	sy
 803b6a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 803b6a4:	4b0e      	ldr	r3, [pc, #56]	; (803b6e0 <vPortEnterCritical+0x54>)
 803b6a6:	681b      	ldr	r3, [r3, #0]
 803b6a8:	3301      	adds	r3, #1
 803b6aa:	4a0d      	ldr	r2, [pc, #52]	; (803b6e0 <vPortEnterCritical+0x54>)
 803b6ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 803b6ae:	4b0c      	ldr	r3, [pc, #48]	; (803b6e0 <vPortEnterCritical+0x54>)
 803b6b0:	681b      	ldr	r3, [r3, #0]
 803b6b2:	2b01      	cmp	r3, #1
 803b6b4:	d10e      	bne.n	803b6d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 803b6b6:	4b0b      	ldr	r3, [pc, #44]	; (803b6e4 <vPortEnterCritical+0x58>)
 803b6b8:	681b      	ldr	r3, [r3, #0]
 803b6ba:	b2db      	uxtb	r3, r3
 803b6bc:	2b00      	cmp	r3, #0
 803b6be:	d009      	beq.n	803b6d4 <vPortEnterCritical+0x48>
 803b6c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b6c4:	f383 8811 	msr	BASEPRI, r3
 803b6c8:	f3bf 8f6f 	isb	sy
 803b6cc:	f3bf 8f4f 	dsb	sy
 803b6d0:	603b      	str	r3, [r7, #0]
 803b6d2:	e7fe      	b.n	803b6d2 <vPortEnterCritical+0x46>
	}
}
 803b6d4:	bf00      	nop
 803b6d6:	370c      	adds	r7, #12
 803b6d8:	46bd      	mov	sp, r7
 803b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b6de:	4770      	bx	lr
 803b6e0:	200002a0 	.word	0x200002a0
 803b6e4:	e000ed04 	.word	0xe000ed04

0803b6e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 803b6e8:	b480      	push	{r7}
 803b6ea:	b083      	sub	sp, #12
 803b6ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 803b6ee:	4b11      	ldr	r3, [pc, #68]	; (803b734 <vPortExitCritical+0x4c>)
 803b6f0:	681b      	ldr	r3, [r3, #0]
 803b6f2:	2b00      	cmp	r3, #0
 803b6f4:	d109      	bne.n	803b70a <vPortExitCritical+0x22>
 803b6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b6fa:	f383 8811 	msr	BASEPRI, r3
 803b6fe:	f3bf 8f6f 	isb	sy
 803b702:	f3bf 8f4f 	dsb	sy
 803b706:	607b      	str	r3, [r7, #4]
 803b708:	e7fe      	b.n	803b708 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 803b70a:	4b0a      	ldr	r3, [pc, #40]	; (803b734 <vPortExitCritical+0x4c>)
 803b70c:	681b      	ldr	r3, [r3, #0]
 803b70e:	3b01      	subs	r3, #1
 803b710:	4a08      	ldr	r2, [pc, #32]	; (803b734 <vPortExitCritical+0x4c>)
 803b712:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 803b714:	4b07      	ldr	r3, [pc, #28]	; (803b734 <vPortExitCritical+0x4c>)
 803b716:	681b      	ldr	r3, [r3, #0]
 803b718:	2b00      	cmp	r3, #0
 803b71a:	d104      	bne.n	803b726 <vPortExitCritical+0x3e>
 803b71c:	2300      	movs	r3, #0
 803b71e:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b720:	683b      	ldr	r3, [r7, #0]
 803b722:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 803b726:	bf00      	nop
 803b728:	370c      	adds	r7, #12
 803b72a:	46bd      	mov	sp, r7
 803b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b730:	4770      	bx	lr
 803b732:	bf00      	nop
 803b734:	200002a0 	.word	0x200002a0
	...

0803b740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 803b740:	f3ef 8009 	mrs	r0, PSP
 803b744:	f3bf 8f6f 	isb	sy
 803b748:	4b15      	ldr	r3, [pc, #84]	; (803b7a0 <pxCurrentTCBConst>)
 803b74a:	681a      	ldr	r2, [r3, #0]
 803b74c:	f01e 0f10 	tst.w	lr, #16
 803b750:	bf08      	it	eq
 803b752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 803b756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b75a:	6010      	str	r0, [r2, #0]
 803b75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 803b760:	f04f 0050 	mov.w	r0, #80	; 0x50
 803b764:	f380 8811 	msr	BASEPRI, r0
 803b768:	f3bf 8f4f 	dsb	sy
 803b76c:	f3bf 8f6f 	isb	sy
 803b770:	f7fe fc08 	bl	8039f84 <vTaskSwitchContext>
 803b774:	f04f 0000 	mov.w	r0, #0
 803b778:	f380 8811 	msr	BASEPRI, r0
 803b77c:	bc09      	pop	{r0, r3}
 803b77e:	6819      	ldr	r1, [r3, #0]
 803b780:	6808      	ldr	r0, [r1, #0]
 803b782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b786:	f01e 0f10 	tst.w	lr, #16
 803b78a:	bf08      	it	eq
 803b78c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 803b790:	f380 8809 	msr	PSP, r0
 803b794:	f3bf 8f6f 	isb	sy
 803b798:	4770      	bx	lr
 803b79a:	bf00      	nop
 803b79c:	f3af 8000 	nop.w

0803b7a0 <pxCurrentTCBConst>:
 803b7a0:	200013f8 	.word	0x200013f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 803b7a4:	bf00      	nop
 803b7a6:	bf00      	nop

0803b7a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 803b7a8:	b580      	push	{r7, lr}
 803b7aa:	b082      	sub	sp, #8
 803b7ac:	af00      	add	r7, sp, #0
	__asm volatile
 803b7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b7b2:	f383 8811 	msr	BASEPRI, r3
 803b7b6:	f3bf 8f6f 	isb	sy
 803b7ba:	f3bf 8f4f 	dsb	sy
 803b7be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 803b7c0:	f7fe fb28 	bl	8039e14 <xTaskIncrementTick>
 803b7c4:	4603      	mov	r3, r0
 803b7c6:	2b00      	cmp	r3, #0
 803b7c8:	d003      	beq.n	803b7d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 803b7ca:	4b06      	ldr	r3, [pc, #24]	; (803b7e4 <SysTick_Handler+0x3c>)
 803b7cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 803b7d0:	601a      	str	r2, [r3, #0]
 803b7d2:	2300      	movs	r3, #0
 803b7d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 803b7d6:	683b      	ldr	r3, [r7, #0]
 803b7d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 803b7dc:	bf00      	nop
 803b7de:	3708      	adds	r7, #8
 803b7e0:	46bd      	mov	sp, r7
 803b7e2:	bd80      	pop	{r7, pc}
 803b7e4:	e000ed04 	.word	0xe000ed04

0803b7e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 803b7e8:	b480      	push	{r7}
 803b7ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 803b7ec:	4b0b      	ldr	r3, [pc, #44]	; (803b81c <vPortSetupTimerInterrupt+0x34>)
 803b7ee:	2200      	movs	r2, #0
 803b7f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 803b7f2:	4b0b      	ldr	r3, [pc, #44]	; (803b820 <vPortSetupTimerInterrupt+0x38>)
 803b7f4:	2200      	movs	r2, #0
 803b7f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 803b7f8:	4b0a      	ldr	r3, [pc, #40]	; (803b824 <vPortSetupTimerInterrupt+0x3c>)
 803b7fa:	681b      	ldr	r3, [r3, #0]
 803b7fc:	4a0a      	ldr	r2, [pc, #40]	; (803b828 <vPortSetupTimerInterrupt+0x40>)
 803b7fe:	fba2 2303 	umull	r2, r3, r2, r3
 803b802:	099b      	lsrs	r3, r3, #6
 803b804:	4a09      	ldr	r2, [pc, #36]	; (803b82c <vPortSetupTimerInterrupt+0x44>)
 803b806:	3b01      	subs	r3, #1
 803b808:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 803b80a:	4b04      	ldr	r3, [pc, #16]	; (803b81c <vPortSetupTimerInterrupt+0x34>)
 803b80c:	2207      	movs	r2, #7
 803b80e:	601a      	str	r2, [r3, #0]
}
 803b810:	bf00      	nop
 803b812:	46bd      	mov	sp, r7
 803b814:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b818:	4770      	bx	lr
 803b81a:	bf00      	nop
 803b81c:	e000e010 	.word	0xe000e010
 803b820:	e000e018 	.word	0xe000e018
 803b824:	20000294 	.word	0x20000294
 803b828:	10624dd3 	.word	0x10624dd3
 803b82c:	e000e014 	.word	0xe000e014

0803b830 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 803b830:	f8df 000c 	ldr.w	r0, [pc, #12]	; 803b840 <vPortEnableVFP+0x10>
 803b834:	6801      	ldr	r1, [r0, #0]
 803b836:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 803b83a:	6001      	str	r1, [r0, #0]
 803b83c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 803b83e:	bf00      	nop
 803b840:	e000ed88 	.word	0xe000ed88

0803b844 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 803b844:	b480      	push	{r7}
 803b846:	b085      	sub	sp, #20
 803b848:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 803b84a:	f3ef 8305 	mrs	r3, IPSR
 803b84e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 803b850:	68fb      	ldr	r3, [r7, #12]
 803b852:	2b0f      	cmp	r3, #15
 803b854:	d913      	bls.n	803b87e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 803b856:	4a16      	ldr	r2, [pc, #88]	; (803b8b0 <vPortValidateInterruptPriority+0x6c>)
 803b858:	68fb      	ldr	r3, [r7, #12]
 803b85a:	4413      	add	r3, r2
 803b85c:	781b      	ldrb	r3, [r3, #0]
 803b85e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 803b860:	4b14      	ldr	r3, [pc, #80]	; (803b8b4 <vPortValidateInterruptPriority+0x70>)
 803b862:	781b      	ldrb	r3, [r3, #0]
 803b864:	7afa      	ldrb	r2, [r7, #11]
 803b866:	429a      	cmp	r2, r3
 803b868:	d209      	bcs.n	803b87e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 803b86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b86e:	f383 8811 	msr	BASEPRI, r3
 803b872:	f3bf 8f6f 	isb	sy
 803b876:	f3bf 8f4f 	dsb	sy
 803b87a:	607b      	str	r3, [r7, #4]
 803b87c:	e7fe      	b.n	803b87c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 803b87e:	4b0e      	ldr	r3, [pc, #56]	; (803b8b8 <vPortValidateInterruptPriority+0x74>)
 803b880:	681b      	ldr	r3, [r3, #0]
 803b882:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 803b886:	4b0d      	ldr	r3, [pc, #52]	; (803b8bc <vPortValidateInterruptPriority+0x78>)
 803b888:	681b      	ldr	r3, [r3, #0]
 803b88a:	429a      	cmp	r2, r3
 803b88c:	d909      	bls.n	803b8a2 <vPortValidateInterruptPriority+0x5e>
 803b88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b892:	f383 8811 	msr	BASEPRI, r3
 803b896:	f3bf 8f6f 	isb	sy
 803b89a:	f3bf 8f4f 	dsb	sy
 803b89e:	603b      	str	r3, [r7, #0]
 803b8a0:	e7fe      	b.n	803b8a0 <vPortValidateInterruptPriority+0x5c>
	}
 803b8a2:	bf00      	nop
 803b8a4:	3714      	adds	r7, #20
 803b8a6:	46bd      	mov	sp, r7
 803b8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 803b8ac:	4770      	bx	lr
 803b8ae:	bf00      	nop
 803b8b0:	e000e3f0 	.word	0xe000e3f0
 803b8b4:	20001a24 	.word	0x20001a24
 803b8b8:	e000ed0c 	.word	0xe000ed0c
 803b8bc:	20001a28 	.word	0x20001a28

0803b8c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 803b8c0:	b580      	push	{r7, lr}
 803b8c2:	b08a      	sub	sp, #40	; 0x28
 803b8c4:	af00      	add	r7, sp, #0
 803b8c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 803b8c8:	2300      	movs	r3, #0
 803b8ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 803b8cc:	f7fe f9d6 	bl	8039c7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 803b8d0:	4b57      	ldr	r3, [pc, #348]	; (803ba30 <pvPortMalloc+0x170>)
 803b8d2:	681b      	ldr	r3, [r3, #0]
 803b8d4:	2b00      	cmp	r3, #0
 803b8d6:	d101      	bne.n	803b8dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 803b8d8:	f000 f90c 	bl	803baf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 803b8dc:	4b55      	ldr	r3, [pc, #340]	; (803ba34 <pvPortMalloc+0x174>)
 803b8de:	681a      	ldr	r2, [r3, #0]
 803b8e0:	687b      	ldr	r3, [r7, #4]
 803b8e2:	4013      	ands	r3, r2
 803b8e4:	2b00      	cmp	r3, #0
 803b8e6:	f040 808c 	bne.w	803ba02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 803b8ea:	687b      	ldr	r3, [r7, #4]
 803b8ec:	2b00      	cmp	r3, #0
 803b8ee:	d01c      	beq.n	803b92a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 803b8f0:	2208      	movs	r2, #8
 803b8f2:	687b      	ldr	r3, [r7, #4]
 803b8f4:	4413      	add	r3, r2
 803b8f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 803b8f8:	687b      	ldr	r3, [r7, #4]
 803b8fa:	f003 0307 	and.w	r3, r3, #7
 803b8fe:	2b00      	cmp	r3, #0
 803b900:	d013      	beq.n	803b92a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 803b902:	687b      	ldr	r3, [r7, #4]
 803b904:	f023 0307 	bic.w	r3, r3, #7
 803b908:	3308      	adds	r3, #8
 803b90a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b90c:	687b      	ldr	r3, [r7, #4]
 803b90e:	f003 0307 	and.w	r3, r3, #7
 803b912:	2b00      	cmp	r3, #0
 803b914:	d009      	beq.n	803b92a <pvPortMalloc+0x6a>
 803b916:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b91a:	f383 8811 	msr	BASEPRI, r3
 803b91e:	f3bf 8f6f 	isb	sy
 803b922:	f3bf 8f4f 	dsb	sy
 803b926:	617b      	str	r3, [r7, #20]
 803b928:	e7fe      	b.n	803b928 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 803b92a:	687b      	ldr	r3, [r7, #4]
 803b92c:	2b00      	cmp	r3, #0
 803b92e:	d068      	beq.n	803ba02 <pvPortMalloc+0x142>
 803b930:	4b41      	ldr	r3, [pc, #260]	; (803ba38 <pvPortMalloc+0x178>)
 803b932:	681b      	ldr	r3, [r3, #0]
 803b934:	687a      	ldr	r2, [r7, #4]
 803b936:	429a      	cmp	r2, r3
 803b938:	d863      	bhi.n	803ba02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 803b93a:	4b40      	ldr	r3, [pc, #256]	; (803ba3c <pvPortMalloc+0x17c>)
 803b93c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 803b93e:	4b3f      	ldr	r3, [pc, #252]	; (803ba3c <pvPortMalloc+0x17c>)
 803b940:	681b      	ldr	r3, [r3, #0]
 803b942:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b944:	e004      	b.n	803b950 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 803b946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b948:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 803b94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b94c:	681b      	ldr	r3, [r3, #0]
 803b94e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 803b950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b952:	685b      	ldr	r3, [r3, #4]
 803b954:	687a      	ldr	r2, [r7, #4]
 803b956:	429a      	cmp	r2, r3
 803b958:	d903      	bls.n	803b962 <pvPortMalloc+0xa2>
 803b95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b95c:	681b      	ldr	r3, [r3, #0]
 803b95e:	2b00      	cmp	r3, #0
 803b960:	d1f1      	bne.n	803b946 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 803b962:	4b33      	ldr	r3, [pc, #204]	; (803ba30 <pvPortMalloc+0x170>)
 803b964:	681b      	ldr	r3, [r3, #0]
 803b966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b968:	429a      	cmp	r2, r3
 803b96a:	d04a      	beq.n	803ba02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 803b96c:	6a3b      	ldr	r3, [r7, #32]
 803b96e:	681b      	ldr	r3, [r3, #0]
 803b970:	2208      	movs	r2, #8
 803b972:	4413      	add	r3, r2
 803b974:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 803b976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b978:	681a      	ldr	r2, [r3, #0]
 803b97a:	6a3b      	ldr	r3, [r7, #32]
 803b97c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 803b97e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b980:	685a      	ldr	r2, [r3, #4]
 803b982:	687b      	ldr	r3, [r7, #4]
 803b984:	1ad2      	subs	r2, r2, r3
 803b986:	2308      	movs	r3, #8
 803b988:	005b      	lsls	r3, r3, #1
 803b98a:	429a      	cmp	r2, r3
 803b98c:	d91e      	bls.n	803b9cc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 803b98e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 803b990:	687b      	ldr	r3, [r7, #4]
 803b992:	4413      	add	r3, r2
 803b994:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 803b996:	69bb      	ldr	r3, [r7, #24]
 803b998:	f003 0307 	and.w	r3, r3, #7
 803b99c:	2b00      	cmp	r3, #0
 803b99e:	d009      	beq.n	803b9b4 <pvPortMalloc+0xf4>
 803b9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 803b9a4:	f383 8811 	msr	BASEPRI, r3
 803b9a8:	f3bf 8f6f 	isb	sy
 803b9ac:	f3bf 8f4f 	dsb	sy
 803b9b0:	613b      	str	r3, [r7, #16]
 803b9b2:	e7fe      	b.n	803b9b2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 803b9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9b6:	685a      	ldr	r2, [r3, #4]
 803b9b8:	687b      	ldr	r3, [r7, #4]
 803b9ba:	1ad2      	subs	r2, r2, r3
 803b9bc:	69bb      	ldr	r3, [r7, #24]
 803b9be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 803b9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9c2:	687a      	ldr	r2, [r7, #4]
 803b9c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 803b9c6:	69b8      	ldr	r0, [r7, #24]
 803b9c8:	f000 f8f6 	bl	803bbb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 803b9cc:	4b1a      	ldr	r3, [pc, #104]	; (803ba38 <pvPortMalloc+0x178>)
 803b9ce:	681a      	ldr	r2, [r3, #0]
 803b9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9d2:	685b      	ldr	r3, [r3, #4]
 803b9d4:	1ad3      	subs	r3, r2, r3
 803b9d6:	4a18      	ldr	r2, [pc, #96]	; (803ba38 <pvPortMalloc+0x178>)
 803b9d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 803b9da:	4b17      	ldr	r3, [pc, #92]	; (803ba38 <pvPortMalloc+0x178>)
 803b9dc:	681a      	ldr	r2, [r3, #0]
 803b9de:	4b18      	ldr	r3, [pc, #96]	; (803ba40 <pvPortMalloc+0x180>)
 803b9e0:	681b      	ldr	r3, [r3, #0]
 803b9e2:	429a      	cmp	r2, r3
 803b9e4:	d203      	bcs.n	803b9ee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 803b9e6:	4b14      	ldr	r3, [pc, #80]	; (803ba38 <pvPortMalloc+0x178>)
 803b9e8:	681b      	ldr	r3, [r3, #0]
 803b9ea:	4a15      	ldr	r2, [pc, #84]	; (803ba40 <pvPortMalloc+0x180>)
 803b9ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 803b9ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9f0:	685a      	ldr	r2, [r3, #4]
 803b9f2:	4b10      	ldr	r3, [pc, #64]	; (803ba34 <pvPortMalloc+0x174>)
 803b9f4:	681b      	ldr	r3, [r3, #0]
 803b9f6:	431a      	orrs	r2, r3
 803b9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 803b9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803b9fe:	2200      	movs	r2, #0
 803ba00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 803ba02:	f7fe f949 	bl	8039c98 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 803ba06:	69fb      	ldr	r3, [r7, #28]
 803ba08:	f003 0307 	and.w	r3, r3, #7
 803ba0c:	2b00      	cmp	r3, #0
 803ba0e:	d009      	beq.n	803ba24 <pvPortMalloc+0x164>
 803ba10:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ba14:	f383 8811 	msr	BASEPRI, r3
 803ba18:	f3bf 8f6f 	isb	sy
 803ba1c:	f3bf 8f4f 	dsb	sy
 803ba20:	60fb      	str	r3, [r7, #12]
 803ba22:	e7fe      	b.n	803ba22 <pvPortMalloc+0x162>
	return pvReturn;
 803ba24:	69fb      	ldr	r3, [r7, #28]
}
 803ba26:	4618      	mov	r0, r3
 803ba28:	3728      	adds	r7, #40	; 0x28
 803ba2a:	46bd      	mov	sp, r7
 803ba2c:	bd80      	pop	{r7, pc}
 803ba2e:	bf00      	nop
 803ba30:	20007fc4 	.word	0x20007fc4
 803ba34:	20007fd0 	.word	0x20007fd0
 803ba38:	20007fc8 	.word	0x20007fc8
 803ba3c:	20007fbc 	.word	0x20007fbc
 803ba40:	20007fcc 	.word	0x20007fcc

0803ba44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 803ba44:	b580      	push	{r7, lr}
 803ba46:	b086      	sub	sp, #24
 803ba48:	af00      	add	r7, sp, #0
 803ba4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 803ba4c:	687b      	ldr	r3, [r7, #4]
 803ba4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 803ba50:	687b      	ldr	r3, [r7, #4]
 803ba52:	2b00      	cmp	r3, #0
 803ba54:	d046      	beq.n	803bae4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 803ba56:	2308      	movs	r3, #8
 803ba58:	425b      	negs	r3, r3
 803ba5a:	697a      	ldr	r2, [r7, #20]
 803ba5c:	4413      	add	r3, r2
 803ba5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 803ba60:	697b      	ldr	r3, [r7, #20]
 803ba62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 803ba64:	693b      	ldr	r3, [r7, #16]
 803ba66:	685a      	ldr	r2, [r3, #4]
 803ba68:	4b20      	ldr	r3, [pc, #128]	; (803baec <vPortFree+0xa8>)
 803ba6a:	681b      	ldr	r3, [r3, #0]
 803ba6c:	4013      	ands	r3, r2
 803ba6e:	2b00      	cmp	r3, #0
 803ba70:	d109      	bne.n	803ba86 <vPortFree+0x42>
 803ba72:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ba76:	f383 8811 	msr	BASEPRI, r3
 803ba7a:	f3bf 8f6f 	isb	sy
 803ba7e:	f3bf 8f4f 	dsb	sy
 803ba82:	60fb      	str	r3, [r7, #12]
 803ba84:	e7fe      	b.n	803ba84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 803ba86:	693b      	ldr	r3, [r7, #16]
 803ba88:	681b      	ldr	r3, [r3, #0]
 803ba8a:	2b00      	cmp	r3, #0
 803ba8c:	d009      	beq.n	803baa2 <vPortFree+0x5e>
 803ba8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 803ba92:	f383 8811 	msr	BASEPRI, r3
 803ba96:	f3bf 8f6f 	isb	sy
 803ba9a:	f3bf 8f4f 	dsb	sy
 803ba9e:	60bb      	str	r3, [r7, #8]
 803baa0:	e7fe      	b.n	803baa0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 803baa2:	693b      	ldr	r3, [r7, #16]
 803baa4:	685a      	ldr	r2, [r3, #4]
 803baa6:	4b11      	ldr	r3, [pc, #68]	; (803baec <vPortFree+0xa8>)
 803baa8:	681b      	ldr	r3, [r3, #0]
 803baaa:	4013      	ands	r3, r2
 803baac:	2b00      	cmp	r3, #0
 803baae:	d019      	beq.n	803bae4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 803bab0:	693b      	ldr	r3, [r7, #16]
 803bab2:	681b      	ldr	r3, [r3, #0]
 803bab4:	2b00      	cmp	r3, #0
 803bab6:	d115      	bne.n	803bae4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 803bab8:	693b      	ldr	r3, [r7, #16]
 803baba:	685a      	ldr	r2, [r3, #4]
 803babc:	4b0b      	ldr	r3, [pc, #44]	; (803baec <vPortFree+0xa8>)
 803babe:	681b      	ldr	r3, [r3, #0]
 803bac0:	43db      	mvns	r3, r3
 803bac2:	401a      	ands	r2, r3
 803bac4:	693b      	ldr	r3, [r7, #16]
 803bac6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 803bac8:	f7fe f8d8 	bl	8039c7c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 803bacc:	693b      	ldr	r3, [r7, #16]
 803bace:	685a      	ldr	r2, [r3, #4]
 803bad0:	4b07      	ldr	r3, [pc, #28]	; (803baf0 <vPortFree+0xac>)
 803bad2:	681b      	ldr	r3, [r3, #0]
 803bad4:	4413      	add	r3, r2
 803bad6:	4a06      	ldr	r2, [pc, #24]	; (803baf0 <vPortFree+0xac>)
 803bad8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 803bada:	6938      	ldr	r0, [r7, #16]
 803badc:	f000 f86c 	bl	803bbb8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 803bae0:	f7fe f8da 	bl	8039c98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 803bae4:	bf00      	nop
 803bae6:	3718      	adds	r7, #24
 803bae8:	46bd      	mov	sp, r7
 803baea:	bd80      	pop	{r7, pc}
 803baec:	20007fd0 	.word	0x20007fd0
 803baf0:	20007fc8 	.word	0x20007fc8

0803baf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 803baf4:	b480      	push	{r7}
 803baf6:	b085      	sub	sp, #20
 803baf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 803bafa:	f246 5390 	movw	r3, #26000	; 0x6590
 803bafe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 803bb00:	4b27      	ldr	r3, [pc, #156]	; (803bba0 <prvHeapInit+0xac>)
 803bb02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 803bb04:	68fb      	ldr	r3, [r7, #12]
 803bb06:	f003 0307 	and.w	r3, r3, #7
 803bb0a:	2b00      	cmp	r3, #0
 803bb0c:	d00c      	beq.n	803bb28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 803bb0e:	68fb      	ldr	r3, [r7, #12]
 803bb10:	3307      	adds	r3, #7
 803bb12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803bb14:	68fb      	ldr	r3, [r7, #12]
 803bb16:	f023 0307 	bic.w	r3, r3, #7
 803bb1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 803bb1c:	68ba      	ldr	r2, [r7, #8]
 803bb1e:	68fb      	ldr	r3, [r7, #12]
 803bb20:	1ad3      	subs	r3, r2, r3
 803bb22:	4a1f      	ldr	r2, [pc, #124]	; (803bba0 <prvHeapInit+0xac>)
 803bb24:	4413      	add	r3, r2
 803bb26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 803bb28:	68fb      	ldr	r3, [r7, #12]
 803bb2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 803bb2c:	4a1d      	ldr	r2, [pc, #116]	; (803bba4 <prvHeapInit+0xb0>)
 803bb2e:	687b      	ldr	r3, [r7, #4]
 803bb30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 803bb32:	4b1c      	ldr	r3, [pc, #112]	; (803bba4 <prvHeapInit+0xb0>)
 803bb34:	2200      	movs	r2, #0
 803bb36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 803bb38:	687b      	ldr	r3, [r7, #4]
 803bb3a:	68ba      	ldr	r2, [r7, #8]
 803bb3c:	4413      	add	r3, r2
 803bb3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 803bb40:	2208      	movs	r2, #8
 803bb42:	68fb      	ldr	r3, [r7, #12]
 803bb44:	1a9b      	subs	r3, r3, r2
 803bb46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 803bb48:	68fb      	ldr	r3, [r7, #12]
 803bb4a:	f023 0307 	bic.w	r3, r3, #7
 803bb4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 803bb50:	68fb      	ldr	r3, [r7, #12]
 803bb52:	4a15      	ldr	r2, [pc, #84]	; (803bba8 <prvHeapInit+0xb4>)
 803bb54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 803bb56:	4b14      	ldr	r3, [pc, #80]	; (803bba8 <prvHeapInit+0xb4>)
 803bb58:	681b      	ldr	r3, [r3, #0]
 803bb5a:	2200      	movs	r2, #0
 803bb5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 803bb5e:	4b12      	ldr	r3, [pc, #72]	; (803bba8 <prvHeapInit+0xb4>)
 803bb60:	681b      	ldr	r3, [r3, #0]
 803bb62:	2200      	movs	r2, #0
 803bb64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 803bb66:	687b      	ldr	r3, [r7, #4]
 803bb68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 803bb6a:	683b      	ldr	r3, [r7, #0]
 803bb6c:	68fa      	ldr	r2, [r7, #12]
 803bb6e:	1ad2      	subs	r2, r2, r3
 803bb70:	683b      	ldr	r3, [r7, #0]
 803bb72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 803bb74:	4b0c      	ldr	r3, [pc, #48]	; (803bba8 <prvHeapInit+0xb4>)
 803bb76:	681a      	ldr	r2, [r3, #0]
 803bb78:	683b      	ldr	r3, [r7, #0]
 803bb7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803bb7c:	683b      	ldr	r3, [r7, #0]
 803bb7e:	685b      	ldr	r3, [r3, #4]
 803bb80:	4a0a      	ldr	r2, [pc, #40]	; (803bbac <prvHeapInit+0xb8>)
 803bb82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 803bb84:	683b      	ldr	r3, [r7, #0]
 803bb86:	685b      	ldr	r3, [r3, #4]
 803bb88:	4a09      	ldr	r2, [pc, #36]	; (803bbb0 <prvHeapInit+0xbc>)
 803bb8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 803bb8c:	4b09      	ldr	r3, [pc, #36]	; (803bbb4 <prvHeapInit+0xc0>)
 803bb8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 803bb92:	601a      	str	r2, [r3, #0]
}
 803bb94:	bf00      	nop
 803bb96:	3714      	adds	r7, #20
 803bb98:	46bd      	mov	sp, r7
 803bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803bb9e:	4770      	bx	lr
 803bba0:	20001a2c 	.word	0x20001a2c
 803bba4:	20007fbc 	.word	0x20007fbc
 803bba8:	20007fc4 	.word	0x20007fc4
 803bbac:	20007fcc 	.word	0x20007fcc
 803bbb0:	20007fc8 	.word	0x20007fc8
 803bbb4:	20007fd0 	.word	0x20007fd0

0803bbb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 803bbb8:	b480      	push	{r7}
 803bbba:	b085      	sub	sp, #20
 803bbbc:	af00      	add	r7, sp, #0
 803bbbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 803bbc0:	4b28      	ldr	r3, [pc, #160]	; (803bc64 <prvInsertBlockIntoFreeList+0xac>)
 803bbc2:	60fb      	str	r3, [r7, #12]
 803bbc4:	e002      	b.n	803bbcc <prvInsertBlockIntoFreeList+0x14>
 803bbc6:	68fb      	ldr	r3, [r7, #12]
 803bbc8:	681b      	ldr	r3, [r3, #0]
 803bbca:	60fb      	str	r3, [r7, #12]
 803bbcc:	68fb      	ldr	r3, [r7, #12]
 803bbce:	681b      	ldr	r3, [r3, #0]
 803bbd0:	687a      	ldr	r2, [r7, #4]
 803bbd2:	429a      	cmp	r2, r3
 803bbd4:	d8f7      	bhi.n	803bbc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 803bbd6:	68fb      	ldr	r3, [r7, #12]
 803bbd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 803bbda:	68fb      	ldr	r3, [r7, #12]
 803bbdc:	685b      	ldr	r3, [r3, #4]
 803bbde:	68ba      	ldr	r2, [r7, #8]
 803bbe0:	4413      	add	r3, r2
 803bbe2:	687a      	ldr	r2, [r7, #4]
 803bbe4:	429a      	cmp	r2, r3
 803bbe6:	d108      	bne.n	803bbfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 803bbe8:	68fb      	ldr	r3, [r7, #12]
 803bbea:	685a      	ldr	r2, [r3, #4]
 803bbec:	687b      	ldr	r3, [r7, #4]
 803bbee:	685b      	ldr	r3, [r3, #4]
 803bbf0:	441a      	add	r2, r3
 803bbf2:	68fb      	ldr	r3, [r7, #12]
 803bbf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 803bbf6:	68fb      	ldr	r3, [r7, #12]
 803bbf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 803bbfa:	687b      	ldr	r3, [r7, #4]
 803bbfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 803bbfe:	687b      	ldr	r3, [r7, #4]
 803bc00:	685b      	ldr	r3, [r3, #4]
 803bc02:	68ba      	ldr	r2, [r7, #8]
 803bc04:	441a      	add	r2, r3
 803bc06:	68fb      	ldr	r3, [r7, #12]
 803bc08:	681b      	ldr	r3, [r3, #0]
 803bc0a:	429a      	cmp	r2, r3
 803bc0c:	d118      	bne.n	803bc40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 803bc0e:	68fb      	ldr	r3, [r7, #12]
 803bc10:	681a      	ldr	r2, [r3, #0]
 803bc12:	4b15      	ldr	r3, [pc, #84]	; (803bc68 <prvInsertBlockIntoFreeList+0xb0>)
 803bc14:	681b      	ldr	r3, [r3, #0]
 803bc16:	429a      	cmp	r2, r3
 803bc18:	d00d      	beq.n	803bc36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 803bc1a:	687b      	ldr	r3, [r7, #4]
 803bc1c:	685a      	ldr	r2, [r3, #4]
 803bc1e:	68fb      	ldr	r3, [r7, #12]
 803bc20:	681b      	ldr	r3, [r3, #0]
 803bc22:	685b      	ldr	r3, [r3, #4]
 803bc24:	441a      	add	r2, r3
 803bc26:	687b      	ldr	r3, [r7, #4]
 803bc28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 803bc2a:	68fb      	ldr	r3, [r7, #12]
 803bc2c:	681b      	ldr	r3, [r3, #0]
 803bc2e:	681a      	ldr	r2, [r3, #0]
 803bc30:	687b      	ldr	r3, [r7, #4]
 803bc32:	601a      	str	r2, [r3, #0]
 803bc34:	e008      	b.n	803bc48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 803bc36:	4b0c      	ldr	r3, [pc, #48]	; (803bc68 <prvInsertBlockIntoFreeList+0xb0>)
 803bc38:	681a      	ldr	r2, [r3, #0]
 803bc3a:	687b      	ldr	r3, [r7, #4]
 803bc3c:	601a      	str	r2, [r3, #0]
 803bc3e:	e003      	b.n	803bc48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 803bc40:	68fb      	ldr	r3, [r7, #12]
 803bc42:	681a      	ldr	r2, [r3, #0]
 803bc44:	687b      	ldr	r3, [r7, #4]
 803bc46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 803bc48:	68fa      	ldr	r2, [r7, #12]
 803bc4a:	687b      	ldr	r3, [r7, #4]
 803bc4c:	429a      	cmp	r2, r3
 803bc4e:	d002      	beq.n	803bc56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 803bc50:	68fb      	ldr	r3, [r7, #12]
 803bc52:	687a      	ldr	r2, [r7, #4]
 803bc54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 803bc56:	bf00      	nop
 803bc58:	3714      	adds	r7, #20
 803bc5a:	46bd      	mov	sp, r7
 803bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803bc60:	4770      	bx	lr
 803bc62:	bf00      	nop
 803bc64:	20007fbc 	.word	0x20007fbc
 803bc68:	20007fc4 	.word	0x20007fc4

0803bc6c <SIMCOM_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void SIMCOM_Check_Buffer(void);
static void SIMCOM_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void SIMCOM_USART_IrqHandler(void) {
 803bc6c:	b580      	push	{r7, lr}
 803bc6e:	b082      	sub	sp, #8
 803bc70:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 803bc72:	4b0c      	ldr	r3, [pc, #48]	; (803bca4 <SIMCOM_USART_IrqHandler+0x38>)
 803bc74:	681b      	ldr	r3, [r3, #0]
 803bc76:	681b      	ldr	r3, [r3, #0]
 803bc78:	f003 0310 	and.w	r3, r3, #16
 803bc7c:	2b10      	cmp	r3, #16
 803bc7e:	d10c      	bne.n	803bc9a <SIMCOM_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 803bc80:	2300      	movs	r3, #0
 803bc82:	607b      	str	r3, [r7, #4]
 803bc84:	4b07      	ldr	r3, [pc, #28]	; (803bca4 <SIMCOM_USART_IrqHandler+0x38>)
 803bc86:	681b      	ldr	r3, [r3, #0]
 803bc88:	681b      	ldr	r3, [r3, #0]
 803bc8a:	607b      	str	r3, [r7, #4]
 803bc8c:	4b05      	ldr	r3, [pc, #20]	; (803bca4 <SIMCOM_USART_IrqHandler+0x38>)
 803bc8e:	681b      	ldr	r3, [r3, #0]
 803bc90:	685b      	ldr	r3, [r3, #4]
 803bc92:	607b      	str	r3, [r7, #4]
 803bc94:	687b      	ldr	r3, [r7, #4]

        SIMCOM_Check_Buffer();
 803bc96:	f001 f923 	bl	803cee0 <SIMCOM_Check_Buffer>
    }
}
 803bc9a:	bf00      	nop
 803bc9c:	3708      	adds	r7, #8
 803bc9e:	46bd      	mov	sp, r7
 803bca0:	bd80      	pop	{r7, pc}
 803bca2:	bf00      	nop
 803bca4:	200087ac 	.word	0x200087ac

0803bca8 <SIMCOM_DMA_IrqHandler>:

void SIMCOM_DMA_IrqHandler(void) {
 803bca8:	b580      	push	{r7, lr}
 803bcaa:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_HT)) {
 803bcac:	4b9a      	ldr	r3, [pc, #616]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcae:	681b      	ldr	r3, [r3, #0]
 803bcb0:	681b      	ldr	r3, [r3, #0]
 803bcb2:	f003 0308 	and.w	r3, r3, #8
 803bcb6:	2b00      	cmp	r3, #0
 803bcb8:	f000 81bc 	beq.w	803c034 <SIMCOM_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart1_rx));
 803bcbc:	4b96      	ldr	r3, [pc, #600]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcbe:	681b      	ldr	r3, [r3, #0]
 803bcc0:	461a      	mov	r2, r3
 803bcc2:	4b96      	ldr	r3, [pc, #600]	; (803bf1c <SIMCOM_DMA_IrqHandler+0x274>)
 803bcc4:	429a      	cmp	r2, r3
 803bcc6:	d960      	bls.n	803bd8a <SIMCOM_DMA_IrqHandler+0xe2>
 803bcc8:	4b93      	ldr	r3, [pc, #588]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcca:	681b      	ldr	r3, [r3, #0]
 803bccc:	4a94      	ldr	r2, [pc, #592]	; (803bf20 <SIMCOM_DMA_IrqHandler+0x278>)
 803bcce:	4293      	cmp	r3, r2
 803bcd0:	d057      	beq.n	803bd82 <SIMCOM_DMA_IrqHandler+0xda>
 803bcd2:	4b91      	ldr	r3, [pc, #580]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcd4:	681b      	ldr	r3, [r3, #0]
 803bcd6:	4a93      	ldr	r2, [pc, #588]	; (803bf24 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bcd8:	4293      	cmp	r3, r2
 803bcda:	d050      	beq.n	803bd7e <SIMCOM_DMA_IrqHandler+0xd6>
 803bcdc:	4b8e      	ldr	r3, [pc, #568]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcde:	681b      	ldr	r3, [r3, #0]
 803bce0:	4a91      	ldr	r2, [pc, #580]	; (803bf28 <SIMCOM_DMA_IrqHandler+0x280>)
 803bce2:	4293      	cmp	r3, r2
 803bce4:	d049      	beq.n	803bd7a <SIMCOM_DMA_IrqHandler+0xd2>
 803bce6:	4b8c      	ldr	r3, [pc, #560]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bce8:	681b      	ldr	r3, [r3, #0]
 803bcea:	4a90      	ldr	r2, [pc, #576]	; (803bf2c <SIMCOM_DMA_IrqHandler+0x284>)
 803bcec:	4293      	cmp	r3, r2
 803bcee:	d042      	beq.n	803bd76 <SIMCOM_DMA_IrqHandler+0xce>
 803bcf0:	4b89      	ldr	r3, [pc, #548]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcf2:	681b      	ldr	r3, [r3, #0]
 803bcf4:	4a8e      	ldr	r2, [pc, #568]	; (803bf30 <SIMCOM_DMA_IrqHandler+0x288>)
 803bcf6:	4293      	cmp	r3, r2
 803bcf8:	d03a      	beq.n	803bd70 <SIMCOM_DMA_IrqHandler+0xc8>
 803bcfa:	4b87      	ldr	r3, [pc, #540]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bcfc:	681b      	ldr	r3, [r3, #0]
 803bcfe:	4a8d      	ldr	r2, [pc, #564]	; (803bf34 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bd00:	4293      	cmp	r3, r2
 803bd02:	d032      	beq.n	803bd6a <SIMCOM_DMA_IrqHandler+0xc2>
 803bd04:	4b84      	ldr	r3, [pc, #528]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd06:	681b      	ldr	r3, [r3, #0]
 803bd08:	4a8b      	ldr	r2, [pc, #556]	; (803bf38 <SIMCOM_DMA_IrqHandler+0x290>)
 803bd0a:	4293      	cmp	r3, r2
 803bd0c:	d02a      	beq.n	803bd64 <SIMCOM_DMA_IrqHandler+0xbc>
 803bd0e:	4b82      	ldr	r3, [pc, #520]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd10:	681b      	ldr	r3, [r3, #0]
 803bd12:	4a8a      	ldr	r2, [pc, #552]	; (803bf3c <SIMCOM_DMA_IrqHandler+0x294>)
 803bd14:	4293      	cmp	r3, r2
 803bd16:	d022      	beq.n	803bd5e <SIMCOM_DMA_IrqHandler+0xb6>
 803bd18:	4b7f      	ldr	r3, [pc, #508]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd1a:	681b      	ldr	r3, [r3, #0]
 803bd1c:	4a88      	ldr	r2, [pc, #544]	; (803bf40 <SIMCOM_DMA_IrqHandler+0x298>)
 803bd1e:	4293      	cmp	r3, r2
 803bd20:	d01a      	beq.n	803bd58 <SIMCOM_DMA_IrqHandler+0xb0>
 803bd22:	4b7d      	ldr	r3, [pc, #500]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd24:	681b      	ldr	r3, [r3, #0]
 803bd26:	4a87      	ldr	r2, [pc, #540]	; (803bf44 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bd28:	4293      	cmp	r3, r2
 803bd2a:	d012      	beq.n	803bd52 <SIMCOM_DMA_IrqHandler+0xaa>
 803bd2c:	4b7a      	ldr	r3, [pc, #488]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd2e:	681b      	ldr	r3, [r3, #0]
 803bd30:	4a85      	ldr	r2, [pc, #532]	; (803bf48 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bd32:	4293      	cmp	r3, r2
 803bd34:	d00a      	beq.n	803bd4c <SIMCOM_DMA_IrqHandler+0xa4>
 803bd36:	4b78      	ldr	r3, [pc, #480]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd38:	681b      	ldr	r3, [r3, #0]
 803bd3a:	4a84      	ldr	r2, [pc, #528]	; (803bf4c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803bd3c:	4293      	cmp	r3, r2
 803bd3e:	d102      	bne.n	803bd46 <SIMCOM_DMA_IrqHandler+0x9e>
 803bd40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd44:	e01e      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd46:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bd4a:	e01b      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd50:	e018      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd56:	e015      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bd5c:	e012      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd62:	e00f      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd68:	e00c      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd6e:	e009      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bd74:	e006      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd76:	2310      	movs	r3, #16
 803bd78:	e004      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd7a:	2310      	movs	r3, #16
 803bd7c:	e002      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd7e:	2310      	movs	r3, #16
 803bd80:	e000      	b.n	803bd84 <SIMCOM_DMA_IrqHandler+0xdc>
 803bd82:	2310      	movs	r3, #16
 803bd84:	4a72      	ldr	r2, [pc, #456]	; (803bf50 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803bd86:	60d3      	str	r3, [r2, #12]
 803bd88:	e150      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x384>
 803bd8a:	4b63      	ldr	r3, [pc, #396]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd8c:	681b      	ldr	r3, [r3, #0]
 803bd8e:	461a      	mov	r2, r3
 803bd90:	4b70      	ldr	r3, [pc, #448]	; (803bf54 <SIMCOM_DMA_IrqHandler+0x2ac>)
 803bd92:	429a      	cmp	r2, r3
 803bd94:	d960      	bls.n	803be58 <SIMCOM_DMA_IrqHandler+0x1b0>
 803bd96:	4b60      	ldr	r3, [pc, #384]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bd98:	681b      	ldr	r3, [r3, #0]
 803bd9a:	4a61      	ldr	r2, [pc, #388]	; (803bf20 <SIMCOM_DMA_IrqHandler+0x278>)
 803bd9c:	4293      	cmp	r3, r2
 803bd9e:	d057      	beq.n	803be50 <SIMCOM_DMA_IrqHandler+0x1a8>
 803bda0:	4b5d      	ldr	r3, [pc, #372]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bda2:	681b      	ldr	r3, [r3, #0]
 803bda4:	4a5f      	ldr	r2, [pc, #380]	; (803bf24 <SIMCOM_DMA_IrqHandler+0x27c>)
 803bda6:	4293      	cmp	r3, r2
 803bda8:	d050      	beq.n	803be4c <SIMCOM_DMA_IrqHandler+0x1a4>
 803bdaa:	4b5b      	ldr	r3, [pc, #364]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdac:	681b      	ldr	r3, [r3, #0]
 803bdae:	4a5e      	ldr	r2, [pc, #376]	; (803bf28 <SIMCOM_DMA_IrqHandler+0x280>)
 803bdb0:	4293      	cmp	r3, r2
 803bdb2:	d049      	beq.n	803be48 <SIMCOM_DMA_IrqHandler+0x1a0>
 803bdb4:	4b58      	ldr	r3, [pc, #352]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdb6:	681b      	ldr	r3, [r3, #0]
 803bdb8:	4a5c      	ldr	r2, [pc, #368]	; (803bf2c <SIMCOM_DMA_IrqHandler+0x284>)
 803bdba:	4293      	cmp	r3, r2
 803bdbc:	d042      	beq.n	803be44 <SIMCOM_DMA_IrqHandler+0x19c>
 803bdbe:	4b56      	ldr	r3, [pc, #344]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdc0:	681b      	ldr	r3, [r3, #0]
 803bdc2:	4a5b      	ldr	r2, [pc, #364]	; (803bf30 <SIMCOM_DMA_IrqHandler+0x288>)
 803bdc4:	4293      	cmp	r3, r2
 803bdc6:	d03a      	beq.n	803be3e <SIMCOM_DMA_IrqHandler+0x196>
 803bdc8:	4b53      	ldr	r3, [pc, #332]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdca:	681b      	ldr	r3, [r3, #0]
 803bdcc:	4a59      	ldr	r2, [pc, #356]	; (803bf34 <SIMCOM_DMA_IrqHandler+0x28c>)
 803bdce:	4293      	cmp	r3, r2
 803bdd0:	d032      	beq.n	803be38 <SIMCOM_DMA_IrqHandler+0x190>
 803bdd2:	4b51      	ldr	r3, [pc, #324]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdd4:	681b      	ldr	r3, [r3, #0]
 803bdd6:	4a58      	ldr	r2, [pc, #352]	; (803bf38 <SIMCOM_DMA_IrqHandler+0x290>)
 803bdd8:	4293      	cmp	r3, r2
 803bdda:	d02a      	beq.n	803be32 <SIMCOM_DMA_IrqHandler+0x18a>
 803bddc:	4b4e      	ldr	r3, [pc, #312]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdde:	681b      	ldr	r3, [r3, #0]
 803bde0:	4a56      	ldr	r2, [pc, #344]	; (803bf3c <SIMCOM_DMA_IrqHandler+0x294>)
 803bde2:	4293      	cmp	r3, r2
 803bde4:	d022      	beq.n	803be2c <SIMCOM_DMA_IrqHandler+0x184>
 803bde6:	4b4c      	ldr	r3, [pc, #304]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bde8:	681b      	ldr	r3, [r3, #0]
 803bdea:	4a55      	ldr	r2, [pc, #340]	; (803bf40 <SIMCOM_DMA_IrqHandler+0x298>)
 803bdec:	4293      	cmp	r3, r2
 803bdee:	d01a      	beq.n	803be26 <SIMCOM_DMA_IrqHandler+0x17e>
 803bdf0:	4b49      	ldr	r3, [pc, #292]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdf2:	681b      	ldr	r3, [r3, #0]
 803bdf4:	4a53      	ldr	r2, [pc, #332]	; (803bf44 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bdf6:	4293      	cmp	r3, r2
 803bdf8:	d012      	beq.n	803be20 <SIMCOM_DMA_IrqHandler+0x178>
 803bdfa:	4b47      	ldr	r3, [pc, #284]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bdfc:	681b      	ldr	r3, [r3, #0]
 803bdfe:	4a52      	ldr	r2, [pc, #328]	; (803bf48 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803be00:	4293      	cmp	r3, r2
 803be02:	d00a      	beq.n	803be1a <SIMCOM_DMA_IrqHandler+0x172>
 803be04:	4b44      	ldr	r3, [pc, #272]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be06:	681b      	ldr	r3, [r3, #0]
 803be08:	4a50      	ldr	r2, [pc, #320]	; (803bf4c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803be0a:	4293      	cmp	r3, r2
 803be0c:	d102      	bne.n	803be14 <SIMCOM_DMA_IrqHandler+0x16c>
 803be0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be12:	e01e      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be14:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803be18:	e01b      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be1e:	e018      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be24:	e015      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be26:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803be2a:	e012      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be30:	e00f      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be36:	e00c      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be3c:	e009      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803be42:	e006      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be44:	2310      	movs	r3, #16
 803be46:	e004      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be48:	2310      	movs	r3, #16
 803be4a:	e002      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be4c:	2310      	movs	r3, #16
 803be4e:	e000      	b.n	803be52 <SIMCOM_DMA_IrqHandler+0x1aa>
 803be50:	2310      	movs	r3, #16
 803be52:	4a3f      	ldr	r2, [pc, #252]	; (803bf50 <SIMCOM_DMA_IrqHandler+0x2a8>)
 803be54:	6093      	str	r3, [r2, #8]
 803be56:	e0e9      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x384>
 803be58:	4b2f      	ldr	r3, [pc, #188]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be5a:	681b      	ldr	r3, [r3, #0]
 803be5c:	461a      	mov	r2, r3
 803be5e:	4b3e      	ldr	r3, [pc, #248]	; (803bf58 <SIMCOM_DMA_IrqHandler+0x2b0>)
 803be60:	429a      	cmp	r2, r3
 803be62:	f240 8083 	bls.w	803bf6c <SIMCOM_DMA_IrqHandler+0x2c4>
 803be66:	4b2c      	ldr	r3, [pc, #176]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be68:	681b      	ldr	r3, [r3, #0]
 803be6a:	4a2d      	ldr	r2, [pc, #180]	; (803bf20 <SIMCOM_DMA_IrqHandler+0x278>)
 803be6c:	4293      	cmp	r3, r2
 803be6e:	d079      	beq.n	803bf64 <SIMCOM_DMA_IrqHandler+0x2bc>
 803be70:	4b29      	ldr	r3, [pc, #164]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be72:	681b      	ldr	r3, [r3, #0]
 803be74:	4a2b      	ldr	r2, [pc, #172]	; (803bf24 <SIMCOM_DMA_IrqHandler+0x27c>)
 803be76:	4293      	cmp	r3, r2
 803be78:	d072      	beq.n	803bf60 <SIMCOM_DMA_IrqHandler+0x2b8>
 803be7a:	4b27      	ldr	r3, [pc, #156]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be7c:	681b      	ldr	r3, [r3, #0]
 803be7e:	4a2a      	ldr	r2, [pc, #168]	; (803bf28 <SIMCOM_DMA_IrqHandler+0x280>)
 803be80:	4293      	cmp	r3, r2
 803be82:	d06b      	beq.n	803bf5c <SIMCOM_DMA_IrqHandler+0x2b4>
 803be84:	4b24      	ldr	r3, [pc, #144]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be86:	681b      	ldr	r3, [r3, #0]
 803be88:	4a28      	ldr	r2, [pc, #160]	; (803bf2c <SIMCOM_DMA_IrqHandler+0x284>)
 803be8a:	4293      	cmp	r3, r2
 803be8c:	d042      	beq.n	803bf14 <SIMCOM_DMA_IrqHandler+0x26c>
 803be8e:	4b22      	ldr	r3, [pc, #136]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be90:	681b      	ldr	r3, [r3, #0]
 803be92:	4a27      	ldr	r2, [pc, #156]	; (803bf30 <SIMCOM_DMA_IrqHandler+0x288>)
 803be94:	4293      	cmp	r3, r2
 803be96:	d03a      	beq.n	803bf0e <SIMCOM_DMA_IrqHandler+0x266>
 803be98:	4b1f      	ldr	r3, [pc, #124]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803be9a:	681b      	ldr	r3, [r3, #0]
 803be9c:	4a25      	ldr	r2, [pc, #148]	; (803bf34 <SIMCOM_DMA_IrqHandler+0x28c>)
 803be9e:	4293      	cmp	r3, r2
 803bea0:	d032      	beq.n	803bf08 <SIMCOM_DMA_IrqHandler+0x260>
 803bea2:	4b1d      	ldr	r3, [pc, #116]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bea4:	681b      	ldr	r3, [r3, #0]
 803bea6:	4a24      	ldr	r2, [pc, #144]	; (803bf38 <SIMCOM_DMA_IrqHandler+0x290>)
 803bea8:	4293      	cmp	r3, r2
 803beaa:	d02a      	beq.n	803bf02 <SIMCOM_DMA_IrqHandler+0x25a>
 803beac:	4b1a      	ldr	r3, [pc, #104]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803beae:	681b      	ldr	r3, [r3, #0]
 803beb0:	4a22      	ldr	r2, [pc, #136]	; (803bf3c <SIMCOM_DMA_IrqHandler+0x294>)
 803beb2:	4293      	cmp	r3, r2
 803beb4:	d022      	beq.n	803befc <SIMCOM_DMA_IrqHandler+0x254>
 803beb6:	4b18      	ldr	r3, [pc, #96]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803beb8:	681b      	ldr	r3, [r3, #0]
 803beba:	4a21      	ldr	r2, [pc, #132]	; (803bf40 <SIMCOM_DMA_IrqHandler+0x298>)
 803bebc:	4293      	cmp	r3, r2
 803bebe:	d01a      	beq.n	803bef6 <SIMCOM_DMA_IrqHandler+0x24e>
 803bec0:	4b15      	ldr	r3, [pc, #84]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bec2:	681b      	ldr	r3, [r3, #0]
 803bec4:	4a1f      	ldr	r2, [pc, #124]	; (803bf44 <SIMCOM_DMA_IrqHandler+0x29c>)
 803bec6:	4293      	cmp	r3, r2
 803bec8:	d012      	beq.n	803bef0 <SIMCOM_DMA_IrqHandler+0x248>
 803beca:	4b13      	ldr	r3, [pc, #76]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803becc:	681b      	ldr	r3, [r3, #0]
 803bece:	4a1e      	ldr	r2, [pc, #120]	; (803bf48 <SIMCOM_DMA_IrqHandler+0x2a0>)
 803bed0:	4293      	cmp	r3, r2
 803bed2:	d00a      	beq.n	803beea <SIMCOM_DMA_IrqHandler+0x242>
 803bed4:	4b10      	ldr	r3, [pc, #64]	; (803bf18 <SIMCOM_DMA_IrqHandler+0x270>)
 803bed6:	681b      	ldr	r3, [r3, #0]
 803bed8:	4a1c      	ldr	r2, [pc, #112]	; (803bf4c <SIMCOM_DMA_IrqHandler+0x2a4>)
 803beda:	4293      	cmp	r3, r2
 803bedc:	d102      	bne.n	803bee4 <SIMCOM_DMA_IrqHandler+0x23c>
 803bede:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bee2:	e040      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bee4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bee8:	e03d      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803beea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803beee:	e03a      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bef0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bef4:	e037      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bef6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803befa:	e034      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803befc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf00:	e031      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf06:	e02e      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf0c:	e02b      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803bf12:	e028      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf14:	2310      	movs	r3, #16
 803bf16:	e026      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf18:	20008748 	.word	0x20008748
 803bf1c:	40026458 	.word	0x40026458
 803bf20:	40026010 	.word	0x40026010
 803bf24:	40026410 	.word	0x40026410
 803bf28:	40026070 	.word	0x40026070
 803bf2c:	40026470 	.word	0x40026470
 803bf30:	40026028 	.word	0x40026028
 803bf34:	40026428 	.word	0x40026428
 803bf38:	40026088 	.word	0x40026088
 803bf3c:	40026488 	.word	0x40026488
 803bf40:	40026040 	.word	0x40026040
 803bf44:	40026440 	.word	0x40026440
 803bf48:	400260a0 	.word	0x400260a0
 803bf4c:	400264a0 	.word	0x400264a0
 803bf50:	40026400 	.word	0x40026400
 803bf54:	400260b8 	.word	0x400260b8
 803bf58:	40026058 	.word	0x40026058
 803bf5c:	2310      	movs	r3, #16
 803bf5e:	e002      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf60:	2310      	movs	r3, #16
 803bf62:	e000      	b.n	803bf66 <SIMCOM_DMA_IrqHandler+0x2be>
 803bf64:	2310      	movs	r3, #16
 803bf66:	4a9b      	ldr	r2, [pc, #620]	; (803c1d4 <SIMCOM_DMA_IrqHandler+0x52c>)
 803bf68:	60d3      	str	r3, [r2, #12]
 803bf6a:	e05f      	b.n	803c02c <SIMCOM_DMA_IrqHandler+0x384>
 803bf6c:	4b9a      	ldr	r3, [pc, #616]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf6e:	681b      	ldr	r3, [r3, #0]
 803bf70:	4a9a      	ldr	r2, [pc, #616]	; (803c1dc <SIMCOM_DMA_IrqHandler+0x534>)
 803bf72:	4293      	cmp	r3, r2
 803bf74:	d057      	beq.n	803c026 <SIMCOM_DMA_IrqHandler+0x37e>
 803bf76:	4b98      	ldr	r3, [pc, #608]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf78:	681b      	ldr	r3, [r3, #0]
 803bf7a:	4a99      	ldr	r2, [pc, #612]	; (803c1e0 <SIMCOM_DMA_IrqHandler+0x538>)
 803bf7c:	4293      	cmp	r3, r2
 803bf7e:	d050      	beq.n	803c022 <SIMCOM_DMA_IrqHandler+0x37a>
 803bf80:	4b95      	ldr	r3, [pc, #596]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf82:	681b      	ldr	r3, [r3, #0]
 803bf84:	4a97      	ldr	r2, [pc, #604]	; (803c1e4 <SIMCOM_DMA_IrqHandler+0x53c>)
 803bf86:	4293      	cmp	r3, r2
 803bf88:	d049      	beq.n	803c01e <SIMCOM_DMA_IrqHandler+0x376>
 803bf8a:	4b93      	ldr	r3, [pc, #588]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf8c:	681b      	ldr	r3, [r3, #0]
 803bf8e:	4a96      	ldr	r2, [pc, #600]	; (803c1e8 <SIMCOM_DMA_IrqHandler+0x540>)
 803bf90:	4293      	cmp	r3, r2
 803bf92:	d042      	beq.n	803c01a <SIMCOM_DMA_IrqHandler+0x372>
 803bf94:	4b90      	ldr	r3, [pc, #576]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bf96:	681b      	ldr	r3, [r3, #0]
 803bf98:	4a94      	ldr	r2, [pc, #592]	; (803c1ec <SIMCOM_DMA_IrqHandler+0x544>)
 803bf9a:	4293      	cmp	r3, r2
 803bf9c:	d03a      	beq.n	803c014 <SIMCOM_DMA_IrqHandler+0x36c>
 803bf9e:	4b8e      	ldr	r3, [pc, #568]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfa0:	681b      	ldr	r3, [r3, #0]
 803bfa2:	4a93      	ldr	r2, [pc, #588]	; (803c1f0 <SIMCOM_DMA_IrqHandler+0x548>)
 803bfa4:	4293      	cmp	r3, r2
 803bfa6:	d032      	beq.n	803c00e <SIMCOM_DMA_IrqHandler+0x366>
 803bfa8:	4b8b      	ldr	r3, [pc, #556]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfaa:	681b      	ldr	r3, [r3, #0]
 803bfac:	4a91      	ldr	r2, [pc, #580]	; (803c1f4 <SIMCOM_DMA_IrqHandler+0x54c>)
 803bfae:	4293      	cmp	r3, r2
 803bfb0:	d02a      	beq.n	803c008 <SIMCOM_DMA_IrqHandler+0x360>
 803bfb2:	4b89      	ldr	r3, [pc, #548]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfb4:	681b      	ldr	r3, [r3, #0]
 803bfb6:	4a90      	ldr	r2, [pc, #576]	; (803c1f8 <SIMCOM_DMA_IrqHandler+0x550>)
 803bfb8:	4293      	cmp	r3, r2
 803bfba:	d022      	beq.n	803c002 <SIMCOM_DMA_IrqHandler+0x35a>
 803bfbc:	4b86      	ldr	r3, [pc, #536]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfbe:	681b      	ldr	r3, [r3, #0]
 803bfc0:	4a8e      	ldr	r2, [pc, #568]	; (803c1fc <SIMCOM_DMA_IrqHandler+0x554>)
 803bfc2:	4293      	cmp	r3, r2
 803bfc4:	d01a      	beq.n	803bffc <SIMCOM_DMA_IrqHandler+0x354>
 803bfc6:	4b84      	ldr	r3, [pc, #528]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfc8:	681b      	ldr	r3, [r3, #0]
 803bfca:	4a8d      	ldr	r2, [pc, #564]	; (803c200 <SIMCOM_DMA_IrqHandler+0x558>)
 803bfcc:	4293      	cmp	r3, r2
 803bfce:	d012      	beq.n	803bff6 <SIMCOM_DMA_IrqHandler+0x34e>
 803bfd0:	4b81      	ldr	r3, [pc, #516]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfd2:	681b      	ldr	r3, [r3, #0]
 803bfd4:	4a8b      	ldr	r2, [pc, #556]	; (803c204 <SIMCOM_DMA_IrqHandler+0x55c>)
 803bfd6:	4293      	cmp	r3, r2
 803bfd8:	d00a      	beq.n	803bff0 <SIMCOM_DMA_IrqHandler+0x348>
 803bfda:	4b7f      	ldr	r3, [pc, #508]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803bfdc:	681b      	ldr	r3, [r3, #0]
 803bfde:	4a8a      	ldr	r2, [pc, #552]	; (803c208 <SIMCOM_DMA_IrqHandler+0x560>)
 803bfe0:	4293      	cmp	r3, r2
 803bfe2:	d102      	bne.n	803bfea <SIMCOM_DMA_IrqHandler+0x342>
 803bfe4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bfe8:	e01e      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803bfea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 803bfee:	e01b      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803bff0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bff4:	e018      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803bff6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803bffa:	e015      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803bffc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 803c000:	e012      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c002:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803c006:	e00f      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c008:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803c00c:	e00c      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c00e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803c012:	e009      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c014:	f44f 6380 	mov.w	r3, #1024	; 0x400
 803c018:	e006      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c01a:	2310      	movs	r3, #16
 803c01c:	e004      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c01e:	2310      	movs	r3, #16
 803c020:	e002      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c022:	2310      	movs	r3, #16
 803c024:	e000      	b.n	803c028 <SIMCOM_DMA_IrqHandler+0x380>
 803c026:	2310      	movs	r3, #16
 803c028:	4a6a      	ldr	r2, [pc, #424]	; (803c1d4 <SIMCOM_DMA_IrqHandler+0x52c>)
 803c02a:	6093      	str	r3, [r2, #8]

        SIMCOM_Check_Buffer();
 803c02c:	f000 ff58 	bl	803cee0 <SIMCOM_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
    }
}
 803c030:	f000 bf0a 	b.w	803ce48 <SIMCOM_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_TC)) {
 803c034:	4b68      	ldr	r3, [pc, #416]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c036:	681b      	ldr	r3, [r3, #0]
 803c038:	681b      	ldr	r3, [r3, #0]
 803c03a:	f003 0310 	and.w	r3, r3, #16
 803c03e:	2b00      	cmp	r3, #0
 803c040:	f000 81bd 	beq.w	803c3be <SIMCOM_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart1_rx));
 803c044:	4b64      	ldr	r3, [pc, #400]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c046:	681b      	ldr	r3, [r3, #0]
 803c048:	461a      	mov	r2, r3
 803c04a:	4b70      	ldr	r3, [pc, #448]	; (803c20c <SIMCOM_DMA_IrqHandler+0x564>)
 803c04c:	429a      	cmp	r2, r3
 803c04e:	d960      	bls.n	803c112 <SIMCOM_DMA_IrqHandler+0x46a>
 803c050:	4b61      	ldr	r3, [pc, #388]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c052:	681b      	ldr	r3, [r3, #0]
 803c054:	4a61      	ldr	r2, [pc, #388]	; (803c1dc <SIMCOM_DMA_IrqHandler+0x534>)
 803c056:	4293      	cmp	r3, r2
 803c058:	d057      	beq.n	803c10a <SIMCOM_DMA_IrqHandler+0x462>
 803c05a:	4b5f      	ldr	r3, [pc, #380]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c05c:	681b      	ldr	r3, [r3, #0]
 803c05e:	4a60      	ldr	r2, [pc, #384]	; (803c1e0 <SIMCOM_DMA_IrqHandler+0x538>)
 803c060:	4293      	cmp	r3, r2
 803c062:	d050      	beq.n	803c106 <SIMCOM_DMA_IrqHandler+0x45e>
 803c064:	4b5c      	ldr	r3, [pc, #368]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c066:	681b      	ldr	r3, [r3, #0]
 803c068:	4a5e      	ldr	r2, [pc, #376]	; (803c1e4 <SIMCOM_DMA_IrqHandler+0x53c>)
 803c06a:	4293      	cmp	r3, r2
 803c06c:	d049      	beq.n	803c102 <SIMCOM_DMA_IrqHandler+0x45a>
 803c06e:	4b5a      	ldr	r3, [pc, #360]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c070:	681b      	ldr	r3, [r3, #0]
 803c072:	4a5d      	ldr	r2, [pc, #372]	; (803c1e8 <SIMCOM_DMA_IrqHandler+0x540>)
 803c074:	4293      	cmp	r3, r2
 803c076:	d042      	beq.n	803c0fe <SIMCOM_DMA_IrqHandler+0x456>
 803c078:	4b57      	ldr	r3, [pc, #348]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c07a:	681b      	ldr	r3, [r3, #0]
 803c07c:	4a5b      	ldr	r2, [pc, #364]	; (803c1ec <SIMCOM_DMA_IrqHandler+0x544>)
 803c07e:	4293      	cmp	r3, r2
 803c080:	d03a      	beq.n	803c0f8 <SIMCOM_DMA_IrqHandler+0x450>
 803c082:	4b55      	ldr	r3, [pc, #340]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c084:	681b      	ldr	r3, [r3, #0]
 803c086:	4a5a      	ldr	r2, [pc, #360]	; (803c1f0 <SIMCOM_DMA_IrqHandler+0x548>)
 803c088:	4293      	cmp	r3, r2
 803c08a:	d032      	beq.n	803c0f2 <SIMCOM_DMA_IrqHandler+0x44a>
 803c08c:	4b52      	ldr	r3, [pc, #328]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c08e:	681b      	ldr	r3, [r3, #0]
 803c090:	4a58      	ldr	r2, [pc, #352]	; (803c1f4 <SIMCOM_DMA_IrqHandler+0x54c>)
 803c092:	4293      	cmp	r3, r2
 803c094:	d02a      	beq.n	803c0ec <SIMCOM_DMA_IrqHandler+0x444>
 803c096:	4b50      	ldr	r3, [pc, #320]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c098:	681b      	ldr	r3, [r3, #0]
 803c09a:	4a57      	ldr	r2, [pc, #348]	; (803c1f8 <SIMCOM_DMA_IrqHandler+0x550>)
 803c09c:	4293      	cmp	r3, r2
 803c09e:	d022      	beq.n	803c0e6 <SIMCOM_DMA_IrqHandler+0x43e>
 803c0a0:	4b4d      	ldr	r3, [pc, #308]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0a2:	681b      	ldr	r3, [r3, #0]
 803c0a4:	4a55      	ldr	r2, [pc, #340]	; (803c1fc <SIMCOM_DMA_IrqHandler+0x554>)
 803c0a6:	4293      	cmp	r3, r2
 803c0a8:	d01a      	beq.n	803c0e0 <SIMCOM_DMA_IrqHandler+0x438>
 803c0aa:	4b4b      	ldr	r3, [pc, #300]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0ac:	681b      	ldr	r3, [r3, #0]
 803c0ae:	4a54      	ldr	r2, [pc, #336]	; (803c200 <SIMCOM_DMA_IrqHandler+0x558>)
 803c0b0:	4293      	cmp	r3, r2
 803c0b2:	d012      	beq.n	803c0da <SIMCOM_DMA_IrqHandler+0x432>
 803c0b4:	4b48      	ldr	r3, [pc, #288]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0b6:	681b      	ldr	r3, [r3, #0]
 803c0b8:	4a52      	ldr	r2, [pc, #328]	; (803c204 <SIMCOM_DMA_IrqHandler+0x55c>)
 803c0ba:	4293      	cmp	r3, r2
 803c0bc:	d00a      	beq.n	803c0d4 <SIMCOM_DMA_IrqHandler+0x42c>
 803c0be:	4b46      	ldr	r3, [pc, #280]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c0c0:	681b      	ldr	r3, [r3, #0]
 803c0c2:	4a51      	ldr	r2, [pc, #324]	; (803c208 <SIMCOM_DMA_IrqHandler+0x560>)
 803c0c4:	4293      	cmp	r3, r2
 803c0c6:	d102      	bne.n	803c0ce <SIMCOM_DMA_IrqHandler+0x426>
 803c0c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0cc:	e01e      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c0d2:	e01b      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0d8:	e018      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0da:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0de:	e015      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c0e4:	e012      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0ea:	e00f      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0f0:	e00c      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0f6:	e009      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c0fc:	e006      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c0fe:	2320      	movs	r3, #32
 803c100:	e004      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c102:	2320      	movs	r3, #32
 803c104:	e002      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c106:	2320      	movs	r3, #32
 803c108:	e000      	b.n	803c10c <SIMCOM_DMA_IrqHandler+0x464>
 803c10a:	2320      	movs	r3, #32
 803c10c:	4a40      	ldr	r2, [pc, #256]	; (803c210 <SIMCOM_DMA_IrqHandler+0x568>)
 803c10e:	60d3      	str	r3, [r2, #12]
 803c110:	e151      	b.n	803c3b6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c112:	4b31      	ldr	r3, [pc, #196]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c114:	681b      	ldr	r3, [r3, #0]
 803c116:	461a      	mov	r2, r3
 803c118:	4b3e      	ldr	r3, [pc, #248]	; (803c214 <SIMCOM_DMA_IrqHandler+0x56c>)
 803c11a:	429a      	cmp	r2, r3
 803c11c:	f240 8084 	bls.w	803c228 <SIMCOM_DMA_IrqHandler+0x580>
 803c120:	4b2d      	ldr	r3, [pc, #180]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c122:	681b      	ldr	r3, [r3, #0]
 803c124:	4a2d      	ldr	r2, [pc, #180]	; (803c1dc <SIMCOM_DMA_IrqHandler+0x534>)
 803c126:	4293      	cmp	r3, r2
 803c128:	d07a      	beq.n	803c220 <SIMCOM_DMA_IrqHandler+0x578>
 803c12a:	4b2b      	ldr	r3, [pc, #172]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c12c:	681b      	ldr	r3, [r3, #0]
 803c12e:	4a2c      	ldr	r2, [pc, #176]	; (803c1e0 <SIMCOM_DMA_IrqHandler+0x538>)
 803c130:	4293      	cmp	r3, r2
 803c132:	d073      	beq.n	803c21c <SIMCOM_DMA_IrqHandler+0x574>
 803c134:	4b28      	ldr	r3, [pc, #160]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c136:	681b      	ldr	r3, [r3, #0]
 803c138:	4a2a      	ldr	r2, [pc, #168]	; (803c1e4 <SIMCOM_DMA_IrqHandler+0x53c>)
 803c13a:	4293      	cmp	r3, r2
 803c13c:	d06c      	beq.n	803c218 <SIMCOM_DMA_IrqHandler+0x570>
 803c13e:	4b26      	ldr	r3, [pc, #152]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c140:	681b      	ldr	r3, [r3, #0]
 803c142:	4a29      	ldr	r2, [pc, #164]	; (803c1e8 <SIMCOM_DMA_IrqHandler+0x540>)
 803c144:	4293      	cmp	r3, r2
 803c146:	d042      	beq.n	803c1ce <SIMCOM_DMA_IrqHandler+0x526>
 803c148:	4b23      	ldr	r3, [pc, #140]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c14a:	681b      	ldr	r3, [r3, #0]
 803c14c:	4a27      	ldr	r2, [pc, #156]	; (803c1ec <SIMCOM_DMA_IrqHandler+0x544>)
 803c14e:	4293      	cmp	r3, r2
 803c150:	d03a      	beq.n	803c1c8 <SIMCOM_DMA_IrqHandler+0x520>
 803c152:	4b21      	ldr	r3, [pc, #132]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c154:	681b      	ldr	r3, [r3, #0]
 803c156:	4a26      	ldr	r2, [pc, #152]	; (803c1f0 <SIMCOM_DMA_IrqHandler+0x548>)
 803c158:	4293      	cmp	r3, r2
 803c15a:	d032      	beq.n	803c1c2 <SIMCOM_DMA_IrqHandler+0x51a>
 803c15c:	4b1e      	ldr	r3, [pc, #120]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c15e:	681b      	ldr	r3, [r3, #0]
 803c160:	4a24      	ldr	r2, [pc, #144]	; (803c1f4 <SIMCOM_DMA_IrqHandler+0x54c>)
 803c162:	4293      	cmp	r3, r2
 803c164:	d02a      	beq.n	803c1bc <SIMCOM_DMA_IrqHandler+0x514>
 803c166:	4b1c      	ldr	r3, [pc, #112]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c168:	681b      	ldr	r3, [r3, #0]
 803c16a:	4a23      	ldr	r2, [pc, #140]	; (803c1f8 <SIMCOM_DMA_IrqHandler+0x550>)
 803c16c:	4293      	cmp	r3, r2
 803c16e:	d022      	beq.n	803c1b6 <SIMCOM_DMA_IrqHandler+0x50e>
 803c170:	4b19      	ldr	r3, [pc, #100]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c172:	681b      	ldr	r3, [r3, #0]
 803c174:	4a21      	ldr	r2, [pc, #132]	; (803c1fc <SIMCOM_DMA_IrqHandler+0x554>)
 803c176:	4293      	cmp	r3, r2
 803c178:	d01a      	beq.n	803c1b0 <SIMCOM_DMA_IrqHandler+0x508>
 803c17a:	4b17      	ldr	r3, [pc, #92]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c17c:	681b      	ldr	r3, [r3, #0]
 803c17e:	4a20      	ldr	r2, [pc, #128]	; (803c200 <SIMCOM_DMA_IrqHandler+0x558>)
 803c180:	4293      	cmp	r3, r2
 803c182:	d012      	beq.n	803c1aa <SIMCOM_DMA_IrqHandler+0x502>
 803c184:	4b14      	ldr	r3, [pc, #80]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c186:	681b      	ldr	r3, [r3, #0]
 803c188:	4a1e      	ldr	r2, [pc, #120]	; (803c204 <SIMCOM_DMA_IrqHandler+0x55c>)
 803c18a:	4293      	cmp	r3, r2
 803c18c:	d00a      	beq.n	803c1a4 <SIMCOM_DMA_IrqHandler+0x4fc>
 803c18e:	4b12      	ldr	r3, [pc, #72]	; (803c1d8 <SIMCOM_DMA_IrqHandler+0x530>)
 803c190:	681b      	ldr	r3, [r3, #0]
 803c192:	4a1d      	ldr	r2, [pc, #116]	; (803c208 <SIMCOM_DMA_IrqHandler+0x560>)
 803c194:	4293      	cmp	r3, r2
 803c196:	d102      	bne.n	803c19e <SIMCOM_DMA_IrqHandler+0x4f6>
 803c198:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c19c:	e041      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c19e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c1a2:	e03e      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1a8:	e03b      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1ae:	e038      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c1b4:	e035      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1ba:	e032      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1c0:	e02f      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1c6:	e02c      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c1cc:	e029      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1ce:	2320      	movs	r3, #32
 803c1d0:	e027      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c1d2:	bf00      	nop
 803c1d4:	40026000 	.word	0x40026000
 803c1d8:	20008748 	.word	0x20008748
 803c1dc:	40026010 	.word	0x40026010
 803c1e0:	40026410 	.word	0x40026410
 803c1e4:	40026070 	.word	0x40026070
 803c1e8:	40026470 	.word	0x40026470
 803c1ec:	40026028 	.word	0x40026028
 803c1f0:	40026428 	.word	0x40026428
 803c1f4:	40026088 	.word	0x40026088
 803c1f8:	40026488 	.word	0x40026488
 803c1fc:	40026040 	.word	0x40026040
 803c200:	40026440 	.word	0x40026440
 803c204:	400260a0 	.word	0x400260a0
 803c208:	400264a0 	.word	0x400264a0
 803c20c:	40026458 	.word	0x40026458
 803c210:	40026400 	.word	0x40026400
 803c214:	400260b8 	.word	0x400260b8
 803c218:	2320      	movs	r3, #32
 803c21a:	e002      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c21c:	2320      	movs	r3, #32
 803c21e:	e000      	b.n	803c222 <SIMCOM_DMA_IrqHandler+0x57a>
 803c220:	2320      	movs	r3, #32
 803c222:	4a9b      	ldr	r2, [pc, #620]	; (803c490 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c224:	6093      	str	r3, [r2, #8]
 803c226:	e0c6      	b.n	803c3b6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c228:	4b9a      	ldr	r3, [pc, #616]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c22a:	681b      	ldr	r3, [r3, #0]
 803c22c:	461a      	mov	r2, r3
 803c22e:	4b9a      	ldr	r3, [pc, #616]	; (803c498 <SIMCOM_DMA_IrqHandler+0x7f0>)
 803c230:	429a      	cmp	r2, r3
 803c232:	d960      	bls.n	803c2f6 <SIMCOM_DMA_IrqHandler+0x64e>
 803c234:	4b97      	ldr	r3, [pc, #604]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c236:	681b      	ldr	r3, [r3, #0]
 803c238:	4a98      	ldr	r2, [pc, #608]	; (803c49c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c23a:	4293      	cmp	r3, r2
 803c23c:	d057      	beq.n	803c2ee <SIMCOM_DMA_IrqHandler+0x646>
 803c23e:	4b95      	ldr	r3, [pc, #596]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c240:	681b      	ldr	r3, [r3, #0]
 803c242:	4a97      	ldr	r2, [pc, #604]	; (803c4a0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c244:	4293      	cmp	r3, r2
 803c246:	d050      	beq.n	803c2ea <SIMCOM_DMA_IrqHandler+0x642>
 803c248:	4b92      	ldr	r3, [pc, #584]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c24a:	681b      	ldr	r3, [r3, #0]
 803c24c:	4a95      	ldr	r2, [pc, #596]	; (803c4a4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c24e:	4293      	cmp	r3, r2
 803c250:	d049      	beq.n	803c2e6 <SIMCOM_DMA_IrqHandler+0x63e>
 803c252:	4b90      	ldr	r3, [pc, #576]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c254:	681b      	ldr	r3, [r3, #0]
 803c256:	4a94      	ldr	r2, [pc, #592]	; (803c4a8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c258:	4293      	cmp	r3, r2
 803c25a:	d042      	beq.n	803c2e2 <SIMCOM_DMA_IrqHandler+0x63a>
 803c25c:	4b8d      	ldr	r3, [pc, #564]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c25e:	681b      	ldr	r3, [r3, #0]
 803c260:	4a92      	ldr	r2, [pc, #584]	; (803c4ac <SIMCOM_DMA_IrqHandler+0x804>)
 803c262:	4293      	cmp	r3, r2
 803c264:	d03a      	beq.n	803c2dc <SIMCOM_DMA_IrqHandler+0x634>
 803c266:	4b8b      	ldr	r3, [pc, #556]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c268:	681b      	ldr	r3, [r3, #0]
 803c26a:	4a91      	ldr	r2, [pc, #580]	; (803c4b0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c26c:	4293      	cmp	r3, r2
 803c26e:	d032      	beq.n	803c2d6 <SIMCOM_DMA_IrqHandler+0x62e>
 803c270:	4b88      	ldr	r3, [pc, #544]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c272:	681b      	ldr	r3, [r3, #0]
 803c274:	4a8f      	ldr	r2, [pc, #572]	; (803c4b4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c276:	4293      	cmp	r3, r2
 803c278:	d02a      	beq.n	803c2d0 <SIMCOM_DMA_IrqHandler+0x628>
 803c27a:	4b86      	ldr	r3, [pc, #536]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c27c:	681b      	ldr	r3, [r3, #0]
 803c27e:	4a8e      	ldr	r2, [pc, #568]	; (803c4b8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c280:	4293      	cmp	r3, r2
 803c282:	d022      	beq.n	803c2ca <SIMCOM_DMA_IrqHandler+0x622>
 803c284:	4b83      	ldr	r3, [pc, #524]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c286:	681b      	ldr	r3, [r3, #0]
 803c288:	4a8c      	ldr	r2, [pc, #560]	; (803c4bc <SIMCOM_DMA_IrqHandler+0x814>)
 803c28a:	4293      	cmp	r3, r2
 803c28c:	d01a      	beq.n	803c2c4 <SIMCOM_DMA_IrqHandler+0x61c>
 803c28e:	4b81      	ldr	r3, [pc, #516]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c290:	681b      	ldr	r3, [r3, #0]
 803c292:	4a8b      	ldr	r2, [pc, #556]	; (803c4c0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c294:	4293      	cmp	r3, r2
 803c296:	d012      	beq.n	803c2be <SIMCOM_DMA_IrqHandler+0x616>
 803c298:	4b7e      	ldr	r3, [pc, #504]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c29a:	681b      	ldr	r3, [r3, #0]
 803c29c:	4a89      	ldr	r2, [pc, #548]	; (803c4c4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c29e:	4293      	cmp	r3, r2
 803c2a0:	d00a      	beq.n	803c2b8 <SIMCOM_DMA_IrqHandler+0x610>
 803c2a2:	4b7c      	ldr	r3, [pc, #496]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2a4:	681b      	ldr	r3, [r3, #0]
 803c2a6:	4a88      	ldr	r2, [pc, #544]	; (803c4c8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c2a8:	4293      	cmp	r3, r2
 803c2aa:	d102      	bne.n	803c2b2 <SIMCOM_DMA_IrqHandler+0x60a>
 803c2ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2b0:	e01e      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c2b6:	e01b      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2bc:	e018      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2c2:	e015      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c2c8:	e012      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2ce:	e00f      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2d4:	e00c      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2da:	e009      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c2e0:	e006      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2e2:	2320      	movs	r3, #32
 803c2e4:	e004      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2e6:	2320      	movs	r3, #32
 803c2e8:	e002      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2ea:	2320      	movs	r3, #32
 803c2ec:	e000      	b.n	803c2f0 <SIMCOM_DMA_IrqHandler+0x648>
 803c2ee:	2320      	movs	r3, #32
 803c2f0:	4a76      	ldr	r2, [pc, #472]	; (803c4cc <SIMCOM_DMA_IrqHandler+0x824>)
 803c2f2:	60d3      	str	r3, [r2, #12]
 803c2f4:	e05f      	b.n	803c3b6 <SIMCOM_DMA_IrqHandler+0x70e>
 803c2f6:	4b67      	ldr	r3, [pc, #412]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c2f8:	681b      	ldr	r3, [r3, #0]
 803c2fa:	4a68      	ldr	r2, [pc, #416]	; (803c49c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c2fc:	4293      	cmp	r3, r2
 803c2fe:	d057      	beq.n	803c3b0 <SIMCOM_DMA_IrqHandler+0x708>
 803c300:	4b64      	ldr	r3, [pc, #400]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c302:	681b      	ldr	r3, [r3, #0]
 803c304:	4a66      	ldr	r2, [pc, #408]	; (803c4a0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c306:	4293      	cmp	r3, r2
 803c308:	d050      	beq.n	803c3ac <SIMCOM_DMA_IrqHandler+0x704>
 803c30a:	4b62      	ldr	r3, [pc, #392]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c30c:	681b      	ldr	r3, [r3, #0]
 803c30e:	4a65      	ldr	r2, [pc, #404]	; (803c4a4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c310:	4293      	cmp	r3, r2
 803c312:	d049      	beq.n	803c3a8 <SIMCOM_DMA_IrqHandler+0x700>
 803c314:	4b5f      	ldr	r3, [pc, #380]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c316:	681b      	ldr	r3, [r3, #0]
 803c318:	4a63      	ldr	r2, [pc, #396]	; (803c4a8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c31a:	4293      	cmp	r3, r2
 803c31c:	d042      	beq.n	803c3a4 <SIMCOM_DMA_IrqHandler+0x6fc>
 803c31e:	4b5d      	ldr	r3, [pc, #372]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c320:	681b      	ldr	r3, [r3, #0]
 803c322:	4a62      	ldr	r2, [pc, #392]	; (803c4ac <SIMCOM_DMA_IrqHandler+0x804>)
 803c324:	4293      	cmp	r3, r2
 803c326:	d03a      	beq.n	803c39e <SIMCOM_DMA_IrqHandler+0x6f6>
 803c328:	4b5a      	ldr	r3, [pc, #360]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c32a:	681b      	ldr	r3, [r3, #0]
 803c32c:	4a60      	ldr	r2, [pc, #384]	; (803c4b0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c32e:	4293      	cmp	r3, r2
 803c330:	d032      	beq.n	803c398 <SIMCOM_DMA_IrqHandler+0x6f0>
 803c332:	4b58      	ldr	r3, [pc, #352]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c334:	681b      	ldr	r3, [r3, #0]
 803c336:	4a5f      	ldr	r2, [pc, #380]	; (803c4b4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c338:	4293      	cmp	r3, r2
 803c33a:	d02a      	beq.n	803c392 <SIMCOM_DMA_IrqHandler+0x6ea>
 803c33c:	4b55      	ldr	r3, [pc, #340]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c33e:	681b      	ldr	r3, [r3, #0]
 803c340:	4a5d      	ldr	r2, [pc, #372]	; (803c4b8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c342:	4293      	cmp	r3, r2
 803c344:	d022      	beq.n	803c38c <SIMCOM_DMA_IrqHandler+0x6e4>
 803c346:	4b53      	ldr	r3, [pc, #332]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c348:	681b      	ldr	r3, [r3, #0]
 803c34a:	4a5c      	ldr	r2, [pc, #368]	; (803c4bc <SIMCOM_DMA_IrqHandler+0x814>)
 803c34c:	4293      	cmp	r3, r2
 803c34e:	d01a      	beq.n	803c386 <SIMCOM_DMA_IrqHandler+0x6de>
 803c350:	4b50      	ldr	r3, [pc, #320]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c352:	681b      	ldr	r3, [r3, #0]
 803c354:	4a5a      	ldr	r2, [pc, #360]	; (803c4c0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c356:	4293      	cmp	r3, r2
 803c358:	d012      	beq.n	803c380 <SIMCOM_DMA_IrqHandler+0x6d8>
 803c35a:	4b4e      	ldr	r3, [pc, #312]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c35c:	681b      	ldr	r3, [r3, #0]
 803c35e:	4a59      	ldr	r2, [pc, #356]	; (803c4c4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c360:	4293      	cmp	r3, r2
 803c362:	d00a      	beq.n	803c37a <SIMCOM_DMA_IrqHandler+0x6d2>
 803c364:	4b4b      	ldr	r3, [pc, #300]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c366:	681b      	ldr	r3, [r3, #0]
 803c368:	4a57      	ldr	r2, [pc, #348]	; (803c4c8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c36a:	4293      	cmp	r3, r2
 803c36c:	d102      	bne.n	803c374 <SIMCOM_DMA_IrqHandler+0x6cc>
 803c36e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c372:	e01e      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c374:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 803c378:	e01b      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c37a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c37e:	e018      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c380:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c384:	e015      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c386:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 803c38a:	e012      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c38c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c390:	e00f      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c392:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c396:	e00c      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c398:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c39c:	e009      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c39e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 803c3a2:	e006      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c3a4:	2320      	movs	r3, #32
 803c3a6:	e004      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c3a8:	2320      	movs	r3, #32
 803c3aa:	e002      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c3ac:	2320      	movs	r3, #32
 803c3ae:	e000      	b.n	803c3b2 <SIMCOM_DMA_IrqHandler+0x70a>
 803c3b0:	2320      	movs	r3, #32
 803c3b2:	4a46      	ldr	r2, [pc, #280]	; (803c4cc <SIMCOM_DMA_IrqHandler+0x824>)
 803c3b4:	6093      	str	r3, [r2, #8]
        SIMCOM_Check_Buffer();
 803c3b6:	f000 fd93 	bl	803cee0 <SIMCOM_Check_Buffer>
}
 803c3ba:	f000 bd45 	b.w	803ce48 <SIMCOM_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart1_rx));
 803c3be:	4b35      	ldr	r3, [pc, #212]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3c0:	681b      	ldr	r3, [r3, #0]
 803c3c2:	461a      	mov	r2, r3
 803c3c4:	4b42      	ldr	r3, [pc, #264]	; (803c4d0 <SIMCOM_DMA_IrqHandler+0x828>)
 803c3c6:	429a      	cmp	r2, r3
 803c3c8:	f240 8084 	bls.w	803c4d4 <SIMCOM_DMA_IrqHandler+0x82c>
 803c3cc:	4b31      	ldr	r3, [pc, #196]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3ce:	681b      	ldr	r3, [r3, #0]
 803c3d0:	4a32      	ldr	r2, [pc, #200]	; (803c49c <SIMCOM_DMA_IrqHandler+0x7f4>)
 803c3d2:	4293      	cmp	r3, r2
 803c3d4:	d057      	beq.n	803c486 <SIMCOM_DMA_IrqHandler+0x7de>
 803c3d6:	4b2f      	ldr	r3, [pc, #188]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3d8:	681b      	ldr	r3, [r3, #0]
 803c3da:	4a31      	ldr	r2, [pc, #196]	; (803c4a0 <SIMCOM_DMA_IrqHandler+0x7f8>)
 803c3dc:	4293      	cmp	r3, r2
 803c3de:	d050      	beq.n	803c482 <SIMCOM_DMA_IrqHandler+0x7da>
 803c3e0:	4b2c      	ldr	r3, [pc, #176]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3e2:	681b      	ldr	r3, [r3, #0]
 803c3e4:	4a2f      	ldr	r2, [pc, #188]	; (803c4a4 <SIMCOM_DMA_IrqHandler+0x7fc>)
 803c3e6:	4293      	cmp	r3, r2
 803c3e8:	d049      	beq.n	803c47e <SIMCOM_DMA_IrqHandler+0x7d6>
 803c3ea:	4b2a      	ldr	r3, [pc, #168]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3ec:	681b      	ldr	r3, [r3, #0]
 803c3ee:	4a2e      	ldr	r2, [pc, #184]	; (803c4a8 <SIMCOM_DMA_IrqHandler+0x800>)
 803c3f0:	4293      	cmp	r3, r2
 803c3f2:	d042      	beq.n	803c47a <SIMCOM_DMA_IrqHandler+0x7d2>
 803c3f4:	4b27      	ldr	r3, [pc, #156]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c3f6:	681b      	ldr	r3, [r3, #0]
 803c3f8:	4a2c      	ldr	r2, [pc, #176]	; (803c4ac <SIMCOM_DMA_IrqHandler+0x804>)
 803c3fa:	4293      	cmp	r3, r2
 803c3fc:	d03a      	beq.n	803c474 <SIMCOM_DMA_IrqHandler+0x7cc>
 803c3fe:	4b25      	ldr	r3, [pc, #148]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c400:	681b      	ldr	r3, [r3, #0]
 803c402:	4a2b      	ldr	r2, [pc, #172]	; (803c4b0 <SIMCOM_DMA_IrqHandler+0x808>)
 803c404:	4293      	cmp	r3, r2
 803c406:	d032      	beq.n	803c46e <SIMCOM_DMA_IrqHandler+0x7c6>
 803c408:	4b22      	ldr	r3, [pc, #136]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c40a:	681b      	ldr	r3, [r3, #0]
 803c40c:	4a29      	ldr	r2, [pc, #164]	; (803c4b4 <SIMCOM_DMA_IrqHandler+0x80c>)
 803c40e:	4293      	cmp	r3, r2
 803c410:	d02a      	beq.n	803c468 <SIMCOM_DMA_IrqHandler+0x7c0>
 803c412:	4b20      	ldr	r3, [pc, #128]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c414:	681b      	ldr	r3, [r3, #0]
 803c416:	4a28      	ldr	r2, [pc, #160]	; (803c4b8 <SIMCOM_DMA_IrqHandler+0x810>)
 803c418:	4293      	cmp	r3, r2
 803c41a:	d022      	beq.n	803c462 <SIMCOM_DMA_IrqHandler+0x7ba>
 803c41c:	4b1d      	ldr	r3, [pc, #116]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c41e:	681b      	ldr	r3, [r3, #0]
 803c420:	4a26      	ldr	r2, [pc, #152]	; (803c4bc <SIMCOM_DMA_IrqHandler+0x814>)
 803c422:	4293      	cmp	r3, r2
 803c424:	d01a      	beq.n	803c45c <SIMCOM_DMA_IrqHandler+0x7b4>
 803c426:	4b1b      	ldr	r3, [pc, #108]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c428:	681b      	ldr	r3, [r3, #0]
 803c42a:	4a25      	ldr	r2, [pc, #148]	; (803c4c0 <SIMCOM_DMA_IrqHandler+0x818>)
 803c42c:	4293      	cmp	r3, r2
 803c42e:	d012      	beq.n	803c456 <SIMCOM_DMA_IrqHandler+0x7ae>
 803c430:	4b18      	ldr	r3, [pc, #96]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c432:	681b      	ldr	r3, [r3, #0]
 803c434:	4a23      	ldr	r2, [pc, #140]	; (803c4c4 <SIMCOM_DMA_IrqHandler+0x81c>)
 803c436:	4293      	cmp	r3, r2
 803c438:	d00a      	beq.n	803c450 <SIMCOM_DMA_IrqHandler+0x7a8>
 803c43a:	4b16      	ldr	r3, [pc, #88]	; (803c494 <SIMCOM_DMA_IrqHandler+0x7ec>)
 803c43c:	681b      	ldr	r3, [r3, #0]
 803c43e:	4a22      	ldr	r2, [pc, #136]	; (803c4c8 <SIMCOM_DMA_IrqHandler+0x820>)
 803c440:	4293      	cmp	r3, r2
 803c442:	d102      	bne.n	803c44a <SIMCOM_DMA_IrqHandler+0x7a2>
 803c444:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c448:	e01e      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c44a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c44e:	e01b      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c450:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c454:	e018      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c456:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c45a:	e015      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c45c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c460:	e012      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c462:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c466:	e00f      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c468:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c46c:	e00c      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c46e:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c472:	e009      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c474:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c478:	e006      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c47a:	2308      	movs	r3, #8
 803c47c:	e004      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c47e:	2308      	movs	r3, #8
 803c480:	e002      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c482:	2308      	movs	r3, #8
 803c484:	e000      	b.n	803c488 <SIMCOM_DMA_IrqHandler+0x7e0>
 803c486:	2308      	movs	r3, #8
 803c488:	4a01      	ldr	r2, [pc, #4]	; (803c490 <SIMCOM_DMA_IrqHandler+0x7e8>)
 803c48a:	60d3      	str	r3, [r2, #12]
 803c48c:	e173      	b.n	803c776 <SIMCOM_DMA_IrqHandler+0xace>
 803c48e:	bf00      	nop
 803c490:	40026400 	.word	0x40026400
 803c494:	20008748 	.word	0x20008748
 803c498:	40026058 	.word	0x40026058
 803c49c:	40026010 	.word	0x40026010
 803c4a0:	40026410 	.word	0x40026410
 803c4a4:	40026070 	.word	0x40026070
 803c4a8:	40026470 	.word	0x40026470
 803c4ac:	40026028 	.word	0x40026028
 803c4b0:	40026428 	.word	0x40026428
 803c4b4:	40026088 	.word	0x40026088
 803c4b8:	40026488 	.word	0x40026488
 803c4bc:	40026040 	.word	0x40026040
 803c4c0:	40026440 	.word	0x40026440
 803c4c4:	400260a0 	.word	0x400260a0
 803c4c8:	400264a0 	.word	0x400264a0
 803c4cc:	40026000 	.word	0x40026000
 803c4d0:	40026458 	.word	0x40026458
 803c4d4:	4b95      	ldr	r3, [pc, #596]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4d6:	681b      	ldr	r3, [r3, #0]
 803c4d8:	461a      	mov	r2, r3
 803c4da:	4b95      	ldr	r3, [pc, #596]	; (803c730 <SIMCOM_DMA_IrqHandler+0xa88>)
 803c4dc:	429a      	cmp	r2, r3
 803c4de:	d960      	bls.n	803c5a2 <SIMCOM_DMA_IrqHandler+0x8fa>
 803c4e0:	4b92      	ldr	r3, [pc, #584]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4e2:	681b      	ldr	r3, [r3, #0]
 803c4e4:	4a93      	ldr	r2, [pc, #588]	; (803c734 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c4e6:	4293      	cmp	r3, r2
 803c4e8:	d057      	beq.n	803c59a <SIMCOM_DMA_IrqHandler+0x8f2>
 803c4ea:	4b90      	ldr	r3, [pc, #576]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4ec:	681b      	ldr	r3, [r3, #0]
 803c4ee:	4a92      	ldr	r2, [pc, #584]	; (803c738 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c4f0:	4293      	cmp	r3, r2
 803c4f2:	d050      	beq.n	803c596 <SIMCOM_DMA_IrqHandler+0x8ee>
 803c4f4:	4b8d      	ldr	r3, [pc, #564]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c4f6:	681b      	ldr	r3, [r3, #0]
 803c4f8:	4a90      	ldr	r2, [pc, #576]	; (803c73c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c4fa:	4293      	cmp	r3, r2
 803c4fc:	d049      	beq.n	803c592 <SIMCOM_DMA_IrqHandler+0x8ea>
 803c4fe:	4b8b      	ldr	r3, [pc, #556]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c500:	681b      	ldr	r3, [r3, #0]
 803c502:	4a8f      	ldr	r2, [pc, #572]	; (803c740 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c504:	4293      	cmp	r3, r2
 803c506:	d042      	beq.n	803c58e <SIMCOM_DMA_IrqHandler+0x8e6>
 803c508:	4b88      	ldr	r3, [pc, #544]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c50a:	681b      	ldr	r3, [r3, #0]
 803c50c:	4a8d      	ldr	r2, [pc, #564]	; (803c744 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c50e:	4293      	cmp	r3, r2
 803c510:	d03a      	beq.n	803c588 <SIMCOM_DMA_IrqHandler+0x8e0>
 803c512:	4b86      	ldr	r3, [pc, #536]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c514:	681b      	ldr	r3, [r3, #0]
 803c516:	4a8c      	ldr	r2, [pc, #560]	; (803c748 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c518:	4293      	cmp	r3, r2
 803c51a:	d032      	beq.n	803c582 <SIMCOM_DMA_IrqHandler+0x8da>
 803c51c:	4b83      	ldr	r3, [pc, #524]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c51e:	681b      	ldr	r3, [r3, #0]
 803c520:	4a8a      	ldr	r2, [pc, #552]	; (803c74c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c522:	4293      	cmp	r3, r2
 803c524:	d02a      	beq.n	803c57c <SIMCOM_DMA_IrqHandler+0x8d4>
 803c526:	4b81      	ldr	r3, [pc, #516]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c528:	681b      	ldr	r3, [r3, #0]
 803c52a:	4a89      	ldr	r2, [pc, #548]	; (803c750 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c52c:	4293      	cmp	r3, r2
 803c52e:	d022      	beq.n	803c576 <SIMCOM_DMA_IrqHandler+0x8ce>
 803c530:	4b7e      	ldr	r3, [pc, #504]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c532:	681b      	ldr	r3, [r3, #0]
 803c534:	4a87      	ldr	r2, [pc, #540]	; (803c754 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c536:	4293      	cmp	r3, r2
 803c538:	d01a      	beq.n	803c570 <SIMCOM_DMA_IrqHandler+0x8c8>
 803c53a:	4b7c      	ldr	r3, [pc, #496]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c53c:	681b      	ldr	r3, [r3, #0]
 803c53e:	4a86      	ldr	r2, [pc, #536]	; (803c758 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c540:	4293      	cmp	r3, r2
 803c542:	d012      	beq.n	803c56a <SIMCOM_DMA_IrqHandler+0x8c2>
 803c544:	4b79      	ldr	r3, [pc, #484]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c546:	681b      	ldr	r3, [r3, #0]
 803c548:	4a84      	ldr	r2, [pc, #528]	; (803c75c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c54a:	4293      	cmp	r3, r2
 803c54c:	d00a      	beq.n	803c564 <SIMCOM_DMA_IrqHandler+0x8bc>
 803c54e:	4b77      	ldr	r3, [pc, #476]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c550:	681b      	ldr	r3, [r3, #0]
 803c552:	4a83      	ldr	r2, [pc, #524]	; (803c760 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c554:	4293      	cmp	r3, r2
 803c556:	d102      	bne.n	803c55e <SIMCOM_DMA_IrqHandler+0x8b6>
 803c558:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c55c:	e01e      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c55e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c562:	e01b      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c564:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c568:	e018      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c56a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c56e:	e015      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c570:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c574:	e012      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c576:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c57a:	e00f      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c57c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c580:	e00c      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c582:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c586:	e009      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c588:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c58c:	e006      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c58e:	2308      	movs	r3, #8
 803c590:	e004      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c592:	2308      	movs	r3, #8
 803c594:	e002      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c596:	2308      	movs	r3, #8
 803c598:	e000      	b.n	803c59c <SIMCOM_DMA_IrqHandler+0x8f4>
 803c59a:	2308      	movs	r3, #8
 803c59c:	4a71      	ldr	r2, [pc, #452]	; (803c764 <SIMCOM_DMA_IrqHandler+0xabc>)
 803c59e:	6093      	str	r3, [r2, #8]
 803c5a0:	e0e9      	b.n	803c776 <SIMCOM_DMA_IrqHandler+0xace>
 803c5a2:	4b62      	ldr	r3, [pc, #392]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5a4:	681b      	ldr	r3, [r3, #0]
 803c5a6:	461a      	mov	r2, r3
 803c5a8:	4b6f      	ldr	r3, [pc, #444]	; (803c768 <SIMCOM_DMA_IrqHandler+0xac0>)
 803c5aa:	429a      	cmp	r2, r3
 803c5ac:	d960      	bls.n	803c670 <SIMCOM_DMA_IrqHandler+0x9c8>
 803c5ae:	4b5f      	ldr	r3, [pc, #380]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5b0:	681b      	ldr	r3, [r3, #0]
 803c5b2:	4a60      	ldr	r2, [pc, #384]	; (803c734 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c5b4:	4293      	cmp	r3, r2
 803c5b6:	d057      	beq.n	803c668 <SIMCOM_DMA_IrqHandler+0x9c0>
 803c5b8:	4b5c      	ldr	r3, [pc, #368]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ba:	681b      	ldr	r3, [r3, #0]
 803c5bc:	4a5e      	ldr	r2, [pc, #376]	; (803c738 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c5be:	4293      	cmp	r3, r2
 803c5c0:	d050      	beq.n	803c664 <SIMCOM_DMA_IrqHandler+0x9bc>
 803c5c2:	4b5a      	ldr	r3, [pc, #360]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5c4:	681b      	ldr	r3, [r3, #0]
 803c5c6:	4a5d      	ldr	r2, [pc, #372]	; (803c73c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c5c8:	4293      	cmp	r3, r2
 803c5ca:	d049      	beq.n	803c660 <SIMCOM_DMA_IrqHandler+0x9b8>
 803c5cc:	4b57      	ldr	r3, [pc, #348]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ce:	681b      	ldr	r3, [r3, #0]
 803c5d0:	4a5b      	ldr	r2, [pc, #364]	; (803c740 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c5d2:	4293      	cmp	r3, r2
 803c5d4:	d042      	beq.n	803c65c <SIMCOM_DMA_IrqHandler+0x9b4>
 803c5d6:	4b55      	ldr	r3, [pc, #340]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5d8:	681b      	ldr	r3, [r3, #0]
 803c5da:	4a5a      	ldr	r2, [pc, #360]	; (803c744 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c5dc:	4293      	cmp	r3, r2
 803c5de:	d03a      	beq.n	803c656 <SIMCOM_DMA_IrqHandler+0x9ae>
 803c5e0:	4b52      	ldr	r3, [pc, #328]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5e2:	681b      	ldr	r3, [r3, #0]
 803c5e4:	4a58      	ldr	r2, [pc, #352]	; (803c748 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c5e6:	4293      	cmp	r3, r2
 803c5e8:	d032      	beq.n	803c650 <SIMCOM_DMA_IrqHandler+0x9a8>
 803c5ea:	4b50      	ldr	r3, [pc, #320]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5ec:	681b      	ldr	r3, [r3, #0]
 803c5ee:	4a57      	ldr	r2, [pc, #348]	; (803c74c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c5f0:	4293      	cmp	r3, r2
 803c5f2:	d02a      	beq.n	803c64a <SIMCOM_DMA_IrqHandler+0x9a2>
 803c5f4:	4b4d      	ldr	r3, [pc, #308]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c5f6:	681b      	ldr	r3, [r3, #0]
 803c5f8:	4a55      	ldr	r2, [pc, #340]	; (803c750 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c5fa:	4293      	cmp	r3, r2
 803c5fc:	d022      	beq.n	803c644 <SIMCOM_DMA_IrqHandler+0x99c>
 803c5fe:	4b4b      	ldr	r3, [pc, #300]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c600:	681b      	ldr	r3, [r3, #0]
 803c602:	4a54      	ldr	r2, [pc, #336]	; (803c754 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c604:	4293      	cmp	r3, r2
 803c606:	d01a      	beq.n	803c63e <SIMCOM_DMA_IrqHandler+0x996>
 803c608:	4b48      	ldr	r3, [pc, #288]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c60a:	681b      	ldr	r3, [r3, #0]
 803c60c:	4a52      	ldr	r2, [pc, #328]	; (803c758 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c60e:	4293      	cmp	r3, r2
 803c610:	d012      	beq.n	803c638 <SIMCOM_DMA_IrqHandler+0x990>
 803c612:	4b46      	ldr	r3, [pc, #280]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c614:	681b      	ldr	r3, [r3, #0]
 803c616:	4a51      	ldr	r2, [pc, #324]	; (803c75c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c618:	4293      	cmp	r3, r2
 803c61a:	d00a      	beq.n	803c632 <SIMCOM_DMA_IrqHandler+0x98a>
 803c61c:	4b43      	ldr	r3, [pc, #268]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c61e:	681b      	ldr	r3, [r3, #0]
 803c620:	4a4f      	ldr	r2, [pc, #316]	; (803c760 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c622:	4293      	cmp	r3, r2
 803c624:	d102      	bne.n	803c62c <SIMCOM_DMA_IrqHandler+0x984>
 803c626:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c62a:	e01e      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c62c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c630:	e01b      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c632:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c636:	e018      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c638:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c63c:	e015      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c63e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c642:	e012      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c644:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c648:	e00f      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c64a:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c64e:	e00c      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c650:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c654:	e009      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c656:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c65a:	e006      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c65c:	2308      	movs	r3, #8
 803c65e:	e004      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c660:	2308      	movs	r3, #8
 803c662:	e002      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c664:	2308      	movs	r3, #8
 803c666:	e000      	b.n	803c66a <SIMCOM_DMA_IrqHandler+0x9c2>
 803c668:	2308      	movs	r3, #8
 803c66a:	4a40      	ldr	r2, [pc, #256]	; (803c76c <SIMCOM_DMA_IrqHandler+0xac4>)
 803c66c:	60d3      	str	r3, [r2, #12]
 803c66e:	e082      	b.n	803c776 <SIMCOM_DMA_IrqHandler+0xace>
 803c670:	4b2e      	ldr	r3, [pc, #184]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c672:	681b      	ldr	r3, [r3, #0]
 803c674:	4a2f      	ldr	r2, [pc, #188]	; (803c734 <SIMCOM_DMA_IrqHandler+0xa8c>)
 803c676:	4293      	cmp	r3, r2
 803c678:	d07a      	beq.n	803c770 <SIMCOM_DMA_IrqHandler+0xac8>
 803c67a:	4b2c      	ldr	r3, [pc, #176]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c67c:	681b      	ldr	r3, [r3, #0]
 803c67e:	4a2e      	ldr	r2, [pc, #184]	; (803c738 <SIMCOM_DMA_IrqHandler+0xa90>)
 803c680:	4293      	cmp	r3, r2
 803c682:	d050      	beq.n	803c726 <SIMCOM_DMA_IrqHandler+0xa7e>
 803c684:	4b29      	ldr	r3, [pc, #164]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c686:	681b      	ldr	r3, [r3, #0]
 803c688:	4a2c      	ldr	r2, [pc, #176]	; (803c73c <SIMCOM_DMA_IrqHandler+0xa94>)
 803c68a:	4293      	cmp	r3, r2
 803c68c:	d049      	beq.n	803c722 <SIMCOM_DMA_IrqHandler+0xa7a>
 803c68e:	4b27      	ldr	r3, [pc, #156]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c690:	681b      	ldr	r3, [r3, #0]
 803c692:	4a2b      	ldr	r2, [pc, #172]	; (803c740 <SIMCOM_DMA_IrqHandler+0xa98>)
 803c694:	4293      	cmp	r3, r2
 803c696:	d042      	beq.n	803c71e <SIMCOM_DMA_IrqHandler+0xa76>
 803c698:	4b24      	ldr	r3, [pc, #144]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c69a:	681b      	ldr	r3, [r3, #0]
 803c69c:	4a29      	ldr	r2, [pc, #164]	; (803c744 <SIMCOM_DMA_IrqHandler+0xa9c>)
 803c69e:	4293      	cmp	r3, r2
 803c6a0:	d03a      	beq.n	803c718 <SIMCOM_DMA_IrqHandler+0xa70>
 803c6a2:	4b22      	ldr	r3, [pc, #136]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6a4:	681b      	ldr	r3, [r3, #0]
 803c6a6:	4a28      	ldr	r2, [pc, #160]	; (803c748 <SIMCOM_DMA_IrqHandler+0xaa0>)
 803c6a8:	4293      	cmp	r3, r2
 803c6aa:	d032      	beq.n	803c712 <SIMCOM_DMA_IrqHandler+0xa6a>
 803c6ac:	4b1f      	ldr	r3, [pc, #124]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6ae:	681b      	ldr	r3, [r3, #0]
 803c6b0:	4a26      	ldr	r2, [pc, #152]	; (803c74c <SIMCOM_DMA_IrqHandler+0xaa4>)
 803c6b2:	4293      	cmp	r3, r2
 803c6b4:	d02a      	beq.n	803c70c <SIMCOM_DMA_IrqHandler+0xa64>
 803c6b6:	4b1d      	ldr	r3, [pc, #116]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6b8:	681b      	ldr	r3, [r3, #0]
 803c6ba:	4a25      	ldr	r2, [pc, #148]	; (803c750 <SIMCOM_DMA_IrqHandler+0xaa8>)
 803c6bc:	4293      	cmp	r3, r2
 803c6be:	d022      	beq.n	803c706 <SIMCOM_DMA_IrqHandler+0xa5e>
 803c6c0:	4b1a      	ldr	r3, [pc, #104]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6c2:	681b      	ldr	r3, [r3, #0]
 803c6c4:	4a23      	ldr	r2, [pc, #140]	; (803c754 <SIMCOM_DMA_IrqHandler+0xaac>)
 803c6c6:	4293      	cmp	r3, r2
 803c6c8:	d01a      	beq.n	803c700 <SIMCOM_DMA_IrqHandler+0xa58>
 803c6ca:	4b18      	ldr	r3, [pc, #96]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6cc:	681b      	ldr	r3, [r3, #0]
 803c6ce:	4a22      	ldr	r2, [pc, #136]	; (803c758 <SIMCOM_DMA_IrqHandler+0xab0>)
 803c6d0:	4293      	cmp	r3, r2
 803c6d2:	d012      	beq.n	803c6fa <SIMCOM_DMA_IrqHandler+0xa52>
 803c6d4:	4b15      	ldr	r3, [pc, #84]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6d6:	681b      	ldr	r3, [r3, #0]
 803c6d8:	4a20      	ldr	r2, [pc, #128]	; (803c75c <SIMCOM_DMA_IrqHandler+0xab4>)
 803c6da:	4293      	cmp	r3, r2
 803c6dc:	d00a      	beq.n	803c6f4 <SIMCOM_DMA_IrqHandler+0xa4c>
 803c6de:	4b13      	ldr	r3, [pc, #76]	; (803c72c <SIMCOM_DMA_IrqHandler+0xa84>)
 803c6e0:	681b      	ldr	r3, [r3, #0]
 803c6e2:	4a1f      	ldr	r2, [pc, #124]	; (803c760 <SIMCOM_DMA_IrqHandler+0xab8>)
 803c6e4:	4293      	cmp	r3, r2
 803c6e6:	d102      	bne.n	803c6ee <SIMCOM_DMA_IrqHandler+0xa46>
 803c6e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c6ec:	e041      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 803c6f2:	e03e      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c6f8:	e03b      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c6fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c6fe:	e038      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c700:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 803c704:	e035      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c706:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c70a:	e032      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c70c:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c710:	e02f      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c712:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c716:	e02c      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c718:	f44f 7300 	mov.w	r3, #512	; 0x200
 803c71c:	e029      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c71e:	2308      	movs	r3, #8
 803c720:	e027      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c722:	2308      	movs	r3, #8
 803c724:	e025      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c726:	2308      	movs	r3, #8
 803c728:	e023      	b.n	803c772 <SIMCOM_DMA_IrqHandler+0xaca>
 803c72a:	bf00      	nop
 803c72c:	20008748 	.word	0x20008748
 803c730:	400260b8 	.word	0x400260b8
 803c734:	40026010 	.word	0x40026010
 803c738:	40026410 	.word	0x40026410
 803c73c:	40026070 	.word	0x40026070
 803c740:	40026470 	.word	0x40026470
 803c744:	40026028 	.word	0x40026028
 803c748:	40026428 	.word	0x40026428
 803c74c:	40026088 	.word	0x40026088
 803c750:	40026488 	.word	0x40026488
 803c754:	40026040 	.word	0x40026040
 803c758:	40026440 	.word	0x40026440
 803c75c:	400260a0 	.word	0x400260a0
 803c760:	400264a0 	.word	0x400264a0
 803c764:	40026400 	.word	0x40026400
 803c768:	40026058 	.word	0x40026058
 803c76c:	40026000 	.word	0x40026000
 803c770:	2308      	movs	r3, #8
 803c772:	4a96      	ldr	r2, [pc, #600]	; (803c9cc <SIMCOM_DMA_IrqHandler+0xd24>)
 803c774:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart1_rx));
 803c776:	4b96      	ldr	r3, [pc, #600]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c778:	681b      	ldr	r3, [r3, #0]
 803c77a:	461a      	mov	r2, r3
 803c77c:	4b95      	ldr	r3, [pc, #596]	; (803c9d4 <SIMCOM_DMA_IrqHandler+0xd2c>)
 803c77e:	429a      	cmp	r2, r3
 803c780:	d95c      	bls.n	803c83c <SIMCOM_DMA_IrqHandler+0xb94>
 803c782:	4b93      	ldr	r3, [pc, #588]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c784:	681b      	ldr	r3, [r3, #0]
 803c786:	4a94      	ldr	r2, [pc, #592]	; (803c9d8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c788:	4293      	cmp	r3, r2
 803c78a:	d053      	beq.n	803c834 <SIMCOM_DMA_IrqHandler+0xb8c>
 803c78c:	4b90      	ldr	r3, [pc, #576]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c78e:	681b      	ldr	r3, [r3, #0]
 803c790:	4a92      	ldr	r2, [pc, #584]	; (803c9dc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c792:	4293      	cmp	r3, r2
 803c794:	d04c      	beq.n	803c830 <SIMCOM_DMA_IrqHandler+0xb88>
 803c796:	4b8e      	ldr	r3, [pc, #568]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c798:	681b      	ldr	r3, [r3, #0]
 803c79a:	4a91      	ldr	r2, [pc, #580]	; (803c9e0 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c79c:	4293      	cmp	r3, r2
 803c79e:	d045      	beq.n	803c82c <SIMCOM_DMA_IrqHandler+0xb84>
 803c7a0:	4b8b      	ldr	r3, [pc, #556]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7a2:	681b      	ldr	r3, [r3, #0]
 803c7a4:	4a8f      	ldr	r2, [pc, #572]	; (803c9e4 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c7a6:	4293      	cmp	r3, r2
 803c7a8:	d03e      	beq.n	803c828 <SIMCOM_DMA_IrqHandler+0xb80>
 803c7aa:	4b89      	ldr	r3, [pc, #548]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ac:	681b      	ldr	r3, [r3, #0]
 803c7ae:	4a8e      	ldr	r2, [pc, #568]	; (803c9e8 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c7b0:	4293      	cmp	r3, r2
 803c7b2:	d037      	beq.n	803c824 <SIMCOM_DMA_IrqHandler+0xb7c>
 803c7b4:	4b86      	ldr	r3, [pc, #536]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7b6:	681b      	ldr	r3, [r3, #0]
 803c7b8:	4a8c      	ldr	r2, [pc, #560]	; (803c9ec <SIMCOM_DMA_IrqHandler+0xd44>)
 803c7ba:	4293      	cmp	r3, r2
 803c7bc:	d030      	beq.n	803c820 <SIMCOM_DMA_IrqHandler+0xb78>
 803c7be:	4b84      	ldr	r3, [pc, #528]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7c0:	681b      	ldr	r3, [r3, #0]
 803c7c2:	4a8b      	ldr	r2, [pc, #556]	; (803c9f0 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c7c4:	4293      	cmp	r3, r2
 803c7c6:	d029      	beq.n	803c81c <SIMCOM_DMA_IrqHandler+0xb74>
 803c7c8:	4b81      	ldr	r3, [pc, #516]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7ca:	681b      	ldr	r3, [r3, #0]
 803c7cc:	4a89      	ldr	r2, [pc, #548]	; (803c9f4 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c7ce:	4293      	cmp	r3, r2
 803c7d0:	d022      	beq.n	803c818 <SIMCOM_DMA_IrqHandler+0xb70>
 803c7d2:	4b7f      	ldr	r3, [pc, #508]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7d4:	681b      	ldr	r3, [r3, #0]
 803c7d6:	4a88      	ldr	r2, [pc, #544]	; (803c9f8 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c7d8:	4293      	cmp	r3, r2
 803c7da:	d01a      	beq.n	803c812 <SIMCOM_DMA_IrqHandler+0xb6a>
 803c7dc:	4b7c      	ldr	r3, [pc, #496]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7de:	681b      	ldr	r3, [r3, #0]
 803c7e0:	4a86      	ldr	r2, [pc, #536]	; (803c9fc <SIMCOM_DMA_IrqHandler+0xd54>)
 803c7e2:	4293      	cmp	r3, r2
 803c7e4:	d012      	beq.n	803c80c <SIMCOM_DMA_IrqHandler+0xb64>
 803c7e6:	4b7a      	ldr	r3, [pc, #488]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7e8:	681b      	ldr	r3, [r3, #0]
 803c7ea:	4a85      	ldr	r2, [pc, #532]	; (803ca00 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c7ec:	4293      	cmp	r3, r2
 803c7ee:	d00a      	beq.n	803c806 <SIMCOM_DMA_IrqHandler+0xb5e>
 803c7f0:	4b77      	ldr	r3, [pc, #476]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c7f2:	681b      	ldr	r3, [r3, #0]
 803c7f4:	4a83      	ldr	r2, [pc, #524]	; (803ca04 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c7f6:	4293      	cmp	r3, r2
 803c7f8:	d102      	bne.n	803c800 <SIMCOM_DMA_IrqHandler+0xb58>
 803c7fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c7fe:	e01a      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c800:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c804:	e017      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c806:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c80a:	e014      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c80c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c810:	e011      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c812:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c816:	e00e      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c818:	2340      	movs	r3, #64	; 0x40
 803c81a:	e00c      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c81c:	2340      	movs	r3, #64	; 0x40
 803c81e:	e00a      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c820:	2340      	movs	r3, #64	; 0x40
 803c822:	e008      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c824:	2340      	movs	r3, #64	; 0x40
 803c826:	e006      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c828:	2301      	movs	r3, #1
 803c82a:	e004      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c82c:	2301      	movs	r3, #1
 803c82e:	e002      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c830:	2301      	movs	r3, #1
 803c832:	e000      	b.n	803c836 <SIMCOM_DMA_IrqHandler+0xb8e>
 803c834:	2301      	movs	r3, #1
 803c836:	4a74      	ldr	r2, [pc, #464]	; (803ca08 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c838:	60d3      	str	r3, [r2, #12]
 803c83a:	e147      	b.n	803cacc <SIMCOM_DMA_IrqHandler+0xe24>
 803c83c:	4b64      	ldr	r3, [pc, #400]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c83e:	681b      	ldr	r3, [r3, #0]
 803c840:	461a      	mov	r2, r3
 803c842:	4b72      	ldr	r3, [pc, #456]	; (803ca0c <SIMCOM_DMA_IrqHandler+0xd64>)
 803c844:	429a      	cmp	r2, r3
 803c846:	d95c      	bls.n	803c902 <SIMCOM_DMA_IrqHandler+0xc5a>
 803c848:	4b61      	ldr	r3, [pc, #388]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c84a:	681b      	ldr	r3, [r3, #0]
 803c84c:	4a62      	ldr	r2, [pc, #392]	; (803c9d8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c84e:	4293      	cmp	r3, r2
 803c850:	d053      	beq.n	803c8fa <SIMCOM_DMA_IrqHandler+0xc52>
 803c852:	4b5f      	ldr	r3, [pc, #380]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c854:	681b      	ldr	r3, [r3, #0]
 803c856:	4a61      	ldr	r2, [pc, #388]	; (803c9dc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c858:	4293      	cmp	r3, r2
 803c85a:	d04c      	beq.n	803c8f6 <SIMCOM_DMA_IrqHandler+0xc4e>
 803c85c:	4b5c      	ldr	r3, [pc, #368]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c85e:	681b      	ldr	r3, [r3, #0]
 803c860:	4a5f      	ldr	r2, [pc, #380]	; (803c9e0 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c862:	4293      	cmp	r3, r2
 803c864:	d045      	beq.n	803c8f2 <SIMCOM_DMA_IrqHandler+0xc4a>
 803c866:	4b5a      	ldr	r3, [pc, #360]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c868:	681b      	ldr	r3, [r3, #0]
 803c86a:	4a5e      	ldr	r2, [pc, #376]	; (803c9e4 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c86c:	4293      	cmp	r3, r2
 803c86e:	d03e      	beq.n	803c8ee <SIMCOM_DMA_IrqHandler+0xc46>
 803c870:	4b57      	ldr	r3, [pc, #348]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c872:	681b      	ldr	r3, [r3, #0]
 803c874:	4a5c      	ldr	r2, [pc, #368]	; (803c9e8 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c876:	4293      	cmp	r3, r2
 803c878:	d037      	beq.n	803c8ea <SIMCOM_DMA_IrqHandler+0xc42>
 803c87a:	4b55      	ldr	r3, [pc, #340]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c87c:	681b      	ldr	r3, [r3, #0]
 803c87e:	4a5b      	ldr	r2, [pc, #364]	; (803c9ec <SIMCOM_DMA_IrqHandler+0xd44>)
 803c880:	4293      	cmp	r3, r2
 803c882:	d030      	beq.n	803c8e6 <SIMCOM_DMA_IrqHandler+0xc3e>
 803c884:	4b52      	ldr	r3, [pc, #328]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c886:	681b      	ldr	r3, [r3, #0]
 803c888:	4a59      	ldr	r2, [pc, #356]	; (803c9f0 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c88a:	4293      	cmp	r3, r2
 803c88c:	d029      	beq.n	803c8e2 <SIMCOM_DMA_IrqHandler+0xc3a>
 803c88e:	4b50      	ldr	r3, [pc, #320]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c890:	681b      	ldr	r3, [r3, #0]
 803c892:	4a58      	ldr	r2, [pc, #352]	; (803c9f4 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c894:	4293      	cmp	r3, r2
 803c896:	d022      	beq.n	803c8de <SIMCOM_DMA_IrqHandler+0xc36>
 803c898:	4b4d      	ldr	r3, [pc, #308]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c89a:	681b      	ldr	r3, [r3, #0]
 803c89c:	4a56      	ldr	r2, [pc, #344]	; (803c9f8 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c89e:	4293      	cmp	r3, r2
 803c8a0:	d01a      	beq.n	803c8d8 <SIMCOM_DMA_IrqHandler+0xc30>
 803c8a2:	4b4b      	ldr	r3, [pc, #300]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8a4:	681b      	ldr	r3, [r3, #0]
 803c8a6:	4a55      	ldr	r2, [pc, #340]	; (803c9fc <SIMCOM_DMA_IrqHandler+0xd54>)
 803c8a8:	4293      	cmp	r3, r2
 803c8aa:	d012      	beq.n	803c8d2 <SIMCOM_DMA_IrqHandler+0xc2a>
 803c8ac:	4b48      	ldr	r3, [pc, #288]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8ae:	681b      	ldr	r3, [r3, #0]
 803c8b0:	4a53      	ldr	r2, [pc, #332]	; (803ca00 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c8b2:	4293      	cmp	r3, r2
 803c8b4:	d00a      	beq.n	803c8cc <SIMCOM_DMA_IrqHandler+0xc24>
 803c8b6:	4b46      	ldr	r3, [pc, #280]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c8b8:	681b      	ldr	r3, [r3, #0]
 803c8ba:	4a52      	ldr	r2, [pc, #328]	; (803ca04 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c8bc:	4293      	cmp	r3, r2
 803c8be:	d102      	bne.n	803c8c6 <SIMCOM_DMA_IrqHandler+0xc1e>
 803c8c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8c4:	e01a      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c8ca:	e017      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8d0:	e014      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8d6:	e011      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c8dc:	e00e      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8de:	2340      	movs	r3, #64	; 0x40
 803c8e0:	e00c      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8e2:	2340      	movs	r3, #64	; 0x40
 803c8e4:	e00a      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8e6:	2340      	movs	r3, #64	; 0x40
 803c8e8:	e008      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8ea:	2340      	movs	r3, #64	; 0x40
 803c8ec:	e006      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8ee:	2301      	movs	r3, #1
 803c8f0:	e004      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8f2:	2301      	movs	r3, #1
 803c8f4:	e002      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8f6:	2301      	movs	r3, #1
 803c8f8:	e000      	b.n	803c8fc <SIMCOM_DMA_IrqHandler+0xc54>
 803c8fa:	2301      	movs	r3, #1
 803c8fc:	4a42      	ldr	r2, [pc, #264]	; (803ca08 <SIMCOM_DMA_IrqHandler+0xd60>)
 803c8fe:	6093      	str	r3, [r2, #8]
 803c900:	e0e4      	b.n	803cacc <SIMCOM_DMA_IrqHandler+0xe24>
 803c902:	4b33      	ldr	r3, [pc, #204]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c904:	681b      	ldr	r3, [r3, #0]
 803c906:	461a      	mov	r2, r3
 803c908:	4b41      	ldr	r3, [pc, #260]	; (803ca10 <SIMCOM_DMA_IrqHandler+0xd68>)
 803c90a:	429a      	cmp	r2, r3
 803c90c:	f240 8082 	bls.w	803ca14 <SIMCOM_DMA_IrqHandler+0xd6c>
 803c910:	4b2f      	ldr	r3, [pc, #188]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c912:	681b      	ldr	r3, [r3, #0]
 803c914:	4a30      	ldr	r2, [pc, #192]	; (803c9d8 <SIMCOM_DMA_IrqHandler+0xd30>)
 803c916:	4293      	cmp	r3, r2
 803c918:	d053      	beq.n	803c9c2 <SIMCOM_DMA_IrqHandler+0xd1a>
 803c91a:	4b2d      	ldr	r3, [pc, #180]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c91c:	681b      	ldr	r3, [r3, #0]
 803c91e:	4a2f      	ldr	r2, [pc, #188]	; (803c9dc <SIMCOM_DMA_IrqHandler+0xd34>)
 803c920:	4293      	cmp	r3, r2
 803c922:	d04c      	beq.n	803c9be <SIMCOM_DMA_IrqHandler+0xd16>
 803c924:	4b2a      	ldr	r3, [pc, #168]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c926:	681b      	ldr	r3, [r3, #0]
 803c928:	4a2d      	ldr	r2, [pc, #180]	; (803c9e0 <SIMCOM_DMA_IrqHandler+0xd38>)
 803c92a:	4293      	cmp	r3, r2
 803c92c:	d045      	beq.n	803c9ba <SIMCOM_DMA_IrqHandler+0xd12>
 803c92e:	4b28      	ldr	r3, [pc, #160]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c930:	681b      	ldr	r3, [r3, #0]
 803c932:	4a2c      	ldr	r2, [pc, #176]	; (803c9e4 <SIMCOM_DMA_IrqHandler+0xd3c>)
 803c934:	4293      	cmp	r3, r2
 803c936:	d03e      	beq.n	803c9b6 <SIMCOM_DMA_IrqHandler+0xd0e>
 803c938:	4b25      	ldr	r3, [pc, #148]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c93a:	681b      	ldr	r3, [r3, #0]
 803c93c:	4a2a      	ldr	r2, [pc, #168]	; (803c9e8 <SIMCOM_DMA_IrqHandler+0xd40>)
 803c93e:	4293      	cmp	r3, r2
 803c940:	d037      	beq.n	803c9b2 <SIMCOM_DMA_IrqHandler+0xd0a>
 803c942:	4b23      	ldr	r3, [pc, #140]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c944:	681b      	ldr	r3, [r3, #0]
 803c946:	4a29      	ldr	r2, [pc, #164]	; (803c9ec <SIMCOM_DMA_IrqHandler+0xd44>)
 803c948:	4293      	cmp	r3, r2
 803c94a:	d030      	beq.n	803c9ae <SIMCOM_DMA_IrqHandler+0xd06>
 803c94c:	4b20      	ldr	r3, [pc, #128]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c94e:	681b      	ldr	r3, [r3, #0]
 803c950:	4a27      	ldr	r2, [pc, #156]	; (803c9f0 <SIMCOM_DMA_IrqHandler+0xd48>)
 803c952:	4293      	cmp	r3, r2
 803c954:	d029      	beq.n	803c9aa <SIMCOM_DMA_IrqHandler+0xd02>
 803c956:	4b1e      	ldr	r3, [pc, #120]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c958:	681b      	ldr	r3, [r3, #0]
 803c95a:	4a26      	ldr	r2, [pc, #152]	; (803c9f4 <SIMCOM_DMA_IrqHandler+0xd4c>)
 803c95c:	4293      	cmp	r3, r2
 803c95e:	d022      	beq.n	803c9a6 <SIMCOM_DMA_IrqHandler+0xcfe>
 803c960:	4b1b      	ldr	r3, [pc, #108]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c962:	681b      	ldr	r3, [r3, #0]
 803c964:	4a24      	ldr	r2, [pc, #144]	; (803c9f8 <SIMCOM_DMA_IrqHandler+0xd50>)
 803c966:	4293      	cmp	r3, r2
 803c968:	d01a      	beq.n	803c9a0 <SIMCOM_DMA_IrqHandler+0xcf8>
 803c96a:	4b19      	ldr	r3, [pc, #100]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c96c:	681b      	ldr	r3, [r3, #0]
 803c96e:	4a23      	ldr	r2, [pc, #140]	; (803c9fc <SIMCOM_DMA_IrqHandler+0xd54>)
 803c970:	4293      	cmp	r3, r2
 803c972:	d012      	beq.n	803c99a <SIMCOM_DMA_IrqHandler+0xcf2>
 803c974:	4b16      	ldr	r3, [pc, #88]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c976:	681b      	ldr	r3, [r3, #0]
 803c978:	4a21      	ldr	r2, [pc, #132]	; (803ca00 <SIMCOM_DMA_IrqHandler+0xd58>)
 803c97a:	4293      	cmp	r3, r2
 803c97c:	d00a      	beq.n	803c994 <SIMCOM_DMA_IrqHandler+0xcec>
 803c97e:	4b14      	ldr	r3, [pc, #80]	; (803c9d0 <SIMCOM_DMA_IrqHandler+0xd28>)
 803c980:	681b      	ldr	r3, [r3, #0]
 803c982:	4a20      	ldr	r2, [pc, #128]	; (803ca04 <SIMCOM_DMA_IrqHandler+0xd5c>)
 803c984:	4293      	cmp	r3, r2
 803c986:	d102      	bne.n	803c98e <SIMCOM_DMA_IrqHandler+0xce6>
 803c988:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c98c:	e01a      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c98e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803c992:	e017      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c998:	e014      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c99a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c99e:	e011      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803c9a4:	e00e      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9a6:	2340      	movs	r3, #64	; 0x40
 803c9a8:	e00c      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9aa:	2340      	movs	r3, #64	; 0x40
 803c9ac:	e00a      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9ae:	2340      	movs	r3, #64	; 0x40
 803c9b0:	e008      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9b2:	2340      	movs	r3, #64	; 0x40
 803c9b4:	e006      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9b6:	2301      	movs	r3, #1
 803c9b8:	e004      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9ba:	2301      	movs	r3, #1
 803c9bc:	e002      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9be:	2301      	movs	r3, #1
 803c9c0:	e000      	b.n	803c9c4 <SIMCOM_DMA_IrqHandler+0xd1c>
 803c9c2:	2301      	movs	r3, #1
 803c9c4:	4a01      	ldr	r2, [pc, #4]	; (803c9cc <SIMCOM_DMA_IrqHandler+0xd24>)
 803c9c6:	60d3      	str	r3, [r2, #12]
 803c9c8:	e080      	b.n	803cacc <SIMCOM_DMA_IrqHandler+0xe24>
 803c9ca:	bf00      	nop
 803c9cc:	40026000 	.word	0x40026000
 803c9d0:	20008748 	.word	0x20008748
 803c9d4:	40026458 	.word	0x40026458
 803c9d8:	40026010 	.word	0x40026010
 803c9dc:	40026410 	.word	0x40026410
 803c9e0:	40026070 	.word	0x40026070
 803c9e4:	40026470 	.word	0x40026470
 803c9e8:	40026028 	.word	0x40026028
 803c9ec:	40026428 	.word	0x40026428
 803c9f0:	40026088 	.word	0x40026088
 803c9f4:	40026488 	.word	0x40026488
 803c9f8:	40026040 	.word	0x40026040
 803c9fc:	40026440 	.word	0x40026440
 803ca00:	400260a0 	.word	0x400260a0
 803ca04:	400264a0 	.word	0x400264a0
 803ca08:	40026400 	.word	0x40026400
 803ca0c:	400260b8 	.word	0x400260b8
 803ca10:	40026058 	.word	0x40026058
 803ca14:	4b95      	ldr	r3, [pc, #596]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca16:	681b      	ldr	r3, [r3, #0]
 803ca18:	4a95      	ldr	r2, [pc, #596]	; (803cc70 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803ca1a:	4293      	cmp	r3, r2
 803ca1c:	d053      	beq.n	803cac6 <SIMCOM_DMA_IrqHandler+0xe1e>
 803ca1e:	4b93      	ldr	r3, [pc, #588]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca20:	681b      	ldr	r3, [r3, #0]
 803ca22:	4a94      	ldr	r2, [pc, #592]	; (803cc74 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803ca24:	4293      	cmp	r3, r2
 803ca26:	d04c      	beq.n	803cac2 <SIMCOM_DMA_IrqHandler+0xe1a>
 803ca28:	4b90      	ldr	r3, [pc, #576]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca2a:	681b      	ldr	r3, [r3, #0]
 803ca2c:	4a92      	ldr	r2, [pc, #584]	; (803cc78 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803ca2e:	4293      	cmp	r3, r2
 803ca30:	d045      	beq.n	803cabe <SIMCOM_DMA_IrqHandler+0xe16>
 803ca32:	4b8e      	ldr	r3, [pc, #568]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca34:	681b      	ldr	r3, [r3, #0]
 803ca36:	4a91      	ldr	r2, [pc, #580]	; (803cc7c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803ca38:	4293      	cmp	r3, r2
 803ca3a:	d03e      	beq.n	803caba <SIMCOM_DMA_IrqHandler+0xe12>
 803ca3c:	4b8b      	ldr	r3, [pc, #556]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca3e:	681b      	ldr	r3, [r3, #0]
 803ca40:	4a8f      	ldr	r2, [pc, #572]	; (803cc80 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803ca42:	4293      	cmp	r3, r2
 803ca44:	d037      	beq.n	803cab6 <SIMCOM_DMA_IrqHandler+0xe0e>
 803ca46:	4b89      	ldr	r3, [pc, #548]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca48:	681b      	ldr	r3, [r3, #0]
 803ca4a:	4a8e      	ldr	r2, [pc, #568]	; (803cc84 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803ca4c:	4293      	cmp	r3, r2
 803ca4e:	d030      	beq.n	803cab2 <SIMCOM_DMA_IrqHandler+0xe0a>
 803ca50:	4b86      	ldr	r3, [pc, #536]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca52:	681b      	ldr	r3, [r3, #0]
 803ca54:	4a8c      	ldr	r2, [pc, #560]	; (803cc88 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803ca56:	4293      	cmp	r3, r2
 803ca58:	d029      	beq.n	803caae <SIMCOM_DMA_IrqHandler+0xe06>
 803ca5a:	4b84      	ldr	r3, [pc, #528]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca5c:	681b      	ldr	r3, [r3, #0]
 803ca5e:	4a8b      	ldr	r2, [pc, #556]	; (803cc8c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803ca60:	4293      	cmp	r3, r2
 803ca62:	d022      	beq.n	803caaa <SIMCOM_DMA_IrqHandler+0xe02>
 803ca64:	4b81      	ldr	r3, [pc, #516]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca66:	681b      	ldr	r3, [r3, #0]
 803ca68:	4a89      	ldr	r2, [pc, #548]	; (803cc90 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803ca6a:	4293      	cmp	r3, r2
 803ca6c:	d01a      	beq.n	803caa4 <SIMCOM_DMA_IrqHandler+0xdfc>
 803ca6e:	4b7f      	ldr	r3, [pc, #508]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca70:	681b      	ldr	r3, [r3, #0]
 803ca72:	4a88      	ldr	r2, [pc, #544]	; (803cc94 <SIMCOM_DMA_IrqHandler+0xfec>)
 803ca74:	4293      	cmp	r3, r2
 803ca76:	d012      	beq.n	803ca9e <SIMCOM_DMA_IrqHandler+0xdf6>
 803ca78:	4b7c      	ldr	r3, [pc, #496]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca7a:	681b      	ldr	r3, [r3, #0]
 803ca7c:	4a86      	ldr	r2, [pc, #536]	; (803cc98 <SIMCOM_DMA_IrqHandler+0xff0>)
 803ca7e:	4293      	cmp	r3, r2
 803ca80:	d00a      	beq.n	803ca98 <SIMCOM_DMA_IrqHandler+0xdf0>
 803ca82:	4b7a      	ldr	r3, [pc, #488]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803ca84:	681b      	ldr	r3, [r3, #0]
 803ca86:	4a85      	ldr	r2, [pc, #532]	; (803cc9c <SIMCOM_DMA_IrqHandler+0xff4>)
 803ca88:	4293      	cmp	r3, r2
 803ca8a:	d102      	bne.n	803ca92 <SIMCOM_DMA_IrqHandler+0xdea>
 803ca8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca90:	e01a      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 803ca96:	e017      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803ca9c:	e014      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803ca9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803caa2:	e011      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803caa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 803caa8:	e00e      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803caaa:	2340      	movs	r3, #64	; 0x40
 803caac:	e00c      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803caae:	2340      	movs	r3, #64	; 0x40
 803cab0:	e00a      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803cab2:	2340      	movs	r3, #64	; 0x40
 803cab4:	e008      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803cab6:	2340      	movs	r3, #64	; 0x40
 803cab8:	e006      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803caba:	2301      	movs	r3, #1
 803cabc:	e004      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803cabe:	2301      	movs	r3, #1
 803cac0:	e002      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803cac2:	2301      	movs	r3, #1
 803cac4:	e000      	b.n	803cac8 <SIMCOM_DMA_IrqHandler+0xe20>
 803cac6:	2301      	movs	r3, #1
 803cac8:	4a75      	ldr	r2, [pc, #468]	; (803cca0 <SIMCOM_DMA_IrqHandler+0xff8>)
 803caca:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));
 803cacc:	4b67      	ldr	r3, [pc, #412]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cace:	681b      	ldr	r3, [r3, #0]
 803cad0:	461a      	mov	r2, r3
 803cad2:	4b74      	ldr	r3, [pc, #464]	; (803cca4 <SIMCOM_DMA_IrqHandler+0xffc>)
 803cad4:	429a      	cmp	r2, r3
 803cad6:	d960      	bls.n	803cb9a <SIMCOM_DMA_IrqHandler+0xef2>
 803cad8:	4b64      	ldr	r3, [pc, #400]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cada:	681b      	ldr	r3, [r3, #0]
 803cadc:	4a64      	ldr	r2, [pc, #400]	; (803cc70 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803cade:	4293      	cmp	r3, r2
 803cae0:	d057      	beq.n	803cb92 <SIMCOM_DMA_IrqHandler+0xeea>
 803cae2:	4b62      	ldr	r3, [pc, #392]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cae4:	681b      	ldr	r3, [r3, #0]
 803cae6:	4a63      	ldr	r2, [pc, #396]	; (803cc74 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803cae8:	4293      	cmp	r3, r2
 803caea:	d050      	beq.n	803cb8e <SIMCOM_DMA_IrqHandler+0xee6>
 803caec:	4b5f      	ldr	r3, [pc, #380]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caee:	681b      	ldr	r3, [r3, #0]
 803caf0:	4a61      	ldr	r2, [pc, #388]	; (803cc78 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803caf2:	4293      	cmp	r3, r2
 803caf4:	d049      	beq.n	803cb8a <SIMCOM_DMA_IrqHandler+0xee2>
 803caf6:	4b5d      	ldr	r3, [pc, #372]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803caf8:	681b      	ldr	r3, [r3, #0]
 803cafa:	4a60      	ldr	r2, [pc, #384]	; (803cc7c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803cafc:	4293      	cmp	r3, r2
 803cafe:	d042      	beq.n	803cb86 <SIMCOM_DMA_IrqHandler+0xede>
 803cb00:	4b5a      	ldr	r3, [pc, #360]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb02:	681b      	ldr	r3, [r3, #0]
 803cb04:	4a5e      	ldr	r2, [pc, #376]	; (803cc80 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803cb06:	4293      	cmp	r3, r2
 803cb08:	d03a      	beq.n	803cb80 <SIMCOM_DMA_IrqHandler+0xed8>
 803cb0a:	4b58      	ldr	r3, [pc, #352]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb0c:	681b      	ldr	r3, [r3, #0]
 803cb0e:	4a5d      	ldr	r2, [pc, #372]	; (803cc84 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803cb10:	4293      	cmp	r3, r2
 803cb12:	d032      	beq.n	803cb7a <SIMCOM_DMA_IrqHandler+0xed2>
 803cb14:	4b55      	ldr	r3, [pc, #340]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb16:	681b      	ldr	r3, [r3, #0]
 803cb18:	4a5b      	ldr	r2, [pc, #364]	; (803cc88 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803cb1a:	4293      	cmp	r3, r2
 803cb1c:	d02a      	beq.n	803cb74 <SIMCOM_DMA_IrqHandler+0xecc>
 803cb1e:	4b53      	ldr	r3, [pc, #332]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb20:	681b      	ldr	r3, [r3, #0]
 803cb22:	4a5a      	ldr	r2, [pc, #360]	; (803cc8c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803cb24:	4293      	cmp	r3, r2
 803cb26:	d022      	beq.n	803cb6e <SIMCOM_DMA_IrqHandler+0xec6>
 803cb28:	4b50      	ldr	r3, [pc, #320]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb2a:	681b      	ldr	r3, [r3, #0]
 803cb2c:	4a58      	ldr	r2, [pc, #352]	; (803cc90 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803cb2e:	4293      	cmp	r3, r2
 803cb30:	d01a      	beq.n	803cb68 <SIMCOM_DMA_IrqHandler+0xec0>
 803cb32:	4b4e      	ldr	r3, [pc, #312]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb34:	681b      	ldr	r3, [r3, #0]
 803cb36:	4a57      	ldr	r2, [pc, #348]	; (803cc94 <SIMCOM_DMA_IrqHandler+0xfec>)
 803cb38:	4293      	cmp	r3, r2
 803cb3a:	d012      	beq.n	803cb62 <SIMCOM_DMA_IrqHandler+0xeba>
 803cb3c:	4b4b      	ldr	r3, [pc, #300]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb3e:	681b      	ldr	r3, [r3, #0]
 803cb40:	4a55      	ldr	r2, [pc, #340]	; (803cc98 <SIMCOM_DMA_IrqHandler+0xff0>)
 803cb42:	4293      	cmp	r3, r2
 803cb44:	d00a      	beq.n	803cb5c <SIMCOM_DMA_IrqHandler+0xeb4>
 803cb46:	4b49      	ldr	r3, [pc, #292]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb48:	681b      	ldr	r3, [r3, #0]
 803cb4a:	4a54      	ldr	r2, [pc, #336]	; (803cc9c <SIMCOM_DMA_IrqHandler+0xff4>)
 803cb4c:	4293      	cmp	r3, r2
 803cb4e:	d102      	bne.n	803cb56 <SIMCOM_DMA_IrqHandler+0xeae>
 803cb50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb54:	e01e      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cb5a:	e01b      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb60:	e018      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb62:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb66:	e015      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cb6c:	e012      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb72:	e00f      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb74:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb78:	e00c      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb7e:	e009      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb80:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cb84:	e006      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb86:	2304      	movs	r3, #4
 803cb88:	e004      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb8a:	2304      	movs	r3, #4
 803cb8c:	e002      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb8e:	2304      	movs	r3, #4
 803cb90:	e000      	b.n	803cb94 <SIMCOM_DMA_IrqHandler+0xeec>
 803cb92:	2304      	movs	r3, #4
 803cb94:	4a44      	ldr	r2, [pc, #272]	; (803cca8 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cb96:	60d3      	str	r3, [r2, #12]
 803cb98:	e151      	b.n	803ce3e <SIMCOM_DMA_IrqHandler+0x1196>
 803cb9a:	4b34      	ldr	r3, [pc, #208]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cb9c:	681b      	ldr	r3, [r3, #0]
 803cb9e:	461a      	mov	r2, r3
 803cba0:	4b42      	ldr	r3, [pc, #264]	; (803ccac <SIMCOM_DMA_IrqHandler+0x1004>)
 803cba2:	429a      	cmp	r2, r3
 803cba4:	f240 8084 	bls.w	803ccb0 <SIMCOM_DMA_IrqHandler+0x1008>
 803cba8:	4b30      	ldr	r3, [pc, #192]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbaa:	681b      	ldr	r3, [r3, #0]
 803cbac:	4a30      	ldr	r2, [pc, #192]	; (803cc70 <SIMCOM_DMA_IrqHandler+0xfc8>)
 803cbae:	4293      	cmp	r3, r2
 803cbb0:	d057      	beq.n	803cc62 <SIMCOM_DMA_IrqHandler+0xfba>
 803cbb2:	4b2e      	ldr	r3, [pc, #184]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbb4:	681b      	ldr	r3, [r3, #0]
 803cbb6:	4a2f      	ldr	r2, [pc, #188]	; (803cc74 <SIMCOM_DMA_IrqHandler+0xfcc>)
 803cbb8:	4293      	cmp	r3, r2
 803cbba:	d050      	beq.n	803cc5e <SIMCOM_DMA_IrqHandler+0xfb6>
 803cbbc:	4b2b      	ldr	r3, [pc, #172]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbbe:	681b      	ldr	r3, [r3, #0]
 803cbc0:	4a2d      	ldr	r2, [pc, #180]	; (803cc78 <SIMCOM_DMA_IrqHandler+0xfd0>)
 803cbc2:	4293      	cmp	r3, r2
 803cbc4:	d049      	beq.n	803cc5a <SIMCOM_DMA_IrqHandler+0xfb2>
 803cbc6:	4b29      	ldr	r3, [pc, #164]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbc8:	681b      	ldr	r3, [r3, #0]
 803cbca:	4a2c      	ldr	r2, [pc, #176]	; (803cc7c <SIMCOM_DMA_IrqHandler+0xfd4>)
 803cbcc:	4293      	cmp	r3, r2
 803cbce:	d042      	beq.n	803cc56 <SIMCOM_DMA_IrqHandler+0xfae>
 803cbd0:	4b26      	ldr	r3, [pc, #152]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbd2:	681b      	ldr	r3, [r3, #0]
 803cbd4:	4a2a      	ldr	r2, [pc, #168]	; (803cc80 <SIMCOM_DMA_IrqHandler+0xfd8>)
 803cbd6:	4293      	cmp	r3, r2
 803cbd8:	d03a      	beq.n	803cc50 <SIMCOM_DMA_IrqHandler+0xfa8>
 803cbda:	4b24      	ldr	r3, [pc, #144]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbdc:	681b      	ldr	r3, [r3, #0]
 803cbde:	4a29      	ldr	r2, [pc, #164]	; (803cc84 <SIMCOM_DMA_IrqHandler+0xfdc>)
 803cbe0:	4293      	cmp	r3, r2
 803cbe2:	d032      	beq.n	803cc4a <SIMCOM_DMA_IrqHandler+0xfa2>
 803cbe4:	4b21      	ldr	r3, [pc, #132]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbe6:	681b      	ldr	r3, [r3, #0]
 803cbe8:	4a27      	ldr	r2, [pc, #156]	; (803cc88 <SIMCOM_DMA_IrqHandler+0xfe0>)
 803cbea:	4293      	cmp	r3, r2
 803cbec:	d02a      	beq.n	803cc44 <SIMCOM_DMA_IrqHandler+0xf9c>
 803cbee:	4b1f      	ldr	r3, [pc, #124]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbf0:	681b      	ldr	r3, [r3, #0]
 803cbf2:	4a26      	ldr	r2, [pc, #152]	; (803cc8c <SIMCOM_DMA_IrqHandler+0xfe4>)
 803cbf4:	4293      	cmp	r3, r2
 803cbf6:	d022      	beq.n	803cc3e <SIMCOM_DMA_IrqHandler+0xf96>
 803cbf8:	4b1c      	ldr	r3, [pc, #112]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cbfa:	681b      	ldr	r3, [r3, #0]
 803cbfc:	4a24      	ldr	r2, [pc, #144]	; (803cc90 <SIMCOM_DMA_IrqHandler+0xfe8>)
 803cbfe:	4293      	cmp	r3, r2
 803cc00:	d01a      	beq.n	803cc38 <SIMCOM_DMA_IrqHandler+0xf90>
 803cc02:	4b1a      	ldr	r3, [pc, #104]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cc04:	681b      	ldr	r3, [r3, #0]
 803cc06:	4a23      	ldr	r2, [pc, #140]	; (803cc94 <SIMCOM_DMA_IrqHandler+0xfec>)
 803cc08:	4293      	cmp	r3, r2
 803cc0a:	d012      	beq.n	803cc32 <SIMCOM_DMA_IrqHandler+0xf8a>
 803cc0c:	4b17      	ldr	r3, [pc, #92]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cc0e:	681b      	ldr	r3, [r3, #0]
 803cc10:	4a21      	ldr	r2, [pc, #132]	; (803cc98 <SIMCOM_DMA_IrqHandler+0xff0>)
 803cc12:	4293      	cmp	r3, r2
 803cc14:	d00a      	beq.n	803cc2c <SIMCOM_DMA_IrqHandler+0xf84>
 803cc16:	4b15      	ldr	r3, [pc, #84]	; (803cc6c <SIMCOM_DMA_IrqHandler+0xfc4>)
 803cc18:	681b      	ldr	r3, [r3, #0]
 803cc1a:	4a20      	ldr	r2, [pc, #128]	; (803cc9c <SIMCOM_DMA_IrqHandler+0xff4>)
 803cc1c:	4293      	cmp	r3, r2
 803cc1e:	d102      	bne.n	803cc26 <SIMCOM_DMA_IrqHandler+0xf7e>
 803cc20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc24:	e01e      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cc2a:	e01b      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc2c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc30:	e018      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc36:	e015      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cc3c:	e012      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc42:	e00f      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc44:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc48:	e00c      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc4e:	e009      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc50:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cc54:	e006      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc56:	2304      	movs	r3, #4
 803cc58:	e004      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc5a:	2304      	movs	r3, #4
 803cc5c:	e002      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc5e:	2304      	movs	r3, #4
 803cc60:	e000      	b.n	803cc64 <SIMCOM_DMA_IrqHandler+0xfbc>
 803cc62:	2304      	movs	r3, #4
 803cc64:	4a10      	ldr	r2, [pc, #64]	; (803cca8 <SIMCOM_DMA_IrqHandler+0x1000>)
 803cc66:	6093      	str	r3, [r2, #8]
 803cc68:	e0e9      	b.n	803ce3e <SIMCOM_DMA_IrqHandler+0x1196>
 803cc6a:	bf00      	nop
 803cc6c:	20008748 	.word	0x20008748
 803cc70:	40026010 	.word	0x40026010
 803cc74:	40026410 	.word	0x40026410
 803cc78:	40026070 	.word	0x40026070
 803cc7c:	40026470 	.word	0x40026470
 803cc80:	40026028 	.word	0x40026028
 803cc84:	40026428 	.word	0x40026428
 803cc88:	40026088 	.word	0x40026088
 803cc8c:	40026488 	.word	0x40026488
 803cc90:	40026040 	.word	0x40026040
 803cc94:	40026440 	.word	0x40026440
 803cc98:	400260a0 	.word	0x400260a0
 803cc9c:	400264a0 	.word	0x400264a0
 803cca0:	40026000 	.word	0x40026000
 803cca4:	40026458 	.word	0x40026458
 803cca8:	40026400 	.word	0x40026400
 803ccac:	400260b8 	.word	0x400260b8
 803ccb0:	4b66      	ldr	r3, [pc, #408]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccb2:	681b      	ldr	r3, [r3, #0]
 803ccb4:	461a      	mov	r2, r3
 803ccb6:	4b66      	ldr	r3, [pc, #408]	; (803ce50 <SIMCOM_DMA_IrqHandler+0x11a8>)
 803ccb8:	429a      	cmp	r2, r3
 803ccba:	d960      	bls.n	803cd7e <SIMCOM_DMA_IrqHandler+0x10d6>
 803ccbc:	4b63      	ldr	r3, [pc, #396]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccbe:	681b      	ldr	r3, [r3, #0]
 803ccc0:	4a64      	ldr	r2, [pc, #400]	; (803ce54 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803ccc2:	4293      	cmp	r3, r2
 803ccc4:	d057      	beq.n	803cd76 <SIMCOM_DMA_IrqHandler+0x10ce>
 803ccc6:	4b61      	ldr	r3, [pc, #388]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccc8:	681b      	ldr	r3, [r3, #0]
 803ccca:	4a63      	ldr	r2, [pc, #396]	; (803ce58 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803cccc:	4293      	cmp	r3, r2
 803ccce:	d050      	beq.n	803cd72 <SIMCOM_DMA_IrqHandler+0x10ca>
 803ccd0:	4b5e      	ldr	r3, [pc, #376]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccd2:	681b      	ldr	r3, [r3, #0]
 803ccd4:	4a61      	ldr	r2, [pc, #388]	; (803ce5c <SIMCOM_DMA_IrqHandler+0x11b4>)
 803ccd6:	4293      	cmp	r3, r2
 803ccd8:	d049      	beq.n	803cd6e <SIMCOM_DMA_IrqHandler+0x10c6>
 803ccda:	4b5c      	ldr	r3, [pc, #368]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccdc:	681b      	ldr	r3, [r3, #0]
 803ccde:	4a60      	ldr	r2, [pc, #384]	; (803ce60 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803cce0:	4293      	cmp	r3, r2
 803cce2:	d042      	beq.n	803cd6a <SIMCOM_DMA_IrqHandler+0x10c2>
 803cce4:	4b59      	ldr	r3, [pc, #356]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cce6:	681b      	ldr	r3, [r3, #0]
 803cce8:	4a5e      	ldr	r2, [pc, #376]	; (803ce64 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803ccea:	4293      	cmp	r3, r2
 803ccec:	d03a      	beq.n	803cd64 <SIMCOM_DMA_IrqHandler+0x10bc>
 803ccee:	4b57      	ldr	r3, [pc, #348]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccf0:	681b      	ldr	r3, [r3, #0]
 803ccf2:	4a5d      	ldr	r2, [pc, #372]	; (803ce68 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803ccf4:	4293      	cmp	r3, r2
 803ccf6:	d032      	beq.n	803cd5e <SIMCOM_DMA_IrqHandler+0x10b6>
 803ccf8:	4b54      	ldr	r3, [pc, #336]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803ccfa:	681b      	ldr	r3, [r3, #0]
 803ccfc:	4a5b      	ldr	r2, [pc, #364]	; (803ce6c <SIMCOM_DMA_IrqHandler+0x11c4>)
 803ccfe:	4293      	cmp	r3, r2
 803cd00:	d02a      	beq.n	803cd58 <SIMCOM_DMA_IrqHandler+0x10b0>
 803cd02:	4b52      	ldr	r3, [pc, #328]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd04:	681b      	ldr	r3, [r3, #0]
 803cd06:	4a5a      	ldr	r2, [pc, #360]	; (803ce70 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803cd08:	4293      	cmp	r3, r2
 803cd0a:	d022      	beq.n	803cd52 <SIMCOM_DMA_IrqHandler+0x10aa>
 803cd0c:	4b4f      	ldr	r3, [pc, #316]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd0e:	681b      	ldr	r3, [r3, #0]
 803cd10:	4a58      	ldr	r2, [pc, #352]	; (803ce74 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803cd12:	4293      	cmp	r3, r2
 803cd14:	d01a      	beq.n	803cd4c <SIMCOM_DMA_IrqHandler+0x10a4>
 803cd16:	4b4d      	ldr	r3, [pc, #308]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd18:	681b      	ldr	r3, [r3, #0]
 803cd1a:	4a57      	ldr	r2, [pc, #348]	; (803ce78 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803cd1c:	4293      	cmp	r3, r2
 803cd1e:	d012      	beq.n	803cd46 <SIMCOM_DMA_IrqHandler+0x109e>
 803cd20:	4b4a      	ldr	r3, [pc, #296]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd22:	681b      	ldr	r3, [r3, #0]
 803cd24:	4a55      	ldr	r2, [pc, #340]	; (803ce7c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803cd26:	4293      	cmp	r3, r2
 803cd28:	d00a      	beq.n	803cd40 <SIMCOM_DMA_IrqHandler+0x1098>
 803cd2a:	4b48      	ldr	r3, [pc, #288]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd2c:	681b      	ldr	r3, [r3, #0]
 803cd2e:	4a54      	ldr	r2, [pc, #336]	; (803ce80 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803cd30:	4293      	cmp	r3, r2
 803cd32:	d102      	bne.n	803cd3a <SIMCOM_DMA_IrqHandler+0x1092>
 803cd34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd38:	e01e      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803cd3e:	e01b      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd44:	e018      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd46:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd4a:	e015      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cd50:	e012      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd52:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd56:	e00f      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd58:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd5c:	e00c      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd62:	e009      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd64:	f44f 7380 	mov.w	r3, #256	; 0x100
 803cd68:	e006      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd6a:	2304      	movs	r3, #4
 803cd6c:	e004      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd6e:	2304      	movs	r3, #4
 803cd70:	e002      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd72:	2304      	movs	r3, #4
 803cd74:	e000      	b.n	803cd78 <SIMCOM_DMA_IrqHandler+0x10d0>
 803cd76:	2304      	movs	r3, #4
 803cd78:	4a42      	ldr	r2, [pc, #264]	; (803ce84 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803cd7a:	60d3      	str	r3, [r2, #12]
 803cd7c:	e05f      	b.n	803ce3e <SIMCOM_DMA_IrqHandler+0x1196>
 803cd7e:	4b33      	ldr	r3, [pc, #204]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd80:	681b      	ldr	r3, [r3, #0]
 803cd82:	4a34      	ldr	r2, [pc, #208]	; (803ce54 <SIMCOM_DMA_IrqHandler+0x11ac>)
 803cd84:	4293      	cmp	r3, r2
 803cd86:	d057      	beq.n	803ce38 <SIMCOM_DMA_IrqHandler+0x1190>
 803cd88:	4b30      	ldr	r3, [pc, #192]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd8a:	681b      	ldr	r3, [r3, #0]
 803cd8c:	4a32      	ldr	r2, [pc, #200]	; (803ce58 <SIMCOM_DMA_IrqHandler+0x11b0>)
 803cd8e:	4293      	cmp	r3, r2
 803cd90:	d050      	beq.n	803ce34 <SIMCOM_DMA_IrqHandler+0x118c>
 803cd92:	4b2e      	ldr	r3, [pc, #184]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd94:	681b      	ldr	r3, [r3, #0]
 803cd96:	4a31      	ldr	r2, [pc, #196]	; (803ce5c <SIMCOM_DMA_IrqHandler+0x11b4>)
 803cd98:	4293      	cmp	r3, r2
 803cd9a:	d049      	beq.n	803ce30 <SIMCOM_DMA_IrqHandler+0x1188>
 803cd9c:	4b2b      	ldr	r3, [pc, #172]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cd9e:	681b      	ldr	r3, [r3, #0]
 803cda0:	4a2f      	ldr	r2, [pc, #188]	; (803ce60 <SIMCOM_DMA_IrqHandler+0x11b8>)
 803cda2:	4293      	cmp	r3, r2
 803cda4:	d042      	beq.n	803ce2c <SIMCOM_DMA_IrqHandler+0x1184>
 803cda6:	4b29      	ldr	r3, [pc, #164]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cda8:	681b      	ldr	r3, [r3, #0]
 803cdaa:	4a2e      	ldr	r2, [pc, #184]	; (803ce64 <SIMCOM_DMA_IrqHandler+0x11bc>)
 803cdac:	4293      	cmp	r3, r2
 803cdae:	d03a      	beq.n	803ce26 <SIMCOM_DMA_IrqHandler+0x117e>
 803cdb0:	4b26      	ldr	r3, [pc, #152]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdb2:	681b      	ldr	r3, [r3, #0]
 803cdb4:	4a2c      	ldr	r2, [pc, #176]	; (803ce68 <SIMCOM_DMA_IrqHandler+0x11c0>)
 803cdb6:	4293      	cmp	r3, r2
 803cdb8:	d032      	beq.n	803ce20 <SIMCOM_DMA_IrqHandler+0x1178>
 803cdba:	4b24      	ldr	r3, [pc, #144]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdbc:	681b      	ldr	r3, [r3, #0]
 803cdbe:	4a2b      	ldr	r2, [pc, #172]	; (803ce6c <SIMCOM_DMA_IrqHandler+0x11c4>)
 803cdc0:	4293      	cmp	r3, r2
 803cdc2:	d02a      	beq.n	803ce1a <SIMCOM_DMA_IrqHandler+0x1172>
 803cdc4:	4b21      	ldr	r3, [pc, #132]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdc6:	681b      	ldr	r3, [r3, #0]
 803cdc8:	4a29      	ldr	r2, [pc, #164]	; (803ce70 <SIMCOM_DMA_IrqHandler+0x11c8>)
 803cdca:	4293      	cmp	r3, r2
 803cdcc:	d022      	beq.n	803ce14 <SIMCOM_DMA_IrqHandler+0x116c>
 803cdce:	4b1f      	ldr	r3, [pc, #124]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdd0:	681b      	ldr	r3, [r3, #0]
 803cdd2:	4a28      	ldr	r2, [pc, #160]	; (803ce74 <SIMCOM_DMA_IrqHandler+0x11cc>)
 803cdd4:	4293      	cmp	r3, r2
 803cdd6:	d01a      	beq.n	803ce0e <SIMCOM_DMA_IrqHandler+0x1166>
 803cdd8:	4b1c      	ldr	r3, [pc, #112]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdda:	681b      	ldr	r3, [r3, #0]
 803cddc:	4a26      	ldr	r2, [pc, #152]	; (803ce78 <SIMCOM_DMA_IrqHandler+0x11d0>)
 803cdde:	4293      	cmp	r3, r2
 803cde0:	d012      	beq.n	803ce08 <SIMCOM_DMA_IrqHandler+0x1160>
 803cde2:	4b1a      	ldr	r3, [pc, #104]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cde4:	681b      	ldr	r3, [r3, #0]
 803cde6:	4a25      	ldr	r2, [pc, #148]	; (803ce7c <SIMCOM_DMA_IrqHandler+0x11d4>)
 803cde8:	4293      	cmp	r3, r2
 803cdea:	d00a      	beq.n	803ce02 <SIMCOM_DMA_IrqHandler+0x115a>
 803cdec:	4b17      	ldr	r3, [pc, #92]	; (803ce4c <SIMCOM_DMA_IrqHandler+0x11a4>)
 803cdee:	681b      	ldr	r3, [r3, #0]
 803cdf0:	4a23      	ldr	r2, [pc, #140]	; (803ce80 <SIMCOM_DMA_IrqHandler+0x11d8>)
 803cdf2:	4293      	cmp	r3, r2
 803cdf4:	d102      	bne.n	803cdfc <SIMCOM_DMA_IrqHandler+0x1154>
 803cdf6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803cdfa:	e01e      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803cdfc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 803ce00:	e01b      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce02:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ce06:	e018      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce08:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ce0c:	e015      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 803ce12:	e012      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce14:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ce18:	e00f      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ce1e:	e00c      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce20:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ce24:	e009      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce26:	f44f 7380 	mov.w	r3, #256	; 0x100
 803ce2a:	e006      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce2c:	2304      	movs	r3, #4
 803ce2e:	e004      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce30:	2304      	movs	r3, #4
 803ce32:	e002      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce34:	2304      	movs	r3, #4
 803ce36:	e000      	b.n	803ce3a <SIMCOM_DMA_IrqHandler+0x1192>
 803ce38:	2304      	movs	r3, #4
 803ce3a:	4a12      	ldr	r2, [pc, #72]	; (803ce84 <SIMCOM_DMA_IrqHandler+0x11dc>)
 803ce3c:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803ce3e:	2280      	movs	r2, #128	; 0x80
 803ce40:	4911      	ldr	r1, [pc, #68]	; (803ce88 <SIMCOM_DMA_IrqHandler+0x11e0>)
 803ce42:	4812      	ldr	r0, [pc, #72]	; (803ce8c <SIMCOM_DMA_IrqHandler+0x11e4>)
 803ce44:	f7f9 fbf8 	bl	8036638 <HAL_UART_Receive_DMA>
}
 803ce48:	bf00      	nop
 803ce4a:	bd80      	pop	{r7, pc}
 803ce4c:	20008748 	.word	0x20008748
 803ce50:	40026058 	.word	0x40026058
 803ce54:	40026010 	.word	0x40026010
 803ce58:	40026410 	.word	0x40026410
 803ce5c:	40026070 	.word	0x40026070
 803ce60:	40026470 	.word	0x40026470
 803ce64:	40026028 	.word	0x40026028
 803ce68:	40026428 	.word	0x40026428
 803ce6c:	40026088 	.word	0x40026088
 803ce70:	40026488 	.word	0x40026488
 803ce74:	40026040 	.word	0x40026040
 803ce78:	40026440 	.word	0x40026440
 803ce7c:	400260a0 	.word	0x400260a0
 803ce80:	400264a0 	.word	0x400264a0
 803ce84:	40026000 	.word	0x40026000
 803ce88:	20007fd4 	.word	0x20007fd4
 803ce8c:	200087ac 	.word	0x200087ac

0803ce90 <SIMCOM_DMA_Init>:

void SIMCOM_DMA_Init(void) {
 803ce90:	b580      	push	{r7, lr}
 803ce92:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // enable idle line interrupt
 803ce94:	4b0f      	ldr	r3, [pc, #60]	; (803ced4 <SIMCOM_DMA_Init+0x44>)
 803ce96:	681b      	ldr	r3, [r3, #0]
 803ce98:	68da      	ldr	r2, [r3, #12]
 803ce9a:	4b0e      	ldr	r3, [pc, #56]	; (803ced4 <SIMCOM_DMA_Init+0x44>)
 803ce9c:	681b      	ldr	r3, [r3, #0]
 803ce9e:	f042 0210 	orr.w	r2, r2, #16
 803cea2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 803cea4:	4b0c      	ldr	r3, [pc, #48]	; (803ced8 <SIMCOM_DMA_Init+0x48>)
 803cea6:	681b      	ldr	r3, [r3, #0]
 803cea8:	681a      	ldr	r2, [r3, #0]
 803ceaa:	4b0b      	ldr	r3, [pc, #44]	; (803ced8 <SIMCOM_DMA_Init+0x48>)
 803ceac:	681b      	ldr	r3, [r3, #0]
 803ceae:	f042 0210 	orr.w	r2, r2, #16
 803ceb2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);    // enable half complete interrupt
 803ceb4:	4b08      	ldr	r3, [pc, #32]	; (803ced8 <SIMCOM_DMA_Init+0x48>)
 803ceb6:	681b      	ldr	r3, [r3, #0]
 803ceb8:	681a      	ldr	r2, [r3, #0]
 803ceba:	4b07      	ldr	r3, [pc, #28]	; (803ced8 <SIMCOM_DMA_Init+0x48>)
 803cebc:	681b      	ldr	r3, [r3, #0]
 803cebe:	f042 0208 	orr.w	r2, r2, #8
 803cec2:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 803cec4:	2280      	movs	r2, #128	; 0x80
 803cec6:	4905      	ldr	r1, [pc, #20]	; (803cedc <SIMCOM_DMA_Init+0x4c>)
 803cec8:	4802      	ldr	r0, [pc, #8]	; (803ced4 <SIMCOM_DMA_Init+0x44>)
 803ceca:	f7f9 fbb5 	bl	8036638 <HAL_UART_Receive_DMA>
}
 803cece:	bf00      	nop
 803ced0:	bd80      	pop	{r7, pc}
 803ced2:	bf00      	nop
 803ced4:	200087ac 	.word	0x200087ac
 803ced8:	20008748 	.word	0x20008748
 803cedc:	20007fd4 	.word	0x20007fd4

0803cee0 <SIMCOM_Check_Buffer>:

static void SIMCOM_Check_Buffer(void) {
 803cee0:	b580      	push	{r7, lr}
 803cee2:	b082      	sub	sp, #8
 803cee4:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = SIMCOM_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 803cee6:	4b1e      	ldr	r3, [pc, #120]	; (803cf60 <SIMCOM_Check_Buffer+0x80>)
 803cee8:	681b      	ldr	r3, [r3, #0]
 803ceea:	685b      	ldr	r3, [r3, #4]
 803ceec:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803cef0:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 803cef2:	4b1c      	ldr	r3, [pc, #112]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cef4:	681b      	ldr	r3, [r3, #0]
 803cef6:	687a      	ldr	r2, [r7, #4]
 803cef8:	429a      	cmp	r2, r3
 803cefa:	d023      	beq.n	803cf44 <SIMCOM_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 803cefc:	4b19      	ldr	r3, [pc, #100]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cefe:	681b      	ldr	r3, [r3, #0]
 803cf00:	687a      	ldr	r2, [r7, #4]
 803cf02:	429a      	cmp	r2, r3
 803cf04:	d90b      	bls.n	803cf1e <SIMCOM_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], pos - old_pos);
 803cf06:	4b17      	ldr	r3, [pc, #92]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf08:	681b      	ldr	r3, [r3, #0]
 803cf0a:	4a17      	ldr	r2, [pc, #92]	; (803cf68 <SIMCOM_Check_Buffer+0x88>)
 803cf0c:	1898      	adds	r0, r3, r2
 803cf0e:	4b15      	ldr	r3, [pc, #84]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf10:	681b      	ldr	r3, [r3, #0]
 803cf12:	687a      	ldr	r2, [r7, #4]
 803cf14:	1ad3      	subs	r3, r2, r3
 803cf16:	4619      	mov	r1, r3
 803cf18:	f000 f828 	bl	803cf6c <SIMCOM_Fill_Buffer>
 803cf1c:	e012      	b.n	803cf44 <SIMCOM_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], SIMCOM_DMA_RX_SZ - old_pos);
 803cf1e:	4b11      	ldr	r3, [pc, #68]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf20:	681b      	ldr	r3, [r3, #0]
 803cf22:	4a11      	ldr	r2, [pc, #68]	; (803cf68 <SIMCOM_Check_Buffer+0x88>)
 803cf24:	441a      	add	r2, r3
 803cf26:	4b0f      	ldr	r3, [pc, #60]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf28:	681b      	ldr	r3, [r3, #0]
 803cf2a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 803cf2e:	4619      	mov	r1, r3
 803cf30:	4610      	mov	r0, r2
 803cf32:	f000 f81b 	bl	803cf6c <SIMCOM_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 803cf36:	687b      	ldr	r3, [r7, #4]
 803cf38:	2b00      	cmp	r3, #0
 803cf3a:	d003      	beq.n	803cf44 <SIMCOM_Check_Buffer+0x64>
                SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[0], pos);
 803cf3c:	6879      	ldr	r1, [r7, #4]
 803cf3e:	480a      	ldr	r0, [pc, #40]	; (803cf68 <SIMCOM_Check_Buffer+0x88>)
 803cf40:	f000 f814 	bl	803cf6c <SIMCOM_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 803cf44:	4a07      	ldr	r2, [pc, #28]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf46:	687b      	ldr	r3, [r7, #4]
 803cf48:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == SIMCOM_DMA_RX_SZ) {
 803cf4a:	4b06      	ldr	r3, [pc, #24]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf4c:	681b      	ldr	r3, [r3, #0]
 803cf4e:	2b80      	cmp	r3, #128	; 0x80
 803cf50:	d102      	bne.n	803cf58 <SIMCOM_Check_Buffer+0x78>
        old_pos = 0;
 803cf52:	4b04      	ldr	r3, [pc, #16]	; (803cf64 <SIMCOM_Check_Buffer+0x84>)
 803cf54:	2200      	movs	r2, #0
 803cf56:	601a      	str	r2, [r3, #0]
    }
}
 803cf58:	bf00      	nop
 803cf5a:	3708      	adds	r7, #8
 803cf5c:	46bd      	mov	sp, r7
 803cf5e:	bd80      	pop	{r7, pc}
 803cf60:	20008748 	.word	0x20008748
 803cf64:	20008058 	.word	0x20008058
 803cf68:	20007fd4 	.word	0x20007fd4

0803cf6c <SIMCOM_Fill_Buffer>:

static void SIMCOM_Fill_Buffer(const void *data, size_t len) {
 803cf6c:	b580      	push	{r7, lr}
 803cf6e:	b082      	sub	sp, #8
 803cf70:	af00      	add	r7, sp, #0
 803cf72:	6078      	str	r0, [r7, #4]
 803cf74:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&SIMCOM_UART_RX[simcom_write], data, len);
 803cf76:	4b09      	ldr	r3, [pc, #36]	; (803cf9c <SIMCOM_Fill_Buffer+0x30>)
 803cf78:	681b      	ldr	r3, [r3, #0]
 803cf7a:	4a09      	ldr	r2, [pc, #36]	; (803cfa0 <SIMCOM_Fill_Buffer+0x34>)
 803cf7c:	4413      	add	r3, r2
 803cf7e:	683a      	ldr	r2, [r7, #0]
 803cf80:	6879      	ldr	r1, [r7, #4]
 803cf82:	4618      	mov	r0, r3
 803cf84:	f002 fcd7 	bl	803f936 <memcpy>
    simcom_write += len;
 803cf88:	4b04      	ldr	r3, [pc, #16]	; (803cf9c <SIMCOM_Fill_Buffer+0x30>)
 803cf8a:	681a      	ldr	r2, [r3, #0]
 803cf8c:	683b      	ldr	r3, [r7, #0]
 803cf8e:	4413      	add	r3, r2
 803cf90:	4a02      	ldr	r2, [pc, #8]	; (803cf9c <SIMCOM_Fill_Buffer+0x30>)
 803cf92:	6013      	str	r3, [r2, #0]
}
 803cf94:	bf00      	nop
 803cf96:	3708      	adds	r7, #8
 803cf98:	46bd      	mov	sp, r7
 803cf9a:	bd80      	pop	{r7, pc}
 803cf9c:	20008054 	.word	0x20008054
 803cfa0:	20008ae4 	.word	0x20008ae4

0803cfa4 <SIMCOM_Reset_Buffer>:

void SIMCOM_Reset_Buffer(void) {
 803cfa4:	b580      	push	{r7, lr}
 803cfa6:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(SIMCOM_UART_RX, 0x00, simcom_write);
 803cfa8:	4b05      	ldr	r3, [pc, #20]	; (803cfc0 <SIMCOM_Reset_Buffer+0x1c>)
 803cfaa:	681b      	ldr	r3, [r3, #0]
 803cfac:	461a      	mov	r2, r3
 803cfae:	2100      	movs	r1, #0
 803cfb0:	4804      	ldr	r0, [pc, #16]	; (803cfc4 <SIMCOM_Reset_Buffer+0x20>)
 803cfb2:	f002 fccb 	bl	803f94c <memset>
    simcom_write = 0;
 803cfb6:	4b02      	ldr	r3, [pc, #8]	; (803cfc0 <SIMCOM_Reset_Buffer+0x1c>)
 803cfb8:	2200      	movs	r2, #0
 803cfba:	601a      	str	r2, [r3, #0]
}
 803cfbc:	bf00      	nop
 803cfbe:	bd80      	pop	{r7, pc}
 803cfc0:	20008054 	.word	0x20008054
 803cfc4:	20008ae4 	.word	0x20008ae4

0803cfc8 <SIMCOM_Transmit>:

uint8_t SIMCOM_Transmit(char *pData, uint16_t Size) {
 803cfc8:	b580      	push	{r7, lr}
 803cfca:	b082      	sub	sp, #8
 803cfcc:	af00      	add	r7, sp, #0
 803cfce:	6078      	str	r0, [r7, #4]
 803cfd0:	460b      	mov	r3, r1
 803cfd2:	807b      	strh	r3, [r7, #2]
    SIMCOM_Reset_Buffer();
 803cfd4:	f7ff ffe6 	bl	803cfa4 <SIMCOM_Reset_Buffer>

    return (HAL_UART_Transmit(&huart1, (uint8_t*) pData, Size, HAL_MAX_DELAY) == HAL_OK);
 803cfd8:	887a      	ldrh	r2, [r7, #2]
 803cfda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803cfde:	6879      	ldr	r1, [r7, #4]
 803cfe0:	4806      	ldr	r0, [pc, #24]	; (803cffc <SIMCOM_Transmit+0x34>)
 803cfe2:	f7f9 fa90 	bl	8036506 <HAL_UART_Transmit>
 803cfe6:	4603      	mov	r3, r0
 803cfe8:	2b00      	cmp	r3, #0
 803cfea:	bf0c      	ite	eq
 803cfec:	2301      	moveq	r3, #1
 803cfee:	2300      	movne	r3, #0
 803cff0:	b2db      	uxtb	r3, r3
}
 803cff2:	4618      	mov	r0, r3
 803cff4:	3708      	adds	r7, #8
 803cff6:	46bd      	mov	sp, r7
 803cff8:	bd80      	pop	{r7, pc}
 803cffa:	bf00      	nop
 803cffc:	200087ac 	.word	0x200087ac

0803d000 <AT_CommandEchoMode>:
static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size);
static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt);
//static float AT_ParseFloat(const char *ptr, uint8_t *cnt);

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT AT_CommandEchoMode(uint8_t state) {
 803d000:	b580      	push	{r7, lr}
 803d002:	b084      	sub	sp, #16
 803d004:	af00      	add	r7, sp, #0
 803d006:	4603      	mov	r3, r0
 803d008:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d00a:	2300      	movs	r3, #0
 803d00c:	73fb      	strb	r3, [r7, #15]
    char cmd[6];

    Simcom_Lock();
 803d00e:	f001 fbfb 	bl	803e808 <Simcom_Lock>
    // Write
    sprintf(cmd, "ATE%d\r", state);
 803d012:	79fa      	ldrb	r2, [r7, #7]
 803d014:	f107 0308 	add.w	r3, r7, #8
 803d018:	490a      	ldr	r1, [pc, #40]	; (803d044 <AT_CommandEchoMode+0x44>)
 803d01a:	4618      	mov	r0, r3
 803d01c:	f002 fc9e 	bl	803f95c <siprintf>
    p = AT_CmdWrite(cmd, 500, NULL);
 803d020:	f107 0308 	add.w	r3, r7, #8
 803d024:	2200      	movs	r2, #0
 803d026:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d02a:	4618      	mov	r0, r3
 803d02c:	f000 ff1e 	bl	803de6c <AT_CmdWrite>
 803d030:	4603      	mov	r3, r0
 803d032:	73fb      	strb	r3, [r7, #15]
    Simcom_Unlock();
 803d034:	f001 fbf6 	bl	803e824 <Simcom_Unlock>

    return p;
 803d038:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803d03c:	4618      	mov	r0, r3
 803d03e:	3710      	adds	r7, #16
 803d040:	46bd      	mov	sp, r7
 803d042:	bd80      	pop	{r7, pc}
 803d044:	08043a88 	.word	0x08043a88

0803d048 <AT_SignalQualityReport>:

SIMCOM_RESULT AT_SignalQualityReport(at_csq_t *signal) {
 803d048:	b590      	push	{r4, r7, lr}
 803d04a:	b087      	sub	sp, #28
 803d04c:	af00      	add	r7, sp, #0
 803d04e:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d050:	2300      	movs	r3, #0
 803d052:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt, len = 0;
 803d054:	2300      	movs	r3, #0
 803d056:	75bb      	strb	r3, [r7, #22]
    char *str = NULL;
 803d058:	2300      	movs	r3, #0
 803d05a:	60bb      	str	r3, [r7, #8]
    float dBm;

    Simcom_Lock();
 803d05c:	f001 fbd4 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSQ\r", 500, "+CSQ: ", &str);
 803d060:	f107 0308 	add.w	r3, r7, #8
 803d064:	4a48      	ldr	r2, [pc, #288]	; (803d188 <AT_SignalQualityReport+0x140>)
 803d066:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d06a:	4848      	ldr	r0, [pc, #288]	; (803d18c <AT_SignalQualityReport+0x144>)
 803d06c:	f000 ff1c 	bl	803dea8 <AT_CmdRead>
 803d070:	4603      	mov	r3, r0
 803d072:	75fb      	strb	r3, [r7, #23]
    if (p > 0) {
 803d074:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803d078:	2b00      	cmp	r3, #0
 803d07a:	dd77      	ble.n	803d16c <AT_SignalQualityReport+0x124>
        signal->rssi = AT_ParseNumber(&str[len], &cnt);
 803d07c:	68ba      	ldr	r2, [r7, #8]
 803d07e:	7dbb      	ldrb	r3, [r7, #22]
 803d080:	4413      	add	r3, r2
 803d082:	f107 020f 	add.w	r2, r7, #15
 803d086:	4611      	mov	r1, r2
 803d088:	4618      	mov	r0, r3
 803d08a:	f000 ff8f 	bl	803dfac <AT_ParseNumber>
 803d08e:	4603      	mov	r3, r0
 803d090:	b2da      	uxtb	r2, r3
 803d092:	687b      	ldr	r3, [r7, #4]
 803d094:	701a      	strb	r2, [r3, #0]
        len += cnt + 1;
 803d096:	7bfa      	ldrb	r2, [r7, #15]
 803d098:	7dbb      	ldrb	r3, [r7, #22]
 803d09a:	4413      	add	r3, r2
 803d09c:	b2db      	uxtb	r3, r3
 803d09e:	3301      	adds	r3, #1
 803d0a0:	75bb      	strb	r3, [r7, #22]
        signal->ber = AT_ParseNumber(&str[len], NULL);
 803d0a2:	68ba      	ldr	r2, [r7, #8]
 803d0a4:	7dbb      	ldrb	r3, [r7, #22]
 803d0a6:	4413      	add	r3, r2
 803d0a8:	2100      	movs	r1, #0
 803d0aa:	4618      	mov	r0, r3
 803d0ac:	f000 ff7e 	bl	803dfac <AT_ParseNumber>
 803d0b0:	4603      	mov	r3, r0
 803d0b2:	b2da      	uxtb	r2, r3
 803d0b4:	687b      	ldr	r3, [r7, #4]
 803d0b6:	705a      	strb	r2, [r3, #1]

        // Formatting
        {
            // Handle not detectable value
            if (signal->rssi > 31) {
 803d0b8:	687b      	ldr	r3, [r7, #4]
 803d0ba:	781b      	ldrb	r3, [r3, #0]
 803d0bc:	2b1f      	cmp	r3, #31
 803d0be:	d902      	bls.n	803d0c6 <AT_SignalQualityReport+0x7e>
                signal->rssi = 0;
 803d0c0:	687b      	ldr	r3, [r7, #4]
 803d0c2:	2200      	movs	r2, #0
 803d0c4:	701a      	strb	r2, [r3, #0]
            }

            // Scale RSSI to dBm
            dBm = (signal->rssi * 63.0 / 31.0) - 115.0;
 803d0c6:	687b      	ldr	r3, [r7, #4]
 803d0c8:	781b      	ldrb	r3, [r3, #0]
 803d0ca:	4618      	mov	r0, r3
 803d0cc:	f7e3 fa62 	bl	8020594 <__aeabi_i2d>
 803d0d0:	f04f 0200 	mov.w	r2, #0
 803d0d4:	4b2e      	ldr	r3, [pc, #184]	; (803d190 <AT_SignalQualityReport+0x148>)
 803d0d6:	f7e3 fac7 	bl	8020668 <__aeabi_dmul>
 803d0da:	4603      	mov	r3, r0
 803d0dc:	460c      	mov	r4, r1
 803d0de:	4618      	mov	r0, r3
 803d0e0:	4621      	mov	r1, r4
 803d0e2:	f04f 0200 	mov.w	r2, #0
 803d0e6:	4b2b      	ldr	r3, [pc, #172]	; (803d194 <AT_SignalQualityReport+0x14c>)
 803d0e8:	f7e3 fbe8 	bl	80208bc <__aeabi_ddiv>
 803d0ec:	4603      	mov	r3, r0
 803d0ee:	460c      	mov	r4, r1
 803d0f0:	4618      	mov	r0, r3
 803d0f2:	4621      	mov	r1, r4
 803d0f4:	a322      	add	r3, pc, #136	; (adr r3, 803d180 <AT_SignalQualityReport+0x138>)
 803d0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d0fa:	f7e3 f8fd 	bl	80202f8 <__aeabi_dsub>
 803d0fe:	4603      	mov	r3, r0
 803d100:	460c      	mov	r4, r1
 803d102:	4618      	mov	r0, r3
 803d104:	4621      	mov	r1, r4
 803d106:	f7e3 fda7 	bl	8020c58 <__aeabi_d2f>
 803d10a:	4603      	mov	r3, r0
 803d10c:	613b      	str	r3, [r7, #16]
            // Scale dBm to percentage
            signal->percent = (dBm + 115.0) * 100.0 / 63.0;
 803d10e:	6938      	ldr	r0, [r7, #16]
 803d110:	f7e3 fa52 	bl	80205b8 <__aeabi_f2d>
 803d114:	a31a      	add	r3, pc, #104	; (adr r3, 803d180 <AT_SignalQualityReport+0x138>)
 803d116:	e9d3 2300 	ldrd	r2, r3, [r3]
 803d11a:	f7e3 f8ef 	bl	80202fc <__adddf3>
 803d11e:	4603      	mov	r3, r0
 803d120:	460c      	mov	r4, r1
 803d122:	4618      	mov	r0, r3
 803d124:	4621      	mov	r1, r4
 803d126:	f04f 0200 	mov.w	r2, #0
 803d12a:	4b1b      	ldr	r3, [pc, #108]	; (803d198 <AT_SignalQualityReport+0x150>)
 803d12c:	f7e3 fa9c 	bl	8020668 <__aeabi_dmul>
 803d130:	4603      	mov	r3, r0
 803d132:	460c      	mov	r4, r1
 803d134:	4618      	mov	r0, r3
 803d136:	4621      	mov	r1, r4
 803d138:	f04f 0200 	mov.w	r2, #0
 803d13c:	4b14      	ldr	r3, [pc, #80]	; (803d190 <AT_SignalQualityReport+0x148>)
 803d13e:	f7e3 fbbd 	bl	80208bc <__aeabi_ddiv>
 803d142:	4603      	mov	r3, r0
 803d144:	460c      	mov	r4, r1
 803d146:	4618      	mov	r0, r3
 803d148:	4621      	mov	r1, r4
 803d14a:	f7e3 fd65 	bl	8020c18 <__aeabi_d2uiz>
 803d14e:	4603      	mov	r3, r0
 803d150:	b2da      	uxtb	r2, r3
 803d152:	687b      	ldr	r3, [r7, #4]
 803d154:	709a      	strb	r2, [r3, #2]

            // debugging
            LOG_Str("\nSimcom:RSSI = ");
 803d156:	4811      	ldr	r0, [pc, #68]	; (803d19c <AT_SignalQualityReport+0x154>)
 803d158:	f001 f904 	bl	803e364 <LOG_Str>
            LOG_Int(signal->percent);
 803d15c:	687b      	ldr	r3, [r7, #4]
 803d15e:	789b      	ldrb	r3, [r3, #2]
 803d160:	4618      	mov	r0, r3
 803d162:	f001 f891 	bl	803e288 <LOG_Int>
            LOG_StrLn("%");
 803d166:	480e      	ldr	r0, [pc, #56]	; (803d1a0 <AT_SignalQualityReport+0x158>)
 803d168:	f001 f914 	bl	803e394 <LOG_StrLn>
        }
    }
    Simcom_Unlock();
 803d16c:	f001 fb5a 	bl	803e824 <Simcom_Unlock>

    return p;
 803d170:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803d174:	4618      	mov	r0, r3
 803d176:	371c      	adds	r7, #28
 803d178:	46bd      	mov	sp, r7
 803d17a:	bd90      	pop	{r4, r7, pc}
 803d17c:	f3af 8000 	nop.w
 803d180:	00000000 	.word	0x00000000
 803d184:	405cc000 	.word	0x405cc000
 803d188:	08043a90 	.word	0x08043a90
 803d18c:	08043a98 	.word	0x08043a98
 803d190:	404f8000 	.word	0x404f8000
 803d194:	403f0000 	.word	0x403f0000
 803d198:	40590000 	.word	0x40590000
 803d19c:	08043aa0 	.word	0x08043aa0
 803d1a0:	08043ab0 	.word	0x08043ab0

0803d1a4 <AT_ConnectionStatusSingle>:

SIMCOM_RESULT AT_ConnectionStatusSingle(AT_CIPSTATUS *state) {
 803d1a4:	b590      	push	{r4, r7, lr}
 803d1a6:	b08b      	sub	sp, #44	; 0x2c
 803d1a8:	af00      	add	r7, sp, #0
 803d1aa:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d1ac:	2300      	movs	r3, #0
 803d1ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    char status[20];
    char *str = NULL;
 803d1b2:	2300      	movs	r3, #0
 803d1b4:	60fb      	str	r3, [r7, #12]

    Simcom_Lock();
 803d1b6:	f001 fb27 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIPSTATUS\r", 500, "STATE: ", &str);
 803d1ba:	f107 030c 	add.w	r3, r7, #12
 803d1be:	4a7d      	ldr	r2, [pc, #500]	; (803d3b4 <AT_ConnectionStatusSingle+0x210>)
 803d1c0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d1c4:	487c      	ldr	r0, [pc, #496]	; (803d3b8 <AT_ConnectionStatusSingle+0x214>)
 803d1c6:	f000 fe6f 	bl	803dea8 <AT_CmdRead>
 803d1ca:	4603      	mov	r3, r0
 803d1cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d1d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d1d4:	2b00      	cmp	r3, #0
 803d1d6:	f340 80dd 	ble.w	803d394 <AT_ConnectionStatusSingle+0x1f0>
        AT_ParseText(&str[0], NULL, status, sizeof(status));
 803d1da:	68f8      	ldr	r0, [r7, #12]
 803d1dc:	f107 0210 	add.w	r2, r7, #16
 803d1e0:	2314      	movs	r3, #20
 803d1e2:	2100      	movs	r1, #0
 803d1e4:	f000 fe98 	bl	803df18 <AT_ParseText>

        // decide
        if (!strcmp(status, "IP INITIAL")) {
 803d1e8:	f107 0310 	add.w	r3, r7, #16
 803d1ec:	4973      	ldr	r1, [pc, #460]	; (803d3bc <AT_ConnectionStatusSingle+0x218>)
 803d1ee:	4618      	mov	r0, r3
 803d1f0:	f7e3 f816 	bl	8020220 <strcmp>
 803d1f4:	4603      	mov	r3, r0
 803d1f6:	2b00      	cmp	r3, #0
 803d1f8:	d107      	bne.n	803d20a <AT_ConnectionStatusSingle+0x66>
            *state = CIPSTAT_IP_INITIAL;
 803d1fa:	687a      	ldr	r2, [r7, #4]
 803d1fc:	f04f 0300 	mov.w	r3, #0
 803d200:	f04f 0400 	mov.w	r4, #0
 803d204:	e9c2 3400 	strd	r3, r4, [r2]
 803d208:	e0cb      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP START")) {
 803d20a:	f107 0310 	add.w	r3, r7, #16
 803d20e:	496c      	ldr	r1, [pc, #432]	; (803d3c0 <AT_ConnectionStatusSingle+0x21c>)
 803d210:	4618      	mov	r0, r3
 803d212:	f7e3 f805 	bl	8020220 <strcmp>
 803d216:	4603      	mov	r3, r0
 803d218:	2b00      	cmp	r3, #0
 803d21a:	d107      	bne.n	803d22c <AT_ConnectionStatusSingle+0x88>
            *state = CIPSTAT_IP_START;
 803d21c:	687a      	ldr	r2, [r7, #4]
 803d21e:	f04f 0301 	mov.w	r3, #1
 803d222:	f04f 0400 	mov.w	r4, #0
 803d226:	e9c2 3400 	strd	r3, r4, [r2]
 803d22a:	e0ba      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP CONFIG")) {
 803d22c:	f107 0310 	add.w	r3, r7, #16
 803d230:	4964      	ldr	r1, [pc, #400]	; (803d3c4 <AT_ConnectionStatusSingle+0x220>)
 803d232:	4618      	mov	r0, r3
 803d234:	f7e2 fff4 	bl	8020220 <strcmp>
 803d238:	4603      	mov	r3, r0
 803d23a:	2b00      	cmp	r3, #0
 803d23c:	d107      	bne.n	803d24e <AT_ConnectionStatusSingle+0xaa>
            *state = CIPSTAT_IP_CONFIG;
 803d23e:	687a      	ldr	r2, [r7, #4]
 803d240:	f04f 0302 	mov.w	r3, #2
 803d244:	f04f 0400 	mov.w	r4, #0
 803d248:	e9c2 3400 	strd	r3, r4, [r2]
 803d24c:	e0a9      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP GPRSACT")) {
 803d24e:	f107 0310 	add.w	r3, r7, #16
 803d252:	495d      	ldr	r1, [pc, #372]	; (803d3c8 <AT_ConnectionStatusSingle+0x224>)
 803d254:	4618      	mov	r0, r3
 803d256:	f7e2 ffe3 	bl	8020220 <strcmp>
 803d25a:	4603      	mov	r3, r0
 803d25c:	2b00      	cmp	r3, #0
 803d25e:	d107      	bne.n	803d270 <AT_ConnectionStatusSingle+0xcc>
            *state = CIPSTAT_IP_GPRSACT;
 803d260:	687a      	ldr	r2, [r7, #4]
 803d262:	f04f 0303 	mov.w	r3, #3
 803d266:	f04f 0400 	mov.w	r4, #0
 803d26a:	e9c2 3400 	strd	r3, r4, [r2]
 803d26e:	e098      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "IP STATUS")) {
 803d270:	f107 0310 	add.w	r3, r7, #16
 803d274:	4955      	ldr	r1, [pc, #340]	; (803d3cc <AT_ConnectionStatusSingle+0x228>)
 803d276:	4618      	mov	r0, r3
 803d278:	f7e2 ffd2 	bl	8020220 <strcmp>
 803d27c:	4603      	mov	r3, r0
 803d27e:	2b00      	cmp	r3, #0
 803d280:	d107      	bne.n	803d292 <AT_ConnectionStatusSingle+0xee>
            *state = CIPSTAT_IP_STATUS;
 803d282:	687a      	ldr	r2, [r7, #4]
 803d284:	f04f 0304 	mov.w	r3, #4
 803d288:	f04f 0400 	mov.w	r4, #0
 803d28c:	e9c2 3400 	strd	r3, r4, [r2]
 803d290:	e087      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CONNECTING")
 803d292:	f107 0310 	add.w	r3, r7, #16
 803d296:	494e      	ldr	r1, [pc, #312]	; (803d3d0 <AT_ConnectionStatusSingle+0x22c>)
 803d298:	4618      	mov	r0, r3
 803d29a:	f7e2 ffc1 	bl	8020220 <strcmp>
 803d29e:	4603      	mov	r3, r0
 803d2a0:	2b00      	cmp	r3, #0
 803d2a2:	d011      	beq.n	803d2c8 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "UDP CONNECTING")
 803d2a4:	f107 0310 	add.w	r3, r7, #16
 803d2a8:	494a      	ldr	r1, [pc, #296]	; (803d3d4 <AT_ConnectionStatusSingle+0x230>)
 803d2aa:	4618      	mov	r0, r3
 803d2ac:	f7e2 ffb8 	bl	8020220 <strcmp>
 803d2b0:	4603      	mov	r3, r0
 803d2b2:	2b00      	cmp	r3, #0
 803d2b4:	d008      	beq.n	803d2c8 <AT_ConnectionStatusSingle+0x124>
                || !strcmp(status, "SERVER LISTENING")) {
 803d2b6:	f107 0310 	add.w	r3, r7, #16
 803d2ba:	4947      	ldr	r1, [pc, #284]	; (803d3d8 <AT_ConnectionStatusSingle+0x234>)
 803d2bc:	4618      	mov	r0, r3
 803d2be:	f7e2 ffaf 	bl	8020220 <strcmp>
 803d2c2:	4603      	mov	r3, r0
 803d2c4:	2b00      	cmp	r3, #0
 803d2c6:	d107      	bne.n	803d2d8 <AT_ConnectionStatusSingle+0x134>
            *state = CIPSTAT_CONNECTING;
 803d2c8:	687a      	ldr	r2, [r7, #4]
 803d2ca:	f04f 0305 	mov.w	r3, #5
 803d2ce:	f04f 0400 	mov.w	r4, #0
 803d2d2:	e9c2 3400 	strd	r3, r4, [r2]
 803d2d6:	e064      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "CONNECT OK")) {
 803d2d8:	f107 0310 	add.w	r3, r7, #16
 803d2dc:	493f      	ldr	r1, [pc, #252]	; (803d3dc <AT_ConnectionStatusSingle+0x238>)
 803d2de:	4618      	mov	r0, r3
 803d2e0:	f7e2 ff9e 	bl	8020220 <strcmp>
 803d2e4:	4603      	mov	r3, r0
 803d2e6:	2b00      	cmp	r3, #0
 803d2e8:	d107      	bne.n	803d2fa <AT_ConnectionStatusSingle+0x156>
            *state = CIPSTAT_CONNECT_OK;
 803d2ea:	687a      	ldr	r2, [r7, #4]
 803d2ec:	f04f 0306 	mov.w	r3, #6
 803d2f0:	f04f 0400 	mov.w	r4, #0
 803d2f4:	e9c2 3400 	strd	r3, r4, [r2]
 803d2f8:	e053      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSING")
 803d2fa:	f107 0310 	add.w	r3, r7, #16
 803d2fe:	4938      	ldr	r1, [pc, #224]	; (803d3e0 <AT_ConnectionStatusSingle+0x23c>)
 803d300:	4618      	mov	r0, r3
 803d302:	f7e2 ff8d 	bl	8020220 <strcmp>
 803d306:	4603      	mov	r3, r0
 803d308:	2b00      	cmp	r3, #0
 803d30a:	d008      	beq.n	803d31e <AT_ConnectionStatusSingle+0x17a>
                || !strcmp(status, "UDP CLOSING")) {
 803d30c:	f107 0310 	add.w	r3, r7, #16
 803d310:	4934      	ldr	r1, [pc, #208]	; (803d3e4 <AT_ConnectionStatusSingle+0x240>)
 803d312:	4618      	mov	r0, r3
 803d314:	f7e2 ff84 	bl	8020220 <strcmp>
 803d318:	4603      	mov	r3, r0
 803d31a:	2b00      	cmp	r3, #0
 803d31c:	d107      	bne.n	803d32e <AT_ConnectionStatusSingle+0x18a>
            *state = CIPSTAT_CLOSING;
 803d31e:	687a      	ldr	r2, [r7, #4]
 803d320:	f04f 0307 	mov.w	r3, #7
 803d324:	f04f 0400 	mov.w	r4, #0
 803d328:	e9c2 3400 	strd	r3, r4, [r2]
 803d32c:	e039      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "TCP CLOSED")
 803d32e:	f107 0310 	add.w	r3, r7, #16
 803d332:	492d      	ldr	r1, [pc, #180]	; (803d3e8 <AT_ConnectionStatusSingle+0x244>)
 803d334:	4618      	mov	r0, r3
 803d336:	f7e2 ff73 	bl	8020220 <strcmp>
 803d33a:	4603      	mov	r3, r0
 803d33c:	2b00      	cmp	r3, #0
 803d33e:	d008      	beq.n	803d352 <AT_ConnectionStatusSingle+0x1ae>
                || !strcmp(status, "UDP CLOSED")) {
 803d340:	f107 0310 	add.w	r3, r7, #16
 803d344:	4929      	ldr	r1, [pc, #164]	; (803d3ec <AT_ConnectionStatusSingle+0x248>)
 803d346:	4618      	mov	r0, r3
 803d348:	f7e2 ff6a 	bl	8020220 <strcmp>
 803d34c:	4603      	mov	r3, r0
 803d34e:	2b00      	cmp	r3, #0
 803d350:	d107      	bne.n	803d362 <AT_ConnectionStatusSingle+0x1be>
            *state = CIPSTAT_CLOSED;
 803d352:	687a      	ldr	r2, [r7, #4]
 803d354:	f04f 0308 	mov.w	r3, #8
 803d358:	f04f 0400 	mov.w	r4, #0
 803d35c:	e9c2 3400 	strd	r3, r4, [r2]
 803d360:	e01f      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else if (!strcmp(status, "PDP DEACT")) {
 803d362:	f107 0310 	add.w	r3, r7, #16
 803d366:	4922      	ldr	r1, [pc, #136]	; (803d3f0 <AT_ConnectionStatusSingle+0x24c>)
 803d368:	4618      	mov	r0, r3
 803d36a:	f7e2 ff59 	bl	8020220 <strcmp>
 803d36e:	4603      	mov	r3, r0
 803d370:	2b00      	cmp	r3, #0
 803d372:	d107      	bne.n	803d384 <AT_ConnectionStatusSingle+0x1e0>
            *state = CIPSTAT_PDP_DEACT;
 803d374:	687a      	ldr	r2, [r7, #4]
 803d376:	f04f 0309 	mov.w	r3, #9
 803d37a:	f04f 0400 	mov.w	r4, #0
 803d37e:	e9c2 3400 	strd	r3, r4, [r2]
 803d382:	e00e      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        } else {
            *state = CIPSTAT_UNKNOWN;
 803d384:	687a      	ldr	r2, [r7, #4]
 803d386:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d38a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d38e:	e9c2 3400 	strd	r3, r4, [r2]
 803d392:	e006      	b.n	803d3a2 <AT_ConnectionStatusSingle+0x1fe>
        }
    } else {
        *state = CIPSTAT_UNKNOWN;
 803d394:	687a      	ldr	r2, [r7, #4]
 803d396:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 803d39a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 803d39e:	e9c2 3400 	strd	r3, r4, [r2]
    }
    Simcom_Unlock();
 803d3a2:	f001 fa3f 	bl	803e824 <Simcom_Unlock>

    return p;
 803d3a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d3aa:	4618      	mov	r0, r3
 803d3ac:	372c      	adds	r7, #44	; 0x2c
 803d3ae:	46bd      	mov	sp, r7
 803d3b0:	bd90      	pop	{r4, r7, pc}
 803d3b2:	bf00      	nop
 803d3b4:	08043ab4 	.word	0x08043ab4
 803d3b8:	08043abc 	.word	0x08043abc
 803d3bc:	08043acc 	.word	0x08043acc
 803d3c0:	08043ad8 	.word	0x08043ad8
 803d3c4:	08043ae4 	.word	0x08043ae4
 803d3c8:	08043af0 	.word	0x08043af0
 803d3cc:	08043afc 	.word	0x08043afc
 803d3d0:	08043b08 	.word	0x08043b08
 803d3d4:	08043b18 	.word	0x08043b18
 803d3d8:	08043b28 	.word	0x08043b28
 803d3dc:	08043b3c 	.word	0x08043b3c
 803d3e0:	08043b48 	.word	0x08043b48
 803d3e4:	08043b54 	.word	0x08043b54
 803d3e8:	08043b60 	.word	0x08043b60
 803d3ec:	08043b6c 	.word	0x08043b6c
 803d3f0:	08043b78 	.word	0x08043b78

0803d3f4 <AT_RadioAccessTechnology>:

SIMCOM_RESULT AT_RadioAccessTechnology(AT_MODE mode, at_cnmp_t *param) {
 803d3f4:	b580      	push	{r7, lr}
 803d3f6:	b08a      	sub	sp, #40	; 0x28
 803d3f8:	af00      	add	r7, sp, #0
 803d3fa:	4603      	mov	r3, r0
 803d3fc:	6039      	str	r1, [r7, #0]
 803d3fe:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d400:	2300      	movs	r3, #0
 803d402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t cnt, len = 0;
 803d406:	2300      	movs	r3, #0
 803d408:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    char *str = NULL, cmd[14];
 803d40c:	2300      	movs	r3, #0
 803d40e:	623b      	str	r3, [r7, #32]

    // Copy by value
    at_cnmp_t tmp = *param;
 803d410:	683a      	ldr	r2, [r7, #0]
 803d412:	f107 0308 	add.w	r3, r7, #8
 803d416:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d41a:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d41e:	f001 f9f3 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CNMP?\r", 500, "+CNMP: ", &str);
 803d422:	f107 0320 	add.w	r3, r7, #32
 803d426:	4a3a      	ldr	r2, [pc, #232]	; (803d510 <AT_RadioAccessTechnology+0x11c>)
 803d428:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d42c:	4839      	ldr	r0, [pc, #228]	; (803d514 <AT_RadioAccessTechnology+0x120>)
 803d42e:	f000 fd3b 	bl	803dea8 <AT_CmdRead>
 803d432:	4603      	mov	r3, r0
 803d434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 803d438:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803d43c:	2b00      	cmp	r3, #0
 803d43e:	dd5e      	ble.n	803d4fe <AT_RadioAccessTechnology+0x10a>
        param->mode = AT_ParseNumber(&str[len], &cnt);
 803d440:	6a3a      	ldr	r2, [r7, #32]
 803d442:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d446:	4413      	add	r3, r2
 803d448:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d44c:	4611      	mov	r1, r2
 803d44e:	4618      	mov	r0, r3
 803d450:	f000 fdac 	bl	803dfac <AT_ParseNumber>
 803d454:	4603      	mov	r3, r0
 803d456:	461a      	mov	r2, r3
 803d458:	683b      	ldr	r3, [r7, #0]
 803d45a:	601a      	str	r2, [r3, #0]
        if (param->mode == CNMP_ACT_AUTO) {
 803d45c:	683b      	ldr	r3, [r7, #0]
 803d45e:	681b      	ldr	r3, [r3, #0]
 803d460:	2b02      	cmp	r3, #2
 803d462:	d116      	bne.n	803d492 <AT_RadioAccessTechnology+0x9e>
            len += cnt + 1;
 803d464:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 803d468:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d46c:	4413      	add	r3, r2
 803d46e:	b2db      	uxtb	r3, r3
 803d470:	3301      	adds	r3, #1
 803d472:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            param->preferred = AT_ParseNumber(&str[len], &cnt);
 803d476:	6a3a      	ldr	r2, [r7, #32]
 803d478:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 803d47c:	4413      	add	r3, r2
 803d47e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 803d482:	4611      	mov	r1, r2
 803d484:	4618      	mov	r0, r3
 803d486:	f000 fd91 	bl	803dfac <AT_ParseNumber>
 803d48a:	4603      	mov	r3, r0
 803d48c:	461a      	mov	r2, r3
 803d48e:	683b      	ldr	r3, [r7, #0]
 803d490:	605a      	str	r2, [r3, #4]
        }

        // Write
        if (mode == ATW) {
 803d492:	79fb      	ldrb	r3, [r7, #7]
 803d494:	2b00      	cmp	r3, #0
 803d496:	d12a      	bne.n	803d4ee <AT_RadioAccessTechnology+0xfa>
            if (memcmp(&tmp, param, sizeof(at_cnmp_t)) != 0) {
 803d498:	f107 0308 	add.w	r3, r7, #8
 803d49c:	2208      	movs	r2, #8
 803d49e:	6839      	ldr	r1, [r7, #0]
 803d4a0:	4618      	mov	r0, r3
 803d4a2:	f002 fa39 	bl	803f918 <memcmp>
 803d4a6:	4603      	mov	r3, r0
 803d4a8:	2b00      	cmp	r3, #0
 803d4aa:	d028      	beq.n	803d4fe <AT_RadioAccessTechnology+0x10a>
                if (tmp.mode == CNMP_ACT_AUTO) {
 803d4ac:	68bb      	ldr	r3, [r7, #8]
 803d4ae:	2b02      	cmp	r3, #2
 803d4b0:	d109      	bne.n	803d4c6 <AT_RadioAccessTechnology+0xd2>
                    sprintf(cmd, "AT+CNMP=%d%d\r", param->mode, param->preferred);
 803d4b2:	683b      	ldr	r3, [r7, #0]
 803d4b4:	681a      	ldr	r2, [r3, #0]
 803d4b6:	683b      	ldr	r3, [r7, #0]
 803d4b8:	685b      	ldr	r3, [r3, #4]
 803d4ba:	f107 0010 	add.w	r0, r7, #16
 803d4be:	4916      	ldr	r1, [pc, #88]	; (803d518 <AT_RadioAccessTechnology+0x124>)
 803d4c0:	f002 fa4c 	bl	803f95c <siprintf>
 803d4c4:	e007      	b.n	803d4d6 <AT_RadioAccessTechnology+0xe2>
                } else {
                    sprintf(cmd, "AT+CNMP=%d\r", param->mode);
 803d4c6:	683b      	ldr	r3, [r7, #0]
 803d4c8:	681a      	ldr	r2, [r3, #0]
 803d4ca:	f107 0310 	add.w	r3, r7, #16
 803d4ce:	4913      	ldr	r1, [pc, #76]	; (803d51c <AT_RadioAccessTechnology+0x128>)
 803d4d0:	4618      	mov	r0, r3
 803d4d2:	f002 fa43 	bl	803f95c <siprintf>
                }

                p = AT_CmdWrite(cmd, 10000, NULL);
 803d4d6:	f107 0310 	add.w	r3, r7, #16
 803d4da:	2200      	movs	r2, #0
 803d4dc:	f242 7110 	movw	r1, #10000	; 0x2710
 803d4e0:	4618      	mov	r0, r3
 803d4e2:	f000 fcc3 	bl	803de6c <AT_CmdWrite>
 803d4e6:	4603      	mov	r3, r0
 803d4e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803d4ec:	e007      	b.n	803d4fe <AT_RadioAccessTechnology+0x10a>
            }
        } else {
            *param = tmp;
 803d4ee:	683b      	ldr	r3, [r7, #0]
 803d4f0:	461a      	mov	r2, r3
 803d4f2:	f107 0308 	add.w	r3, r7, #8
 803d4f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d4fa:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d4fe:	f001 f991 	bl	803e824 <Simcom_Unlock>

    return p;
 803d502:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803d506:	4618      	mov	r0, r3
 803d508:	3728      	adds	r7, #40	; 0x28
 803d50a:	46bd      	mov	sp, r7
 803d50c:	bd80      	pop	{r7, pc}
 803d50e:	bf00      	nop
 803d510:	08043b84 	.word	0x08043b84
 803d514:	08043b8c 	.word	0x08043b8c
 803d518:	08043b98 	.word	0x08043b98
 803d51c:	08043ba8 	.word	0x08043ba8

0803d520 <AT_NetworkAttachedStatus>:

SIMCOM_RESULT AT_NetworkAttachedStatus(AT_MODE mode, at_csact_t *param) {
 803d520:	b590      	push	{r4, r7, lr}
 803d522:	b08d      	sub	sp, #52	; 0x34
 803d524:	af00      	add	r7, sp, #0
 803d526:	4603      	mov	r3, r0
 803d528:	6039      	str	r1, [r7, #0]
 803d52a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d52c:	2300      	movs	r3, #0
 803d52e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803d532:	2300      	movs	r3, #0
 803d534:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[14];
 803d538:	2300      	movs	r3, #0
 803d53a:	62bb      	str	r3, [r7, #40]	; 0x28

    // Copy by value
    at_csact_t tmp = *param;
 803d53c:	683a      	ldr	r2, [r7, #0]
 803d53e:	f107 030c 	add.w	r3, r7, #12
 803d542:	ca07      	ldmia	r2, {r0, r1, r2}
 803d544:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    Simcom_Lock();
 803d548:	f001 f95e 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSACT?\r", 500, "+CSACT: ", &str);
 803d54c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d550:	4a46      	ldr	r2, [pc, #280]	; (803d66c <AT_NetworkAttachedStatus+0x14c>)
 803d552:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d556:	4846      	ldr	r0, [pc, #280]	; (803d670 <AT_NetworkAttachedStatus+0x150>)
 803d558:	f000 fca6 	bl	803dea8 <AT_CmdRead>
 803d55c:	4603      	mov	r3, r0
 803d55e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (p > 0) {
 803d562:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803d566:	2b00      	cmp	r3, #0
 803d568:	dd77      	ble.n	803d65a <AT_NetworkAttachedStatus+0x13a>
        tmp.act = AT_ParseNumber(&str[len], &cnt);
 803d56a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d56c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d570:	4413      	add	r3, r2
 803d572:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d576:	4611      	mov	r1, r2
 803d578:	4618      	mov	r0, r3
 803d57a:	f000 fd17 	bl	803dfac <AT_ParseNumber>
 803d57e:	4603      	mov	r3, r0
 803d580:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 803d582:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d586:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d58a:	4413      	add	r3, r2
 803d58c:	b2db      	uxtb	r3, r3
 803d58e:	3301      	adds	r3, #1
 803d590:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        AT_ParseText(&str[len], &cnt, tmp.rac, sizeof(tmp.rac));
 803d594:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d596:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d59a:	18d0      	adds	r0, r2, r3
 803d59c:	f107 030c 	add.w	r3, r7, #12
 803d5a0:	1d1a      	adds	r2, r3, #4
 803d5a2:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 803d5a6:	2303      	movs	r3, #3
 803d5a8:	f000 fcb6 	bl	803df18 <AT_ParseText>
        len += cnt + 1;
 803d5ac:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d5b0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d5b4:	4413      	add	r3, r2
 803d5b6:	b2db      	uxtb	r3, r3
 803d5b8:	3301      	adds	r3, #1
 803d5ba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.creg = AT_ParseNumber(&str[len], &cnt);
 803d5be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d5c0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d5c4:	4413      	add	r3, r2
 803d5c6:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d5ca:	4611      	mov	r1, r2
 803d5cc:	4618      	mov	r0, r3
 803d5ce:	f000 fced 	bl	803dfac <AT_ParseNumber>
 803d5d2:	4603      	mov	r3, r0
 803d5d4:	b2db      	uxtb	r3, r3
 803d5d6:	74fb      	strb	r3, [r7, #19]
        len += cnt + 1;
 803d5d8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803d5dc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d5e0:	4413      	add	r3, r2
 803d5e2:	b2db      	uxtb	r3, r3
 803d5e4:	3301      	adds	r3, #1
 803d5e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.cgreg = AT_ParseNumber(&str[len], &cnt);
 803d5ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803d5ec:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803d5f0:	4413      	add	r3, r2
 803d5f2:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803d5f6:	4611      	mov	r1, r2
 803d5f8:	4618      	mov	r0, r3
 803d5fa:	f000 fcd7 	bl	803dfac <AT_ParseNumber>
 803d5fe:	4603      	mov	r3, r0
 803d600:	b2db      	uxtb	r3, r3
 803d602:	753b      	strb	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d604:	79fb      	ldrb	r3, [r7, #7]
 803d606:	2b00      	cmp	r3, #0
 803d608:	d11f      	bne.n	803d64a <AT_NetworkAttachedStatus+0x12a>
            if (tmp.cgreg != param->creg || tmp.cgreg != param->cgreg) {
 803d60a:	7d3a      	ldrb	r2, [r7, #20]
 803d60c:	683b      	ldr	r3, [r7, #0]
 803d60e:	79db      	ldrb	r3, [r3, #7]
 803d610:	429a      	cmp	r2, r3
 803d612:	d104      	bne.n	803d61e <AT_NetworkAttachedStatus+0xfe>
 803d614:	7d3a      	ldrb	r2, [r7, #20]
 803d616:	683b      	ldr	r3, [r7, #0]
 803d618:	7a1b      	ldrb	r3, [r3, #8]
 803d61a:	429a      	cmp	r2, r3
 803d61c:	d01d      	beq.n	803d65a <AT_NetworkAttachedStatus+0x13a>
                sprintf(cmd, "AT+CSACT=%d,%d\r", param->creg, param->cgreg);
 803d61e:	683b      	ldr	r3, [r7, #0]
 803d620:	79db      	ldrb	r3, [r3, #7]
 803d622:	461a      	mov	r2, r3
 803d624:	683b      	ldr	r3, [r7, #0]
 803d626:	7a1b      	ldrb	r3, [r3, #8]
 803d628:	f107 0018 	add.w	r0, r7, #24
 803d62c:	4911      	ldr	r1, [pc, #68]	; (803d674 <AT_NetworkAttachedStatus+0x154>)
 803d62e:	f002 f995 	bl	803f95c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d632:	f107 0318 	add.w	r3, r7, #24
 803d636:	2200      	movs	r2, #0
 803d638:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d63c:	4618      	mov	r0, r3
 803d63e:	f000 fc15 	bl	803de6c <AT_CmdWrite>
 803d642:	4603      	mov	r3, r0
 803d644:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803d648:	e007      	b.n	803d65a <AT_NetworkAttachedStatus+0x13a>
            }
        } else {
            *param = tmp;
 803d64a:	683b      	ldr	r3, [r7, #0]
 803d64c:	461c      	mov	r4, r3
 803d64e:	f107 030c 	add.w	r3, r7, #12
 803d652:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 803d656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        }
    }
    Simcom_Unlock();
 803d65a:	f001 f8e3 	bl	803e824 <Simcom_Unlock>

    return p;
 803d65e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803d662:	4618      	mov	r0, r3
 803d664:	3734      	adds	r7, #52	; 0x34
 803d666:	46bd      	mov	sp, r7
 803d668:	bd90      	pop	{r4, r7, pc}
 803d66a:	bf00      	nop
 803d66c:	08043bb4 	.word	0x08043bb4
 803d670:	08043bc0 	.word	0x08043bc0
 803d674:	08043bcc 	.word	0x08043bcc

0803d678 <AT_NetworkRegistration>:

SIMCOM_RESULT AT_NetworkRegistration(char command[20], AT_MODE mode, at_c_greg_t *param) {
 803d678:	b580      	push	{r7, lr}
 803d67a:	b090      	sub	sp, #64	; 0x40
 803d67c:	af00      	add	r7, sp, #0
 803d67e:	60f8      	str	r0, [r7, #12]
 803d680:	460b      	mov	r3, r1
 803d682:	607a      	str	r2, [r7, #4]
 803d684:	72fb      	strb	r3, [r7, #11]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d686:	2300      	movs	r3, #0
 803d688:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t cnt, len = 0;
 803d68c:	2300      	movs	r3, #0
 803d68e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    char *str = NULL, cmd[14], res[15];
 803d692:	2300      	movs	r3, #0
 803d694:	63bb      	str	r3, [r7, #56]	; 0x38

    // Copy by value
    at_c_greg_t tmp = *param;
 803d696:	687a      	ldr	r2, [r7, #4]
 803d698:	f107 0310 	add.w	r3, r7, #16
 803d69c:	e892 0003 	ldmia.w	r2, {r0, r1}
 803d6a0:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 803d6a4:	f001 f8b0 	bl	803e808 <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s?\r", command);
 803d6a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d6ac:	68fa      	ldr	r2, [r7, #12]
 803d6ae:	4937      	ldr	r1, [pc, #220]	; (803d78c <AT_NetworkRegistration+0x114>)
 803d6b0:	4618      	mov	r0, r3
 803d6b2:	f002 f953 	bl	803f95c <siprintf>
    sprintf(res, "+%s: ", command);
 803d6b6:	f107 0318 	add.w	r3, r7, #24
 803d6ba:	68fa      	ldr	r2, [r7, #12]
 803d6bc:	4934      	ldr	r1, [pc, #208]	; (803d790 <AT_NetworkRegistration+0x118>)
 803d6be:	4618      	mov	r0, r3
 803d6c0:	f002 f94c 	bl	803f95c <siprintf>
    p = AT_CmdRead(cmd, 500, res, &str);
 803d6c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 803d6c8:	f107 0218 	add.w	r2, r7, #24
 803d6cc:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d6d0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d6d4:	f000 fbe8 	bl	803dea8 <AT_CmdRead>
 803d6d8:	4603      	mov	r3, r0
 803d6da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (p > 0) {
 803d6de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 803d6e2:	2b00      	cmp	r3, #0
 803d6e4:	dd49      	ble.n	803d77a <AT_NetworkRegistration+0x102>
        tmp.mode = AT_ParseNumber(&str[len], &cnt);
 803d6e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d6e8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d6ec:	4413      	add	r3, r2
 803d6ee:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d6f2:	4611      	mov	r1, r2
 803d6f4:	4618      	mov	r0, r3
 803d6f6:	f000 fc59 	bl	803dfac <AT_ParseNumber>
 803d6fa:	4603      	mov	r3, r0
 803d6fc:	613b      	str	r3, [r7, #16]
        len += cnt + 1;
 803d6fe:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 803d702:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d706:	4413      	add	r3, r2
 803d708:	b2db      	uxtb	r3, r3
 803d70a:	3301      	adds	r3, #1
 803d70c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        tmp.stat = AT_ParseNumber(&str[len], &cnt);
 803d710:	6bba      	ldr	r2, [r7, #56]	; 0x38
 803d712:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 803d716:	4413      	add	r3, r2
 803d718:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 803d71c:	4611      	mov	r1, r2
 803d71e:	4618      	mov	r0, r3
 803d720:	f000 fc44 	bl	803dfac <AT_ParseNumber>
 803d724:	4603      	mov	r3, r0
 803d726:	617b      	str	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 803d728:	7afb      	ldrb	r3, [r7, #11]
 803d72a:	2b00      	cmp	r3, #0
 803d72c:	d11d      	bne.n	803d76a <AT_NetworkRegistration+0xf2>
            if (memcmp(&tmp, param, sizeof(tmp)) != 0) {
 803d72e:	f107 0310 	add.w	r3, r7, #16
 803d732:	2208      	movs	r2, #8
 803d734:	6879      	ldr	r1, [r7, #4]
 803d736:	4618      	mov	r0, r3
 803d738:	f002 f8ee 	bl	803f918 <memcmp>
 803d73c:	4603      	mov	r3, r0
 803d73e:	2b00      	cmp	r3, #0
 803d740:	d01b      	beq.n	803d77a <AT_NetworkRegistration+0x102>
                sprintf(cmd, "AT+%s=%d\r", command, param->mode);
 803d742:	687b      	ldr	r3, [r7, #4]
 803d744:	681b      	ldr	r3, [r3, #0]
 803d746:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803d74a:	68fa      	ldr	r2, [r7, #12]
 803d74c:	4911      	ldr	r1, [pc, #68]	; (803d794 <AT_NetworkRegistration+0x11c>)
 803d74e:	f002 f905 	bl	803f95c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803d752:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803d756:	2200      	movs	r2, #0
 803d758:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d75c:	4618      	mov	r0, r3
 803d75e:	f000 fb85 	bl	803de6c <AT_CmdWrite>
 803d762:	4603      	mov	r3, r0
 803d764:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 803d768:	e007      	b.n	803d77a <AT_NetworkRegistration+0x102>
            }
        } else {
            *param = tmp;
 803d76a:	687b      	ldr	r3, [r7, #4]
 803d76c:	461a      	mov	r2, r3
 803d76e:	f107 0310 	add.w	r3, r7, #16
 803d772:	e893 0003 	ldmia.w	r3, {r0, r1}
 803d776:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 803d77a:	f001 f853 	bl	803e824 <Simcom_Unlock>

    return p;
 803d77e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 803d782:	4618      	mov	r0, r3
 803d784:	3740      	adds	r7, #64	; 0x40
 803d786:	46bd      	mov	sp, r7
 803d788:	bd80      	pop	{r7, pc}
 803d78a:	bf00      	nop
 803d78c:	08043bdc 	.word	0x08043bdc
 803d790:	08043be4 	.word	0x08043be4
 803d794:	08043bec 	.word	0x08043bec

0803d798 <AT_ConfigureSlowClock>:

SIMCOM_RESULT AT_ConfigureSlowClock(AT_MODE mode, AT_CSCLK *state) {
 803d798:	b580      	push	{r7, lr}
 803d79a:	b082      	sub	sp, #8
 803d79c:	af00      	add	r7, sp, #0
 803d79e:	4603      	mov	r3, r0
 803d7a0:	6039      	str	r1, [r7, #0]
 803d7a2:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CSCLK", mode, (int32_t*) state, 0);
 803d7a4:	79f9      	ldrb	r1, [r7, #7]
 803d7a6:	2300      	movs	r3, #0
 803d7a8:	683a      	ldr	r2, [r7, #0]
 803d7aa:	4804      	ldr	r0, [pc, #16]	; (803d7bc <AT_ConfigureSlowClock+0x24>)
 803d7ac:	f000 faee 	bl	803dd8c <AT_SingleInteger>
 803d7b0:	4603      	mov	r3, r0
}
 803d7b2:	4618      	mov	r0, r3
 803d7b4:	3708      	adds	r7, #8
 803d7b6:	46bd      	mov	sp, r7
 803d7b8:	bd80      	pop	{r7, pc}
 803d7ba:	bf00      	nop
 803d7bc:	08043bf8 	.word	0x08043bf8

0803d7c0 <AT_ReportMobileEquipmentError>:

SIMCOM_RESULT AT_ReportMobileEquipmentError(AT_MODE mode, AT_CMEE *state) {
 803d7c0:	b580      	push	{r7, lr}
 803d7c2:	b082      	sub	sp, #8
 803d7c4:	af00      	add	r7, sp, #0
 803d7c6:	4603      	mov	r3, r0
 803d7c8:	6039      	str	r1, [r7, #0]
 803d7ca:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CMEE", mode, (int32_t*) state, 0);
 803d7cc:	79f9      	ldrb	r1, [r7, #7]
 803d7ce:	2300      	movs	r3, #0
 803d7d0:	683a      	ldr	r2, [r7, #0]
 803d7d2:	4804      	ldr	r0, [pc, #16]	; (803d7e4 <AT_ReportMobileEquipmentError+0x24>)
 803d7d4:	f000 fada 	bl	803dd8c <AT_SingleInteger>
 803d7d8:	4603      	mov	r3, r0
}
 803d7da:	4618      	mov	r0, r3
 803d7dc:	3708      	adds	r7, #8
 803d7de:	46bd      	mov	sp, r7
 803d7e0:	bd80      	pop	{r7, pc}
 803d7e2:	bf00      	nop
 803d7e4:	08043c00 	.word	0x08043c00

0803d7e8 <AT_FixedLocalRate>:

SIMCOM_RESULT AT_FixedLocalRate(AT_MODE mode, uint32_t *rate) {
 803d7e8:	b580      	push	{r7, lr}
 803d7ea:	b082      	sub	sp, #8
 803d7ec:	af00      	add	r7, sp, #0
 803d7ee:	4603      	mov	r3, r0
 803d7f0:	6039      	str	r1, [r7, #0]
 803d7f2:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("IPR", mode, (int32_t*) rate, 0);
 803d7f4:	79f9      	ldrb	r1, [r7, #7]
 803d7f6:	2300      	movs	r3, #0
 803d7f8:	683a      	ldr	r2, [r7, #0]
 803d7fa:	4804      	ldr	r0, [pc, #16]	; (803d80c <AT_FixedLocalRate+0x24>)
 803d7fc:	f000 fac6 	bl	803dd8c <AT_SingleInteger>
 803d800:	4603      	mov	r3, r0
}
 803d802:	4618      	mov	r0, r3
 803d804:	3708      	adds	r7, #8
 803d806:	46bd      	mov	sp, r7
 803d808:	bd80      	pop	{r7, pc}
 803d80a:	bf00      	nop
 803d80c:	08043c08 	.word	0x08043c08

0803d810 <AT_ConfigureAPN>:

#if (!BOOTLOADER)
SIMCOM_RESULT AT_ConfigureAPN(AT_MODE mode, at_cstt_t *param) {
 803d810:	b5f0      	push	{r4, r5, r6, r7, lr}
 803d812:	b0ab      	sub	sp, #172	; 0xac
 803d814:	af02      	add	r7, sp, #8
 803d816:	4603      	mov	r3, r0
 803d818:	6039      	str	r1, [r7, #0]
 803d81a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d81c:	2300      	movs	r3, #0
 803d81e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    uint8_t cnt, len = 0;
 803d822:	2300      	movs	r3, #0
 803d824:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
    char *str = NULL, cmd[80];
 803d828:	2300      	movs	r3, #0
 803d82a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    // Copy by value
    at_cstt_t tmp = *param;
 803d82e:	683b      	ldr	r3, [r7, #0]
 803d830:	461c      	mov	r4, r3
 803d832:	f107 060c 	add.w	r6, r7, #12
 803d836:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 803d83a:	4635      	mov	r5, r6
 803d83c:	4623      	mov	r3, r4
 803d83e:	6818      	ldr	r0, [r3, #0]
 803d840:	6859      	ldr	r1, [r3, #4]
 803d842:	689a      	ldr	r2, [r3, #8]
 803d844:	68db      	ldr	r3, [r3, #12]
 803d846:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 803d848:	3410      	adds	r4, #16
 803d84a:	3610      	adds	r6, #16
 803d84c:	4564      	cmp	r4, ip
 803d84e:	d1f4      	bne.n	803d83a <AT_ConfigureAPN+0x2a>
 803d850:	4633      	mov	r3, r6
 803d852:	4622      	mov	r2, r4
 803d854:	6810      	ldr	r0, [r2, #0]
 803d856:	6851      	ldr	r1, [r2, #4]
 803d858:	6892      	ldr	r2, [r2, #8]
 803d85a:	c307      	stmia	r3!, {r0, r1, r2}

    Simcom_Lock();
 803d85c:	f000 ffd4 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSTT?\r", 500, "+CSTT: ", &str);
 803d860:	f107 0398 	add.w	r3, r7, #152	; 0x98
 803d864:	4a46      	ldr	r2, [pc, #280]	; (803d980 <AT_ConfigureAPN+0x170>)
 803d866:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d86a:	4846      	ldr	r0, [pc, #280]	; (803d984 <AT_ConfigureAPN+0x174>)
 803d86c:	f000 fb1c 	bl	803dea8 <AT_CmdRead>
 803d870:	4603      	mov	r3, r0
 803d872:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    if (p > 0) {
 803d876:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 803d87a:	2b00      	cmp	r3, #0
 803d87c:	dd77      	ble.n	803d96e <AT_ConfigureAPN+0x15e>
        AT_ParseText(&str[len], &cnt, tmp.apn, sizeof(tmp.apn));
 803d87e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d882:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d886:	18d0      	adds	r0, r2, r3
 803d888:	f107 020c 	add.w	r2, r7, #12
 803d88c:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d890:	2314      	movs	r3, #20
 803d892:	f000 fb41 	bl	803df18 <AT_ParseText>
        len += cnt + 1;
 803d896:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d89a:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d89e:	4413      	add	r3, r2
 803d8a0:	b2db      	uxtb	r3, r3
 803d8a2:	3301      	adds	r3, #1
 803d8a4:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.username, sizeof(tmp.username));
 803d8a8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d8ac:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d8b0:	18d0      	adds	r0, r2, r3
 803d8b2:	f107 030c 	add.w	r3, r7, #12
 803d8b6:	f103 0214 	add.w	r2, r3, #20
 803d8ba:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d8be:	2314      	movs	r3, #20
 803d8c0:	f000 fb2a 	bl	803df18 <AT_ParseText>
        len += cnt + 1;
 803d8c4:	f897 209d 	ldrb.w	r2, [r7, #157]	; 0x9d
 803d8c8:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d8cc:	4413      	add	r3, r2
 803d8ce:	b2db      	uxtb	r3, r3
 803d8d0:	3301      	adds	r3, #1
 803d8d2:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
        AT_ParseText(&str[len], &cnt, tmp.password, sizeof(tmp.password));
 803d8d6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 803d8da:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 803d8de:	18d0      	adds	r0, r2, r3
 803d8e0:	f107 030c 	add.w	r3, r7, #12
 803d8e4:	f103 0228 	add.w	r2, r3, #40	; 0x28
 803d8e8:	f107 019d 	add.w	r1, r7, #157	; 0x9d
 803d8ec:	2314      	movs	r3, #20
 803d8ee:	f000 fb13 	bl	803df18 <AT_ParseText>

        // Write
        if (mode == ATW) {
 803d8f2:	79fb      	ldrb	r3, [r7, #7]
 803d8f4:	2b00      	cmp	r3, #0
 803d8f6:	d122      	bne.n	803d93e <AT_ConfigureAPN+0x12e>
            if (memcmp(&tmp, param, sizeof(at_cstt_t)) != 0) {
 803d8f8:	f107 030c 	add.w	r3, r7, #12
 803d8fc:	223c      	movs	r2, #60	; 0x3c
 803d8fe:	6839      	ldr	r1, [r7, #0]
 803d900:	4618      	mov	r0, r3
 803d902:	f002 f809 	bl	803f918 <memcmp>
 803d906:	4603      	mov	r3, r0
 803d908:	2b00      	cmp	r3, #0
 803d90a:	d030      	beq.n	803d96e <AT_ConfigureAPN+0x15e>
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
                        param->apn, param->username, param->password);
 803d90c:	683a      	ldr	r2, [r7, #0]
 803d90e:	683b      	ldr	r3, [r7, #0]
 803d910:	f103 0114 	add.w	r1, r3, #20
 803d914:	683b      	ldr	r3, [r7, #0]
 803d916:	3328      	adds	r3, #40	; 0x28
                sprintf(cmd, "AT+CSTT=\"%s\",\"%s\",\"%s\"\r",
 803d918:	f107 0048 	add.w	r0, r7, #72	; 0x48
 803d91c:	9300      	str	r3, [sp, #0]
 803d91e:	460b      	mov	r3, r1
 803d920:	4919      	ldr	r1, [pc, #100]	; (803d988 <AT_ConfigureAPN+0x178>)
 803d922:	f002 f81b 	bl	803f95c <siprintf>
                p = AT_CmdWrite(cmd, 1000, NULL);
 803d926:	f107 0348 	add.w	r3, r7, #72	; 0x48
 803d92a:	2200      	movs	r2, #0
 803d92c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803d930:	4618      	mov	r0, r3
 803d932:	f000 fa9b 	bl	803de6c <AT_CmdWrite>
 803d936:	4603      	mov	r3, r0
 803d938:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 803d93c:	e017      	b.n	803d96e <AT_ConfigureAPN+0x15e>
            }
        } else {
            *param = tmp;
 803d93e:	683b      	ldr	r3, [r7, #0]
 803d940:	f107 040c 	add.w	r4, r7, #12
 803d944:	469c      	mov	ip, r3
 803d946:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 803d94a:	4665      	mov	r5, ip
 803d94c:	4626      	mov	r6, r4
 803d94e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 803d950:	6028      	str	r0, [r5, #0]
 803d952:	6069      	str	r1, [r5, #4]
 803d954:	60aa      	str	r2, [r5, #8]
 803d956:	60eb      	str	r3, [r5, #12]
 803d958:	3410      	adds	r4, #16
 803d95a:	f10c 0c10 	add.w	ip, ip, #16
 803d95e:	4574      	cmp	r4, lr
 803d960:	d1f3      	bne.n	803d94a <AT_ConfigureAPN+0x13a>
 803d962:	4665      	mov	r5, ip
 803d964:	4623      	mov	r3, r4
 803d966:	cb07      	ldmia	r3!, {r0, r1, r2}
 803d968:	6028      	str	r0, [r5, #0]
 803d96a:	6069      	str	r1, [r5, #4]
 803d96c:	60aa      	str	r2, [r5, #8]
        }
    }
    Simcom_Unlock();
 803d96e:	f000 ff59 	bl	803e824 <Simcom_Unlock>

    return p;
 803d972:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 803d976:	4618      	mov	r0, r3
 803d978:	37a4      	adds	r7, #164	; 0xa4
 803d97a:	46bd      	mov	sp, r7
 803d97c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803d97e:	bf00      	nop
 803d980:	08043c0c 	.word	0x08043c0c
 803d984:	08043c14 	.word	0x08043c14
 803d988:	08043c20 	.word	0x08043c20

0803d98c <AT_GetLocalIpAddress>:

SIMCOM_RESULT AT_GetLocalIpAddress(at_cifsr_t *param) {
 803d98c:	b580      	push	{r7, lr}
 803d98e:	b084      	sub	sp, #16
 803d990:	af00      	add	r7, sp, #0
 803d992:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d994:	2300      	movs	r3, #0
 803d996:	73fb      	strb	r3, [r7, #15]
    char *str = NULL;
 803d998:	2300      	movs	r3, #0
 803d99a:	60bb      	str	r3, [r7, #8]

    Simcom_Lock();
 803d99c:	f000 ff34 	bl	803e808 <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CIFSR\r", 500, SIMCOM_RSP_NONE, &str);
 803d9a0:	f107 0308 	add.w	r3, r7, #8
 803d9a4:	4a0c      	ldr	r2, [pc, #48]	; (803d9d8 <AT_GetLocalIpAddress+0x4c>)
 803d9a6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803d9aa:	480c      	ldr	r0, [pc, #48]	; (803d9dc <AT_GetLocalIpAddress+0x50>)
 803d9ac:	f000 fa7c 	bl	803dea8 <AT_CmdRead>
 803d9b0:	4603      	mov	r3, r0
 803d9b2:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803d9b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803d9b8:	2b00      	cmp	r3, #0
 803d9ba:	dd05      	ble.n	803d9c8 <AT_GetLocalIpAddress+0x3c>
        AT_ParseText(&str[0], NULL, param->address, sizeof(param->address));
 803d9bc:	68b8      	ldr	r0, [r7, #8]
 803d9be:	687a      	ldr	r2, [r7, #4]
 803d9c0:	2314      	movs	r3, #20
 803d9c2:	2100      	movs	r1, #0
 803d9c4:	f000 faa8 	bl	803df18 <AT_ParseText>
    }
    Simcom_Unlock();
 803d9c8:	f000 ff2c 	bl	803e824 <Simcom_Unlock>

    return p;
 803d9cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803d9d0:	4618      	mov	r0, r3
 803d9d2:	3710      	adds	r7, #16
 803d9d4:	46bd      	mov	sp, r7
 803d9d6:	bd80      	pop	{r7, pc}
 803d9d8:	08043c38 	.word	0x08043c38
 803d9dc:	08043c3c 	.word	0x08043c3c

0803d9e0 <AT_StartConnectionSingle>:

SIMCOM_RESULT AT_StartConnectionSingle(at_cipstart_t *param) {
 803d9e0:	b580      	push	{r7, lr}
 803d9e2:	b09a      	sub	sp, #104	; 0x68
 803d9e4:	af02      	add	r7, sp, #8
 803d9e6:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803d9e8:	2300      	movs	r3, #0
 803d9ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    char cmd[80];

    Simcom_Lock();
 803d9ee:	f000 ff0b 	bl	803e808 <Simcom_Lock>
    // Write
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
            param->mode, param->ip, param->port);
 803d9f2:	687a      	ldr	r2, [r7, #4]
 803d9f4:	687b      	ldr	r3, [r7, #4]
 803d9f6:	1d19      	adds	r1, r3, #4
 803d9f8:	687b      	ldr	r3, [r7, #4]
 803d9fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    sprintf(cmd, "AT+CIPSTART=\"%s\",\"%s\",\"%d\"\r",
 803d9fc:	f107 000c 	add.w	r0, r7, #12
 803da00:	9300      	str	r3, [sp, #0]
 803da02:	460b      	mov	r3, r1
 803da04:	4919      	ldr	r1, [pc, #100]	; (803da6c <AT_StartConnectionSingle+0x8c>)
 803da06:	f001 ffa9 	bl	803f95c <siprintf>
    p = AT_CmdWrite(cmd, 30000, "CONNECT");
 803da0a:	f107 030c 	add.w	r3, r7, #12
 803da0e:	4a18      	ldr	r2, [pc, #96]	; (803da70 <AT_StartConnectionSingle+0x90>)
 803da10:	f247 5130 	movw	r1, #30000	; 0x7530
 803da14:	4618      	mov	r0, r3
 803da16:	f000 fa29 	bl	803de6c <AT_CmdWrite>
 803da1a:	4603      	mov	r3, r0
 803da1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    // check either connection ok / error
    if (p > 0) {
 803da20:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 803da24:	2b00      	cmp	r3, #0
 803da26:	dd18      	ble.n	803da5a <AT_StartConnectionSingle+0x7a>
        if (Simcom_Response("CONNECT OK")
 803da28:	4812      	ldr	r0, [pc, #72]	; (803da74 <AT_StartConnectionSingle+0x94>)
 803da2a:	f000 ff07 	bl	803e83c <Simcom_Response>
 803da2e:	4603      	mov	r3, r0
 803da30:	2b00      	cmp	r3, #0
 803da32:	d10b      	bne.n	803da4c <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("ALREADY CONNECT")
 803da34:	4810      	ldr	r0, [pc, #64]	; (803da78 <AT_StartConnectionSingle+0x98>)
 803da36:	f000 ff01 	bl	803e83c <Simcom_Response>
 803da3a:	4603      	mov	r3, r0
 803da3c:	2b00      	cmp	r3, #0
 803da3e:	d105      	bne.n	803da4c <AT_StartConnectionSingle+0x6c>
                || Simcom_Response("TCP CLOSED")) {
 803da40:	480e      	ldr	r0, [pc, #56]	; (803da7c <AT_StartConnectionSingle+0x9c>)
 803da42:	f000 fefb 	bl	803e83c <Simcom_Response>
 803da46:	4603      	mov	r3, r0
 803da48:	2b00      	cmp	r3, #0
 803da4a:	d003      	beq.n	803da54 <AT_StartConnectionSingle+0x74>
            p = SIM_RESULT_OK;
 803da4c:	2301      	movs	r3, #1
 803da4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 803da52:	e002      	b.n	803da5a <AT_StartConnectionSingle+0x7a>
        } else {
            p = SIM_RESULT_ERROR;
 803da54:	2300      	movs	r3, #0
 803da56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        }
    }
    Simcom_Unlock();
 803da5a:	f000 fee3 	bl	803e824 <Simcom_Unlock>

    return p;
 803da5e:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 803da62:	4618      	mov	r0, r3
 803da64:	3760      	adds	r7, #96	; 0x60
 803da66:	46bd      	mov	sp, r7
 803da68:	bd80      	pop	{r7, pc}
 803da6a:	bf00      	nop
 803da6c:	08043c48 	.word	0x08043c48
 803da70:	08043c64 	.word	0x08043c64
 803da74:	08043b3c 	.word	0x08043b3c
 803da78:	08043c6c 	.word	0x08043c6c
 803da7c:	08043b60 	.word	0x08043b60

0803da80 <AT_Clock>:

SIMCOM_RESULT AT_Clock(AT_MODE mode, timestamp_t *tm) {
 803da80:	b5f0      	push	{r4, r5, r6, r7, lr}
 803da82:	b093      	sub	sp, #76	; 0x4c
 803da84:	af06      	add	r7, sp, #24
 803da86:	4603      	mov	r3, r0
 803da88:	6039      	str	r1, [r7, #0]
 803da8a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803da8c:	2300      	movs	r3, #0
 803da8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 803da92:	2300      	movs	r3, #0
 803da94:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[32];
 803da98:	2300      	movs	r3, #0
 803da9a:	62bb      	str	r3, [r7, #40]	; 0x28

    Simcom_Lock();
 803da9c:	f000 feb4 	bl	803e808 <Simcom_Lock>
    if (mode == ATW) {
 803daa0:	79fb      	ldrb	r3, [r7, #7]
 803daa2:	2b00      	cmp	r3, #0
 803daa4:	d12c      	bne.n	803db00 <AT_Clock+0x80>
        // Write
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
                tm->date.Year,
 803daa6:	683b      	ldr	r3, [r7, #0]
 803daa8:	7ddb      	ldrb	r3, [r3, #23]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803daaa:	461e      	mov	r6, r3
                tm->date.Month,
 803daac:	683b      	ldr	r3, [r7, #0]
 803daae:	7d5b      	ldrb	r3, [r3, #21]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dab0:	469c      	mov	ip, r3
                tm->date.Date,
 803dab2:	683b      	ldr	r3, [r7, #0]
 803dab4:	7d9b      	ldrb	r3, [r3, #22]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dab6:	461a      	mov	r2, r3
                tm->time.Hours,
 803dab8:	683b      	ldr	r3, [r7, #0]
 803daba:	781b      	ldrb	r3, [r3, #0]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dabc:	4619      	mov	r1, r3
                tm->time.Minutes,
 803dabe:	683b      	ldr	r3, [r7, #0]
 803dac0:	785b      	ldrb	r3, [r3, #1]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dac2:	461c      	mov	r4, r3
                tm->time.Seconds,
 803dac4:	683b      	ldr	r3, [r7, #0]
 803dac6:	789b      	ldrb	r3, [r3, #2]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dac8:	461d      	mov	r5, r3
                tm->tzQuarterHour);
 803daca:	683b      	ldr	r3, [r7, #0]
 803dacc:	f993 3018 	ldrsb.w	r3, [r3, #24]
        sprintf(cmd, "AT+CCLK=\"%d/%d/%d,%d:%d:%d%+d\"\r",
 803dad0:	f107 0008 	add.w	r0, r7, #8
 803dad4:	9304      	str	r3, [sp, #16]
 803dad6:	9503      	str	r5, [sp, #12]
 803dad8:	9402      	str	r4, [sp, #8]
 803dada:	9101      	str	r1, [sp, #4]
 803dadc:	9200      	str	r2, [sp, #0]
 803dade:	4663      	mov	r3, ip
 803dae0:	4632      	mov	r2, r6
 803dae2:	4961      	ldr	r1, [pc, #388]	; (803dc68 <AT_Clock+0x1e8>)
 803dae4:	f001 ff3a 	bl	803f95c <siprintf>
        p = AT_CmdWrite(cmd, 500, NULL);
 803dae8:	f107 0308 	add.w	r3, r7, #8
 803daec:	2200      	movs	r2, #0
 803daee:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803daf2:	4618      	mov	r0, r3
 803daf4:	f000 f9ba 	bl	803de6c <AT_CmdWrite>
 803daf8:	4603      	mov	r3, r0
 803dafa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 803dafe:	e0ab      	b.n	803dc58 <AT_Clock+0x1d8>

    } else {
        // Read
        p = AT_CmdRead("AT+CCLK?\r", 500, "+CCLK: ", &str);
 803db00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803db04:	4a59      	ldr	r2, [pc, #356]	; (803dc6c <AT_Clock+0x1ec>)
 803db06:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803db0a:	4859      	ldr	r0, [pc, #356]	; (803dc70 <AT_Clock+0x1f0>)
 803db0c:	f000 f9cc 	bl	803dea8 <AT_CmdRead>
 803db10:	4603      	mov	r3, r0
 803db12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (p > 0) {
 803db16:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 803db1a:	2b00      	cmp	r3, #0
 803db1c:	f340 809c 	ble.w	803dc58 <AT_Clock+0x1d8>
            len = 1;
 803db20:	2301      	movs	r3, #1
 803db22:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Year = AT_ParseNumber(&str[len], &cnt);
 803db26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db28:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db2c:	4413      	add	r3, r2
 803db2e:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db32:	4611      	mov	r1, r2
 803db34:	4618      	mov	r0, r3
 803db36:	f000 fa39 	bl	803dfac <AT_ParseNumber>
 803db3a:	4603      	mov	r3, r0
 803db3c:	b2da      	uxtb	r2, r3
 803db3e:	683b      	ldr	r3, [r7, #0]
 803db40:	75da      	strb	r2, [r3, #23]
            len += cnt + 1;
 803db42:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db46:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db4a:	4413      	add	r3, r2
 803db4c:	b2db      	uxtb	r3, r3
 803db4e:	3301      	adds	r3, #1
 803db50:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Month = AT_ParseNumber(&str[len], &cnt);
 803db54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db56:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db5a:	4413      	add	r3, r2
 803db5c:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db60:	4611      	mov	r1, r2
 803db62:	4618      	mov	r0, r3
 803db64:	f000 fa22 	bl	803dfac <AT_ParseNumber>
 803db68:	4603      	mov	r3, r0
 803db6a:	b2da      	uxtb	r2, r3
 803db6c:	683b      	ldr	r3, [r7, #0]
 803db6e:	755a      	strb	r2, [r3, #21]
            len += cnt + 1;
 803db70:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803db74:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db78:	4413      	add	r3, r2
 803db7a:	b2db      	uxtb	r3, r3
 803db7c:	3301      	adds	r3, #1
 803db7e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->date.Date = AT_ParseNumber(&str[len], &cnt);
 803db82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803db84:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803db88:	4413      	add	r3, r2
 803db8a:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803db8e:	4611      	mov	r1, r2
 803db90:	4618      	mov	r0, r3
 803db92:	f000 fa0b 	bl	803dfac <AT_ParseNumber>
 803db96:	4603      	mov	r3, r0
 803db98:	b2da      	uxtb	r2, r3
 803db9a:	683b      	ldr	r3, [r7, #0]
 803db9c:	759a      	strb	r2, [r3, #22]
            len += cnt + 1;
 803db9e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dba2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dba6:	4413      	add	r3, r2
 803dba8:	b2db      	uxtb	r3, r3
 803dbaa:	3301      	adds	r3, #1
 803dbac:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Hours = AT_ParseNumber(&str[len], &cnt);
 803dbb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dbb2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dbb6:	4413      	add	r3, r2
 803dbb8:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dbbc:	4611      	mov	r1, r2
 803dbbe:	4618      	mov	r0, r3
 803dbc0:	f000 f9f4 	bl	803dfac <AT_ParseNumber>
 803dbc4:	4603      	mov	r3, r0
 803dbc6:	b2da      	uxtb	r2, r3
 803dbc8:	683b      	ldr	r3, [r7, #0]
 803dbca:	701a      	strb	r2, [r3, #0]
            len += cnt + 1;
 803dbcc:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dbd0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dbd4:	4413      	add	r3, r2
 803dbd6:	b2db      	uxtb	r3, r3
 803dbd8:	3301      	adds	r3, #1
 803dbda:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Minutes = AT_ParseNumber(&str[len], &cnt);
 803dbde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dbe0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dbe4:	4413      	add	r3, r2
 803dbe6:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dbea:	4611      	mov	r1, r2
 803dbec:	4618      	mov	r0, r3
 803dbee:	f000 f9dd 	bl	803dfac <AT_ParseNumber>
 803dbf2:	4603      	mov	r3, r0
 803dbf4:	b2da      	uxtb	r2, r3
 803dbf6:	683b      	ldr	r3, [r7, #0]
 803dbf8:	705a      	strb	r2, [r3, #1]
            len += cnt + 1;
 803dbfa:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dbfe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dc02:	4413      	add	r3, r2
 803dc04:	b2db      	uxtb	r3, r3
 803dc06:	3301      	adds	r3, #1
 803dc08:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->time.Seconds = AT_ParseNumber(&str[len], &cnt);
 803dc0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dc0e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dc12:	4413      	add	r3, r2
 803dc14:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 803dc18:	4611      	mov	r1, r2
 803dc1a:	4618      	mov	r0, r3
 803dc1c:	f000 f9c6 	bl	803dfac <AT_ParseNumber>
 803dc20:	4603      	mov	r3, r0
 803dc22:	b2da      	uxtb	r2, r3
 803dc24:	683b      	ldr	r3, [r7, #0]
 803dc26:	709a      	strb	r2, [r3, #2]
            len += cnt + 1;
 803dc28:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 803dc2c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dc30:	4413      	add	r3, r2
 803dc32:	b2db      	uxtb	r3, r3
 803dc34:	3301      	adds	r3, #1
 803dc36:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            tm->tzQuarterHour = AT_ParseNumber(&str[len], NULL);
 803dc3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 803dc3c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 803dc40:	4413      	add	r3, r2
 803dc42:	2100      	movs	r1, #0
 803dc44:	4618      	mov	r0, r3
 803dc46:	f000 f9b1 	bl	803dfac <AT_ParseNumber>
 803dc4a:	4603      	mov	r3, r0
 803dc4c:	b25a      	sxtb	r2, r3
 803dc4e:	683b      	ldr	r3, [r7, #0]
 803dc50:	761a      	strb	r2, [r3, #24]

            // Formatting
            tm->date.WeekDay = RTC_WEEKDAY_MONDAY;
 803dc52:	683b      	ldr	r3, [r7, #0]
 803dc54:	2201      	movs	r2, #1
 803dc56:	751a      	strb	r2, [r3, #20]
        }
    }
    Simcom_Unlock();
 803dc58:	f000 fde4 	bl	803e824 <Simcom_Unlock>

    return p;
 803dc5c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 803dc60:	4618      	mov	r0, r3
 803dc62:	3734      	adds	r7, #52	; 0x34
 803dc64:	46bd      	mov	sp, r7
 803dc66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803dc68:	08043c7c 	.word	0x08043c7c
 803dc6c:	08043c9c 	.word	0x08043c9c
 803dc70:	08043ca4 	.word	0x08043ca4

0803dc74 <AT_GprsAttachment>:

SIMCOM_RESULT AT_GprsAttachment(AT_MODE mode, AT_CGATT *state) {
 803dc74:	b580      	push	{r7, lr}
 803dc76:	b082      	sub	sp, #8
 803dc78:	af00      	add	r7, sp, #0
 803dc7a:	4603      	mov	r3, r0
 803dc7c:	6039      	str	r1, [r7, #0]
 803dc7e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CGATT", mode, (int32_t*) state, 0);
 803dc80:	79f9      	ldrb	r1, [r7, #7]
 803dc82:	2300      	movs	r3, #0
 803dc84:	683a      	ldr	r2, [r7, #0]
 803dc86:	4804      	ldr	r0, [pc, #16]	; (803dc98 <AT_GprsAttachment+0x24>)
 803dc88:	f000 f880 	bl	803dd8c <AT_SingleInteger>
 803dc8c:	4603      	mov	r3, r0
}
 803dc8e:	4618      	mov	r0, r3
 803dc90:	3708      	adds	r7, #8
 803dc92:	46bd      	mov	sp, r7
 803dc94:	bd80      	pop	{r7, pc}
 803dc96:	bf00      	nop
 803dc98:	08043cb0 	.word	0x08043cb0

0803dc9c <AT_ManuallyReceiveData>:

SIMCOM_RESULT AT_ManuallyReceiveData(AT_MODE mode, AT_CIPRXGET *state) {
 803dc9c:	b580      	push	{r7, lr}
 803dc9e:	b082      	sub	sp, #8
 803dca0:	af00      	add	r7, sp, #0
 803dca2:	4603      	mov	r3, r0
 803dca4:	6039      	str	r1, [r7, #0]
 803dca6:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPRXGET", mode, (int32_t*) state, 0);
 803dca8:	79f9      	ldrb	r1, [r7, #7]
 803dcaa:	2300      	movs	r3, #0
 803dcac:	683a      	ldr	r2, [r7, #0]
 803dcae:	4804      	ldr	r0, [pc, #16]	; (803dcc0 <AT_ManuallyReceiveData+0x24>)
 803dcb0:	f000 f86c 	bl	803dd8c <AT_SingleInteger>
 803dcb4:	4603      	mov	r3, r0
}
 803dcb6:	4618      	mov	r0, r3
 803dcb8:	3708      	adds	r7, #8
 803dcba:	46bd      	mov	sp, r7
 803dcbc:	bd80      	pop	{r7, pc}
 803dcbe:	bf00      	nop
 803dcc0:	08043cb8 	.word	0x08043cb8

0803dcc4 <AT_MultiIpConnection>:

SIMCOM_RESULT AT_MultiIpConnection(AT_MODE mode, AT_CIPMUX *state) {
 803dcc4:	b580      	push	{r7, lr}
 803dcc6:	b082      	sub	sp, #8
 803dcc8:	af00      	add	r7, sp, #0
 803dcca:	4603      	mov	r3, r0
 803dccc:	6039      	str	r1, [r7, #0]
 803dcce:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMUX", mode, (int32_t*) state, 0);
 803dcd0:	79f9      	ldrb	r1, [r7, #7]
 803dcd2:	2300      	movs	r3, #0
 803dcd4:	683a      	ldr	r2, [r7, #0]
 803dcd6:	4804      	ldr	r0, [pc, #16]	; (803dce8 <AT_MultiIpConnection+0x24>)
 803dcd8:	f000 f858 	bl	803dd8c <AT_SingleInteger>
 803dcdc:	4603      	mov	r3, r0
}
 803dcde:	4618      	mov	r0, r3
 803dce0:	3708      	adds	r7, #8
 803dce2:	46bd      	mov	sp, r7
 803dce4:	bd80      	pop	{r7, pc}
 803dce6:	bf00      	nop
 803dce8:	08043cc4 	.word	0x08043cc4

0803dcec <AT_TcpApllicationMode>:

SIMCOM_RESULT AT_TcpApllicationMode(AT_MODE mode, AT_CIPMODE *state) {
 803dcec:	b580      	push	{r7, lr}
 803dcee:	b082      	sub	sp, #8
 803dcf0:	af00      	add	r7, sp, #0
 803dcf2:	4603      	mov	r3, r0
 803dcf4:	6039      	str	r1, [r7, #0]
 803dcf6:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPMODE", mode, (int32_t*) state, 0);
 803dcf8:	79f9      	ldrb	r1, [r7, #7]
 803dcfa:	2300      	movs	r3, #0
 803dcfc:	683a      	ldr	r2, [r7, #0]
 803dcfe:	4804      	ldr	r0, [pc, #16]	; (803dd10 <AT_TcpApllicationMode+0x24>)
 803dd00:	f000 f844 	bl	803dd8c <AT_SingleInteger>
 803dd04:	4603      	mov	r3, r0
}
 803dd06:	4618      	mov	r0, r3
 803dd08:	3708      	adds	r7, #8
 803dd0a:	46bd      	mov	sp, r7
 803dd0c:	bd80      	pop	{r7, pc}
 803dd0e:	bf00      	nop
 803dd10:	08043ccc 	.word	0x08043ccc

0803dd14 <AT_ShowRemoteIp>:

SIMCOM_RESULT AT_ShowRemoteIp(AT_MODE mode, AT_BOOL *state) {
 803dd14:	b580      	push	{r7, lr}
 803dd16:	b082      	sub	sp, #8
 803dd18:	af00      	add	r7, sp, #0
 803dd1a:	4603      	mov	r3, r0
 803dd1c:	6039      	str	r1, [r7, #0]
 803dd1e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPSRIP", mode, (int32_t*) state, 0);
 803dd20:	79f9      	ldrb	r1, [r7, #7]
 803dd22:	2300      	movs	r3, #0
 803dd24:	683a      	ldr	r2, [r7, #0]
 803dd26:	4804      	ldr	r0, [pc, #16]	; (803dd38 <AT_ShowRemoteIp+0x24>)
 803dd28:	f000 f830 	bl	803dd8c <AT_SingleInteger>
 803dd2c:	4603      	mov	r3, r0
}
 803dd2e:	4618      	mov	r0, r3
 803dd30:	3708      	adds	r7, #8
 803dd32:	46bd      	mov	sp, r7
 803dd34:	bd80      	pop	{r7, pc}
 803dd36:	bf00      	nop
 803dd38:	08043cd4 	.word	0x08043cd4

0803dd3c <AT_IpPackageHeader>:

SIMCOM_RESULT AT_IpPackageHeader(AT_MODE mode, AT_BOOL *state) {
 803dd3c:	b580      	push	{r7, lr}
 803dd3e:	b082      	sub	sp, #8
 803dd40:	af00      	add	r7, sp, #0
 803dd42:	4603      	mov	r3, r0
 803dd44:	6039      	str	r1, [r7, #0]
 803dd46:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CIPHEAD", mode, (int32_t*) state, 0);
 803dd48:	79f9      	ldrb	r1, [r7, #7]
 803dd4a:	2300      	movs	r3, #0
 803dd4c:	683a      	ldr	r2, [r7, #0]
 803dd4e:	4804      	ldr	r0, [pc, #16]	; (803dd60 <AT_IpPackageHeader+0x24>)
 803dd50:	f000 f81c 	bl	803dd8c <AT_SingleInteger>
 803dd54:	4603      	mov	r3, r0
}
 803dd56:	4618      	mov	r0, r3
 803dd58:	3708      	adds	r7, #8
 803dd5a:	46bd      	mov	sp, r7
 803dd5c:	bd80      	pop	{r7, pc}
 803dd5e:	bf00      	nop
 803dd60:	08043cdc 	.word	0x08043cdc

0803dd64 <AT_EnableLocalTimestamp>:

SIMCOM_RESULT AT_EnableLocalTimestamp(AT_MODE mode, AT_BOOL *state) {
 803dd64:	b580      	push	{r7, lr}
 803dd66:	b082      	sub	sp, #8
 803dd68:	af00      	add	r7, sp, #0
 803dd6a:	4603      	mov	r3, r0
 803dd6c:	6039      	str	r1, [r7, #0]
 803dd6e:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CLTS", mode, (int32_t*) state, 0);
 803dd70:	79f9      	ldrb	r1, [r7, #7]
 803dd72:	2300      	movs	r3, #0
 803dd74:	683a      	ldr	r2, [r7, #0]
 803dd76:	4804      	ldr	r0, [pc, #16]	; (803dd88 <AT_EnableLocalTimestamp+0x24>)
 803dd78:	f000 f808 	bl	803dd8c <AT_SingleInteger>
 803dd7c:	4603      	mov	r3, r0
}
 803dd7e:	4618      	mov	r0, r3
 803dd80:	3708      	adds	r7, #8
 803dd82:	46bd      	mov	sp, r7
 803dd84:	bd80      	pop	{r7, pc}
 803dd86:	bf00      	nop
 803dd88:	08043ce4 	.word	0x08043ce4

0803dd8c <AT_SingleInteger>:

    return *str != NULL;
}
#endif

static SIMCOM_RESULT AT_SingleInteger(char command[20], AT_MODE mode, int32_t *value, uint8_t executor) {
 803dd8c:	b580      	push	{r7, lr}
 803dd8e:	b092      	sub	sp, #72	; 0x48
 803dd90:	af00      	add	r7, sp, #0
 803dd92:	60f8      	str	r0, [r7, #12]
 803dd94:	607a      	str	r2, [r7, #4]
 803dd96:	461a      	mov	r2, r3
 803dd98:	460b      	mov	r3, r1
 803dd9a:	72fb      	strb	r3, [r7, #11]
 803dd9c:	4613      	mov	r3, r2
 803dd9e:	72bb      	strb	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803dda0:	2300      	movs	r3, #0
 803dda2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20];
 803dda6:	2300      	movs	r3, #0
 803dda8:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    int32_t tmp = *value;
 803ddaa:	687b      	ldr	r3, [r7, #4]
 803ddac:	681b      	ldr	r3, [r3, #0]
 803ddae:	643b      	str	r3, [r7, #64]	; 0x40

    Simcom_Lock();
 803ddb0:	f000 fd2a 	bl	803e808 <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 803ddb4:	7abb      	ldrb	r3, [r7, #10]
 803ddb6:	2b00      	cmp	r3, #0
 803ddb8:	d001      	beq.n	803ddbe <AT_SingleInteger+0x32>
 803ddba:	4b27      	ldr	r3, [pc, #156]	; (803de58 <AT_SingleInteger+0xcc>)
 803ddbc:	e000      	b.n	803ddc0 <AT_SingleInteger+0x34>
 803ddbe:	4b27      	ldr	r3, [pc, #156]	; (803de5c <AT_SingleInteger+0xd0>)
 803ddc0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803ddc4:	68fa      	ldr	r2, [r7, #12]
 803ddc6:	4926      	ldr	r1, [pc, #152]	; (803de60 <AT_SingleInteger+0xd4>)
 803ddc8:	f001 fdc8 	bl	803f95c <siprintf>
    sprintf(res, "+%s: ", command);
 803ddcc:	f107 0314 	add.w	r3, r7, #20
 803ddd0:	68fa      	ldr	r2, [r7, #12]
 803ddd2:	4924      	ldr	r1, [pc, #144]	; (803de64 <AT_SingleInteger+0xd8>)
 803ddd4:	4618      	mov	r0, r3
 803ddd6:	f001 fdc1 	bl	803f95c <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 803ddda:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 803ddde:	f107 0214 	add.w	r2, r7, #20
 803dde2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803dde6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 803ddea:	f000 f85d 	bl	803dea8 <AT_CmdRead>
 803ddee:	4603      	mov	r3, r0
 803ddf0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 803ddf4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 803ddf8:	2b00      	cmp	r3, #0
 803ddfa:	dd24      	ble.n	803de46 <AT_SingleInteger+0xba>
        tmp = AT_ParseNumber(&str[0], NULL);
 803ddfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 803ddfe:	2100      	movs	r1, #0
 803de00:	4618      	mov	r0, r3
 803de02:	f000 f8d3 	bl	803dfac <AT_ParseNumber>
 803de06:	6438      	str	r0, [r7, #64]	; 0x40

        // Write
        if (mode == ATW) {
 803de08:	7afb      	ldrb	r3, [r7, #11]
 803de0a:	2b00      	cmp	r3, #0
 803de0c:	d118      	bne.n	803de40 <AT_SingleInteger+0xb4>
            if (tmp != *value) {
 803de0e:	687b      	ldr	r3, [r7, #4]
 803de10:	681b      	ldr	r3, [r3, #0]
 803de12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803de14:	429a      	cmp	r2, r3
 803de16:	d016      	beq.n	803de46 <AT_SingleInteger+0xba>
                sprintf(cmd, "AT+%s=%d\r", command, (int) *value);
 803de18:	687b      	ldr	r3, [r7, #4]
 803de1a:	681b      	ldr	r3, [r3, #0]
 803de1c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 803de20:	68fa      	ldr	r2, [r7, #12]
 803de22:	4911      	ldr	r1, [pc, #68]	; (803de68 <AT_SingleInteger+0xdc>)
 803de24:	f001 fd9a 	bl	803f95c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 803de28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803de2c:	2200      	movs	r2, #0
 803de2e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 803de32:	4618      	mov	r0, r3
 803de34:	f000 f81a 	bl	803de6c <AT_CmdWrite>
 803de38:	4603      	mov	r3, r0
 803de3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 803de3e:	e002      	b.n	803de46 <AT_SingleInteger+0xba>
            }
        } else {
            *value = tmp;
 803de40:	687b      	ldr	r3, [r7, #4]
 803de42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 803de44:	601a      	str	r2, [r3, #0]
        }
    }
    Simcom_Unlock();
 803de46:	f000 fced 	bl	803e824 <Simcom_Unlock>

    return p;
 803de4a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 803de4e:	4618      	mov	r0, r3
 803de50:	3748      	adds	r7, #72	; 0x48
 803de52:	46bd      	mov	sp, r7
 803de54:	bd80      	pop	{r7, pc}
 803de56:	bf00      	nop
 803de58:	08043cec 	.word	0x08043cec
 803de5c:	08043cf0 	.word	0x08043cf0
 803de60:	08043cf4 	.word	0x08043cf4
 803de64:	08043be4 	.word	0x08043be4
 803de68:	08043bec 	.word	0x08043bec

0803de6c <AT_CmdWrite>:

static SIMCOM_RESULT AT_CmdWrite(char *cmd, uint32_t ms, char *res) {
 803de6c:	b580      	push	{r7, lr}
 803de6e:	b086      	sub	sp, #24
 803de70:	af00      	add	r7, sp, #0
 803de72:	60f8      	str	r0, [r7, #12]
 803de74:	60b9      	str	r1, [r7, #8]
 803de76:	607a      	str	r2, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803de78:	2300      	movs	r3, #0
 803de7a:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803de7c:	4b09      	ldr	r3, [pc, #36]	; (803dea4 <AT_CmdWrite+0x38>)
 803de7e:	f993 3000 	ldrsb.w	r3, [r3]
 803de82:	2b00      	cmp	r3, #0
 803de84:	db07      	blt.n	803de96 <AT_CmdWrite+0x2a>
        p = Simcom_Command(cmd, res, ms, 0);
 803de86:	2300      	movs	r3, #0
 803de88:	68ba      	ldr	r2, [r7, #8]
 803de8a:	6879      	ldr	r1, [r7, #4]
 803de8c:	68f8      	ldr	r0, [r7, #12]
 803de8e:	f001 f9a7 	bl	803f1e0 <Simcom_Command>
 803de92:	4603      	mov	r3, r0
 803de94:	75fb      	strb	r3, [r7, #23]
    }

    return p;
 803de96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803de9a:	4618      	mov	r0, r3
 803de9c:	3718      	adds	r7, #24
 803de9e:	46bd      	mov	sp, r7
 803dea0:	bd80      	pop	{r7, pc}
 803dea2:	bf00      	nop
 803dea4:	200002a8 	.word	0x200002a8

0803dea8 <AT_CmdRead>:

static SIMCOM_RESULT AT_CmdRead(char *cmd, uint32_t ms, char *prefix, char **str) {
 803dea8:	b590      	push	{r4, r7, lr}
 803deaa:	b087      	sub	sp, #28
 803deac:	af00      	add	r7, sp, #0
 803deae:	60f8      	str	r0, [r7, #12]
 803deb0:	60b9      	str	r1, [r7, #8]
 803deb2:	607a      	str	r2, [r7, #4]
 803deb4:	603b      	str	r3, [r7, #0]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803deb6:	2300      	movs	r3, #0
 803deb8:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 803deba:	4b16      	ldr	r3, [pc, #88]	; (803df14 <AT_CmdRead+0x6c>)
 803debc:	f993 3000 	ldrsb.w	r3, [r3]
 803dec0:	2b00      	cmp	r3, #0
 803dec2:	db20      	blt.n	803df06 <AT_CmdRead+0x5e>
        p = Simcom_Command(cmd, prefix, ms, 0);
 803dec4:	2300      	movs	r3, #0
 803dec6:	68ba      	ldr	r2, [r7, #8]
 803dec8:	6879      	ldr	r1, [r7, #4]
 803deca:	68f8      	ldr	r0, [r7, #12]
 803decc:	f001 f988 	bl	803f1e0 <Simcom_Command>
 803ded0:	4603      	mov	r3, r0
 803ded2:	75fb      	strb	r3, [r7, #23]

        if (p > 0) {
 803ded4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 803ded8:	2b00      	cmp	r3, #0
 803deda:	dd14      	ble.n	803df06 <AT_CmdRead+0x5e>
            *str = Simcom_Response(prefix);
 803dedc:	6878      	ldr	r0, [r7, #4]
 803dede:	f000 fcad 	bl	803e83c <Simcom_Response>
 803dee2:	4602      	mov	r2, r0
 803dee4:	683b      	ldr	r3, [r7, #0]
 803dee6:	601a      	str	r2, [r3, #0]

            if (*str != NULL) {
 803dee8:	683b      	ldr	r3, [r7, #0]
 803deea:	681b      	ldr	r3, [r3, #0]
 803deec:	2b00      	cmp	r3, #0
 803deee:	d00a      	beq.n	803df06 <AT_CmdRead+0x5e>
                *str += strlen(prefix);
 803def0:	683b      	ldr	r3, [r7, #0]
 803def2:	681c      	ldr	r4, [r3, #0]
 803def4:	6878      	ldr	r0, [r7, #4]
 803def6:	f7e2 f99d 	bl	8020234 <strlen>
 803defa:	4603      	mov	r3, r0
 803defc:	18e2      	adds	r2, r4, r3
 803defe:	683b      	ldr	r3, [r7, #0]
 803df00:	601a      	str	r2, [r3, #0]

                p = SIM_RESULT_OK;
 803df02:	2301      	movs	r3, #1
 803df04:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return p;
 803df06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803df0a:	4618      	mov	r0, r3
 803df0c:	371c      	adds	r7, #28
 803df0e:	46bd      	mov	sp, r7
 803df10:	bd90      	pop	{r4, r7, pc}
 803df12:	bf00      	nop
 803df14:	200002a8 	.word	0x200002a8

0803df18 <AT_ParseText>:

static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size) {
 803df18:	b480      	push	{r7}
 803df1a:	b087      	sub	sp, #28
 803df1c:	af00      	add	r7, sp, #0
 803df1e:	60f8      	str	r0, [r7, #12]
 803df20:	60b9      	str	r1, [r7, #8]
 803df22:	607a      	str	r2, [r7, #4]
 803df24:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 803df26:	2300      	movs	r3, #0
 803df28:	75fb      	strb	r3, [r7, #23]

    // check for double quote start
    if (*ptr == '"') {
 803df2a:	68fb      	ldr	r3, [r7, #12]
 803df2c:	781b      	ldrb	r3, [r3, #0]
 803df2e:	2b22      	cmp	r3, #34	; 0x22
 803df30:	d119      	bne.n	803df66 <AT_ParseText+0x4e>
        ptr++;
 803df32:	68fb      	ldr	r3, [r7, #12]
 803df34:	3301      	adds	r3, #1
 803df36:	60fb      	str	r3, [r7, #12]
        i++;
 803df38:	7dfb      	ldrb	r3, [r7, #23]
 803df3a:	3301      	adds	r3, #1
 803df3c:	75fb      	strb	r3, [r7, #23]
    }
    // Parse text
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803df3e:	e012      	b.n	803df66 <AT_ParseText+0x4e>
        *text = *ptr;
 803df40:	68fb      	ldr	r3, [r7, #12]
 803df42:	781a      	ldrb	r2, [r3, #0]
 803df44:	687b      	ldr	r3, [r7, #4]
 803df46:	701a      	strb	r2, [r3, #0]

        // increment
        text++;
 803df48:	687b      	ldr	r3, [r7, #4]
 803df4a:	3301      	adds	r3, #1
 803df4c:	607b      	str	r3, [r7, #4]
        ptr++;
 803df4e:	68fb      	ldr	r3, [r7, #12]
 803df50:	3301      	adds	r3, #1
 803df52:	60fb      	str	r3, [r7, #12]
        i++;
 803df54:	7dfb      	ldrb	r3, [r7, #23]
 803df56:	3301      	adds	r3, #1
 803df58:	75fb      	strb	r3, [r7, #23]
        size--;
 803df5a:	78fb      	ldrb	r3, [r7, #3]
 803df5c:	3b01      	subs	r3, #1
 803df5e:	70fb      	strb	r3, [r7, #3]

        // handle overflow
        if (size <= 1) {
 803df60:	78fb      	ldrb	r3, [r7, #3]
 803df62:	2b01      	cmp	r3, #1
 803df64:	d90c      	bls.n	803df80 <AT_ParseText+0x68>
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 803df66:	68fb      	ldr	r3, [r7, #12]
 803df68:	781b      	ldrb	r3, [r3, #0]
 803df6a:	2b22      	cmp	r3, #34	; 0x22
 803df6c:	d009      	beq.n	803df82 <AT_ParseText+0x6a>
 803df6e:	68fb      	ldr	r3, [r7, #12]
 803df70:	781b      	ldrb	r3, [r3, #0]
 803df72:	2b0d      	cmp	r3, #13
 803df74:	d005      	beq.n	803df82 <AT_ParseText+0x6a>
 803df76:	68fb      	ldr	r3, [r7, #12]
 803df78:	781b      	ldrb	r3, [r3, #0]
 803df7a:	2b0a      	cmp	r3, #10
 803df7c:	d1e0      	bne.n	803df40 <AT_ParseText+0x28>
 803df7e:	e000      	b.n	803df82 <AT_ParseText+0x6a>
            break;
 803df80:	bf00      	nop
        }
    }
    // end of parsing for : double-quote, tab, new-line
    *text = '\0';
 803df82:	687b      	ldr	r3, [r7, #4]
 803df84:	2200      	movs	r2, #0
 803df86:	701a      	strb	r2, [r3, #0]
    ptr++;
 803df88:	68fb      	ldr	r3, [r7, #12]
 803df8a:	3301      	adds	r3, #1
 803df8c:	60fb      	str	r3, [r7, #12]
    i++;
 803df8e:	7dfb      	ldrb	r3, [r7, #23]
 803df90:	3301      	adds	r3, #1
 803df92:	75fb      	strb	r3, [r7, #23]
    // Save number of characters used for number
    if (cnt != NULL) {
 803df94:	68bb      	ldr	r3, [r7, #8]
 803df96:	2b00      	cmp	r3, #0
 803df98:	d002      	beq.n	803dfa0 <AT_ParseText+0x88>
        *cnt = i;
 803df9a:	68bb      	ldr	r3, [r7, #8]
 803df9c:	7dfa      	ldrb	r2, [r7, #23]
 803df9e:	701a      	strb	r2, [r3, #0]
    }
}
 803dfa0:	bf00      	nop
 803dfa2:	371c      	adds	r7, #28
 803dfa4:	46bd      	mov	sp, r7
 803dfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 803dfaa:	4770      	bx	lr

0803dfac <AT_ParseNumber>:

static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt) {
 803dfac:	b480      	push	{r7}
 803dfae:	b085      	sub	sp, #20
 803dfb0:	af00      	add	r7, sp, #0
 803dfb2:	6078      	str	r0, [r7, #4]
 803dfb4:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 803dfb6:	2300      	movs	r3, #0
 803dfb8:	73fb      	strb	r3, [r7, #15]
 803dfba:	2300      	movs	r3, #0
 803dfbc:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 803dfbe:	2300      	movs	r3, #0
 803dfc0:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') { /* Check for minus character */
 803dfc2:	687b      	ldr	r3, [r7, #4]
 803dfc4:	781b      	ldrb	r3, [r3, #0]
 803dfc6:	2b2d      	cmp	r3, #45	; 0x2d
 803dfc8:	d119      	bne.n	803dffe <AT_ParseNumber+0x52>
        minus = 1;
 803dfca:	2301      	movs	r3, #1
 803dfcc:	73fb      	strb	r3, [r7, #15]
        ptr++;
 803dfce:	687b      	ldr	r3, [r7, #4]
 803dfd0:	3301      	adds	r3, #1
 803dfd2:	607b      	str	r3, [r7, #4]
        i++;
 803dfd4:	7bbb      	ldrb	r3, [r7, #14]
 803dfd6:	3301      	adds	r3, #1
 803dfd8:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) { /* Parse number */
 803dfda:	e010      	b.n	803dffe <AT_ParseNumber+0x52>
        sum = 10 * sum + CHARTONUM(*ptr);
 803dfdc:	68ba      	ldr	r2, [r7, #8]
 803dfde:	4613      	mov	r3, r2
 803dfe0:	009b      	lsls	r3, r3, #2
 803dfe2:	4413      	add	r3, r2
 803dfe4:	005b      	lsls	r3, r3, #1
 803dfe6:	461a      	mov	r2, r3
 803dfe8:	687b      	ldr	r3, [r7, #4]
 803dfea:	781b      	ldrb	r3, [r3, #0]
 803dfec:	3b30      	subs	r3, #48	; 0x30
 803dfee:	4413      	add	r3, r2
 803dff0:	60bb      	str	r3, [r7, #8]
        ptr++;
 803dff2:	687b      	ldr	r3, [r7, #4]
 803dff4:	3301      	adds	r3, #1
 803dff6:	607b      	str	r3, [r7, #4]
        i++;
 803dff8:	7bbb      	ldrb	r3, [r7, #14]
 803dffa:	3301      	adds	r3, #1
 803dffc:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) { /* Parse number */
 803dffe:	687b      	ldr	r3, [r7, #4]
 803e000:	781b      	ldrb	r3, [r3, #0]
 803e002:	2b2f      	cmp	r3, #47	; 0x2f
 803e004:	d903      	bls.n	803e00e <AT_ParseNumber+0x62>
 803e006:	687b      	ldr	r3, [r7, #4]
 803e008:	781b      	ldrb	r3, [r3, #0]
 803e00a:	2b39      	cmp	r3, #57	; 0x39
 803e00c:	d9e6      	bls.n	803dfdc <AT_ParseNumber+0x30>
    }
    if (cnt != NULL) { /* Save number of characters used for number */
 803e00e:	683b      	ldr	r3, [r7, #0]
 803e010:	2b00      	cmp	r3, #0
 803e012:	d002      	beq.n	803e01a <AT_ParseNumber+0x6e>
        *cnt = i;
 803e014:	683b      	ldr	r3, [r7, #0]
 803e016:	7bba      	ldrb	r2, [r7, #14]
 803e018:	701a      	strb	r2, [r3, #0]
    }
    if (minus) { /* Minus detected */
 803e01a:	7bfb      	ldrb	r3, [r7, #15]
 803e01c:	2b00      	cmp	r3, #0
 803e01e:	d002      	beq.n	803e026 <AT_ParseNumber+0x7a>
        return 0 - sum;
 803e020:	68bb      	ldr	r3, [r7, #8]
 803e022:	425b      	negs	r3, r3
 803e024:	e000      	b.n	803e028 <AT_ParseNumber+0x7c>
    }
    return sum; /* Return number */
 803e026:	68bb      	ldr	r3, [r7, #8]
}
 803e028:	4618      	mov	r0, r3
 803e02a:	3714      	adds	r7, #20
 803e02c:	46bd      	mov	sp, r7
 803e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e032:	4770      	bx	lr

0803e034 <CRC_Calculate8>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint32_t CRC_Calculate8(uint8_t *arr, uint32_t count, uint8_t swapped) {
 803e034:	b580      	push	{r7, lr}
 803e036:	b08a      	sub	sp, #40	; 0x28
 803e038:	af00      	add	r7, sp, #0
 803e03a:	60f8      	str	r0, [r7, #12]
 803e03c:	60b9      	str	r1, [r7, #8]
 803e03e:	4613      	mov	r3, r2
 803e040:	71fb      	strb	r3, [r7, #7]
    uint32_t cnt, result, value = 0;
 803e042:	2300      	movs	r3, #0
 803e044:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0, remaining[4] = { 0 };
 803e046:	2300      	movs	r3, #0
 803e048:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 803e04c:	2300      	movs	r3, #0
 803e04e:	617b      	str	r3, [r7, #20]

    lock();
 803e050:	f000 f85c 	bl	803e10c <lock>

    /* Reset generator */
    __HAL_CRC_DR_RESET(&hcrc);
 803e054:	4b2c      	ldr	r3, [pc, #176]	; (803e108 <CRC_Calculate8+0xd4>)
 803e056:	681b      	ldr	r3, [r3, #0]
 803e058:	689a      	ldr	r2, [r3, #8]
 803e05a:	4b2b      	ldr	r3, [pc, #172]	; (803e108 <CRC_Calculate8+0xd4>)
 803e05c:	681b      	ldr	r3, [r3, #0]
 803e05e:	f042 0201 	orr.w	r2, r2, #1
 803e062:	609a      	str	r2, [r3, #8]

    /* Calculate number of 32-bit blocks */
    cnt = count >> 2;
 803e064:	68bb      	ldr	r3, [r7, #8]
 803e066:	089b      	lsrs	r3, r3, #2
 803e068:	627b      	str	r3, [r7, #36]	; 0x24

    /* Calculate */
    while (cnt--) {
 803e06a:	e011      	b.n	803e090 <CRC_Calculate8+0x5c>
        value = *(uint32_t*) arr;
 803e06c:	68fb      	ldr	r3, [r7, #12]
 803e06e:	681b      	ldr	r3, [r3, #0]
 803e070:	61fb      	str	r3, [r7, #28]
        /* Set new value */
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e072:	79fb      	ldrb	r3, [r7, #7]
 803e074:	2b00      	cmp	r3, #0
 803e076:	d004      	beq.n	803e082 <CRC_Calculate8+0x4e>
 803e078:	69f8      	ldr	r0, [r7, #28]
 803e07a:	f001 fb7f 	bl	803f77c <_ByteSwap32>
 803e07e:	4603      	mov	r3, r0
 803e080:	e000      	b.n	803e084 <CRC_Calculate8+0x50>
 803e082:	69fb      	ldr	r3, [r7, #28]
 803e084:	4a20      	ldr	r2, [pc, #128]	; (803e108 <CRC_Calculate8+0xd4>)
 803e086:	6812      	ldr	r2, [r2, #0]
 803e088:	6013      	str	r3, [r2, #0]

        /* Increase by 4 */
        arr += 4;
 803e08a:	68fb      	ldr	r3, [r7, #12]
 803e08c:	3304      	adds	r3, #4
 803e08e:	60fb      	str	r3, [r7, #12]
    while (cnt--) {
 803e090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e092:	1e5a      	subs	r2, r3, #1
 803e094:	627a      	str	r2, [r7, #36]	; 0x24
 803e096:	2b00      	cmp	r3, #0
 803e098:	d1e8      	bne.n	803e06c <CRC_Calculate8+0x38>
    }

    /* Calculate remaining data as 8-bit */
    cnt = count % 4;
 803e09a:	68bb      	ldr	r3, [r7, #8]
 803e09c:	f003 0303 	and.w	r3, r3, #3
 803e0a0:	627b      	str	r3, [r7, #36]	; 0x24

    if (cnt) {
 803e0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e0a4:	2b00      	cmp	r3, #0
 803e0a6:	d024      	beq.n	803e0f2 <CRC_Calculate8+0xbe>
        /* Calculate */
        while (cnt--) {
 803e0a8:	e00e      	b.n	803e0c8 <CRC_Calculate8+0x94>
            remaining[index++] = *arr++;
 803e0aa:	68fb      	ldr	r3, [r7, #12]
 803e0ac:	1c5a      	adds	r2, r3, #1
 803e0ae:	60fa      	str	r2, [r7, #12]
 803e0b0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 803e0b4:	1c51      	adds	r1, r2, #1
 803e0b6:	f887 1023 	strb.w	r1, [r7, #35]	; 0x23
 803e0ba:	4611      	mov	r1, r2
 803e0bc:	781a      	ldrb	r2, [r3, #0]
 803e0be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 803e0c2:	440b      	add	r3, r1
 803e0c4:	f803 2c14 	strb.w	r2, [r3, #-20]
        while (cnt--) {
 803e0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 803e0ca:	1e5a      	subs	r2, r3, #1
 803e0cc:	627a      	str	r2, [r7, #36]	; 0x24
 803e0ce:	2b00      	cmp	r3, #0
 803e0d0:	d1eb      	bne.n	803e0aa <CRC_Calculate8+0x76>
        }
        /* Set new value */
        value = *(uint32_t*) remaining;
 803e0d2:	f107 0314 	add.w	r3, r7, #20
 803e0d6:	681b      	ldr	r3, [r3, #0]
 803e0d8:	61fb      	str	r3, [r7, #28]
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 803e0da:	79fb      	ldrb	r3, [r7, #7]
 803e0dc:	2b00      	cmp	r3, #0
 803e0de:	d004      	beq.n	803e0ea <CRC_Calculate8+0xb6>
 803e0e0:	69f8      	ldr	r0, [r7, #28]
 803e0e2:	f001 fb4b 	bl	803f77c <_ByteSwap32>
 803e0e6:	4603      	mov	r3, r0
 803e0e8:	e000      	b.n	803e0ec <CRC_Calculate8+0xb8>
 803e0ea:	69fb      	ldr	r3, [r7, #28]
 803e0ec:	4a06      	ldr	r2, [pc, #24]	; (803e108 <CRC_Calculate8+0xd4>)
 803e0ee:	6812      	ldr	r2, [r2, #0]
 803e0f0:	6013      	str	r3, [r2, #0]
    }
    result = hcrc.Instance->DR;
 803e0f2:	4b05      	ldr	r3, [pc, #20]	; (803e108 <CRC_Calculate8+0xd4>)
 803e0f4:	681b      	ldr	r3, [r3, #0]
 803e0f6:	681b      	ldr	r3, [r3, #0]
 803e0f8:	61bb      	str	r3, [r7, #24]

    unlock();
 803e0fa:	f000 f815 	bl	803e128 <unlock>
    /* Return data */
    return result;
 803e0fe:	69bb      	ldr	r3, [r7, #24]
}
 803e100:	4618      	mov	r0, r3
 803e102:	3728      	adds	r7, #40	; 0x28
 803e104:	46bd      	mov	sp, r7
 803e106:	bd80      	pop	{r7, pc}
 803e108:	20008624 	.word	0x20008624

0803e10c <lock>:

    return result;
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 803e10c:	b580      	push	{r7, lr}
 803e10e:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CrcMutexHandle, osWaitForever);
 803e110:	4b04      	ldr	r3, [pc, #16]	; (803e124 <lock+0x18>)
 803e112:	681b      	ldr	r3, [r3, #0]
 803e114:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e118:	4618      	mov	r0, r3
 803e11a:	f7f9 feab 	bl	8037e74 <osMutexAcquire>
#endif
}
 803e11e:	bf00      	nop
 803e120:	bd80      	pop	{r7, pc}
 803e122:	bf00      	nop
 803e124:	20008690 	.word	0x20008690

0803e128 <unlock>:

static void unlock(void) {
 803e128:	b580      	push	{r7, lr}
 803e12a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CrcMutexHandle);
 803e12c:	4b03      	ldr	r3, [pc, #12]	; (803e13c <unlock+0x14>)
 803e12e:	681b      	ldr	r3, [r3, #0]
 803e130:	4618      	mov	r0, r3
 803e132:	f7f9 fefd 	bl	8037f30 <osMutexRelease>
#endif
}
 803e136:	bf00      	nop
 803e138:	bd80      	pop	{r7, pc}
 803e13a:	bf00      	nop
 803e13c:	20008690 	.word	0x20008690

0803e140 <EEPROM24XX_SetDevice>:

/* Private variables ----------------------------------------------------------*/
static uint16_t DevAddress = EEPROM24_MAIN;

/* Public functions implementation ---------------------------------------------*/
void EEPROM24XX_SetDevice(EEPROM24_DEVICE Device) {
 803e140:	b480      	push	{r7}
 803e142:	b083      	sub	sp, #12
 803e144:	af00      	add	r7, sp, #0
 803e146:	4603      	mov	r3, r0
 803e148:	71fb      	strb	r3, [r7, #7]
    DevAddress = Device;
 803e14a:	79fb      	ldrb	r3, [r7, #7]
 803e14c:	b29a      	uxth	r2, r3
 803e14e:	4b04      	ldr	r3, [pc, #16]	; (803e160 <EEPROM24XX_SetDevice+0x20>)
 803e150:	801a      	strh	r2, [r3, #0]
}
 803e152:	bf00      	nop
 803e154:	370c      	adds	r7, #12
 803e156:	46bd      	mov	sp, r7
 803e158:	f85d 7b04 	ldr.w	r7, [sp], #4
 803e15c:	4770      	bx	lr
 803e15e:	bf00      	nop
 803e160:	200002a4 	.word	0x200002a4

0803e164 <EEPROM24XX_IsConnected>:

uint8_t EEPROM24XX_IsConnected(void) {
 803e164:	b580      	push	{r7, lr}
 803e166:	af00      	add	r7, sp, #0
    return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddress, 2, 1000) == HAL_OK);
 803e168:	4b07      	ldr	r3, [pc, #28]	; (803e188 <EEPROM24XX_IsConnected+0x24>)
 803e16a:	8819      	ldrh	r1, [r3, #0]
 803e16c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 803e170:	2202      	movs	r2, #2
 803e172:	4806      	ldr	r0, [pc, #24]	; (803e18c <EEPROM24XX_IsConnected+0x28>)
 803e174:	f7f2 fda2 	bl	8030cbc <HAL_I2C_IsDeviceReady>
 803e178:	4603      	mov	r3, r0
 803e17a:	2b00      	cmp	r3, #0
 803e17c:	bf0c      	ite	eq
 803e17e:	2301      	moveq	r3, #1
 803e180:	2300      	movne	r3, #0
 803e182:	b2db      	uxtb	r3, r3
}
 803e184:	4618      	mov	r0, r3
 803e186:	bd80      	pop	{r7, pc}
 803e188:	200002a4 	.word	0x200002a4
 803e18c:	2000862c 	.word	0x2000862c

0803e190 <EEPROM24XX_Save>:

uint8_t EEPROM24XX_Save(uint16_t Address, void *data, size_t size_of_data) {
 803e190:	b580      	push	{r7, lr}
 803e192:	b088      	sub	sp, #32
 803e194:	af04      	add	r7, sp, #16
 803e196:	4603      	mov	r3, r0
 803e198:	60b9      	str	r1, [r7, #8]
 803e19a:	607a      	str	r2, [r7, #4]
 803e19c:	81fb      	strh	r3, [r7, #14]
    if (size_of_data > 32) {
 803e19e:	687b      	ldr	r3, [r7, #4]
 803e1a0:	2b20      	cmp	r3, #32
 803e1a2:	d901      	bls.n	803e1a8 <EEPROM24XX_Save+0x18>
        return 0;
 803e1a4:	2300      	movs	r3, #0
 803e1a6:	e017      	b.n	803e1d8 <EEPROM24XX_Save+0x48>
    }

    if (HAL_I2C_Mem_Write(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK) {
 803e1a8:	4b0d      	ldr	r3, [pc, #52]	; (803e1e0 <EEPROM24XX_Save+0x50>)
 803e1aa:	8819      	ldrh	r1, [r3, #0]
 803e1ac:	687b      	ldr	r3, [r7, #4]
 803e1ae:	b29b      	uxth	r3, r3
 803e1b0:	89f8      	ldrh	r0, [r7, #14]
 803e1b2:	2264      	movs	r2, #100	; 0x64
 803e1b4:	9202      	str	r2, [sp, #8]
 803e1b6:	9301      	str	r3, [sp, #4]
 803e1b8:	68bb      	ldr	r3, [r7, #8]
 803e1ba:	9300      	str	r3, [sp, #0]
 803e1bc:	2310      	movs	r3, #16
 803e1be:	4602      	mov	r2, r0
 803e1c0:	4808      	ldr	r0, [pc, #32]	; (803e1e4 <EEPROM24XX_Save+0x54>)
 803e1c2:	f7f2 fa5b 	bl	803067c <HAL_I2C_Mem_Write>
 803e1c6:	4603      	mov	r3, r0
 803e1c8:	2b00      	cmp	r3, #0
 803e1ca:	d104      	bne.n	803e1d6 <EEPROM24XX_Save+0x46>
        _DelayMS(15);
 803e1cc:	200f      	movs	r0, #15
 803e1ce:	f001 fa93 	bl	803f6f8 <_DelayMS>
        return 1;
 803e1d2:	2301      	movs	r3, #1
 803e1d4:	e000      	b.n	803e1d8 <EEPROM24XX_Save+0x48>
    }
    return 0;
 803e1d6:	2300      	movs	r3, #0

}
 803e1d8:	4618      	mov	r0, r3
 803e1da:	3710      	adds	r7, #16
 803e1dc:	46bd      	mov	sp, r7
 803e1de:	bd80      	pop	{r7, pc}
 803e1e0:	200002a4 	.word	0x200002a4
 803e1e4:	2000862c 	.word	0x2000862c

0803e1e8 <EEPROM24XX_Load>:

uint8_t EEPROM24XX_Load(uint16_t Address, void *data, size_t size_of_data) {
 803e1e8:	b580      	push	{r7, lr}
 803e1ea:	b088      	sub	sp, #32
 803e1ec:	af04      	add	r7, sp, #16
 803e1ee:	4603      	mov	r3, r0
 803e1f0:	60b9      	str	r1, [r7, #8]
 803e1f2:	607a      	str	r2, [r7, #4]
 803e1f4:	81fb      	strh	r3, [r7, #14]
    return (HAL_I2C_Mem_Read(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK);
 803e1f6:	4b0c      	ldr	r3, [pc, #48]	; (803e228 <EEPROM24XX_Load+0x40>)
 803e1f8:	8819      	ldrh	r1, [r3, #0]
 803e1fa:	687b      	ldr	r3, [r7, #4]
 803e1fc:	b29b      	uxth	r3, r3
 803e1fe:	89f8      	ldrh	r0, [r7, #14]
 803e200:	2264      	movs	r2, #100	; 0x64
 803e202:	9202      	str	r2, [sp, #8]
 803e204:	9301      	str	r3, [sp, #4]
 803e206:	68bb      	ldr	r3, [r7, #8]
 803e208:	9300      	str	r3, [sp, #0]
 803e20a:	2310      	movs	r3, #16
 803e20c:	4602      	mov	r2, r0
 803e20e:	4807      	ldr	r0, [pc, #28]	; (803e22c <EEPROM24XX_Load+0x44>)
 803e210:	f7f2 fb2e 	bl	8030870 <HAL_I2C_Mem_Read>
 803e214:	4603      	mov	r3, r0
 803e216:	2b00      	cmp	r3, #0
 803e218:	bf0c      	ite	eq
 803e21a:	2301      	moveq	r3, #1
 803e21c:	2300      	movne	r3, #0
 803e21e:	b2db      	uxtb	r3, r3
}
 803e220:	4618      	mov	r0, r3
 803e222:	3710      	adds	r7, #16
 803e224:	46bd      	mov	sp, r7
 803e226:	bd80      	pop	{r7, pc}
 803e228:	200002a4 	.word	0x200002a4
 803e22c:	2000862c 	.word	0x2000862c

0803e230 <LOG_Char>:
/* Private functions declarations ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void LOG_Char(char ch) {
 803e230:	b580      	push	{r7, lr}
 803e232:	b084      	sub	sp, #16
 803e234:	af00      	add	r7, sp, #0
 803e236:	4603      	mov	r3, r0
 803e238:	71fb      	strb	r3, [r7, #7]
    uint32_t tick;

    tick = _GetTickMS();
 803e23a:	f001 fa68 	bl	803f70e <_GetTickMS>
 803e23e:	60f8      	str	r0, [r7, #12]
    // wait if busy
    while (1) {
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e240:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 803e244:	681b      	ldr	r3, [r3, #0]
 803e246:	2b00      	cmp	r3, #0
 803e248:	d10a      	bne.n	803e260 <LOG_Char+0x30>
 803e24a:	f001 fa60 	bl	803f70e <_GetTickMS>
 803e24e:	4602      	mov	r2, r0
 803e250:	68fb      	ldr	r3, [r7, #12]
 803e252:	1ad3      	subs	r3, r2, r3
 803e254:	2b09      	cmp	r3, #9
 803e256:	d803      	bhi.n	803e260 <LOG_Char+0x30>
            break;
        }
        _DelayMS(1);
 803e258:	2001      	movs	r0, #1
 803e25a:	f001 fa4d 	bl	803f6f8 <_DelayMS>
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 803e25e:	e7ef      	b.n	803e240 <LOG_Char+0x10>
    }
    // send to ITM0
    ITM->PORT[0].u8 = (uint8_t) ch;
 803e260:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 803e264:	79fb      	ldrb	r3, [r7, #7]
 803e266:	7013      	strb	r3, [r2, #0]
}
 803e268:	bf00      	nop
 803e26a:	3710      	adds	r7, #16
 803e26c:	46bd      	mov	sp, r7
 803e26e:	bd80      	pop	{r7, pc}

0803e270 <LOG_Enter>:

void LOG_Enter(void) {
 803e270:	b580      	push	{r7, lr}
 803e272:	af00      	add	r7, sp, #0
    lock();
 803e274:	f000 f8f8 	bl	803e468 <lock>
    LOG_Char('\n');
 803e278:	200a      	movs	r0, #10
 803e27a:	f7ff ffd9 	bl	803e230 <LOG_Char>
    unlock();
 803e27e:	f000 f901 	bl	803e484 <unlock>
}
 803e282:	bf00      	nop
 803e284:	bd80      	pop	{r7, pc}
	...

0803e288 <LOG_Int>:

void LOG_Int(int32_t num) {
 803e288:	b580      	push	{r7, lr}
 803e28a:	b086      	sub	sp, #24
 803e28c:	af00      	add	r7, sp, #0
 803e28e:	6078      	str	r0, [r7, #4]
    lock();
 803e290:	f000 f8ea 	bl	803e468 <lock>

    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 803e294:	2300      	movs	r3, #0
 803e296:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 803e298:	687b      	ldr	r3, [r7, #4]
 803e29a:	2b00      	cmp	r3, #0
 803e29c:	da05      	bge.n	803e2aa <LOG_Int+0x22>
        LOG_Char('-');
 803e29e:	202d      	movs	r0, #45	; 0x2d
 803e2a0:	f7ff ffc6 	bl	803e230 <LOG_Char>
        num *= -1;
 803e2a4:	687b      	ldr	r3, [r7, #4]
 803e2a6:	425b      	negs	r3, r3
 803e2a8:	607b      	str	r3, [r7, #4]
    }
    do
        str[i++] = num % 10 + '0';
 803e2aa:	687a      	ldr	r2, [r7, #4]
 803e2ac:	4b1c      	ldr	r3, [pc, #112]	; (803e320 <LOG_Int+0x98>)
 803e2ae:	fb83 1302 	smull	r1, r3, r3, r2
 803e2b2:	1099      	asrs	r1, r3, #2
 803e2b4:	17d3      	asrs	r3, r2, #31
 803e2b6:	1ac9      	subs	r1, r1, r3
 803e2b8:	460b      	mov	r3, r1
 803e2ba:	009b      	lsls	r3, r3, #2
 803e2bc:	440b      	add	r3, r1
 803e2be:	005b      	lsls	r3, r3, #1
 803e2c0:	1ad1      	subs	r1, r2, r3
 803e2c2:	b2ca      	uxtb	r2, r1
 803e2c4:	697b      	ldr	r3, [r7, #20]
 803e2c6:	1c59      	adds	r1, r3, #1
 803e2c8:	6179      	str	r1, [r7, #20]
 803e2ca:	3230      	adds	r2, #48	; 0x30
 803e2cc:	b2d2      	uxtb	r2, r2
 803e2ce:	f107 0118 	add.w	r1, r7, #24
 803e2d2:	440b      	add	r3, r1
 803e2d4:	f803 2c10 	strb.w	r2, [r3, #-16]
    while ((num /= 10) > 0);
 803e2d8:	687b      	ldr	r3, [r7, #4]
 803e2da:	4a11      	ldr	r2, [pc, #68]	; (803e320 <LOG_Int+0x98>)
 803e2dc:	fb82 1203 	smull	r1, r2, r2, r3
 803e2e0:	1092      	asrs	r2, r2, #2
 803e2e2:	17db      	asrs	r3, r3, #31
 803e2e4:	1ad3      	subs	r3, r2, r3
 803e2e6:	607b      	str	r3, [r7, #4]
 803e2e8:	687b      	ldr	r3, [r7, #4]
 803e2ea:	2b00      	cmp	r3, #0
 803e2ec:	dcdd      	bgt.n	803e2aa <LOG_Int+0x22>
    for (i--; i >= 0; i--)
 803e2ee:	697b      	ldr	r3, [r7, #20]
 803e2f0:	3b01      	subs	r3, #1
 803e2f2:	617b      	str	r3, [r7, #20]
 803e2f4:	e00a      	b.n	803e30c <LOG_Int+0x84>
        LOG_Char(str[i]);
 803e2f6:	f107 0208 	add.w	r2, r7, #8
 803e2fa:	697b      	ldr	r3, [r7, #20]
 803e2fc:	4413      	add	r3, r2
 803e2fe:	781b      	ldrb	r3, [r3, #0]
 803e300:	4618      	mov	r0, r3
 803e302:	f7ff ff95 	bl	803e230 <LOG_Char>
    for (i--; i >= 0; i--)
 803e306:	697b      	ldr	r3, [r7, #20]
 803e308:	3b01      	subs	r3, #1
 803e30a:	617b      	str	r3, [r7, #20]
 803e30c:	697b      	ldr	r3, [r7, #20]
 803e30e:	2b00      	cmp	r3, #0
 803e310:	daf1      	bge.n	803e2f6 <LOG_Int+0x6e>

    unlock();
 803e312:	f000 f8b7 	bl	803e484 <unlock>
}
 803e316:	bf00      	nop
 803e318:	3718      	adds	r7, #24
 803e31a:	46bd      	mov	sp, r7
 803e31c:	bd80      	pop	{r7, pc}
 803e31e:	bf00      	nop
 803e320:	66666667 	.word	0x66666667

0803e324 <LOG_Hex8>:
        LOG_Char(str[i]);

    unlock();
}

void LOG_Hex8(uint8_t num) {
 803e324:	b580      	push	{r7, lr}
 803e326:	b082      	sub	sp, #8
 803e328:	af00      	add	r7, sp, #0
 803e32a:	4603      	mov	r3, r0
 803e32c:	71fb      	strb	r3, [r7, #7]
    lock();
 803e32e:	f000 f89b 	bl	803e468 <lock>

    LOG_Char(HEX_CHARS[(num >> 4) % 0x10]);
 803e332:	79fb      	ldrb	r3, [r7, #7]
 803e334:	091b      	lsrs	r3, r3, #4
 803e336:	b2db      	uxtb	r3, r3
 803e338:	461a      	mov	r2, r3
 803e33a:	4b09      	ldr	r3, [pc, #36]	; (803e360 <LOG_Hex8+0x3c>)
 803e33c:	5c9b      	ldrb	r3, [r3, r2]
 803e33e:	4618      	mov	r0, r3
 803e340:	f7ff ff76 	bl	803e230 <LOG_Char>
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);
 803e344:	79fb      	ldrb	r3, [r7, #7]
 803e346:	f003 030f 	and.w	r3, r3, #15
 803e34a:	4a05      	ldr	r2, [pc, #20]	; (803e360 <LOG_Hex8+0x3c>)
 803e34c:	5cd3      	ldrb	r3, [r2, r3]
 803e34e:	4618      	mov	r0, r3
 803e350:	f7ff ff6e 	bl	803e230 <LOG_Char>

    unlock();
 803e354:	f000 f896 	bl	803e484 <unlock>
}
 803e358:	bf00      	nop
 803e35a:	3708      	adds	r7, #8
 803e35c:	46bd      	mov	sp, r7
 803e35e:	bd80      	pop	{r7, pc}
 803e360:	08043cfc 	.word	0x08043cfc

0803e364 <LOG_Str>:
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);

    unlock();
}

void LOG_Str(char *str) {
 803e364:	b580      	push	{r7, lr}
 803e366:	b082      	sub	sp, #8
 803e368:	af00      	add	r7, sp, #0
 803e36a:	6078      	str	r0, [r7, #4]
    lock();
 803e36c:	f000 f87c 	bl	803e468 <lock>

    while (*str != '\0')
 803e370:	e006      	b.n	803e380 <LOG_Str+0x1c>
        LOG_Char(*str++);
 803e372:	687b      	ldr	r3, [r7, #4]
 803e374:	1c5a      	adds	r2, r3, #1
 803e376:	607a      	str	r2, [r7, #4]
 803e378:	781b      	ldrb	r3, [r3, #0]
 803e37a:	4618      	mov	r0, r3
 803e37c:	f7ff ff58 	bl	803e230 <LOG_Char>
    while (*str != '\0')
 803e380:	687b      	ldr	r3, [r7, #4]
 803e382:	781b      	ldrb	r3, [r3, #0]
 803e384:	2b00      	cmp	r3, #0
 803e386:	d1f4      	bne.n	803e372 <LOG_Str+0xe>

    unlock();
 803e388:	f000 f87c 	bl	803e484 <unlock>
}
 803e38c:	bf00      	nop
 803e38e:	3708      	adds	r7, #8
 803e390:	46bd      	mov	sp, r7
 803e392:	bd80      	pop	{r7, pc}

0803e394 <LOG_StrLn>:

void LOG_StrLn(char *str) {
 803e394:	b580      	push	{r7, lr}
 803e396:	b082      	sub	sp, #8
 803e398:	af00      	add	r7, sp, #0
 803e39a:	6078      	str	r0, [r7, #4]
    lock();
 803e39c:	f000 f864 	bl	803e468 <lock>

    while (*str != '\0') {
 803e3a0:	e006      	b.n	803e3b0 <LOG_StrLn+0x1c>
        LOG_Char(*str++);
 803e3a2:	687b      	ldr	r3, [r7, #4]
 803e3a4:	1c5a      	adds	r2, r3, #1
 803e3a6:	607a      	str	r2, [r7, #4]
 803e3a8:	781b      	ldrb	r3, [r3, #0]
 803e3aa:	4618      	mov	r0, r3
 803e3ac:	f7ff ff40 	bl	803e230 <LOG_Char>
    while (*str != '\0') {
 803e3b0:	687b      	ldr	r3, [r7, #4]
 803e3b2:	781b      	ldrb	r3, [r3, #0]
 803e3b4:	2b00      	cmp	r3, #0
 803e3b6:	d1f4      	bne.n	803e3a2 <LOG_StrLn+0xe>
    }
    LOG_Char('\n');
 803e3b8:	200a      	movs	r0, #10
 803e3ba:	f7ff ff39 	bl	803e230 <LOG_Char>

    unlock();
 803e3be:	f000 f861 	bl	803e484 <unlock>
}
 803e3c2:	bf00      	nop
 803e3c4:	3708      	adds	r7, #8
 803e3c6:	46bd      	mov	sp, r7
 803e3c8:	bd80      	pop	{r7, pc}

0803e3ca <LOG_Buf>:

void LOG_Buf(char *buf, uint16_t bufsize) {
 803e3ca:	b580      	push	{r7, lr}
 803e3cc:	b084      	sub	sp, #16
 803e3ce:	af00      	add	r7, sp, #0
 803e3d0:	6078      	str	r0, [r7, #4]
 803e3d2:	460b      	mov	r3, r1
 803e3d4:	807b      	strh	r3, [r7, #2]
    lock();
 803e3d6:	f000 f847 	bl	803e468 <lock>

    uint16_t i;
    for (i = 0; i < bufsize; i++)
 803e3da:	2300      	movs	r3, #0
 803e3dc:	81fb      	strh	r3, [r7, #14]
 803e3de:	e009      	b.n	803e3f4 <LOG_Buf+0x2a>
        LOG_Char(*buf++);
 803e3e0:	687b      	ldr	r3, [r7, #4]
 803e3e2:	1c5a      	adds	r2, r3, #1
 803e3e4:	607a      	str	r2, [r7, #4]
 803e3e6:	781b      	ldrb	r3, [r3, #0]
 803e3e8:	4618      	mov	r0, r3
 803e3ea:	f7ff ff21 	bl	803e230 <LOG_Char>
    for (i = 0; i < bufsize; i++)
 803e3ee:	89fb      	ldrh	r3, [r7, #14]
 803e3f0:	3301      	adds	r3, #1
 803e3f2:	81fb      	strh	r3, [r7, #14]
 803e3f4:	89fa      	ldrh	r2, [r7, #14]
 803e3f6:	887b      	ldrh	r3, [r7, #2]
 803e3f8:	429a      	cmp	r2, r3
 803e3fa:	d3f1      	bcc.n	803e3e0 <LOG_Buf+0x16>

    unlock();
 803e3fc:	f000 f842 	bl	803e484 <unlock>
}
 803e400:	bf00      	nop
 803e402:	3710      	adds	r7, #16
 803e404:	46bd      	mov	sp, r7
 803e406:	bd80      	pop	{r7, pc}

0803e408 <LOG_BufHex>:
    }

    unlock();
}

void LOG_BufHex(char *buf, uint16_t bufsize) {
 803e408:	b580      	push	{r7, lr}
 803e40a:	b084      	sub	sp, #16
 803e40c:	af00      	add	r7, sp, #0
 803e40e:	6078      	str	r0, [r7, #4]
 803e410:	460b      	mov	r3, r1
 803e412:	807b      	strh	r3, [r7, #2]
    lock();
 803e414:	f000 f828 	bl	803e468 <lock>

    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 803e418:	2300      	movs	r3, #0
 803e41a:	81fb      	strh	r3, [r7, #14]
 803e41c:	e018      	b.n	803e450 <LOG_BufHex+0x48>
        ch = *buf++;
 803e41e:	687b      	ldr	r3, [r7, #4]
 803e420:	1c5a      	adds	r2, r3, #1
 803e422:	607a      	str	r2, [r7, #4]
 803e424:	781b      	ldrb	r3, [r3, #0]
 803e426:	737b      	strb	r3, [r7, #13]
        LOG_Char(HEX_CHARS[(ch >> 4) % 0x10]);
 803e428:	7b7b      	ldrb	r3, [r7, #13]
 803e42a:	091b      	lsrs	r3, r3, #4
 803e42c:	b2db      	uxtb	r3, r3
 803e42e:	461a      	mov	r2, r3
 803e430:	4b0c      	ldr	r3, [pc, #48]	; (803e464 <LOG_BufHex+0x5c>)
 803e432:	5c9b      	ldrb	r3, [r3, r2]
 803e434:	4618      	mov	r0, r3
 803e436:	f7ff fefb 	bl	803e230 <LOG_Char>
        LOG_Char(HEX_CHARS[(ch & 0x0f) % 0x10]);
 803e43a:	7b7b      	ldrb	r3, [r7, #13]
 803e43c:	f003 030f 	and.w	r3, r3, #15
 803e440:	4a08      	ldr	r2, [pc, #32]	; (803e464 <LOG_BufHex+0x5c>)
 803e442:	5cd3      	ldrb	r3, [r2, r3]
 803e444:	4618      	mov	r0, r3
 803e446:	f7ff fef3 	bl	803e230 <LOG_Char>
    for (i = 0; i < bufsize; i++) {
 803e44a:	89fb      	ldrh	r3, [r7, #14]
 803e44c:	3301      	adds	r3, #1
 803e44e:	81fb      	strh	r3, [r7, #14]
 803e450:	89fa      	ldrh	r2, [r7, #14]
 803e452:	887b      	ldrh	r3, [r7, #2]
 803e454:	429a      	cmp	r2, r3
 803e456:	d3e2      	bcc.n	803e41e <LOG_BufHex+0x16>
    }

    unlock();
 803e458:	f000 f814 	bl	803e484 <unlock>
}
 803e45c:	bf00      	nop
 803e45e:	3710      	adds	r7, #16
 803e460:	46bd      	mov	sp, r7
 803e462:	bd80      	pop	{r7, pc}
 803e464:	08043cfc 	.word	0x08043cfc

0803e468 <lock>:

    unlock();
}

/* Private functions implementations ----------------------------------------------*/
static void lock(void) {
 803e468:	b580      	push	{r7, lr}
 803e46a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(LogMutexHandle, osWaitForever);
 803e46c:	4b04      	ldr	r3, [pc, #16]	; (803e480 <lock+0x18>)
 803e46e:	681b      	ldr	r3, [r3, #0]
 803e470:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e474:	4618      	mov	r0, r3
 803e476:	f7f9 fcfd 	bl	8037e74 <osMutexAcquire>
#endif
}
 803e47a:	bf00      	nop
 803e47c:	bd80      	pop	{r7, pc}
 803e47e:	bf00      	nop
 803e480:	20008684 	.word	0x20008684

0803e484 <unlock>:

static void unlock(void) {
 803e484:	b580      	push	{r7, lr}
 803e486:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(LogMutexHandle);
 803e488:	4b03      	ldr	r3, [pc, #12]	; (803e498 <unlock+0x14>)
 803e48a:	681b      	ldr	r3, [r3, #0]
 803e48c:	4618      	mov	r0, r3
 803e48e:	f7f9 fd4f 	bl	8037f30 <osMutexRelease>
#endif
}
 803e492:	bf00      	nop
 803e494:	bd80      	pop	{r7, pc}
 803e496:	bf00      	nop
 803e498:	20008684 	.word	0x20008684

0803e49c <EEPROM_Init>:
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size);
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint8_t EEPROM_Init(void) {
 803e49c:	b580      	push	{r7, lr}
 803e49e:	b082      	sub	sp, #8
 803e4a0:	af00      	add	r7, sp, #0
    const uint8_t MAX_RETRY = 5;
 803e4a2:	2305      	movs	r3, #5
 803e4a4:	713b      	strb	r3, [r7, #4]
    const EEPROM24_DEVICE EEPROMS[2] = {
 803e4a6:	4b25      	ldr	r3, [pc, #148]	; (803e53c <EEPROM_Init+0xa0>)
 803e4a8:	881b      	ldrh	r3, [r3, #0]
 803e4aa:	803b      	strh	r3, [r7, #0]
            EEPROM24_MAIN,
            EEPROM24_BACKUP
    };
    uint8_t retry, ret = 0;
 803e4ac:	2300      	movs	r3, #0
 803e4ae:	71bb      	strb	r3, [r7, #6]

    lock();
 803e4b0:	f000 f990 	bl	803e7d4 <lock>
    LOG_StrLn("EEPROM:Init");
 803e4b4:	4822      	ldr	r0, [pc, #136]	; (803e540 <EEPROM_Init+0xa4>)
 803e4b6:	f7ff ff6d 	bl	803e394 <LOG_StrLn>
    // check each eeprom
    for (uint8_t i = 0; i < 1; i++) {
 803e4ba:	2300      	movs	r3, #0
 803e4bc:	717b      	strb	r3, [r7, #5]
 803e4be:	e02a      	b.n	803e516 <EEPROM_Init+0x7a>
        if (!ret) {
 803e4c0:	79bb      	ldrb	r3, [r7, #6]
 803e4c2:	2b00      	cmp	r3, #0
 803e4c4:	d124      	bne.n	803e510 <EEPROM_Init+0x74>
            retry = MAX_RETRY;
 803e4c6:	793b      	ldrb	r3, [r7, #4]
 803e4c8:	71fb      	strb	r3, [r7, #7]
            EEPROM24XX_SetDevice(EEPROMS[i]);
 803e4ca:	797b      	ldrb	r3, [r7, #5]
 803e4cc:	f107 0208 	add.w	r2, r7, #8
 803e4d0:	4413      	add	r3, r2
 803e4d2:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 803e4d6:	4618      	mov	r0, r3
 803e4d8:	f7ff fe32 	bl	803e140 <EEPROM24XX_SetDevice>
            do {
                if (EEPROM24XX_IsConnected()) {
 803e4dc:	f7ff fe42 	bl	803e164 <EEPROM24XX_IsConnected>
 803e4e0:	4603      	mov	r3, r0
 803e4e2:	2b00      	cmp	r3, #0
 803e4e4:	d00c      	beq.n	803e500 <EEPROM_Init+0x64>
                    LOG_Str("EEPROM:Device = ");
 803e4e6:	4817      	ldr	r0, [pc, #92]	; (803e544 <EEPROM_Init+0xa8>)
 803e4e8:	f7ff ff3c 	bl	803e364 <LOG_Str>
                    LOG_Int(i + 1);
 803e4ec:	797b      	ldrb	r3, [r7, #5]
 803e4ee:	3301      	adds	r3, #1
 803e4f0:	4618      	mov	r0, r3
 803e4f2:	f7ff fec9 	bl	803e288 <LOG_Int>
                    LOG_Enter();
 803e4f6:	f7ff febb 	bl	803e270 <LOG_Enter>

                    ret = 1;
 803e4fa:	2301      	movs	r3, #1
 803e4fc:	71bb      	strb	r3, [r7, #6]
                    break;
 803e4fe:	e007      	b.n	803e510 <EEPROM_Init+0x74>
                }
                _DelayMS(50);
 803e500:	2032      	movs	r0, #50	; 0x32
 803e502:	f001 f8f9 	bl	803f6f8 <_DelayMS>
            } while (retry--);
 803e506:	79fb      	ldrb	r3, [r7, #7]
 803e508:	1e5a      	subs	r2, r3, #1
 803e50a:	71fa      	strb	r2, [r7, #7]
 803e50c:	2b00      	cmp	r3, #0
 803e50e:	d1e5      	bne.n	803e4dc <EEPROM_Init+0x40>
    for (uint8_t i = 0; i < 1; i++) {
 803e510:	797b      	ldrb	r3, [r7, #5]
 803e512:	3301      	adds	r3, #1
 803e514:	717b      	strb	r3, [r7, #5]
 803e516:	797b      	ldrb	r3, [r7, #5]
 803e518:	2b00      	cmp	r3, #0
 803e51a:	d0d1      	beq.n	803e4c0 <EEPROM_Init+0x24>
        }
    }

    // all failed
    if (!ret) {
 803e51c:	79bb      	ldrb	r3, [r7, #6]
 803e51e:	2b00      	cmp	r3, #0
 803e520:	d102      	bne.n	803e528 <EEPROM_Init+0x8c>
        LOG_StrLn("EEPROM:Error");
 803e522:	4809      	ldr	r0, [pc, #36]	; (803e548 <EEPROM_Init+0xac>)
 803e524:	f7ff ff36 	bl	803e394 <LOG_StrLn>
    }
    unlock();
 803e528:	f000 f962 	bl	803e7f0 <unlock>

#if (!BOOTLOADER)
    // Load or Reset
    EEPROM_ResetOrLoad();
 803e52c:	f000 f80e 	bl	803e54c <EEPROM_ResetOrLoad>
#endif
    return ret;
 803e530:	79bb      	ldrb	r3, [r7, #6]
}
 803e532:	4618      	mov	r0, r3
 803e534:	3708      	adds	r7, #8
 803e536:	46bd      	mov	sp, r7
 803e538:	bd80      	pop	{r7, pc}
 803e53a:	bf00      	nop
 803e53c:	08043d40 	.word	0x08043d40
 803e540:	08043d10 	.word	0x08043d10
 803e544:	08043d1c 	.word	0x08043d1c
 803e548:	08043d30 	.word	0x08043d30

0803e54c <EEPROM_ResetOrLoad>:

#if (!BOOTLOADER)
void EEPROM_ResetOrLoad(void) {
 803e54c:	b580      	push	{r7, lr}
 803e54e:	b086      	sub	sp, #24
 803e550:	af00      	add	r7, sp, #0
    uint32_t AesKeyNew[4];

    if (!EEPROM_Reset(EE_CMD_R, EEPROM_RESET)) {
 803e552:	2135      	movs	r1, #53	; 0x35
 803e554:	2000      	movs	r0, #0
 803e556:	f000 f849 	bl	803e5ec <EEPROM_Reset>
 803e55a:	4603      	mov	r3, r0
 803e55c:	2b00      	cmp	r3, #0
 803e55e:	d11b      	bne.n	803e598 <EEPROM_ResetOrLoad+0x4c>
        // load from EEPROM
        EEPROM_UnitID(EE_CMD_R, EE_NULL);
 803e560:	2100      	movs	r1, #0
 803e562:	2000      	movs	r0, #0
 803e564:	f000 f88a 	bl	803e67c <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_R, EE_NULL);
 803e568:	2100      	movs	r1, #0
 803e56a:	2000      	movs	r0, #0
 803e56c:	f000 f868 	bl	803e640 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e570:	2300      	movs	r3, #0
 803e572:	75fb      	strb	r3, [r7, #23]
 803e574:	e008      	b.n	803e588 <EEPROM_ResetOrLoad+0x3c>
            EEPROM_SequentialID(EE_CMD_R, EE_NULL, type);
 803e576:	7dfb      	ldrb	r3, [r7, #23]
 803e578:	461a      	mov	r2, r3
 803e57a:	2100      	movs	r1, #0
 803e57c:	2000      	movs	r0, #0
 803e57e:	f000 f89f 	bl	803e6c0 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e582:	7dfb      	ldrb	r3, [r7, #23]
 803e584:	3301      	adds	r3, #1
 803e586:	75fb      	strb	r3, [r7, #23]
 803e588:	7dfb      	ldrb	r3, [r7, #23]
 803e58a:	2b01      	cmp	r3, #1
 803e58c:	d9f3      	bls.n	803e576 <EEPROM_ResetOrLoad+0x2a>
        }
        // load aes key
        EEPROM_AesKey(EE_CMD_R, EE_NULL);
 803e58e:	2100      	movs	r1, #0
 803e590:	2000      	movs	r0, #0
 803e592:	f000 f8bd 	bl	803e710 <EEPROM_AesKey>

        // re-write eeprom
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
    }

}
 803e596:	e023      	b.n	803e5e0 <EEPROM_ResetOrLoad+0x94>
        EEPROM_UnitID(EE_CMD_W, VCU_UNITID);
 803e598:	4913      	ldr	r1, [pc, #76]	; (803e5e8 <EEPROM_ResetOrLoad+0x9c>)
 803e59a:	2001      	movs	r0, #1
 803e59c:	f000 f86e 	bl	803e67c <EEPROM_UnitID>
        EEPROM_Odometer(EE_CMD_W, 0);
 803e5a0:	2100      	movs	r1, #0
 803e5a2:	2001      	movs	r0, #1
 803e5a4:	f000 f84c 	bl	803e640 <EEPROM_Odometer>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e5a8:	2300      	movs	r3, #0
 803e5aa:	75bb      	strb	r3, [r7, #22]
 803e5ac:	e008      	b.n	803e5c0 <EEPROM_ResetOrLoad+0x74>
            EEPROM_SequentialID(EE_CMD_W, 0, type);
 803e5ae:	7dbb      	ldrb	r3, [r7, #22]
 803e5b0:	461a      	mov	r2, r3
 803e5b2:	2100      	movs	r1, #0
 803e5b4:	2001      	movs	r0, #1
 803e5b6:	f000 f883 	bl	803e6c0 <EEPROM_SequentialID>
        for (uint8_t type = 0; type <= PAYLOAD_MAX; type++) {
 803e5ba:	7dbb      	ldrb	r3, [r7, #22]
 803e5bc:	3301      	adds	r3, #1
 803e5be:	75bb      	strb	r3, [r7, #22]
 803e5c0:	7dbb      	ldrb	r3, [r7, #22]
 803e5c2:	2b01      	cmp	r3, #1
 803e5c4:	d9f3      	bls.n	803e5ae <EEPROM_ResetOrLoad+0x62>
        KLESS_GenerateAesKey(AesKeyNew);
 803e5c6:	1d3b      	adds	r3, r7, #4
 803e5c8:	4618      	mov	r0, r3
 803e5ca:	f7e9 fd0d 	bl	8027fe8 <KLESS_GenerateAesKey>
        EEPROM_AesKey(EE_CMD_W, AesKeyNew);
 803e5ce:	1d3b      	adds	r3, r7, #4
 803e5d0:	4619      	mov	r1, r3
 803e5d2:	2001      	movs	r0, #1
 803e5d4:	f000 f89c 	bl	803e710 <EEPROM_AesKey>
        EEPROM_Reset(EE_CMD_W, EEPROM_RESET);
 803e5d8:	2135      	movs	r1, #53	; 0x35
 803e5da:	2001      	movs	r0, #1
 803e5dc:	f000 f806 	bl	803e5ec <EEPROM_Reset>
}
 803e5e0:	bf00      	nop
 803e5e2:	3718      	adds	r7, #24
 803e5e4:	46bd      	mov	sp, r7
 803e5e6:	bd80      	pop	{r7, pc}
 803e5e8:	00056809 	.word	0x00056809

0803e5ec <EEPROM_Reset>:

uint8_t EEPROM_Reset(EEPROM_COMMAND cmd, uint16_t value) {
 803e5ec:	b580      	push	{r7, lr}
 803e5ee:	b086      	sub	sp, #24
 803e5f0:	af02      	add	r7, sp, #8
 803e5f2:	4603      	mov	r3, r0
 803e5f4:	460a      	mov	r2, r1
 803e5f6:	71fb      	strb	r3, [r7, #7]
 803e5f8:	4613      	mov	r3, r2
 803e5fa:	80bb      	strh	r3, [r7, #4]
    uint8_t ret;
    uint16_t tmp = value, temp;
 803e5fc:	88bb      	ldrh	r3, [r7, #4]
 803e5fe:	81fb      	strh	r3, [r7, #14]

    ret = EE_Command(VADDR_RESET, cmd, &value, &temp, sizeof(value));
 803e600:	f107 000a 	add.w	r0, r7, #10
 803e604:	1d3a      	adds	r2, r7, #4
 803e606:	79f9      	ldrb	r1, [r7, #7]
 803e608:	2302      	movs	r3, #2
 803e60a:	9300      	str	r3, [sp, #0]
 803e60c:	4603      	mov	r3, r0
 803e60e:	2000      	movs	r0, #0
 803e610:	f000 f8a8 	bl	803e764 <EE_Command>
 803e614:	4603      	mov	r3, r0
 803e616:	737b      	strb	r3, [r7, #13]

    if (ret) {
 803e618:	7b7b      	ldrb	r3, [r7, #13]
 803e61a:	2b00      	cmp	r3, #0
 803e61c:	d00a      	beq.n	803e634 <EEPROM_Reset+0x48>
        if (cmd == EE_CMD_R) {
 803e61e:	79fb      	ldrb	r3, [r7, #7]
 803e620:	2b00      	cmp	r3, #0
 803e622:	d107      	bne.n	803e634 <EEPROM_Reset+0x48>
            return tmp != temp;
 803e624:	897b      	ldrh	r3, [r7, #10]
 803e626:	89fa      	ldrh	r2, [r7, #14]
 803e628:	429a      	cmp	r2, r3
 803e62a:	bf14      	ite	ne
 803e62c:	2301      	movne	r3, #1
 803e62e:	2300      	moveq	r3, #0
 803e630:	b2db      	uxtb	r3, r3
 803e632:	e000      	b.n	803e636 <EEPROM_Reset+0x4a>
        }
    }

    return ret;
 803e634:	7b7b      	ldrb	r3, [r7, #13]
}
 803e636:	4618      	mov	r0, r3
 803e638:	3710      	adds	r7, #16
 803e63a:	46bd      	mov	sp, r7
 803e63c:	bd80      	pop	{r7, pc}
	...

0803e640 <EEPROM_Odometer>:

uint8_t EEPROM_Odometer(EEPROM_COMMAND cmd, uint32_t value) {
 803e640:	b580      	push	{r7, lr}
 803e642:	b084      	sub	sp, #16
 803e644:	af02      	add	r7, sp, #8
 803e646:	4603      	mov	r3, r0
 803e648:	6039      	str	r1, [r7, #0]
 803e64a:	71fb      	strb	r3, [r7, #7]
    // reset on overflow
    if (value > VCU_ODOMETER_MAX) {
 803e64c:	683b      	ldr	r3, [r7, #0]
 803e64e:	4a09      	ldr	r2, [pc, #36]	; (803e674 <EEPROM_Odometer+0x34>)
 803e650:	4293      	cmp	r3, r2
 803e652:	d901      	bls.n	803e658 <EEPROM_Odometer+0x18>
        value = 0;
 803e654:	2300      	movs	r3, #0
 803e656:	603b      	str	r3, [r7, #0]
    }

    return EE_Command(VADDR_ODOMETER, cmd, &value, &(VCU.d.odometer), sizeof(value));
 803e658:	463a      	mov	r2, r7
 803e65a:	79f9      	ldrb	r1, [r7, #7]
 803e65c:	2304      	movs	r3, #4
 803e65e:	9300      	str	r3, [sp, #0]
 803e660:	4b05      	ldr	r3, [pc, #20]	; (803e678 <EEPROM_Odometer+0x38>)
 803e662:	2002      	movs	r0, #2
 803e664:	f000 f87e 	bl	803e764 <EE_Command>
 803e668:	4603      	mov	r3, r0
}
 803e66a:	4618      	mov	r0, r3
 803e66c:	3708      	adds	r7, #8
 803e66e:	46bd      	mov	sp, r7
 803e670:	bd80      	pop	{r7, pc}
 803e672:	bf00      	nop
 803e674:	0001869f 	.word	0x0001869f
 803e678:	20000234 	.word	0x20000234

0803e67c <EEPROM_UnitID>:

uint8_t EEPROM_UnitID(EEPROM_COMMAND cmd, uint32_t value) {
 803e67c:	b580      	push	{r7, lr}
 803e67e:	b086      	sub	sp, #24
 803e680:	af02      	add	r7, sp, #8
 803e682:	4603      	mov	r3, r0
 803e684:	6039      	str	r1, [r7, #0]
 803e686:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;

    ret = EE_Command(VADDR_UNITID, cmd, &value, &(VCU.d.unit_id), sizeof(value));
 803e688:	463a      	mov	r2, r7
 803e68a:	79f9      	ldrb	r1, [r7, #7]
 803e68c:	2304      	movs	r3, #4
 803e68e:	9300      	str	r3, [sp, #0]
 803e690:	4b09      	ldr	r3, [pc, #36]	; (803e6b8 <EEPROM_UnitID+0x3c>)
 803e692:	2006      	movs	r0, #6
 803e694:	f000 f866 	bl	803e764 <EE_Command>
 803e698:	4603      	mov	r3, r0
 803e69a:	73fb      	strb	r3, [r7, #15]

    // update the NRF Address
    if (cmd == EE_CMD_W) {
 803e69c:	79fb      	ldrb	r3, [r7, #7]
 803e69e:	2b01      	cmp	r3, #1
 803e6a0:	d105      	bne.n	803e6ae <EEPROM_UnitID+0x32>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e6a2:	4b06      	ldr	r3, [pc, #24]	; (803e6bc <EEPROM_UnitID+0x40>)
 803e6a4:	681b      	ldr	r3, [r3, #0]
 803e6a6:	2104      	movs	r1, #4
 803e6a8:	4618      	mov	r0, r3
 803e6aa:	f7f9 f875 	bl	8037798 <osThreadFlagsSet>
    }

    return ret;
 803e6ae:	7bfb      	ldrb	r3, [r7, #15]
}
 803e6b0:	4618      	mov	r0, r3
 803e6b2:	3710      	adds	r7, #16
 803e6b4:	46bd      	mov	sp, r7
 803e6b6:	bd80      	pop	{r7, pc}
 803e6b8:	20000228 	.word	0x20000228
 803e6bc:	20008680 	.word	0x20008680

0803e6c0 <EEPROM_SequentialID>:

uint8_t EEPROM_SequentialID(EEPROM_COMMAND cmd, uint16_t value, PAYLOAD_TYPE type) {
 803e6c0:	b580      	push	{r7, lr}
 803e6c2:	b086      	sub	sp, #24
 803e6c4:	af02      	add	r7, sp, #8
 803e6c6:	4603      	mov	r3, r0
 803e6c8:	71fb      	strb	r3, [r7, #7]
 803e6ca:	460b      	mov	r3, r1
 803e6cc:	80bb      	strh	r3, [r7, #4]
 803e6ce:	4613      	mov	r3, r2
 803e6d0:	71bb      	strb	r3, [r7, #6]
    uint16_t *pSeqId;
    uint32_t vaddr;

    // decide payload type
    if (type == PAYLOAD_REPORT) {
 803e6d2:	79bb      	ldrb	r3, [r7, #6]
 803e6d4:	2b01      	cmp	r3, #1
 803e6d6:	d104      	bne.n	803e6e2 <EEPROM_SequentialID+0x22>
        pSeqId = &(VCU.d.seq_id.report);
 803e6d8:	4b0b      	ldr	r3, [pc, #44]	; (803e708 <EEPROM_SequentialID+0x48>)
 803e6da:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_REPORT_SEQ_ID;
 803e6dc:	230a      	movs	r3, #10
 803e6de:	60bb      	str	r3, [r7, #8]
 803e6e0:	e003      	b.n	803e6ea <EEPROM_SequentialID+0x2a>
    } else {
        pSeqId = &(VCU.d.seq_id.response);
 803e6e2:	4b0a      	ldr	r3, [pc, #40]	; (803e70c <EEPROM_SequentialID+0x4c>)
 803e6e4:	60fb      	str	r3, [r7, #12]
        vaddr = VADDR_RESPONSE_SEQ_ID;
 803e6e6:	230c      	movs	r3, #12
 803e6e8:	60bb      	str	r3, [r7, #8]
    }

    return EE_Command(vaddr, cmd, &value, pSeqId, sizeof(value));
 803e6ea:	68bb      	ldr	r3, [r7, #8]
 803e6ec:	b298      	uxth	r0, r3
 803e6ee:	1d3a      	adds	r2, r7, #4
 803e6f0:	79f9      	ldrb	r1, [r7, #7]
 803e6f2:	2302      	movs	r3, #2
 803e6f4:	9300      	str	r3, [sp, #0]
 803e6f6:	68fb      	ldr	r3, [r7, #12]
 803e6f8:	f000 f834 	bl	803e764 <EE_Command>
 803e6fc:	4603      	mov	r3, r0
}
 803e6fe:	4618      	mov	r0, r3
 803e700:	3710      	adds	r7, #16
 803e702:	46bd      	mov	sp, r7
 803e704:	bd80      	pop	{r7, pc}
 803e706:	bf00      	nop
 803e708:	20000268 	.word	0x20000268
 803e70c:	2000026a 	.word	0x2000026a

0803e710 <EEPROM_AesKey>:

uint8_t EEPROM_AesKey(EEPROM_COMMAND cmd, uint32_t *value) {
 803e710:	b580      	push	{r7, lr}
 803e712:	b08a      	sub	sp, #40	; 0x28
 803e714:	af02      	add	r7, sp, #8
 803e716:	4603      	mov	r3, r0
 803e718:	6039      	str	r1, [r7, #0]
 803e71a:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;
    uint32_t *ptr, tmp[4];

    // eeprom
    ptr = (cmd == EE_CMD_W ? value : tmp);
 803e71c:	79fb      	ldrb	r3, [r7, #7]
 803e71e:	2b01      	cmp	r3, #1
 803e720:	d002      	beq.n	803e728 <EEPROM_AesKey+0x18>
 803e722:	f107 0308 	add.w	r3, r7, #8
 803e726:	e000      	b.n	803e72a <EEPROM_AesKey+0x1a>
 803e728:	683b      	ldr	r3, [r7, #0]
 803e72a:	61fb      	str	r3, [r7, #28]
    ret = EE_Command(VADDR_AES_KEY, cmd, ptr, AesKey, 16);
 803e72c:	79f9      	ldrb	r1, [r7, #7]
 803e72e:	2310      	movs	r3, #16
 803e730:	9300      	str	r3, [sp, #0]
 803e732:	4b0a      	ldr	r3, [pc, #40]	; (803e75c <EEPROM_AesKey+0x4c>)
 803e734:	69fa      	ldr	r2, [r7, #28]
 803e736:	200e      	movs	r0, #14
 803e738:	f000 f814 	bl	803e764 <EE_Command>
 803e73c:	4603      	mov	r3, r0
 803e73e:	76fb      	strb	r3, [r7, #27]

    // apply the AES key
    if (cmd == EE_CMD_W) {
 803e740:	79fb      	ldrb	r3, [r7, #7]
 803e742:	2b01      	cmp	r3, #1
 803e744:	d105      	bne.n	803e752 <EEPROM_AesKey+0x42>
        osThreadFlagsSet(KeylessTaskHandle, EVT_KEYLESS_RESET);
 803e746:	4b06      	ldr	r3, [pc, #24]	; (803e760 <EEPROM_AesKey+0x50>)
 803e748:	681b      	ldr	r3, [r3, #0]
 803e74a:	2104      	movs	r1, #4
 803e74c:	4618      	mov	r0, r3
 803e74e:	f7f9 f823 	bl	8037798 <osThreadFlagsSet>
    }

    return ret;
 803e752:	7efb      	ldrb	r3, [r7, #27]
}
 803e754:	4618      	mov	r0, r3
 803e756:	3720      	adds	r7, #32
 803e758:	46bd      	mov	sp, r7
 803e75a:	bd80      	pop	{r7, pc}
 803e75c:	20008364 	.word	0x20008364
 803e760:	20008680 	.word	0x20008680

0803e764 <EE_Command>:
    return EE_Command(VADDR_DFU_FLAG, cmd, &value, &DFU_FLAG, sizeof(value));
}
#endif

/* Private functions implementation --------------------------------------------*/
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size) {
 803e764:	b580      	push	{r7, lr}
 803e766:	b086      	sub	sp, #24
 803e768:	af00      	add	r7, sp, #0
 803e76a:	60ba      	str	r2, [r7, #8]
 803e76c:	607b      	str	r3, [r7, #4]
 803e76e:	4603      	mov	r3, r0
 803e770:	81fb      	strh	r3, [r7, #14]
 803e772:	460b      	mov	r3, r1
 803e774:	737b      	strb	r3, [r7, #13]
    uint8_t ret = 0;
 803e776:	2300      	movs	r3, #0
 803e778:	75fb      	strb	r3, [r7, #23]

    lock();
 803e77a:	f000 f82b 	bl	803e7d4 <lock>

    // check if new value is same with old value
    if (cmd == EE_CMD_W) {
 803e77e:	7b7b      	ldrb	r3, [r7, #13]
 803e780:	2b01      	cmp	r3, #1
 803e782:	d10e      	bne.n	803e7a2 <EE_Command+0x3e>
        // apply the value
        memcpy(ptr, value, size);
 803e784:	8c3b      	ldrh	r3, [r7, #32]
 803e786:	461a      	mov	r2, r3
 803e788:	68b9      	ldr	r1, [r7, #8]
 803e78a:	6878      	ldr	r0, [r7, #4]
 803e78c:	f001 f8d3 	bl	803f936 <memcpy>
        // save the value
        ret = EEPROM24XX_Save(vaddr, value, size);
 803e790:	8c3a      	ldrh	r2, [r7, #32]
 803e792:	89fb      	ldrh	r3, [r7, #14]
 803e794:	68b9      	ldr	r1, [r7, #8]
 803e796:	4618      	mov	r0, r3
 803e798:	f7ff fcfa 	bl	803e190 <EEPROM24XX_Save>
 803e79c:	4603      	mov	r3, r0
 803e79e:	75fb      	strb	r3, [r7, #23]
 803e7a0:	e010      	b.n	803e7c4 <EE_Command+0x60>
    } else {
        // load the value
        ret = EEPROM24XX_Load(vaddr, value, size);
 803e7a2:	8c3a      	ldrh	r2, [r7, #32]
 803e7a4:	89fb      	ldrh	r3, [r7, #14]
 803e7a6:	68b9      	ldr	r1, [r7, #8]
 803e7a8:	4618      	mov	r0, r3
 803e7aa:	f7ff fd1d 	bl	803e1e8 <EEPROM24XX_Load>
 803e7ae:	4603      	mov	r3, r0
 803e7b0:	75fb      	strb	r3, [r7, #23]
        // apply the value
        if (ret) {
 803e7b2:	7dfb      	ldrb	r3, [r7, #23]
 803e7b4:	2b00      	cmp	r3, #0
 803e7b6:	d005      	beq.n	803e7c4 <EE_Command+0x60>
            memcpy(ptr, value, size);
 803e7b8:	8c3b      	ldrh	r3, [r7, #32]
 803e7ba:	461a      	mov	r2, r3
 803e7bc:	68b9      	ldr	r1, [r7, #8]
 803e7be:	6878      	ldr	r0, [r7, #4]
 803e7c0:	f001 f8b9 	bl	803f936 <memcpy>
        }
    }

    unlock();
 803e7c4:	f000 f814 	bl	803e7f0 <unlock>
    return ret;
 803e7c8:	7dfb      	ldrb	r3, [r7, #23]
}
 803e7ca:	4618      	mov	r0, r3
 803e7cc:	3718      	adds	r7, #24
 803e7ce:	46bd      	mov	sp, r7
 803e7d0:	bd80      	pop	{r7, pc}
	...

0803e7d4 <lock>:

static void lock(void) {
 803e7d4:	b580      	push	{r7, lr}
 803e7d6:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(EepromMutexHandle, osWaitForever);
 803e7d8:	4b04      	ldr	r3, [pc, #16]	; (803e7ec <lock+0x18>)
 803e7da:	681b      	ldr	r3, [r3, #0]
 803e7dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e7e0:	4618      	mov	r0, r3
 803e7e2:	f7f9 fb47 	bl	8037e74 <osMutexAcquire>
#endif
}
 803e7e6:	bf00      	nop
 803e7e8:	bd80      	pop	{r7, pc}
 803e7ea:	bf00      	nop
 803e7ec:	20008978 	.word	0x20008978

0803e7f0 <unlock>:

static void unlock(void) {
 803e7f0:	b580      	push	{r7, lr}
 803e7f2:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(EepromMutexHandle);
 803e7f4:	4b03      	ldr	r3, [pc, #12]	; (803e804 <unlock+0x14>)
 803e7f6:	681b      	ldr	r3, [r3, #0]
 803e7f8:	4618      	mov	r0, r3
 803e7fa:	f7f9 fb99 	bl	8037f30 <osMutexRelease>
#endif
}
 803e7fe:	bf00      	nop
 803e800:	bd80      	pop	{r7, pc}
 803e802:	bf00      	nop
 803e804:	20008978 	.word	0x20008978

0803e808 <Simcom_Lock>:
static SIMCOM_RESULT Simcom_ProcessACK(header_t *header);
static uint8_t Simcom_CommandoIRQ(void);
#endif

/* Public functions implementation --------------------------------------------*/
void Simcom_Lock(void) {
 803e808:	b580      	push	{r7, lr}
 803e80a:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(SimcomRecMutexHandle, osWaitForever);
 803e80c:	4b04      	ldr	r3, [pc, #16]	; (803e820 <Simcom_Lock+0x18>)
 803e80e:	681b      	ldr	r3, [r3, #0]
 803e810:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 803e814:	4618      	mov	r0, r3
 803e816:	f7f9 fb2d 	bl	8037e74 <osMutexAcquire>
#endif
}
 803e81a:	bf00      	nop
 803e81c:	bd80      	pop	{r7, pc}
 803e81e:	bf00      	nop
 803e820:	20008a58 	.word	0x20008a58

0803e824 <Simcom_Unlock>:

void Simcom_Unlock(void) {
 803e824:	b580      	push	{r7, lr}
 803e826:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(SimcomRecMutexHandle);
 803e828:	4b03      	ldr	r3, [pc, #12]	; (803e838 <Simcom_Unlock+0x14>)
 803e82a:	681b      	ldr	r3, [r3, #0]
 803e82c:	4618      	mov	r0, r3
 803e82e:	f7f9 fb7f 	bl	8037f30 <osMutexRelease>
#endif
}
 803e832:	bf00      	nop
 803e834:	bd80      	pop	{r7, pc}
 803e836:	bf00      	nop
 803e838:	20008a58 	.word	0x20008a58

0803e83c <Simcom_Response>:

char* Simcom_Response(char *str) {
 803e83c:	b580      	push	{r7, lr}
 803e83e:	b082      	sub	sp, #8
 803e840:	af00      	add	r7, sp, #0
 803e842:	6078      	str	r0, [r7, #4]
    return strstr(SIMCOM_UART_RX, str);
 803e844:	6879      	ldr	r1, [r7, #4]
 803e846:	4804      	ldr	r0, [pc, #16]	; (803e858 <Simcom_Response+0x1c>)
 803e848:	f001 f8ba 	bl	803f9c0 <strstr>
 803e84c:	4603      	mov	r3, r0
}
 803e84e:	4618      	mov	r0, r3
 803e850:	3708      	adds	r7, #8
 803e852:	46bd      	mov	sp, r7
 803e854:	bd80      	pop	{r7, pc}
 803e856:	bf00      	nop
 803e858:	20008ae4 	.word	0x20008ae4

0803e85c <Simcom_SetState>:

uint8_t Simcom_SetState(SIMCOM_STATE state, uint32_t timeout) {
 803e85c:	b5b0      	push	{r4, r5, r7, lr}
 803e85e:	b0b0      	sub	sp, #192	; 0xc0
 803e860:	af00      	add	r7, sp, #0
 803e862:	4603      	mov	r3, r0
 803e864:	6039      	str	r1, [r7, #0]
 803e866:	71fb      	strb	r3, [r7, #7]
    SIMCOM_STATE lastState = SIM_STATE_DOWN;
 803e868:	23ff      	movs	r3, #255	; 0xff
 803e86a:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
    uint32_t tick = _GetTickMS();
 803e86e:	f000 ff4e 	bl	803f70e <_GetTickMS>
 803e872:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
    static uint8_t init = 1;
    uint8_t depth = 3;
 803e876:	2303      	movs	r3, #3
 803e878:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    SIMCOM_RESULT p;

    Simcom_Lock();
 803e87c:	f7ff ffc4 	bl	803e808 <Simcom_Lock>
    // Handle SIMCOM state properly
    do {
        // Handle timeout
        if (timeout) {
 803e880:	683b      	ldr	r3, [r7, #0]
 803e882:	2b00      	cmp	r3, #0
 803e884:	d014      	beq.n	803e8b0 <Simcom_SetState+0x54>
            // Update tick
            if (p == SIM_RESULT_OK) {
 803e886:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e88a:	2b01      	cmp	r3, #1
 803e88c:	d103      	bne.n	803e896 <Simcom_SetState+0x3a>
                tick = _GetTickMS();
 803e88e:	f000 ff3e 	bl	803f70e <_GetTickMS>
 803e892:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
            }
            // Timeout expired
            if ((_GetTickMS() - tick) > timeout) {
 803e896:	f000 ff3a 	bl	803f70e <_GetTickMS>
 803e89a:	4602      	mov	r2, r0
 803e89c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803e8a0:	1ad3      	subs	r3, r2, r3
 803e8a2:	683a      	ldr	r2, [r7, #0]
 803e8a4:	429a      	cmp	r2, r3
 803e8a6:	d203      	bcs.n	803e8b0 <Simcom_SetState+0x54>
                LOG_StrLn("Simcom:StateTimeout");
 803e8a8:	48c4      	ldr	r0, [pc, #784]	; (803ebbc <Simcom_SetState+0x360>)
 803e8aa:	f7ff fd73 	bl	803e394 <LOG_StrLn>
                break;
 803e8ae:	e3d5      	b.n	803f05c <Simcom_SetState+0x800>
            }
        }
        // Handle locked-loop
        if (SIM.state < lastState) {
 803e8b0:	4bc3      	ldr	r3, [pc, #780]	; (803ebc0 <Simcom_SetState+0x364>)
 803e8b2:	f993 3000 	ldrsb.w	r3, [r3]
 803e8b6:	f997 20bf 	ldrsb.w	r2, [r7, #191]	; 0xbf
 803e8ba:	429a      	cmp	r2, r3
 803e8bc:	dd16      	ble.n	803e8ec <Simcom_SetState+0x90>
            if (!--depth) {
 803e8be:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803e8c2:	3b01      	subs	r3, #1
 803e8c4:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 803e8c8:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803e8cc:	2b00      	cmp	r3, #0
 803e8ce:	d103      	bne.n	803e8d8 <Simcom_SetState+0x7c>
                SIM.state = SIM_STATE_DOWN;
 803e8d0:	4bbb      	ldr	r3, [pc, #748]	; (803ebc0 <Simcom_SetState+0x364>)
 803e8d2:	22ff      	movs	r2, #255	; 0xff
 803e8d4:	701a      	strb	r2, [r3, #0]
                break;
 803e8d6:	e3c1      	b.n	803f05c <Simcom_SetState+0x800>
            }
            LOG_Str("Simcom:LockedLoop = ");
 803e8d8:	48ba      	ldr	r0, [pc, #744]	; (803ebc4 <Simcom_SetState+0x368>)
 803e8da:	f7ff fd43 	bl	803e364 <LOG_Str>
            LOG_Int(depth);
 803e8de:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 803e8e2:	4618      	mov	r0, r3
 803e8e4:	f7ff fcd0 	bl	803e288 <LOG_Int>
            LOG_Enter();
 803e8e8:	f7ff fcc2 	bl	803e270 <LOG_Enter>
        }
        // Handle signal strength
        if (SIM.state == SIM_STATE_DOWN) {
 803e8ec:	4bb4      	ldr	r3, [pc, #720]	; (803ebc0 <Simcom_SetState+0x364>)
 803e8ee:	f993 3000 	ldrsb.w	r3, [r3]
 803e8f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803e8f6:	d103      	bne.n	803e900 <Simcom_SetState+0xa4>
            SIM.signal = 0;
 803e8f8:	4bb1      	ldr	r3, [pc, #708]	; (803ebc0 <Simcom_SetState+0x364>)
 803e8fa:	2200      	movs	r2, #0
 803e8fc:	741a      	strb	r2, [r3, #16]
 803e8fe:	e00f      	b.n	803e920 <Simcom_SetState+0xc4>
        } else {
            Simcom_IdleJob(NULL);
 803e900:	2000      	movs	r0, #0
 803e902:	f000 fcd9 	bl	803f2b8 <Simcom_IdleJob>
            if (SIM.state >= SIM_STATE_GPRS_ON) {
 803e906:	4bae      	ldr	r3, [pc, #696]	; (803ebc0 <Simcom_SetState+0x364>)
 803e908:	f993 3000 	ldrsb.w	r3, [r3]
 803e90c:	2b02      	cmp	r3, #2
 803e90e:	dd07      	ble.n	803e920 <Simcom_SetState+0xc4>
                // Force to exit loop
                if (SIM.signal < 15) {
 803e910:	4bab      	ldr	r3, [pc, #684]	; (803ebc0 <Simcom_SetState+0x364>)
 803e912:	7c1b      	ldrb	r3, [r3, #16]
 803e914:	2b0e      	cmp	r3, #14
 803e916:	d803      	bhi.n	803e920 <Simcom_SetState+0xc4>
                    LOG_StrLn("Simcom:PoorSignal");
 803e918:	48ab      	ldr	r0, [pc, #684]	; (803ebc8 <Simcom_SetState+0x36c>)
 803e91a:	f7ff fd3b 	bl	803e394 <LOG_StrLn>
                    break;
 803e91e:	e39d      	b.n	803f05c <Simcom_SetState+0x800>
                }
            }
        }

        // Set value
        p = SIM_RESULT_OK;
 803e920:	2301      	movs	r3, #1
 803e922:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
        lastState = SIM.state;
 803e926:	4ba6      	ldr	r3, [pc, #664]	; (803ebc0 <Simcom_SetState+0x364>)
 803e928:	781b      	ldrb	r3, [r3, #0]
 803e92a:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
        // Handle states
        switch (SIM.state) {
 803e92e:	4ba4      	ldr	r3, [pc, #656]	; (803ebc0 <Simcom_SetState+0x364>)
 803e930:	f993 3000 	ldrsb.w	r3, [r3]
 803e934:	3301      	adds	r3, #1
 803e936:	2b07      	cmp	r3, #7
 803e938:	f200 8385 	bhi.w	803f046 <Simcom_SetState+0x7ea>
 803e93c:	a201      	add	r2, pc, #4	; (adr r2, 803e944 <Simcom_SetState+0xe8>)
 803e93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803e942:	bf00      	nop
 803e944:	0803e965 	.word	0x0803e965
 803e948:	0803e9bd 	.word	0x0803e9bd
 803e94c:	0803eaf7 	.word	0x0803eaf7
 803e950:	0803ebf1 	.word	0x0803ebf1
 803e954:	0803ecab 	.word	0x0803ecab
 803e958:	0803ed97 	.word	0x0803ed97
 803e95c:	0803eee5 	.word	0x0803eee5
 803e960:	0803f015 	.word	0x0803f015
            case SIM_STATE_DOWN:
                // only executed at power up
                if (init) {
 803e964:	4b99      	ldr	r3, [pc, #612]	; (803ebcc <Simcom_SetState+0x370>)
 803e966:	781b      	ldrb	r3, [r3, #0]
 803e968:	2b00      	cmp	r3, #0
 803e96a:	d006      	beq.n	803e97a <Simcom_SetState+0x11e>
                    init = 0;
 803e96c:	4b97      	ldr	r3, [pc, #604]	; (803ebcc <Simcom_SetState+0x370>)
 803e96e:	2200      	movs	r2, #0
 803e970:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:Init");
 803e972:	4897      	ldr	r0, [pc, #604]	; (803ebd0 <Simcom_SetState+0x374>)
 803e974:	f7ff fd0e 	bl	803e394 <LOG_StrLn>
 803e978:	e002      	b.n	803e980 <Simcom_SetState+0x124>
                } else {
                    LOG_StrLn("Simcom:Restarting...");
 803e97a:	4896      	ldr	r0, [pc, #600]	; (803ebd4 <Simcom_SetState+0x378>)
 803e97c:	f7ff fd0a 	bl	803e394 <LOG_StrLn>
                }

                // power up the module
                p = Simcom_Power();
 803e980:	f000 fdb0 	bl	803f4e4 <Simcom_Power>
 803e984:	4603      	mov	r3, r0
 803e986:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                // upgrade simcom state
                if (p > 0) {
 803e98a:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e98e:	2b00      	cmp	r3, #0
 803e990:	dd0c      	ble.n	803e9ac <Simcom_SetState+0x150>
                    SIM.state++;
 803e992:	4b8b      	ldr	r3, [pc, #556]	; (803ebc0 <Simcom_SetState+0x364>)
 803e994:	f993 3000 	ldrsb.w	r3, [r3]
 803e998:	b2db      	uxtb	r3, r3
 803e99a:	3301      	adds	r3, #1
 803e99c:	b2db      	uxtb	r3, r3
 803e99e:	b25a      	sxtb	r2, r3
 803e9a0:	4b87      	ldr	r3, [pc, #540]	; (803ebc0 <Simcom_SetState+0x364>)
 803e9a2:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:ON");
 803e9a4:	488c      	ldr	r0, [pc, #560]	; (803ebd8 <Simcom_SetState+0x37c>)
 803e9a6:	f7ff fcf5 	bl	803e394 <LOG_StrLn>
 803e9aa:	e002      	b.n	803e9b2 <Simcom_SetState+0x156>
                } else {
                    LOG_StrLn("Simcom:Error");
 803e9ac:	488b      	ldr	r0, [pc, #556]	; (803ebdc <Simcom_SetState+0x380>)
 803e9ae:	f7ff fcf1 	bl	803e394 <LOG_StrLn>
                }

                _DelayMS(500);
 803e9b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803e9b6:	f000 fe9f 	bl	803f6f8 <_DelayMS>
                break;
 803e9ba:	e347      	b.n	803f04c <Simcom_SetState+0x7f0>
            case SIM_STATE_READY:
                // =========== BASIC CONFIGURATION
                // disable command echo
                if (p > 0) {
 803e9bc:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e9c0:	2b00      	cmp	r3, #0
 803e9c2:	dd05      	ble.n	803e9d0 <Simcom_SetState+0x174>
                    p = AT_CommandEchoMode(0);
 803e9c4:	2000      	movs	r0, #0
 803e9c6:	f7fe fb1b 	bl	803d000 <AT_CommandEchoMode>
 803e9ca:	4603      	mov	r3, r0
 803e9cc:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set serial baud-rate
                if (p > 0) {
 803e9d0:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e9d4:	2b00      	cmp	r3, #0
 803e9d6:	dd0b      	ble.n	803e9f0 <Simcom_SetState+0x194>
                    uint32_t rate = 0;
 803e9d8:	2300      	movs	r3, #0
 803e9da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                    p = AT_FixedLocalRate(ATW, &rate);
 803e9de:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 803e9e2:	4619      	mov	r1, r3
 803e9e4:	2000      	movs	r0, #0
 803e9e6:	f7fe feff 	bl	803d7e8 <AT_FixedLocalRate>
 803e9ea:	4603      	mov	r3, r0
 803e9ec:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Error report format: 0, 1(Numeric), 2(verbose)
                if (p > 0) {
 803e9f0:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803e9f4:	2b00      	cmp	r3, #0
 803e9f6:	dd0b      	ble.n	803ea10 <Simcom_SetState+0x1b4>
                    AT_CMEE state = CMEE_VERBOSE;
 803e9f8:	2302      	movs	r3, #2
 803e9fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    p = AT_ReportMobileEquipmentError(ATW, &state);
 803e9fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 803ea02:	4619      	mov	r1, r3
 803ea04:	2000      	movs	r0, #0
 803ea06:	f7fe fedb 	bl	803d7c0 <AT_ReportMobileEquipmentError>
 803ea0a:	4603      	mov	r3, r0
 803ea0c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Use pin DTR as sleep control
                if (p > 0) {
 803ea10:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea14:	2b00      	cmp	r3, #0
 803ea16:	dd0b      	ble.n	803ea30 <Simcom_SetState+0x1d4>
                    AT_CSCLK state = CSCLK_EN_DTR;
 803ea18:	2301      	movs	r3, #1
 803ea1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    p = AT_ConfigureSlowClock(ATW, &state);
 803ea1e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 803ea22:	4619      	mov	r1, r3
 803ea24:	2000      	movs	r0, #0
 803ea26:	f7fe feb7 	bl	803d798 <AT_ConfigureSlowClock>
 803ea2a:	4603      	mov	r3, r0
 803ea2c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#if (!BOOTLOADER)
                // Enable time reporting
                if (p > 0) {
 803ea30:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea34:	2b00      	cmp	r3, #0
 803ea36:	dd0b      	ble.n	803ea50 <Simcom_SetState+0x1f4>
                    AT_BOOL state = AT_ENABLE;
 803ea38:	2301      	movs	r3, #1
 803ea3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                    p = AT_EnableLocalTimestamp(ATW, &state);
 803ea3e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 803ea42:	4619      	mov	r1, r3
 803ea44:	2000      	movs	r0, #0
 803ea46:	f7ff f98d 	bl	803dd64 <AT_EnableLocalTimestamp>
 803ea4a:	4603      	mov	r3, r0
 803ea4c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Enable “+IPD” header
                if (p > 0) {
 803ea50:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea54:	2b00      	cmp	r3, #0
 803ea56:	dd0b      	ble.n	803ea70 <Simcom_SetState+0x214>
                    AT_BOOL state = AT_ENABLE;
 803ea58:	2301      	movs	r3, #1
 803ea5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                    p = AT_IpPackageHeader(ATW, &state);
 803ea5e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 803ea62:	4619      	mov	r1, r3
 803ea64:	2000      	movs	r0, #0
 803ea66:	f7ff f969 	bl	803dd3c <AT_IpPackageHeader>
 803ea6a:	4603      	mov	r3, r0
 803ea6c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable “RECV FROM” header
                if (p > 0) {
 803ea70:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea74:	2b00      	cmp	r3, #0
 803ea76:	dd0b      	ble.n	803ea90 <Simcom_SetState+0x234>
                    AT_BOOL state = AT_DISABLE;
 803ea78:	2300      	movs	r3, #0
 803ea7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                    p = AT_ShowRemoteIp(ATW, &state);
 803ea7e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 803ea82:	4619      	mov	r1, r3
 803ea84:	2000      	movs	r0, #0
 803ea86:	f7ff f945 	bl	803dd14 <AT_ShowRemoteIp>
 803ea8a:	4603      	mov	r3, r0
 803ea8c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
#endif
                // =========== NETWORK CONFIGURATION
                // Check SIM Card
                if (p > 0) {
 803ea90:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ea94:	2b00      	cmp	r3, #0
 803ea96:	dd09      	ble.n	803eaac <Simcom_SetState+0x250>
                    p = Simcom_Command("AT+CPIN?\r", "READY", 500, 0);
 803ea98:	2300      	movs	r3, #0
 803ea9a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803ea9e:	4950      	ldr	r1, [pc, #320]	; (803ebe0 <Simcom_SetState+0x384>)
 803eaa0:	4850      	ldr	r0, [pc, #320]	; (803ebe4 <Simcom_SetState+0x388>)
 803eaa2:	f000 fb9d 	bl	803f1e0 <Simcom_Command>
 803eaa6:	4603      	mov	r3, r0
 803eaa8:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Disable presentation of <AcT>&<rac> at CREG and CGREG
                if (p > 0) {
 803eaac:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eab0:	2b00      	cmp	r3, #0
 803eab2:	dd0e      	ble.n	803ead2 <Simcom_SetState+0x276>
                    at_csact_t param = {
 803eab4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803eab8:	2200      	movs	r2, #0
 803eaba:	601a      	str	r2, [r3, #0]
 803eabc:	605a      	str	r2, [r3, #4]
 803eabe:	609a      	str	r2, [r3, #8]
                            .creg = 0,
                            .cgreg = 0,
                    };
                    p = AT_NetworkAttachedStatus(ATW, &param);
 803eac0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 803eac4:	4619      	mov	r1, r3
 803eac6:	2000      	movs	r0, #0
 803eac8:	f7fe fd2a 	bl	803d520 <AT_NetworkAttachedStatus>
 803eacc:	4603      	mov	r3, r0
 803eace:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803ead2:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ead6:	2b00      	cmp	r3, #0
 803ead8:	dd08      	ble.n	803eaec <Simcom_SetState+0x290>
                    SIM.state++;
 803eada:	4b39      	ldr	r3, [pc, #228]	; (803ebc0 <Simcom_SetState+0x364>)
 803eadc:	f993 3000 	ldrsb.w	r3, [r3]
 803eae0:	b2db      	uxtb	r3, r3
 803eae2:	3301      	adds	r3, #1
 803eae4:	b2db      	uxtb	r3, r3
 803eae6:	b25a      	sxtb	r2, r3
 803eae8:	4b35      	ldr	r3, [pc, #212]	; (803ebc0 <Simcom_SetState+0x364>)
 803eaea:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803eaec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eaf0:	f000 fe02 	bl	803f6f8 <_DelayMS>
                break;
 803eaf4:	e2aa      	b.n	803f04c <Simcom_SetState+0x7f0>
            case SIM_STATE_CONFIGURED:
                // =========== NETWORK ATTACH
                // Set signal Generation 2G(13)/3G(14)/AUTO(2)
                if (p > 0) {
 803eaf6:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eafa:	2b00      	cmp	r3, #0
 803eafc:	dd0f      	ble.n	803eb1e <Simcom_SetState+0x2c2>
                    at_cnmp_t param = {
 803eafe:	4a3a      	ldr	r2, [pc, #232]	; (803ebe8 <Simcom_SetState+0x38c>)
 803eb00:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803eb04:	e892 0003 	ldmia.w	r2, {r0, r1}
 803eb08:	e883 0003 	stmia.w	r3, {r0, r1}
                            .mode = CNMP_ACT_AUTO,
                            .preferred = CNMP_ACT_P_UMTS
                    };
                    p = AT_RadioAccessTechnology(ATW, &param);
 803eb0c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 803eb10:	4619      	mov	r1, r3
 803eb12:	2000      	movs	r0, #0
 803eb14:	f7fe fc6e 	bl	803d3f4 <AT_RadioAccessTechnology>
 803eb18:	4603      	mov	r3, r0
 803eb1a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Network Registration Status
                if (p > 0) {
 803eb1e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb22:	2b00      	cmp	r3, #0
 803eb24:	dd38      	ble.n	803eb98 <Simcom_SetState+0x33c>
                    at_c_greg_t read, param = {
 803eb26:	2300      	movs	r3, #0
 803eb28:	67bb      	str	r3, [r7, #120]	; 0x78
 803eb2a:	2301      	movs	r3, #1
 803eb2c:	67fb      	str	r3, [r7, #124]	; 0x7c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CREG", ATW, &param);
 803eb2e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 803eb32:	461a      	mov	r2, r3
 803eb34:	2100      	movs	r1, #0
 803eb36:	482d      	ldr	r0, [pc, #180]	; (803ebec <Simcom_SetState+0x390>)
 803eb38:	f7fe fd9e 	bl	803d678 <AT_NetworkRegistration>
 803eb3c:	4603      	mov	r3, r0
 803eb3e:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803eb42:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb46:	2b00      	cmp	r3, #0
 803eb48:	dd09      	ble.n	803eb5e <Simcom_SetState+0x302>
                            p = AT_NetworkRegistration("CREG", ATR, &read);
 803eb4a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 803eb4e:	461a      	mov	r2, r3
 803eb50:	2101      	movs	r1, #1
 803eb52:	4826      	ldr	r0, [pc, #152]	; (803ebec <Simcom_SetState+0x390>)
 803eb54:	f7fe fd90 	bl	803d678 <AT_NetworkRegistration>
 803eb58:	4603      	mov	r3, r0
 803eb5a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803eb5e:	683b      	ldr	r3, [r7, #0]
 803eb60:	2b00      	cmp	r3, #0
 803eb62:	d00c      	beq.n	803eb7e <Simcom_SetState+0x322>
 803eb64:	f000 fdd3 	bl	803f70e <_GetTickMS>
 803eb68:	4602      	mov	r2, r0
 803eb6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803eb6e:	1ad3      	subs	r3, r2, r3
 803eb70:	683a      	ldr	r2, [r7, #0]
 803eb72:	429a      	cmp	r2, r3
 803eb74:	d203      	bcs.n	803eb7e <Simcom_SetState+0x322>
                            LOG_StrLn("Simcom:StateTimeout");
 803eb76:	4811      	ldr	r0, [pc, #68]	; (803ebbc <Simcom_SetState+0x360>)
 803eb78:	f7ff fc0c 	bl	803e394 <LOG_StrLn>
                            break;
 803eb7c:	e00c      	b.n	803eb98 <Simcom_SetState+0x33c>
                        }
                        _DelayMS(1000);
 803eb7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803eb82:	f000 fdb9 	bl	803f6f8 <_DelayMS>
                    } while (p && read.stat != param.stat);
 803eb86:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb8a:	2b00      	cmp	r3, #0
 803eb8c:	d004      	beq.n	803eb98 <Simcom_SetState+0x33c>
 803eb8e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 803eb92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 803eb94:	429a      	cmp	r2, r3
 803eb96:	d1ca      	bne.n	803eb2e <Simcom_SetState+0x2d2>
                }

                // upgrade simcom state
                if (p > 0) {
 803eb98:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eb9c:	2b00      	cmp	r3, #0
 803eb9e:	dd08      	ble.n	803ebb2 <Simcom_SetState+0x356>
                    SIM.state++;
 803eba0:	4b07      	ldr	r3, [pc, #28]	; (803ebc0 <Simcom_SetState+0x364>)
 803eba2:	f993 3000 	ldrsb.w	r3, [r3]
 803eba6:	b2db      	uxtb	r3, r3
 803eba8:	3301      	adds	r3, #1
 803ebaa:	b2db      	uxtb	r3, r3
 803ebac:	b25a      	sxtb	r2, r3
 803ebae:	4b04      	ldr	r3, [pc, #16]	; (803ebc0 <Simcom_SetState+0x364>)
 803ebb0:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 803ebb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ebb6:	f000 fd9f 	bl	803f6f8 <_DelayMS>
                break;
 803ebba:	e247      	b.n	803f04c <Simcom_SetState+0x7f0>
 803ebbc:	08043d44 	.word	0x08043d44
 803ebc0:	200002a8 	.word	0x200002a8
 803ebc4:	08043d58 	.word	0x08043d58
 803ebc8:	08043d70 	.word	0x08043d70
 803ebcc:	200002c0 	.word	0x200002c0
 803ebd0:	08043d84 	.word	0x08043d84
 803ebd4:	08043d90 	.word	0x08043d90
 803ebd8:	08043da8 	.word	0x08043da8
 803ebdc:	08043db4 	.word	0x08043db4
 803ebe0:	08043dc4 	.word	0x08043dc4
 803ebe4:	08043dcc 	.word	0x08043dcc
 803ebe8:	08043e10 	.word	0x08043e10
 803ebec:	08043dd8 	.word	0x08043dd8
            case SIM_STATE_NETWORK_ON:
                // =========== GPRS ATTACH
                // GPRS Registration Status
                if (p > 0) {
 803ebf0:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ebf4:	2b00      	cmp	r3, #0
 803ebf6:	dd37      	ble.n	803ec68 <Simcom_SetState+0x40c>
                    at_c_greg_t read, param = {
 803ebf8:	2300      	movs	r3, #0
 803ebfa:	66bb      	str	r3, [r7, #104]	; 0x68
 803ebfc:	2301      	movs	r3, #1
 803ebfe:	66fb      	str	r3, [r7, #108]	; 0x6c
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CGREG", ATW, &param);
 803ec00:	f107 0368 	add.w	r3, r7, #104	; 0x68
 803ec04:	461a      	mov	r2, r3
 803ec06:	2100      	movs	r1, #0
 803ec08:	48af      	ldr	r0, [pc, #700]	; (803eec8 <Simcom_SetState+0x66c>)
 803ec0a:	f7fe fd35 	bl	803d678 <AT_NetworkRegistration>
 803ec0e:	4603      	mov	r3, r0
 803ec10:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        if (p > 0) {
 803ec14:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec18:	2b00      	cmp	r3, #0
 803ec1a:	dd09      	ble.n	803ec30 <Simcom_SetState+0x3d4>
                            p = AT_NetworkRegistration("CGREG", ATR, &read);
 803ec1c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 803ec20:	461a      	mov	r2, r3
 803ec22:	2101      	movs	r1, #1
 803ec24:	48a8      	ldr	r0, [pc, #672]	; (803eec8 <Simcom_SetState+0x66c>)
 803ec26:	f7fe fd27 	bl	803d678 <AT_NetworkRegistration>
 803ec2a:	4603      	mov	r3, r0
 803ec2c:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ec30:	683b      	ldr	r3, [r7, #0]
 803ec32:	2b00      	cmp	r3, #0
 803ec34:	d00c      	beq.n	803ec50 <Simcom_SetState+0x3f4>
 803ec36:	f000 fd6a 	bl	803f70e <_GetTickMS>
 803ec3a:	4602      	mov	r2, r0
 803ec3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ec40:	1ad3      	subs	r3, r2, r3
 803ec42:	683a      	ldr	r2, [r7, #0]
 803ec44:	429a      	cmp	r2, r3
 803ec46:	d203      	bcs.n	803ec50 <Simcom_SetState+0x3f4>
                            LOG_StrLn("Simcom:StateTimeout");
 803ec48:	48a0      	ldr	r0, [pc, #640]	; (803eecc <Simcom_SetState+0x670>)
 803ec4a:	f7ff fba3 	bl	803e394 <LOG_StrLn>
                            break;
 803ec4e:	e00b      	b.n	803ec68 <Simcom_SetState+0x40c>
                        }
                        _DelayMS(1000);
 803ec50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ec54:	f000 fd50 	bl	803f6f8 <_DelayMS>
                    } while (p && read.stat != param.stat);
 803ec58:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec5c:	2b00      	cmp	r3, #0
 803ec5e:	d003      	beq.n	803ec68 <Simcom_SetState+0x40c>
 803ec60:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 803ec62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 803ec64:	429a      	cmp	r2, r3
 803ec66:	d1cb      	bne.n	803ec00 <Simcom_SetState+0x3a4>
                }

                // upgrade simcom state
                if (p > 0) {
 803ec68:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ec6c:	2b00      	cmp	r3, #0
 803ec6e:	dd09      	ble.n	803ec84 <Simcom_SetState+0x428>
                    SIM.state++;
 803ec70:	4b97      	ldr	r3, [pc, #604]	; (803eed0 <Simcom_SetState+0x674>)
 803ec72:	f993 3000 	ldrsb.w	r3, [r3]
 803ec76:	b2db      	uxtb	r3, r3
 803ec78:	3301      	adds	r3, #1
 803ec7a:	b2db      	uxtb	r3, r3
 803ec7c:	b25a      	sxtb	r2, r3
 803ec7e:	4b94      	ldr	r3, [pc, #592]	; (803eed0 <Simcom_SetState+0x674>)
 803ec80:	701a      	strb	r2, [r3, #0]
 803ec82:	e00d      	b.n	803eca0 <Simcom_SetState+0x444>
                } else {
                    if (SIM.state == SIM_STATE_NETWORK_ON) {
 803ec84:	4b92      	ldr	r3, [pc, #584]	; (803eed0 <Simcom_SetState+0x674>)
 803ec86:	f993 3000 	ldrsb.w	r3, [r3]
 803ec8a:	2b02      	cmp	r3, #2
 803ec8c:	d108      	bne.n	803eca0 <Simcom_SetState+0x444>
                        SIM.state--;
 803ec8e:	4b90      	ldr	r3, [pc, #576]	; (803eed0 <Simcom_SetState+0x674>)
 803ec90:	f993 3000 	ldrsb.w	r3, [r3]
 803ec94:	b2db      	uxtb	r3, r3
 803ec96:	3b01      	subs	r3, #1
 803ec98:	b2db      	uxtb	r3, r3
 803ec9a:	b25a      	sxtb	r2, r3
 803ec9c:	4b8c      	ldr	r3, [pc, #560]	; (803eed0 <Simcom_SetState+0x674>)
 803ec9e:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803eca0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eca4:	f000 fd28 	bl	803f6f8 <_DelayMS>
                break;
 803eca8:	e1d0      	b.n	803f04c <Simcom_SetState+0x7f0>
#if (!BOOTLOADER)
            case SIM_STATE_GPRS_ON:
                // =========== PDP CONFIGURATION
                // Attach to GPRS service
                if (p > 0) {
 803ecaa:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecae:	2b00      	cmp	r3, #0
 803ecb0:	dd23      	ble.n	803ecfa <Simcom_SetState+0x49e>
                    AT_CGATT state;
                    // wait until attached
                    do {
                        p = AT_GprsAttachment(ATR, &state);
 803ecb2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 803ecb6:	4619      	mov	r1, r3
 803ecb8:	2001      	movs	r0, #1
 803ecba:	f7fe ffdb 	bl	803dc74 <AT_GprsAttachment>
 803ecbe:	4603      	mov	r3, r0
 803ecc0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ecc4:	683b      	ldr	r3, [r7, #0]
 803ecc6:	2b00      	cmp	r3, #0
 803ecc8:	d00c      	beq.n	803ece4 <Simcom_SetState+0x488>
 803ecca:	f000 fd20 	bl	803f70e <_GetTickMS>
 803ecce:	4602      	mov	r2, r0
 803ecd0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ecd4:	1ad3      	subs	r3, r2, r3
 803ecd6:	683a      	ldr	r2, [r7, #0]
 803ecd8:	429a      	cmp	r2, r3
 803ecda:	d203      	bcs.n	803ece4 <Simcom_SetState+0x488>
                            LOG_StrLn("Simcom:StateTimeout");
 803ecdc:	487b      	ldr	r0, [pc, #492]	; (803eecc <Simcom_SetState+0x670>)
 803ecde:	f7ff fb59 	bl	803e394 <LOG_StrLn>
                            break;
 803ece2:	e00a      	b.n	803ecfa <Simcom_SetState+0x49e>
                        }
                        _DelayMS(1000);
 803ece4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ece8:	f000 fd06 	bl	803f6f8 <_DelayMS>
                    } while (p && !state);
 803ecec:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecf0:	2b00      	cmp	r3, #0
 803ecf2:	d002      	beq.n	803ecfa <Simcom_SetState+0x49e>
 803ecf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 803ecf6:	2b00      	cmp	r3, #0
 803ecf8:	d0db      	beq.n	803ecb2 <Simcom_SetState+0x456>
                }

                // Select TCPIP application mode:
                // (0: Non Transparent (command mode), 1: Transparent (data mode))
                if (p > 0) {
 803ecfa:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ecfe:	2b00      	cmp	r3, #0
 803ed00:	dd0a      	ble.n	803ed18 <Simcom_SetState+0x4bc>
                    AT_CIPMODE state = CIPMODE_NORMAL;
 803ed02:	2300      	movs	r3, #0
 803ed04:	663b      	str	r3, [r7, #96]	; 0x60
                    p = AT_TcpApllicationMode(ATW, &state);
 803ed06:	f107 0360 	add.w	r3, r7, #96	; 0x60
 803ed0a:	4619      	mov	r1, r3
 803ed0c:	2000      	movs	r0, #0
 803ed0e:	f7fe ffed 	bl	803dcec <AT_TcpApllicationMode>
 803ed12:	4603      	mov	r3, r0
 803ed14:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Set to Single IP Connection (Backend)
                if (p > 0) {
 803ed18:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed1c:	2b00      	cmp	r3, #0
 803ed1e:	dd0a      	ble.n	803ed36 <Simcom_SetState+0x4da>
                    AT_CIPMUX state = CIPMUX_SINGLE_IP;
 803ed20:	2300      	movs	r3, #0
 803ed22:	65fb      	str	r3, [r7, #92]	; 0x5c
                    p = AT_MultiIpConnection(ATW, &state);
 803ed24:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 803ed28:	4619      	mov	r1, r3
 803ed2a:	2000      	movs	r0, #0
 803ed2c:	f7fe ffca 	bl	803dcc4 <AT_MultiIpConnection>
 803ed30:	4603      	mov	r3, r0
 803ed32:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Get data from network automatically
                if (p > 0) {
 803ed36:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed3a:	2b00      	cmp	r3, #0
 803ed3c:	dd0a      	ble.n	803ed54 <Simcom_SetState+0x4f8>
                    AT_CIPRXGET state = CIPRXGET_DISABLE;
 803ed3e:	2300      	movs	r3, #0
 803ed40:	65bb      	str	r3, [r7, #88]	; 0x58
                    p = AT_ManuallyReceiveData(ATW, &state);
 803ed42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 803ed46:	4619      	mov	r1, r3
 803ed48:	2000      	movs	r0, #0
 803ed4a:	f7fe ffa7 	bl	803dc9c <AT_ManuallyReceiveData>
 803ed4e:	4603      	mov	r3, r0
 803ed50:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803ed54:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ed58:	2b00      	cmp	r3, #0
 803ed5a:	dd09      	ble.n	803ed70 <Simcom_SetState+0x514>
                    SIM.state++;
 803ed5c:	4b5c      	ldr	r3, [pc, #368]	; (803eed0 <Simcom_SetState+0x674>)
 803ed5e:	f993 3000 	ldrsb.w	r3, [r3]
 803ed62:	b2db      	uxtb	r3, r3
 803ed64:	3301      	adds	r3, #1
 803ed66:	b2db      	uxtb	r3, r3
 803ed68:	b25a      	sxtb	r2, r3
 803ed6a:	4b59      	ldr	r3, [pc, #356]	; (803eed0 <Simcom_SetState+0x674>)
 803ed6c:	701a      	strb	r2, [r3, #0]
 803ed6e:	e00d      	b.n	803ed8c <Simcom_SetState+0x530>
                } else {
                    if (SIM.state == SIM_STATE_GPRS_ON) {
 803ed70:	4b57      	ldr	r3, [pc, #348]	; (803eed0 <Simcom_SetState+0x674>)
 803ed72:	f993 3000 	ldrsb.w	r3, [r3]
 803ed76:	2b03      	cmp	r3, #3
 803ed78:	d108      	bne.n	803ed8c <Simcom_SetState+0x530>
                        SIM.state--;
 803ed7a:	4b55      	ldr	r3, [pc, #340]	; (803eed0 <Simcom_SetState+0x674>)
 803ed7c:	f993 3000 	ldrsb.w	r3, [r3]
 803ed80:	b2db      	uxtb	r3, r3
 803ed82:	3b01      	subs	r3, #1
 803ed84:	b2db      	uxtb	r3, r3
 803ed86:	b25a      	sxtb	r2, r3
 803ed88:	4b51      	ldr	r3, [pc, #324]	; (803eed0 <Simcom_SetState+0x674>)
 803ed8a:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803ed8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803ed90:	f000 fcb2 	bl	803f6f8 <_DelayMS>
                break;
 803ed94:	e15a      	b.n	803f04c <Simcom_SetState+0x7f0>
            case SIM_STATE_PDP_ON:
                // =========== PDP ATTACH
                // Set type of authentication for PDP connections of socket
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ed96:	484f      	ldr	r0, [pc, #316]	; (803eed4 <Simcom_SetState+0x678>)
 803ed98:	f7fe fa04 	bl	803d1a4 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_INITIAL || SIM.ip_status == CIPSTAT_PDP_DEACT)) {
 803ed9c:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eda0:	2b00      	cmp	r3, #0
 803eda2:	dd22      	ble.n	803edea <Simcom_SetState+0x58e>
 803eda4:	4b4a      	ldr	r3, [pc, #296]	; (803eed0 <Simcom_SetState+0x674>)
 803eda6:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803edaa:	4323      	orrs	r3, r4
 803edac:	d006      	beq.n	803edbc <Simcom_SetState+0x560>
 803edae:	4b48      	ldr	r3, [pc, #288]	; (803eed0 <Simcom_SetState+0x674>)
 803edb0:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803edb4:	2c00      	cmp	r4, #0
 803edb6:	bf08      	it	eq
 803edb8:	2b09      	cmpeq	r3, #9
 803edba:	d116      	bne.n	803edea <Simcom_SetState+0x58e>
                    at_cstt_t param = {
 803edbc:	4b46      	ldr	r3, [pc, #280]	; (803eed8 <Simcom_SetState+0x67c>)
 803edbe:	f107 0408 	add.w	r4, r7, #8
 803edc2:	461d      	mov	r5, r3
 803edc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803edc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803edc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803edca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803edcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803edce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803edd0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 803edd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                            .apn = NET_CON_APN,
                            .username = NET_CON_USERNAME,
                            .password = NET_CON_PASSWORD,
                    };
                    p = AT_ConfigureAPN(ATW, &param);
 803edd8:	f107 0308 	add.w	r3, r7, #8
 803eddc:	4619      	mov	r1, r3
 803edde:	2000      	movs	r0, #0
 803ede0:	f7fe fd16 	bl	803d810 <AT_ConfigureAPN>
 803ede4:	4603      	mov	r3, r0
 803ede6:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // =========== IP ATTACH
                // Bring Up IP Connection
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803edea:	483a      	ldr	r0, [pc, #232]	; (803eed4 <Simcom_SetState+0x678>)
 803edec:	f7fe f9da 	bl	803d1a4 <AT_ConnectionStatusSingle>
                if (p > 0 && SIM.ip_status == CIPSTAT_IP_START) {
 803edf0:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803edf4:	2b00      	cmp	r3, #0
 803edf6:	dd10      	ble.n	803ee1a <Simcom_SetState+0x5be>
 803edf8:	4b35      	ldr	r3, [pc, #212]	; (803eed0 <Simcom_SetState+0x674>)
 803edfa:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803edfe:	2c00      	cmp	r4, #0
 803ee00:	bf08      	it	eq
 803ee02:	2b01      	cmpeq	r3, #1
 803ee04:	d109      	bne.n	803ee1a <Simcom_SetState+0x5be>
                    p = Simcom_Command("AT+CIICR\r", NULL, 30000, 0);
 803ee06:	2300      	movs	r3, #0
 803ee08:	f247 5230 	movw	r2, #30000	; 0x7530
 803ee0c:	2100      	movs	r1, #0
 803ee0e:	4833      	ldr	r0, [pc, #204]	; (803eedc <Simcom_SetState+0x680>)
 803ee10:	f000 f9e6 	bl	803f1e0 <Simcom_Command>
 803ee14:	4603      	mov	r3, r0
 803ee16:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }
                // Check IP Address
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ee1a:	482e      	ldr	r0, [pc, #184]	; (803eed4 <Simcom_SetState+0x678>)
 803ee1c:	f7fe f9c2 	bl	803d1a4 <AT_ConnectionStatusSingle>
                if (p > 0 && (SIM.ip_status == CIPSTAT_IP_CONFIG || SIM.ip_status == CIPSTAT_IP_GPRSACT)) {
 803ee20:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee24:	2b00      	cmp	r3, #0
 803ee26:	dd15      	ble.n	803ee54 <Simcom_SetState+0x5f8>
 803ee28:	4b29      	ldr	r3, [pc, #164]	; (803eed0 <Simcom_SetState+0x674>)
 803ee2a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ee2e:	2c00      	cmp	r4, #0
 803ee30:	bf08      	it	eq
 803ee32:	2b02      	cmpeq	r3, #2
 803ee34:	d006      	beq.n	803ee44 <Simcom_SetState+0x5e8>
 803ee36:	4b26      	ldr	r3, [pc, #152]	; (803eed0 <Simcom_SetState+0x674>)
 803ee38:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ee3c:	2c00      	cmp	r4, #0
 803ee3e:	bf08      	it	eq
 803ee40:	2b03      	cmpeq	r3, #3
 803ee42:	d107      	bne.n	803ee54 <Simcom_SetState+0x5f8>
                    at_cifsr_t param;
                    p = AT_GetLocalIpAddress(&param);
 803ee44:	f107 0344 	add.w	r3, r7, #68	; 0x44
 803ee48:	4618      	mov	r0, r3
 803ee4a:	f7fe fd9f 	bl	803d98c <AT_GetLocalIpAddress>
 803ee4e:	4603      	mov	r3, r0
 803ee50:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                }

                // upgrade simcom state
                if (p > 0) {
 803ee54:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ee58:	2b00      	cmp	r3, #0
 803ee5a:	dd09      	ble.n	803ee70 <Simcom_SetState+0x614>
                    SIM.state++;
 803ee5c:	4b1c      	ldr	r3, [pc, #112]	; (803eed0 <Simcom_SetState+0x674>)
 803ee5e:	f993 3000 	ldrsb.w	r3, [r3]
 803ee62:	b2db      	uxtb	r3, r3
 803ee64:	3301      	adds	r3, #1
 803ee66:	b2db      	uxtb	r3, r3
 803ee68:	b25a      	sxtb	r2, r3
 803ee6a:	4b19      	ldr	r3, [pc, #100]	; (803eed0 <Simcom_SetState+0x674>)
 803ee6c:	701a      	strb	r2, [r3, #0]
 803ee6e:	e026      	b.n	803eebe <Simcom_SetState+0x662>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ee70:	4818      	ldr	r0, [pc, #96]	; (803eed4 <Simcom_SetState+0x678>)
 803ee72:	f7fe f997 	bl	803d1a4 <AT_ConnectionStatusSingle>

                    // Close PDP
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803ee76:	4b16      	ldr	r3, [pc, #88]	; (803eed0 <Simcom_SetState+0x674>)
 803ee78:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ee7c:	4323      	orrs	r3, r4
 803ee7e:	d010      	beq.n	803eea2 <Simcom_SetState+0x646>
                            SIM.ip_status != CIPSTAT_PDP_DEACT) {
 803ee80:	4b13      	ldr	r3, [pc, #76]	; (803eed0 <Simcom_SetState+0x674>)
 803ee82:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
                    if (SIM.ip_status != CIPSTAT_IP_INITIAL &&
 803ee86:	2c00      	cmp	r4, #0
 803ee88:	bf08      	it	eq
 803ee8a:	2b09      	cmpeq	r3, #9
 803ee8c:	d009      	beq.n	803eea2 <Simcom_SetState+0x646>
                        p = Simcom_Command("AT+CIPSHUT\r", NULL, 1000, 0);
 803ee8e:	2300      	movs	r3, #0
 803ee90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803ee94:	2100      	movs	r1, #0
 803ee96:	4812      	ldr	r0, [pc, #72]	; (803eee0 <Simcom_SetState+0x684>)
 803ee98:	f000 f9a2 	bl	803f1e0 <Simcom_Command>
 803ee9c:	4603      	mov	r3, r0
 803ee9e:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
                    }

                    if (SIM.state == SIM_STATE_PDP_ON) {
 803eea2:	4b0b      	ldr	r3, [pc, #44]	; (803eed0 <Simcom_SetState+0x674>)
 803eea4:	f993 3000 	ldrsb.w	r3, [r3]
 803eea8:	2b04      	cmp	r3, #4
 803eeaa:	d108      	bne.n	803eebe <Simcom_SetState+0x662>
                        SIM.state--;
 803eeac:	4b08      	ldr	r3, [pc, #32]	; (803eed0 <Simcom_SetState+0x674>)
 803eeae:	f993 3000 	ldrsb.w	r3, [r3]
 803eeb2:	b2db      	uxtb	r3, r3
 803eeb4:	3b01      	subs	r3, #1
 803eeb6:	b2db      	uxtb	r3, r3
 803eeb8:	b25a      	sxtb	r2, r3
 803eeba:	4b05      	ldr	r3, [pc, #20]	; (803eed0 <Simcom_SetState+0x674>)
 803eebc:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803eebe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803eec2:	f000 fc19 	bl	803f6f8 <_DelayMS>
                break;
 803eec6:	e0c1      	b.n	803f04c <Simcom_SetState+0x7f0>
 803eec8:	08043de0 	.word	0x08043de0
 803eecc:	08043d44 	.word	0x08043d44
 803eed0:	200002a8 	.word	0x200002a8
 803eed4:	200002b0 	.word	0x200002b0
 803eed8:	08043e18 	.word	0x08043e18
 803eedc:	08043de8 	.word	0x08043de8
 803eee0:	08043df4 	.word	0x08043df4
            case SIM_STATE_INTERNET_ON:
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803eee4:	4865      	ldr	r0, [pc, #404]	; (803f07c <Simcom_SetState+0x820>)
 803eee6:	f7fe f95d 	bl	803d1a4 <AT_ConnectionStatusSingle>
                // ============ SOCKET CONFIGURATION
                // Establish connection with server
                if (p > 0 && (SIM.ip_status != CIPSTAT_CONNECT_OK || SIM.ip_status != CIPSTAT_CONNECTING)) {
 803eeea:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803eeee:	2b00      	cmp	r3, #0
 803eef0:	dd3d      	ble.n	803ef6e <Simcom_SetState+0x712>
 803eef2:	4b63      	ldr	r3, [pc, #396]	; (803f080 <Simcom_SetState+0x824>)
 803eef4:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803eef8:	2c00      	cmp	r4, #0
 803eefa:	bf08      	it	eq
 803eefc:	2b06      	cmpeq	r3, #6
 803eefe:	d106      	bne.n	803ef0e <Simcom_SetState+0x6b2>
 803ef00:	4b5f      	ldr	r3, [pc, #380]	; (803f080 <Simcom_SetState+0x824>)
 803ef02:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef06:	2c00      	cmp	r4, #0
 803ef08:	bf08      	it	eq
 803ef0a:	2b05      	cmpeq	r3, #5
 803ef0c:	d02f      	beq.n	803ef6e <Simcom_SetState+0x712>
                    at_cipstart_t param = {
 803ef0e:	4b5d      	ldr	r3, [pc, #372]	; (803f084 <Simcom_SetState+0x828>)
 803ef10:	f107 0408 	add.w	r4, r7, #8
 803ef14:	461d      	mov	r5, r3
 803ef16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803ef1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803ef1e:	682b      	ldr	r3, [r5, #0]
 803ef20:	6023      	str	r3, [r4, #0]
                            .mode = "TCP",
                            .ip = NET_TCP_SERVER,
                            .port = NET_TCP_PORT
                    };
                    p = AT_StartConnectionSingle(&param);
 803ef22:	f107 0308 	add.w	r3, r7, #8
 803ef26:	4618      	mov	r0, r3
 803ef28:	f7fe fd5a 	bl	803d9e0 <AT_StartConnectionSingle>
 803ef2c:	4603      	mov	r3, r0
 803ef2e:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                    // wait until attached
                    do {
                        AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ef32:	4852      	ldr	r0, [pc, #328]	; (803f07c <Simcom_SetState+0x820>)
 803ef34:	f7fe f936 	bl	803d1a4 <AT_ConnectionStatusSingle>

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 803ef38:	683b      	ldr	r3, [r7, #0]
 803ef3a:	2b00      	cmp	r3, #0
 803ef3c:	d00c      	beq.n	803ef58 <Simcom_SetState+0x6fc>
 803ef3e:	f000 fbe6 	bl	803f70e <_GetTickMS>
 803ef42:	4602      	mov	r2, r0
 803ef44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803ef48:	1ad3      	subs	r3, r2, r3
 803ef4a:	683a      	ldr	r2, [r7, #0]
 803ef4c:	429a      	cmp	r2, r3
 803ef4e:	d203      	bcs.n	803ef58 <Simcom_SetState+0x6fc>
                            LOG_StrLn("Simcom:StateTimeout");
 803ef50:	484d      	ldr	r0, [pc, #308]	; (803f088 <Simcom_SetState+0x82c>)
 803ef52:	f7ff fa1f 	bl	803e394 <LOG_StrLn>
                            break;
 803ef56:	e00a      	b.n	803ef6e <Simcom_SetState+0x712>
                        }
                        _DelayMS(1000);
 803ef58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803ef5c:	f000 fbcc 	bl	803f6f8 <_DelayMS>
                    } while (SIM.ip_status == CIPSTAT_CONNECTING);
 803ef60:	4b47      	ldr	r3, [pc, #284]	; (803f080 <Simcom_SetState+0x824>)
 803ef62:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef66:	2c00      	cmp	r4, #0
 803ef68:	bf08      	it	eq
 803ef6a:	2b05      	cmpeq	r3, #5
 803ef6c:	d0e1      	beq.n	803ef32 <Simcom_SetState+0x6d6>
                }

                // upgrade simcom state
                if (p > 0) {
 803ef6e:	f997 30b6 	ldrsb.w	r3, [r7, #182]	; 0xb6
 803ef72:	2b00      	cmp	r3, #0
 803ef74:	dd09      	ble.n	803ef8a <Simcom_SetState+0x72e>
                    SIM.state++;
 803ef76:	4b42      	ldr	r3, [pc, #264]	; (803f080 <Simcom_SetState+0x824>)
 803ef78:	f993 3000 	ldrsb.w	r3, [r3]
 803ef7c:	b2db      	uxtb	r3, r3
 803ef7e:	3301      	adds	r3, #1
 803ef80:	b2db      	uxtb	r3, r3
 803ef82:	b25a      	sxtb	r2, r3
 803ef84:	4b3e      	ldr	r3, [pc, #248]	; (803f080 <Simcom_SetState+0x824>)
 803ef86:	701a      	strb	r2, [r3, #0]
 803ef88:	e03f      	b.n	803f00a <Simcom_SetState+0x7ae>
                } else {
                    // Check IP Status
                    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803ef8a:	483c      	ldr	r0, [pc, #240]	; (803f07c <Simcom_SetState+0x820>)
 803ef8c:	f7fe f90a 	bl	803d1a4 <AT_ConnectionStatusSingle>

                    // Close IP
                    if (SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803ef90:	4b3b      	ldr	r3, [pc, #236]	; (803f080 <Simcom_SetState+0x824>)
 803ef92:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803ef96:	2c00      	cmp	r4, #0
 803ef98:	bf08      	it	eq
 803ef9a:	2b06      	cmpeq	r3, #6
 803ef9c:	d127      	bne.n	803efee <Simcom_SetState+0x792>
                        p = Simcom_Command("AT+CIPCLOSE\r", NULL, 1000, 0);
 803ef9e:	2300      	movs	r3, #0
 803efa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803efa4:	2100      	movs	r1, #0
 803efa6:	4839      	ldr	r0, [pc, #228]	; (803f08c <Simcom_SetState+0x830>)
 803efa8:	f000 f91a 	bl	803f1e0 <Simcom_Command>
 803efac:	4603      	mov	r3, r0
 803efae:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

                        // wait until closed
                        do {
                            AT_ConnectionStatusSingle(&(SIM.ip_status));
 803efb2:	4832      	ldr	r0, [pc, #200]	; (803f07c <Simcom_SetState+0x820>)
 803efb4:	f7fe f8f6 	bl	803d1a4 <AT_ConnectionStatusSingle>

                            // Handle timeout
                            if (timeout && (_GetTickMS() - tick) > timeout) {
 803efb8:	683b      	ldr	r3, [r7, #0]
 803efba:	2b00      	cmp	r3, #0
 803efbc:	d00c      	beq.n	803efd8 <Simcom_SetState+0x77c>
 803efbe:	f000 fba6 	bl	803f70e <_GetTickMS>
 803efc2:	4602      	mov	r2, r0
 803efc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 803efc8:	1ad3      	subs	r3, r2, r3
 803efca:	683a      	ldr	r2, [r7, #0]
 803efcc:	429a      	cmp	r2, r3
 803efce:	d203      	bcs.n	803efd8 <Simcom_SetState+0x77c>
                                LOG_StrLn("Simcom:StateTimeout");
 803efd0:	482d      	ldr	r0, [pc, #180]	; (803f088 <Simcom_SetState+0x82c>)
 803efd2:	f7ff f9df 	bl	803e394 <LOG_StrLn>
                                break;
 803efd6:	e00a      	b.n	803efee <Simcom_SetState+0x792>
                            }
                            _DelayMS(1000);
 803efd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803efdc:	f000 fb8c 	bl	803f6f8 <_DelayMS>
                        } while (SIM.ip_status == CIPSTAT_CLOSING);
 803efe0:	4b27      	ldr	r3, [pc, #156]	; (803f080 <Simcom_SetState+0x824>)
 803efe2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803efe6:	2c00      	cmp	r4, #0
 803efe8:	bf08      	it	eq
 803efea:	2b07      	cmpeq	r3, #7
 803efec:	d0e1      	beq.n	803efb2 <Simcom_SetState+0x756>
                    }

                    if (SIM.state == SIM_STATE_INTERNET_ON) {
 803efee:	4b24      	ldr	r3, [pc, #144]	; (803f080 <Simcom_SetState+0x824>)
 803eff0:	f993 3000 	ldrsb.w	r3, [r3]
 803eff4:	2b05      	cmp	r3, #5
 803eff6:	d108      	bne.n	803f00a <Simcom_SetState+0x7ae>
                        SIM.state--;
 803eff8:	4b21      	ldr	r3, [pc, #132]	; (803f080 <Simcom_SetState+0x824>)
 803effa:	f993 3000 	ldrsb.w	r3, [r3]
 803effe:	b2db      	uxtb	r3, r3
 803f000:	3b01      	subs	r3, #1
 803f002:	b2db      	uxtb	r3, r3
 803f004:	b25a      	sxtb	r2, r3
 803f006:	4b1e      	ldr	r3, [pc, #120]	; (803f080 <Simcom_SetState+0x824>)
 803f008:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 803f00a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 803f00e:	f000 fb73 	bl	803f6f8 <_DelayMS>
                break;
 803f012:	e01b      	b.n	803f04c <Simcom_SetState+0x7f0>
            case SIM_STATE_SERVER_ON:
                // Check IP Status
                AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f014:	4819      	ldr	r0, [pc, #100]	; (803f07c <Simcom_SetState+0x820>)
 803f016:	f7fe f8c5 	bl	803d1a4 <AT_ConnectionStatusSingle>

                if (SIM.ip_status != CIPSTAT_CONNECT_OK) {
 803f01a:	4b19      	ldr	r3, [pc, #100]	; (803f080 <Simcom_SetState+0x824>)
 803f01c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f020:	2c00      	cmp	r4, #0
 803f022:	bf08      	it	eq
 803f024:	2b06      	cmpeq	r3, #6
 803f026:	d010      	beq.n	803f04a <Simcom_SetState+0x7ee>
                    if (SIM.state == SIM_STATE_SERVER_ON) {
 803f028:	4b15      	ldr	r3, [pc, #84]	; (803f080 <Simcom_SetState+0x824>)
 803f02a:	f993 3000 	ldrsb.w	r3, [r3]
 803f02e:	2b06      	cmp	r3, #6
 803f030:	d10b      	bne.n	803f04a <Simcom_SetState+0x7ee>
                        SIM.state--;
 803f032:	4b13      	ldr	r3, [pc, #76]	; (803f080 <Simcom_SetState+0x824>)
 803f034:	f993 3000 	ldrsb.w	r3, [r3]
 803f038:	b2db      	uxtb	r3, r3
 803f03a:	3b01      	subs	r3, #1
 803f03c:	b2db      	uxtb	r3, r3
 803f03e:	b25a      	sxtb	r2, r3
 803f040:	4b0f      	ldr	r3, [pc, #60]	; (803f080 <Simcom_SetState+0x824>)
 803f042:	701a      	strb	r2, [r3, #0]
                    }
                }

                break;
 803f044:	e001      	b.n	803f04a <Simcom_SetState+0x7ee>
#endif
            default:
                break;
 803f046:	bf00      	nop
 803f048:	e000      	b.n	803f04c <Simcom_SetState+0x7f0>
                break;
 803f04a:	bf00      	nop
        }
    } while (SIM.state < state);
 803f04c:	4b0c      	ldr	r3, [pc, #48]	; (803f080 <Simcom_SetState+0x824>)
 803f04e:	f993 3000 	ldrsb.w	r3, [r3]
 803f052:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f056:	429a      	cmp	r2, r3
 803f058:	f73f ac12 	bgt.w	803e880 <Simcom_SetState+0x24>
    Simcom_Unlock();
 803f05c:	f7ff fbe2 	bl	803e824 <Simcom_Unlock>

    return (SIM.state >= state);
 803f060:	4b07      	ldr	r3, [pc, #28]	; (803f080 <Simcom_SetState+0x824>)
 803f062:	f993 3000 	ldrsb.w	r3, [r3]
 803f066:	f997 2007 	ldrsb.w	r2, [r7, #7]
 803f06a:	429a      	cmp	r2, r3
 803f06c:	bfd4      	ite	le
 803f06e:	2301      	movle	r3, #1
 803f070:	2300      	movgt	r3, #0
 803f072:	b2db      	uxtb	r3, r3
}
 803f074:	4618      	mov	r0, r3
 803f076:	37c0      	adds	r7, #192	; 0xc0
 803f078:	46bd      	mov	sp, r7
 803f07a:	bdb0      	pop	{r4, r5, r7, pc}
 803f07c:	200002b0 	.word	0x200002b0
 803f080:	200002a8 	.word	0x200002a8
 803f084:	08043e54 	.word	0x08043e54
 803f088:	08043d44 	.word	0x08043d44
 803f08c:	08043e00 	.word	0x08043e00

0803f090 <Simcom_Upload>:

#if (!BOOTLOADER)
SIMCOM_RESULT Simcom_Upload(void *payload, uint16_t size) {
 803f090:	b590      	push	{r4, r7, lr}
 803f092:	b08b      	sub	sp, #44	; 0x2c
 803f094:	af00      	add	r7, sp, #0
 803f096:	6078      	str	r0, [r7, #4]
 803f098:	460b      	mov	r3, r1
 803f09a:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f09c:	2300      	movs	r3, #0
 803f09e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    header_t *hHeader = NULL;
 803f0a2:	2300      	movs	r3, #0
 803f0a4:	623b      	str	r3, [r7, #32]
    uint32_t tick;
    char str[20];

    // Check IP Status
    AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f0a6:	4846      	ldr	r0, [pc, #280]	; (803f1c0 <Simcom_Upload+0x130>)
 803f0a8:	f7fe f87c 	bl	803d1a4 <AT_ConnectionStatusSingle>
    // combine the size
    sprintf(str, "AT+CIPSEND=%d\r", size);
 803f0ac:	887a      	ldrh	r2, [r7, #2]
 803f0ae:	f107 0308 	add.w	r3, r7, #8
 803f0b2:	4944      	ldr	r1, [pc, #272]	; (803f1c4 <Simcom_Upload+0x134>)
 803f0b4:	4618      	mov	r0, r3
 803f0b6:	f000 fc51 	bl	803f95c <siprintf>

    Simcom_Lock();
 803f0ba:	f7ff fba5 	bl	803e808 <Simcom_Lock>

    if (SIM.state >= SIM_STATE_SERVER_ON && SIM.ip_status == CIPSTAT_CONNECT_OK) {
 803f0be:	4b42      	ldr	r3, [pc, #264]	; (803f1c8 <Simcom_Upload+0x138>)
 803f0c0:	f993 3000 	ldrsb.w	r3, [r3]
 803f0c4:	2b05      	cmp	r3, #5
 803f0c6:	dd72      	ble.n	803f1ae <Simcom_Upload+0x11e>
 803f0c8:	4b3f      	ldr	r3, [pc, #252]	; (803f1c8 <Simcom_Upload+0x138>)
 803f0ca:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 803f0ce:	2c00      	cmp	r4, #0
 803f0d0:	bf08      	it	eq
 803f0d2:	2b06      	cmpeq	r3, #6
 803f0d4:	d16b      	bne.n	803f1ae <Simcom_Upload+0x11e>
        // send command
        p = Simcom_Command(str, SIMCOM_RSP_SEND, 500, 0);
 803f0d6:	f107 0008 	add.w	r0, r7, #8
 803f0da:	2300      	movs	r3, #0
 803f0dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 803f0e0:	493a      	ldr	r1, [pc, #232]	; (803f1cc <Simcom_Upload+0x13c>)
 803f0e2:	f000 f87d 	bl	803f1e0 <Simcom_Command>
 803f0e6:	4603      	mov	r3, r0
 803f0e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (p > 0) {
 803f0ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f0f0:	2b00      	cmp	r3, #0
 803f0f2:	dd5c      	ble.n	803f1ae <Simcom_Upload+0x11e>
            // send the payload
            p = Simcom_Command((char*) payload, SIMCOM_RSP_SENT, 60000, size);
 803f0f4:	887b      	ldrh	r3, [r7, #2]
 803f0f6:	f64e 2260 	movw	r2, #60000	; 0xea60
 803f0fa:	4935      	ldr	r1, [pc, #212]	; (803f1d0 <Simcom_Upload+0x140>)
 803f0fc:	6878      	ldr	r0, [r7, #4]
 803f0fe:	f000 f86f 	bl	803f1e0 <Simcom_Command>
 803f102:	4603      	mov	r3, r0
 803f104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            // wait for ACK/NACK
            if (p > 0) {
 803f108:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 803f10c:	2b00      	cmp	r3, #0
 803f10e:	dd4e      	ble.n	803f1ae <Simcom_Upload+0x11e>
                // set timeout guard
                tick = _GetTickMS();
 803f110:	f000 fafd 	bl	803f70e <_GetTickMS>
 803f114:	61f8      	str	r0, [r7, #28]
                // wait ACK for payload
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f116:	e01d      	b.n	803f154 <Simcom_Upload+0xc4>
                    if (Simcom_Response(PREFIX_ACK)
 803f118:	482e      	ldr	r0, [pc, #184]	; (803f1d4 <Simcom_Upload+0x144>)
 803f11a:	f7ff fb8f 	bl	803e83c <Simcom_Response>
 803f11e:	4603      	mov	r3, r0
 803f120:	2b00      	cmp	r3, #0
 803f122:	d11c      	bne.n	803f15e <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_NACK)
 803f124:	482c      	ldr	r0, [pc, #176]	; (803f1d8 <Simcom_Upload+0x148>)
 803f126:	f7ff fb89 	bl	803e83c <Simcom_Response>
 803f12a:	4603      	mov	r3, r0
 803f12c:	2b00      	cmp	r3, #0
 803f12e:	d116      	bne.n	803f15e <Simcom_Upload+0xce>
                            || Simcom_Response(PREFIX_COMMAND)
 803f130:	482a      	ldr	r0, [pc, #168]	; (803f1dc <Simcom_Upload+0x14c>)
 803f132:	f7ff fb83 	bl	803e83c <Simcom_Response>
 803f136:	4603      	mov	r3, r0
 803f138:	2b00      	cmp	r3, #0
 803f13a:	d110      	bne.n	803f15e <Simcom_Upload+0xce>
                            || (_GetTickMS() - tick) >= 10000) {
 803f13c:	f000 fae7 	bl	803f70e <_GetTickMS>
 803f140:	4602      	mov	r2, r0
 803f142:	69fb      	ldr	r3, [r7, #28]
 803f144:	1ad3      	subs	r3, r2, r3
 803f146:	f242 720f 	movw	r2, #9999	; 0x270f
 803f14a:	4293      	cmp	r3, r2
 803f14c:	d807      	bhi.n	803f15e <Simcom_Upload+0xce>
                        break;
                    }
                    _DelayMS(10);
 803f14e:	200a      	movs	r0, #10
 803f150:	f000 fad2 	bl	803f6f8 <_DelayMS>
                while (SIM.state >= SIM_STATE_SERVER_ON) {
 803f154:	4b1c      	ldr	r3, [pc, #112]	; (803f1c8 <Simcom_Upload+0x138>)
 803f156:	f993 3000 	ldrsb.w	r3, [r3]
 803f15a:	2b05      	cmp	r3, #5
 803f15c:	dcdc      	bgt.n	803f118 <Simcom_Upload+0x88>
                }

                // handle SIMCOM result
                if (Simcom_Response(PREFIX_ACK)) {
 803f15e:	481d      	ldr	r0, [pc, #116]	; (803f1d4 <Simcom_Upload+0x144>)
 803f160:	f7ff fb6c 	bl	803e83c <Simcom_Response>
 803f164:	4603      	mov	r3, r0
 803f166:	2b00      	cmp	r3, #0
 803f168:	d00e      	beq.n	803f188 <Simcom_Upload+0xf8>
                    p = SIM_RESULT_NACK;
 803f16a:	23fc      	movs	r3, #252	; 0xfc
 803f16c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    // validate ACK
                    hHeader = (header_t*) payload;
 803f170:	687b      	ldr	r3, [r7, #4]
 803f172:	623b      	str	r3, [r7, #32]
                    if (Simcom_ProcessACK(hHeader)) {
 803f174:	6a38      	ldr	r0, [r7, #32]
 803f176:	f000 f929 	bl	803f3cc <Simcom_ProcessACK>
 803f17a:	4603      	mov	r3, r0
 803f17c:	2b00      	cmp	r3, #0
 803f17e:	d016      	beq.n	803f1ae <Simcom_Upload+0x11e>
                        p = SIM_RESULT_OK;
 803f180:	2301      	movs	r3, #1
 803f182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f186:	e012      	b.n	803f1ae <Simcom_Upload+0x11e>
                    }
                } else if (Simcom_Response(PREFIX_NACK) || Simcom_Response(PREFIX_COMMAND)) {
 803f188:	4813      	ldr	r0, [pc, #76]	; (803f1d8 <Simcom_Upload+0x148>)
 803f18a:	f7ff fb57 	bl	803e83c <Simcom_Response>
 803f18e:	4603      	mov	r3, r0
 803f190:	2b00      	cmp	r3, #0
 803f192:	d105      	bne.n	803f1a0 <Simcom_Upload+0x110>
 803f194:	4811      	ldr	r0, [pc, #68]	; (803f1dc <Simcom_Upload+0x14c>)
 803f196:	f7ff fb51 	bl	803e83c <Simcom_Response>
 803f19a:	4603      	mov	r3, r0
 803f19c:	2b00      	cmp	r3, #0
 803f19e:	d003      	beq.n	803f1a8 <Simcom_Upload+0x118>
                    p = SIM_RESULT_NACK;
 803f1a0:	23fc      	movs	r3, #252	; 0xfc
 803f1a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 803f1a6:	e002      	b.n	803f1ae <Simcom_Upload+0x11e>
                } else {
                    p = SIM_RESULT_TIMEOUT;
 803f1a8:	23ff      	movs	r3, #255	; 0xff
 803f1aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
        }
    }

    Simcom_Unlock();
 803f1ae:	f7ff fb39 	bl	803e824 <Simcom_Unlock>
    return p;
 803f1b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 803f1b6:	4618      	mov	r0, r3
 803f1b8:	372c      	adds	r7, #44	; 0x2c
 803f1ba:	46bd      	mov	sp, r7
 803f1bc:	bd90      	pop	{r4, r7, pc}
 803f1be:	bf00      	nop
 803f1c0:	200002b0 	.word	0x200002b0
 803f1c4:	08043e78 	.word	0x08043e78
 803f1c8:	200002a8 	.word	0x200002a8
 803f1cc:	08043e88 	.word	0x08043e88
 803f1d0:	08043e8c 	.word	0x08043e8c
 803f1d4:	08043e98 	.word	0x08043e98
 803f1d8:	08043e9c 	.word	0x08043e9c
 803f1dc:	08043ea0 	.word	0x08043ea0

0803f1e0 <Simcom_Command>:

    return (p == SIM_RESULT_OK);
}
#endif

SIMCOM_RESULT Simcom_Command(char *data, char *res, uint32_t ms, uint16_t size) {
 803f1e0:	b580      	push	{r7, lr}
 803f1e2:	b086      	sub	sp, #24
 803f1e4:	af00      	add	r7, sp, #0
 803f1e6:	60f8      	str	r0, [r7, #12]
 803f1e8:	60b9      	str	r1, [r7, #8]
 803f1ea:	607a      	str	r2, [r7, #4]
 803f1ec:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f1ee:	2300      	movs	r3, #0
 803f1f0:	75fb      	strb	r3, [r7, #23]
    uint8_t upload = 1;
 803f1f2:	2301      	movs	r3, #1
 803f1f4:	75bb      	strb	r3, [r7, #22]

    // Handle default value
    if (res == NULL) {
 803f1f6:	68bb      	ldr	r3, [r7, #8]
 803f1f8:	2b00      	cmp	r3, #0
 803f1fa:	d101      	bne.n	803f200 <Simcom_Command+0x20>
        res = SIMCOM_RSP_OK;
 803f1fc:	4b28      	ldr	r3, [pc, #160]	; (803f2a0 <Simcom_Command+0xc0>)
 803f1fe:	60bb      	str	r3, [r7, #8]
    }
    if (!size) {
 803f200:	887b      	ldrh	r3, [r7, #2]
 803f202:	2b00      	cmp	r3, #0
 803f204:	d106      	bne.n	803f214 <Simcom_Command+0x34>
        upload = 0;
 803f206:	2300      	movs	r3, #0
 803f208:	75bb      	strb	r3, [r7, #22]
        size = strlen(data);
 803f20a:	68f8      	ldr	r0, [r7, #12]
 803f20c:	f7e1 f812 	bl	8020234 <strlen>
 803f210:	4603      	mov	r3, r0
 803f212:	807b      	strh	r3, [r7, #2]
    }

    // only handle command if SIM_STATE_READY or BOOT_CMD
    if (SIM.state >= SIM_STATE_READY || (strcmp(data, SIMCOM_CMD_BOOT) == 0)) {
 803f214:	4b23      	ldr	r3, [pc, #140]	; (803f2a4 <Simcom_Command+0xc4>)
 803f216:	f993 3000 	ldrsb.w	r3, [r3]
 803f21a:	2b00      	cmp	r3, #0
 803f21c:	da06      	bge.n	803f22c <Simcom_Command+0x4c>
 803f21e:	4922      	ldr	r1, [pc, #136]	; (803f2a8 <Simcom_Command+0xc8>)
 803f220:	68f8      	ldr	r0, [r7, #12]
 803f222:	f7e0 fffd 	bl	8020220 <strcmp>
 803f226:	4603      	mov	r3, r0
 803f228:	2b00      	cmp	r3, #0
 803f22a:	d133      	bne.n	803f294 <Simcom_Command+0xb4>
        Simcom_Lock();
 803f22c:	f7ff faec 	bl	803e808 <Simcom_Lock>

        // Debug: print command
        if (SIMCOM_DEBUG) {
            if (!upload) {
 803f230:	7dbb      	ldrb	r3, [r7, #22]
 803f232:	2b00      	cmp	r3, #0
 803f234:	d108      	bne.n	803f248 <Simcom_Command+0x68>
                LOG_Str("\n=> ");
 803f236:	481d      	ldr	r0, [pc, #116]	; (803f2ac <Simcom_Command+0xcc>)
 803f238:	f7ff f894 	bl	803e364 <LOG_Str>
                LOG_Buf(data, size);
 803f23c:	887b      	ldrh	r3, [r7, #2]
 803f23e:	4619      	mov	r1, r3
 803f240:	68f8      	ldr	r0, [r7, #12]
 803f242:	f7ff f8c2 	bl	803e3ca <LOG_Buf>
 803f246:	e004      	b.n	803f252 <Simcom_Command+0x72>
            } else {
                LOG_BufHex(data, size);
 803f248:	887b      	ldrh	r3, [r7, #2]
 803f24a:	4619      	mov	r1, r3
 803f24c:	68f8      	ldr	r0, [r7, #12]
 803f24e:	f7ff f8db 	bl	803e408 <LOG_BufHex>
            }
            LOG_Enter();
 803f252:	f7ff f80d 	bl	803e270 <LOG_Enter>
        }

        // send command
        p = Simcom_Execute(data, size, ms, res);
 803f256:	8879      	ldrh	r1, [r7, #2]
 803f258:	68bb      	ldr	r3, [r7, #8]
 803f25a:	687a      	ldr	r2, [r7, #4]
 803f25c:	68f8      	ldr	r0, [r7, #12]
 803f25e:	f000 f989 	bl	803f574 <Simcom_Execute>
 803f262:	4603      	mov	r3, r0
 803f264:	75fb      	strb	r3, [r7, #23]

        // Debug: print response
        if (SIMCOM_DEBUG) {
            char *FTPGET = "AT+FTPGET=2";
 803f266:	4b12      	ldr	r3, [pc, #72]	; (803f2b0 <Simcom_Command+0xd0>)
 803f268:	613b      	str	r3, [r7, #16]
            if (strncmp(data, FTPGET, strlen(FTPGET)) != 0) {
 803f26a:	6938      	ldr	r0, [r7, #16]
 803f26c:	f7e0 ffe2 	bl	8020234 <strlen>
 803f270:	4603      	mov	r3, r0
 803f272:	461a      	mov	r2, r3
 803f274:	6939      	ldr	r1, [r7, #16]
 803f276:	68f8      	ldr	r0, [r7, #12]
 803f278:	f000 fb90 	bl	803f99c <strncmp>
 803f27c:	4603      	mov	r3, r0
 803f27e:	2b00      	cmp	r3, #0
 803f280:	d006      	beq.n	803f290 <Simcom_Command+0xb0>
                LOG_Buf(SIMCOM_UART_RX, sizeof(SIMCOM_UART_RX));
 803f282:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 803f286:	480b      	ldr	r0, [pc, #44]	; (803f2b4 <Simcom_Command+0xd4>)
 803f288:	f7ff f89f 	bl	803e3ca <LOG_Buf>
                LOG_Enter();
 803f28c:	f7fe fff0 	bl	803e270 <LOG_Enter>
            }
        }

        Simcom_Unlock();
 803f290:	f7ff fac8 	bl	803e824 <Simcom_Unlock>
    }

    return p;
 803f294:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f298:	4618      	mov	r0, r3
 803f29a:	3718      	adds	r7, #24
 803f29c:	46bd      	mov	sp, r7
 803f29e:	bd80      	pop	{r7, pc}
 803f2a0:	08043ea4 	.word	0x08043ea4
 803f2a4:	200002a8 	.word	0x200002a8
 803f2a8:	08043ea8 	.word	0x08043ea8
 803f2ac:	08043eac 	.word	0x08043eac
 803f2b0:	08043eb4 	.word	0x08043eb4
 803f2b4:	20008ae4 	.word	0x20008ae4

0803f2b8 <Simcom_IdleJob>:

SIMCOM_RESULT Simcom_IdleJob(uint8_t *iteration) {
 803f2b8:	b580      	push	{r7, lr}
 803f2ba:	b084      	sub	sp, #16
 803f2bc:	af00      	add	r7, sp, #0
 803f2be:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f2c0:	2300      	movs	r3, #0
 803f2c2:	73fb      	strb	r3, [r7, #15]
    at_csq_t signal;

    // debug
    if (iteration != NULL) {
 803f2c4:	687b      	ldr	r3, [r7, #4]
 803f2c6:	2b00      	cmp	r3, #0
 803f2c8:	d00d      	beq.n	803f2e6 <Simcom_IdleJob+0x2e>
        LOG_Str("Simcom:Iteration = ");
 803f2ca:	4813      	ldr	r0, [pc, #76]	; (803f318 <Simcom_IdleJob+0x60>)
 803f2cc:	f7ff f84a 	bl	803e364 <LOG_Str>
        LOG_Int((*iteration)++);
 803f2d0:	687b      	ldr	r3, [r7, #4]
 803f2d2:	781b      	ldrb	r3, [r3, #0]
 803f2d4:	1c5a      	adds	r2, r3, #1
 803f2d6:	b2d1      	uxtb	r1, r2
 803f2d8:	687a      	ldr	r2, [r7, #4]
 803f2da:	7011      	strb	r1, [r2, #0]
 803f2dc:	4618      	mov	r0, r3
 803f2de:	f7fe ffd3 	bl	803e288 <LOG_Int>
        LOG_Enter();
 803f2e2:	f7fe ffc5 	bl	803e270 <LOG_Enter>
    }

    // other routines
    p = AT_SignalQualityReport(&signal);
 803f2e6:	f107 030c 	add.w	r3, r7, #12
 803f2ea:	4618      	mov	r0, r3
 803f2ec:	f7fd feac 	bl	803d048 <AT_SignalQualityReport>
 803f2f0:	4603      	mov	r3, r0
 803f2f2:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 803f2f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 803f2f8:	2b00      	cmp	r3, #0
 803f2fa:	dd02      	ble.n	803f302 <Simcom_IdleJob+0x4a>
        SIM.signal = signal.percent;
 803f2fc:	7bba      	ldrb	r2, [r7, #14]
 803f2fe:	4b07      	ldr	r3, [pc, #28]	; (803f31c <Simcom_IdleJob+0x64>)
 803f300:	741a      	strb	r2, [r3, #16]
    }
#if (!BOOTLOADER)
    p = AT_ConnectionStatusSingle(&(SIM.ip_status));
 803f302:	4807      	ldr	r0, [pc, #28]	; (803f320 <Simcom_IdleJob+0x68>)
 803f304:	f7fd ff4e 	bl	803d1a4 <AT_ConnectionStatusSingle>
 803f308:	4603      	mov	r3, r0
 803f30a:	73fb      	strb	r3, [r7, #15]
#endif
    return p;
 803f30c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803f310:	4618      	mov	r0, r3
 803f312:	3710      	adds	r7, #16
 803f314:	46bd      	mov	sp, r7
 803f316:	bd80      	pop	{r7, pc}
 803f318:	08043ec0 	.word	0x08043ec0
 803f31c:	200002a8 	.word	0x200002a8
 803f320:	200002b0 	.word	0x200002b0

0803f324 <Simcom_ProcessCommando>:

/* Private functions implementation --------------------------------------------*/
#if (!BOOTLOADER)
static SIMCOM_RESULT Simcom_ProcessCommando(command_t *command) {
 803f324:	b5b0      	push	{r4, r5, r7, lr}
 803f326:	b086      	sub	sp, #24
 803f328:	af00      	add	r7, sp, #0
 803f32a:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f32c:	2300      	movs	r3, #0
 803f32e:	75fb      	strb	r3, [r7, #23]
    uint32_t crcValue;
    char *str = NULL;
 803f330:	2300      	movs	r3, #0
 803f332:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f334:	f7ff fa68 	bl	803e808 <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f338:	4821      	ldr	r0, [pc, #132]	; (803f3c0 <Simcom_ProcessCommando+0x9c>)
 803f33a:	f7ff fa7f 	bl	803e83c <Simcom_Response>
 803f33e:	4603      	mov	r3, r0
 803f340:	2b00      	cmp	r3, #0
 803f342:	d035      	beq.n	803f3b0 <Simcom_ProcessCommando+0x8c>
        // get pointer reference
        str = Simcom_Response(PREFIX_ACK);
 803f344:	481f      	ldr	r0, [pc, #124]	; (803f3c4 <Simcom_ProcessCommando+0xa0>)
 803f346:	f7ff fa79 	bl	803e83c <Simcom_Response>
 803f34a:	6138      	str	r0, [r7, #16]
        if (str) {
 803f34c:	693b      	ldr	r3, [r7, #16]
 803f34e:	2b00      	cmp	r3, #0
 803f350:	d007      	beq.n	803f362 <Simcom_ProcessCommando+0x3e>
            str = strstr(str + sizeof(ack_t), PREFIX_COMMAND);
 803f352:	693b      	ldr	r3, [r7, #16]
 803f354:	3305      	adds	r3, #5
 803f356:	491c      	ldr	r1, [pc, #112]	; (803f3c8 <Simcom_ProcessCommando+0xa4>)
 803f358:	4618      	mov	r0, r3
 803f35a:	f000 fb31 	bl	803f9c0 <strstr>
 803f35e:	6138      	str	r0, [r7, #16]
 803f360:	e003      	b.n	803f36a <Simcom_ProcessCommando+0x46>
        } else {
            str = Simcom_Response(PREFIX_COMMAND);
 803f362:	4819      	ldr	r0, [pc, #100]	; (803f3c8 <Simcom_ProcessCommando+0xa4>)
 803f364:	f7ff fa6a 	bl	803e83c <Simcom_Response>
 803f368:	6138      	str	r0, [r7, #16]
        }

        if (str != NULL) {
 803f36a:	693b      	ldr	r3, [r7, #16]
 803f36c:	2b00      	cmp	r3, #0
 803f36e:	d01f      	beq.n	803f3b0 <Simcom_ProcessCommando+0x8c>
            // copy the whole value (any time the buffer can change)
            *command = *(command_t*) str;
 803f370:	687b      	ldr	r3, [r7, #4]
 803f372:	693a      	ldr	r2, [r7, #16]
 803f374:	6815      	ldr	r5, [r2, #0]
 803f376:	6854      	ldr	r4, [r2, #4]
 803f378:	6890      	ldr	r0, [r2, #8]
 803f37a:	68d1      	ldr	r1, [r2, #12]
 803f37c:	601d      	str	r5, [r3, #0]
 803f37e:	605c      	str	r4, [r3, #4]
 803f380:	6098      	str	r0, [r3, #8]
 803f382:	60d9      	str	r1, [r3, #12]
 803f384:	7c12      	ldrb	r2, [r2, #16]
 803f386:	741a      	strb	r2, [r3, #16]

            // check the Size
            if (command->header.size == sizeof(command->data)) {
 803f388:	687b      	ldr	r3, [r7, #4]
 803f38a:	799b      	ldrb	r3, [r3, #6]
 803f38c:	2b0a      	cmp	r3, #10
 803f38e:	d10f      	bne.n	803f3b0 <Simcom_ProcessCommando+0x8c>
                // calculate the CRC
                crcValue = CRC_Calculate8(
 803f390:	687b      	ldr	r3, [r7, #4]
 803f392:	3306      	adds	r3, #6
 803f394:	2200      	movs	r2, #0
 803f396:	210b      	movs	r1, #11
 803f398:	4618      	mov	r0, r3
 803f39a:	f7fe fe4b 	bl	803e034 <CRC_Calculate8>
 803f39e:	60f8      	str	r0, [r7, #12]
                        (uint8_t*) &(command->header.size),
                        sizeof(command->header.size) + sizeof(command->data),
                        0);

                // check the CRC
                if (command->header.crc == crcValue) {
 803f3a0:	687b      	ldr	r3, [r7, #4]
 803f3a2:	f8d3 3002 	ldr.w	r3, [r3, #2]
 803f3a6:	68fa      	ldr	r2, [r7, #12]
 803f3a8:	429a      	cmp	r2, r3
 803f3aa:	d101      	bne.n	803f3b0 <Simcom_ProcessCommando+0x8c>
                    p = SIM_RESULT_OK;
 803f3ac:	2301      	movs	r3, #1
 803f3ae:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }
    Simcom_Unlock();
 803f3b0:	f7ff fa38 	bl	803e824 <Simcom_Unlock>

    return p;
 803f3b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f3b8:	4618      	mov	r0, r3
 803f3ba:	3718      	adds	r7, #24
 803f3bc:	46bd      	mov	sp, r7
 803f3be:	bdb0      	pop	{r4, r5, r7, pc}
 803f3c0:	08043ed4 	.word	0x08043ed4
 803f3c4:	08043e98 	.word	0x08043e98
 803f3c8:	08043ea0 	.word	0x08043ea0

0803f3cc <Simcom_ProcessACK>:

static SIMCOM_RESULT Simcom_ProcessACK(header_t *header) {
 803f3cc:	b580      	push	{r7, lr}
 803f3ce:	b086      	sub	sp, #24
 803f3d0:	af00      	add	r7, sp, #0
 803f3d2:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f3d4:	2300      	movs	r3, #0
 803f3d6:	75fb      	strb	r3, [r7, #23]
    ack_t ack;
    char *str = NULL;
 803f3d8:	2300      	movs	r3, #0
 803f3da:	613b      	str	r3, [r7, #16]

    Simcom_Lock();
 803f3dc:	f7ff fa14 	bl	803e808 <Simcom_Lock>
    if (Simcom_Response(SIMCOM_RSP_IPD)) {
 803f3e0:	4815      	ldr	r0, [pc, #84]	; (803f438 <Simcom_ProcessACK+0x6c>)
 803f3e2:	f7ff fa2b 	bl	803e83c <Simcom_Response>
 803f3e6:	4603      	mov	r3, r0
 803f3e8:	2b00      	cmp	r3, #0
 803f3ea:	d01c      	beq.n	803f426 <Simcom_ProcessACK+0x5a>
        // parse ACK
        str = Simcom_Response(PREFIX_ACK);
 803f3ec:	4813      	ldr	r0, [pc, #76]	; (803f43c <Simcom_ProcessACK+0x70>)
 803f3ee:	f7ff fa25 	bl	803e83c <Simcom_Response>
 803f3f2:	6138      	str	r0, [r7, #16]
        if (str != NULL) {
 803f3f4:	693b      	ldr	r3, [r7, #16]
 803f3f6:	2b00      	cmp	r3, #0
 803f3f8:	d015      	beq.n	803f426 <Simcom_ProcessACK+0x5a>
            ack = *(ack_t*) str;
 803f3fa:	693a      	ldr	r2, [r7, #16]
 803f3fc:	f107 0308 	add.w	r3, r7, #8
 803f400:	6810      	ldr	r0, [r2, #0]
 803f402:	6018      	str	r0, [r3, #0]
 803f404:	7912      	ldrb	r2, [r2, #4]
 803f406:	711a      	strb	r2, [r3, #4]

            // validate the value
            if (header->frame_id == ack.frame_id &&
 803f408:	687b      	ldr	r3, [r7, #4]
 803f40a:	79da      	ldrb	r2, [r3, #7]
 803f40c:	7abb      	ldrb	r3, [r7, #10]
 803f40e:	429a      	cmp	r2, r3
 803f410:	d109      	bne.n	803f426 <Simcom_ProcessACK+0x5a>
                    header->seq_id == ack.seq_id) {
 803f412:	687b      	ldr	r3, [r7, #4]
 803f414:	899b      	ldrh	r3, [r3, #12]
 803f416:	b29a      	uxth	r2, r3
 803f418:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 803f41c:	b29b      	uxth	r3, r3
            if (header->frame_id == ack.frame_id &&
 803f41e:	429a      	cmp	r2, r3
 803f420:	d101      	bne.n	803f426 <Simcom_ProcessACK+0x5a>
                p = SIM_RESULT_OK;
 803f422:	2301      	movs	r3, #1
 803f424:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    Simcom_Unlock();
 803f426:	f7ff f9fd 	bl	803e824 <Simcom_Unlock>
    return p;
 803f42a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803f42e:	4618      	mov	r0, r3
 803f430:	3718      	adds	r7, #24
 803f432:	46bd      	mov	sp, r7
 803f434:	bd80      	pop	{r7, pc}
 803f436:	bf00      	nop
 803f438:	08043ed4 	.word	0x08043ed4
 803f43c:	08043e98 	.word	0x08043e98

0803f440 <Simcom_CommandoIRQ>:

static uint8_t Simcom_CommandoIRQ(void) {
 803f440:	b580      	push	{r7, lr}
 803f442:	af00      	add	r7, sp, #0
    return Simcom_Response(PREFIX_COMMAND) != NULL;
 803f444:	4805      	ldr	r0, [pc, #20]	; (803f45c <Simcom_CommandoIRQ+0x1c>)
 803f446:	f7ff f9f9 	bl	803e83c <Simcom_Response>
 803f44a:	4603      	mov	r3, r0
 803f44c:	2b00      	cmp	r3, #0
 803f44e:	bf14      	ite	ne
 803f450:	2301      	movne	r3, #1
 803f452:	2300      	moveq	r3, #0
 803f454:	b2db      	uxtb	r3, r3
}
 803f456:	4618      	mov	r0, r3
 803f458:	bd80      	pop	{r7, pc}
 803f45a:	bf00      	nop
 803f45c:	08043ea0 	.word	0x08043ea0

0803f460 <Simcom_Ready>:
#endif

static SIMCOM_RESULT Simcom_Ready(void) {
 803f460:	b580      	push	{r7, lr}
 803f462:	b082      	sub	sp, #8
 803f464:	af00      	add	r7, sp, #0
    uint32_t tick;

#if (!BOOTLOADER)
    // save event
    VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f466:	4b1a      	ldr	r3, [pc, #104]	; (803f4d0 <Simcom_Ready+0x70>)
 803f468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f46a:	2201      	movs	r2, #1
 803f46c:	f04f 0001 	mov.w	r0, #1
 803f470:	f04f 0100 	mov.w	r1, #0
 803f474:	4798      	blx	r3
#endif

    // wait until 1s response
    tick = _GetTickMS();
 803f476:	f000 f94a 	bl	803f70e <_GetTickMS>
 803f47a:	6078      	str	r0, [r7, #4]
    while (SIM.state == SIM_STATE_DOWN) {
 803f47c:	e016      	b.n	803f4ac <Simcom_Ready+0x4c>
        if (Simcom_Response(SIMCOM_RSP_READY)
 803f47e:	4815      	ldr	r0, [pc, #84]	; (803f4d4 <Simcom_Ready+0x74>)
 803f480:	f7ff f9dc 	bl	803e83c <Simcom_Response>
 803f484:	4603      	mov	r3, r0
 803f486:	2b00      	cmp	r3, #0
 803f488:	d116      	bne.n	803f4b8 <Simcom_Ready+0x58>
                || Simcom_Response(SIMCOM_RSP_OK)
 803f48a:	4813      	ldr	r0, [pc, #76]	; (803f4d8 <Simcom_Ready+0x78>)
 803f48c:	f7ff f9d6 	bl	803e83c <Simcom_Response>
 803f490:	4603      	mov	r3, r0
 803f492:	2b00      	cmp	r3, #0
 803f494:	d110      	bne.n	803f4b8 <Simcom_Ready+0x58>
                || (_GetTickMS() - tick) >= NET_BOOT_TIMEOUT) {
 803f496:	f000 f93a 	bl	803f70e <_GetTickMS>
 803f49a:	4602      	mov	r2, r0
 803f49c:	687b      	ldr	r3, [r7, #4]
 803f49e:	1ad3      	subs	r3, r2, r3
 803f4a0:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 803f4a4:	d208      	bcs.n	803f4b8 <Simcom_Ready+0x58>
            break;
        }
        _DelayMS(1);
 803f4a6:	2001      	movs	r0, #1
 803f4a8:	f000 f926 	bl	803f6f8 <_DelayMS>
    while (SIM.state == SIM_STATE_DOWN) {
 803f4ac:	4b0b      	ldr	r3, [pc, #44]	; (803f4dc <Simcom_Ready+0x7c>)
 803f4ae:	f993 3000 	ldrsb.w	r3, [r3]
 803f4b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 803f4b6:	d0e2      	beq.n	803f47e <Simcom_Ready+0x1e>
    }

    // check
    return Simcom_Command(SIMCOM_CMD_BOOT, SIMCOM_RSP_READY, 1000, 0);
 803f4b8:	2300      	movs	r3, #0
 803f4ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 803f4be:	4905      	ldr	r1, [pc, #20]	; (803f4d4 <Simcom_Ready+0x74>)
 803f4c0:	4807      	ldr	r0, [pc, #28]	; (803f4e0 <Simcom_Ready+0x80>)
 803f4c2:	f7ff fe8d 	bl	803f1e0 <Simcom_Command>
 803f4c6:	4603      	mov	r3, r0
}
 803f4c8:	4618      	mov	r0, r3
 803f4ca:	3708      	adds	r7, #8
 803f4cc:	46bd      	mov	sp, r7
 803f4ce:	bd80      	pop	{r7, pc}
 803f4d0:	20000228 	.word	0x20000228
 803f4d4:	08043edc 	.word	0x08043edc
 803f4d8:	08043ea4 	.word	0x08043ea4
 803f4dc:	200002a8 	.word	0x200002a8
 803f4e0:	08043ea8 	.word	0x08043ea8

0803f4e4 <Simcom_Power>:

static SIMCOM_RESULT Simcom_Power(void) {
 803f4e4:	b580      	push	{r7, lr}
 803f4e6:	af00      	add	r7, sp, #0
    LOG_StrLn("Simcom:Powered");
 803f4e8:	4814      	ldr	r0, [pc, #80]	; (803f53c <Simcom_Power+0x58>)
 803f4ea:	f7fe ff53 	bl	803e394 <LOG_StrLn>
    // reset buffer
    SIMCOM_Reset_Buffer();
 803f4ee:	f7fd fd59 	bl	803cfa4 <SIMCOM_Reset_Buffer>

    // power control
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 0);
 803f4f2:	2200      	movs	r2, #0
 803f4f4:	2101      	movs	r1, #1
 803f4f6:	4812      	ldr	r0, [pc, #72]	; (803f540 <Simcom_Power+0x5c>)
 803f4f8:	f7f0 fe3e 	bl	8030178 <HAL_GPIO_WritePin>
    _DelayMS(100);
 803f4fc:	2064      	movs	r0, #100	; 0x64
 803f4fe:	f000 f8fb 	bl	803f6f8 <_DelayMS>
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 1);
 803f502:	2201      	movs	r2, #1
 803f504:	2101      	movs	r1, #1
 803f506:	480e      	ldr	r0, [pc, #56]	; (803f540 <Simcom_Power+0x5c>)
 803f508:	f7f0 fe36 	bl	8030178 <HAL_GPIO_WritePin>
    _DelayMS(1000);
 803f50c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 803f510:	f000 f8f2 	bl	803f6f8 <_DelayMS>

    // simcom reset pin
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 1);
 803f514:	2201      	movs	r2, #1
 803f516:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f51a:	480a      	ldr	r0, [pc, #40]	; (803f544 <Simcom_Power+0x60>)
 803f51c:	f7f0 fe2c 	bl	8030178 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 803f520:	2001      	movs	r0, #1
 803f522:	f7ec ff43 	bl	802c3ac <HAL_Delay>
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 0);
 803f526:	2200      	movs	r2, #0
 803f528:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 803f52c:	4805      	ldr	r0, [pc, #20]	; (803f544 <Simcom_Power+0x60>)
 803f52e:	f7f0 fe23 	bl	8030178 <HAL_GPIO_WritePin>

    // wait response
    return Simcom_Ready();
 803f532:	f7ff ff95 	bl	803f460 <Simcom_Ready>
 803f536:	4603      	mov	r3, r0
}
 803f538:	4618      	mov	r0, r3
 803f53a:	bd80      	pop	{r7, pc}
 803f53c:	08043ee0 	.word	0x08043ee0
 803f540:	40020800 	.word	0x40020800
 803f544:	40020400 	.word	0x40020400

0803f548 <Simcom_Sleep>:

static void Simcom_Sleep(uint8_t state) {
 803f548:	b580      	push	{r7, lr}
 803f54a:	b082      	sub	sp, #8
 803f54c:	af00      	add	r7, sp, #0
 803f54e:	4603      	mov	r3, r0
 803f550:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(INT_NET_DTR_GPIO_Port, INT_NET_DTR_Pin, state);
 803f552:	79fb      	ldrb	r3, [r7, #7]
 803f554:	461a      	mov	r2, r3
 803f556:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 803f55a:	4805      	ldr	r0, [pc, #20]	; (803f570 <Simcom_Sleep+0x28>)
 803f55c:	f7f0 fe0c 	bl	8030178 <HAL_GPIO_WritePin>
    _DelayMS(50);
 803f560:	2032      	movs	r0, #50	; 0x32
 803f562:	f000 f8c9 	bl	803f6f8 <_DelayMS>
}
 803f566:	bf00      	nop
 803f568:	3708      	adds	r7, #8
 803f56a:	46bd      	mov	sp, r7
 803f56c:	bd80      	pop	{r7, pc}
 803f56e:	bf00      	nop
 803f570:	40020400 	.word	0x40020400

0803f574 <Simcom_Execute>:

static SIMCOM_RESULT Simcom_Execute(char *data, uint16_t size, uint32_t ms, char *res) {
 803f574:	b580      	push	{r7, lr}
 803f576:	b088      	sub	sp, #32
 803f578:	af00      	add	r7, sp, #0
 803f57a:	60f8      	str	r0, [r7, #12]
 803f57c:	607a      	str	r2, [r7, #4]
 803f57e:	603b      	str	r3, [r7, #0]
 803f580:	460b      	mov	r3, r1
 803f582:	817b      	strh	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 803f584:	2300      	movs	r3, #0
 803f586:	77fb      	strb	r3, [r7, #31]
    uint32_t tick, timeout = 0;
 803f588:	2300      	movs	r3, #0
 803f58a:	61bb      	str	r3, [r7, #24]

    Simcom_Lock();
 803f58c:	f7ff f93c 	bl	803e808 <Simcom_Lock>
    // wake-up the SIMCOM
    Simcom_Sleep(0);
 803f590:	2000      	movs	r0, #0
 803f592:	f7ff ffd9 	bl	803f548 <Simcom_Sleep>

    // transmit to serial (low-level)
    Simcom_BeforeTransmitHook();
 803f596:	f000 f897 	bl	803f6c8 <Simcom_BeforeTransmitHook>
    SIMCOM_Transmit(data, size);
 803f59a:	897b      	ldrh	r3, [r7, #10]
 803f59c:	4619      	mov	r1, r3
 803f59e:	68f8      	ldr	r0, [r7, #12]
 803f5a0:	f7fd fd12 	bl	803cfc8 <SIMCOM_Transmit>

    // convert time to tick
    timeout = (ms + NET_EXTRA_TIME );
 803f5a4:	687b      	ldr	r3, [r7, #4]
 803f5a6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 803f5aa:	61bb      	str	r3, [r7, #24]
    // set timeout guard
    tick = _GetTickMS();
 803f5ac:	f000 f8af 	bl	803f70e <_GetTickMS>
 803f5b0:	6178      	str	r0, [r7, #20]

    // wait response from SIMCOM
    while (1) {
        if (Simcom_Response(res)
 803f5b2:	6838      	ldr	r0, [r7, #0]
 803f5b4:	f7ff f942 	bl	803e83c <Simcom_Response>
 803f5b8:	4603      	mov	r3, r0
 803f5ba:	2b00      	cmp	r3, #0
 803f5bc:	d118      	bne.n	803f5f0 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_ERROR)
 803f5be:	483a      	ldr	r0, [pc, #232]	; (803f6a8 <Simcom_Execute+0x134>)
 803f5c0:	f7ff f93c 	bl	803e83c <Simcom_Response>
 803f5c4:	4603      	mov	r3, r0
 803f5c6:	2b00      	cmp	r3, #0
 803f5c8:	d112      	bne.n	803f5f0 <Simcom_Execute+0x7c>
                || Simcom_Response(SIMCOM_RSP_READY)
 803f5ca:	4838      	ldr	r0, [pc, #224]	; (803f6ac <Simcom_Execute+0x138>)
 803f5cc:	f7ff f936 	bl	803e83c <Simcom_Response>
 803f5d0:	4603      	mov	r3, r0
 803f5d2:	2b00      	cmp	r3, #0
 803f5d4:	d10c      	bne.n	803f5f0 <Simcom_Execute+0x7c>
                #if (!BOOTLOADER)
                || Simcom_CommandoIRQ()
 803f5d6:	f7ff ff33 	bl	803f440 <Simcom_CommandoIRQ>
 803f5da:	4603      	mov	r3, r0
 803f5dc:	2b00      	cmp	r3, #0
 803f5de:	d107      	bne.n	803f5f0 <Simcom_Execute+0x7c>
                #endif
                || (_GetTickMS() - tick) >= timeout) {
 803f5e0:	f000 f895 	bl	803f70e <_GetTickMS>
 803f5e4:	4602      	mov	r2, r0
 803f5e6:	697b      	ldr	r3, [r7, #20]
 803f5e8:	1ad3      	subs	r3, r2, r3
 803f5ea:	69ba      	ldr	r2, [r7, #24]
 803f5ec:	429a      	cmp	r2, r3
 803f5ee:	d84a      	bhi.n	803f686 <Simcom_Execute+0x112>

            // check response
            if (Simcom_Response(res)) {
 803f5f0:	6838      	ldr	r0, [r7, #0]
 803f5f2:	f7ff f923 	bl	803e83c <Simcom_Response>
 803f5f6:	4603      	mov	r3, r0
 803f5f8:	2b00      	cmp	r3, #0
 803f5fa:	d001      	beq.n	803f600 <Simcom_Execute+0x8c>
                p = SIM_RESULT_OK;
 803f5fc:	2301      	movs	r3, #1
 803f5fe:	77fb      	strb	r3, [r7, #31]
            }

            // Handle failure
            if (p != SIM_RESULT_OK) {
 803f600:	f997 301f 	ldrsb.w	r3, [r7, #31]
 803f604:	2b01      	cmp	r3, #1
 803f606:	d042      	beq.n	803f68e <Simcom_Execute+0x11a>
                // exception for no response
                if (strlen(SIMCOM_UART_RX) == 0) {
 803f608:	4b29      	ldr	r3, [pc, #164]	; (803f6b0 <Simcom_Execute+0x13c>)
 803f60a:	781b      	ldrb	r3, [r3, #0]
 803f60c:	2b00      	cmp	r3, #0
 803f60e:	d108      	bne.n	803f622 <Simcom_Execute+0xae>
                    p = SIM_RESULT_NO_RESPONSE;
 803f610:	23fe      	movs	r3, #254	; 0xfe
 803f612:	77fb      	strb	r3, [r7, #31]
                    SIM.state = SIM_STATE_DOWN;
 803f614:	4b27      	ldr	r3, [pc, #156]	; (803f6b4 <Simcom_Execute+0x140>)
 803f616:	22ff      	movs	r2, #255	; 0xff
 803f618:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:NoResponse");
 803f61a:	4827      	ldr	r0, [pc, #156]	; (803f6b8 <Simcom_Execute+0x144>)
 803f61c:	f7fe feba 	bl	803e394 <LOG_StrLn>
                    }
                }
            }

            // exit loop
            break;
 803f620:	e035      	b.n	803f68e <Simcom_Execute+0x11a>
                else if (Simcom_CommandoIRQ()) {
 803f622:	f7ff ff0d 	bl	803f440 <Simcom_CommandoIRQ>
 803f626:	4603      	mov	r3, r0
 803f628:	2b00      	cmp	r3, #0
 803f62a:	d002      	beq.n	803f632 <Simcom_Execute+0xbe>
                    p = SIM_RESULT_TIMEOUT;
 803f62c:	23ff      	movs	r3, #255	; 0xff
 803f62e:	77fb      	strb	r3, [r7, #31]
            break;
 803f630:	e02d      	b.n	803f68e <Simcom_Execute+0x11a>
                    if (Simcom_Response(SIMCOM_RSP_READY) && (SIM.state >= SIM_STATE_READY)) {
 803f632:	481e      	ldr	r0, [pc, #120]	; (803f6ac <Simcom_Execute+0x138>)
 803f634:	f7ff f902 	bl	803e83c <Simcom_Response>
 803f638:	4603      	mov	r3, r0
 803f63a:	2b00      	cmp	r3, #0
 803f63c:	d015      	beq.n	803f66a <Simcom_Execute+0xf6>
 803f63e:	4b1d      	ldr	r3, [pc, #116]	; (803f6b4 <Simcom_Execute+0x140>)
 803f640:	f993 3000 	ldrsb.w	r3, [r3]
 803f644:	2b00      	cmp	r3, #0
 803f646:	db10      	blt.n	803f66a <Simcom_Execute+0xf6>
                        LOG_StrLn("Simcom:Restarted");
 803f648:	481c      	ldr	r0, [pc, #112]	; (803f6bc <Simcom_Execute+0x148>)
 803f64a:	f7fe fea3 	bl	803e394 <LOG_StrLn>
                        p = SIM_RESULT_RESTARTED;
 803f64e:	23fd      	movs	r3, #253	; 0xfd
 803f650:	77fb      	strb	r3, [r7, #31]
                        SIM.state = SIM_STATE_READY;
 803f652:	4b18      	ldr	r3, [pc, #96]	; (803f6b4 <Simcom_Execute+0x140>)
 803f654:	2200      	movs	r2, #0
 803f656:	701a      	strb	r2, [r3, #0]
                        VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
 803f658:	4b19      	ldr	r3, [pc, #100]	; (803f6c0 <Simcom_Execute+0x14c>)
 803f65a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803f65c:	2201      	movs	r2, #1
 803f65e:	f04f 0001 	mov.w	r0, #1
 803f662:	f04f 0100 	mov.w	r1, #0
 803f666:	4798      	blx	r3
            break;
 803f668:	e011      	b.n	803f68e <Simcom_Execute+0x11a>
                    else if ((_GetTickMS() - tick) >= timeout) {
 803f66a:	f000 f850 	bl	803f70e <_GetTickMS>
 803f66e:	4602      	mov	r2, r0
 803f670:	697b      	ldr	r3, [r7, #20]
 803f672:	1ad3      	subs	r3, r2, r3
 803f674:	69ba      	ldr	r2, [r7, #24]
 803f676:	429a      	cmp	r2, r3
 803f678:	d809      	bhi.n	803f68e <Simcom_Execute+0x11a>
                        LOG_StrLn("Simcom:Timeout");
 803f67a:	4812      	ldr	r0, [pc, #72]	; (803f6c4 <Simcom_Execute+0x150>)
 803f67c:	f7fe fe8a 	bl	803e394 <LOG_StrLn>
                        p = SIM_RESULT_TIMEOUT;
 803f680:	23ff      	movs	r3, #255	; 0xff
 803f682:	77fb      	strb	r3, [r7, #31]
            break;
 803f684:	e003      	b.n	803f68e <Simcom_Execute+0x11a>
        }
        _DelayMS(10);
 803f686:	200a      	movs	r0, #10
 803f688:	f000 f836 	bl	803f6f8 <_DelayMS>
        if (Simcom_Response(res)
 803f68c:	e791      	b.n	803f5b2 <Simcom_Execute+0x3e>
            break;
 803f68e:	bf00      	nop
    }

    // sleep the SIMCOM
    Simcom_Sleep(1);
 803f690:	2001      	movs	r0, #1
 803f692:	f7ff ff59 	bl	803f548 <Simcom_Sleep>
    Simcom_Unlock();
 803f696:	f7ff f8c5 	bl	803e824 <Simcom_Unlock>
    return p;
 803f69a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 803f69e:	4618      	mov	r0, r3
 803f6a0:	3720      	adds	r7, #32
 803f6a2:	46bd      	mov	sp, r7
 803f6a4:	bd80      	pop	{r7, pc}
 803f6a6:	bf00      	nop
 803f6a8:	08043ef0 	.word	0x08043ef0
 803f6ac:	08043edc 	.word	0x08043edc
 803f6b0:	20008ae4 	.word	0x20008ae4
 803f6b4:	200002a8 	.word	0x200002a8
 803f6b8:	08043ef8 	.word	0x08043ef8
 803f6bc:	08043f0c 	.word	0x08043f0c
 803f6c0:	20000228 	.word	0x20000228
 803f6c4:	08043f20 	.word	0x08043f20

0803f6c8 <Simcom_BeforeTransmitHook>:

static void Simcom_BeforeTransmitHook(void) {
 803f6c8:	b580      	push	{r7, lr}
 803f6ca:	b086      	sub	sp, #24
 803f6cc:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    command_t hCommand;
    // handle Commando (if any)
    if (Simcom_ProcessCommando(&hCommand)) {
 803f6ce:	1d3b      	adds	r3, r7, #4
 803f6d0:	4618      	mov	r0, r3
 803f6d2:	f7ff fe27 	bl	803f324 <Simcom_ProcessCommando>
 803f6d6:	4603      	mov	r3, r0
 803f6d8:	2b00      	cmp	r3, #0
 803f6da:	d006      	beq.n	803f6ea <Simcom_BeforeTransmitHook+0x22>
        osMessageQueuePut(CommandQueueHandle, &hCommand, 0U, 0U);
 803f6dc:	4b05      	ldr	r3, [pc, #20]	; (803f6f4 <Simcom_BeforeTransmitHook+0x2c>)
 803f6de:	6818      	ldr	r0, [r3, #0]
 803f6e0:	1d39      	adds	r1, r7, #4
 803f6e2:	2300      	movs	r3, #0
 803f6e4:	2200      	movs	r2, #0
 803f6e6:	f7f8 fcf9 	bl	80380dc <osMessageQueuePut>
    //  LOG_StrLn("============ SIMCOM DEBUG ============");
    //  LOG_Buf(SIMCOM_UART_RX, strlen(SIMCOM_UART_RX));
    //  LOG_Enter();
    //  LOG_StrLn("======================================");

}
 803f6ea:	bf00      	nop
 803f6ec:	3718      	adds	r7, #24
 803f6ee:	46bd      	mov	sp, r7
 803f6f0:	bd80      	pop	{r7, pc}
 803f6f2:	bf00      	nop
 803f6f4:	200089a4 	.word	0x200089a4

0803f6f8 <_DelayMS>:
extern vcu_t VCU;
extern sw_t SW;
#endif

/* Public functions implementation --------------------------------------------*/
void _DelayMS(uint32_t ms) {
 803f6f8:	b580      	push	{r7, lr}
 803f6fa:	b082      	sub	sp, #8
 803f6fc:	af00      	add	r7, sp, #0
 803f6fe:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    osDelay(ms);
 803f700:	6878      	ldr	r0, [r7, #4]
 803f702:	f7f8 f98f 	bl	8037a24 <osDelay>
#else
    HAL_Delay(ms);
#endif
}
 803f706:	bf00      	nop
 803f708:	3708      	adds	r7, #8
 803f70a:	46bd      	mov	sp, r7
 803f70c:	bd80      	pop	{r7, pc}

0803f70e <_GetTickMS>:

uint32_t _GetTickMS(void) {
 803f70e:	b580      	push	{r7, lr}
 803f710:	af00      	add	r7, sp, #0
#if RTOS_ENABLE
    return osKernelGetTickCount();
 803f712:	f7f7 ff73 	bl	80375fc <osKernelGetTickCount>
 803f716:	4603      	mov	r3, r0
#else
    return HAL_GetTick();
#endif
}
 803f718:	4618      	mov	r0, r3
 803f71a:	bd80      	pop	{r7, pc}

0803f71c <_LedWrite>:

uint8_t _LedRead(void) {
    return HAL_GPIO_ReadPin(SYS_LED_GPIO_Port, SYS_LED_Pin);
}

void _LedWrite(uint8_t state) {
 803f71c:	b580      	push	{r7, lr}
 803f71e:	b082      	sub	sp, #8
 803f720:	af00      	add	r7, sp, #0
 803f722:	4603      	mov	r3, r0
 803f724:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, state);
 803f726:	79fb      	ldrb	r3, [r7, #7]
 803f728:	461a      	mov	r2, r3
 803f72a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f72e:	4803      	ldr	r0, [pc, #12]	; (803f73c <_LedWrite+0x20>)
 803f730:	f7f0 fd22 	bl	8030178 <HAL_GPIO_WritePin>
}
 803f734:	bf00      	nop
 803f736:	3708      	adds	r7, #8
 803f738:	46bd      	mov	sp, r7
 803f73a:	bd80      	pop	{r7, pc}
 803f73c:	40020c00 	.word	0x40020c00

0803f740 <_LedToggle>:

void _LedToggle(void) {
 803f740:	b580      	push	{r7, lr}
 803f742:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(SYS_LED_GPIO_Port, SYS_LED_Pin);
 803f744:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 803f748:	4802      	ldr	r0, [pc, #8]	; (803f754 <_LedToggle+0x14>)
 803f74a:	f7f0 fd2e 	bl	80301aa <HAL_GPIO_TogglePin>
}
 803f74e:	bf00      	nop
 803f750:	bd80      	pop	{r7, pc}
 803f752:	bf00      	nop
 803f754:	40020c00 	.word	0x40020c00

0803f758 <_Error>:

void _Error(char msg[50]) {
 803f758:	b580      	push	{r7, lr}
 803f75a:	b082      	sub	sp, #8
 803f75c:	af00      	add	r7, sp, #0
 803f75e:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    if (osKernelGetState() == osKernelRunning) {
 803f760:	f7f7 fef4 	bl	803754c <osKernelGetState>
 803f764:	4603      	mov	r3, r0
 803f766:	2b02      	cmp	r3, #2
 803f768:	d102      	bne.n	803f770 <_Error+0x18>
        LOG_StrLn(msg);
 803f76a:	6878      	ldr	r0, [r7, #4]
 803f76c:	f7fe fe12 	bl	803e394 <LOG_StrLn>
    LOG_StrLn(msg);
#endif

    // indicator error
    while (1) {
        _LedToggle();
 803f770:	f7ff ffe6 	bl	803f740 <_LedToggle>
        HAL_Delay(50);
 803f774:	2032      	movs	r0, #50	; 0x32
 803f776:	f7ec fe19 	bl	802c3ac <HAL_Delay>
        _LedToggle();
 803f77a:	e7f9      	b.n	803f770 <_Error+0x18>

0803f77c <_ByteSwap32>:
    }
}

uint32_t _ByteSwap32(uint32_t x) {
 803f77c:	b480      	push	{r7}
 803f77e:	b085      	sub	sp, #20
 803f780:	af00      	add	r7, sp, #0
 803f782:	6078      	str	r0, [r7, #4]
    uint32_t y = (x >> 24) & 0xff;
 803f784:	687b      	ldr	r3, [r7, #4]
 803f786:	0e1b      	lsrs	r3, r3, #24
 803f788:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 16) & 0xff) << 8;
 803f78a:	687b      	ldr	r3, [r7, #4]
 803f78c:	0c1b      	lsrs	r3, r3, #16
 803f78e:	021b      	lsls	r3, r3, #8
 803f790:	b29b      	uxth	r3, r3
 803f792:	68fa      	ldr	r2, [r7, #12]
 803f794:	4313      	orrs	r3, r2
 803f796:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 8) & 0xff) << 16;
 803f798:	687b      	ldr	r3, [r7, #4]
 803f79a:	0a1b      	lsrs	r3, r3, #8
 803f79c:	041b      	lsls	r3, r3, #16
 803f79e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 803f7a2:	68fa      	ldr	r2, [r7, #12]
 803f7a4:	4313      	orrs	r3, r2
 803f7a6:	60fb      	str	r3, [r7, #12]
    y |= (x & 0xff) << 24;
 803f7a8:	687b      	ldr	r3, [r7, #4]
 803f7aa:	061b      	lsls	r3, r3, #24
 803f7ac:	68fa      	ldr	r2, [r7, #12]
 803f7ae:	4313      	orrs	r3, r2
 803f7b0:	60fb      	str	r3, [r7, #12]

    return y;
 803f7b2:	68fb      	ldr	r3, [r7, #12]
}
 803f7b4:	4618      	mov	r0, r3
 803f7b6:	3714      	adds	r7, #20
 803f7b8:	46bd      	mov	sp, r7
 803f7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f7be:	4770      	bx	lr

0803f7c0 <_RTOS_ValidThreadFlag>:
        }
        LOG_StrLn("===========================================");
    }
}

uint8_t _RTOS_ValidThreadFlag(uint32_t flag) {
 803f7c0:	b480      	push	{r7}
 803f7c2:	b085      	sub	sp, #20
 803f7c4:	af00      	add	r7, sp, #0
 803f7c6:	6078      	str	r0, [r7, #4]
    uint8_t ret = 1;
 803f7c8:	2301      	movs	r3, #1
 803f7ca:	73fb      	strb	r3, [r7, #15]

    // check is empty
    if (!flag) {
 803f7cc:	687b      	ldr	r3, [r7, #4]
 803f7ce:	2b00      	cmp	r3, #0
 803f7d0:	d102      	bne.n	803f7d8 <_RTOS_ValidThreadFlag+0x18>
        ret = 0;
 803f7d2:	2300      	movs	r3, #0
 803f7d4:	73fb      	strb	r3, [r7, #15]
 803f7d6:	e004      	b.n	803f7e2 <_RTOS_ValidThreadFlag+0x22>
    } else if (flag & (~EVT_MASK)) {
 803f7d8:	687b      	ldr	r3, [r7, #4]
 803f7da:	2b00      	cmp	r3, #0
 803f7dc:	da01      	bge.n	803f7e2 <_RTOS_ValidThreadFlag+0x22>
        // error
        ret = 0;
 803f7de:	2300      	movs	r3, #0
 803f7e0:	73fb      	strb	r3, [r7, #15]
    }

    return ret;
 803f7e2:	7bfb      	ldrb	r3, [r7, #15]
}
 803f7e4:	4618      	mov	r0, r3
 803f7e6:	3714      	adds	r7, #20
 803f7e8:	46bd      	mov	sp, r7
 803f7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f7ee:	4770      	bx	lr

0803f7f0 <_DummyGenerator>:
    }

    return ret;
}

void _DummyGenerator(void) {
 803f7f0:	b480      	push	{r7}
 803f7f2:	b083      	sub	sp, #12
 803f7f4:	af00      	add	r7, sp, #0
    uint8_t *pRange = &(SW.runner.mode.sub.report[SW_M_REPORT_RANGE]);
 803f7f6:	4b13      	ldr	r3, [pc, #76]	; (803f844 <_DummyGenerator+0x54>)
 803f7f8:	607b      	str	r3, [r7, #4]
    uint8_t *pEfficiency = &(SW.runner.mode.sub.report[SW_M_REPORT_EFFICIENCY]);
 803f7fa:	4b13      	ldr	r3, [pc, #76]	; (803f848 <_DummyGenerator+0x58>)
 803f7fc:	603b      	str	r3, [r7, #0]

    // Dummy Report Range
    if (!(*pRange)) {
 803f7fe:	687b      	ldr	r3, [r7, #4]
 803f800:	781b      	ldrb	r3, [r3, #0]
 803f802:	2b00      	cmp	r3, #0
 803f804:	d103      	bne.n	803f80e <_DummyGenerator+0x1e>
        *pRange = 255;
 803f806:	687b      	ldr	r3, [r7, #4]
 803f808:	22ff      	movs	r2, #255	; 0xff
 803f80a:	701a      	strb	r2, [r3, #0]
 803f80c:	e005      	b.n	803f81a <_DummyGenerator+0x2a>
    } else {
        (*pRange)--;
 803f80e:	687b      	ldr	r3, [r7, #4]
 803f810:	781b      	ldrb	r3, [r3, #0]
 803f812:	3b01      	subs	r3, #1
 803f814:	b2da      	uxtb	r2, r3
 803f816:	687b      	ldr	r3, [r7, #4]
 803f818:	701a      	strb	r2, [r3, #0]
    }

    // Dummy Report Efficiency
    if (*pEfficiency >= 255) {
 803f81a:	683b      	ldr	r3, [r7, #0]
 803f81c:	781b      	ldrb	r3, [r3, #0]
 803f81e:	2bff      	cmp	r3, #255	; 0xff
 803f820:	d103      	bne.n	803f82a <_DummyGenerator+0x3a>
        *pEfficiency = 0;
 803f822:	683b      	ldr	r3, [r7, #0]
 803f824:	2200      	movs	r2, #0
 803f826:	701a      	strb	r2, [r3, #0]
    } else {
        (*pEfficiency)++;
    }
}
 803f828:	e005      	b.n	803f836 <_DummyGenerator+0x46>
        (*pEfficiency)++;
 803f82a:	683b      	ldr	r3, [r7, #0]
 803f82c:	781b      	ldrb	r3, [r3, #0]
 803f82e:	3301      	adds	r3, #1
 803f830:	b2da      	uxtb	r2, r3
 803f832:	683b      	ldr	r3, [r7, #0]
 803f834:	701a      	strb	r2, [r3, #0]
}
 803f836:	bf00      	nop
 803f838:	370c      	adds	r7, #12
 803f83a:	46bd      	mov	sp, r7
 803f83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 803f840:	4770      	bx	lr
 803f842:	bf00      	nop
 803f844:	20000102 	.word	0x20000102
 803f848:	20000103 	.word	0x20000103

0803f84c <_BitPosition>:

int8_t _BitPosition(uint64_t event_id) {
 803f84c:	b4f0      	push	{r4, r5, r6, r7}
 803f84e:	b084      	sub	sp, #16
 803f850:	af00      	add	r7, sp, #0
 803f852:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t pos = -1;
 803f856:	22ff      	movs	r2, #255	; 0xff
 803f858:	73fa      	strb	r2, [r7, #15]

    for (int8_t i = 0; i < 64; i++) {
 803f85a:	2200      	movs	r2, #0
 803f85c:	73ba      	strb	r2, [r7, #14]
 803f85e:	e025      	b.n	803f8ac <_BitPosition+0x60>
        if (event_id & BIT(i)) {
 803f860:	f997 000e 	ldrsb.w	r0, [r7, #14]
 803f864:	e9d7 1200 	ldrd	r1, r2, [r7]
 803f868:	f1c0 0620 	rsb	r6, r0, #32
 803f86c:	f1a0 0520 	sub.w	r5, r0, #32
 803f870:	fa21 f300 	lsr.w	r3, r1, r0
 803f874:	fa02 f606 	lsl.w	r6, r2, r6
 803f878:	4333      	orrs	r3, r6
 803f87a:	fa22 f505 	lsr.w	r5, r2, r5
 803f87e:	432b      	orrs	r3, r5
 803f880:	fa22 f400 	lsr.w	r4, r2, r0
 803f884:	f04f 0101 	mov.w	r1, #1
 803f888:	f04f 0200 	mov.w	r2, #0
 803f88c:	ea01 0503 	and.w	r5, r1, r3
 803f890:	ea02 0604 	and.w	r6, r2, r4
 803f894:	ea55 0206 	orrs.w	r2, r5, r6
 803f898:	d002      	beq.n	803f8a0 <_BitPosition+0x54>
            pos = i;
 803f89a:	7bbb      	ldrb	r3, [r7, #14]
 803f89c:	73fb      	strb	r3, [r7, #15]
            break;
 803f89e:	e009      	b.n	803f8b4 <_BitPosition+0x68>
    for (int8_t i = 0; i < 64; i++) {
 803f8a0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803f8a4:	b2d2      	uxtb	r2, r2
 803f8a6:	3201      	adds	r2, #1
 803f8a8:	b2d2      	uxtb	r2, r2
 803f8aa:	73ba      	strb	r2, [r7, #14]
 803f8ac:	f997 200e 	ldrsb.w	r2, [r7, #14]
 803f8b0:	2a3f      	cmp	r2, #63	; 0x3f
 803f8b2:	ddd5      	ble.n	803f860 <_BitPosition+0x14>
        }
    }

    return pos;
 803f8b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 803f8b8:	4618      	mov	r0, r3
 803f8ba:	3710      	adds	r7, #16
 803f8bc:	46bd      	mov	sp, r7
 803f8be:	bcf0      	pop	{r4, r5, r6, r7}
 803f8c0:	4770      	bx	lr
	...

0803f8c4 <__errno>:
 803f8c4:	4b01      	ldr	r3, [pc, #4]	; (803f8cc <__errno+0x8>)
 803f8c6:	6818      	ldr	r0, [r3, #0]
 803f8c8:	4770      	bx	lr
 803f8ca:	bf00      	nop
 803f8cc:	200002c4 	.word	0x200002c4

0803f8d0 <__libc_init_array>:
 803f8d0:	b570      	push	{r4, r5, r6, lr}
 803f8d2:	4e0d      	ldr	r6, [pc, #52]	; (803f908 <__libc_init_array+0x38>)
 803f8d4:	4c0d      	ldr	r4, [pc, #52]	; (803f90c <__libc_init_array+0x3c>)
 803f8d6:	1ba4      	subs	r4, r4, r6
 803f8d8:	10a4      	asrs	r4, r4, #2
 803f8da:	2500      	movs	r5, #0
 803f8dc:	42a5      	cmp	r5, r4
 803f8de:	d109      	bne.n	803f8f4 <__libc_init_array+0x24>
 803f8e0:	4e0b      	ldr	r6, [pc, #44]	; (803f910 <__libc_init_array+0x40>)
 803f8e2:	4c0c      	ldr	r4, [pc, #48]	; (803f914 <__libc_init_array+0x44>)
 803f8e4:	f003 fd9e 	bl	8043424 <_init>
 803f8e8:	1ba4      	subs	r4, r4, r6
 803f8ea:	10a4      	asrs	r4, r4, #2
 803f8ec:	2500      	movs	r5, #0
 803f8ee:	42a5      	cmp	r5, r4
 803f8f0:	d105      	bne.n	803f8fe <__libc_init_array+0x2e>
 803f8f2:	bd70      	pop	{r4, r5, r6, pc}
 803f8f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803f8f8:	4798      	blx	r3
 803f8fa:	3501      	adds	r5, #1
 803f8fc:	e7ee      	b.n	803f8dc <__libc_init_array+0xc>
 803f8fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 803f902:	4798      	blx	r3
 803f904:	3501      	adds	r5, #1
 803f906:	e7f2      	b.n	803f8ee <__libc_init_array+0x1e>
 803f908:	08056558 	.word	0x08056558
 803f90c:	08056558 	.word	0x08056558
 803f910:	08056558 	.word	0x08056558
 803f914:	0805655c 	.word	0x0805655c

0803f918 <memcmp>:
 803f918:	b530      	push	{r4, r5, lr}
 803f91a:	2400      	movs	r4, #0
 803f91c:	42a2      	cmp	r2, r4
 803f91e:	d101      	bne.n	803f924 <memcmp+0xc>
 803f920:	2000      	movs	r0, #0
 803f922:	e007      	b.n	803f934 <memcmp+0x1c>
 803f924:	5d03      	ldrb	r3, [r0, r4]
 803f926:	3401      	adds	r4, #1
 803f928:	190d      	adds	r5, r1, r4
 803f92a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 803f92e:	42ab      	cmp	r3, r5
 803f930:	d0f4      	beq.n	803f91c <memcmp+0x4>
 803f932:	1b58      	subs	r0, r3, r5
 803f934:	bd30      	pop	{r4, r5, pc}

0803f936 <memcpy>:
 803f936:	b510      	push	{r4, lr}
 803f938:	1e43      	subs	r3, r0, #1
 803f93a:	440a      	add	r2, r1
 803f93c:	4291      	cmp	r1, r2
 803f93e:	d100      	bne.n	803f942 <memcpy+0xc>
 803f940:	bd10      	pop	{r4, pc}
 803f942:	f811 4b01 	ldrb.w	r4, [r1], #1
 803f946:	f803 4f01 	strb.w	r4, [r3, #1]!
 803f94a:	e7f7      	b.n	803f93c <memcpy+0x6>

0803f94c <memset>:
 803f94c:	4402      	add	r2, r0
 803f94e:	4603      	mov	r3, r0
 803f950:	4293      	cmp	r3, r2
 803f952:	d100      	bne.n	803f956 <memset+0xa>
 803f954:	4770      	bx	lr
 803f956:	f803 1b01 	strb.w	r1, [r3], #1
 803f95a:	e7f9      	b.n	803f950 <memset+0x4>

0803f95c <siprintf>:
 803f95c:	b40e      	push	{r1, r2, r3}
 803f95e:	b500      	push	{lr}
 803f960:	b09c      	sub	sp, #112	; 0x70
 803f962:	ab1d      	add	r3, sp, #116	; 0x74
 803f964:	9002      	str	r0, [sp, #8]
 803f966:	9006      	str	r0, [sp, #24]
 803f968:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 803f96c:	4809      	ldr	r0, [pc, #36]	; (803f994 <siprintf+0x38>)
 803f96e:	9107      	str	r1, [sp, #28]
 803f970:	9104      	str	r1, [sp, #16]
 803f972:	4909      	ldr	r1, [pc, #36]	; (803f998 <siprintf+0x3c>)
 803f974:	f853 2b04 	ldr.w	r2, [r3], #4
 803f978:	9105      	str	r1, [sp, #20]
 803f97a:	6800      	ldr	r0, [r0, #0]
 803f97c:	9301      	str	r3, [sp, #4]
 803f97e:	a902      	add	r1, sp, #8
 803f980:	f001 fe9a 	bl	80416b8 <_svfiprintf_r>
 803f984:	9b02      	ldr	r3, [sp, #8]
 803f986:	2200      	movs	r2, #0
 803f988:	701a      	strb	r2, [r3, #0]
 803f98a:	b01c      	add	sp, #112	; 0x70
 803f98c:	f85d eb04 	ldr.w	lr, [sp], #4
 803f990:	b003      	add	sp, #12
 803f992:	4770      	bx	lr
 803f994:	200002c4 	.word	0x200002c4
 803f998:	ffff0208 	.word	0xffff0208

0803f99c <strncmp>:
 803f99c:	b510      	push	{r4, lr}
 803f99e:	b16a      	cbz	r2, 803f9bc <strncmp+0x20>
 803f9a0:	3901      	subs	r1, #1
 803f9a2:	1884      	adds	r4, r0, r2
 803f9a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 803f9a8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 803f9ac:	4293      	cmp	r3, r2
 803f9ae:	d103      	bne.n	803f9b8 <strncmp+0x1c>
 803f9b0:	42a0      	cmp	r0, r4
 803f9b2:	d001      	beq.n	803f9b8 <strncmp+0x1c>
 803f9b4:	2b00      	cmp	r3, #0
 803f9b6:	d1f5      	bne.n	803f9a4 <strncmp+0x8>
 803f9b8:	1a98      	subs	r0, r3, r2
 803f9ba:	bd10      	pop	{r4, pc}
 803f9bc:	4610      	mov	r0, r2
 803f9be:	e7fc      	b.n	803f9ba <strncmp+0x1e>

0803f9c0 <strstr>:
 803f9c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 803f9c2:	7803      	ldrb	r3, [r0, #0]
 803f9c4:	b17b      	cbz	r3, 803f9e6 <strstr+0x26>
 803f9c6:	4604      	mov	r4, r0
 803f9c8:	7823      	ldrb	r3, [r4, #0]
 803f9ca:	4620      	mov	r0, r4
 803f9cc:	1c66      	adds	r6, r4, #1
 803f9ce:	b17b      	cbz	r3, 803f9f0 <strstr+0x30>
 803f9d0:	1e4a      	subs	r2, r1, #1
 803f9d2:	1e63      	subs	r3, r4, #1
 803f9d4:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 803f9d8:	b14d      	cbz	r5, 803f9ee <strstr+0x2e>
 803f9da:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 803f9de:	42af      	cmp	r7, r5
 803f9e0:	4634      	mov	r4, r6
 803f9e2:	d0f7      	beq.n	803f9d4 <strstr+0x14>
 803f9e4:	e7f0      	b.n	803f9c8 <strstr+0x8>
 803f9e6:	780b      	ldrb	r3, [r1, #0]
 803f9e8:	2b00      	cmp	r3, #0
 803f9ea:	bf18      	it	ne
 803f9ec:	2000      	movne	r0, #0
 803f9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803f9f0:	4618      	mov	r0, r3
 803f9f2:	e7fc      	b.n	803f9ee <strstr+0x2e>

0803f9f4 <sulp>:
 803f9f4:	b570      	push	{r4, r5, r6, lr}
 803f9f6:	4604      	mov	r4, r0
 803f9f8:	460d      	mov	r5, r1
 803f9fa:	ec45 4b10 	vmov	d0, r4, r5
 803f9fe:	4616      	mov	r6, r2
 803fa00:	f001 fc64 	bl	80412cc <__ulp>
 803fa04:	ec51 0b10 	vmov	r0, r1, d0
 803fa08:	b17e      	cbz	r6, 803fa2a <sulp+0x36>
 803fa0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 803fa0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 803fa12:	2b00      	cmp	r3, #0
 803fa14:	dd09      	ble.n	803fa2a <sulp+0x36>
 803fa16:	051b      	lsls	r3, r3, #20
 803fa18:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 803fa1c:	2400      	movs	r4, #0
 803fa1e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 803fa22:	4622      	mov	r2, r4
 803fa24:	462b      	mov	r3, r5
 803fa26:	f7e0 fe1f 	bl	8020668 <__aeabi_dmul>
 803fa2a:	bd70      	pop	{r4, r5, r6, pc}
 803fa2c:	0000      	movs	r0, r0
	...

0803fa30 <_strtod_l>:
 803fa30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803fa34:	461f      	mov	r7, r3
 803fa36:	b0a1      	sub	sp, #132	; 0x84
 803fa38:	2300      	movs	r3, #0
 803fa3a:	4681      	mov	r9, r0
 803fa3c:	4638      	mov	r0, r7
 803fa3e:	460e      	mov	r6, r1
 803fa40:	9217      	str	r2, [sp, #92]	; 0x5c
 803fa42:	931c      	str	r3, [sp, #112]	; 0x70
 803fa44:	f001 f962 	bl	8040d0c <__localeconv_l>
 803fa48:	4680      	mov	r8, r0
 803fa4a:	6800      	ldr	r0, [r0, #0]
 803fa4c:	f7e0 fbf2 	bl	8020234 <strlen>
 803fa50:	f04f 0a00 	mov.w	sl, #0
 803fa54:	4604      	mov	r4, r0
 803fa56:	f04f 0b00 	mov.w	fp, #0
 803fa5a:	961b      	str	r6, [sp, #108]	; 0x6c
 803fa5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fa5e:	781a      	ldrb	r2, [r3, #0]
 803fa60:	2a0d      	cmp	r2, #13
 803fa62:	d832      	bhi.n	803faca <_strtod_l+0x9a>
 803fa64:	2a09      	cmp	r2, #9
 803fa66:	d236      	bcs.n	803fad6 <_strtod_l+0xa6>
 803fa68:	2a00      	cmp	r2, #0
 803fa6a:	d03e      	beq.n	803faea <_strtod_l+0xba>
 803fa6c:	2300      	movs	r3, #0
 803fa6e:	930d      	str	r3, [sp, #52]	; 0x34
 803fa70:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 803fa72:	782b      	ldrb	r3, [r5, #0]
 803fa74:	2b30      	cmp	r3, #48	; 0x30
 803fa76:	f040 80ac 	bne.w	803fbd2 <_strtod_l+0x1a2>
 803fa7a:	786b      	ldrb	r3, [r5, #1]
 803fa7c:	2b58      	cmp	r3, #88	; 0x58
 803fa7e:	d001      	beq.n	803fa84 <_strtod_l+0x54>
 803fa80:	2b78      	cmp	r3, #120	; 0x78
 803fa82:	d167      	bne.n	803fb54 <_strtod_l+0x124>
 803fa84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fa86:	9301      	str	r3, [sp, #4]
 803fa88:	ab1c      	add	r3, sp, #112	; 0x70
 803fa8a:	9300      	str	r3, [sp, #0]
 803fa8c:	9702      	str	r7, [sp, #8]
 803fa8e:	ab1d      	add	r3, sp, #116	; 0x74
 803fa90:	4a88      	ldr	r2, [pc, #544]	; (803fcb4 <_strtod_l+0x284>)
 803fa92:	a91b      	add	r1, sp, #108	; 0x6c
 803fa94:	4648      	mov	r0, r9
 803fa96:	f000 fe62 	bl	804075e <__gethex>
 803fa9a:	f010 0407 	ands.w	r4, r0, #7
 803fa9e:	4606      	mov	r6, r0
 803faa0:	d005      	beq.n	803faae <_strtod_l+0x7e>
 803faa2:	2c06      	cmp	r4, #6
 803faa4:	d12b      	bne.n	803fafe <_strtod_l+0xce>
 803faa6:	3501      	adds	r5, #1
 803faa8:	2300      	movs	r3, #0
 803faaa:	951b      	str	r5, [sp, #108]	; 0x6c
 803faac:	930d      	str	r3, [sp, #52]	; 0x34
 803faae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803fab0:	2b00      	cmp	r3, #0
 803fab2:	f040 859a 	bne.w	80405ea <_strtod_l+0xbba>
 803fab6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 803fab8:	b1e3      	cbz	r3, 803faf4 <_strtod_l+0xc4>
 803faba:	4652      	mov	r2, sl
 803fabc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 803fac0:	ec43 2b10 	vmov	d0, r2, r3
 803fac4:	b021      	add	sp, #132	; 0x84
 803fac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803faca:	2a2b      	cmp	r2, #43	; 0x2b
 803facc:	d015      	beq.n	803fafa <_strtod_l+0xca>
 803face:	2a2d      	cmp	r2, #45	; 0x2d
 803fad0:	d004      	beq.n	803fadc <_strtod_l+0xac>
 803fad2:	2a20      	cmp	r2, #32
 803fad4:	d1ca      	bne.n	803fa6c <_strtod_l+0x3c>
 803fad6:	3301      	adds	r3, #1
 803fad8:	931b      	str	r3, [sp, #108]	; 0x6c
 803fada:	e7bf      	b.n	803fa5c <_strtod_l+0x2c>
 803fadc:	2201      	movs	r2, #1
 803fade:	920d      	str	r2, [sp, #52]	; 0x34
 803fae0:	1c5a      	adds	r2, r3, #1
 803fae2:	921b      	str	r2, [sp, #108]	; 0x6c
 803fae4:	785b      	ldrb	r3, [r3, #1]
 803fae6:	2b00      	cmp	r3, #0
 803fae8:	d1c2      	bne.n	803fa70 <_strtod_l+0x40>
 803faea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 803faec:	961b      	str	r6, [sp, #108]	; 0x6c
 803faee:	2b00      	cmp	r3, #0
 803faf0:	f040 8579 	bne.w	80405e6 <_strtod_l+0xbb6>
 803faf4:	4652      	mov	r2, sl
 803faf6:	465b      	mov	r3, fp
 803faf8:	e7e2      	b.n	803fac0 <_strtod_l+0x90>
 803fafa:	2200      	movs	r2, #0
 803fafc:	e7ef      	b.n	803fade <_strtod_l+0xae>
 803fafe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 803fb00:	b13a      	cbz	r2, 803fb12 <_strtod_l+0xe2>
 803fb02:	2135      	movs	r1, #53	; 0x35
 803fb04:	a81e      	add	r0, sp, #120	; 0x78
 803fb06:	f001 fcd9 	bl	80414bc <__copybits>
 803fb0a:	991c      	ldr	r1, [sp, #112]	; 0x70
 803fb0c:	4648      	mov	r0, r9
 803fb0e:	f001 f945 	bl	8040d9c <_Bfree>
 803fb12:	3c01      	subs	r4, #1
 803fb14:	2c04      	cmp	r4, #4
 803fb16:	d806      	bhi.n	803fb26 <_strtod_l+0xf6>
 803fb18:	e8df f004 	tbb	[pc, r4]
 803fb1c:	1714030a 	.word	0x1714030a
 803fb20:	0a          	.byte	0x0a
 803fb21:	00          	.byte	0x00
 803fb22:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 803fb26:	0730      	lsls	r0, r6, #28
 803fb28:	d5c1      	bpl.n	803faae <_strtod_l+0x7e>
 803fb2a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 803fb2e:	e7be      	b.n	803faae <_strtod_l+0x7e>
 803fb30:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 803fb34:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 803fb36:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 803fb3a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 803fb3e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 803fb42:	e7f0      	b.n	803fb26 <_strtod_l+0xf6>
 803fb44:	f8df b170 	ldr.w	fp, [pc, #368]	; 803fcb8 <_strtod_l+0x288>
 803fb48:	e7ed      	b.n	803fb26 <_strtod_l+0xf6>
 803fb4a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 803fb4e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 803fb52:	e7e8      	b.n	803fb26 <_strtod_l+0xf6>
 803fb54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fb56:	1c5a      	adds	r2, r3, #1
 803fb58:	921b      	str	r2, [sp, #108]	; 0x6c
 803fb5a:	785b      	ldrb	r3, [r3, #1]
 803fb5c:	2b30      	cmp	r3, #48	; 0x30
 803fb5e:	d0f9      	beq.n	803fb54 <_strtod_l+0x124>
 803fb60:	2b00      	cmp	r3, #0
 803fb62:	d0a4      	beq.n	803faae <_strtod_l+0x7e>
 803fb64:	2301      	movs	r3, #1
 803fb66:	2500      	movs	r5, #0
 803fb68:	9306      	str	r3, [sp, #24]
 803fb6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fb6c:	9308      	str	r3, [sp, #32]
 803fb6e:	9507      	str	r5, [sp, #28]
 803fb70:	9505      	str	r5, [sp, #20]
 803fb72:	220a      	movs	r2, #10
 803fb74:	981b      	ldr	r0, [sp, #108]	; 0x6c
 803fb76:	7807      	ldrb	r7, [r0, #0]
 803fb78:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 803fb7c:	b2d9      	uxtb	r1, r3
 803fb7e:	2909      	cmp	r1, #9
 803fb80:	d929      	bls.n	803fbd6 <_strtod_l+0x1a6>
 803fb82:	4622      	mov	r2, r4
 803fb84:	f8d8 1000 	ldr.w	r1, [r8]
 803fb88:	f7ff ff08 	bl	803f99c <strncmp>
 803fb8c:	2800      	cmp	r0, #0
 803fb8e:	d031      	beq.n	803fbf4 <_strtod_l+0x1c4>
 803fb90:	2000      	movs	r0, #0
 803fb92:	9c05      	ldr	r4, [sp, #20]
 803fb94:	9004      	str	r0, [sp, #16]
 803fb96:	463b      	mov	r3, r7
 803fb98:	4602      	mov	r2, r0
 803fb9a:	2b65      	cmp	r3, #101	; 0x65
 803fb9c:	d001      	beq.n	803fba2 <_strtod_l+0x172>
 803fb9e:	2b45      	cmp	r3, #69	; 0x45
 803fba0:	d114      	bne.n	803fbcc <_strtod_l+0x19c>
 803fba2:	b924      	cbnz	r4, 803fbae <_strtod_l+0x17e>
 803fba4:	b910      	cbnz	r0, 803fbac <_strtod_l+0x17c>
 803fba6:	9b06      	ldr	r3, [sp, #24]
 803fba8:	2b00      	cmp	r3, #0
 803fbaa:	d09e      	beq.n	803faea <_strtod_l+0xba>
 803fbac:	2400      	movs	r4, #0
 803fbae:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 803fbb0:	1c73      	adds	r3, r6, #1
 803fbb2:	931b      	str	r3, [sp, #108]	; 0x6c
 803fbb4:	7873      	ldrb	r3, [r6, #1]
 803fbb6:	2b2b      	cmp	r3, #43	; 0x2b
 803fbb8:	d078      	beq.n	803fcac <_strtod_l+0x27c>
 803fbba:	2b2d      	cmp	r3, #45	; 0x2d
 803fbbc:	d070      	beq.n	803fca0 <_strtod_l+0x270>
 803fbbe:	f04f 0c00 	mov.w	ip, #0
 803fbc2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 803fbc6:	2f09      	cmp	r7, #9
 803fbc8:	d97c      	bls.n	803fcc4 <_strtod_l+0x294>
 803fbca:	961b      	str	r6, [sp, #108]	; 0x6c
 803fbcc:	f04f 0e00 	mov.w	lr, #0
 803fbd0:	e09a      	b.n	803fd08 <_strtod_l+0x2d8>
 803fbd2:	2300      	movs	r3, #0
 803fbd4:	e7c7      	b.n	803fb66 <_strtod_l+0x136>
 803fbd6:	9905      	ldr	r1, [sp, #20]
 803fbd8:	2908      	cmp	r1, #8
 803fbda:	bfdd      	ittte	le
 803fbdc:	9907      	ldrle	r1, [sp, #28]
 803fbde:	fb02 3301 	mlale	r3, r2, r1, r3
 803fbe2:	9307      	strle	r3, [sp, #28]
 803fbe4:	fb02 3505 	mlagt	r5, r2, r5, r3
 803fbe8:	9b05      	ldr	r3, [sp, #20]
 803fbea:	3001      	adds	r0, #1
 803fbec:	3301      	adds	r3, #1
 803fbee:	9305      	str	r3, [sp, #20]
 803fbf0:	901b      	str	r0, [sp, #108]	; 0x6c
 803fbf2:	e7bf      	b.n	803fb74 <_strtod_l+0x144>
 803fbf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fbf6:	191a      	adds	r2, r3, r4
 803fbf8:	921b      	str	r2, [sp, #108]	; 0x6c
 803fbfa:	9a05      	ldr	r2, [sp, #20]
 803fbfc:	5d1b      	ldrb	r3, [r3, r4]
 803fbfe:	2a00      	cmp	r2, #0
 803fc00:	d037      	beq.n	803fc72 <_strtod_l+0x242>
 803fc02:	9c05      	ldr	r4, [sp, #20]
 803fc04:	4602      	mov	r2, r0
 803fc06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 803fc0a:	2909      	cmp	r1, #9
 803fc0c:	d913      	bls.n	803fc36 <_strtod_l+0x206>
 803fc0e:	2101      	movs	r1, #1
 803fc10:	9104      	str	r1, [sp, #16]
 803fc12:	e7c2      	b.n	803fb9a <_strtod_l+0x16a>
 803fc14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fc16:	1c5a      	adds	r2, r3, #1
 803fc18:	921b      	str	r2, [sp, #108]	; 0x6c
 803fc1a:	785b      	ldrb	r3, [r3, #1]
 803fc1c:	3001      	adds	r0, #1
 803fc1e:	2b30      	cmp	r3, #48	; 0x30
 803fc20:	d0f8      	beq.n	803fc14 <_strtod_l+0x1e4>
 803fc22:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 803fc26:	2a08      	cmp	r2, #8
 803fc28:	f200 84e4 	bhi.w	80405f4 <_strtod_l+0xbc4>
 803fc2c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 803fc2e:	9208      	str	r2, [sp, #32]
 803fc30:	4602      	mov	r2, r0
 803fc32:	2000      	movs	r0, #0
 803fc34:	4604      	mov	r4, r0
 803fc36:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 803fc3a:	f100 0101 	add.w	r1, r0, #1
 803fc3e:	d012      	beq.n	803fc66 <_strtod_l+0x236>
 803fc40:	440a      	add	r2, r1
 803fc42:	eb00 0c04 	add.w	ip, r0, r4
 803fc46:	4621      	mov	r1, r4
 803fc48:	270a      	movs	r7, #10
 803fc4a:	458c      	cmp	ip, r1
 803fc4c:	d113      	bne.n	803fc76 <_strtod_l+0x246>
 803fc4e:	1821      	adds	r1, r4, r0
 803fc50:	2908      	cmp	r1, #8
 803fc52:	f104 0401 	add.w	r4, r4, #1
 803fc56:	4404      	add	r4, r0
 803fc58:	dc19      	bgt.n	803fc8e <_strtod_l+0x25e>
 803fc5a:	9b07      	ldr	r3, [sp, #28]
 803fc5c:	210a      	movs	r1, #10
 803fc5e:	fb01 e303 	mla	r3, r1, r3, lr
 803fc62:	9307      	str	r3, [sp, #28]
 803fc64:	2100      	movs	r1, #0
 803fc66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fc68:	1c58      	adds	r0, r3, #1
 803fc6a:	901b      	str	r0, [sp, #108]	; 0x6c
 803fc6c:	785b      	ldrb	r3, [r3, #1]
 803fc6e:	4608      	mov	r0, r1
 803fc70:	e7c9      	b.n	803fc06 <_strtod_l+0x1d6>
 803fc72:	9805      	ldr	r0, [sp, #20]
 803fc74:	e7d3      	b.n	803fc1e <_strtod_l+0x1ee>
 803fc76:	2908      	cmp	r1, #8
 803fc78:	f101 0101 	add.w	r1, r1, #1
 803fc7c:	dc03      	bgt.n	803fc86 <_strtod_l+0x256>
 803fc7e:	9b07      	ldr	r3, [sp, #28]
 803fc80:	437b      	muls	r3, r7
 803fc82:	9307      	str	r3, [sp, #28]
 803fc84:	e7e1      	b.n	803fc4a <_strtod_l+0x21a>
 803fc86:	2910      	cmp	r1, #16
 803fc88:	bfd8      	it	le
 803fc8a:	437d      	mulle	r5, r7
 803fc8c:	e7dd      	b.n	803fc4a <_strtod_l+0x21a>
 803fc8e:	2c10      	cmp	r4, #16
 803fc90:	bfdc      	itt	le
 803fc92:	210a      	movle	r1, #10
 803fc94:	fb01 e505 	mlale	r5, r1, r5, lr
 803fc98:	e7e4      	b.n	803fc64 <_strtod_l+0x234>
 803fc9a:	2301      	movs	r3, #1
 803fc9c:	9304      	str	r3, [sp, #16]
 803fc9e:	e781      	b.n	803fba4 <_strtod_l+0x174>
 803fca0:	f04f 0c01 	mov.w	ip, #1
 803fca4:	1cb3      	adds	r3, r6, #2
 803fca6:	931b      	str	r3, [sp, #108]	; 0x6c
 803fca8:	78b3      	ldrb	r3, [r6, #2]
 803fcaa:	e78a      	b.n	803fbc2 <_strtod_l+0x192>
 803fcac:	f04f 0c00 	mov.w	ip, #0
 803fcb0:	e7f8      	b.n	803fca4 <_strtod_l+0x274>
 803fcb2:	bf00      	nop
 803fcb4:	0805626c 	.word	0x0805626c
 803fcb8:	7ff00000 	.word	0x7ff00000
 803fcbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fcbe:	1c5f      	adds	r7, r3, #1
 803fcc0:	971b      	str	r7, [sp, #108]	; 0x6c
 803fcc2:	785b      	ldrb	r3, [r3, #1]
 803fcc4:	2b30      	cmp	r3, #48	; 0x30
 803fcc6:	d0f9      	beq.n	803fcbc <_strtod_l+0x28c>
 803fcc8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 803fccc:	2f08      	cmp	r7, #8
 803fcce:	f63f af7d 	bhi.w	803fbcc <_strtod_l+0x19c>
 803fcd2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 803fcd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fcd8:	930a      	str	r3, [sp, #40]	; 0x28
 803fcda:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fcdc:	1c5f      	adds	r7, r3, #1
 803fcde:	971b      	str	r7, [sp, #108]	; 0x6c
 803fce0:	785b      	ldrb	r3, [r3, #1]
 803fce2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 803fce6:	f1b8 0f09 	cmp.w	r8, #9
 803fcea:	d937      	bls.n	803fd5c <_strtod_l+0x32c>
 803fcec:	990a      	ldr	r1, [sp, #40]	; 0x28
 803fcee:	1a7f      	subs	r7, r7, r1
 803fcf0:	2f08      	cmp	r7, #8
 803fcf2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 803fcf6:	dc37      	bgt.n	803fd68 <_strtod_l+0x338>
 803fcf8:	45be      	cmp	lr, r7
 803fcfa:	bfa8      	it	ge
 803fcfc:	46be      	movge	lr, r7
 803fcfe:	f1bc 0f00 	cmp.w	ip, #0
 803fd02:	d001      	beq.n	803fd08 <_strtod_l+0x2d8>
 803fd04:	f1ce 0e00 	rsb	lr, lr, #0
 803fd08:	2c00      	cmp	r4, #0
 803fd0a:	d151      	bne.n	803fdb0 <_strtod_l+0x380>
 803fd0c:	2800      	cmp	r0, #0
 803fd0e:	f47f aece 	bne.w	803faae <_strtod_l+0x7e>
 803fd12:	9a06      	ldr	r2, [sp, #24]
 803fd14:	2a00      	cmp	r2, #0
 803fd16:	f47f aeca 	bne.w	803faae <_strtod_l+0x7e>
 803fd1a:	9a04      	ldr	r2, [sp, #16]
 803fd1c:	2a00      	cmp	r2, #0
 803fd1e:	f47f aee4 	bne.w	803faea <_strtod_l+0xba>
 803fd22:	2b4e      	cmp	r3, #78	; 0x4e
 803fd24:	d027      	beq.n	803fd76 <_strtod_l+0x346>
 803fd26:	dc21      	bgt.n	803fd6c <_strtod_l+0x33c>
 803fd28:	2b49      	cmp	r3, #73	; 0x49
 803fd2a:	f47f aede 	bne.w	803faea <_strtod_l+0xba>
 803fd2e:	49a0      	ldr	r1, [pc, #640]	; (803ffb0 <_strtod_l+0x580>)
 803fd30:	a81b      	add	r0, sp, #108	; 0x6c
 803fd32:	f000 ff47 	bl	8040bc4 <__match>
 803fd36:	2800      	cmp	r0, #0
 803fd38:	f43f aed7 	beq.w	803faea <_strtod_l+0xba>
 803fd3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd3e:	499d      	ldr	r1, [pc, #628]	; (803ffb4 <_strtod_l+0x584>)
 803fd40:	3b01      	subs	r3, #1
 803fd42:	a81b      	add	r0, sp, #108	; 0x6c
 803fd44:	931b      	str	r3, [sp, #108]	; 0x6c
 803fd46:	f000 ff3d 	bl	8040bc4 <__match>
 803fd4a:	b910      	cbnz	r0, 803fd52 <_strtod_l+0x322>
 803fd4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd4e:	3301      	adds	r3, #1
 803fd50:	931b      	str	r3, [sp, #108]	; 0x6c
 803fd52:	f8df b274 	ldr.w	fp, [pc, #628]	; 803ffc8 <_strtod_l+0x598>
 803fd56:	f04f 0a00 	mov.w	sl, #0
 803fd5a:	e6a8      	b.n	803faae <_strtod_l+0x7e>
 803fd5c:	210a      	movs	r1, #10
 803fd5e:	fb01 3e0e 	mla	lr, r1, lr, r3
 803fd62:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 803fd66:	e7b8      	b.n	803fcda <_strtod_l+0x2aa>
 803fd68:	46be      	mov	lr, r7
 803fd6a:	e7c8      	b.n	803fcfe <_strtod_l+0x2ce>
 803fd6c:	2b69      	cmp	r3, #105	; 0x69
 803fd6e:	d0de      	beq.n	803fd2e <_strtod_l+0x2fe>
 803fd70:	2b6e      	cmp	r3, #110	; 0x6e
 803fd72:	f47f aeba 	bne.w	803faea <_strtod_l+0xba>
 803fd76:	4990      	ldr	r1, [pc, #576]	; (803ffb8 <_strtod_l+0x588>)
 803fd78:	a81b      	add	r0, sp, #108	; 0x6c
 803fd7a:	f000 ff23 	bl	8040bc4 <__match>
 803fd7e:	2800      	cmp	r0, #0
 803fd80:	f43f aeb3 	beq.w	803faea <_strtod_l+0xba>
 803fd84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 803fd86:	781b      	ldrb	r3, [r3, #0]
 803fd88:	2b28      	cmp	r3, #40	; 0x28
 803fd8a:	d10e      	bne.n	803fdaa <_strtod_l+0x37a>
 803fd8c:	aa1e      	add	r2, sp, #120	; 0x78
 803fd8e:	498b      	ldr	r1, [pc, #556]	; (803ffbc <_strtod_l+0x58c>)
 803fd90:	a81b      	add	r0, sp, #108	; 0x6c
 803fd92:	f000 ff2b 	bl	8040bec <__hexnan>
 803fd96:	2805      	cmp	r0, #5
 803fd98:	d107      	bne.n	803fdaa <_strtod_l+0x37a>
 803fd9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 803fd9c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 803fda0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 803fda4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 803fda8:	e681      	b.n	803faae <_strtod_l+0x7e>
 803fdaa:	f8df b224 	ldr.w	fp, [pc, #548]	; 803ffd0 <_strtod_l+0x5a0>
 803fdae:	e7d2      	b.n	803fd56 <_strtod_l+0x326>
 803fdb0:	ebae 0302 	sub.w	r3, lr, r2
 803fdb4:	9306      	str	r3, [sp, #24]
 803fdb6:	9b05      	ldr	r3, [sp, #20]
 803fdb8:	9807      	ldr	r0, [sp, #28]
 803fdba:	2b00      	cmp	r3, #0
 803fdbc:	bf08      	it	eq
 803fdbe:	4623      	moveq	r3, r4
 803fdc0:	2c10      	cmp	r4, #16
 803fdc2:	9305      	str	r3, [sp, #20]
 803fdc4:	46a0      	mov	r8, r4
 803fdc6:	bfa8      	it	ge
 803fdc8:	f04f 0810 	movge.w	r8, #16
 803fdcc:	f7e0 fbd2 	bl	8020574 <__aeabi_ui2d>
 803fdd0:	2c09      	cmp	r4, #9
 803fdd2:	4682      	mov	sl, r0
 803fdd4:	468b      	mov	fp, r1
 803fdd6:	dc13      	bgt.n	803fe00 <_strtod_l+0x3d0>
 803fdd8:	9b06      	ldr	r3, [sp, #24]
 803fdda:	2b00      	cmp	r3, #0
 803fddc:	f43f ae67 	beq.w	803faae <_strtod_l+0x7e>
 803fde0:	9b06      	ldr	r3, [sp, #24]
 803fde2:	dd7a      	ble.n	803feda <_strtod_l+0x4aa>
 803fde4:	2b16      	cmp	r3, #22
 803fde6:	dc61      	bgt.n	803feac <_strtod_l+0x47c>
 803fde8:	4a75      	ldr	r2, [pc, #468]	; (803ffc0 <_strtod_l+0x590>)
 803fdea:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 803fdee:	e9de 0100 	ldrd	r0, r1, [lr]
 803fdf2:	4652      	mov	r2, sl
 803fdf4:	465b      	mov	r3, fp
 803fdf6:	f7e0 fc37 	bl	8020668 <__aeabi_dmul>
 803fdfa:	4682      	mov	sl, r0
 803fdfc:	468b      	mov	fp, r1
 803fdfe:	e656      	b.n	803faae <_strtod_l+0x7e>
 803fe00:	4b6f      	ldr	r3, [pc, #444]	; (803ffc0 <_strtod_l+0x590>)
 803fe02:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 803fe06:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 803fe0a:	f7e0 fc2d 	bl	8020668 <__aeabi_dmul>
 803fe0e:	4606      	mov	r6, r0
 803fe10:	4628      	mov	r0, r5
 803fe12:	460f      	mov	r7, r1
 803fe14:	f7e0 fbae 	bl	8020574 <__aeabi_ui2d>
 803fe18:	4602      	mov	r2, r0
 803fe1a:	460b      	mov	r3, r1
 803fe1c:	4630      	mov	r0, r6
 803fe1e:	4639      	mov	r1, r7
 803fe20:	f7e0 fa6c 	bl	80202fc <__adddf3>
 803fe24:	2c0f      	cmp	r4, #15
 803fe26:	4682      	mov	sl, r0
 803fe28:	468b      	mov	fp, r1
 803fe2a:	ddd5      	ble.n	803fdd8 <_strtod_l+0x3a8>
 803fe2c:	9b06      	ldr	r3, [sp, #24]
 803fe2e:	eba4 0808 	sub.w	r8, r4, r8
 803fe32:	4498      	add	r8, r3
 803fe34:	f1b8 0f00 	cmp.w	r8, #0
 803fe38:	f340 8096 	ble.w	803ff68 <_strtod_l+0x538>
 803fe3c:	f018 030f 	ands.w	r3, r8, #15
 803fe40:	d00a      	beq.n	803fe58 <_strtod_l+0x428>
 803fe42:	495f      	ldr	r1, [pc, #380]	; (803ffc0 <_strtod_l+0x590>)
 803fe44:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 803fe48:	4652      	mov	r2, sl
 803fe4a:	465b      	mov	r3, fp
 803fe4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 803fe50:	f7e0 fc0a 	bl	8020668 <__aeabi_dmul>
 803fe54:	4682      	mov	sl, r0
 803fe56:	468b      	mov	fp, r1
 803fe58:	f038 080f 	bics.w	r8, r8, #15
 803fe5c:	d073      	beq.n	803ff46 <_strtod_l+0x516>
 803fe5e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 803fe62:	dd47      	ble.n	803fef4 <_strtod_l+0x4c4>
 803fe64:	2400      	movs	r4, #0
 803fe66:	46a0      	mov	r8, r4
 803fe68:	9407      	str	r4, [sp, #28]
 803fe6a:	9405      	str	r4, [sp, #20]
 803fe6c:	2322      	movs	r3, #34	; 0x22
 803fe6e:	f8df b158 	ldr.w	fp, [pc, #344]	; 803ffc8 <_strtod_l+0x598>
 803fe72:	f8c9 3000 	str.w	r3, [r9]
 803fe76:	f04f 0a00 	mov.w	sl, #0
 803fe7a:	9b07      	ldr	r3, [sp, #28]
 803fe7c:	2b00      	cmp	r3, #0
 803fe7e:	f43f ae16 	beq.w	803faae <_strtod_l+0x7e>
 803fe82:	991c      	ldr	r1, [sp, #112]	; 0x70
 803fe84:	4648      	mov	r0, r9
 803fe86:	f000 ff89 	bl	8040d9c <_Bfree>
 803fe8a:	9905      	ldr	r1, [sp, #20]
 803fe8c:	4648      	mov	r0, r9
 803fe8e:	f000 ff85 	bl	8040d9c <_Bfree>
 803fe92:	4641      	mov	r1, r8
 803fe94:	4648      	mov	r0, r9
 803fe96:	f000 ff81 	bl	8040d9c <_Bfree>
 803fe9a:	9907      	ldr	r1, [sp, #28]
 803fe9c:	4648      	mov	r0, r9
 803fe9e:	f000 ff7d 	bl	8040d9c <_Bfree>
 803fea2:	4621      	mov	r1, r4
 803fea4:	4648      	mov	r0, r9
 803fea6:	f000 ff79 	bl	8040d9c <_Bfree>
 803feaa:	e600      	b.n	803faae <_strtod_l+0x7e>
 803feac:	9a06      	ldr	r2, [sp, #24]
 803feae:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 803feb2:	4293      	cmp	r3, r2
 803feb4:	dbba      	blt.n	803fe2c <_strtod_l+0x3fc>
 803feb6:	4d42      	ldr	r5, [pc, #264]	; (803ffc0 <_strtod_l+0x590>)
 803feb8:	f1c4 040f 	rsb	r4, r4, #15
 803febc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 803fec0:	4652      	mov	r2, sl
 803fec2:	465b      	mov	r3, fp
 803fec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 803fec8:	f7e0 fbce 	bl	8020668 <__aeabi_dmul>
 803fecc:	9b06      	ldr	r3, [sp, #24]
 803fece:	1b1c      	subs	r4, r3, r4
 803fed0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 803fed4:	e9d5 2300 	ldrd	r2, r3, [r5]
 803fed8:	e78d      	b.n	803fdf6 <_strtod_l+0x3c6>
 803feda:	f113 0f16 	cmn.w	r3, #22
 803fede:	dba5      	blt.n	803fe2c <_strtod_l+0x3fc>
 803fee0:	4a37      	ldr	r2, [pc, #220]	; (803ffc0 <_strtod_l+0x590>)
 803fee2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 803fee6:	e9d2 2300 	ldrd	r2, r3, [r2]
 803feea:	4650      	mov	r0, sl
 803feec:	4659      	mov	r1, fp
 803feee:	f7e0 fce5 	bl	80208bc <__aeabi_ddiv>
 803fef2:	e782      	b.n	803fdfa <_strtod_l+0x3ca>
 803fef4:	2300      	movs	r3, #0
 803fef6:	4e33      	ldr	r6, [pc, #204]	; (803ffc4 <_strtod_l+0x594>)
 803fef8:	ea4f 1828 	mov.w	r8, r8, asr #4
 803fefc:	4650      	mov	r0, sl
 803fefe:	4659      	mov	r1, fp
 803ff00:	461d      	mov	r5, r3
 803ff02:	f1b8 0f01 	cmp.w	r8, #1
 803ff06:	dc21      	bgt.n	803ff4c <_strtod_l+0x51c>
 803ff08:	b10b      	cbz	r3, 803ff0e <_strtod_l+0x4de>
 803ff0a:	4682      	mov	sl, r0
 803ff0c:	468b      	mov	fp, r1
 803ff0e:	4b2d      	ldr	r3, [pc, #180]	; (803ffc4 <_strtod_l+0x594>)
 803ff10:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 803ff14:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 803ff18:	4652      	mov	r2, sl
 803ff1a:	465b      	mov	r3, fp
 803ff1c:	e9d5 0100 	ldrd	r0, r1, [r5]
 803ff20:	f7e0 fba2 	bl	8020668 <__aeabi_dmul>
 803ff24:	4b28      	ldr	r3, [pc, #160]	; (803ffc8 <_strtod_l+0x598>)
 803ff26:	460a      	mov	r2, r1
 803ff28:	400b      	ands	r3, r1
 803ff2a:	4928      	ldr	r1, [pc, #160]	; (803ffcc <_strtod_l+0x59c>)
 803ff2c:	428b      	cmp	r3, r1
 803ff2e:	4682      	mov	sl, r0
 803ff30:	d898      	bhi.n	803fe64 <_strtod_l+0x434>
 803ff32:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 803ff36:	428b      	cmp	r3, r1
 803ff38:	bf86      	itte	hi
 803ff3a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 803ffd4 <_strtod_l+0x5a4>
 803ff3e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 803ff42:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 803ff46:	2300      	movs	r3, #0
 803ff48:	9304      	str	r3, [sp, #16]
 803ff4a:	e077      	b.n	804003c <_strtod_l+0x60c>
 803ff4c:	f018 0f01 	tst.w	r8, #1
 803ff50:	d006      	beq.n	803ff60 <_strtod_l+0x530>
 803ff52:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 803ff56:	e9d3 2300 	ldrd	r2, r3, [r3]
 803ff5a:	f7e0 fb85 	bl	8020668 <__aeabi_dmul>
 803ff5e:	2301      	movs	r3, #1
 803ff60:	3501      	adds	r5, #1
 803ff62:	ea4f 0868 	mov.w	r8, r8, asr #1
 803ff66:	e7cc      	b.n	803ff02 <_strtod_l+0x4d2>
 803ff68:	d0ed      	beq.n	803ff46 <_strtod_l+0x516>
 803ff6a:	f1c8 0800 	rsb	r8, r8, #0
 803ff6e:	f018 020f 	ands.w	r2, r8, #15
 803ff72:	d00a      	beq.n	803ff8a <_strtod_l+0x55a>
 803ff74:	4b12      	ldr	r3, [pc, #72]	; (803ffc0 <_strtod_l+0x590>)
 803ff76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 803ff7a:	4650      	mov	r0, sl
 803ff7c:	4659      	mov	r1, fp
 803ff7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 803ff82:	f7e0 fc9b 	bl	80208bc <__aeabi_ddiv>
 803ff86:	4682      	mov	sl, r0
 803ff88:	468b      	mov	fp, r1
 803ff8a:	ea5f 1828 	movs.w	r8, r8, asr #4
 803ff8e:	d0da      	beq.n	803ff46 <_strtod_l+0x516>
 803ff90:	f1b8 0f1f 	cmp.w	r8, #31
 803ff94:	dd20      	ble.n	803ffd8 <_strtod_l+0x5a8>
 803ff96:	2400      	movs	r4, #0
 803ff98:	46a0      	mov	r8, r4
 803ff9a:	9407      	str	r4, [sp, #28]
 803ff9c:	9405      	str	r4, [sp, #20]
 803ff9e:	2322      	movs	r3, #34	; 0x22
 803ffa0:	f04f 0a00 	mov.w	sl, #0
 803ffa4:	f04f 0b00 	mov.w	fp, #0
 803ffa8:	f8c9 3000 	str.w	r3, [r9]
 803ffac:	e765      	b.n	803fe7a <_strtod_l+0x44a>
 803ffae:	bf00      	nop
 803ffb0:	08056260 	.word	0x08056260
 803ffb4:	08056263 	.word	0x08056263
 803ffb8:	08056269 	.word	0x08056269
 803ffbc:	08056280 	.word	0x08056280
 803ffc0:	080562f8 	.word	0x080562f8
 803ffc4:	080562d0 	.word	0x080562d0
 803ffc8:	7ff00000 	.word	0x7ff00000
 803ffcc:	7ca00000 	.word	0x7ca00000
 803ffd0:	fff80000 	.word	0xfff80000
 803ffd4:	7fefffff 	.word	0x7fefffff
 803ffd8:	f018 0310 	ands.w	r3, r8, #16
 803ffdc:	bf18      	it	ne
 803ffde:	236a      	movne	r3, #106	; 0x6a
 803ffe0:	4da0      	ldr	r5, [pc, #640]	; (8040264 <_strtod_l+0x834>)
 803ffe2:	9304      	str	r3, [sp, #16]
 803ffe4:	4650      	mov	r0, sl
 803ffe6:	4659      	mov	r1, fp
 803ffe8:	2300      	movs	r3, #0
 803ffea:	f1b8 0f00 	cmp.w	r8, #0
 803ffee:	f300 810a 	bgt.w	8040206 <_strtod_l+0x7d6>
 803fff2:	b10b      	cbz	r3, 803fff8 <_strtod_l+0x5c8>
 803fff4:	4682      	mov	sl, r0
 803fff6:	468b      	mov	fp, r1
 803fff8:	9b04      	ldr	r3, [sp, #16]
 803fffa:	b1bb      	cbz	r3, 804002c <_strtod_l+0x5fc>
 803fffc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8040000:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8040004:	2b00      	cmp	r3, #0
 8040006:	4659      	mov	r1, fp
 8040008:	dd10      	ble.n	804002c <_strtod_l+0x5fc>
 804000a:	2b1f      	cmp	r3, #31
 804000c:	f340 8107 	ble.w	804021e <_strtod_l+0x7ee>
 8040010:	2b34      	cmp	r3, #52	; 0x34
 8040012:	bfde      	ittt	le
 8040014:	3b20      	suble	r3, #32
 8040016:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 804001a:	fa02 f303 	lslle.w	r3, r2, r3
 804001e:	f04f 0a00 	mov.w	sl, #0
 8040022:	bfcc      	ite	gt
 8040024:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8040028:	ea03 0b01 	andle.w	fp, r3, r1
 804002c:	2200      	movs	r2, #0
 804002e:	2300      	movs	r3, #0
 8040030:	4650      	mov	r0, sl
 8040032:	4659      	mov	r1, fp
 8040034:	f7e0 fd80 	bl	8020b38 <__aeabi_dcmpeq>
 8040038:	2800      	cmp	r0, #0
 804003a:	d1ac      	bne.n	803ff96 <_strtod_l+0x566>
 804003c:	9b07      	ldr	r3, [sp, #28]
 804003e:	9300      	str	r3, [sp, #0]
 8040040:	9a05      	ldr	r2, [sp, #20]
 8040042:	9908      	ldr	r1, [sp, #32]
 8040044:	4623      	mov	r3, r4
 8040046:	4648      	mov	r0, r9
 8040048:	f000 fefa 	bl	8040e40 <__s2b>
 804004c:	9007      	str	r0, [sp, #28]
 804004e:	2800      	cmp	r0, #0
 8040050:	f43f af08 	beq.w	803fe64 <_strtod_l+0x434>
 8040054:	9a06      	ldr	r2, [sp, #24]
 8040056:	9b06      	ldr	r3, [sp, #24]
 8040058:	2a00      	cmp	r2, #0
 804005a:	f1c3 0300 	rsb	r3, r3, #0
 804005e:	bfa8      	it	ge
 8040060:	2300      	movge	r3, #0
 8040062:	930e      	str	r3, [sp, #56]	; 0x38
 8040064:	2400      	movs	r4, #0
 8040066:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 804006a:	9316      	str	r3, [sp, #88]	; 0x58
 804006c:	46a0      	mov	r8, r4
 804006e:	9b07      	ldr	r3, [sp, #28]
 8040070:	4648      	mov	r0, r9
 8040072:	6859      	ldr	r1, [r3, #4]
 8040074:	f000 fe5e 	bl	8040d34 <_Balloc>
 8040078:	9005      	str	r0, [sp, #20]
 804007a:	2800      	cmp	r0, #0
 804007c:	f43f aef6 	beq.w	803fe6c <_strtod_l+0x43c>
 8040080:	9b07      	ldr	r3, [sp, #28]
 8040082:	691a      	ldr	r2, [r3, #16]
 8040084:	3202      	adds	r2, #2
 8040086:	f103 010c 	add.w	r1, r3, #12
 804008a:	0092      	lsls	r2, r2, #2
 804008c:	300c      	adds	r0, #12
 804008e:	f7ff fc52 	bl	803f936 <memcpy>
 8040092:	aa1e      	add	r2, sp, #120	; 0x78
 8040094:	a91d      	add	r1, sp, #116	; 0x74
 8040096:	ec4b ab10 	vmov	d0, sl, fp
 804009a:	4648      	mov	r0, r9
 804009c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80400a0:	f001 f98a 	bl	80413b8 <__d2b>
 80400a4:	901c      	str	r0, [sp, #112]	; 0x70
 80400a6:	2800      	cmp	r0, #0
 80400a8:	f43f aee0 	beq.w	803fe6c <_strtod_l+0x43c>
 80400ac:	2101      	movs	r1, #1
 80400ae:	4648      	mov	r0, r9
 80400b0:	f000 ff52 	bl	8040f58 <__i2b>
 80400b4:	4680      	mov	r8, r0
 80400b6:	2800      	cmp	r0, #0
 80400b8:	f43f aed8 	beq.w	803fe6c <_strtod_l+0x43c>
 80400bc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80400be:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80400c0:	2e00      	cmp	r6, #0
 80400c2:	bfab      	itete	ge
 80400c4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80400c6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80400c8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80400ca:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80400cc:	bfac      	ite	ge
 80400ce:	18f7      	addge	r7, r6, r3
 80400d0:	1b9d      	sublt	r5, r3, r6
 80400d2:	9b04      	ldr	r3, [sp, #16]
 80400d4:	1af6      	subs	r6, r6, r3
 80400d6:	4416      	add	r6, r2
 80400d8:	4b63      	ldr	r3, [pc, #396]	; (8040268 <_strtod_l+0x838>)
 80400da:	3e01      	subs	r6, #1
 80400dc:	429e      	cmp	r6, r3
 80400de:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80400e2:	f280 80af 	bge.w	8040244 <_strtod_l+0x814>
 80400e6:	1b9b      	subs	r3, r3, r6
 80400e8:	2b1f      	cmp	r3, #31
 80400ea:	eba2 0203 	sub.w	r2, r2, r3
 80400ee:	f04f 0101 	mov.w	r1, #1
 80400f2:	f300 809b 	bgt.w	804022c <_strtod_l+0x7fc>
 80400f6:	fa01 f303 	lsl.w	r3, r1, r3
 80400fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80400fc:	2300      	movs	r3, #0
 80400fe:	930a      	str	r3, [sp, #40]	; 0x28
 8040100:	18be      	adds	r6, r7, r2
 8040102:	9b04      	ldr	r3, [sp, #16]
 8040104:	42b7      	cmp	r7, r6
 8040106:	4415      	add	r5, r2
 8040108:	441d      	add	r5, r3
 804010a:	463b      	mov	r3, r7
 804010c:	bfa8      	it	ge
 804010e:	4633      	movge	r3, r6
 8040110:	42ab      	cmp	r3, r5
 8040112:	bfa8      	it	ge
 8040114:	462b      	movge	r3, r5
 8040116:	2b00      	cmp	r3, #0
 8040118:	bfc2      	ittt	gt
 804011a:	1af6      	subgt	r6, r6, r3
 804011c:	1aed      	subgt	r5, r5, r3
 804011e:	1aff      	subgt	r7, r7, r3
 8040120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8040122:	b1bb      	cbz	r3, 8040154 <_strtod_l+0x724>
 8040124:	4641      	mov	r1, r8
 8040126:	461a      	mov	r2, r3
 8040128:	4648      	mov	r0, r9
 804012a:	f000 ffb5 	bl	8041098 <__pow5mult>
 804012e:	4680      	mov	r8, r0
 8040130:	2800      	cmp	r0, #0
 8040132:	f43f ae9b 	beq.w	803fe6c <_strtod_l+0x43c>
 8040136:	4601      	mov	r1, r0
 8040138:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 804013a:	4648      	mov	r0, r9
 804013c:	f000 ff15 	bl	8040f6a <__multiply>
 8040140:	900c      	str	r0, [sp, #48]	; 0x30
 8040142:	2800      	cmp	r0, #0
 8040144:	f43f ae92 	beq.w	803fe6c <_strtod_l+0x43c>
 8040148:	991c      	ldr	r1, [sp, #112]	; 0x70
 804014a:	4648      	mov	r0, r9
 804014c:	f000 fe26 	bl	8040d9c <_Bfree>
 8040150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040152:	931c      	str	r3, [sp, #112]	; 0x70
 8040154:	2e00      	cmp	r6, #0
 8040156:	dc7a      	bgt.n	804024e <_strtod_l+0x81e>
 8040158:	9b06      	ldr	r3, [sp, #24]
 804015a:	2b00      	cmp	r3, #0
 804015c:	dd08      	ble.n	8040170 <_strtod_l+0x740>
 804015e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8040160:	9905      	ldr	r1, [sp, #20]
 8040162:	4648      	mov	r0, r9
 8040164:	f000 ff98 	bl	8041098 <__pow5mult>
 8040168:	9005      	str	r0, [sp, #20]
 804016a:	2800      	cmp	r0, #0
 804016c:	f43f ae7e 	beq.w	803fe6c <_strtod_l+0x43c>
 8040170:	2d00      	cmp	r5, #0
 8040172:	dd08      	ble.n	8040186 <_strtod_l+0x756>
 8040174:	462a      	mov	r2, r5
 8040176:	9905      	ldr	r1, [sp, #20]
 8040178:	4648      	mov	r0, r9
 804017a:	f000 ffdb 	bl	8041134 <__lshift>
 804017e:	9005      	str	r0, [sp, #20]
 8040180:	2800      	cmp	r0, #0
 8040182:	f43f ae73 	beq.w	803fe6c <_strtod_l+0x43c>
 8040186:	2f00      	cmp	r7, #0
 8040188:	dd08      	ble.n	804019c <_strtod_l+0x76c>
 804018a:	4641      	mov	r1, r8
 804018c:	463a      	mov	r2, r7
 804018e:	4648      	mov	r0, r9
 8040190:	f000 ffd0 	bl	8041134 <__lshift>
 8040194:	4680      	mov	r8, r0
 8040196:	2800      	cmp	r0, #0
 8040198:	f43f ae68 	beq.w	803fe6c <_strtod_l+0x43c>
 804019c:	9a05      	ldr	r2, [sp, #20]
 804019e:	991c      	ldr	r1, [sp, #112]	; 0x70
 80401a0:	4648      	mov	r0, r9
 80401a2:	f001 f835 	bl	8041210 <__mdiff>
 80401a6:	4604      	mov	r4, r0
 80401a8:	2800      	cmp	r0, #0
 80401aa:	f43f ae5f 	beq.w	803fe6c <_strtod_l+0x43c>
 80401ae:	68c3      	ldr	r3, [r0, #12]
 80401b0:	930c      	str	r3, [sp, #48]	; 0x30
 80401b2:	2300      	movs	r3, #0
 80401b4:	60c3      	str	r3, [r0, #12]
 80401b6:	4641      	mov	r1, r8
 80401b8:	f001 f810 	bl	80411dc <__mcmp>
 80401bc:	2800      	cmp	r0, #0
 80401be:	da55      	bge.n	804026c <_strtod_l+0x83c>
 80401c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80401c2:	b9e3      	cbnz	r3, 80401fe <_strtod_l+0x7ce>
 80401c4:	f1ba 0f00 	cmp.w	sl, #0
 80401c8:	d119      	bne.n	80401fe <_strtod_l+0x7ce>
 80401ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80401ce:	b9b3      	cbnz	r3, 80401fe <_strtod_l+0x7ce>
 80401d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80401d4:	0d1b      	lsrs	r3, r3, #20
 80401d6:	051b      	lsls	r3, r3, #20
 80401d8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80401dc:	d90f      	bls.n	80401fe <_strtod_l+0x7ce>
 80401de:	6963      	ldr	r3, [r4, #20]
 80401e0:	b913      	cbnz	r3, 80401e8 <_strtod_l+0x7b8>
 80401e2:	6923      	ldr	r3, [r4, #16]
 80401e4:	2b01      	cmp	r3, #1
 80401e6:	dd0a      	ble.n	80401fe <_strtod_l+0x7ce>
 80401e8:	4621      	mov	r1, r4
 80401ea:	2201      	movs	r2, #1
 80401ec:	4648      	mov	r0, r9
 80401ee:	f000 ffa1 	bl	8041134 <__lshift>
 80401f2:	4641      	mov	r1, r8
 80401f4:	4604      	mov	r4, r0
 80401f6:	f000 fff1 	bl	80411dc <__mcmp>
 80401fa:	2800      	cmp	r0, #0
 80401fc:	dc67      	bgt.n	80402ce <_strtod_l+0x89e>
 80401fe:	9b04      	ldr	r3, [sp, #16]
 8040200:	2b00      	cmp	r3, #0
 8040202:	d171      	bne.n	80402e8 <_strtod_l+0x8b8>
 8040204:	e63d      	b.n	803fe82 <_strtod_l+0x452>
 8040206:	f018 0f01 	tst.w	r8, #1
 804020a:	d004      	beq.n	8040216 <_strtod_l+0x7e6>
 804020c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8040210:	f7e0 fa2a 	bl	8020668 <__aeabi_dmul>
 8040214:	2301      	movs	r3, #1
 8040216:	ea4f 0868 	mov.w	r8, r8, asr #1
 804021a:	3508      	adds	r5, #8
 804021c:	e6e5      	b.n	803ffea <_strtod_l+0x5ba>
 804021e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040222:	fa02 f303 	lsl.w	r3, r2, r3
 8040226:	ea03 0a0a 	and.w	sl, r3, sl
 804022a:	e6ff      	b.n	804002c <_strtod_l+0x5fc>
 804022c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8040230:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8040234:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8040238:	36e2      	adds	r6, #226	; 0xe2
 804023a:	fa01 f306 	lsl.w	r3, r1, r6
 804023e:	930a      	str	r3, [sp, #40]	; 0x28
 8040240:	910f      	str	r1, [sp, #60]	; 0x3c
 8040242:	e75d      	b.n	8040100 <_strtod_l+0x6d0>
 8040244:	2300      	movs	r3, #0
 8040246:	930a      	str	r3, [sp, #40]	; 0x28
 8040248:	2301      	movs	r3, #1
 804024a:	930f      	str	r3, [sp, #60]	; 0x3c
 804024c:	e758      	b.n	8040100 <_strtod_l+0x6d0>
 804024e:	4632      	mov	r2, r6
 8040250:	991c      	ldr	r1, [sp, #112]	; 0x70
 8040252:	4648      	mov	r0, r9
 8040254:	f000 ff6e 	bl	8041134 <__lshift>
 8040258:	901c      	str	r0, [sp, #112]	; 0x70
 804025a:	2800      	cmp	r0, #0
 804025c:	f47f af7c 	bne.w	8040158 <_strtod_l+0x728>
 8040260:	e604      	b.n	803fe6c <_strtod_l+0x43c>
 8040262:	bf00      	nop
 8040264:	08056298 	.word	0x08056298
 8040268:	fffffc02 	.word	0xfffffc02
 804026c:	465d      	mov	r5, fp
 804026e:	f040 8086 	bne.w	804037e <_strtod_l+0x94e>
 8040272:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8040274:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8040278:	b32a      	cbz	r2, 80402c6 <_strtod_l+0x896>
 804027a:	4aaf      	ldr	r2, [pc, #700]	; (8040538 <_strtod_l+0xb08>)
 804027c:	4293      	cmp	r3, r2
 804027e:	d153      	bne.n	8040328 <_strtod_l+0x8f8>
 8040280:	9b04      	ldr	r3, [sp, #16]
 8040282:	4650      	mov	r0, sl
 8040284:	b1d3      	cbz	r3, 80402bc <_strtod_l+0x88c>
 8040286:	4aad      	ldr	r2, [pc, #692]	; (804053c <_strtod_l+0xb0c>)
 8040288:	402a      	ands	r2, r5
 804028a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 804028e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8040292:	d816      	bhi.n	80402c2 <_strtod_l+0x892>
 8040294:	0d12      	lsrs	r2, r2, #20
 8040296:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 804029a:	fa01 f303 	lsl.w	r3, r1, r3
 804029e:	4298      	cmp	r0, r3
 80402a0:	d142      	bne.n	8040328 <_strtod_l+0x8f8>
 80402a2:	4ba7      	ldr	r3, [pc, #668]	; (8040540 <_strtod_l+0xb10>)
 80402a4:	429d      	cmp	r5, r3
 80402a6:	d102      	bne.n	80402ae <_strtod_l+0x87e>
 80402a8:	3001      	adds	r0, #1
 80402aa:	f43f addf 	beq.w	803fe6c <_strtod_l+0x43c>
 80402ae:	4ba3      	ldr	r3, [pc, #652]	; (804053c <_strtod_l+0xb0c>)
 80402b0:	402b      	ands	r3, r5
 80402b2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80402b6:	f04f 0a00 	mov.w	sl, #0
 80402ba:	e7a0      	b.n	80401fe <_strtod_l+0x7ce>
 80402bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80402c0:	e7ed      	b.n	804029e <_strtod_l+0x86e>
 80402c2:	460b      	mov	r3, r1
 80402c4:	e7eb      	b.n	804029e <_strtod_l+0x86e>
 80402c6:	bb7b      	cbnz	r3, 8040328 <_strtod_l+0x8f8>
 80402c8:	f1ba 0f00 	cmp.w	sl, #0
 80402cc:	d12c      	bne.n	8040328 <_strtod_l+0x8f8>
 80402ce:	9904      	ldr	r1, [sp, #16]
 80402d0:	4a9a      	ldr	r2, [pc, #616]	; (804053c <_strtod_l+0xb0c>)
 80402d2:	465b      	mov	r3, fp
 80402d4:	b1f1      	cbz	r1, 8040314 <_strtod_l+0x8e4>
 80402d6:	ea02 010b 	and.w	r1, r2, fp
 80402da:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80402de:	dc19      	bgt.n	8040314 <_strtod_l+0x8e4>
 80402e0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80402e4:	f77f ae5b 	ble.w	803ff9e <_strtod_l+0x56e>
 80402e8:	4a96      	ldr	r2, [pc, #600]	; (8040544 <_strtod_l+0xb14>)
 80402ea:	2300      	movs	r3, #0
 80402ec:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80402f0:	4650      	mov	r0, sl
 80402f2:	4659      	mov	r1, fp
 80402f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80402f8:	f7e0 f9b6 	bl	8020668 <__aeabi_dmul>
 80402fc:	4682      	mov	sl, r0
 80402fe:	468b      	mov	fp, r1
 8040300:	2900      	cmp	r1, #0
 8040302:	f47f adbe 	bne.w	803fe82 <_strtod_l+0x452>
 8040306:	2800      	cmp	r0, #0
 8040308:	f47f adbb 	bne.w	803fe82 <_strtod_l+0x452>
 804030c:	2322      	movs	r3, #34	; 0x22
 804030e:	f8c9 3000 	str.w	r3, [r9]
 8040312:	e5b6      	b.n	803fe82 <_strtod_l+0x452>
 8040314:	4013      	ands	r3, r2
 8040316:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 804031a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 804031e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8040322:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8040326:	e76a      	b.n	80401fe <_strtod_l+0x7ce>
 8040328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804032a:	b193      	cbz	r3, 8040352 <_strtod_l+0x922>
 804032c:	422b      	tst	r3, r5
 804032e:	f43f af66 	beq.w	80401fe <_strtod_l+0x7ce>
 8040332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8040334:	9a04      	ldr	r2, [sp, #16]
 8040336:	4650      	mov	r0, sl
 8040338:	4659      	mov	r1, fp
 804033a:	b173      	cbz	r3, 804035a <_strtod_l+0x92a>
 804033c:	f7ff fb5a 	bl	803f9f4 <sulp>
 8040340:	4602      	mov	r2, r0
 8040342:	460b      	mov	r3, r1
 8040344:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8040348:	f7df ffd8 	bl	80202fc <__adddf3>
 804034c:	4682      	mov	sl, r0
 804034e:	468b      	mov	fp, r1
 8040350:	e755      	b.n	80401fe <_strtod_l+0x7ce>
 8040352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8040354:	ea13 0f0a 	tst.w	r3, sl
 8040358:	e7e9      	b.n	804032e <_strtod_l+0x8fe>
 804035a:	f7ff fb4b 	bl	803f9f4 <sulp>
 804035e:	4602      	mov	r2, r0
 8040360:	460b      	mov	r3, r1
 8040362:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8040366:	f7df ffc7 	bl	80202f8 <__aeabi_dsub>
 804036a:	2200      	movs	r2, #0
 804036c:	2300      	movs	r3, #0
 804036e:	4682      	mov	sl, r0
 8040370:	468b      	mov	fp, r1
 8040372:	f7e0 fbe1 	bl	8020b38 <__aeabi_dcmpeq>
 8040376:	2800      	cmp	r0, #0
 8040378:	f47f ae11 	bne.w	803ff9e <_strtod_l+0x56e>
 804037c:	e73f      	b.n	80401fe <_strtod_l+0x7ce>
 804037e:	4641      	mov	r1, r8
 8040380:	4620      	mov	r0, r4
 8040382:	f001 f868 	bl	8041456 <__ratio>
 8040386:	ec57 6b10 	vmov	r6, r7, d0
 804038a:	2200      	movs	r2, #0
 804038c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8040390:	ee10 0a10 	vmov	r0, s0
 8040394:	4639      	mov	r1, r7
 8040396:	f7e0 fbe3 	bl	8020b60 <__aeabi_dcmple>
 804039a:	2800      	cmp	r0, #0
 804039c:	d077      	beq.n	804048e <_strtod_l+0xa5e>
 804039e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80403a0:	2b00      	cmp	r3, #0
 80403a2:	d04a      	beq.n	804043a <_strtod_l+0xa0a>
 80403a4:	4b68      	ldr	r3, [pc, #416]	; (8040548 <_strtod_l+0xb18>)
 80403a6:	2200      	movs	r2, #0
 80403a8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80403ac:	4f66      	ldr	r7, [pc, #408]	; (8040548 <_strtod_l+0xb18>)
 80403ae:	2600      	movs	r6, #0
 80403b0:	4b62      	ldr	r3, [pc, #392]	; (804053c <_strtod_l+0xb0c>)
 80403b2:	402b      	ands	r3, r5
 80403b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80403b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80403b8:	4b64      	ldr	r3, [pc, #400]	; (804054c <_strtod_l+0xb1c>)
 80403ba:	429a      	cmp	r2, r3
 80403bc:	f040 80ce 	bne.w	804055c <_strtod_l+0xb2c>
 80403c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80403c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80403c8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80403cc:	ec4b ab10 	vmov	d0, sl, fp
 80403d0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80403d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80403d8:	f000 ff78 	bl	80412cc <__ulp>
 80403dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80403e0:	ec53 2b10 	vmov	r2, r3, d0
 80403e4:	f7e0 f940 	bl	8020668 <__aeabi_dmul>
 80403e8:	4652      	mov	r2, sl
 80403ea:	465b      	mov	r3, fp
 80403ec:	f7df ff86 	bl	80202fc <__adddf3>
 80403f0:	460b      	mov	r3, r1
 80403f2:	4952      	ldr	r1, [pc, #328]	; (804053c <_strtod_l+0xb0c>)
 80403f4:	4a56      	ldr	r2, [pc, #344]	; (8040550 <_strtod_l+0xb20>)
 80403f6:	4019      	ands	r1, r3
 80403f8:	4291      	cmp	r1, r2
 80403fa:	4682      	mov	sl, r0
 80403fc:	d95b      	bls.n	80404b6 <_strtod_l+0xa86>
 80403fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8040400:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8040404:	4293      	cmp	r3, r2
 8040406:	d103      	bne.n	8040410 <_strtod_l+0x9e0>
 8040408:	9b08      	ldr	r3, [sp, #32]
 804040a:	3301      	adds	r3, #1
 804040c:	f43f ad2e 	beq.w	803fe6c <_strtod_l+0x43c>
 8040410:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8040540 <_strtod_l+0xb10>
 8040414:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8040418:	991c      	ldr	r1, [sp, #112]	; 0x70
 804041a:	4648      	mov	r0, r9
 804041c:	f000 fcbe 	bl	8040d9c <_Bfree>
 8040420:	9905      	ldr	r1, [sp, #20]
 8040422:	4648      	mov	r0, r9
 8040424:	f000 fcba 	bl	8040d9c <_Bfree>
 8040428:	4641      	mov	r1, r8
 804042a:	4648      	mov	r0, r9
 804042c:	f000 fcb6 	bl	8040d9c <_Bfree>
 8040430:	4621      	mov	r1, r4
 8040432:	4648      	mov	r0, r9
 8040434:	f000 fcb2 	bl	8040d9c <_Bfree>
 8040438:	e619      	b.n	804006e <_strtod_l+0x63e>
 804043a:	f1ba 0f00 	cmp.w	sl, #0
 804043e:	d11a      	bne.n	8040476 <_strtod_l+0xa46>
 8040440:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8040444:	b9eb      	cbnz	r3, 8040482 <_strtod_l+0xa52>
 8040446:	2200      	movs	r2, #0
 8040448:	4b3f      	ldr	r3, [pc, #252]	; (8040548 <_strtod_l+0xb18>)
 804044a:	4630      	mov	r0, r6
 804044c:	4639      	mov	r1, r7
 804044e:	f7e0 fb7d 	bl	8020b4c <__aeabi_dcmplt>
 8040452:	b9c8      	cbnz	r0, 8040488 <_strtod_l+0xa58>
 8040454:	4630      	mov	r0, r6
 8040456:	4639      	mov	r1, r7
 8040458:	2200      	movs	r2, #0
 804045a:	4b3e      	ldr	r3, [pc, #248]	; (8040554 <_strtod_l+0xb24>)
 804045c:	f7e0 f904 	bl	8020668 <__aeabi_dmul>
 8040460:	4606      	mov	r6, r0
 8040462:	460f      	mov	r7, r1
 8040464:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8040468:	9618      	str	r6, [sp, #96]	; 0x60
 804046a:	9319      	str	r3, [sp, #100]	; 0x64
 804046c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8040470:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8040474:	e79c      	b.n	80403b0 <_strtod_l+0x980>
 8040476:	f1ba 0f01 	cmp.w	sl, #1
 804047a:	d102      	bne.n	8040482 <_strtod_l+0xa52>
 804047c:	2d00      	cmp	r5, #0
 804047e:	f43f ad8e 	beq.w	803ff9e <_strtod_l+0x56e>
 8040482:	2200      	movs	r2, #0
 8040484:	4b34      	ldr	r3, [pc, #208]	; (8040558 <_strtod_l+0xb28>)
 8040486:	e78f      	b.n	80403a8 <_strtod_l+0x978>
 8040488:	2600      	movs	r6, #0
 804048a:	4f32      	ldr	r7, [pc, #200]	; (8040554 <_strtod_l+0xb24>)
 804048c:	e7ea      	b.n	8040464 <_strtod_l+0xa34>
 804048e:	4b31      	ldr	r3, [pc, #196]	; (8040554 <_strtod_l+0xb24>)
 8040490:	4630      	mov	r0, r6
 8040492:	4639      	mov	r1, r7
 8040494:	2200      	movs	r2, #0
 8040496:	f7e0 f8e7 	bl	8020668 <__aeabi_dmul>
 804049a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804049c:	4606      	mov	r6, r0
 804049e:	460f      	mov	r7, r1
 80404a0:	b933      	cbnz	r3, 80404b0 <_strtod_l+0xa80>
 80404a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80404a6:	9010      	str	r0, [sp, #64]	; 0x40
 80404a8:	9311      	str	r3, [sp, #68]	; 0x44
 80404aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80404ae:	e7df      	b.n	8040470 <_strtod_l+0xa40>
 80404b0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80404b4:	e7f9      	b.n	80404aa <_strtod_l+0xa7a>
 80404b6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80404ba:	9b04      	ldr	r3, [sp, #16]
 80404bc:	2b00      	cmp	r3, #0
 80404be:	d1ab      	bne.n	8040418 <_strtod_l+0x9e8>
 80404c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80404c4:	0d1b      	lsrs	r3, r3, #20
 80404c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80404c8:	051b      	lsls	r3, r3, #20
 80404ca:	429a      	cmp	r2, r3
 80404cc:	465d      	mov	r5, fp
 80404ce:	d1a3      	bne.n	8040418 <_strtod_l+0x9e8>
 80404d0:	4639      	mov	r1, r7
 80404d2:	4630      	mov	r0, r6
 80404d4:	f7e0 fb78 	bl	8020bc8 <__aeabi_d2iz>
 80404d8:	f7e0 f85c 	bl	8020594 <__aeabi_i2d>
 80404dc:	460b      	mov	r3, r1
 80404de:	4602      	mov	r2, r0
 80404e0:	4639      	mov	r1, r7
 80404e2:	4630      	mov	r0, r6
 80404e4:	f7df ff08 	bl	80202f8 <__aeabi_dsub>
 80404e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80404ea:	4606      	mov	r6, r0
 80404ec:	460f      	mov	r7, r1
 80404ee:	b933      	cbnz	r3, 80404fe <_strtod_l+0xace>
 80404f0:	f1ba 0f00 	cmp.w	sl, #0
 80404f4:	d103      	bne.n	80404fe <_strtod_l+0xace>
 80404f6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80404fa:	2d00      	cmp	r5, #0
 80404fc:	d06d      	beq.n	80405da <_strtod_l+0xbaa>
 80404fe:	a30a      	add	r3, pc, #40	; (adr r3, 8040528 <_strtod_l+0xaf8>)
 8040500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040504:	4630      	mov	r0, r6
 8040506:	4639      	mov	r1, r7
 8040508:	f7e0 fb20 	bl	8020b4c <__aeabi_dcmplt>
 804050c:	2800      	cmp	r0, #0
 804050e:	f47f acb8 	bne.w	803fe82 <_strtod_l+0x452>
 8040512:	a307      	add	r3, pc, #28	; (adr r3, 8040530 <_strtod_l+0xb00>)
 8040514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8040518:	4630      	mov	r0, r6
 804051a:	4639      	mov	r1, r7
 804051c:	f7e0 fb34 	bl	8020b88 <__aeabi_dcmpgt>
 8040520:	2800      	cmp	r0, #0
 8040522:	f43f af79 	beq.w	8040418 <_strtod_l+0x9e8>
 8040526:	e4ac      	b.n	803fe82 <_strtod_l+0x452>
 8040528:	94a03595 	.word	0x94a03595
 804052c:	3fdfffff 	.word	0x3fdfffff
 8040530:	35afe535 	.word	0x35afe535
 8040534:	3fe00000 	.word	0x3fe00000
 8040538:	000fffff 	.word	0x000fffff
 804053c:	7ff00000 	.word	0x7ff00000
 8040540:	7fefffff 	.word	0x7fefffff
 8040544:	39500000 	.word	0x39500000
 8040548:	3ff00000 	.word	0x3ff00000
 804054c:	7fe00000 	.word	0x7fe00000
 8040550:	7c9fffff 	.word	0x7c9fffff
 8040554:	3fe00000 	.word	0x3fe00000
 8040558:	bff00000 	.word	0xbff00000
 804055c:	9b04      	ldr	r3, [sp, #16]
 804055e:	b333      	cbz	r3, 80405ae <_strtod_l+0xb7e>
 8040560:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8040562:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8040566:	d822      	bhi.n	80405ae <_strtod_l+0xb7e>
 8040568:	a327      	add	r3, pc, #156	; (adr r3, 8040608 <_strtod_l+0xbd8>)
 804056a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804056e:	4630      	mov	r0, r6
 8040570:	4639      	mov	r1, r7
 8040572:	f7e0 faf5 	bl	8020b60 <__aeabi_dcmple>
 8040576:	b1a0      	cbz	r0, 80405a2 <_strtod_l+0xb72>
 8040578:	4639      	mov	r1, r7
 804057a:	4630      	mov	r0, r6
 804057c:	f7e0 fb4c 	bl	8020c18 <__aeabi_d2uiz>
 8040580:	2800      	cmp	r0, #0
 8040582:	bf08      	it	eq
 8040584:	2001      	moveq	r0, #1
 8040586:	f7df fff5 	bl	8020574 <__aeabi_ui2d>
 804058a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804058c:	4606      	mov	r6, r0
 804058e:	460f      	mov	r7, r1
 8040590:	bb03      	cbnz	r3, 80405d4 <_strtod_l+0xba4>
 8040592:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8040596:	9012      	str	r0, [sp, #72]	; 0x48
 8040598:	9313      	str	r3, [sp, #76]	; 0x4c
 804059a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 804059e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80405a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80405a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80405a6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80405aa:	1a9b      	subs	r3, r3, r2
 80405ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80405ae:	ed9d 0b08 	vldr	d0, [sp, #32]
 80405b2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80405b6:	f000 fe89 	bl	80412cc <__ulp>
 80405ba:	4650      	mov	r0, sl
 80405bc:	ec53 2b10 	vmov	r2, r3, d0
 80405c0:	4659      	mov	r1, fp
 80405c2:	f7e0 f851 	bl	8020668 <__aeabi_dmul>
 80405c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80405ca:	f7df fe97 	bl	80202fc <__adddf3>
 80405ce:	4682      	mov	sl, r0
 80405d0:	468b      	mov	fp, r1
 80405d2:	e772      	b.n	80404ba <_strtod_l+0xa8a>
 80405d4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80405d8:	e7df      	b.n	804059a <_strtod_l+0xb6a>
 80405da:	a30d      	add	r3, pc, #52	; (adr r3, 8040610 <_strtod_l+0xbe0>)
 80405dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80405e0:	f7e0 fab4 	bl	8020b4c <__aeabi_dcmplt>
 80405e4:	e79c      	b.n	8040520 <_strtod_l+0xaf0>
 80405e6:	2300      	movs	r3, #0
 80405e8:	930d      	str	r3, [sp, #52]	; 0x34
 80405ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80405ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80405ee:	6013      	str	r3, [r2, #0]
 80405f0:	f7ff ba61 	b.w	803fab6 <_strtod_l+0x86>
 80405f4:	2b65      	cmp	r3, #101	; 0x65
 80405f6:	f04f 0200 	mov.w	r2, #0
 80405fa:	f43f ab4e 	beq.w	803fc9a <_strtod_l+0x26a>
 80405fe:	2101      	movs	r1, #1
 8040600:	4614      	mov	r4, r2
 8040602:	9104      	str	r1, [sp, #16]
 8040604:	f7ff bacb 	b.w	803fb9e <_strtod_l+0x16e>
 8040608:	ffc00000 	.word	0xffc00000
 804060c:	41dfffff 	.word	0x41dfffff
 8040610:	94a03595 	.word	0x94a03595
 8040614:	3fcfffff 	.word	0x3fcfffff

08040618 <strtof>:
 8040618:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 804061c:	4e24      	ldr	r6, [pc, #144]	; (80406b0 <strtof+0x98>)
 804061e:	4a25      	ldr	r2, [pc, #148]	; (80406b4 <strtof+0x9c>)
 8040620:	6834      	ldr	r4, [r6, #0]
 8040622:	6a23      	ldr	r3, [r4, #32]
 8040624:	ed2d 8b02 	vpush	{d8}
 8040628:	2b00      	cmp	r3, #0
 804062a:	bf08      	it	eq
 804062c:	4613      	moveq	r3, r2
 804062e:	460a      	mov	r2, r1
 8040630:	4601      	mov	r1, r0
 8040632:	4620      	mov	r0, r4
 8040634:	f7ff f9fc 	bl	803fa30 <_strtod_l>
 8040638:	ec55 4b10 	vmov	r4, r5, d0
 804063c:	ee10 2a10 	vmov	r2, s0
 8040640:	462b      	mov	r3, r5
 8040642:	ee10 0a10 	vmov	r0, s0
 8040646:	4629      	mov	r1, r5
 8040648:	f7e0 faa8 	bl	8020b9c <__aeabi_dcmpun>
 804064c:	b130      	cbz	r0, 804065c <strtof+0x44>
 804064e:	ecbd 8b02 	vpop	{d8}
 8040652:	2000      	movs	r0, #0
 8040654:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 8040658:	f001 babe 	b.w	8041bd8 <nanf>
 804065c:	4620      	mov	r0, r4
 804065e:	4629      	mov	r1, r5
 8040660:	f7e0 fafa 	bl	8020c58 <__aeabi_d2f>
 8040664:	ee08 0a10 	vmov	s16, r0
 8040668:	eddf 7a13 	vldr	s15, [pc, #76]	; 80406b8 <strtof+0xa0>
 804066c:	eeb0 7ac8 	vabs.f32	s14, s16
 8040670:	eeb4 7a67 	vcmp.f32	s14, s15
 8040674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8040678:	dd14      	ble.n	80406a4 <strtof+0x8c>
 804067a:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 804067e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040682:	4b0e      	ldr	r3, [pc, #56]	; (80406bc <strtof+0xa4>)
 8040684:	4620      	mov	r0, r4
 8040686:	4649      	mov	r1, r9
 8040688:	f7e0 fa88 	bl	8020b9c <__aeabi_dcmpun>
 804068c:	b938      	cbnz	r0, 804069e <strtof+0x86>
 804068e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040692:	4b0a      	ldr	r3, [pc, #40]	; (80406bc <strtof+0xa4>)
 8040694:	4620      	mov	r0, r4
 8040696:	4649      	mov	r1, r9
 8040698:	f7e0 fa62 	bl	8020b60 <__aeabi_dcmple>
 804069c:	b110      	cbz	r0, 80406a4 <strtof+0x8c>
 804069e:	6833      	ldr	r3, [r6, #0]
 80406a0:	2222      	movs	r2, #34	; 0x22
 80406a2:	601a      	str	r2, [r3, #0]
 80406a4:	eeb0 0a48 	vmov.f32	s0, s16
 80406a8:	ecbd 8b02 	vpop	{d8}
 80406ac:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80406b0:	200002c4 	.word	0x200002c4
 80406b4:	20000328 	.word	0x20000328
 80406b8:	7f7fffff 	.word	0x7f7fffff
 80406bc:	7fefffff 	.word	0x7fefffff

080406c0 <rshift>:
 80406c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80406c2:	6906      	ldr	r6, [r0, #16]
 80406c4:	114b      	asrs	r3, r1, #5
 80406c6:	429e      	cmp	r6, r3
 80406c8:	f100 0414 	add.w	r4, r0, #20
 80406cc:	dd30      	ble.n	8040730 <rshift+0x70>
 80406ce:	f011 011f 	ands.w	r1, r1, #31
 80406d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80406d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80406da:	d108      	bne.n	80406ee <rshift+0x2e>
 80406dc:	4621      	mov	r1, r4
 80406de:	42b2      	cmp	r2, r6
 80406e0:	460b      	mov	r3, r1
 80406e2:	d211      	bcs.n	8040708 <rshift+0x48>
 80406e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80406e8:	f841 3b04 	str.w	r3, [r1], #4
 80406ec:	e7f7      	b.n	80406de <rshift+0x1e>
 80406ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80406f2:	f1c1 0c20 	rsb	ip, r1, #32
 80406f6:	40cd      	lsrs	r5, r1
 80406f8:	3204      	adds	r2, #4
 80406fa:	4623      	mov	r3, r4
 80406fc:	42b2      	cmp	r2, r6
 80406fe:	4617      	mov	r7, r2
 8040700:	d30c      	bcc.n	804071c <rshift+0x5c>
 8040702:	601d      	str	r5, [r3, #0]
 8040704:	b105      	cbz	r5, 8040708 <rshift+0x48>
 8040706:	3304      	adds	r3, #4
 8040708:	1b1a      	subs	r2, r3, r4
 804070a:	42a3      	cmp	r3, r4
 804070c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8040710:	bf08      	it	eq
 8040712:	2300      	moveq	r3, #0
 8040714:	6102      	str	r2, [r0, #16]
 8040716:	bf08      	it	eq
 8040718:	6143      	streq	r3, [r0, #20]
 804071a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804071c:	683f      	ldr	r7, [r7, #0]
 804071e:	fa07 f70c 	lsl.w	r7, r7, ip
 8040722:	433d      	orrs	r5, r7
 8040724:	f843 5b04 	str.w	r5, [r3], #4
 8040728:	f852 5b04 	ldr.w	r5, [r2], #4
 804072c:	40cd      	lsrs	r5, r1
 804072e:	e7e5      	b.n	80406fc <rshift+0x3c>
 8040730:	4623      	mov	r3, r4
 8040732:	e7e9      	b.n	8040708 <rshift+0x48>

08040734 <__hexdig_fun>:
 8040734:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8040738:	2b09      	cmp	r3, #9
 804073a:	d802      	bhi.n	8040742 <__hexdig_fun+0xe>
 804073c:	3820      	subs	r0, #32
 804073e:	b2c0      	uxtb	r0, r0
 8040740:	4770      	bx	lr
 8040742:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8040746:	2b05      	cmp	r3, #5
 8040748:	d801      	bhi.n	804074e <__hexdig_fun+0x1a>
 804074a:	3847      	subs	r0, #71	; 0x47
 804074c:	e7f7      	b.n	804073e <__hexdig_fun+0xa>
 804074e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8040752:	2b05      	cmp	r3, #5
 8040754:	d801      	bhi.n	804075a <__hexdig_fun+0x26>
 8040756:	3827      	subs	r0, #39	; 0x27
 8040758:	e7f1      	b.n	804073e <__hexdig_fun+0xa>
 804075a:	2000      	movs	r0, #0
 804075c:	4770      	bx	lr

0804075e <__gethex>:
 804075e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040762:	b08b      	sub	sp, #44	; 0x2c
 8040764:	468a      	mov	sl, r1
 8040766:	9002      	str	r0, [sp, #8]
 8040768:	9816      	ldr	r0, [sp, #88]	; 0x58
 804076a:	9306      	str	r3, [sp, #24]
 804076c:	4690      	mov	r8, r2
 804076e:	f000 facd 	bl	8040d0c <__localeconv_l>
 8040772:	6803      	ldr	r3, [r0, #0]
 8040774:	9303      	str	r3, [sp, #12]
 8040776:	4618      	mov	r0, r3
 8040778:	f7df fd5c 	bl	8020234 <strlen>
 804077c:	9b03      	ldr	r3, [sp, #12]
 804077e:	9001      	str	r0, [sp, #4]
 8040780:	4403      	add	r3, r0
 8040782:	f04f 0b00 	mov.w	fp, #0
 8040786:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 804078a:	9307      	str	r3, [sp, #28]
 804078c:	f8da 3000 	ldr.w	r3, [sl]
 8040790:	3302      	adds	r3, #2
 8040792:	461f      	mov	r7, r3
 8040794:	f813 0b01 	ldrb.w	r0, [r3], #1
 8040798:	2830      	cmp	r0, #48	; 0x30
 804079a:	d06c      	beq.n	8040876 <__gethex+0x118>
 804079c:	f7ff ffca 	bl	8040734 <__hexdig_fun>
 80407a0:	4604      	mov	r4, r0
 80407a2:	2800      	cmp	r0, #0
 80407a4:	d16a      	bne.n	804087c <__gethex+0x11e>
 80407a6:	9a01      	ldr	r2, [sp, #4]
 80407a8:	9903      	ldr	r1, [sp, #12]
 80407aa:	4638      	mov	r0, r7
 80407ac:	f7ff f8f6 	bl	803f99c <strncmp>
 80407b0:	2800      	cmp	r0, #0
 80407b2:	d166      	bne.n	8040882 <__gethex+0x124>
 80407b4:	9b01      	ldr	r3, [sp, #4]
 80407b6:	5cf8      	ldrb	r0, [r7, r3]
 80407b8:	18fe      	adds	r6, r7, r3
 80407ba:	f7ff ffbb 	bl	8040734 <__hexdig_fun>
 80407be:	2800      	cmp	r0, #0
 80407c0:	d062      	beq.n	8040888 <__gethex+0x12a>
 80407c2:	4633      	mov	r3, r6
 80407c4:	7818      	ldrb	r0, [r3, #0]
 80407c6:	2830      	cmp	r0, #48	; 0x30
 80407c8:	461f      	mov	r7, r3
 80407ca:	f103 0301 	add.w	r3, r3, #1
 80407ce:	d0f9      	beq.n	80407c4 <__gethex+0x66>
 80407d0:	f7ff ffb0 	bl	8040734 <__hexdig_fun>
 80407d4:	fab0 f580 	clz	r5, r0
 80407d8:	096d      	lsrs	r5, r5, #5
 80407da:	4634      	mov	r4, r6
 80407dc:	f04f 0b01 	mov.w	fp, #1
 80407e0:	463a      	mov	r2, r7
 80407e2:	4616      	mov	r6, r2
 80407e4:	3201      	adds	r2, #1
 80407e6:	7830      	ldrb	r0, [r6, #0]
 80407e8:	f7ff ffa4 	bl	8040734 <__hexdig_fun>
 80407ec:	2800      	cmp	r0, #0
 80407ee:	d1f8      	bne.n	80407e2 <__gethex+0x84>
 80407f0:	9a01      	ldr	r2, [sp, #4]
 80407f2:	9903      	ldr	r1, [sp, #12]
 80407f4:	4630      	mov	r0, r6
 80407f6:	f7ff f8d1 	bl	803f99c <strncmp>
 80407fa:	b950      	cbnz	r0, 8040812 <__gethex+0xb4>
 80407fc:	b954      	cbnz	r4, 8040814 <__gethex+0xb6>
 80407fe:	9b01      	ldr	r3, [sp, #4]
 8040800:	18f4      	adds	r4, r6, r3
 8040802:	4622      	mov	r2, r4
 8040804:	4616      	mov	r6, r2
 8040806:	3201      	adds	r2, #1
 8040808:	7830      	ldrb	r0, [r6, #0]
 804080a:	f7ff ff93 	bl	8040734 <__hexdig_fun>
 804080e:	2800      	cmp	r0, #0
 8040810:	d1f8      	bne.n	8040804 <__gethex+0xa6>
 8040812:	b10c      	cbz	r4, 8040818 <__gethex+0xba>
 8040814:	1ba4      	subs	r4, r4, r6
 8040816:	00a4      	lsls	r4, r4, #2
 8040818:	7833      	ldrb	r3, [r6, #0]
 804081a:	2b50      	cmp	r3, #80	; 0x50
 804081c:	d001      	beq.n	8040822 <__gethex+0xc4>
 804081e:	2b70      	cmp	r3, #112	; 0x70
 8040820:	d140      	bne.n	80408a4 <__gethex+0x146>
 8040822:	7873      	ldrb	r3, [r6, #1]
 8040824:	2b2b      	cmp	r3, #43	; 0x2b
 8040826:	d031      	beq.n	804088c <__gethex+0x12e>
 8040828:	2b2d      	cmp	r3, #45	; 0x2d
 804082a:	d033      	beq.n	8040894 <__gethex+0x136>
 804082c:	1c71      	adds	r1, r6, #1
 804082e:	f04f 0900 	mov.w	r9, #0
 8040832:	7808      	ldrb	r0, [r1, #0]
 8040834:	f7ff ff7e 	bl	8040734 <__hexdig_fun>
 8040838:	1e43      	subs	r3, r0, #1
 804083a:	b2db      	uxtb	r3, r3
 804083c:	2b18      	cmp	r3, #24
 804083e:	d831      	bhi.n	80408a4 <__gethex+0x146>
 8040840:	f1a0 0210 	sub.w	r2, r0, #16
 8040844:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8040848:	f7ff ff74 	bl	8040734 <__hexdig_fun>
 804084c:	1e43      	subs	r3, r0, #1
 804084e:	b2db      	uxtb	r3, r3
 8040850:	2b18      	cmp	r3, #24
 8040852:	d922      	bls.n	804089a <__gethex+0x13c>
 8040854:	f1b9 0f00 	cmp.w	r9, #0
 8040858:	d000      	beq.n	804085c <__gethex+0xfe>
 804085a:	4252      	negs	r2, r2
 804085c:	4414      	add	r4, r2
 804085e:	f8ca 1000 	str.w	r1, [sl]
 8040862:	b30d      	cbz	r5, 80408a8 <__gethex+0x14a>
 8040864:	f1bb 0f00 	cmp.w	fp, #0
 8040868:	bf0c      	ite	eq
 804086a:	2706      	moveq	r7, #6
 804086c:	2700      	movne	r7, #0
 804086e:	4638      	mov	r0, r7
 8040870:	b00b      	add	sp, #44	; 0x2c
 8040872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040876:	f10b 0b01 	add.w	fp, fp, #1
 804087a:	e78a      	b.n	8040792 <__gethex+0x34>
 804087c:	2500      	movs	r5, #0
 804087e:	462c      	mov	r4, r5
 8040880:	e7ae      	b.n	80407e0 <__gethex+0x82>
 8040882:	463e      	mov	r6, r7
 8040884:	2501      	movs	r5, #1
 8040886:	e7c7      	b.n	8040818 <__gethex+0xba>
 8040888:	4604      	mov	r4, r0
 804088a:	e7fb      	b.n	8040884 <__gethex+0x126>
 804088c:	f04f 0900 	mov.w	r9, #0
 8040890:	1cb1      	adds	r1, r6, #2
 8040892:	e7ce      	b.n	8040832 <__gethex+0xd4>
 8040894:	f04f 0901 	mov.w	r9, #1
 8040898:	e7fa      	b.n	8040890 <__gethex+0x132>
 804089a:	230a      	movs	r3, #10
 804089c:	fb03 0202 	mla	r2, r3, r2, r0
 80408a0:	3a10      	subs	r2, #16
 80408a2:	e7cf      	b.n	8040844 <__gethex+0xe6>
 80408a4:	4631      	mov	r1, r6
 80408a6:	e7da      	b.n	804085e <__gethex+0x100>
 80408a8:	1bf3      	subs	r3, r6, r7
 80408aa:	3b01      	subs	r3, #1
 80408ac:	4629      	mov	r1, r5
 80408ae:	2b07      	cmp	r3, #7
 80408b0:	dc49      	bgt.n	8040946 <__gethex+0x1e8>
 80408b2:	9802      	ldr	r0, [sp, #8]
 80408b4:	f000 fa3e 	bl	8040d34 <_Balloc>
 80408b8:	9b01      	ldr	r3, [sp, #4]
 80408ba:	f100 0914 	add.w	r9, r0, #20
 80408be:	f04f 0b00 	mov.w	fp, #0
 80408c2:	f1c3 0301 	rsb	r3, r3, #1
 80408c6:	4605      	mov	r5, r0
 80408c8:	f8cd 9010 	str.w	r9, [sp, #16]
 80408cc:	46da      	mov	sl, fp
 80408ce:	9308      	str	r3, [sp, #32]
 80408d0:	42b7      	cmp	r7, r6
 80408d2:	d33b      	bcc.n	804094c <__gethex+0x1ee>
 80408d4:	9804      	ldr	r0, [sp, #16]
 80408d6:	f840 ab04 	str.w	sl, [r0], #4
 80408da:	eba0 0009 	sub.w	r0, r0, r9
 80408de:	1080      	asrs	r0, r0, #2
 80408e0:	6128      	str	r0, [r5, #16]
 80408e2:	0147      	lsls	r7, r0, #5
 80408e4:	4650      	mov	r0, sl
 80408e6:	f000 fae9 	bl	8040ebc <__hi0bits>
 80408ea:	f8d8 6000 	ldr.w	r6, [r8]
 80408ee:	1a3f      	subs	r7, r7, r0
 80408f0:	42b7      	cmp	r7, r6
 80408f2:	dd64      	ble.n	80409be <__gethex+0x260>
 80408f4:	1bbf      	subs	r7, r7, r6
 80408f6:	4639      	mov	r1, r7
 80408f8:	4628      	mov	r0, r5
 80408fa:	f000 fdf9 	bl	80414f0 <__any_on>
 80408fe:	4682      	mov	sl, r0
 8040900:	b178      	cbz	r0, 8040922 <__gethex+0x1c4>
 8040902:	1e7b      	subs	r3, r7, #1
 8040904:	1159      	asrs	r1, r3, #5
 8040906:	f003 021f 	and.w	r2, r3, #31
 804090a:	f04f 0a01 	mov.w	sl, #1
 804090e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8040912:	fa0a f202 	lsl.w	r2, sl, r2
 8040916:	420a      	tst	r2, r1
 8040918:	d003      	beq.n	8040922 <__gethex+0x1c4>
 804091a:	4553      	cmp	r3, sl
 804091c:	dc46      	bgt.n	80409ac <__gethex+0x24e>
 804091e:	f04f 0a02 	mov.w	sl, #2
 8040922:	4639      	mov	r1, r7
 8040924:	4628      	mov	r0, r5
 8040926:	f7ff fecb 	bl	80406c0 <rshift>
 804092a:	443c      	add	r4, r7
 804092c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040930:	42a3      	cmp	r3, r4
 8040932:	da52      	bge.n	80409da <__gethex+0x27c>
 8040934:	4629      	mov	r1, r5
 8040936:	9802      	ldr	r0, [sp, #8]
 8040938:	f000 fa30 	bl	8040d9c <_Bfree>
 804093c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 804093e:	2300      	movs	r3, #0
 8040940:	6013      	str	r3, [r2, #0]
 8040942:	27a3      	movs	r7, #163	; 0xa3
 8040944:	e793      	b.n	804086e <__gethex+0x110>
 8040946:	3101      	adds	r1, #1
 8040948:	105b      	asrs	r3, r3, #1
 804094a:	e7b0      	b.n	80408ae <__gethex+0x150>
 804094c:	1e73      	subs	r3, r6, #1
 804094e:	9305      	str	r3, [sp, #20]
 8040950:	9a07      	ldr	r2, [sp, #28]
 8040952:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8040956:	4293      	cmp	r3, r2
 8040958:	d018      	beq.n	804098c <__gethex+0x22e>
 804095a:	f1bb 0f20 	cmp.w	fp, #32
 804095e:	d107      	bne.n	8040970 <__gethex+0x212>
 8040960:	9b04      	ldr	r3, [sp, #16]
 8040962:	f8c3 a000 	str.w	sl, [r3]
 8040966:	3304      	adds	r3, #4
 8040968:	f04f 0a00 	mov.w	sl, #0
 804096c:	9304      	str	r3, [sp, #16]
 804096e:	46d3      	mov	fp, sl
 8040970:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8040974:	f7ff fede 	bl	8040734 <__hexdig_fun>
 8040978:	f000 000f 	and.w	r0, r0, #15
 804097c:	fa00 f00b 	lsl.w	r0, r0, fp
 8040980:	ea4a 0a00 	orr.w	sl, sl, r0
 8040984:	f10b 0b04 	add.w	fp, fp, #4
 8040988:	9b05      	ldr	r3, [sp, #20]
 804098a:	e00d      	b.n	80409a8 <__gethex+0x24a>
 804098c:	9b05      	ldr	r3, [sp, #20]
 804098e:	9a08      	ldr	r2, [sp, #32]
 8040990:	4413      	add	r3, r2
 8040992:	42bb      	cmp	r3, r7
 8040994:	d3e1      	bcc.n	804095a <__gethex+0x1fc>
 8040996:	4618      	mov	r0, r3
 8040998:	9a01      	ldr	r2, [sp, #4]
 804099a:	9903      	ldr	r1, [sp, #12]
 804099c:	9309      	str	r3, [sp, #36]	; 0x24
 804099e:	f7fe fffd 	bl	803f99c <strncmp>
 80409a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80409a4:	2800      	cmp	r0, #0
 80409a6:	d1d8      	bne.n	804095a <__gethex+0x1fc>
 80409a8:	461e      	mov	r6, r3
 80409aa:	e791      	b.n	80408d0 <__gethex+0x172>
 80409ac:	1eb9      	subs	r1, r7, #2
 80409ae:	4628      	mov	r0, r5
 80409b0:	f000 fd9e 	bl	80414f0 <__any_on>
 80409b4:	2800      	cmp	r0, #0
 80409b6:	d0b2      	beq.n	804091e <__gethex+0x1c0>
 80409b8:	f04f 0a03 	mov.w	sl, #3
 80409bc:	e7b1      	b.n	8040922 <__gethex+0x1c4>
 80409be:	da09      	bge.n	80409d4 <__gethex+0x276>
 80409c0:	1bf7      	subs	r7, r6, r7
 80409c2:	4629      	mov	r1, r5
 80409c4:	463a      	mov	r2, r7
 80409c6:	9802      	ldr	r0, [sp, #8]
 80409c8:	f000 fbb4 	bl	8041134 <__lshift>
 80409cc:	1be4      	subs	r4, r4, r7
 80409ce:	4605      	mov	r5, r0
 80409d0:	f100 0914 	add.w	r9, r0, #20
 80409d4:	f04f 0a00 	mov.w	sl, #0
 80409d8:	e7a8      	b.n	804092c <__gethex+0x1ce>
 80409da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80409de:	42a0      	cmp	r0, r4
 80409e0:	dd6a      	ble.n	8040ab8 <__gethex+0x35a>
 80409e2:	1b04      	subs	r4, r0, r4
 80409e4:	42a6      	cmp	r6, r4
 80409e6:	dc2e      	bgt.n	8040a46 <__gethex+0x2e8>
 80409e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80409ec:	2b02      	cmp	r3, #2
 80409ee:	d022      	beq.n	8040a36 <__gethex+0x2d8>
 80409f0:	2b03      	cmp	r3, #3
 80409f2:	d024      	beq.n	8040a3e <__gethex+0x2e0>
 80409f4:	2b01      	cmp	r3, #1
 80409f6:	d115      	bne.n	8040a24 <__gethex+0x2c6>
 80409f8:	42a6      	cmp	r6, r4
 80409fa:	d113      	bne.n	8040a24 <__gethex+0x2c6>
 80409fc:	2e01      	cmp	r6, #1
 80409fe:	dc0b      	bgt.n	8040a18 <__gethex+0x2ba>
 8040a00:	9a06      	ldr	r2, [sp, #24]
 8040a02:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8040a06:	6013      	str	r3, [r2, #0]
 8040a08:	2301      	movs	r3, #1
 8040a0a:	612b      	str	r3, [r5, #16]
 8040a0c:	f8c9 3000 	str.w	r3, [r9]
 8040a10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040a12:	2762      	movs	r7, #98	; 0x62
 8040a14:	601d      	str	r5, [r3, #0]
 8040a16:	e72a      	b.n	804086e <__gethex+0x110>
 8040a18:	1e71      	subs	r1, r6, #1
 8040a1a:	4628      	mov	r0, r5
 8040a1c:	f000 fd68 	bl	80414f0 <__any_on>
 8040a20:	2800      	cmp	r0, #0
 8040a22:	d1ed      	bne.n	8040a00 <__gethex+0x2a2>
 8040a24:	4629      	mov	r1, r5
 8040a26:	9802      	ldr	r0, [sp, #8]
 8040a28:	f000 f9b8 	bl	8040d9c <_Bfree>
 8040a2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8040a2e:	2300      	movs	r3, #0
 8040a30:	6013      	str	r3, [r2, #0]
 8040a32:	2750      	movs	r7, #80	; 0x50
 8040a34:	e71b      	b.n	804086e <__gethex+0x110>
 8040a36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040a38:	2b00      	cmp	r3, #0
 8040a3a:	d0e1      	beq.n	8040a00 <__gethex+0x2a2>
 8040a3c:	e7f2      	b.n	8040a24 <__gethex+0x2c6>
 8040a3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040a40:	2b00      	cmp	r3, #0
 8040a42:	d1dd      	bne.n	8040a00 <__gethex+0x2a2>
 8040a44:	e7ee      	b.n	8040a24 <__gethex+0x2c6>
 8040a46:	1e67      	subs	r7, r4, #1
 8040a48:	f1ba 0f00 	cmp.w	sl, #0
 8040a4c:	d131      	bne.n	8040ab2 <__gethex+0x354>
 8040a4e:	b127      	cbz	r7, 8040a5a <__gethex+0x2fc>
 8040a50:	4639      	mov	r1, r7
 8040a52:	4628      	mov	r0, r5
 8040a54:	f000 fd4c 	bl	80414f0 <__any_on>
 8040a58:	4682      	mov	sl, r0
 8040a5a:	117a      	asrs	r2, r7, #5
 8040a5c:	2301      	movs	r3, #1
 8040a5e:	f007 071f 	and.w	r7, r7, #31
 8040a62:	fa03 f707 	lsl.w	r7, r3, r7
 8040a66:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8040a6a:	4621      	mov	r1, r4
 8040a6c:	421f      	tst	r7, r3
 8040a6e:	4628      	mov	r0, r5
 8040a70:	bf18      	it	ne
 8040a72:	f04a 0a02 	orrne.w	sl, sl, #2
 8040a76:	1b36      	subs	r6, r6, r4
 8040a78:	f7ff fe22 	bl	80406c0 <rshift>
 8040a7c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8040a80:	2702      	movs	r7, #2
 8040a82:	f1ba 0f00 	cmp.w	sl, #0
 8040a86:	d048      	beq.n	8040b1a <__gethex+0x3bc>
 8040a88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8040a8c:	2b02      	cmp	r3, #2
 8040a8e:	d015      	beq.n	8040abc <__gethex+0x35e>
 8040a90:	2b03      	cmp	r3, #3
 8040a92:	d017      	beq.n	8040ac4 <__gethex+0x366>
 8040a94:	2b01      	cmp	r3, #1
 8040a96:	d109      	bne.n	8040aac <__gethex+0x34e>
 8040a98:	f01a 0f02 	tst.w	sl, #2
 8040a9c:	d006      	beq.n	8040aac <__gethex+0x34e>
 8040a9e:	f8d9 3000 	ldr.w	r3, [r9]
 8040aa2:	ea4a 0a03 	orr.w	sl, sl, r3
 8040aa6:	f01a 0f01 	tst.w	sl, #1
 8040aaa:	d10e      	bne.n	8040aca <__gethex+0x36c>
 8040aac:	f047 0710 	orr.w	r7, r7, #16
 8040ab0:	e033      	b.n	8040b1a <__gethex+0x3bc>
 8040ab2:	f04f 0a01 	mov.w	sl, #1
 8040ab6:	e7d0      	b.n	8040a5a <__gethex+0x2fc>
 8040ab8:	2701      	movs	r7, #1
 8040aba:	e7e2      	b.n	8040a82 <__gethex+0x324>
 8040abc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040abe:	f1c3 0301 	rsb	r3, r3, #1
 8040ac2:	9315      	str	r3, [sp, #84]	; 0x54
 8040ac4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8040ac6:	2b00      	cmp	r3, #0
 8040ac8:	d0f0      	beq.n	8040aac <__gethex+0x34e>
 8040aca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8040ace:	f105 0314 	add.w	r3, r5, #20
 8040ad2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8040ad6:	eb03 010a 	add.w	r1, r3, sl
 8040ada:	f04f 0c00 	mov.w	ip, #0
 8040ade:	4618      	mov	r0, r3
 8040ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8040ae4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8040ae8:	d01c      	beq.n	8040b24 <__gethex+0x3c6>
 8040aea:	3201      	adds	r2, #1
 8040aec:	6002      	str	r2, [r0, #0]
 8040aee:	2f02      	cmp	r7, #2
 8040af0:	f105 0314 	add.w	r3, r5, #20
 8040af4:	d138      	bne.n	8040b68 <__gethex+0x40a>
 8040af6:	f8d8 2000 	ldr.w	r2, [r8]
 8040afa:	3a01      	subs	r2, #1
 8040afc:	42b2      	cmp	r2, r6
 8040afe:	d10a      	bne.n	8040b16 <__gethex+0x3b8>
 8040b00:	1171      	asrs	r1, r6, #5
 8040b02:	2201      	movs	r2, #1
 8040b04:	f006 061f 	and.w	r6, r6, #31
 8040b08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8040b0c:	fa02 f606 	lsl.w	r6, r2, r6
 8040b10:	421e      	tst	r6, r3
 8040b12:	bf18      	it	ne
 8040b14:	4617      	movne	r7, r2
 8040b16:	f047 0720 	orr.w	r7, r7, #32
 8040b1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8040b1c:	601d      	str	r5, [r3, #0]
 8040b1e:	9b06      	ldr	r3, [sp, #24]
 8040b20:	601c      	str	r4, [r3, #0]
 8040b22:	e6a4      	b.n	804086e <__gethex+0x110>
 8040b24:	4299      	cmp	r1, r3
 8040b26:	f843 cc04 	str.w	ip, [r3, #-4]
 8040b2a:	d8d8      	bhi.n	8040ade <__gethex+0x380>
 8040b2c:	68ab      	ldr	r3, [r5, #8]
 8040b2e:	4599      	cmp	r9, r3
 8040b30:	db12      	blt.n	8040b58 <__gethex+0x3fa>
 8040b32:	6869      	ldr	r1, [r5, #4]
 8040b34:	9802      	ldr	r0, [sp, #8]
 8040b36:	3101      	adds	r1, #1
 8040b38:	f000 f8fc 	bl	8040d34 <_Balloc>
 8040b3c:	692a      	ldr	r2, [r5, #16]
 8040b3e:	3202      	adds	r2, #2
 8040b40:	f105 010c 	add.w	r1, r5, #12
 8040b44:	4683      	mov	fp, r0
 8040b46:	0092      	lsls	r2, r2, #2
 8040b48:	300c      	adds	r0, #12
 8040b4a:	f7fe fef4 	bl	803f936 <memcpy>
 8040b4e:	4629      	mov	r1, r5
 8040b50:	9802      	ldr	r0, [sp, #8]
 8040b52:	f000 f923 	bl	8040d9c <_Bfree>
 8040b56:	465d      	mov	r5, fp
 8040b58:	692b      	ldr	r3, [r5, #16]
 8040b5a:	1c5a      	adds	r2, r3, #1
 8040b5c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8040b60:	612a      	str	r2, [r5, #16]
 8040b62:	2201      	movs	r2, #1
 8040b64:	615a      	str	r2, [r3, #20]
 8040b66:	e7c2      	b.n	8040aee <__gethex+0x390>
 8040b68:	692a      	ldr	r2, [r5, #16]
 8040b6a:	454a      	cmp	r2, r9
 8040b6c:	dd0b      	ble.n	8040b86 <__gethex+0x428>
 8040b6e:	2101      	movs	r1, #1
 8040b70:	4628      	mov	r0, r5
 8040b72:	f7ff fda5 	bl	80406c0 <rshift>
 8040b76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040b7a:	3401      	adds	r4, #1
 8040b7c:	42a3      	cmp	r3, r4
 8040b7e:	f6ff aed9 	blt.w	8040934 <__gethex+0x1d6>
 8040b82:	2701      	movs	r7, #1
 8040b84:	e7c7      	b.n	8040b16 <__gethex+0x3b8>
 8040b86:	f016 061f 	ands.w	r6, r6, #31
 8040b8a:	d0fa      	beq.n	8040b82 <__gethex+0x424>
 8040b8c:	449a      	add	sl, r3
 8040b8e:	f1c6 0620 	rsb	r6, r6, #32
 8040b92:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8040b96:	f000 f991 	bl	8040ebc <__hi0bits>
 8040b9a:	42b0      	cmp	r0, r6
 8040b9c:	dbe7      	blt.n	8040b6e <__gethex+0x410>
 8040b9e:	e7f0      	b.n	8040b82 <__gethex+0x424>

08040ba0 <L_shift>:
 8040ba0:	f1c2 0208 	rsb	r2, r2, #8
 8040ba4:	0092      	lsls	r2, r2, #2
 8040ba6:	b570      	push	{r4, r5, r6, lr}
 8040ba8:	f1c2 0620 	rsb	r6, r2, #32
 8040bac:	6843      	ldr	r3, [r0, #4]
 8040bae:	6804      	ldr	r4, [r0, #0]
 8040bb0:	fa03 f506 	lsl.w	r5, r3, r6
 8040bb4:	432c      	orrs	r4, r5
 8040bb6:	40d3      	lsrs	r3, r2
 8040bb8:	6004      	str	r4, [r0, #0]
 8040bba:	f840 3f04 	str.w	r3, [r0, #4]!
 8040bbe:	4288      	cmp	r0, r1
 8040bc0:	d3f4      	bcc.n	8040bac <L_shift+0xc>
 8040bc2:	bd70      	pop	{r4, r5, r6, pc}

08040bc4 <__match>:
 8040bc4:	b530      	push	{r4, r5, lr}
 8040bc6:	6803      	ldr	r3, [r0, #0]
 8040bc8:	3301      	adds	r3, #1
 8040bca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8040bce:	b914      	cbnz	r4, 8040bd6 <__match+0x12>
 8040bd0:	6003      	str	r3, [r0, #0]
 8040bd2:	2001      	movs	r0, #1
 8040bd4:	bd30      	pop	{r4, r5, pc}
 8040bd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8040bda:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8040bde:	2d19      	cmp	r5, #25
 8040be0:	bf98      	it	ls
 8040be2:	3220      	addls	r2, #32
 8040be4:	42a2      	cmp	r2, r4
 8040be6:	d0f0      	beq.n	8040bca <__match+0x6>
 8040be8:	2000      	movs	r0, #0
 8040bea:	e7f3      	b.n	8040bd4 <__match+0x10>

08040bec <__hexnan>:
 8040bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040bf0:	680b      	ldr	r3, [r1, #0]
 8040bf2:	6801      	ldr	r1, [r0, #0]
 8040bf4:	115f      	asrs	r7, r3, #5
 8040bf6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8040bfa:	f013 031f 	ands.w	r3, r3, #31
 8040bfe:	b087      	sub	sp, #28
 8040c00:	bf18      	it	ne
 8040c02:	3704      	addne	r7, #4
 8040c04:	2500      	movs	r5, #0
 8040c06:	1f3e      	subs	r6, r7, #4
 8040c08:	4682      	mov	sl, r0
 8040c0a:	4690      	mov	r8, r2
 8040c0c:	9301      	str	r3, [sp, #4]
 8040c0e:	f847 5c04 	str.w	r5, [r7, #-4]
 8040c12:	46b1      	mov	r9, r6
 8040c14:	4634      	mov	r4, r6
 8040c16:	9502      	str	r5, [sp, #8]
 8040c18:	46ab      	mov	fp, r5
 8040c1a:	784a      	ldrb	r2, [r1, #1]
 8040c1c:	1c4b      	adds	r3, r1, #1
 8040c1e:	9303      	str	r3, [sp, #12]
 8040c20:	b342      	cbz	r2, 8040c74 <__hexnan+0x88>
 8040c22:	4610      	mov	r0, r2
 8040c24:	9105      	str	r1, [sp, #20]
 8040c26:	9204      	str	r2, [sp, #16]
 8040c28:	f7ff fd84 	bl	8040734 <__hexdig_fun>
 8040c2c:	2800      	cmp	r0, #0
 8040c2e:	d143      	bne.n	8040cb8 <__hexnan+0xcc>
 8040c30:	9a04      	ldr	r2, [sp, #16]
 8040c32:	9905      	ldr	r1, [sp, #20]
 8040c34:	2a20      	cmp	r2, #32
 8040c36:	d818      	bhi.n	8040c6a <__hexnan+0x7e>
 8040c38:	9b02      	ldr	r3, [sp, #8]
 8040c3a:	459b      	cmp	fp, r3
 8040c3c:	dd13      	ble.n	8040c66 <__hexnan+0x7a>
 8040c3e:	454c      	cmp	r4, r9
 8040c40:	d206      	bcs.n	8040c50 <__hexnan+0x64>
 8040c42:	2d07      	cmp	r5, #7
 8040c44:	dc04      	bgt.n	8040c50 <__hexnan+0x64>
 8040c46:	462a      	mov	r2, r5
 8040c48:	4649      	mov	r1, r9
 8040c4a:	4620      	mov	r0, r4
 8040c4c:	f7ff ffa8 	bl	8040ba0 <L_shift>
 8040c50:	4544      	cmp	r4, r8
 8040c52:	d944      	bls.n	8040cde <__hexnan+0xf2>
 8040c54:	2300      	movs	r3, #0
 8040c56:	f1a4 0904 	sub.w	r9, r4, #4
 8040c5a:	f844 3c04 	str.w	r3, [r4, #-4]
 8040c5e:	f8cd b008 	str.w	fp, [sp, #8]
 8040c62:	464c      	mov	r4, r9
 8040c64:	461d      	mov	r5, r3
 8040c66:	9903      	ldr	r1, [sp, #12]
 8040c68:	e7d7      	b.n	8040c1a <__hexnan+0x2e>
 8040c6a:	2a29      	cmp	r2, #41	; 0x29
 8040c6c:	d14a      	bne.n	8040d04 <__hexnan+0x118>
 8040c6e:	3102      	adds	r1, #2
 8040c70:	f8ca 1000 	str.w	r1, [sl]
 8040c74:	f1bb 0f00 	cmp.w	fp, #0
 8040c78:	d044      	beq.n	8040d04 <__hexnan+0x118>
 8040c7a:	454c      	cmp	r4, r9
 8040c7c:	d206      	bcs.n	8040c8c <__hexnan+0xa0>
 8040c7e:	2d07      	cmp	r5, #7
 8040c80:	dc04      	bgt.n	8040c8c <__hexnan+0xa0>
 8040c82:	462a      	mov	r2, r5
 8040c84:	4649      	mov	r1, r9
 8040c86:	4620      	mov	r0, r4
 8040c88:	f7ff ff8a 	bl	8040ba0 <L_shift>
 8040c8c:	4544      	cmp	r4, r8
 8040c8e:	d928      	bls.n	8040ce2 <__hexnan+0xf6>
 8040c90:	4643      	mov	r3, r8
 8040c92:	f854 2b04 	ldr.w	r2, [r4], #4
 8040c96:	f843 2b04 	str.w	r2, [r3], #4
 8040c9a:	42a6      	cmp	r6, r4
 8040c9c:	d2f9      	bcs.n	8040c92 <__hexnan+0xa6>
 8040c9e:	2200      	movs	r2, #0
 8040ca0:	f843 2b04 	str.w	r2, [r3], #4
 8040ca4:	429e      	cmp	r6, r3
 8040ca6:	d2fb      	bcs.n	8040ca0 <__hexnan+0xb4>
 8040ca8:	6833      	ldr	r3, [r6, #0]
 8040caa:	b91b      	cbnz	r3, 8040cb4 <__hexnan+0xc8>
 8040cac:	4546      	cmp	r6, r8
 8040cae:	d127      	bne.n	8040d00 <__hexnan+0x114>
 8040cb0:	2301      	movs	r3, #1
 8040cb2:	6033      	str	r3, [r6, #0]
 8040cb4:	2005      	movs	r0, #5
 8040cb6:	e026      	b.n	8040d06 <__hexnan+0x11a>
 8040cb8:	3501      	adds	r5, #1
 8040cba:	2d08      	cmp	r5, #8
 8040cbc:	f10b 0b01 	add.w	fp, fp, #1
 8040cc0:	dd06      	ble.n	8040cd0 <__hexnan+0xe4>
 8040cc2:	4544      	cmp	r4, r8
 8040cc4:	d9cf      	bls.n	8040c66 <__hexnan+0x7a>
 8040cc6:	2300      	movs	r3, #0
 8040cc8:	f844 3c04 	str.w	r3, [r4, #-4]
 8040ccc:	2501      	movs	r5, #1
 8040cce:	3c04      	subs	r4, #4
 8040cd0:	6822      	ldr	r2, [r4, #0]
 8040cd2:	f000 000f 	and.w	r0, r0, #15
 8040cd6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8040cda:	6020      	str	r0, [r4, #0]
 8040cdc:	e7c3      	b.n	8040c66 <__hexnan+0x7a>
 8040cde:	2508      	movs	r5, #8
 8040ce0:	e7c1      	b.n	8040c66 <__hexnan+0x7a>
 8040ce2:	9b01      	ldr	r3, [sp, #4]
 8040ce4:	2b00      	cmp	r3, #0
 8040ce6:	d0df      	beq.n	8040ca8 <__hexnan+0xbc>
 8040ce8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040cec:	f1c3 0320 	rsb	r3, r3, #32
 8040cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8040cf4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8040cf8:	401a      	ands	r2, r3
 8040cfa:	f847 2c04 	str.w	r2, [r7, #-4]
 8040cfe:	e7d3      	b.n	8040ca8 <__hexnan+0xbc>
 8040d00:	3e04      	subs	r6, #4
 8040d02:	e7d1      	b.n	8040ca8 <__hexnan+0xbc>
 8040d04:	2004      	movs	r0, #4
 8040d06:	b007      	add	sp, #28
 8040d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08040d0c <__localeconv_l>:
 8040d0c:	30f0      	adds	r0, #240	; 0xf0
 8040d0e:	4770      	bx	lr

08040d10 <__ascii_mbtowc>:
 8040d10:	b082      	sub	sp, #8
 8040d12:	b901      	cbnz	r1, 8040d16 <__ascii_mbtowc+0x6>
 8040d14:	a901      	add	r1, sp, #4
 8040d16:	b142      	cbz	r2, 8040d2a <__ascii_mbtowc+0x1a>
 8040d18:	b14b      	cbz	r3, 8040d2e <__ascii_mbtowc+0x1e>
 8040d1a:	7813      	ldrb	r3, [r2, #0]
 8040d1c:	600b      	str	r3, [r1, #0]
 8040d1e:	7812      	ldrb	r2, [r2, #0]
 8040d20:	1c10      	adds	r0, r2, #0
 8040d22:	bf18      	it	ne
 8040d24:	2001      	movne	r0, #1
 8040d26:	b002      	add	sp, #8
 8040d28:	4770      	bx	lr
 8040d2a:	4610      	mov	r0, r2
 8040d2c:	e7fb      	b.n	8040d26 <__ascii_mbtowc+0x16>
 8040d2e:	f06f 0001 	mvn.w	r0, #1
 8040d32:	e7f8      	b.n	8040d26 <__ascii_mbtowc+0x16>

08040d34 <_Balloc>:
 8040d34:	b570      	push	{r4, r5, r6, lr}
 8040d36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8040d38:	4604      	mov	r4, r0
 8040d3a:	460e      	mov	r6, r1
 8040d3c:	b93d      	cbnz	r5, 8040d4e <_Balloc+0x1a>
 8040d3e:	2010      	movs	r0, #16
 8040d40:	f000 ff5e 	bl	8041c00 <malloc>
 8040d44:	6260      	str	r0, [r4, #36]	; 0x24
 8040d46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8040d4a:	6005      	str	r5, [r0, #0]
 8040d4c:	60c5      	str	r5, [r0, #12]
 8040d4e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8040d50:	68eb      	ldr	r3, [r5, #12]
 8040d52:	b183      	cbz	r3, 8040d76 <_Balloc+0x42>
 8040d54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040d56:	68db      	ldr	r3, [r3, #12]
 8040d58:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8040d5c:	b9b8      	cbnz	r0, 8040d8e <_Balloc+0x5a>
 8040d5e:	2101      	movs	r1, #1
 8040d60:	fa01 f506 	lsl.w	r5, r1, r6
 8040d64:	1d6a      	adds	r2, r5, #5
 8040d66:	0092      	lsls	r2, r2, #2
 8040d68:	4620      	mov	r0, r4
 8040d6a:	f000 fbe2 	bl	8041532 <_calloc_r>
 8040d6e:	b160      	cbz	r0, 8040d8a <_Balloc+0x56>
 8040d70:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8040d74:	e00e      	b.n	8040d94 <_Balloc+0x60>
 8040d76:	2221      	movs	r2, #33	; 0x21
 8040d78:	2104      	movs	r1, #4
 8040d7a:	4620      	mov	r0, r4
 8040d7c:	f000 fbd9 	bl	8041532 <_calloc_r>
 8040d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8040d82:	60e8      	str	r0, [r5, #12]
 8040d84:	68db      	ldr	r3, [r3, #12]
 8040d86:	2b00      	cmp	r3, #0
 8040d88:	d1e4      	bne.n	8040d54 <_Balloc+0x20>
 8040d8a:	2000      	movs	r0, #0
 8040d8c:	bd70      	pop	{r4, r5, r6, pc}
 8040d8e:	6802      	ldr	r2, [r0, #0]
 8040d90:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8040d94:	2300      	movs	r3, #0
 8040d96:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8040d9a:	e7f7      	b.n	8040d8c <_Balloc+0x58>

08040d9c <_Bfree>:
 8040d9c:	b570      	push	{r4, r5, r6, lr}
 8040d9e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8040da0:	4606      	mov	r6, r0
 8040da2:	460d      	mov	r5, r1
 8040da4:	b93c      	cbnz	r4, 8040db6 <_Bfree+0x1a>
 8040da6:	2010      	movs	r0, #16
 8040da8:	f000 ff2a 	bl	8041c00 <malloc>
 8040dac:	6270      	str	r0, [r6, #36]	; 0x24
 8040dae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8040db2:	6004      	str	r4, [r0, #0]
 8040db4:	60c4      	str	r4, [r0, #12]
 8040db6:	b13d      	cbz	r5, 8040dc8 <_Bfree+0x2c>
 8040db8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8040dba:	686a      	ldr	r2, [r5, #4]
 8040dbc:	68db      	ldr	r3, [r3, #12]
 8040dbe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8040dc2:	6029      	str	r1, [r5, #0]
 8040dc4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8040dc8:	bd70      	pop	{r4, r5, r6, pc}

08040dca <__multadd>:
 8040dca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8040dce:	690d      	ldr	r5, [r1, #16]
 8040dd0:	461f      	mov	r7, r3
 8040dd2:	4606      	mov	r6, r0
 8040dd4:	460c      	mov	r4, r1
 8040dd6:	f101 0c14 	add.w	ip, r1, #20
 8040dda:	2300      	movs	r3, #0
 8040ddc:	f8dc 0000 	ldr.w	r0, [ip]
 8040de0:	b281      	uxth	r1, r0
 8040de2:	fb02 7101 	mla	r1, r2, r1, r7
 8040de6:	0c0f      	lsrs	r7, r1, #16
 8040de8:	0c00      	lsrs	r0, r0, #16
 8040dea:	fb02 7000 	mla	r0, r2, r0, r7
 8040dee:	b289      	uxth	r1, r1
 8040df0:	3301      	adds	r3, #1
 8040df2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8040df6:	429d      	cmp	r5, r3
 8040df8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8040dfc:	f84c 1b04 	str.w	r1, [ip], #4
 8040e00:	dcec      	bgt.n	8040ddc <__multadd+0x12>
 8040e02:	b1d7      	cbz	r7, 8040e3a <__multadd+0x70>
 8040e04:	68a3      	ldr	r3, [r4, #8]
 8040e06:	42ab      	cmp	r3, r5
 8040e08:	dc12      	bgt.n	8040e30 <__multadd+0x66>
 8040e0a:	6861      	ldr	r1, [r4, #4]
 8040e0c:	4630      	mov	r0, r6
 8040e0e:	3101      	adds	r1, #1
 8040e10:	f7ff ff90 	bl	8040d34 <_Balloc>
 8040e14:	6922      	ldr	r2, [r4, #16]
 8040e16:	3202      	adds	r2, #2
 8040e18:	f104 010c 	add.w	r1, r4, #12
 8040e1c:	4680      	mov	r8, r0
 8040e1e:	0092      	lsls	r2, r2, #2
 8040e20:	300c      	adds	r0, #12
 8040e22:	f7fe fd88 	bl	803f936 <memcpy>
 8040e26:	4621      	mov	r1, r4
 8040e28:	4630      	mov	r0, r6
 8040e2a:	f7ff ffb7 	bl	8040d9c <_Bfree>
 8040e2e:	4644      	mov	r4, r8
 8040e30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8040e34:	3501      	adds	r5, #1
 8040e36:	615f      	str	r7, [r3, #20]
 8040e38:	6125      	str	r5, [r4, #16]
 8040e3a:	4620      	mov	r0, r4
 8040e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08040e40 <__s2b>:
 8040e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8040e44:	460c      	mov	r4, r1
 8040e46:	4615      	mov	r5, r2
 8040e48:	461f      	mov	r7, r3
 8040e4a:	2209      	movs	r2, #9
 8040e4c:	3308      	adds	r3, #8
 8040e4e:	4606      	mov	r6, r0
 8040e50:	fb93 f3f2 	sdiv	r3, r3, r2
 8040e54:	2100      	movs	r1, #0
 8040e56:	2201      	movs	r2, #1
 8040e58:	429a      	cmp	r2, r3
 8040e5a:	db20      	blt.n	8040e9e <__s2b+0x5e>
 8040e5c:	4630      	mov	r0, r6
 8040e5e:	f7ff ff69 	bl	8040d34 <_Balloc>
 8040e62:	9b08      	ldr	r3, [sp, #32]
 8040e64:	6143      	str	r3, [r0, #20]
 8040e66:	2d09      	cmp	r5, #9
 8040e68:	f04f 0301 	mov.w	r3, #1
 8040e6c:	6103      	str	r3, [r0, #16]
 8040e6e:	dd19      	ble.n	8040ea4 <__s2b+0x64>
 8040e70:	f104 0809 	add.w	r8, r4, #9
 8040e74:	46c1      	mov	r9, r8
 8040e76:	442c      	add	r4, r5
 8040e78:	f819 3b01 	ldrb.w	r3, [r9], #1
 8040e7c:	4601      	mov	r1, r0
 8040e7e:	3b30      	subs	r3, #48	; 0x30
 8040e80:	220a      	movs	r2, #10
 8040e82:	4630      	mov	r0, r6
 8040e84:	f7ff ffa1 	bl	8040dca <__multadd>
 8040e88:	45a1      	cmp	r9, r4
 8040e8a:	d1f5      	bne.n	8040e78 <__s2b+0x38>
 8040e8c:	eb08 0405 	add.w	r4, r8, r5
 8040e90:	3c08      	subs	r4, #8
 8040e92:	1b2d      	subs	r5, r5, r4
 8040e94:	1963      	adds	r3, r4, r5
 8040e96:	42bb      	cmp	r3, r7
 8040e98:	db07      	blt.n	8040eaa <__s2b+0x6a>
 8040e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8040e9e:	0052      	lsls	r2, r2, #1
 8040ea0:	3101      	adds	r1, #1
 8040ea2:	e7d9      	b.n	8040e58 <__s2b+0x18>
 8040ea4:	340a      	adds	r4, #10
 8040ea6:	2509      	movs	r5, #9
 8040ea8:	e7f3      	b.n	8040e92 <__s2b+0x52>
 8040eaa:	f814 3b01 	ldrb.w	r3, [r4], #1
 8040eae:	4601      	mov	r1, r0
 8040eb0:	3b30      	subs	r3, #48	; 0x30
 8040eb2:	220a      	movs	r2, #10
 8040eb4:	4630      	mov	r0, r6
 8040eb6:	f7ff ff88 	bl	8040dca <__multadd>
 8040eba:	e7eb      	b.n	8040e94 <__s2b+0x54>

08040ebc <__hi0bits>:
 8040ebc:	0c02      	lsrs	r2, r0, #16
 8040ebe:	0412      	lsls	r2, r2, #16
 8040ec0:	4603      	mov	r3, r0
 8040ec2:	b9b2      	cbnz	r2, 8040ef2 <__hi0bits+0x36>
 8040ec4:	0403      	lsls	r3, r0, #16
 8040ec6:	2010      	movs	r0, #16
 8040ec8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8040ecc:	bf04      	itt	eq
 8040ece:	021b      	lsleq	r3, r3, #8
 8040ed0:	3008      	addeq	r0, #8
 8040ed2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8040ed6:	bf04      	itt	eq
 8040ed8:	011b      	lsleq	r3, r3, #4
 8040eda:	3004      	addeq	r0, #4
 8040edc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8040ee0:	bf04      	itt	eq
 8040ee2:	009b      	lsleq	r3, r3, #2
 8040ee4:	3002      	addeq	r0, #2
 8040ee6:	2b00      	cmp	r3, #0
 8040ee8:	db06      	blt.n	8040ef8 <__hi0bits+0x3c>
 8040eea:	005b      	lsls	r3, r3, #1
 8040eec:	d503      	bpl.n	8040ef6 <__hi0bits+0x3a>
 8040eee:	3001      	adds	r0, #1
 8040ef0:	4770      	bx	lr
 8040ef2:	2000      	movs	r0, #0
 8040ef4:	e7e8      	b.n	8040ec8 <__hi0bits+0xc>
 8040ef6:	2020      	movs	r0, #32
 8040ef8:	4770      	bx	lr

08040efa <__lo0bits>:
 8040efa:	6803      	ldr	r3, [r0, #0]
 8040efc:	f013 0207 	ands.w	r2, r3, #7
 8040f00:	4601      	mov	r1, r0
 8040f02:	d00b      	beq.n	8040f1c <__lo0bits+0x22>
 8040f04:	07da      	lsls	r2, r3, #31
 8040f06:	d423      	bmi.n	8040f50 <__lo0bits+0x56>
 8040f08:	0798      	lsls	r0, r3, #30
 8040f0a:	bf49      	itett	mi
 8040f0c:	085b      	lsrmi	r3, r3, #1
 8040f0e:	089b      	lsrpl	r3, r3, #2
 8040f10:	2001      	movmi	r0, #1
 8040f12:	600b      	strmi	r3, [r1, #0]
 8040f14:	bf5c      	itt	pl
 8040f16:	600b      	strpl	r3, [r1, #0]
 8040f18:	2002      	movpl	r0, #2
 8040f1a:	4770      	bx	lr
 8040f1c:	b298      	uxth	r0, r3
 8040f1e:	b9a8      	cbnz	r0, 8040f4c <__lo0bits+0x52>
 8040f20:	0c1b      	lsrs	r3, r3, #16
 8040f22:	2010      	movs	r0, #16
 8040f24:	f013 0fff 	tst.w	r3, #255	; 0xff
 8040f28:	bf04      	itt	eq
 8040f2a:	0a1b      	lsreq	r3, r3, #8
 8040f2c:	3008      	addeq	r0, #8
 8040f2e:	071a      	lsls	r2, r3, #28
 8040f30:	bf04      	itt	eq
 8040f32:	091b      	lsreq	r3, r3, #4
 8040f34:	3004      	addeq	r0, #4
 8040f36:	079a      	lsls	r2, r3, #30
 8040f38:	bf04      	itt	eq
 8040f3a:	089b      	lsreq	r3, r3, #2
 8040f3c:	3002      	addeq	r0, #2
 8040f3e:	07da      	lsls	r2, r3, #31
 8040f40:	d402      	bmi.n	8040f48 <__lo0bits+0x4e>
 8040f42:	085b      	lsrs	r3, r3, #1
 8040f44:	d006      	beq.n	8040f54 <__lo0bits+0x5a>
 8040f46:	3001      	adds	r0, #1
 8040f48:	600b      	str	r3, [r1, #0]
 8040f4a:	4770      	bx	lr
 8040f4c:	4610      	mov	r0, r2
 8040f4e:	e7e9      	b.n	8040f24 <__lo0bits+0x2a>
 8040f50:	2000      	movs	r0, #0
 8040f52:	4770      	bx	lr
 8040f54:	2020      	movs	r0, #32
 8040f56:	4770      	bx	lr

08040f58 <__i2b>:
 8040f58:	b510      	push	{r4, lr}
 8040f5a:	460c      	mov	r4, r1
 8040f5c:	2101      	movs	r1, #1
 8040f5e:	f7ff fee9 	bl	8040d34 <_Balloc>
 8040f62:	2201      	movs	r2, #1
 8040f64:	6144      	str	r4, [r0, #20]
 8040f66:	6102      	str	r2, [r0, #16]
 8040f68:	bd10      	pop	{r4, pc}

08040f6a <__multiply>:
 8040f6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040f6e:	4614      	mov	r4, r2
 8040f70:	690a      	ldr	r2, [r1, #16]
 8040f72:	6923      	ldr	r3, [r4, #16]
 8040f74:	429a      	cmp	r2, r3
 8040f76:	bfb8      	it	lt
 8040f78:	460b      	movlt	r3, r1
 8040f7a:	4688      	mov	r8, r1
 8040f7c:	bfbc      	itt	lt
 8040f7e:	46a0      	movlt	r8, r4
 8040f80:	461c      	movlt	r4, r3
 8040f82:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8040f86:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8040f8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8040f8e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8040f92:	eb07 0609 	add.w	r6, r7, r9
 8040f96:	42b3      	cmp	r3, r6
 8040f98:	bfb8      	it	lt
 8040f9a:	3101      	addlt	r1, #1
 8040f9c:	f7ff feca 	bl	8040d34 <_Balloc>
 8040fa0:	f100 0514 	add.w	r5, r0, #20
 8040fa4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8040fa8:	462b      	mov	r3, r5
 8040faa:	2200      	movs	r2, #0
 8040fac:	4573      	cmp	r3, lr
 8040fae:	d316      	bcc.n	8040fde <__multiply+0x74>
 8040fb0:	f104 0214 	add.w	r2, r4, #20
 8040fb4:	f108 0114 	add.w	r1, r8, #20
 8040fb8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8040fbc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8040fc0:	9300      	str	r3, [sp, #0]
 8040fc2:	9b00      	ldr	r3, [sp, #0]
 8040fc4:	9201      	str	r2, [sp, #4]
 8040fc6:	4293      	cmp	r3, r2
 8040fc8:	d80c      	bhi.n	8040fe4 <__multiply+0x7a>
 8040fca:	2e00      	cmp	r6, #0
 8040fcc:	dd03      	ble.n	8040fd6 <__multiply+0x6c>
 8040fce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8040fd2:	2b00      	cmp	r3, #0
 8040fd4:	d05d      	beq.n	8041092 <__multiply+0x128>
 8040fd6:	6106      	str	r6, [r0, #16]
 8040fd8:	b003      	add	sp, #12
 8040fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040fde:	f843 2b04 	str.w	r2, [r3], #4
 8040fe2:	e7e3      	b.n	8040fac <__multiply+0x42>
 8040fe4:	f8b2 b000 	ldrh.w	fp, [r2]
 8040fe8:	f1bb 0f00 	cmp.w	fp, #0
 8040fec:	d023      	beq.n	8041036 <__multiply+0xcc>
 8040fee:	4689      	mov	r9, r1
 8040ff0:	46ac      	mov	ip, r5
 8040ff2:	f04f 0800 	mov.w	r8, #0
 8040ff6:	f859 4b04 	ldr.w	r4, [r9], #4
 8040ffa:	f8dc a000 	ldr.w	sl, [ip]
 8040ffe:	b2a3      	uxth	r3, r4
 8041000:	fa1f fa8a 	uxth.w	sl, sl
 8041004:	fb0b a303 	mla	r3, fp, r3, sl
 8041008:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 804100c:	f8dc 4000 	ldr.w	r4, [ip]
 8041010:	4443      	add	r3, r8
 8041012:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8041016:	fb0b 840a 	mla	r4, fp, sl, r8
 804101a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 804101e:	46e2      	mov	sl, ip
 8041020:	b29b      	uxth	r3, r3
 8041022:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8041026:	454f      	cmp	r7, r9
 8041028:	ea4f 4814 	mov.w	r8, r4, lsr #16
 804102c:	f84a 3b04 	str.w	r3, [sl], #4
 8041030:	d82b      	bhi.n	804108a <__multiply+0x120>
 8041032:	f8cc 8004 	str.w	r8, [ip, #4]
 8041036:	9b01      	ldr	r3, [sp, #4]
 8041038:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 804103c:	3204      	adds	r2, #4
 804103e:	f1ba 0f00 	cmp.w	sl, #0
 8041042:	d020      	beq.n	8041086 <__multiply+0x11c>
 8041044:	682b      	ldr	r3, [r5, #0]
 8041046:	4689      	mov	r9, r1
 8041048:	46a8      	mov	r8, r5
 804104a:	f04f 0b00 	mov.w	fp, #0
 804104e:	f8b9 c000 	ldrh.w	ip, [r9]
 8041052:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8041056:	fb0a 440c 	mla	r4, sl, ip, r4
 804105a:	445c      	add	r4, fp
 804105c:	46c4      	mov	ip, r8
 804105e:	b29b      	uxth	r3, r3
 8041060:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8041064:	f84c 3b04 	str.w	r3, [ip], #4
 8041068:	f859 3b04 	ldr.w	r3, [r9], #4
 804106c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8041070:	0c1b      	lsrs	r3, r3, #16
 8041072:	fb0a b303 	mla	r3, sl, r3, fp
 8041076:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 804107a:	454f      	cmp	r7, r9
 804107c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8041080:	d805      	bhi.n	804108e <__multiply+0x124>
 8041082:	f8c8 3004 	str.w	r3, [r8, #4]
 8041086:	3504      	adds	r5, #4
 8041088:	e79b      	b.n	8040fc2 <__multiply+0x58>
 804108a:	46d4      	mov	ip, sl
 804108c:	e7b3      	b.n	8040ff6 <__multiply+0x8c>
 804108e:	46e0      	mov	r8, ip
 8041090:	e7dd      	b.n	804104e <__multiply+0xe4>
 8041092:	3e01      	subs	r6, #1
 8041094:	e799      	b.n	8040fca <__multiply+0x60>
	...

08041098 <__pow5mult>:
 8041098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804109c:	4615      	mov	r5, r2
 804109e:	f012 0203 	ands.w	r2, r2, #3
 80410a2:	4606      	mov	r6, r0
 80410a4:	460f      	mov	r7, r1
 80410a6:	d007      	beq.n	80410b8 <__pow5mult+0x20>
 80410a8:	3a01      	subs	r2, #1
 80410aa:	4c21      	ldr	r4, [pc, #132]	; (8041130 <__pow5mult+0x98>)
 80410ac:	2300      	movs	r3, #0
 80410ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80410b2:	f7ff fe8a 	bl	8040dca <__multadd>
 80410b6:	4607      	mov	r7, r0
 80410b8:	10ad      	asrs	r5, r5, #2
 80410ba:	d035      	beq.n	8041128 <__pow5mult+0x90>
 80410bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80410be:	b93c      	cbnz	r4, 80410d0 <__pow5mult+0x38>
 80410c0:	2010      	movs	r0, #16
 80410c2:	f000 fd9d 	bl	8041c00 <malloc>
 80410c6:	6270      	str	r0, [r6, #36]	; 0x24
 80410c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80410cc:	6004      	str	r4, [r0, #0]
 80410ce:	60c4      	str	r4, [r0, #12]
 80410d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80410d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80410d8:	b94c      	cbnz	r4, 80410ee <__pow5mult+0x56>
 80410da:	f240 2171 	movw	r1, #625	; 0x271
 80410de:	4630      	mov	r0, r6
 80410e0:	f7ff ff3a 	bl	8040f58 <__i2b>
 80410e4:	2300      	movs	r3, #0
 80410e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80410ea:	4604      	mov	r4, r0
 80410ec:	6003      	str	r3, [r0, #0]
 80410ee:	f04f 0800 	mov.w	r8, #0
 80410f2:	07eb      	lsls	r3, r5, #31
 80410f4:	d50a      	bpl.n	804110c <__pow5mult+0x74>
 80410f6:	4639      	mov	r1, r7
 80410f8:	4622      	mov	r2, r4
 80410fa:	4630      	mov	r0, r6
 80410fc:	f7ff ff35 	bl	8040f6a <__multiply>
 8041100:	4639      	mov	r1, r7
 8041102:	4681      	mov	r9, r0
 8041104:	4630      	mov	r0, r6
 8041106:	f7ff fe49 	bl	8040d9c <_Bfree>
 804110a:	464f      	mov	r7, r9
 804110c:	106d      	asrs	r5, r5, #1
 804110e:	d00b      	beq.n	8041128 <__pow5mult+0x90>
 8041110:	6820      	ldr	r0, [r4, #0]
 8041112:	b938      	cbnz	r0, 8041124 <__pow5mult+0x8c>
 8041114:	4622      	mov	r2, r4
 8041116:	4621      	mov	r1, r4
 8041118:	4630      	mov	r0, r6
 804111a:	f7ff ff26 	bl	8040f6a <__multiply>
 804111e:	6020      	str	r0, [r4, #0]
 8041120:	f8c0 8000 	str.w	r8, [r0]
 8041124:	4604      	mov	r4, r0
 8041126:	e7e4      	b.n	80410f2 <__pow5mult+0x5a>
 8041128:	4638      	mov	r0, r7
 804112a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804112e:	bf00      	nop
 8041130:	080563c0 	.word	0x080563c0

08041134 <__lshift>:
 8041134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041138:	460c      	mov	r4, r1
 804113a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 804113e:	6923      	ldr	r3, [r4, #16]
 8041140:	6849      	ldr	r1, [r1, #4]
 8041142:	eb0a 0903 	add.w	r9, sl, r3
 8041146:	68a3      	ldr	r3, [r4, #8]
 8041148:	4607      	mov	r7, r0
 804114a:	4616      	mov	r6, r2
 804114c:	f109 0501 	add.w	r5, r9, #1
 8041150:	42ab      	cmp	r3, r5
 8041152:	db32      	blt.n	80411ba <__lshift+0x86>
 8041154:	4638      	mov	r0, r7
 8041156:	f7ff fded 	bl	8040d34 <_Balloc>
 804115a:	2300      	movs	r3, #0
 804115c:	4680      	mov	r8, r0
 804115e:	f100 0114 	add.w	r1, r0, #20
 8041162:	461a      	mov	r2, r3
 8041164:	4553      	cmp	r3, sl
 8041166:	db2b      	blt.n	80411c0 <__lshift+0x8c>
 8041168:	6920      	ldr	r0, [r4, #16]
 804116a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 804116e:	f104 0314 	add.w	r3, r4, #20
 8041172:	f016 021f 	ands.w	r2, r6, #31
 8041176:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 804117a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 804117e:	d025      	beq.n	80411cc <__lshift+0x98>
 8041180:	f1c2 0e20 	rsb	lr, r2, #32
 8041184:	2000      	movs	r0, #0
 8041186:	681e      	ldr	r6, [r3, #0]
 8041188:	468a      	mov	sl, r1
 804118a:	4096      	lsls	r6, r2
 804118c:	4330      	orrs	r0, r6
 804118e:	f84a 0b04 	str.w	r0, [sl], #4
 8041192:	f853 0b04 	ldr.w	r0, [r3], #4
 8041196:	459c      	cmp	ip, r3
 8041198:	fa20 f00e 	lsr.w	r0, r0, lr
 804119c:	d814      	bhi.n	80411c8 <__lshift+0x94>
 804119e:	6048      	str	r0, [r1, #4]
 80411a0:	b108      	cbz	r0, 80411a6 <__lshift+0x72>
 80411a2:	f109 0502 	add.w	r5, r9, #2
 80411a6:	3d01      	subs	r5, #1
 80411a8:	4638      	mov	r0, r7
 80411aa:	f8c8 5010 	str.w	r5, [r8, #16]
 80411ae:	4621      	mov	r1, r4
 80411b0:	f7ff fdf4 	bl	8040d9c <_Bfree>
 80411b4:	4640      	mov	r0, r8
 80411b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80411ba:	3101      	adds	r1, #1
 80411bc:	005b      	lsls	r3, r3, #1
 80411be:	e7c7      	b.n	8041150 <__lshift+0x1c>
 80411c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80411c4:	3301      	adds	r3, #1
 80411c6:	e7cd      	b.n	8041164 <__lshift+0x30>
 80411c8:	4651      	mov	r1, sl
 80411ca:	e7dc      	b.n	8041186 <__lshift+0x52>
 80411cc:	3904      	subs	r1, #4
 80411ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80411d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80411d6:	459c      	cmp	ip, r3
 80411d8:	d8f9      	bhi.n	80411ce <__lshift+0x9a>
 80411da:	e7e4      	b.n	80411a6 <__lshift+0x72>

080411dc <__mcmp>:
 80411dc:	6903      	ldr	r3, [r0, #16]
 80411de:	690a      	ldr	r2, [r1, #16]
 80411e0:	1a9b      	subs	r3, r3, r2
 80411e2:	b530      	push	{r4, r5, lr}
 80411e4:	d10c      	bne.n	8041200 <__mcmp+0x24>
 80411e6:	0092      	lsls	r2, r2, #2
 80411e8:	3014      	adds	r0, #20
 80411ea:	3114      	adds	r1, #20
 80411ec:	1884      	adds	r4, r0, r2
 80411ee:	4411      	add	r1, r2
 80411f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80411f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80411f8:	4295      	cmp	r5, r2
 80411fa:	d003      	beq.n	8041204 <__mcmp+0x28>
 80411fc:	d305      	bcc.n	804120a <__mcmp+0x2e>
 80411fe:	2301      	movs	r3, #1
 8041200:	4618      	mov	r0, r3
 8041202:	bd30      	pop	{r4, r5, pc}
 8041204:	42a0      	cmp	r0, r4
 8041206:	d3f3      	bcc.n	80411f0 <__mcmp+0x14>
 8041208:	e7fa      	b.n	8041200 <__mcmp+0x24>
 804120a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 804120e:	e7f7      	b.n	8041200 <__mcmp+0x24>

08041210 <__mdiff>:
 8041210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041214:	460d      	mov	r5, r1
 8041216:	4607      	mov	r7, r0
 8041218:	4611      	mov	r1, r2
 804121a:	4628      	mov	r0, r5
 804121c:	4614      	mov	r4, r2
 804121e:	f7ff ffdd 	bl	80411dc <__mcmp>
 8041222:	1e06      	subs	r6, r0, #0
 8041224:	d108      	bne.n	8041238 <__mdiff+0x28>
 8041226:	4631      	mov	r1, r6
 8041228:	4638      	mov	r0, r7
 804122a:	f7ff fd83 	bl	8040d34 <_Balloc>
 804122e:	2301      	movs	r3, #1
 8041230:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8041234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041238:	bfa4      	itt	ge
 804123a:	4623      	movge	r3, r4
 804123c:	462c      	movge	r4, r5
 804123e:	4638      	mov	r0, r7
 8041240:	6861      	ldr	r1, [r4, #4]
 8041242:	bfa6      	itte	ge
 8041244:	461d      	movge	r5, r3
 8041246:	2600      	movge	r6, #0
 8041248:	2601      	movlt	r6, #1
 804124a:	f7ff fd73 	bl	8040d34 <_Balloc>
 804124e:	692b      	ldr	r3, [r5, #16]
 8041250:	60c6      	str	r6, [r0, #12]
 8041252:	6926      	ldr	r6, [r4, #16]
 8041254:	f105 0914 	add.w	r9, r5, #20
 8041258:	f104 0214 	add.w	r2, r4, #20
 804125c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8041260:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8041264:	f100 0514 	add.w	r5, r0, #20
 8041268:	f04f 0e00 	mov.w	lr, #0
 804126c:	f852 ab04 	ldr.w	sl, [r2], #4
 8041270:	f859 4b04 	ldr.w	r4, [r9], #4
 8041274:	fa1e f18a 	uxtah	r1, lr, sl
 8041278:	b2a3      	uxth	r3, r4
 804127a:	1ac9      	subs	r1, r1, r3
 804127c:	0c23      	lsrs	r3, r4, #16
 804127e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8041282:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8041286:	b289      	uxth	r1, r1
 8041288:	ea4f 4e23 	mov.w	lr, r3, asr #16
 804128c:	45c8      	cmp	r8, r9
 804128e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8041292:	4694      	mov	ip, r2
 8041294:	f845 3b04 	str.w	r3, [r5], #4
 8041298:	d8e8      	bhi.n	804126c <__mdiff+0x5c>
 804129a:	45bc      	cmp	ip, r7
 804129c:	d304      	bcc.n	80412a8 <__mdiff+0x98>
 804129e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80412a2:	b183      	cbz	r3, 80412c6 <__mdiff+0xb6>
 80412a4:	6106      	str	r6, [r0, #16]
 80412a6:	e7c5      	b.n	8041234 <__mdiff+0x24>
 80412a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80412ac:	fa1e f381 	uxtah	r3, lr, r1
 80412b0:	141a      	asrs	r2, r3, #16
 80412b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80412b6:	b29b      	uxth	r3, r3
 80412b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80412bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80412c0:	f845 3b04 	str.w	r3, [r5], #4
 80412c4:	e7e9      	b.n	804129a <__mdiff+0x8a>
 80412c6:	3e01      	subs	r6, #1
 80412c8:	e7e9      	b.n	804129e <__mdiff+0x8e>
	...

080412cc <__ulp>:
 80412cc:	4b12      	ldr	r3, [pc, #72]	; (8041318 <__ulp+0x4c>)
 80412ce:	ee10 2a90 	vmov	r2, s1
 80412d2:	401a      	ands	r2, r3
 80412d4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80412d8:	2b00      	cmp	r3, #0
 80412da:	dd04      	ble.n	80412e6 <__ulp+0x1a>
 80412dc:	2000      	movs	r0, #0
 80412de:	4619      	mov	r1, r3
 80412e0:	ec41 0b10 	vmov	d0, r0, r1
 80412e4:	4770      	bx	lr
 80412e6:	425b      	negs	r3, r3
 80412e8:	151b      	asrs	r3, r3, #20
 80412ea:	2b13      	cmp	r3, #19
 80412ec:	f04f 0000 	mov.w	r0, #0
 80412f0:	f04f 0100 	mov.w	r1, #0
 80412f4:	dc04      	bgt.n	8041300 <__ulp+0x34>
 80412f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80412fa:	fa42 f103 	asr.w	r1, r2, r3
 80412fe:	e7ef      	b.n	80412e0 <__ulp+0x14>
 8041300:	3b14      	subs	r3, #20
 8041302:	2b1e      	cmp	r3, #30
 8041304:	f04f 0201 	mov.w	r2, #1
 8041308:	bfda      	itte	le
 804130a:	f1c3 031f 	rsble	r3, r3, #31
 804130e:	fa02 f303 	lslle.w	r3, r2, r3
 8041312:	4613      	movgt	r3, r2
 8041314:	4618      	mov	r0, r3
 8041316:	e7e3      	b.n	80412e0 <__ulp+0x14>
 8041318:	7ff00000 	.word	0x7ff00000

0804131c <__b2d>:
 804131c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804131e:	6905      	ldr	r5, [r0, #16]
 8041320:	f100 0714 	add.w	r7, r0, #20
 8041324:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8041328:	1f2e      	subs	r6, r5, #4
 804132a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 804132e:	4620      	mov	r0, r4
 8041330:	f7ff fdc4 	bl	8040ebc <__hi0bits>
 8041334:	f1c0 0320 	rsb	r3, r0, #32
 8041338:	280a      	cmp	r0, #10
 804133a:	600b      	str	r3, [r1, #0]
 804133c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80413b4 <__b2d+0x98>
 8041340:	dc14      	bgt.n	804136c <__b2d+0x50>
 8041342:	f1c0 0e0b 	rsb	lr, r0, #11
 8041346:	fa24 f10e 	lsr.w	r1, r4, lr
 804134a:	42b7      	cmp	r7, r6
 804134c:	ea41 030c 	orr.w	r3, r1, ip
 8041350:	bf34      	ite	cc
 8041352:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8041356:	2100      	movcs	r1, #0
 8041358:	3015      	adds	r0, #21
 804135a:	fa04 f000 	lsl.w	r0, r4, r0
 804135e:	fa21 f10e 	lsr.w	r1, r1, lr
 8041362:	ea40 0201 	orr.w	r2, r0, r1
 8041366:	ec43 2b10 	vmov	d0, r2, r3
 804136a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804136c:	42b7      	cmp	r7, r6
 804136e:	bf3a      	itte	cc
 8041370:	f1a5 0608 	subcc.w	r6, r5, #8
 8041374:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8041378:	2100      	movcs	r1, #0
 804137a:	380b      	subs	r0, #11
 804137c:	d015      	beq.n	80413aa <__b2d+0x8e>
 804137e:	4084      	lsls	r4, r0
 8041380:	f1c0 0520 	rsb	r5, r0, #32
 8041384:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8041388:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 804138c:	42be      	cmp	r6, r7
 804138e:	fa21 fc05 	lsr.w	ip, r1, r5
 8041392:	ea44 030c 	orr.w	r3, r4, ip
 8041396:	bf8c      	ite	hi
 8041398:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 804139c:	2400      	movls	r4, #0
 804139e:	fa01 f000 	lsl.w	r0, r1, r0
 80413a2:	40ec      	lsrs	r4, r5
 80413a4:	ea40 0204 	orr.w	r2, r0, r4
 80413a8:	e7dd      	b.n	8041366 <__b2d+0x4a>
 80413aa:	ea44 030c 	orr.w	r3, r4, ip
 80413ae:	460a      	mov	r2, r1
 80413b0:	e7d9      	b.n	8041366 <__b2d+0x4a>
 80413b2:	bf00      	nop
 80413b4:	3ff00000 	.word	0x3ff00000

080413b8 <__d2b>:
 80413b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80413bc:	460e      	mov	r6, r1
 80413be:	2101      	movs	r1, #1
 80413c0:	ec59 8b10 	vmov	r8, r9, d0
 80413c4:	4615      	mov	r5, r2
 80413c6:	f7ff fcb5 	bl	8040d34 <_Balloc>
 80413ca:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80413ce:	4607      	mov	r7, r0
 80413d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80413d4:	bb34      	cbnz	r4, 8041424 <__d2b+0x6c>
 80413d6:	9301      	str	r3, [sp, #4]
 80413d8:	f1b8 0300 	subs.w	r3, r8, #0
 80413dc:	d027      	beq.n	804142e <__d2b+0x76>
 80413de:	a802      	add	r0, sp, #8
 80413e0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80413e4:	f7ff fd89 	bl	8040efa <__lo0bits>
 80413e8:	9900      	ldr	r1, [sp, #0]
 80413ea:	b1f0      	cbz	r0, 804142a <__d2b+0x72>
 80413ec:	9a01      	ldr	r2, [sp, #4]
 80413ee:	f1c0 0320 	rsb	r3, r0, #32
 80413f2:	fa02 f303 	lsl.w	r3, r2, r3
 80413f6:	430b      	orrs	r3, r1
 80413f8:	40c2      	lsrs	r2, r0
 80413fa:	617b      	str	r3, [r7, #20]
 80413fc:	9201      	str	r2, [sp, #4]
 80413fe:	9b01      	ldr	r3, [sp, #4]
 8041400:	61bb      	str	r3, [r7, #24]
 8041402:	2b00      	cmp	r3, #0
 8041404:	bf14      	ite	ne
 8041406:	2102      	movne	r1, #2
 8041408:	2101      	moveq	r1, #1
 804140a:	6139      	str	r1, [r7, #16]
 804140c:	b1c4      	cbz	r4, 8041440 <__d2b+0x88>
 804140e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8041412:	4404      	add	r4, r0
 8041414:	6034      	str	r4, [r6, #0]
 8041416:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 804141a:	6028      	str	r0, [r5, #0]
 804141c:	4638      	mov	r0, r7
 804141e:	b003      	add	sp, #12
 8041420:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8041424:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8041428:	e7d5      	b.n	80413d6 <__d2b+0x1e>
 804142a:	6179      	str	r1, [r7, #20]
 804142c:	e7e7      	b.n	80413fe <__d2b+0x46>
 804142e:	a801      	add	r0, sp, #4
 8041430:	f7ff fd63 	bl	8040efa <__lo0bits>
 8041434:	9b01      	ldr	r3, [sp, #4]
 8041436:	617b      	str	r3, [r7, #20]
 8041438:	2101      	movs	r1, #1
 804143a:	6139      	str	r1, [r7, #16]
 804143c:	3020      	adds	r0, #32
 804143e:	e7e5      	b.n	804140c <__d2b+0x54>
 8041440:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8041444:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8041448:	6030      	str	r0, [r6, #0]
 804144a:	6918      	ldr	r0, [r3, #16]
 804144c:	f7ff fd36 	bl	8040ebc <__hi0bits>
 8041450:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8041454:	e7e1      	b.n	804141a <__d2b+0x62>

08041456 <__ratio>:
 8041456:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804145a:	4688      	mov	r8, r1
 804145c:	4669      	mov	r1, sp
 804145e:	4681      	mov	r9, r0
 8041460:	f7ff ff5c 	bl	804131c <__b2d>
 8041464:	a901      	add	r1, sp, #4
 8041466:	4640      	mov	r0, r8
 8041468:	ec57 6b10 	vmov	r6, r7, d0
 804146c:	f7ff ff56 	bl	804131c <__b2d>
 8041470:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8041474:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8041478:	eba3 0c02 	sub.w	ip, r3, r2
 804147c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8041480:	1a9b      	subs	r3, r3, r2
 8041482:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8041486:	ec5b ab10 	vmov	sl, fp, d0
 804148a:	2b00      	cmp	r3, #0
 804148c:	bfce      	itee	gt
 804148e:	463a      	movgt	r2, r7
 8041490:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8041494:	465a      	movle	r2, fp
 8041496:	4659      	mov	r1, fp
 8041498:	463d      	mov	r5, r7
 804149a:	bfd4      	ite	le
 804149c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80414a0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80414a4:	4630      	mov	r0, r6
 80414a6:	ee10 2a10 	vmov	r2, s0
 80414aa:	460b      	mov	r3, r1
 80414ac:	4629      	mov	r1, r5
 80414ae:	f7df fa05 	bl	80208bc <__aeabi_ddiv>
 80414b2:	ec41 0b10 	vmov	d0, r0, r1
 80414b6:	b003      	add	sp, #12
 80414b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080414bc <__copybits>:
 80414bc:	3901      	subs	r1, #1
 80414be:	b510      	push	{r4, lr}
 80414c0:	1149      	asrs	r1, r1, #5
 80414c2:	6914      	ldr	r4, [r2, #16]
 80414c4:	3101      	adds	r1, #1
 80414c6:	f102 0314 	add.w	r3, r2, #20
 80414ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80414ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80414d2:	42a3      	cmp	r3, r4
 80414d4:	4602      	mov	r2, r0
 80414d6:	d303      	bcc.n	80414e0 <__copybits+0x24>
 80414d8:	2300      	movs	r3, #0
 80414da:	428a      	cmp	r2, r1
 80414dc:	d305      	bcc.n	80414ea <__copybits+0x2e>
 80414de:	bd10      	pop	{r4, pc}
 80414e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80414e4:	f840 2b04 	str.w	r2, [r0], #4
 80414e8:	e7f3      	b.n	80414d2 <__copybits+0x16>
 80414ea:	f842 3b04 	str.w	r3, [r2], #4
 80414ee:	e7f4      	b.n	80414da <__copybits+0x1e>

080414f0 <__any_on>:
 80414f0:	f100 0214 	add.w	r2, r0, #20
 80414f4:	6900      	ldr	r0, [r0, #16]
 80414f6:	114b      	asrs	r3, r1, #5
 80414f8:	4298      	cmp	r0, r3
 80414fa:	b510      	push	{r4, lr}
 80414fc:	db11      	blt.n	8041522 <__any_on+0x32>
 80414fe:	dd0a      	ble.n	8041516 <__any_on+0x26>
 8041500:	f011 011f 	ands.w	r1, r1, #31
 8041504:	d007      	beq.n	8041516 <__any_on+0x26>
 8041506:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 804150a:	fa24 f001 	lsr.w	r0, r4, r1
 804150e:	fa00 f101 	lsl.w	r1, r0, r1
 8041512:	428c      	cmp	r4, r1
 8041514:	d10b      	bne.n	804152e <__any_on+0x3e>
 8041516:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 804151a:	4293      	cmp	r3, r2
 804151c:	d803      	bhi.n	8041526 <__any_on+0x36>
 804151e:	2000      	movs	r0, #0
 8041520:	bd10      	pop	{r4, pc}
 8041522:	4603      	mov	r3, r0
 8041524:	e7f7      	b.n	8041516 <__any_on+0x26>
 8041526:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 804152a:	2900      	cmp	r1, #0
 804152c:	d0f5      	beq.n	804151a <__any_on+0x2a>
 804152e:	2001      	movs	r0, #1
 8041530:	e7f6      	b.n	8041520 <__any_on+0x30>

08041532 <_calloc_r>:
 8041532:	b538      	push	{r3, r4, r5, lr}
 8041534:	fb02 f401 	mul.w	r4, r2, r1
 8041538:	4621      	mov	r1, r4
 804153a:	f000 f809 	bl	8041550 <_malloc_r>
 804153e:	4605      	mov	r5, r0
 8041540:	b118      	cbz	r0, 804154a <_calloc_r+0x18>
 8041542:	4622      	mov	r2, r4
 8041544:	2100      	movs	r1, #0
 8041546:	f7fe fa01 	bl	803f94c <memset>
 804154a:	4628      	mov	r0, r5
 804154c:	bd38      	pop	{r3, r4, r5, pc}
	...

08041550 <_malloc_r>:
 8041550:	b570      	push	{r4, r5, r6, lr}
 8041552:	1ccd      	adds	r5, r1, #3
 8041554:	f025 0503 	bic.w	r5, r5, #3
 8041558:	3508      	adds	r5, #8
 804155a:	2d0c      	cmp	r5, #12
 804155c:	bf38      	it	cc
 804155e:	250c      	movcc	r5, #12
 8041560:	2d00      	cmp	r5, #0
 8041562:	4606      	mov	r6, r0
 8041564:	db01      	blt.n	804156a <_malloc_r+0x1a>
 8041566:	42a9      	cmp	r1, r5
 8041568:	d903      	bls.n	8041572 <_malloc_r+0x22>
 804156a:	230c      	movs	r3, #12
 804156c:	6033      	str	r3, [r6, #0]
 804156e:	2000      	movs	r0, #0
 8041570:	bd70      	pop	{r4, r5, r6, pc}
 8041572:	f000 fb66 	bl	8041c42 <__malloc_lock>
 8041576:	4a21      	ldr	r2, [pc, #132]	; (80415fc <_malloc_r+0xac>)
 8041578:	6814      	ldr	r4, [r2, #0]
 804157a:	4621      	mov	r1, r4
 804157c:	b991      	cbnz	r1, 80415a4 <_malloc_r+0x54>
 804157e:	4c20      	ldr	r4, [pc, #128]	; (8041600 <_malloc_r+0xb0>)
 8041580:	6823      	ldr	r3, [r4, #0]
 8041582:	b91b      	cbnz	r3, 804158c <_malloc_r+0x3c>
 8041584:	4630      	mov	r0, r6
 8041586:	f000 fb17 	bl	8041bb8 <_sbrk_r>
 804158a:	6020      	str	r0, [r4, #0]
 804158c:	4629      	mov	r1, r5
 804158e:	4630      	mov	r0, r6
 8041590:	f000 fb12 	bl	8041bb8 <_sbrk_r>
 8041594:	1c43      	adds	r3, r0, #1
 8041596:	d124      	bne.n	80415e2 <_malloc_r+0x92>
 8041598:	230c      	movs	r3, #12
 804159a:	6033      	str	r3, [r6, #0]
 804159c:	4630      	mov	r0, r6
 804159e:	f000 fb51 	bl	8041c44 <__malloc_unlock>
 80415a2:	e7e4      	b.n	804156e <_malloc_r+0x1e>
 80415a4:	680b      	ldr	r3, [r1, #0]
 80415a6:	1b5b      	subs	r3, r3, r5
 80415a8:	d418      	bmi.n	80415dc <_malloc_r+0x8c>
 80415aa:	2b0b      	cmp	r3, #11
 80415ac:	d90f      	bls.n	80415ce <_malloc_r+0x7e>
 80415ae:	600b      	str	r3, [r1, #0]
 80415b0:	50cd      	str	r5, [r1, r3]
 80415b2:	18cc      	adds	r4, r1, r3
 80415b4:	4630      	mov	r0, r6
 80415b6:	f000 fb45 	bl	8041c44 <__malloc_unlock>
 80415ba:	f104 000b 	add.w	r0, r4, #11
 80415be:	1d23      	adds	r3, r4, #4
 80415c0:	f020 0007 	bic.w	r0, r0, #7
 80415c4:	1ac3      	subs	r3, r0, r3
 80415c6:	d0d3      	beq.n	8041570 <_malloc_r+0x20>
 80415c8:	425a      	negs	r2, r3
 80415ca:	50e2      	str	r2, [r4, r3]
 80415cc:	e7d0      	b.n	8041570 <_malloc_r+0x20>
 80415ce:	428c      	cmp	r4, r1
 80415d0:	684b      	ldr	r3, [r1, #4]
 80415d2:	bf16      	itet	ne
 80415d4:	6063      	strne	r3, [r4, #4]
 80415d6:	6013      	streq	r3, [r2, #0]
 80415d8:	460c      	movne	r4, r1
 80415da:	e7eb      	b.n	80415b4 <_malloc_r+0x64>
 80415dc:	460c      	mov	r4, r1
 80415de:	6849      	ldr	r1, [r1, #4]
 80415e0:	e7cc      	b.n	804157c <_malloc_r+0x2c>
 80415e2:	1cc4      	adds	r4, r0, #3
 80415e4:	f024 0403 	bic.w	r4, r4, #3
 80415e8:	42a0      	cmp	r0, r4
 80415ea:	d005      	beq.n	80415f8 <_malloc_r+0xa8>
 80415ec:	1a21      	subs	r1, r4, r0
 80415ee:	4630      	mov	r0, r6
 80415f0:	f000 fae2 	bl	8041bb8 <_sbrk_r>
 80415f4:	3001      	adds	r0, #1
 80415f6:	d0cf      	beq.n	8041598 <_malloc_r+0x48>
 80415f8:	6025      	str	r5, [r4, #0]
 80415fa:	e7db      	b.n	80415b4 <_malloc_r+0x64>
 80415fc:	2000805c 	.word	0x2000805c
 8041600:	20008060 	.word	0x20008060

08041604 <__ssputs_r>:
 8041604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041608:	688e      	ldr	r6, [r1, #8]
 804160a:	429e      	cmp	r6, r3
 804160c:	4682      	mov	sl, r0
 804160e:	460c      	mov	r4, r1
 8041610:	4690      	mov	r8, r2
 8041612:	4699      	mov	r9, r3
 8041614:	d837      	bhi.n	8041686 <__ssputs_r+0x82>
 8041616:	898a      	ldrh	r2, [r1, #12]
 8041618:	f412 6f90 	tst.w	r2, #1152	; 0x480
 804161c:	d031      	beq.n	8041682 <__ssputs_r+0x7e>
 804161e:	6825      	ldr	r5, [r4, #0]
 8041620:	6909      	ldr	r1, [r1, #16]
 8041622:	1a6f      	subs	r7, r5, r1
 8041624:	6965      	ldr	r5, [r4, #20]
 8041626:	2302      	movs	r3, #2
 8041628:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 804162c:	fb95 f5f3 	sdiv	r5, r5, r3
 8041630:	f109 0301 	add.w	r3, r9, #1
 8041634:	443b      	add	r3, r7
 8041636:	429d      	cmp	r5, r3
 8041638:	bf38      	it	cc
 804163a:	461d      	movcc	r5, r3
 804163c:	0553      	lsls	r3, r2, #21
 804163e:	d530      	bpl.n	80416a2 <__ssputs_r+0x9e>
 8041640:	4629      	mov	r1, r5
 8041642:	f7ff ff85 	bl	8041550 <_malloc_r>
 8041646:	4606      	mov	r6, r0
 8041648:	b950      	cbnz	r0, 8041660 <__ssputs_r+0x5c>
 804164a:	230c      	movs	r3, #12
 804164c:	f8ca 3000 	str.w	r3, [sl]
 8041650:	89a3      	ldrh	r3, [r4, #12]
 8041652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8041656:	81a3      	strh	r3, [r4, #12]
 8041658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 804165c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041660:	463a      	mov	r2, r7
 8041662:	6921      	ldr	r1, [r4, #16]
 8041664:	f7fe f967 	bl	803f936 <memcpy>
 8041668:	89a3      	ldrh	r3, [r4, #12]
 804166a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 804166e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8041672:	81a3      	strh	r3, [r4, #12]
 8041674:	6126      	str	r6, [r4, #16]
 8041676:	6165      	str	r5, [r4, #20]
 8041678:	443e      	add	r6, r7
 804167a:	1bed      	subs	r5, r5, r7
 804167c:	6026      	str	r6, [r4, #0]
 804167e:	60a5      	str	r5, [r4, #8]
 8041680:	464e      	mov	r6, r9
 8041682:	454e      	cmp	r6, r9
 8041684:	d900      	bls.n	8041688 <__ssputs_r+0x84>
 8041686:	464e      	mov	r6, r9
 8041688:	4632      	mov	r2, r6
 804168a:	4641      	mov	r1, r8
 804168c:	6820      	ldr	r0, [r4, #0]
 804168e:	f000 fabf 	bl	8041c10 <memmove>
 8041692:	68a3      	ldr	r3, [r4, #8]
 8041694:	1b9b      	subs	r3, r3, r6
 8041696:	60a3      	str	r3, [r4, #8]
 8041698:	6823      	ldr	r3, [r4, #0]
 804169a:	441e      	add	r6, r3
 804169c:	6026      	str	r6, [r4, #0]
 804169e:	2000      	movs	r0, #0
 80416a0:	e7dc      	b.n	804165c <__ssputs_r+0x58>
 80416a2:	462a      	mov	r2, r5
 80416a4:	f000 fb1e 	bl	8041ce4 <_realloc_r>
 80416a8:	4606      	mov	r6, r0
 80416aa:	2800      	cmp	r0, #0
 80416ac:	d1e2      	bne.n	8041674 <__ssputs_r+0x70>
 80416ae:	6921      	ldr	r1, [r4, #16]
 80416b0:	4650      	mov	r0, sl
 80416b2:	f000 fac9 	bl	8041c48 <_free_r>
 80416b6:	e7c8      	b.n	804164a <__ssputs_r+0x46>

080416b8 <_svfiprintf_r>:
 80416b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80416bc:	461d      	mov	r5, r3
 80416be:	898b      	ldrh	r3, [r1, #12]
 80416c0:	061f      	lsls	r7, r3, #24
 80416c2:	b09d      	sub	sp, #116	; 0x74
 80416c4:	4680      	mov	r8, r0
 80416c6:	460c      	mov	r4, r1
 80416c8:	4616      	mov	r6, r2
 80416ca:	d50f      	bpl.n	80416ec <_svfiprintf_r+0x34>
 80416cc:	690b      	ldr	r3, [r1, #16]
 80416ce:	b96b      	cbnz	r3, 80416ec <_svfiprintf_r+0x34>
 80416d0:	2140      	movs	r1, #64	; 0x40
 80416d2:	f7ff ff3d 	bl	8041550 <_malloc_r>
 80416d6:	6020      	str	r0, [r4, #0]
 80416d8:	6120      	str	r0, [r4, #16]
 80416da:	b928      	cbnz	r0, 80416e8 <_svfiprintf_r+0x30>
 80416dc:	230c      	movs	r3, #12
 80416de:	f8c8 3000 	str.w	r3, [r8]
 80416e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80416e6:	e0c8      	b.n	804187a <_svfiprintf_r+0x1c2>
 80416e8:	2340      	movs	r3, #64	; 0x40
 80416ea:	6163      	str	r3, [r4, #20]
 80416ec:	2300      	movs	r3, #0
 80416ee:	9309      	str	r3, [sp, #36]	; 0x24
 80416f0:	2320      	movs	r3, #32
 80416f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80416f6:	2330      	movs	r3, #48	; 0x30
 80416f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80416fc:	9503      	str	r5, [sp, #12]
 80416fe:	f04f 0b01 	mov.w	fp, #1
 8041702:	4637      	mov	r7, r6
 8041704:	463d      	mov	r5, r7
 8041706:	f815 3b01 	ldrb.w	r3, [r5], #1
 804170a:	b10b      	cbz	r3, 8041710 <_svfiprintf_r+0x58>
 804170c:	2b25      	cmp	r3, #37	; 0x25
 804170e:	d13e      	bne.n	804178e <_svfiprintf_r+0xd6>
 8041710:	ebb7 0a06 	subs.w	sl, r7, r6
 8041714:	d00b      	beq.n	804172e <_svfiprintf_r+0x76>
 8041716:	4653      	mov	r3, sl
 8041718:	4632      	mov	r2, r6
 804171a:	4621      	mov	r1, r4
 804171c:	4640      	mov	r0, r8
 804171e:	f7ff ff71 	bl	8041604 <__ssputs_r>
 8041722:	3001      	adds	r0, #1
 8041724:	f000 80a4 	beq.w	8041870 <_svfiprintf_r+0x1b8>
 8041728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804172a:	4453      	add	r3, sl
 804172c:	9309      	str	r3, [sp, #36]	; 0x24
 804172e:	783b      	ldrb	r3, [r7, #0]
 8041730:	2b00      	cmp	r3, #0
 8041732:	f000 809d 	beq.w	8041870 <_svfiprintf_r+0x1b8>
 8041736:	2300      	movs	r3, #0
 8041738:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 804173c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8041740:	9304      	str	r3, [sp, #16]
 8041742:	9307      	str	r3, [sp, #28]
 8041744:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8041748:	931a      	str	r3, [sp, #104]	; 0x68
 804174a:	462f      	mov	r7, r5
 804174c:	2205      	movs	r2, #5
 804174e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8041752:	4850      	ldr	r0, [pc, #320]	; (8041894 <_svfiprintf_r+0x1dc>)
 8041754:	f7de fd7c 	bl	8020250 <memchr>
 8041758:	9b04      	ldr	r3, [sp, #16]
 804175a:	b9d0      	cbnz	r0, 8041792 <_svfiprintf_r+0xda>
 804175c:	06d9      	lsls	r1, r3, #27
 804175e:	bf44      	itt	mi
 8041760:	2220      	movmi	r2, #32
 8041762:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8041766:	071a      	lsls	r2, r3, #28
 8041768:	bf44      	itt	mi
 804176a:	222b      	movmi	r2, #43	; 0x2b
 804176c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8041770:	782a      	ldrb	r2, [r5, #0]
 8041772:	2a2a      	cmp	r2, #42	; 0x2a
 8041774:	d015      	beq.n	80417a2 <_svfiprintf_r+0xea>
 8041776:	9a07      	ldr	r2, [sp, #28]
 8041778:	462f      	mov	r7, r5
 804177a:	2000      	movs	r0, #0
 804177c:	250a      	movs	r5, #10
 804177e:	4639      	mov	r1, r7
 8041780:	f811 3b01 	ldrb.w	r3, [r1], #1
 8041784:	3b30      	subs	r3, #48	; 0x30
 8041786:	2b09      	cmp	r3, #9
 8041788:	d94d      	bls.n	8041826 <_svfiprintf_r+0x16e>
 804178a:	b1b8      	cbz	r0, 80417bc <_svfiprintf_r+0x104>
 804178c:	e00f      	b.n	80417ae <_svfiprintf_r+0xf6>
 804178e:	462f      	mov	r7, r5
 8041790:	e7b8      	b.n	8041704 <_svfiprintf_r+0x4c>
 8041792:	4a40      	ldr	r2, [pc, #256]	; (8041894 <_svfiprintf_r+0x1dc>)
 8041794:	1a80      	subs	r0, r0, r2
 8041796:	fa0b f000 	lsl.w	r0, fp, r0
 804179a:	4318      	orrs	r0, r3
 804179c:	9004      	str	r0, [sp, #16]
 804179e:	463d      	mov	r5, r7
 80417a0:	e7d3      	b.n	804174a <_svfiprintf_r+0x92>
 80417a2:	9a03      	ldr	r2, [sp, #12]
 80417a4:	1d11      	adds	r1, r2, #4
 80417a6:	6812      	ldr	r2, [r2, #0]
 80417a8:	9103      	str	r1, [sp, #12]
 80417aa:	2a00      	cmp	r2, #0
 80417ac:	db01      	blt.n	80417b2 <_svfiprintf_r+0xfa>
 80417ae:	9207      	str	r2, [sp, #28]
 80417b0:	e004      	b.n	80417bc <_svfiprintf_r+0x104>
 80417b2:	4252      	negs	r2, r2
 80417b4:	f043 0302 	orr.w	r3, r3, #2
 80417b8:	9207      	str	r2, [sp, #28]
 80417ba:	9304      	str	r3, [sp, #16]
 80417bc:	783b      	ldrb	r3, [r7, #0]
 80417be:	2b2e      	cmp	r3, #46	; 0x2e
 80417c0:	d10c      	bne.n	80417dc <_svfiprintf_r+0x124>
 80417c2:	787b      	ldrb	r3, [r7, #1]
 80417c4:	2b2a      	cmp	r3, #42	; 0x2a
 80417c6:	d133      	bne.n	8041830 <_svfiprintf_r+0x178>
 80417c8:	9b03      	ldr	r3, [sp, #12]
 80417ca:	1d1a      	adds	r2, r3, #4
 80417cc:	681b      	ldr	r3, [r3, #0]
 80417ce:	9203      	str	r2, [sp, #12]
 80417d0:	2b00      	cmp	r3, #0
 80417d2:	bfb8      	it	lt
 80417d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80417d8:	3702      	adds	r7, #2
 80417da:	9305      	str	r3, [sp, #20]
 80417dc:	4d2e      	ldr	r5, [pc, #184]	; (8041898 <_svfiprintf_r+0x1e0>)
 80417de:	7839      	ldrb	r1, [r7, #0]
 80417e0:	2203      	movs	r2, #3
 80417e2:	4628      	mov	r0, r5
 80417e4:	f7de fd34 	bl	8020250 <memchr>
 80417e8:	b138      	cbz	r0, 80417fa <_svfiprintf_r+0x142>
 80417ea:	2340      	movs	r3, #64	; 0x40
 80417ec:	1b40      	subs	r0, r0, r5
 80417ee:	fa03 f000 	lsl.w	r0, r3, r0
 80417f2:	9b04      	ldr	r3, [sp, #16]
 80417f4:	4303      	orrs	r3, r0
 80417f6:	3701      	adds	r7, #1
 80417f8:	9304      	str	r3, [sp, #16]
 80417fa:	7839      	ldrb	r1, [r7, #0]
 80417fc:	4827      	ldr	r0, [pc, #156]	; (804189c <_svfiprintf_r+0x1e4>)
 80417fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8041802:	2206      	movs	r2, #6
 8041804:	1c7e      	adds	r6, r7, #1
 8041806:	f7de fd23 	bl	8020250 <memchr>
 804180a:	2800      	cmp	r0, #0
 804180c:	d038      	beq.n	8041880 <_svfiprintf_r+0x1c8>
 804180e:	4b24      	ldr	r3, [pc, #144]	; (80418a0 <_svfiprintf_r+0x1e8>)
 8041810:	bb13      	cbnz	r3, 8041858 <_svfiprintf_r+0x1a0>
 8041812:	9b03      	ldr	r3, [sp, #12]
 8041814:	3307      	adds	r3, #7
 8041816:	f023 0307 	bic.w	r3, r3, #7
 804181a:	3308      	adds	r3, #8
 804181c:	9303      	str	r3, [sp, #12]
 804181e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8041820:	444b      	add	r3, r9
 8041822:	9309      	str	r3, [sp, #36]	; 0x24
 8041824:	e76d      	b.n	8041702 <_svfiprintf_r+0x4a>
 8041826:	fb05 3202 	mla	r2, r5, r2, r3
 804182a:	2001      	movs	r0, #1
 804182c:	460f      	mov	r7, r1
 804182e:	e7a6      	b.n	804177e <_svfiprintf_r+0xc6>
 8041830:	2300      	movs	r3, #0
 8041832:	3701      	adds	r7, #1
 8041834:	9305      	str	r3, [sp, #20]
 8041836:	4619      	mov	r1, r3
 8041838:	250a      	movs	r5, #10
 804183a:	4638      	mov	r0, r7
 804183c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8041840:	3a30      	subs	r2, #48	; 0x30
 8041842:	2a09      	cmp	r2, #9
 8041844:	d903      	bls.n	804184e <_svfiprintf_r+0x196>
 8041846:	2b00      	cmp	r3, #0
 8041848:	d0c8      	beq.n	80417dc <_svfiprintf_r+0x124>
 804184a:	9105      	str	r1, [sp, #20]
 804184c:	e7c6      	b.n	80417dc <_svfiprintf_r+0x124>
 804184e:	fb05 2101 	mla	r1, r5, r1, r2
 8041852:	2301      	movs	r3, #1
 8041854:	4607      	mov	r7, r0
 8041856:	e7f0      	b.n	804183a <_svfiprintf_r+0x182>
 8041858:	ab03      	add	r3, sp, #12
 804185a:	9300      	str	r3, [sp, #0]
 804185c:	4622      	mov	r2, r4
 804185e:	4b11      	ldr	r3, [pc, #68]	; (80418a4 <_svfiprintf_r+0x1ec>)
 8041860:	a904      	add	r1, sp, #16
 8041862:	4640      	mov	r0, r8
 8041864:	f3af 8000 	nop.w
 8041868:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 804186c:	4681      	mov	r9, r0
 804186e:	d1d6      	bne.n	804181e <_svfiprintf_r+0x166>
 8041870:	89a3      	ldrh	r3, [r4, #12]
 8041872:	065b      	lsls	r3, r3, #25
 8041874:	f53f af35 	bmi.w	80416e2 <_svfiprintf_r+0x2a>
 8041878:	9809      	ldr	r0, [sp, #36]	; 0x24
 804187a:	b01d      	add	sp, #116	; 0x74
 804187c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8041880:	ab03      	add	r3, sp, #12
 8041882:	9300      	str	r3, [sp, #0]
 8041884:	4622      	mov	r2, r4
 8041886:	4b07      	ldr	r3, [pc, #28]	; (80418a4 <_svfiprintf_r+0x1ec>)
 8041888:	a904      	add	r1, sp, #16
 804188a:	4640      	mov	r0, r8
 804188c:	f000 f882 	bl	8041994 <_printf_i>
 8041890:	e7ea      	b.n	8041868 <_svfiprintf_r+0x1b0>
 8041892:	bf00      	nop
 8041894:	080563cc 	.word	0x080563cc
 8041898:	080563d2 	.word	0x080563d2
 804189c:	080563d6 	.word	0x080563d6
 80418a0:	00000000 	.word	0x00000000
 80418a4:	08041605 	.word	0x08041605

080418a8 <_printf_common>:
 80418a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80418ac:	4691      	mov	r9, r2
 80418ae:	461f      	mov	r7, r3
 80418b0:	688a      	ldr	r2, [r1, #8]
 80418b2:	690b      	ldr	r3, [r1, #16]
 80418b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80418b8:	4293      	cmp	r3, r2
 80418ba:	bfb8      	it	lt
 80418bc:	4613      	movlt	r3, r2
 80418be:	f8c9 3000 	str.w	r3, [r9]
 80418c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80418c6:	4606      	mov	r6, r0
 80418c8:	460c      	mov	r4, r1
 80418ca:	b112      	cbz	r2, 80418d2 <_printf_common+0x2a>
 80418cc:	3301      	adds	r3, #1
 80418ce:	f8c9 3000 	str.w	r3, [r9]
 80418d2:	6823      	ldr	r3, [r4, #0]
 80418d4:	0699      	lsls	r1, r3, #26
 80418d6:	bf42      	ittt	mi
 80418d8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80418dc:	3302      	addmi	r3, #2
 80418de:	f8c9 3000 	strmi.w	r3, [r9]
 80418e2:	6825      	ldr	r5, [r4, #0]
 80418e4:	f015 0506 	ands.w	r5, r5, #6
 80418e8:	d107      	bne.n	80418fa <_printf_common+0x52>
 80418ea:	f104 0a19 	add.w	sl, r4, #25
 80418ee:	68e3      	ldr	r3, [r4, #12]
 80418f0:	f8d9 2000 	ldr.w	r2, [r9]
 80418f4:	1a9b      	subs	r3, r3, r2
 80418f6:	42ab      	cmp	r3, r5
 80418f8:	dc28      	bgt.n	804194c <_printf_common+0xa4>
 80418fa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80418fe:	6822      	ldr	r2, [r4, #0]
 8041900:	3300      	adds	r3, #0
 8041902:	bf18      	it	ne
 8041904:	2301      	movne	r3, #1
 8041906:	0692      	lsls	r2, r2, #26
 8041908:	d42d      	bmi.n	8041966 <_printf_common+0xbe>
 804190a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 804190e:	4639      	mov	r1, r7
 8041910:	4630      	mov	r0, r6
 8041912:	47c0      	blx	r8
 8041914:	3001      	adds	r0, #1
 8041916:	d020      	beq.n	804195a <_printf_common+0xb2>
 8041918:	6823      	ldr	r3, [r4, #0]
 804191a:	68e5      	ldr	r5, [r4, #12]
 804191c:	f8d9 2000 	ldr.w	r2, [r9]
 8041920:	f003 0306 	and.w	r3, r3, #6
 8041924:	2b04      	cmp	r3, #4
 8041926:	bf08      	it	eq
 8041928:	1aad      	subeq	r5, r5, r2
 804192a:	68a3      	ldr	r3, [r4, #8]
 804192c:	6922      	ldr	r2, [r4, #16]
 804192e:	bf0c      	ite	eq
 8041930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8041934:	2500      	movne	r5, #0
 8041936:	4293      	cmp	r3, r2
 8041938:	bfc4      	itt	gt
 804193a:	1a9b      	subgt	r3, r3, r2
 804193c:	18ed      	addgt	r5, r5, r3
 804193e:	f04f 0900 	mov.w	r9, #0
 8041942:	341a      	adds	r4, #26
 8041944:	454d      	cmp	r5, r9
 8041946:	d11a      	bne.n	804197e <_printf_common+0xd6>
 8041948:	2000      	movs	r0, #0
 804194a:	e008      	b.n	804195e <_printf_common+0xb6>
 804194c:	2301      	movs	r3, #1
 804194e:	4652      	mov	r2, sl
 8041950:	4639      	mov	r1, r7
 8041952:	4630      	mov	r0, r6
 8041954:	47c0      	blx	r8
 8041956:	3001      	adds	r0, #1
 8041958:	d103      	bne.n	8041962 <_printf_common+0xba>
 804195a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 804195e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8041962:	3501      	adds	r5, #1
 8041964:	e7c3      	b.n	80418ee <_printf_common+0x46>
 8041966:	18e1      	adds	r1, r4, r3
 8041968:	1c5a      	adds	r2, r3, #1
 804196a:	2030      	movs	r0, #48	; 0x30
 804196c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8041970:	4422      	add	r2, r4
 8041972:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8041976:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 804197a:	3302      	adds	r3, #2
 804197c:	e7c5      	b.n	804190a <_printf_common+0x62>
 804197e:	2301      	movs	r3, #1
 8041980:	4622      	mov	r2, r4
 8041982:	4639      	mov	r1, r7
 8041984:	4630      	mov	r0, r6
 8041986:	47c0      	blx	r8
 8041988:	3001      	adds	r0, #1
 804198a:	d0e6      	beq.n	804195a <_printf_common+0xb2>
 804198c:	f109 0901 	add.w	r9, r9, #1
 8041990:	e7d8      	b.n	8041944 <_printf_common+0x9c>
	...

08041994 <_printf_i>:
 8041994:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8041998:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 804199c:	460c      	mov	r4, r1
 804199e:	7e09      	ldrb	r1, [r1, #24]
 80419a0:	b085      	sub	sp, #20
 80419a2:	296e      	cmp	r1, #110	; 0x6e
 80419a4:	4617      	mov	r7, r2
 80419a6:	4606      	mov	r6, r0
 80419a8:	4698      	mov	r8, r3
 80419aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80419ac:	f000 80b3 	beq.w	8041b16 <_printf_i+0x182>
 80419b0:	d822      	bhi.n	80419f8 <_printf_i+0x64>
 80419b2:	2963      	cmp	r1, #99	; 0x63
 80419b4:	d036      	beq.n	8041a24 <_printf_i+0x90>
 80419b6:	d80a      	bhi.n	80419ce <_printf_i+0x3a>
 80419b8:	2900      	cmp	r1, #0
 80419ba:	f000 80b9 	beq.w	8041b30 <_printf_i+0x19c>
 80419be:	2958      	cmp	r1, #88	; 0x58
 80419c0:	f000 8083 	beq.w	8041aca <_printf_i+0x136>
 80419c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80419c8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80419cc:	e032      	b.n	8041a34 <_printf_i+0xa0>
 80419ce:	2964      	cmp	r1, #100	; 0x64
 80419d0:	d001      	beq.n	80419d6 <_printf_i+0x42>
 80419d2:	2969      	cmp	r1, #105	; 0x69
 80419d4:	d1f6      	bne.n	80419c4 <_printf_i+0x30>
 80419d6:	6820      	ldr	r0, [r4, #0]
 80419d8:	6813      	ldr	r3, [r2, #0]
 80419da:	0605      	lsls	r5, r0, #24
 80419dc:	f103 0104 	add.w	r1, r3, #4
 80419e0:	d52a      	bpl.n	8041a38 <_printf_i+0xa4>
 80419e2:	681b      	ldr	r3, [r3, #0]
 80419e4:	6011      	str	r1, [r2, #0]
 80419e6:	2b00      	cmp	r3, #0
 80419e8:	da03      	bge.n	80419f2 <_printf_i+0x5e>
 80419ea:	222d      	movs	r2, #45	; 0x2d
 80419ec:	425b      	negs	r3, r3
 80419ee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80419f2:	486f      	ldr	r0, [pc, #444]	; (8041bb0 <_printf_i+0x21c>)
 80419f4:	220a      	movs	r2, #10
 80419f6:	e039      	b.n	8041a6c <_printf_i+0xd8>
 80419f8:	2973      	cmp	r1, #115	; 0x73
 80419fa:	f000 809d 	beq.w	8041b38 <_printf_i+0x1a4>
 80419fe:	d808      	bhi.n	8041a12 <_printf_i+0x7e>
 8041a00:	296f      	cmp	r1, #111	; 0x6f
 8041a02:	d020      	beq.n	8041a46 <_printf_i+0xb2>
 8041a04:	2970      	cmp	r1, #112	; 0x70
 8041a06:	d1dd      	bne.n	80419c4 <_printf_i+0x30>
 8041a08:	6823      	ldr	r3, [r4, #0]
 8041a0a:	f043 0320 	orr.w	r3, r3, #32
 8041a0e:	6023      	str	r3, [r4, #0]
 8041a10:	e003      	b.n	8041a1a <_printf_i+0x86>
 8041a12:	2975      	cmp	r1, #117	; 0x75
 8041a14:	d017      	beq.n	8041a46 <_printf_i+0xb2>
 8041a16:	2978      	cmp	r1, #120	; 0x78
 8041a18:	d1d4      	bne.n	80419c4 <_printf_i+0x30>
 8041a1a:	2378      	movs	r3, #120	; 0x78
 8041a1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8041a20:	4864      	ldr	r0, [pc, #400]	; (8041bb4 <_printf_i+0x220>)
 8041a22:	e055      	b.n	8041ad0 <_printf_i+0x13c>
 8041a24:	6813      	ldr	r3, [r2, #0]
 8041a26:	1d19      	adds	r1, r3, #4
 8041a28:	681b      	ldr	r3, [r3, #0]
 8041a2a:	6011      	str	r1, [r2, #0]
 8041a2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041a30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041a34:	2301      	movs	r3, #1
 8041a36:	e08c      	b.n	8041b52 <_printf_i+0x1be>
 8041a38:	681b      	ldr	r3, [r3, #0]
 8041a3a:	6011      	str	r1, [r2, #0]
 8041a3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8041a40:	bf18      	it	ne
 8041a42:	b21b      	sxthne	r3, r3
 8041a44:	e7cf      	b.n	80419e6 <_printf_i+0x52>
 8041a46:	6813      	ldr	r3, [r2, #0]
 8041a48:	6825      	ldr	r5, [r4, #0]
 8041a4a:	1d18      	adds	r0, r3, #4
 8041a4c:	6010      	str	r0, [r2, #0]
 8041a4e:	0628      	lsls	r0, r5, #24
 8041a50:	d501      	bpl.n	8041a56 <_printf_i+0xc2>
 8041a52:	681b      	ldr	r3, [r3, #0]
 8041a54:	e002      	b.n	8041a5c <_printf_i+0xc8>
 8041a56:	0668      	lsls	r0, r5, #25
 8041a58:	d5fb      	bpl.n	8041a52 <_printf_i+0xbe>
 8041a5a:	881b      	ldrh	r3, [r3, #0]
 8041a5c:	4854      	ldr	r0, [pc, #336]	; (8041bb0 <_printf_i+0x21c>)
 8041a5e:	296f      	cmp	r1, #111	; 0x6f
 8041a60:	bf14      	ite	ne
 8041a62:	220a      	movne	r2, #10
 8041a64:	2208      	moveq	r2, #8
 8041a66:	2100      	movs	r1, #0
 8041a68:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8041a6c:	6865      	ldr	r5, [r4, #4]
 8041a6e:	60a5      	str	r5, [r4, #8]
 8041a70:	2d00      	cmp	r5, #0
 8041a72:	f2c0 8095 	blt.w	8041ba0 <_printf_i+0x20c>
 8041a76:	6821      	ldr	r1, [r4, #0]
 8041a78:	f021 0104 	bic.w	r1, r1, #4
 8041a7c:	6021      	str	r1, [r4, #0]
 8041a7e:	2b00      	cmp	r3, #0
 8041a80:	d13d      	bne.n	8041afe <_printf_i+0x16a>
 8041a82:	2d00      	cmp	r5, #0
 8041a84:	f040 808e 	bne.w	8041ba4 <_printf_i+0x210>
 8041a88:	4665      	mov	r5, ip
 8041a8a:	2a08      	cmp	r2, #8
 8041a8c:	d10b      	bne.n	8041aa6 <_printf_i+0x112>
 8041a8e:	6823      	ldr	r3, [r4, #0]
 8041a90:	07db      	lsls	r3, r3, #31
 8041a92:	d508      	bpl.n	8041aa6 <_printf_i+0x112>
 8041a94:	6923      	ldr	r3, [r4, #16]
 8041a96:	6862      	ldr	r2, [r4, #4]
 8041a98:	429a      	cmp	r2, r3
 8041a9a:	bfde      	ittt	le
 8041a9c:	2330      	movle	r3, #48	; 0x30
 8041a9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8041aa2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8041aa6:	ebac 0305 	sub.w	r3, ip, r5
 8041aaa:	6123      	str	r3, [r4, #16]
 8041aac:	f8cd 8000 	str.w	r8, [sp]
 8041ab0:	463b      	mov	r3, r7
 8041ab2:	aa03      	add	r2, sp, #12
 8041ab4:	4621      	mov	r1, r4
 8041ab6:	4630      	mov	r0, r6
 8041ab8:	f7ff fef6 	bl	80418a8 <_printf_common>
 8041abc:	3001      	adds	r0, #1
 8041abe:	d14d      	bne.n	8041b5c <_printf_i+0x1c8>
 8041ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8041ac4:	b005      	add	sp, #20
 8041ac6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8041aca:	4839      	ldr	r0, [pc, #228]	; (8041bb0 <_printf_i+0x21c>)
 8041acc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8041ad0:	6813      	ldr	r3, [r2, #0]
 8041ad2:	6821      	ldr	r1, [r4, #0]
 8041ad4:	1d1d      	adds	r5, r3, #4
 8041ad6:	681b      	ldr	r3, [r3, #0]
 8041ad8:	6015      	str	r5, [r2, #0]
 8041ada:	060a      	lsls	r2, r1, #24
 8041adc:	d50b      	bpl.n	8041af6 <_printf_i+0x162>
 8041ade:	07ca      	lsls	r2, r1, #31
 8041ae0:	bf44      	itt	mi
 8041ae2:	f041 0120 	orrmi.w	r1, r1, #32
 8041ae6:	6021      	strmi	r1, [r4, #0]
 8041ae8:	b91b      	cbnz	r3, 8041af2 <_printf_i+0x15e>
 8041aea:	6822      	ldr	r2, [r4, #0]
 8041aec:	f022 0220 	bic.w	r2, r2, #32
 8041af0:	6022      	str	r2, [r4, #0]
 8041af2:	2210      	movs	r2, #16
 8041af4:	e7b7      	b.n	8041a66 <_printf_i+0xd2>
 8041af6:	064d      	lsls	r5, r1, #25
 8041af8:	bf48      	it	mi
 8041afa:	b29b      	uxthmi	r3, r3
 8041afc:	e7ef      	b.n	8041ade <_printf_i+0x14a>
 8041afe:	4665      	mov	r5, ip
 8041b00:	fbb3 f1f2 	udiv	r1, r3, r2
 8041b04:	fb02 3311 	mls	r3, r2, r1, r3
 8041b08:	5cc3      	ldrb	r3, [r0, r3]
 8041b0a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8041b0e:	460b      	mov	r3, r1
 8041b10:	2900      	cmp	r1, #0
 8041b12:	d1f5      	bne.n	8041b00 <_printf_i+0x16c>
 8041b14:	e7b9      	b.n	8041a8a <_printf_i+0xf6>
 8041b16:	6813      	ldr	r3, [r2, #0]
 8041b18:	6825      	ldr	r5, [r4, #0]
 8041b1a:	6961      	ldr	r1, [r4, #20]
 8041b1c:	1d18      	adds	r0, r3, #4
 8041b1e:	6010      	str	r0, [r2, #0]
 8041b20:	0628      	lsls	r0, r5, #24
 8041b22:	681b      	ldr	r3, [r3, #0]
 8041b24:	d501      	bpl.n	8041b2a <_printf_i+0x196>
 8041b26:	6019      	str	r1, [r3, #0]
 8041b28:	e002      	b.n	8041b30 <_printf_i+0x19c>
 8041b2a:	066a      	lsls	r2, r5, #25
 8041b2c:	d5fb      	bpl.n	8041b26 <_printf_i+0x192>
 8041b2e:	8019      	strh	r1, [r3, #0]
 8041b30:	2300      	movs	r3, #0
 8041b32:	6123      	str	r3, [r4, #16]
 8041b34:	4665      	mov	r5, ip
 8041b36:	e7b9      	b.n	8041aac <_printf_i+0x118>
 8041b38:	6813      	ldr	r3, [r2, #0]
 8041b3a:	1d19      	adds	r1, r3, #4
 8041b3c:	6011      	str	r1, [r2, #0]
 8041b3e:	681d      	ldr	r5, [r3, #0]
 8041b40:	6862      	ldr	r2, [r4, #4]
 8041b42:	2100      	movs	r1, #0
 8041b44:	4628      	mov	r0, r5
 8041b46:	f7de fb83 	bl	8020250 <memchr>
 8041b4a:	b108      	cbz	r0, 8041b50 <_printf_i+0x1bc>
 8041b4c:	1b40      	subs	r0, r0, r5
 8041b4e:	6060      	str	r0, [r4, #4]
 8041b50:	6863      	ldr	r3, [r4, #4]
 8041b52:	6123      	str	r3, [r4, #16]
 8041b54:	2300      	movs	r3, #0
 8041b56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8041b5a:	e7a7      	b.n	8041aac <_printf_i+0x118>
 8041b5c:	6923      	ldr	r3, [r4, #16]
 8041b5e:	462a      	mov	r2, r5
 8041b60:	4639      	mov	r1, r7
 8041b62:	4630      	mov	r0, r6
 8041b64:	47c0      	blx	r8
 8041b66:	3001      	adds	r0, #1
 8041b68:	d0aa      	beq.n	8041ac0 <_printf_i+0x12c>
 8041b6a:	6823      	ldr	r3, [r4, #0]
 8041b6c:	079b      	lsls	r3, r3, #30
 8041b6e:	d413      	bmi.n	8041b98 <_printf_i+0x204>
 8041b70:	68e0      	ldr	r0, [r4, #12]
 8041b72:	9b03      	ldr	r3, [sp, #12]
 8041b74:	4298      	cmp	r0, r3
 8041b76:	bfb8      	it	lt
 8041b78:	4618      	movlt	r0, r3
 8041b7a:	e7a3      	b.n	8041ac4 <_printf_i+0x130>
 8041b7c:	2301      	movs	r3, #1
 8041b7e:	464a      	mov	r2, r9
 8041b80:	4639      	mov	r1, r7
 8041b82:	4630      	mov	r0, r6
 8041b84:	47c0      	blx	r8
 8041b86:	3001      	adds	r0, #1
 8041b88:	d09a      	beq.n	8041ac0 <_printf_i+0x12c>
 8041b8a:	3501      	adds	r5, #1
 8041b8c:	68e3      	ldr	r3, [r4, #12]
 8041b8e:	9a03      	ldr	r2, [sp, #12]
 8041b90:	1a9b      	subs	r3, r3, r2
 8041b92:	42ab      	cmp	r3, r5
 8041b94:	dcf2      	bgt.n	8041b7c <_printf_i+0x1e8>
 8041b96:	e7eb      	b.n	8041b70 <_printf_i+0x1dc>
 8041b98:	2500      	movs	r5, #0
 8041b9a:	f104 0919 	add.w	r9, r4, #25
 8041b9e:	e7f5      	b.n	8041b8c <_printf_i+0x1f8>
 8041ba0:	2b00      	cmp	r3, #0
 8041ba2:	d1ac      	bne.n	8041afe <_printf_i+0x16a>
 8041ba4:	7803      	ldrb	r3, [r0, #0]
 8041ba6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8041baa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8041bae:	e76c      	b.n	8041a8a <_printf_i+0xf6>
 8041bb0:	080563dd 	.word	0x080563dd
 8041bb4:	080563ee 	.word	0x080563ee

08041bb8 <_sbrk_r>:
 8041bb8:	b538      	push	{r3, r4, r5, lr}
 8041bba:	4c06      	ldr	r4, [pc, #24]	; (8041bd4 <_sbrk_r+0x1c>)
 8041bbc:	2300      	movs	r3, #0
 8041bbe:	4605      	mov	r5, r0
 8041bc0:	4608      	mov	r0, r1
 8041bc2:	6023      	str	r3, [r4, #0]
 8041bc4:	f7ea fb44 	bl	802c250 <_sbrk>
 8041bc8:	1c43      	adds	r3, r0, #1
 8041bca:	d102      	bne.n	8041bd2 <_sbrk_r+0x1a>
 8041bcc:	6823      	ldr	r3, [r4, #0]
 8041bce:	b103      	cbz	r3, 8041bd2 <_sbrk_r+0x1a>
 8041bd0:	602b      	str	r3, [r5, #0]
 8041bd2:	bd38      	pop	{r3, r4, r5, pc}
 8041bd4:	200090e4 	.word	0x200090e4

08041bd8 <nanf>:
 8041bd8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8041be0 <nanf+0x8>
 8041bdc:	4770      	bx	lr
 8041bde:	bf00      	nop
 8041be0:	7fc00000 	.word	0x7fc00000

08041be4 <__ascii_wctomb>:
 8041be4:	b149      	cbz	r1, 8041bfa <__ascii_wctomb+0x16>
 8041be6:	2aff      	cmp	r2, #255	; 0xff
 8041be8:	bf85      	ittet	hi
 8041bea:	238a      	movhi	r3, #138	; 0x8a
 8041bec:	6003      	strhi	r3, [r0, #0]
 8041bee:	700a      	strbls	r2, [r1, #0]
 8041bf0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8041bf4:	bf98      	it	ls
 8041bf6:	2001      	movls	r0, #1
 8041bf8:	4770      	bx	lr
 8041bfa:	4608      	mov	r0, r1
 8041bfc:	4770      	bx	lr
	...

08041c00 <malloc>:
 8041c00:	4b02      	ldr	r3, [pc, #8]	; (8041c0c <malloc+0xc>)
 8041c02:	4601      	mov	r1, r0
 8041c04:	6818      	ldr	r0, [r3, #0]
 8041c06:	f7ff bca3 	b.w	8041550 <_malloc_r>
 8041c0a:	bf00      	nop
 8041c0c:	200002c4 	.word	0x200002c4

08041c10 <memmove>:
 8041c10:	4288      	cmp	r0, r1
 8041c12:	b510      	push	{r4, lr}
 8041c14:	eb01 0302 	add.w	r3, r1, r2
 8041c18:	d807      	bhi.n	8041c2a <memmove+0x1a>
 8041c1a:	1e42      	subs	r2, r0, #1
 8041c1c:	4299      	cmp	r1, r3
 8041c1e:	d00a      	beq.n	8041c36 <memmove+0x26>
 8041c20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8041c24:	f802 4f01 	strb.w	r4, [r2, #1]!
 8041c28:	e7f8      	b.n	8041c1c <memmove+0xc>
 8041c2a:	4283      	cmp	r3, r0
 8041c2c:	d9f5      	bls.n	8041c1a <memmove+0xa>
 8041c2e:	1881      	adds	r1, r0, r2
 8041c30:	1ad2      	subs	r2, r2, r3
 8041c32:	42d3      	cmn	r3, r2
 8041c34:	d100      	bne.n	8041c38 <memmove+0x28>
 8041c36:	bd10      	pop	{r4, pc}
 8041c38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8041c3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8041c40:	e7f7      	b.n	8041c32 <memmove+0x22>

08041c42 <__malloc_lock>:
 8041c42:	4770      	bx	lr

08041c44 <__malloc_unlock>:
 8041c44:	4770      	bx	lr
	...

08041c48 <_free_r>:
 8041c48:	b538      	push	{r3, r4, r5, lr}
 8041c4a:	4605      	mov	r5, r0
 8041c4c:	2900      	cmp	r1, #0
 8041c4e:	d045      	beq.n	8041cdc <_free_r+0x94>
 8041c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041c54:	1f0c      	subs	r4, r1, #4
 8041c56:	2b00      	cmp	r3, #0
 8041c58:	bfb8      	it	lt
 8041c5a:	18e4      	addlt	r4, r4, r3
 8041c5c:	f7ff fff1 	bl	8041c42 <__malloc_lock>
 8041c60:	4a1f      	ldr	r2, [pc, #124]	; (8041ce0 <_free_r+0x98>)
 8041c62:	6813      	ldr	r3, [r2, #0]
 8041c64:	4610      	mov	r0, r2
 8041c66:	b933      	cbnz	r3, 8041c76 <_free_r+0x2e>
 8041c68:	6063      	str	r3, [r4, #4]
 8041c6a:	6014      	str	r4, [r2, #0]
 8041c6c:	4628      	mov	r0, r5
 8041c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8041c72:	f7ff bfe7 	b.w	8041c44 <__malloc_unlock>
 8041c76:	42a3      	cmp	r3, r4
 8041c78:	d90c      	bls.n	8041c94 <_free_r+0x4c>
 8041c7a:	6821      	ldr	r1, [r4, #0]
 8041c7c:	1862      	adds	r2, r4, r1
 8041c7e:	4293      	cmp	r3, r2
 8041c80:	bf04      	itt	eq
 8041c82:	681a      	ldreq	r2, [r3, #0]
 8041c84:	685b      	ldreq	r3, [r3, #4]
 8041c86:	6063      	str	r3, [r4, #4]
 8041c88:	bf04      	itt	eq
 8041c8a:	1852      	addeq	r2, r2, r1
 8041c8c:	6022      	streq	r2, [r4, #0]
 8041c8e:	6004      	str	r4, [r0, #0]
 8041c90:	e7ec      	b.n	8041c6c <_free_r+0x24>
 8041c92:	4613      	mov	r3, r2
 8041c94:	685a      	ldr	r2, [r3, #4]
 8041c96:	b10a      	cbz	r2, 8041c9c <_free_r+0x54>
 8041c98:	42a2      	cmp	r2, r4
 8041c9a:	d9fa      	bls.n	8041c92 <_free_r+0x4a>
 8041c9c:	6819      	ldr	r1, [r3, #0]
 8041c9e:	1858      	adds	r0, r3, r1
 8041ca0:	42a0      	cmp	r0, r4
 8041ca2:	d10b      	bne.n	8041cbc <_free_r+0x74>
 8041ca4:	6820      	ldr	r0, [r4, #0]
 8041ca6:	4401      	add	r1, r0
 8041ca8:	1858      	adds	r0, r3, r1
 8041caa:	4282      	cmp	r2, r0
 8041cac:	6019      	str	r1, [r3, #0]
 8041cae:	d1dd      	bne.n	8041c6c <_free_r+0x24>
 8041cb0:	6810      	ldr	r0, [r2, #0]
 8041cb2:	6852      	ldr	r2, [r2, #4]
 8041cb4:	605a      	str	r2, [r3, #4]
 8041cb6:	4401      	add	r1, r0
 8041cb8:	6019      	str	r1, [r3, #0]
 8041cba:	e7d7      	b.n	8041c6c <_free_r+0x24>
 8041cbc:	d902      	bls.n	8041cc4 <_free_r+0x7c>
 8041cbe:	230c      	movs	r3, #12
 8041cc0:	602b      	str	r3, [r5, #0]
 8041cc2:	e7d3      	b.n	8041c6c <_free_r+0x24>
 8041cc4:	6820      	ldr	r0, [r4, #0]
 8041cc6:	1821      	adds	r1, r4, r0
 8041cc8:	428a      	cmp	r2, r1
 8041cca:	bf04      	itt	eq
 8041ccc:	6811      	ldreq	r1, [r2, #0]
 8041cce:	6852      	ldreq	r2, [r2, #4]
 8041cd0:	6062      	str	r2, [r4, #4]
 8041cd2:	bf04      	itt	eq
 8041cd4:	1809      	addeq	r1, r1, r0
 8041cd6:	6021      	streq	r1, [r4, #0]
 8041cd8:	605c      	str	r4, [r3, #4]
 8041cda:	e7c7      	b.n	8041c6c <_free_r+0x24>
 8041cdc:	bd38      	pop	{r3, r4, r5, pc}
 8041cde:	bf00      	nop
 8041ce0:	2000805c 	.word	0x2000805c

08041ce4 <_realloc_r>:
 8041ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041ce6:	4607      	mov	r7, r0
 8041ce8:	4614      	mov	r4, r2
 8041cea:	460e      	mov	r6, r1
 8041cec:	b921      	cbnz	r1, 8041cf8 <_realloc_r+0x14>
 8041cee:	4611      	mov	r1, r2
 8041cf0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8041cf4:	f7ff bc2c 	b.w	8041550 <_malloc_r>
 8041cf8:	b922      	cbnz	r2, 8041d04 <_realloc_r+0x20>
 8041cfa:	f7ff ffa5 	bl	8041c48 <_free_r>
 8041cfe:	4625      	mov	r5, r4
 8041d00:	4628      	mov	r0, r5
 8041d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8041d04:	f000 f814 	bl	8041d30 <_malloc_usable_size_r>
 8041d08:	42a0      	cmp	r0, r4
 8041d0a:	d20f      	bcs.n	8041d2c <_realloc_r+0x48>
 8041d0c:	4621      	mov	r1, r4
 8041d0e:	4638      	mov	r0, r7
 8041d10:	f7ff fc1e 	bl	8041550 <_malloc_r>
 8041d14:	4605      	mov	r5, r0
 8041d16:	2800      	cmp	r0, #0
 8041d18:	d0f2      	beq.n	8041d00 <_realloc_r+0x1c>
 8041d1a:	4631      	mov	r1, r6
 8041d1c:	4622      	mov	r2, r4
 8041d1e:	f7fd fe0a 	bl	803f936 <memcpy>
 8041d22:	4631      	mov	r1, r6
 8041d24:	4638      	mov	r0, r7
 8041d26:	f7ff ff8f 	bl	8041c48 <_free_r>
 8041d2a:	e7e9      	b.n	8041d00 <_realloc_r+0x1c>
 8041d2c:	4635      	mov	r5, r6
 8041d2e:	e7e7      	b.n	8041d00 <_realloc_r+0x1c>

08041d30 <_malloc_usable_size_r>:
 8041d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8041d34:	1f18      	subs	r0, r3, #4
 8041d36:	2b00      	cmp	r3, #0
 8041d38:	bfbc      	itt	lt
 8041d3a:	580b      	ldrlt	r3, [r1, r0]
 8041d3c:	18c0      	addlt	r0, r0, r3
 8041d3e:	4770      	bx	lr

08041d40 <log10>:
 8041d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8041d42:	ed2d 8b02 	vpush	{d8}
 8041d46:	b08b      	sub	sp, #44	; 0x2c
 8041d48:	ec55 4b10 	vmov	r4, r5, d0
 8041d4c:	f000 fa44 	bl	80421d8 <__ieee754_log10>
 8041d50:	4b36      	ldr	r3, [pc, #216]	; (8041e2c <log10+0xec>)
 8041d52:	eeb0 8a40 	vmov.f32	s16, s0
 8041d56:	eef0 8a60 	vmov.f32	s17, s1
 8041d5a:	f993 6000 	ldrsb.w	r6, [r3]
 8041d5e:	1c73      	adds	r3, r6, #1
 8041d60:	d05c      	beq.n	8041e1c <log10+0xdc>
 8041d62:	4622      	mov	r2, r4
 8041d64:	462b      	mov	r3, r5
 8041d66:	4620      	mov	r0, r4
 8041d68:	4629      	mov	r1, r5
 8041d6a:	f7de ff17 	bl	8020b9c <__aeabi_dcmpun>
 8041d6e:	4607      	mov	r7, r0
 8041d70:	2800      	cmp	r0, #0
 8041d72:	d153      	bne.n	8041e1c <log10+0xdc>
 8041d74:	2200      	movs	r2, #0
 8041d76:	2300      	movs	r3, #0
 8041d78:	4620      	mov	r0, r4
 8041d7a:	4629      	mov	r1, r5
 8041d7c:	f7de fef0 	bl	8020b60 <__aeabi_dcmple>
 8041d80:	2800      	cmp	r0, #0
 8041d82:	d04b      	beq.n	8041e1c <log10+0xdc>
 8041d84:	4b2a      	ldr	r3, [pc, #168]	; (8041e30 <log10+0xf0>)
 8041d86:	9301      	str	r3, [sp, #4]
 8041d88:	9708      	str	r7, [sp, #32]
 8041d8a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8041d8e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8041d92:	b9a6      	cbnz	r6, 8041dbe <log10+0x7e>
 8041d94:	4b27      	ldr	r3, [pc, #156]	; (8041e34 <log10+0xf4>)
 8041d96:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8041d9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041d9e:	4620      	mov	r0, r4
 8041da0:	2200      	movs	r2, #0
 8041da2:	2300      	movs	r3, #0
 8041da4:	4629      	mov	r1, r5
 8041da6:	f7de fec7 	bl	8020b38 <__aeabi_dcmpeq>
 8041daa:	bb40      	cbnz	r0, 8041dfe <log10+0xbe>
 8041dac:	2301      	movs	r3, #1
 8041dae:	2e02      	cmp	r6, #2
 8041db0:	9300      	str	r3, [sp, #0]
 8041db2:	d119      	bne.n	8041de8 <log10+0xa8>
 8041db4:	f7fd fd86 	bl	803f8c4 <__errno>
 8041db8:	2321      	movs	r3, #33	; 0x21
 8041dba:	6003      	str	r3, [r0, #0]
 8041dbc:	e019      	b.n	8041df2 <log10+0xb2>
 8041dbe:	4b1e      	ldr	r3, [pc, #120]	; (8041e38 <log10+0xf8>)
 8041dc0:	2200      	movs	r2, #0
 8041dc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8041dc6:	4620      	mov	r0, r4
 8041dc8:	2200      	movs	r2, #0
 8041dca:	2300      	movs	r3, #0
 8041dcc:	4629      	mov	r1, r5
 8041dce:	f7de feb3 	bl	8020b38 <__aeabi_dcmpeq>
 8041dd2:	2800      	cmp	r0, #0
 8041dd4:	d0ea      	beq.n	8041dac <log10+0x6c>
 8041dd6:	2302      	movs	r3, #2
 8041dd8:	429e      	cmp	r6, r3
 8041dda:	9300      	str	r3, [sp, #0]
 8041ddc:	d111      	bne.n	8041e02 <log10+0xc2>
 8041dde:	f7fd fd71 	bl	803f8c4 <__errno>
 8041de2:	2322      	movs	r3, #34	; 0x22
 8041de4:	6003      	str	r3, [r0, #0]
 8041de6:	e011      	b.n	8041e0c <log10+0xcc>
 8041de8:	4668      	mov	r0, sp
 8041dea:	f001 f850 	bl	8042e8e <matherr>
 8041dee:	2800      	cmp	r0, #0
 8041df0:	d0e0      	beq.n	8041db4 <log10+0x74>
 8041df2:	4812      	ldr	r0, [pc, #72]	; (8041e3c <log10+0xfc>)
 8041df4:	f001 f850 	bl	8042e98 <nan>
 8041df8:	ed8d 0b06 	vstr	d0, [sp, #24]
 8041dfc:	e006      	b.n	8041e0c <log10+0xcc>
 8041dfe:	2302      	movs	r3, #2
 8041e00:	9300      	str	r3, [sp, #0]
 8041e02:	4668      	mov	r0, sp
 8041e04:	f001 f843 	bl	8042e8e <matherr>
 8041e08:	2800      	cmp	r0, #0
 8041e0a:	d0e8      	beq.n	8041dde <log10+0x9e>
 8041e0c:	9b08      	ldr	r3, [sp, #32]
 8041e0e:	b11b      	cbz	r3, 8041e18 <log10+0xd8>
 8041e10:	f7fd fd58 	bl	803f8c4 <__errno>
 8041e14:	9b08      	ldr	r3, [sp, #32]
 8041e16:	6003      	str	r3, [r0, #0]
 8041e18:	ed9d 8b06 	vldr	d8, [sp, #24]
 8041e1c:	eeb0 0a48 	vmov.f32	s0, s16
 8041e20:	eef0 0a68 	vmov.f32	s1, s17
 8041e24:	b00b      	add	sp, #44	; 0x2c
 8041e26:	ecbd 8b02 	vpop	{d8}
 8041e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8041e2c:	20000494 	.word	0x20000494
 8041e30:	08056500 	.word	0x08056500
 8041e34:	c7efffff 	.word	0xc7efffff
 8041e38:	fff00000 	.word	0xfff00000
 8041e3c:	080563d1 	.word	0x080563d1

08041e40 <pow>:
 8041e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8041e44:	ed2d 8b04 	vpush	{d8-d9}
 8041e48:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 804211c <pow+0x2dc>
 8041e4c:	b08d      	sub	sp, #52	; 0x34
 8041e4e:	ec57 6b10 	vmov	r6, r7, d0
 8041e52:	ec55 4b11 	vmov	r4, r5, d1
 8041e56:	f000 fa4b 	bl	80422f0 <__ieee754_pow>
 8041e5a:	f999 3000 	ldrsb.w	r3, [r9]
 8041e5e:	9300      	str	r3, [sp, #0]
 8041e60:	3301      	adds	r3, #1
 8041e62:	eeb0 8a40 	vmov.f32	s16, s0
 8041e66:	eef0 8a60 	vmov.f32	s17, s1
 8041e6a:	46c8      	mov	r8, r9
 8041e6c:	d05f      	beq.n	8041f2e <pow+0xee>
 8041e6e:	4622      	mov	r2, r4
 8041e70:	462b      	mov	r3, r5
 8041e72:	4620      	mov	r0, r4
 8041e74:	4629      	mov	r1, r5
 8041e76:	f7de fe91 	bl	8020b9c <__aeabi_dcmpun>
 8041e7a:	4683      	mov	fp, r0
 8041e7c:	2800      	cmp	r0, #0
 8041e7e:	d156      	bne.n	8041f2e <pow+0xee>
 8041e80:	4632      	mov	r2, r6
 8041e82:	463b      	mov	r3, r7
 8041e84:	4630      	mov	r0, r6
 8041e86:	4639      	mov	r1, r7
 8041e88:	f7de fe88 	bl	8020b9c <__aeabi_dcmpun>
 8041e8c:	9001      	str	r0, [sp, #4]
 8041e8e:	b1e8      	cbz	r0, 8041ecc <pow+0x8c>
 8041e90:	2200      	movs	r2, #0
 8041e92:	2300      	movs	r3, #0
 8041e94:	4620      	mov	r0, r4
 8041e96:	4629      	mov	r1, r5
 8041e98:	f7de fe4e 	bl	8020b38 <__aeabi_dcmpeq>
 8041e9c:	2800      	cmp	r0, #0
 8041e9e:	d046      	beq.n	8041f2e <pow+0xee>
 8041ea0:	2301      	movs	r3, #1
 8041ea2:	9302      	str	r3, [sp, #8]
 8041ea4:	4b96      	ldr	r3, [pc, #600]	; (8042100 <pow+0x2c0>)
 8041ea6:	9303      	str	r3, [sp, #12]
 8041ea8:	4b96      	ldr	r3, [pc, #600]	; (8042104 <pow+0x2c4>)
 8041eaa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8041eae:	2200      	movs	r2, #0
 8041eb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8041eb4:	9b00      	ldr	r3, [sp, #0]
 8041eb6:	2b02      	cmp	r3, #2
 8041eb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8041ebc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8041ec0:	d033      	beq.n	8041f2a <pow+0xea>
 8041ec2:	a802      	add	r0, sp, #8
 8041ec4:	f000 ffe3 	bl	8042e8e <matherr>
 8041ec8:	bb48      	cbnz	r0, 8041f1e <pow+0xde>
 8041eca:	e05d      	b.n	8041f88 <pow+0x148>
 8041ecc:	f04f 0a00 	mov.w	sl, #0
 8041ed0:	f04f 0b00 	mov.w	fp, #0
 8041ed4:	4652      	mov	r2, sl
 8041ed6:	465b      	mov	r3, fp
 8041ed8:	4630      	mov	r0, r6
 8041eda:	4639      	mov	r1, r7
 8041edc:	f7de fe2c 	bl	8020b38 <__aeabi_dcmpeq>
 8041ee0:	ec4b ab19 	vmov	d9, sl, fp
 8041ee4:	2800      	cmp	r0, #0
 8041ee6:	d054      	beq.n	8041f92 <pow+0x152>
 8041ee8:	4652      	mov	r2, sl
 8041eea:	465b      	mov	r3, fp
 8041eec:	4620      	mov	r0, r4
 8041eee:	4629      	mov	r1, r5
 8041ef0:	f7de fe22 	bl	8020b38 <__aeabi_dcmpeq>
 8041ef4:	4680      	mov	r8, r0
 8041ef6:	b318      	cbz	r0, 8041f40 <pow+0x100>
 8041ef8:	2301      	movs	r3, #1
 8041efa:	9302      	str	r3, [sp, #8]
 8041efc:	4b80      	ldr	r3, [pc, #512]	; (8042100 <pow+0x2c0>)
 8041efe:	9303      	str	r3, [sp, #12]
 8041f00:	9b01      	ldr	r3, [sp, #4]
 8041f02:	930a      	str	r3, [sp, #40]	; 0x28
 8041f04:	9b00      	ldr	r3, [sp, #0]
 8041f06:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8041f0a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8041f0e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8041f12:	2b00      	cmp	r3, #0
 8041f14:	d0d5      	beq.n	8041ec2 <pow+0x82>
 8041f16:	4b7b      	ldr	r3, [pc, #492]	; (8042104 <pow+0x2c4>)
 8041f18:	2200      	movs	r2, #0
 8041f1a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8041f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8041f20:	b11b      	cbz	r3, 8041f2a <pow+0xea>
 8041f22:	f7fd fccf 	bl	803f8c4 <__errno>
 8041f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8041f28:	6003      	str	r3, [r0, #0]
 8041f2a:	ed9d 8b08 	vldr	d8, [sp, #32]
 8041f2e:	eeb0 0a48 	vmov.f32	s0, s16
 8041f32:	eef0 0a68 	vmov.f32	s1, s17
 8041f36:	b00d      	add	sp, #52	; 0x34
 8041f38:	ecbd 8b04 	vpop	{d8-d9}
 8041f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8041f40:	ec45 4b10 	vmov	d0, r4, r5
 8041f44:	f000 ff9b 	bl	8042e7e <finite>
 8041f48:	2800      	cmp	r0, #0
 8041f4a:	d0f0      	beq.n	8041f2e <pow+0xee>
 8041f4c:	4652      	mov	r2, sl
 8041f4e:	465b      	mov	r3, fp
 8041f50:	4620      	mov	r0, r4
 8041f52:	4629      	mov	r1, r5
 8041f54:	f7de fdfa 	bl	8020b4c <__aeabi_dcmplt>
 8041f58:	2800      	cmp	r0, #0
 8041f5a:	d0e8      	beq.n	8041f2e <pow+0xee>
 8041f5c:	2301      	movs	r3, #1
 8041f5e:	9302      	str	r3, [sp, #8]
 8041f60:	4b67      	ldr	r3, [pc, #412]	; (8042100 <pow+0x2c0>)
 8041f62:	9303      	str	r3, [sp, #12]
 8041f64:	f999 3000 	ldrsb.w	r3, [r9]
 8041f68:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8041f6c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8041f70:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8041f74:	b913      	cbnz	r3, 8041f7c <pow+0x13c>
 8041f76:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8041f7a:	e7a2      	b.n	8041ec2 <pow+0x82>
 8041f7c:	4962      	ldr	r1, [pc, #392]	; (8042108 <pow+0x2c8>)
 8041f7e:	2000      	movs	r0, #0
 8041f80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8041f84:	2b02      	cmp	r3, #2
 8041f86:	d19c      	bne.n	8041ec2 <pow+0x82>
 8041f88:	f7fd fc9c 	bl	803f8c4 <__errno>
 8041f8c:	2321      	movs	r3, #33	; 0x21
 8041f8e:	6003      	str	r3, [r0, #0]
 8041f90:	e7c5      	b.n	8041f1e <pow+0xde>
 8041f92:	eeb0 0a48 	vmov.f32	s0, s16
 8041f96:	eef0 0a68 	vmov.f32	s1, s17
 8041f9a:	f000 ff70 	bl	8042e7e <finite>
 8041f9e:	9000      	str	r0, [sp, #0]
 8041fa0:	2800      	cmp	r0, #0
 8041fa2:	f040 8081 	bne.w	80420a8 <pow+0x268>
 8041fa6:	ec47 6b10 	vmov	d0, r6, r7
 8041faa:	f000 ff68 	bl	8042e7e <finite>
 8041fae:	2800      	cmp	r0, #0
 8041fb0:	d07a      	beq.n	80420a8 <pow+0x268>
 8041fb2:	ec45 4b10 	vmov	d0, r4, r5
 8041fb6:	f000 ff62 	bl	8042e7e <finite>
 8041fba:	2800      	cmp	r0, #0
 8041fbc:	d074      	beq.n	80420a8 <pow+0x268>
 8041fbe:	ec53 2b18 	vmov	r2, r3, d8
 8041fc2:	ee18 0a10 	vmov	r0, s16
 8041fc6:	4619      	mov	r1, r3
 8041fc8:	f7de fde8 	bl	8020b9c <__aeabi_dcmpun>
 8041fcc:	f999 9000 	ldrsb.w	r9, [r9]
 8041fd0:	4b4b      	ldr	r3, [pc, #300]	; (8042100 <pow+0x2c0>)
 8041fd2:	b1b0      	cbz	r0, 8042002 <pow+0x1c2>
 8041fd4:	2201      	movs	r2, #1
 8041fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8041fda:	9b00      	ldr	r3, [sp, #0]
 8041fdc:	930a      	str	r3, [sp, #40]	; 0x28
 8041fde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8041fe2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8041fe6:	f1b9 0f00 	cmp.w	r9, #0
 8041fea:	d0c4      	beq.n	8041f76 <pow+0x136>
 8041fec:	4652      	mov	r2, sl
 8041fee:	465b      	mov	r3, fp
 8041ff0:	4650      	mov	r0, sl
 8041ff2:	4659      	mov	r1, fp
 8041ff4:	f7de fc62 	bl	80208bc <__aeabi_ddiv>
 8041ff8:	f1b9 0f02 	cmp.w	r9, #2
 8041ffc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8042000:	e7c1      	b.n	8041f86 <pow+0x146>
 8042002:	2203      	movs	r2, #3
 8042004:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8042008:	900a      	str	r0, [sp, #40]	; 0x28
 804200a:	4629      	mov	r1, r5
 804200c:	4620      	mov	r0, r4
 804200e:	2200      	movs	r2, #0
 8042010:	4b3e      	ldr	r3, [pc, #248]	; (804210c <pow+0x2cc>)
 8042012:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8042016:	e9cd 6704 	strd	r6, r7, [sp, #16]
 804201a:	f7de fb25 	bl	8020668 <__aeabi_dmul>
 804201e:	4604      	mov	r4, r0
 8042020:	460d      	mov	r5, r1
 8042022:	f1b9 0f00 	cmp.w	r9, #0
 8042026:	d124      	bne.n	8042072 <pow+0x232>
 8042028:	4b39      	ldr	r3, [pc, #228]	; (8042110 <pow+0x2d0>)
 804202a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 804202e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042032:	4630      	mov	r0, r6
 8042034:	4652      	mov	r2, sl
 8042036:	465b      	mov	r3, fp
 8042038:	4639      	mov	r1, r7
 804203a:	f7de fd87 	bl	8020b4c <__aeabi_dcmplt>
 804203e:	2800      	cmp	r0, #0
 8042040:	d056      	beq.n	80420f0 <pow+0x2b0>
 8042042:	ec45 4b10 	vmov	d0, r4, r5
 8042046:	f000 ff2f 	bl	8042ea8 <rint>
 804204a:	4622      	mov	r2, r4
 804204c:	462b      	mov	r3, r5
 804204e:	ec51 0b10 	vmov	r0, r1, d0
 8042052:	f7de fd71 	bl	8020b38 <__aeabi_dcmpeq>
 8042056:	b920      	cbnz	r0, 8042062 <pow+0x222>
 8042058:	4b2e      	ldr	r3, [pc, #184]	; (8042114 <pow+0x2d4>)
 804205a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 804205e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8042062:	f998 3000 	ldrsb.w	r3, [r8]
 8042066:	2b02      	cmp	r3, #2
 8042068:	d142      	bne.n	80420f0 <pow+0x2b0>
 804206a:	f7fd fc2b 	bl	803f8c4 <__errno>
 804206e:	2322      	movs	r3, #34	; 0x22
 8042070:	e78d      	b.n	8041f8e <pow+0x14e>
 8042072:	4b29      	ldr	r3, [pc, #164]	; (8042118 <pow+0x2d8>)
 8042074:	2200      	movs	r2, #0
 8042076:	e9cd 2308 	strd	r2, r3, [sp, #32]
 804207a:	4630      	mov	r0, r6
 804207c:	4652      	mov	r2, sl
 804207e:	465b      	mov	r3, fp
 8042080:	4639      	mov	r1, r7
 8042082:	f7de fd63 	bl	8020b4c <__aeabi_dcmplt>
 8042086:	2800      	cmp	r0, #0
 8042088:	d0eb      	beq.n	8042062 <pow+0x222>
 804208a:	ec45 4b10 	vmov	d0, r4, r5
 804208e:	f000 ff0b 	bl	8042ea8 <rint>
 8042092:	4622      	mov	r2, r4
 8042094:	462b      	mov	r3, r5
 8042096:	ec51 0b10 	vmov	r0, r1, d0
 804209a:	f7de fd4d 	bl	8020b38 <__aeabi_dcmpeq>
 804209e:	2800      	cmp	r0, #0
 80420a0:	d1df      	bne.n	8042062 <pow+0x222>
 80420a2:	2200      	movs	r2, #0
 80420a4:	4b18      	ldr	r3, [pc, #96]	; (8042108 <pow+0x2c8>)
 80420a6:	e7da      	b.n	804205e <pow+0x21e>
 80420a8:	2200      	movs	r2, #0
 80420aa:	2300      	movs	r3, #0
 80420ac:	ec51 0b18 	vmov	r0, r1, d8
 80420b0:	f7de fd42 	bl	8020b38 <__aeabi_dcmpeq>
 80420b4:	2800      	cmp	r0, #0
 80420b6:	f43f af3a 	beq.w	8041f2e <pow+0xee>
 80420ba:	ec47 6b10 	vmov	d0, r6, r7
 80420be:	f000 fede 	bl	8042e7e <finite>
 80420c2:	2800      	cmp	r0, #0
 80420c4:	f43f af33 	beq.w	8041f2e <pow+0xee>
 80420c8:	ec45 4b10 	vmov	d0, r4, r5
 80420cc:	f000 fed7 	bl	8042e7e <finite>
 80420d0:	2800      	cmp	r0, #0
 80420d2:	f43f af2c 	beq.w	8041f2e <pow+0xee>
 80420d6:	2304      	movs	r3, #4
 80420d8:	9302      	str	r3, [sp, #8]
 80420da:	4b09      	ldr	r3, [pc, #36]	; (8042100 <pow+0x2c0>)
 80420dc:	9303      	str	r3, [sp, #12]
 80420de:	2300      	movs	r3, #0
 80420e0:	930a      	str	r3, [sp, #40]	; 0x28
 80420e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80420e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80420ea:	ed8d 9b08 	vstr	d9, [sp, #32]
 80420ee:	e7b8      	b.n	8042062 <pow+0x222>
 80420f0:	a802      	add	r0, sp, #8
 80420f2:	f000 fecc 	bl	8042e8e <matherr>
 80420f6:	2800      	cmp	r0, #0
 80420f8:	f47f af11 	bne.w	8041f1e <pow+0xde>
 80420fc:	e7b5      	b.n	804206a <pow+0x22a>
 80420fe:	bf00      	nop
 8042100:	08056506 	.word	0x08056506
 8042104:	3ff00000 	.word	0x3ff00000
 8042108:	fff00000 	.word	0xfff00000
 804210c:	3fe00000 	.word	0x3fe00000
 8042110:	47efffff 	.word	0x47efffff
 8042114:	c7efffff 	.word	0xc7efffff
 8042118:	7ff00000 	.word	0x7ff00000
 804211c:	20000494 	.word	0x20000494

08042120 <sqrt>:
 8042120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8042124:	ed2d 8b02 	vpush	{d8}
 8042128:	b08b      	sub	sp, #44	; 0x2c
 804212a:	ec55 4b10 	vmov	r4, r5, d0
 804212e:	f000 fded 	bl	8042d0c <__ieee754_sqrt>
 8042132:	4b26      	ldr	r3, [pc, #152]	; (80421cc <sqrt+0xac>)
 8042134:	eeb0 8a40 	vmov.f32	s16, s0
 8042138:	eef0 8a60 	vmov.f32	s17, s1
 804213c:	f993 6000 	ldrsb.w	r6, [r3]
 8042140:	1c73      	adds	r3, r6, #1
 8042142:	d02a      	beq.n	804219a <sqrt+0x7a>
 8042144:	4622      	mov	r2, r4
 8042146:	462b      	mov	r3, r5
 8042148:	4620      	mov	r0, r4
 804214a:	4629      	mov	r1, r5
 804214c:	f7de fd26 	bl	8020b9c <__aeabi_dcmpun>
 8042150:	4607      	mov	r7, r0
 8042152:	bb10      	cbnz	r0, 804219a <sqrt+0x7a>
 8042154:	f04f 0800 	mov.w	r8, #0
 8042158:	f04f 0900 	mov.w	r9, #0
 804215c:	4642      	mov	r2, r8
 804215e:	464b      	mov	r3, r9
 8042160:	4620      	mov	r0, r4
 8042162:	4629      	mov	r1, r5
 8042164:	f7de fcf2 	bl	8020b4c <__aeabi_dcmplt>
 8042168:	b1b8      	cbz	r0, 804219a <sqrt+0x7a>
 804216a:	2301      	movs	r3, #1
 804216c:	9300      	str	r3, [sp, #0]
 804216e:	4b18      	ldr	r3, [pc, #96]	; (80421d0 <sqrt+0xb0>)
 8042170:	9301      	str	r3, [sp, #4]
 8042172:	9708      	str	r7, [sp, #32]
 8042174:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8042178:	e9cd 4502 	strd	r4, r5, [sp, #8]
 804217c:	b9b6      	cbnz	r6, 80421ac <sqrt+0x8c>
 804217e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8042182:	4668      	mov	r0, sp
 8042184:	f000 fe83 	bl	8042e8e <matherr>
 8042188:	b1d0      	cbz	r0, 80421c0 <sqrt+0xa0>
 804218a:	9b08      	ldr	r3, [sp, #32]
 804218c:	b11b      	cbz	r3, 8042196 <sqrt+0x76>
 804218e:	f7fd fb99 	bl	803f8c4 <__errno>
 8042192:	9b08      	ldr	r3, [sp, #32]
 8042194:	6003      	str	r3, [r0, #0]
 8042196:	ed9d 8b06 	vldr	d8, [sp, #24]
 804219a:	eeb0 0a48 	vmov.f32	s0, s16
 804219e:	eef0 0a68 	vmov.f32	s1, s17
 80421a2:	b00b      	add	sp, #44	; 0x2c
 80421a4:	ecbd 8b02 	vpop	{d8}
 80421a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80421ac:	4642      	mov	r2, r8
 80421ae:	464b      	mov	r3, r9
 80421b0:	4640      	mov	r0, r8
 80421b2:	4649      	mov	r1, r9
 80421b4:	f7de fb82 	bl	80208bc <__aeabi_ddiv>
 80421b8:	2e02      	cmp	r6, #2
 80421ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80421be:	d1e0      	bne.n	8042182 <sqrt+0x62>
 80421c0:	f7fd fb80 	bl	803f8c4 <__errno>
 80421c4:	2321      	movs	r3, #33	; 0x21
 80421c6:	6003      	str	r3, [r0, #0]
 80421c8:	e7df      	b.n	804218a <sqrt+0x6a>
 80421ca:	bf00      	nop
 80421cc:	20000494 	.word	0x20000494
 80421d0:	0805650a 	.word	0x0805650a
 80421d4:	00000000 	.word	0x00000000

080421d8 <__ieee754_log10>:
 80421d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80421dc:	ec55 4b10 	vmov	r4, r5, d0
 80421e0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80421e4:	462b      	mov	r3, r5
 80421e6:	da2f      	bge.n	8042248 <__ieee754_log10+0x70>
 80421e8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80421ec:	4322      	orrs	r2, r4
 80421ee:	d10a      	bne.n	8042206 <__ieee754_log10+0x2e>
 80421f0:	493b      	ldr	r1, [pc, #236]	; (80422e0 <__ieee754_log10+0x108>)
 80421f2:	2200      	movs	r2, #0
 80421f4:	2300      	movs	r3, #0
 80421f6:	2000      	movs	r0, #0
 80421f8:	f7de fb60 	bl	80208bc <__aeabi_ddiv>
 80421fc:	ec41 0b10 	vmov	d0, r0, r1
 8042200:	b003      	add	sp, #12
 8042202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8042206:	2d00      	cmp	r5, #0
 8042208:	da08      	bge.n	804221c <__ieee754_log10+0x44>
 804220a:	ee10 2a10 	vmov	r2, s0
 804220e:	4620      	mov	r0, r4
 8042210:	4629      	mov	r1, r5
 8042212:	f7de f871 	bl	80202f8 <__aeabi_dsub>
 8042216:	2200      	movs	r2, #0
 8042218:	2300      	movs	r3, #0
 804221a:	e7ed      	b.n	80421f8 <__ieee754_log10+0x20>
 804221c:	2200      	movs	r2, #0
 804221e:	4b31      	ldr	r3, [pc, #196]	; (80422e4 <__ieee754_log10+0x10c>)
 8042220:	4629      	mov	r1, r5
 8042222:	ee10 0a10 	vmov	r0, s0
 8042226:	f7de fa1f 	bl	8020668 <__aeabi_dmul>
 804222a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 804222e:	4604      	mov	r4, r0
 8042230:	460d      	mov	r5, r1
 8042232:	460b      	mov	r3, r1
 8042234:	492c      	ldr	r1, [pc, #176]	; (80422e8 <__ieee754_log10+0x110>)
 8042236:	428b      	cmp	r3, r1
 8042238:	dd08      	ble.n	804224c <__ieee754_log10+0x74>
 804223a:	4622      	mov	r2, r4
 804223c:	462b      	mov	r3, r5
 804223e:	4620      	mov	r0, r4
 8042240:	4629      	mov	r1, r5
 8042242:	f7de f85b 	bl	80202fc <__adddf3>
 8042246:	e7d9      	b.n	80421fc <__ieee754_log10+0x24>
 8042248:	2200      	movs	r2, #0
 804224a:	e7f3      	b.n	8042234 <__ieee754_log10+0x5c>
 804224c:	1518      	asrs	r0, r3, #20
 804224e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8042252:	4410      	add	r0, r2
 8042254:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8042258:	4448      	add	r0, r9
 804225a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 804225e:	f7de f999 	bl	8020594 <__aeabi_i2d>
 8042262:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8042266:	3303      	adds	r3, #3
 8042268:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 804226c:	ec45 4b10 	vmov	d0, r4, r5
 8042270:	4606      	mov	r6, r0
 8042272:	460f      	mov	r7, r1
 8042274:	f000 ff14 	bl	80430a0 <__ieee754_log>
 8042278:	a313      	add	r3, pc, #76	; (adr r3, 80422c8 <__ieee754_log10+0xf0>)
 804227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804227e:	4630      	mov	r0, r6
 8042280:	4639      	mov	r1, r7
 8042282:	ed8d 0b00 	vstr	d0, [sp]
 8042286:	f7de f9ef 	bl	8020668 <__aeabi_dmul>
 804228a:	ed9d 0b00 	vldr	d0, [sp]
 804228e:	4604      	mov	r4, r0
 8042290:	460d      	mov	r5, r1
 8042292:	a30f      	add	r3, pc, #60	; (adr r3, 80422d0 <__ieee754_log10+0xf8>)
 8042294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042298:	ec51 0b10 	vmov	r0, r1, d0
 804229c:	f7de f9e4 	bl	8020668 <__aeabi_dmul>
 80422a0:	4602      	mov	r2, r0
 80422a2:	460b      	mov	r3, r1
 80422a4:	4620      	mov	r0, r4
 80422a6:	4629      	mov	r1, r5
 80422a8:	f7de f828 	bl	80202fc <__adddf3>
 80422ac:	a30a      	add	r3, pc, #40	; (adr r3, 80422d8 <__ieee754_log10+0x100>)
 80422ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80422b2:	4604      	mov	r4, r0
 80422b4:	460d      	mov	r5, r1
 80422b6:	4630      	mov	r0, r6
 80422b8:	4639      	mov	r1, r7
 80422ba:	f7de f9d5 	bl	8020668 <__aeabi_dmul>
 80422be:	4602      	mov	r2, r0
 80422c0:	460b      	mov	r3, r1
 80422c2:	4620      	mov	r0, r4
 80422c4:	4629      	mov	r1, r5
 80422c6:	e7bc      	b.n	8042242 <__ieee754_log10+0x6a>
 80422c8:	11f12b36 	.word	0x11f12b36
 80422cc:	3d59fef3 	.word	0x3d59fef3
 80422d0:	1526e50e 	.word	0x1526e50e
 80422d4:	3fdbcb7b 	.word	0x3fdbcb7b
 80422d8:	509f6000 	.word	0x509f6000
 80422dc:	3fd34413 	.word	0x3fd34413
 80422e0:	c3500000 	.word	0xc3500000
 80422e4:	43500000 	.word	0x43500000
 80422e8:	7fefffff 	.word	0x7fefffff
 80422ec:	00000000 	.word	0x00000000

080422f0 <__ieee754_pow>:
 80422f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80422f4:	b091      	sub	sp, #68	; 0x44
 80422f6:	ed8d 1b00 	vstr	d1, [sp]
 80422fa:	e9dd 2900 	ldrd	r2, r9, [sp]
 80422fe:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8042302:	ea58 0302 	orrs.w	r3, r8, r2
 8042306:	ec57 6b10 	vmov	r6, r7, d0
 804230a:	f000 84be 	beq.w	8042c8a <__ieee754_pow+0x99a>
 804230e:	4b7a      	ldr	r3, [pc, #488]	; (80424f8 <__ieee754_pow+0x208>)
 8042310:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8042314:	429c      	cmp	r4, r3
 8042316:	463d      	mov	r5, r7
 8042318:	ee10 aa10 	vmov	sl, s0
 804231c:	dc09      	bgt.n	8042332 <__ieee754_pow+0x42>
 804231e:	d103      	bne.n	8042328 <__ieee754_pow+0x38>
 8042320:	b93e      	cbnz	r6, 8042332 <__ieee754_pow+0x42>
 8042322:	45a0      	cmp	r8, r4
 8042324:	dc0d      	bgt.n	8042342 <__ieee754_pow+0x52>
 8042326:	e001      	b.n	804232c <__ieee754_pow+0x3c>
 8042328:	4598      	cmp	r8, r3
 804232a:	dc02      	bgt.n	8042332 <__ieee754_pow+0x42>
 804232c:	4598      	cmp	r8, r3
 804232e:	d10e      	bne.n	804234e <__ieee754_pow+0x5e>
 8042330:	b16a      	cbz	r2, 804234e <__ieee754_pow+0x5e>
 8042332:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8042336:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 804233a:	ea54 030a 	orrs.w	r3, r4, sl
 804233e:	f000 84a4 	beq.w	8042c8a <__ieee754_pow+0x99a>
 8042342:	486e      	ldr	r0, [pc, #440]	; (80424fc <__ieee754_pow+0x20c>)
 8042344:	b011      	add	sp, #68	; 0x44
 8042346:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804234a:	f000 bda5 	b.w	8042e98 <nan>
 804234e:	2d00      	cmp	r5, #0
 8042350:	da53      	bge.n	80423fa <__ieee754_pow+0x10a>
 8042352:	4b6b      	ldr	r3, [pc, #428]	; (8042500 <__ieee754_pow+0x210>)
 8042354:	4598      	cmp	r8, r3
 8042356:	dc4d      	bgt.n	80423f4 <__ieee754_pow+0x104>
 8042358:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 804235c:	4598      	cmp	r8, r3
 804235e:	dd4c      	ble.n	80423fa <__ieee754_pow+0x10a>
 8042360:	ea4f 5328 	mov.w	r3, r8, asr #20
 8042364:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042368:	2b14      	cmp	r3, #20
 804236a:	dd26      	ble.n	80423ba <__ieee754_pow+0xca>
 804236c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8042370:	fa22 f103 	lsr.w	r1, r2, r3
 8042374:	fa01 f303 	lsl.w	r3, r1, r3
 8042378:	4293      	cmp	r3, r2
 804237a:	d13e      	bne.n	80423fa <__ieee754_pow+0x10a>
 804237c:	f001 0101 	and.w	r1, r1, #1
 8042380:	f1c1 0b02 	rsb	fp, r1, #2
 8042384:	2a00      	cmp	r2, #0
 8042386:	d15b      	bne.n	8042440 <__ieee754_pow+0x150>
 8042388:	4b5b      	ldr	r3, [pc, #364]	; (80424f8 <__ieee754_pow+0x208>)
 804238a:	4598      	cmp	r8, r3
 804238c:	d124      	bne.n	80423d8 <__ieee754_pow+0xe8>
 804238e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8042392:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8042396:	ea53 030a 	orrs.w	r3, r3, sl
 804239a:	f000 8476 	beq.w	8042c8a <__ieee754_pow+0x99a>
 804239e:	4b59      	ldr	r3, [pc, #356]	; (8042504 <__ieee754_pow+0x214>)
 80423a0:	429c      	cmp	r4, r3
 80423a2:	dd2d      	ble.n	8042400 <__ieee754_pow+0x110>
 80423a4:	f1b9 0f00 	cmp.w	r9, #0
 80423a8:	f280 8473 	bge.w	8042c92 <__ieee754_pow+0x9a2>
 80423ac:	2000      	movs	r0, #0
 80423ae:	2100      	movs	r1, #0
 80423b0:	ec41 0b10 	vmov	d0, r0, r1
 80423b4:	b011      	add	sp, #68	; 0x44
 80423b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80423ba:	2a00      	cmp	r2, #0
 80423bc:	d13e      	bne.n	804243c <__ieee754_pow+0x14c>
 80423be:	f1c3 0314 	rsb	r3, r3, #20
 80423c2:	fa48 f103 	asr.w	r1, r8, r3
 80423c6:	fa01 f303 	lsl.w	r3, r1, r3
 80423ca:	4543      	cmp	r3, r8
 80423cc:	f040 8469 	bne.w	8042ca2 <__ieee754_pow+0x9b2>
 80423d0:	f001 0101 	and.w	r1, r1, #1
 80423d4:	f1c1 0b02 	rsb	fp, r1, #2
 80423d8:	4b4b      	ldr	r3, [pc, #300]	; (8042508 <__ieee754_pow+0x218>)
 80423da:	4598      	cmp	r8, r3
 80423dc:	d118      	bne.n	8042410 <__ieee754_pow+0x120>
 80423de:	f1b9 0f00 	cmp.w	r9, #0
 80423e2:	f280 845a 	bge.w	8042c9a <__ieee754_pow+0x9aa>
 80423e6:	4948      	ldr	r1, [pc, #288]	; (8042508 <__ieee754_pow+0x218>)
 80423e8:	4632      	mov	r2, r6
 80423ea:	463b      	mov	r3, r7
 80423ec:	2000      	movs	r0, #0
 80423ee:	f7de fa65 	bl	80208bc <__aeabi_ddiv>
 80423f2:	e7dd      	b.n	80423b0 <__ieee754_pow+0xc0>
 80423f4:	f04f 0b02 	mov.w	fp, #2
 80423f8:	e7c4      	b.n	8042384 <__ieee754_pow+0x94>
 80423fa:	f04f 0b00 	mov.w	fp, #0
 80423fe:	e7c1      	b.n	8042384 <__ieee754_pow+0x94>
 8042400:	f1b9 0f00 	cmp.w	r9, #0
 8042404:	dad2      	bge.n	80423ac <__ieee754_pow+0xbc>
 8042406:	e9dd 0300 	ldrd	r0, r3, [sp]
 804240a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 804240e:	e7cf      	b.n	80423b0 <__ieee754_pow+0xc0>
 8042410:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8042414:	d106      	bne.n	8042424 <__ieee754_pow+0x134>
 8042416:	4632      	mov	r2, r6
 8042418:	463b      	mov	r3, r7
 804241a:	4610      	mov	r0, r2
 804241c:	4619      	mov	r1, r3
 804241e:	f7de f923 	bl	8020668 <__aeabi_dmul>
 8042422:	e7c5      	b.n	80423b0 <__ieee754_pow+0xc0>
 8042424:	4b39      	ldr	r3, [pc, #228]	; (804250c <__ieee754_pow+0x21c>)
 8042426:	4599      	cmp	r9, r3
 8042428:	d10a      	bne.n	8042440 <__ieee754_pow+0x150>
 804242a:	2d00      	cmp	r5, #0
 804242c:	db08      	blt.n	8042440 <__ieee754_pow+0x150>
 804242e:	ec47 6b10 	vmov	d0, r6, r7
 8042432:	b011      	add	sp, #68	; 0x44
 8042434:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042438:	f000 bc68 	b.w	8042d0c <__ieee754_sqrt>
 804243c:	f04f 0b00 	mov.w	fp, #0
 8042440:	ec47 6b10 	vmov	d0, r6, r7
 8042444:	f000 fd12 	bl	8042e6c <fabs>
 8042448:	ec51 0b10 	vmov	r0, r1, d0
 804244c:	f1ba 0f00 	cmp.w	sl, #0
 8042450:	d127      	bne.n	80424a2 <__ieee754_pow+0x1b2>
 8042452:	b124      	cbz	r4, 804245e <__ieee754_pow+0x16e>
 8042454:	4b2c      	ldr	r3, [pc, #176]	; (8042508 <__ieee754_pow+0x218>)
 8042456:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 804245a:	429a      	cmp	r2, r3
 804245c:	d121      	bne.n	80424a2 <__ieee754_pow+0x1b2>
 804245e:	f1b9 0f00 	cmp.w	r9, #0
 8042462:	da05      	bge.n	8042470 <__ieee754_pow+0x180>
 8042464:	4602      	mov	r2, r0
 8042466:	460b      	mov	r3, r1
 8042468:	2000      	movs	r0, #0
 804246a:	4927      	ldr	r1, [pc, #156]	; (8042508 <__ieee754_pow+0x218>)
 804246c:	f7de fa26 	bl	80208bc <__aeabi_ddiv>
 8042470:	2d00      	cmp	r5, #0
 8042472:	da9d      	bge.n	80423b0 <__ieee754_pow+0xc0>
 8042474:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8042478:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 804247c:	ea54 030b 	orrs.w	r3, r4, fp
 8042480:	d108      	bne.n	8042494 <__ieee754_pow+0x1a4>
 8042482:	4602      	mov	r2, r0
 8042484:	460b      	mov	r3, r1
 8042486:	4610      	mov	r0, r2
 8042488:	4619      	mov	r1, r3
 804248a:	f7dd ff35 	bl	80202f8 <__aeabi_dsub>
 804248e:	4602      	mov	r2, r0
 8042490:	460b      	mov	r3, r1
 8042492:	e7ac      	b.n	80423ee <__ieee754_pow+0xfe>
 8042494:	f1bb 0f01 	cmp.w	fp, #1
 8042498:	d18a      	bne.n	80423b0 <__ieee754_pow+0xc0>
 804249a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 804249e:	4619      	mov	r1, r3
 80424a0:	e786      	b.n	80423b0 <__ieee754_pow+0xc0>
 80424a2:	0fed      	lsrs	r5, r5, #31
 80424a4:	1e6b      	subs	r3, r5, #1
 80424a6:	930d      	str	r3, [sp, #52]	; 0x34
 80424a8:	ea5b 0303 	orrs.w	r3, fp, r3
 80424ac:	d102      	bne.n	80424b4 <__ieee754_pow+0x1c4>
 80424ae:	4632      	mov	r2, r6
 80424b0:	463b      	mov	r3, r7
 80424b2:	e7e8      	b.n	8042486 <__ieee754_pow+0x196>
 80424b4:	4b16      	ldr	r3, [pc, #88]	; (8042510 <__ieee754_pow+0x220>)
 80424b6:	4598      	cmp	r8, r3
 80424b8:	f340 80fe 	ble.w	80426b8 <__ieee754_pow+0x3c8>
 80424bc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80424c0:	4598      	cmp	r8, r3
 80424c2:	dd0a      	ble.n	80424da <__ieee754_pow+0x1ea>
 80424c4:	4b0f      	ldr	r3, [pc, #60]	; (8042504 <__ieee754_pow+0x214>)
 80424c6:	429c      	cmp	r4, r3
 80424c8:	dc0d      	bgt.n	80424e6 <__ieee754_pow+0x1f6>
 80424ca:	f1b9 0f00 	cmp.w	r9, #0
 80424ce:	f6bf af6d 	bge.w	80423ac <__ieee754_pow+0xbc>
 80424d2:	a307      	add	r3, pc, #28	; (adr r3, 80424f0 <__ieee754_pow+0x200>)
 80424d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80424d8:	e79f      	b.n	804241a <__ieee754_pow+0x12a>
 80424da:	4b0e      	ldr	r3, [pc, #56]	; (8042514 <__ieee754_pow+0x224>)
 80424dc:	429c      	cmp	r4, r3
 80424de:	ddf4      	ble.n	80424ca <__ieee754_pow+0x1da>
 80424e0:	4b09      	ldr	r3, [pc, #36]	; (8042508 <__ieee754_pow+0x218>)
 80424e2:	429c      	cmp	r4, r3
 80424e4:	dd18      	ble.n	8042518 <__ieee754_pow+0x228>
 80424e6:	f1b9 0f00 	cmp.w	r9, #0
 80424ea:	dcf2      	bgt.n	80424d2 <__ieee754_pow+0x1e2>
 80424ec:	e75e      	b.n	80423ac <__ieee754_pow+0xbc>
 80424ee:	bf00      	nop
 80424f0:	8800759c 	.word	0x8800759c
 80424f4:	7e37e43c 	.word	0x7e37e43c
 80424f8:	7ff00000 	.word	0x7ff00000
 80424fc:	080563d1 	.word	0x080563d1
 8042500:	433fffff 	.word	0x433fffff
 8042504:	3fefffff 	.word	0x3fefffff
 8042508:	3ff00000 	.word	0x3ff00000
 804250c:	3fe00000 	.word	0x3fe00000
 8042510:	41e00000 	.word	0x41e00000
 8042514:	3feffffe 	.word	0x3feffffe
 8042518:	2200      	movs	r2, #0
 804251a:	4b63      	ldr	r3, [pc, #396]	; (80426a8 <__ieee754_pow+0x3b8>)
 804251c:	f7dd feec 	bl	80202f8 <__aeabi_dsub>
 8042520:	a355      	add	r3, pc, #340	; (adr r3, 8042678 <__ieee754_pow+0x388>)
 8042522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042526:	4604      	mov	r4, r0
 8042528:	460d      	mov	r5, r1
 804252a:	f7de f89d 	bl	8020668 <__aeabi_dmul>
 804252e:	a354      	add	r3, pc, #336	; (adr r3, 8042680 <__ieee754_pow+0x390>)
 8042530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042534:	4606      	mov	r6, r0
 8042536:	460f      	mov	r7, r1
 8042538:	4620      	mov	r0, r4
 804253a:	4629      	mov	r1, r5
 804253c:	f7de f894 	bl	8020668 <__aeabi_dmul>
 8042540:	2200      	movs	r2, #0
 8042542:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8042546:	4b59      	ldr	r3, [pc, #356]	; (80426ac <__ieee754_pow+0x3bc>)
 8042548:	4620      	mov	r0, r4
 804254a:	4629      	mov	r1, r5
 804254c:	f7de f88c 	bl	8020668 <__aeabi_dmul>
 8042550:	4602      	mov	r2, r0
 8042552:	460b      	mov	r3, r1
 8042554:	a14c      	add	r1, pc, #304	; (adr r1, 8042688 <__ieee754_pow+0x398>)
 8042556:	e9d1 0100 	ldrd	r0, r1, [r1]
 804255a:	f7dd fecd 	bl	80202f8 <__aeabi_dsub>
 804255e:	4622      	mov	r2, r4
 8042560:	462b      	mov	r3, r5
 8042562:	f7de f881 	bl	8020668 <__aeabi_dmul>
 8042566:	4602      	mov	r2, r0
 8042568:	460b      	mov	r3, r1
 804256a:	2000      	movs	r0, #0
 804256c:	4950      	ldr	r1, [pc, #320]	; (80426b0 <__ieee754_pow+0x3c0>)
 804256e:	f7dd fec3 	bl	80202f8 <__aeabi_dsub>
 8042572:	4622      	mov	r2, r4
 8042574:	462b      	mov	r3, r5
 8042576:	4680      	mov	r8, r0
 8042578:	4689      	mov	r9, r1
 804257a:	4620      	mov	r0, r4
 804257c:	4629      	mov	r1, r5
 804257e:	f7de f873 	bl	8020668 <__aeabi_dmul>
 8042582:	4602      	mov	r2, r0
 8042584:	460b      	mov	r3, r1
 8042586:	4640      	mov	r0, r8
 8042588:	4649      	mov	r1, r9
 804258a:	f7de f86d 	bl	8020668 <__aeabi_dmul>
 804258e:	a340      	add	r3, pc, #256	; (adr r3, 8042690 <__ieee754_pow+0x3a0>)
 8042590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042594:	f7de f868 	bl	8020668 <__aeabi_dmul>
 8042598:	4602      	mov	r2, r0
 804259a:	460b      	mov	r3, r1
 804259c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80425a0:	f7dd feaa 	bl	80202f8 <__aeabi_dsub>
 80425a4:	4602      	mov	r2, r0
 80425a6:	460b      	mov	r3, r1
 80425a8:	4604      	mov	r4, r0
 80425aa:	460d      	mov	r5, r1
 80425ac:	4630      	mov	r0, r6
 80425ae:	4639      	mov	r1, r7
 80425b0:	f7dd fea4 	bl	80202fc <__adddf3>
 80425b4:	2000      	movs	r0, #0
 80425b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80425ba:	4632      	mov	r2, r6
 80425bc:	463b      	mov	r3, r7
 80425be:	f7dd fe9b 	bl	80202f8 <__aeabi_dsub>
 80425c2:	4602      	mov	r2, r0
 80425c4:	460b      	mov	r3, r1
 80425c6:	4620      	mov	r0, r4
 80425c8:	4629      	mov	r1, r5
 80425ca:	f7dd fe95 	bl	80202f8 <__aeabi_dsub>
 80425ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80425d0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80425d4:	4313      	orrs	r3, r2
 80425d6:	4606      	mov	r6, r0
 80425d8:	460f      	mov	r7, r1
 80425da:	f040 81eb 	bne.w	80429b4 <__ieee754_pow+0x6c4>
 80425de:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8042698 <__ieee754_pow+0x3a8>
 80425e2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80425e6:	2400      	movs	r4, #0
 80425e8:	4622      	mov	r2, r4
 80425ea:	462b      	mov	r3, r5
 80425ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80425f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80425f4:	f7dd fe80 	bl	80202f8 <__aeabi_dsub>
 80425f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80425fc:	f7de f834 	bl	8020668 <__aeabi_dmul>
 8042600:	e9dd 2300 	ldrd	r2, r3, [sp]
 8042604:	4680      	mov	r8, r0
 8042606:	4689      	mov	r9, r1
 8042608:	4630      	mov	r0, r6
 804260a:	4639      	mov	r1, r7
 804260c:	f7de f82c 	bl	8020668 <__aeabi_dmul>
 8042610:	4602      	mov	r2, r0
 8042612:	460b      	mov	r3, r1
 8042614:	4640      	mov	r0, r8
 8042616:	4649      	mov	r1, r9
 8042618:	f7dd fe70 	bl	80202fc <__adddf3>
 804261c:	4622      	mov	r2, r4
 804261e:	462b      	mov	r3, r5
 8042620:	4680      	mov	r8, r0
 8042622:	4689      	mov	r9, r1
 8042624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042628:	f7de f81e 	bl	8020668 <__aeabi_dmul>
 804262c:	460b      	mov	r3, r1
 804262e:	4604      	mov	r4, r0
 8042630:	460d      	mov	r5, r1
 8042632:	4602      	mov	r2, r0
 8042634:	4649      	mov	r1, r9
 8042636:	4640      	mov	r0, r8
 8042638:	e9cd 4500 	strd	r4, r5, [sp]
 804263c:	f7dd fe5e 	bl	80202fc <__adddf3>
 8042640:	4b1c      	ldr	r3, [pc, #112]	; (80426b4 <__ieee754_pow+0x3c4>)
 8042642:	4299      	cmp	r1, r3
 8042644:	4606      	mov	r6, r0
 8042646:	460f      	mov	r7, r1
 8042648:	468b      	mov	fp, r1
 804264a:	f340 82f7 	ble.w	8042c3c <__ieee754_pow+0x94c>
 804264e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8042652:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8042656:	4303      	orrs	r3, r0
 8042658:	f000 81ea 	beq.w	8042a30 <__ieee754_pow+0x740>
 804265c:	a310      	add	r3, pc, #64	; (adr r3, 80426a0 <__ieee754_pow+0x3b0>)
 804265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042662:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042666:	f7dd ffff 	bl	8020668 <__aeabi_dmul>
 804266a:	a30d      	add	r3, pc, #52	; (adr r3, 80426a0 <__ieee754_pow+0x3b0>)
 804266c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042670:	e6d5      	b.n	804241e <__ieee754_pow+0x12e>
 8042672:	bf00      	nop
 8042674:	f3af 8000 	nop.w
 8042678:	60000000 	.word	0x60000000
 804267c:	3ff71547 	.word	0x3ff71547
 8042680:	f85ddf44 	.word	0xf85ddf44
 8042684:	3e54ae0b 	.word	0x3e54ae0b
 8042688:	55555555 	.word	0x55555555
 804268c:	3fd55555 	.word	0x3fd55555
 8042690:	652b82fe 	.word	0x652b82fe
 8042694:	3ff71547 	.word	0x3ff71547
 8042698:	00000000 	.word	0x00000000
 804269c:	bff00000 	.word	0xbff00000
 80426a0:	8800759c 	.word	0x8800759c
 80426a4:	7e37e43c 	.word	0x7e37e43c
 80426a8:	3ff00000 	.word	0x3ff00000
 80426ac:	3fd00000 	.word	0x3fd00000
 80426b0:	3fe00000 	.word	0x3fe00000
 80426b4:	408fffff 	.word	0x408fffff
 80426b8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80426bc:	f04f 0200 	mov.w	r2, #0
 80426c0:	da05      	bge.n	80426ce <__ieee754_pow+0x3de>
 80426c2:	4bd3      	ldr	r3, [pc, #844]	; (8042a10 <__ieee754_pow+0x720>)
 80426c4:	f7dd ffd0 	bl	8020668 <__aeabi_dmul>
 80426c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80426cc:	460c      	mov	r4, r1
 80426ce:	1523      	asrs	r3, r4, #20
 80426d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80426d4:	4413      	add	r3, r2
 80426d6:	9309      	str	r3, [sp, #36]	; 0x24
 80426d8:	4bce      	ldr	r3, [pc, #824]	; (8042a14 <__ieee754_pow+0x724>)
 80426da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80426de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80426e2:	429c      	cmp	r4, r3
 80426e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80426e8:	dd08      	ble.n	80426fc <__ieee754_pow+0x40c>
 80426ea:	4bcb      	ldr	r3, [pc, #812]	; (8042a18 <__ieee754_pow+0x728>)
 80426ec:	429c      	cmp	r4, r3
 80426ee:	f340 815e 	ble.w	80429ae <__ieee754_pow+0x6be>
 80426f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80426f4:	3301      	adds	r3, #1
 80426f6:	9309      	str	r3, [sp, #36]	; 0x24
 80426f8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80426fc:	f04f 0a00 	mov.w	sl, #0
 8042700:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8042704:	930c      	str	r3, [sp, #48]	; 0x30
 8042706:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042708:	4bc4      	ldr	r3, [pc, #784]	; (8042a1c <__ieee754_pow+0x72c>)
 804270a:	4413      	add	r3, r2
 804270c:	ed93 7b00 	vldr	d7, [r3]
 8042710:	4629      	mov	r1, r5
 8042712:	ec53 2b17 	vmov	r2, r3, d7
 8042716:	ed8d 7b06 	vstr	d7, [sp, #24]
 804271a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 804271e:	f7dd fdeb 	bl	80202f8 <__aeabi_dsub>
 8042722:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8042726:	4606      	mov	r6, r0
 8042728:	460f      	mov	r7, r1
 804272a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 804272e:	f7dd fde5 	bl	80202fc <__adddf3>
 8042732:	4602      	mov	r2, r0
 8042734:	460b      	mov	r3, r1
 8042736:	2000      	movs	r0, #0
 8042738:	49b9      	ldr	r1, [pc, #740]	; (8042a20 <__ieee754_pow+0x730>)
 804273a:	f7de f8bf 	bl	80208bc <__aeabi_ddiv>
 804273e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8042742:	4602      	mov	r2, r0
 8042744:	460b      	mov	r3, r1
 8042746:	4630      	mov	r0, r6
 8042748:	4639      	mov	r1, r7
 804274a:	f7dd ff8d 	bl	8020668 <__aeabi_dmul>
 804274e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042752:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8042756:	e9cd 3402 	strd	r3, r4, [sp, #8]
 804275a:	2300      	movs	r3, #0
 804275c:	9302      	str	r3, [sp, #8]
 804275e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8042762:	106d      	asrs	r5, r5, #1
 8042764:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8042768:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 804276c:	2200      	movs	r2, #0
 804276e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8042772:	4640      	mov	r0, r8
 8042774:	4649      	mov	r1, r9
 8042776:	4614      	mov	r4, r2
 8042778:	461d      	mov	r5, r3
 804277a:	f7dd ff75 	bl	8020668 <__aeabi_dmul>
 804277e:	4602      	mov	r2, r0
 8042780:	460b      	mov	r3, r1
 8042782:	4630      	mov	r0, r6
 8042784:	4639      	mov	r1, r7
 8042786:	f7dd fdb7 	bl	80202f8 <__aeabi_dsub>
 804278a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 804278e:	4606      	mov	r6, r0
 8042790:	460f      	mov	r7, r1
 8042792:	4620      	mov	r0, r4
 8042794:	4629      	mov	r1, r5
 8042796:	f7dd fdaf 	bl	80202f8 <__aeabi_dsub>
 804279a:	4602      	mov	r2, r0
 804279c:	460b      	mov	r3, r1
 804279e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80427a2:	f7dd fda9 	bl	80202f8 <__aeabi_dsub>
 80427a6:	4642      	mov	r2, r8
 80427a8:	464b      	mov	r3, r9
 80427aa:	f7dd ff5d 	bl	8020668 <__aeabi_dmul>
 80427ae:	4602      	mov	r2, r0
 80427b0:	460b      	mov	r3, r1
 80427b2:	4630      	mov	r0, r6
 80427b4:	4639      	mov	r1, r7
 80427b6:	f7dd fd9f 	bl	80202f8 <__aeabi_dsub>
 80427ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80427be:	f7dd ff53 	bl	8020668 <__aeabi_dmul>
 80427c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80427c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80427ca:	4610      	mov	r0, r2
 80427cc:	4619      	mov	r1, r3
 80427ce:	f7dd ff4b 	bl	8020668 <__aeabi_dmul>
 80427d2:	a37b      	add	r3, pc, #492	; (adr r3, 80429c0 <__ieee754_pow+0x6d0>)
 80427d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80427d8:	4604      	mov	r4, r0
 80427da:	460d      	mov	r5, r1
 80427dc:	f7dd ff44 	bl	8020668 <__aeabi_dmul>
 80427e0:	a379      	add	r3, pc, #484	; (adr r3, 80429c8 <__ieee754_pow+0x6d8>)
 80427e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80427e6:	f7dd fd89 	bl	80202fc <__adddf3>
 80427ea:	4622      	mov	r2, r4
 80427ec:	462b      	mov	r3, r5
 80427ee:	f7dd ff3b 	bl	8020668 <__aeabi_dmul>
 80427f2:	a377      	add	r3, pc, #476	; (adr r3, 80429d0 <__ieee754_pow+0x6e0>)
 80427f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80427f8:	f7dd fd80 	bl	80202fc <__adddf3>
 80427fc:	4622      	mov	r2, r4
 80427fe:	462b      	mov	r3, r5
 8042800:	f7dd ff32 	bl	8020668 <__aeabi_dmul>
 8042804:	a374      	add	r3, pc, #464	; (adr r3, 80429d8 <__ieee754_pow+0x6e8>)
 8042806:	e9d3 2300 	ldrd	r2, r3, [r3]
 804280a:	f7dd fd77 	bl	80202fc <__adddf3>
 804280e:	4622      	mov	r2, r4
 8042810:	462b      	mov	r3, r5
 8042812:	f7dd ff29 	bl	8020668 <__aeabi_dmul>
 8042816:	a372      	add	r3, pc, #456	; (adr r3, 80429e0 <__ieee754_pow+0x6f0>)
 8042818:	e9d3 2300 	ldrd	r2, r3, [r3]
 804281c:	f7dd fd6e 	bl	80202fc <__adddf3>
 8042820:	4622      	mov	r2, r4
 8042822:	462b      	mov	r3, r5
 8042824:	f7dd ff20 	bl	8020668 <__aeabi_dmul>
 8042828:	a36f      	add	r3, pc, #444	; (adr r3, 80429e8 <__ieee754_pow+0x6f8>)
 804282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804282e:	f7dd fd65 	bl	80202fc <__adddf3>
 8042832:	4622      	mov	r2, r4
 8042834:	4606      	mov	r6, r0
 8042836:	460f      	mov	r7, r1
 8042838:	462b      	mov	r3, r5
 804283a:	4620      	mov	r0, r4
 804283c:	4629      	mov	r1, r5
 804283e:	f7dd ff13 	bl	8020668 <__aeabi_dmul>
 8042842:	4602      	mov	r2, r0
 8042844:	460b      	mov	r3, r1
 8042846:	4630      	mov	r0, r6
 8042848:	4639      	mov	r1, r7
 804284a:	f7dd ff0d 	bl	8020668 <__aeabi_dmul>
 804284e:	4642      	mov	r2, r8
 8042850:	4604      	mov	r4, r0
 8042852:	460d      	mov	r5, r1
 8042854:	464b      	mov	r3, r9
 8042856:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 804285a:	f7dd fd4f 	bl	80202fc <__adddf3>
 804285e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8042862:	f7dd ff01 	bl	8020668 <__aeabi_dmul>
 8042866:	4622      	mov	r2, r4
 8042868:	462b      	mov	r3, r5
 804286a:	f7dd fd47 	bl	80202fc <__adddf3>
 804286e:	4642      	mov	r2, r8
 8042870:	4606      	mov	r6, r0
 8042872:	460f      	mov	r7, r1
 8042874:	464b      	mov	r3, r9
 8042876:	4640      	mov	r0, r8
 8042878:	4649      	mov	r1, r9
 804287a:	f7dd fef5 	bl	8020668 <__aeabi_dmul>
 804287e:	2200      	movs	r2, #0
 8042880:	4b68      	ldr	r3, [pc, #416]	; (8042a24 <__ieee754_pow+0x734>)
 8042882:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8042886:	f7dd fd39 	bl	80202fc <__adddf3>
 804288a:	4632      	mov	r2, r6
 804288c:	463b      	mov	r3, r7
 804288e:	f7dd fd35 	bl	80202fc <__adddf3>
 8042892:	9802      	ldr	r0, [sp, #8]
 8042894:	460d      	mov	r5, r1
 8042896:	4604      	mov	r4, r0
 8042898:	4602      	mov	r2, r0
 804289a:	460b      	mov	r3, r1
 804289c:	4640      	mov	r0, r8
 804289e:	4649      	mov	r1, r9
 80428a0:	f7dd fee2 	bl	8020668 <__aeabi_dmul>
 80428a4:	2200      	movs	r2, #0
 80428a6:	4680      	mov	r8, r0
 80428a8:	4689      	mov	r9, r1
 80428aa:	4b5e      	ldr	r3, [pc, #376]	; (8042a24 <__ieee754_pow+0x734>)
 80428ac:	4620      	mov	r0, r4
 80428ae:	4629      	mov	r1, r5
 80428b0:	f7dd fd22 	bl	80202f8 <__aeabi_dsub>
 80428b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80428b8:	f7dd fd1e 	bl	80202f8 <__aeabi_dsub>
 80428bc:	4602      	mov	r2, r0
 80428be:	460b      	mov	r3, r1
 80428c0:	4630      	mov	r0, r6
 80428c2:	4639      	mov	r1, r7
 80428c4:	f7dd fd18 	bl	80202f8 <__aeabi_dsub>
 80428c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80428cc:	f7dd fecc 	bl	8020668 <__aeabi_dmul>
 80428d0:	4622      	mov	r2, r4
 80428d2:	4606      	mov	r6, r0
 80428d4:	460f      	mov	r7, r1
 80428d6:	462b      	mov	r3, r5
 80428d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80428dc:	f7dd fec4 	bl	8020668 <__aeabi_dmul>
 80428e0:	4602      	mov	r2, r0
 80428e2:	460b      	mov	r3, r1
 80428e4:	4630      	mov	r0, r6
 80428e6:	4639      	mov	r1, r7
 80428e8:	f7dd fd08 	bl	80202fc <__adddf3>
 80428ec:	4606      	mov	r6, r0
 80428ee:	460f      	mov	r7, r1
 80428f0:	4602      	mov	r2, r0
 80428f2:	460b      	mov	r3, r1
 80428f4:	4640      	mov	r0, r8
 80428f6:	4649      	mov	r1, r9
 80428f8:	f7dd fd00 	bl	80202fc <__adddf3>
 80428fc:	9802      	ldr	r0, [sp, #8]
 80428fe:	a33c      	add	r3, pc, #240	; (adr r3, 80429f0 <__ieee754_pow+0x700>)
 8042900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042904:	4604      	mov	r4, r0
 8042906:	460d      	mov	r5, r1
 8042908:	f7dd feae 	bl	8020668 <__aeabi_dmul>
 804290c:	4642      	mov	r2, r8
 804290e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8042912:	464b      	mov	r3, r9
 8042914:	4620      	mov	r0, r4
 8042916:	4629      	mov	r1, r5
 8042918:	f7dd fcee 	bl	80202f8 <__aeabi_dsub>
 804291c:	4602      	mov	r2, r0
 804291e:	460b      	mov	r3, r1
 8042920:	4630      	mov	r0, r6
 8042922:	4639      	mov	r1, r7
 8042924:	f7dd fce8 	bl	80202f8 <__aeabi_dsub>
 8042928:	a333      	add	r3, pc, #204	; (adr r3, 80429f8 <__ieee754_pow+0x708>)
 804292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804292e:	f7dd fe9b 	bl	8020668 <__aeabi_dmul>
 8042932:	a333      	add	r3, pc, #204	; (adr r3, 8042a00 <__ieee754_pow+0x710>)
 8042934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042938:	4606      	mov	r6, r0
 804293a:	460f      	mov	r7, r1
 804293c:	4620      	mov	r0, r4
 804293e:	4629      	mov	r1, r5
 8042940:	f7dd fe92 	bl	8020668 <__aeabi_dmul>
 8042944:	4602      	mov	r2, r0
 8042946:	460b      	mov	r3, r1
 8042948:	4630      	mov	r0, r6
 804294a:	4639      	mov	r1, r7
 804294c:	f7dd fcd6 	bl	80202fc <__adddf3>
 8042950:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8042952:	4b35      	ldr	r3, [pc, #212]	; (8042a28 <__ieee754_pow+0x738>)
 8042954:	4413      	add	r3, r2
 8042956:	e9d3 2300 	ldrd	r2, r3, [r3]
 804295a:	f7dd fccf 	bl	80202fc <__adddf3>
 804295e:	4604      	mov	r4, r0
 8042960:	9809      	ldr	r0, [sp, #36]	; 0x24
 8042962:	460d      	mov	r5, r1
 8042964:	f7dd fe16 	bl	8020594 <__aeabi_i2d>
 8042968:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 804296a:	4b30      	ldr	r3, [pc, #192]	; (8042a2c <__ieee754_pow+0x73c>)
 804296c:	4413      	add	r3, r2
 804296e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8042972:	4606      	mov	r6, r0
 8042974:	460f      	mov	r7, r1
 8042976:	4622      	mov	r2, r4
 8042978:	462b      	mov	r3, r5
 804297a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 804297e:	f7dd fcbd 	bl	80202fc <__adddf3>
 8042982:	4642      	mov	r2, r8
 8042984:	464b      	mov	r3, r9
 8042986:	f7dd fcb9 	bl	80202fc <__adddf3>
 804298a:	4632      	mov	r2, r6
 804298c:	463b      	mov	r3, r7
 804298e:	f7dd fcb5 	bl	80202fc <__adddf3>
 8042992:	9802      	ldr	r0, [sp, #8]
 8042994:	4632      	mov	r2, r6
 8042996:	463b      	mov	r3, r7
 8042998:	e9cd 0104 	strd	r0, r1, [sp, #16]
 804299c:	f7dd fcac 	bl	80202f8 <__aeabi_dsub>
 80429a0:	4642      	mov	r2, r8
 80429a2:	464b      	mov	r3, r9
 80429a4:	f7dd fca8 	bl	80202f8 <__aeabi_dsub>
 80429a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80429ac:	e607      	b.n	80425be <__ieee754_pow+0x2ce>
 80429ae:	f04f 0a01 	mov.w	sl, #1
 80429b2:	e6a5      	b.n	8042700 <__ieee754_pow+0x410>
 80429b4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8042a08 <__ieee754_pow+0x718>
 80429b8:	e613      	b.n	80425e2 <__ieee754_pow+0x2f2>
 80429ba:	bf00      	nop
 80429bc:	f3af 8000 	nop.w
 80429c0:	4a454eef 	.word	0x4a454eef
 80429c4:	3fca7e28 	.word	0x3fca7e28
 80429c8:	93c9db65 	.word	0x93c9db65
 80429cc:	3fcd864a 	.word	0x3fcd864a
 80429d0:	a91d4101 	.word	0xa91d4101
 80429d4:	3fd17460 	.word	0x3fd17460
 80429d8:	518f264d 	.word	0x518f264d
 80429dc:	3fd55555 	.word	0x3fd55555
 80429e0:	db6fabff 	.word	0xdb6fabff
 80429e4:	3fdb6db6 	.word	0x3fdb6db6
 80429e8:	33333303 	.word	0x33333303
 80429ec:	3fe33333 	.word	0x3fe33333
 80429f0:	e0000000 	.word	0xe0000000
 80429f4:	3feec709 	.word	0x3feec709
 80429f8:	dc3a03fd 	.word	0xdc3a03fd
 80429fc:	3feec709 	.word	0x3feec709
 8042a00:	145b01f5 	.word	0x145b01f5
 8042a04:	be3e2fe0 	.word	0xbe3e2fe0
 8042a08:	00000000 	.word	0x00000000
 8042a0c:	3ff00000 	.word	0x3ff00000
 8042a10:	43400000 	.word	0x43400000
 8042a14:	0003988e 	.word	0x0003988e
 8042a18:	000bb679 	.word	0x000bb679
 8042a1c:	08056510 	.word	0x08056510
 8042a20:	3ff00000 	.word	0x3ff00000
 8042a24:	40080000 	.word	0x40080000
 8042a28:	08056530 	.word	0x08056530
 8042a2c:	08056520 	.word	0x08056520
 8042a30:	a3b4      	add	r3, pc, #720	; (adr r3, 8042d04 <__ieee754_pow+0xa14>)
 8042a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042a36:	4640      	mov	r0, r8
 8042a38:	4649      	mov	r1, r9
 8042a3a:	f7dd fc5f 	bl	80202fc <__adddf3>
 8042a3e:	4622      	mov	r2, r4
 8042a40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8042a44:	462b      	mov	r3, r5
 8042a46:	4630      	mov	r0, r6
 8042a48:	4639      	mov	r1, r7
 8042a4a:	f7dd fc55 	bl	80202f8 <__aeabi_dsub>
 8042a4e:	4602      	mov	r2, r0
 8042a50:	460b      	mov	r3, r1
 8042a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8042a56:	f7de f897 	bl	8020b88 <__aeabi_dcmpgt>
 8042a5a:	2800      	cmp	r0, #0
 8042a5c:	f47f adfe 	bne.w	804265c <__ieee754_pow+0x36c>
 8042a60:	4aa3      	ldr	r2, [pc, #652]	; (8042cf0 <__ieee754_pow+0xa00>)
 8042a62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8042a66:	4293      	cmp	r3, r2
 8042a68:	f340 810a 	ble.w	8042c80 <__ieee754_pow+0x990>
 8042a6c:	151b      	asrs	r3, r3, #20
 8042a6e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8042a72:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8042a76:	fa4a f303 	asr.w	r3, sl, r3
 8042a7a:	445b      	add	r3, fp
 8042a7c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8042a80:	4e9c      	ldr	r6, [pc, #624]	; (8042cf4 <__ieee754_pow+0xa04>)
 8042a82:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8042a86:	4116      	asrs	r6, r2
 8042a88:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8042a8c:	2000      	movs	r0, #0
 8042a8e:	ea23 0106 	bic.w	r1, r3, r6
 8042a92:	f1c2 0214 	rsb	r2, r2, #20
 8042a96:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8042a9a:	fa4a fa02 	asr.w	sl, sl, r2
 8042a9e:	f1bb 0f00 	cmp.w	fp, #0
 8042aa2:	4602      	mov	r2, r0
 8042aa4:	460b      	mov	r3, r1
 8042aa6:	4620      	mov	r0, r4
 8042aa8:	4629      	mov	r1, r5
 8042aaa:	bfb8      	it	lt
 8042aac:	f1ca 0a00 	rsblt	sl, sl, #0
 8042ab0:	f7dd fc22 	bl	80202f8 <__aeabi_dsub>
 8042ab4:	e9cd 0100 	strd	r0, r1, [sp]
 8042ab8:	4642      	mov	r2, r8
 8042aba:	464b      	mov	r3, r9
 8042abc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042ac0:	f7dd fc1c 	bl	80202fc <__adddf3>
 8042ac4:	2000      	movs	r0, #0
 8042ac6:	a378      	add	r3, pc, #480	; (adr r3, 8042ca8 <__ieee754_pow+0x9b8>)
 8042ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042acc:	4604      	mov	r4, r0
 8042ace:	460d      	mov	r5, r1
 8042ad0:	f7dd fdca 	bl	8020668 <__aeabi_dmul>
 8042ad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8042ad8:	4606      	mov	r6, r0
 8042ada:	460f      	mov	r7, r1
 8042adc:	4620      	mov	r0, r4
 8042ade:	4629      	mov	r1, r5
 8042ae0:	f7dd fc0a 	bl	80202f8 <__aeabi_dsub>
 8042ae4:	4602      	mov	r2, r0
 8042ae6:	460b      	mov	r3, r1
 8042ae8:	4640      	mov	r0, r8
 8042aea:	4649      	mov	r1, r9
 8042aec:	f7dd fc04 	bl	80202f8 <__aeabi_dsub>
 8042af0:	a36f      	add	r3, pc, #444	; (adr r3, 8042cb0 <__ieee754_pow+0x9c0>)
 8042af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042af6:	f7dd fdb7 	bl	8020668 <__aeabi_dmul>
 8042afa:	a36f      	add	r3, pc, #444	; (adr r3, 8042cb8 <__ieee754_pow+0x9c8>)
 8042afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b00:	4680      	mov	r8, r0
 8042b02:	4689      	mov	r9, r1
 8042b04:	4620      	mov	r0, r4
 8042b06:	4629      	mov	r1, r5
 8042b08:	f7dd fdae 	bl	8020668 <__aeabi_dmul>
 8042b0c:	4602      	mov	r2, r0
 8042b0e:	460b      	mov	r3, r1
 8042b10:	4640      	mov	r0, r8
 8042b12:	4649      	mov	r1, r9
 8042b14:	f7dd fbf2 	bl	80202fc <__adddf3>
 8042b18:	4604      	mov	r4, r0
 8042b1a:	460d      	mov	r5, r1
 8042b1c:	4602      	mov	r2, r0
 8042b1e:	460b      	mov	r3, r1
 8042b20:	4630      	mov	r0, r6
 8042b22:	4639      	mov	r1, r7
 8042b24:	f7dd fbea 	bl	80202fc <__adddf3>
 8042b28:	4632      	mov	r2, r6
 8042b2a:	463b      	mov	r3, r7
 8042b2c:	4680      	mov	r8, r0
 8042b2e:	4689      	mov	r9, r1
 8042b30:	f7dd fbe2 	bl	80202f8 <__aeabi_dsub>
 8042b34:	4602      	mov	r2, r0
 8042b36:	460b      	mov	r3, r1
 8042b38:	4620      	mov	r0, r4
 8042b3a:	4629      	mov	r1, r5
 8042b3c:	f7dd fbdc 	bl	80202f8 <__aeabi_dsub>
 8042b40:	4642      	mov	r2, r8
 8042b42:	4606      	mov	r6, r0
 8042b44:	460f      	mov	r7, r1
 8042b46:	464b      	mov	r3, r9
 8042b48:	4640      	mov	r0, r8
 8042b4a:	4649      	mov	r1, r9
 8042b4c:	f7dd fd8c 	bl	8020668 <__aeabi_dmul>
 8042b50:	a35b      	add	r3, pc, #364	; (adr r3, 8042cc0 <__ieee754_pow+0x9d0>)
 8042b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b56:	4604      	mov	r4, r0
 8042b58:	460d      	mov	r5, r1
 8042b5a:	f7dd fd85 	bl	8020668 <__aeabi_dmul>
 8042b5e:	a35a      	add	r3, pc, #360	; (adr r3, 8042cc8 <__ieee754_pow+0x9d8>)
 8042b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b64:	f7dd fbc8 	bl	80202f8 <__aeabi_dsub>
 8042b68:	4622      	mov	r2, r4
 8042b6a:	462b      	mov	r3, r5
 8042b6c:	f7dd fd7c 	bl	8020668 <__aeabi_dmul>
 8042b70:	a357      	add	r3, pc, #348	; (adr r3, 8042cd0 <__ieee754_pow+0x9e0>)
 8042b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b76:	f7dd fbc1 	bl	80202fc <__adddf3>
 8042b7a:	4622      	mov	r2, r4
 8042b7c:	462b      	mov	r3, r5
 8042b7e:	f7dd fd73 	bl	8020668 <__aeabi_dmul>
 8042b82:	a355      	add	r3, pc, #340	; (adr r3, 8042cd8 <__ieee754_pow+0x9e8>)
 8042b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b88:	f7dd fbb6 	bl	80202f8 <__aeabi_dsub>
 8042b8c:	4622      	mov	r2, r4
 8042b8e:	462b      	mov	r3, r5
 8042b90:	f7dd fd6a 	bl	8020668 <__aeabi_dmul>
 8042b94:	a352      	add	r3, pc, #328	; (adr r3, 8042ce0 <__ieee754_pow+0x9f0>)
 8042b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042b9a:	f7dd fbaf 	bl	80202fc <__adddf3>
 8042b9e:	4622      	mov	r2, r4
 8042ba0:	462b      	mov	r3, r5
 8042ba2:	f7dd fd61 	bl	8020668 <__aeabi_dmul>
 8042ba6:	4602      	mov	r2, r0
 8042ba8:	460b      	mov	r3, r1
 8042baa:	4640      	mov	r0, r8
 8042bac:	4649      	mov	r1, r9
 8042bae:	f7dd fba3 	bl	80202f8 <__aeabi_dsub>
 8042bb2:	4604      	mov	r4, r0
 8042bb4:	460d      	mov	r5, r1
 8042bb6:	4602      	mov	r2, r0
 8042bb8:	460b      	mov	r3, r1
 8042bba:	4640      	mov	r0, r8
 8042bbc:	4649      	mov	r1, r9
 8042bbe:	f7dd fd53 	bl	8020668 <__aeabi_dmul>
 8042bc2:	2200      	movs	r2, #0
 8042bc4:	e9cd 0100 	strd	r0, r1, [sp]
 8042bc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8042bcc:	4620      	mov	r0, r4
 8042bce:	4629      	mov	r1, r5
 8042bd0:	f7dd fb92 	bl	80202f8 <__aeabi_dsub>
 8042bd4:	4602      	mov	r2, r0
 8042bd6:	460b      	mov	r3, r1
 8042bd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042bdc:	f7dd fe6e 	bl	80208bc <__aeabi_ddiv>
 8042be0:	4632      	mov	r2, r6
 8042be2:	4604      	mov	r4, r0
 8042be4:	460d      	mov	r5, r1
 8042be6:	463b      	mov	r3, r7
 8042be8:	4640      	mov	r0, r8
 8042bea:	4649      	mov	r1, r9
 8042bec:	f7dd fd3c 	bl	8020668 <__aeabi_dmul>
 8042bf0:	4632      	mov	r2, r6
 8042bf2:	463b      	mov	r3, r7
 8042bf4:	f7dd fb82 	bl	80202fc <__adddf3>
 8042bf8:	4602      	mov	r2, r0
 8042bfa:	460b      	mov	r3, r1
 8042bfc:	4620      	mov	r0, r4
 8042bfe:	4629      	mov	r1, r5
 8042c00:	f7dd fb7a 	bl	80202f8 <__aeabi_dsub>
 8042c04:	4642      	mov	r2, r8
 8042c06:	464b      	mov	r3, r9
 8042c08:	f7dd fb76 	bl	80202f8 <__aeabi_dsub>
 8042c0c:	4602      	mov	r2, r0
 8042c0e:	460b      	mov	r3, r1
 8042c10:	2000      	movs	r0, #0
 8042c12:	4939      	ldr	r1, [pc, #228]	; (8042cf8 <__ieee754_pow+0xa08>)
 8042c14:	f7dd fb70 	bl	80202f8 <__aeabi_dsub>
 8042c18:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8042c1c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8042c20:	4602      	mov	r2, r0
 8042c22:	460b      	mov	r3, r1
 8042c24:	da2f      	bge.n	8042c86 <__ieee754_pow+0x996>
 8042c26:	4650      	mov	r0, sl
 8042c28:	ec43 2b10 	vmov	d0, r2, r3
 8042c2c:	f000 f9c0 	bl	8042fb0 <scalbn>
 8042c30:	ec51 0b10 	vmov	r0, r1, d0
 8042c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8042c38:	f7ff bbf1 	b.w	804241e <__ieee754_pow+0x12e>
 8042c3c:	4b2f      	ldr	r3, [pc, #188]	; (8042cfc <__ieee754_pow+0xa0c>)
 8042c3e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8042c42:	429e      	cmp	r6, r3
 8042c44:	f77f af0c 	ble.w	8042a60 <__ieee754_pow+0x770>
 8042c48:	4b2d      	ldr	r3, [pc, #180]	; (8042d00 <__ieee754_pow+0xa10>)
 8042c4a:	440b      	add	r3, r1
 8042c4c:	4303      	orrs	r3, r0
 8042c4e:	d00b      	beq.n	8042c68 <__ieee754_pow+0x978>
 8042c50:	a325      	add	r3, pc, #148	; (adr r3, 8042ce8 <__ieee754_pow+0x9f8>)
 8042c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042c5a:	f7dd fd05 	bl	8020668 <__aeabi_dmul>
 8042c5e:	a322      	add	r3, pc, #136	; (adr r3, 8042ce8 <__ieee754_pow+0x9f8>)
 8042c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042c64:	f7ff bbdb 	b.w	804241e <__ieee754_pow+0x12e>
 8042c68:	4622      	mov	r2, r4
 8042c6a:	462b      	mov	r3, r5
 8042c6c:	f7dd fb44 	bl	80202f8 <__aeabi_dsub>
 8042c70:	4642      	mov	r2, r8
 8042c72:	464b      	mov	r3, r9
 8042c74:	f7dd ff7e 	bl	8020b74 <__aeabi_dcmpge>
 8042c78:	2800      	cmp	r0, #0
 8042c7a:	f43f aef1 	beq.w	8042a60 <__ieee754_pow+0x770>
 8042c7e:	e7e7      	b.n	8042c50 <__ieee754_pow+0x960>
 8042c80:	f04f 0a00 	mov.w	sl, #0
 8042c84:	e718      	b.n	8042ab8 <__ieee754_pow+0x7c8>
 8042c86:	4621      	mov	r1, r4
 8042c88:	e7d4      	b.n	8042c34 <__ieee754_pow+0x944>
 8042c8a:	2000      	movs	r0, #0
 8042c8c:	491a      	ldr	r1, [pc, #104]	; (8042cf8 <__ieee754_pow+0xa08>)
 8042c8e:	f7ff bb8f 	b.w	80423b0 <__ieee754_pow+0xc0>
 8042c92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042c96:	f7ff bb8b 	b.w	80423b0 <__ieee754_pow+0xc0>
 8042c9a:	4630      	mov	r0, r6
 8042c9c:	4639      	mov	r1, r7
 8042c9e:	f7ff bb87 	b.w	80423b0 <__ieee754_pow+0xc0>
 8042ca2:	4693      	mov	fp, r2
 8042ca4:	f7ff bb98 	b.w	80423d8 <__ieee754_pow+0xe8>
 8042ca8:	00000000 	.word	0x00000000
 8042cac:	3fe62e43 	.word	0x3fe62e43
 8042cb0:	fefa39ef 	.word	0xfefa39ef
 8042cb4:	3fe62e42 	.word	0x3fe62e42
 8042cb8:	0ca86c39 	.word	0x0ca86c39
 8042cbc:	be205c61 	.word	0xbe205c61
 8042cc0:	72bea4d0 	.word	0x72bea4d0
 8042cc4:	3e663769 	.word	0x3e663769
 8042cc8:	c5d26bf1 	.word	0xc5d26bf1
 8042ccc:	3ebbbd41 	.word	0x3ebbbd41
 8042cd0:	af25de2c 	.word	0xaf25de2c
 8042cd4:	3f11566a 	.word	0x3f11566a
 8042cd8:	16bebd93 	.word	0x16bebd93
 8042cdc:	3f66c16c 	.word	0x3f66c16c
 8042ce0:	5555553e 	.word	0x5555553e
 8042ce4:	3fc55555 	.word	0x3fc55555
 8042ce8:	c2f8f359 	.word	0xc2f8f359
 8042cec:	01a56e1f 	.word	0x01a56e1f
 8042cf0:	3fe00000 	.word	0x3fe00000
 8042cf4:	000fffff 	.word	0x000fffff
 8042cf8:	3ff00000 	.word	0x3ff00000
 8042cfc:	4090cbff 	.word	0x4090cbff
 8042d00:	3f6f3400 	.word	0x3f6f3400
 8042d04:	652b82fe 	.word	0x652b82fe
 8042d08:	3c971547 	.word	0x3c971547

08042d0c <__ieee754_sqrt>:
 8042d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8042d10:	4955      	ldr	r1, [pc, #340]	; (8042e68 <__ieee754_sqrt+0x15c>)
 8042d12:	ec55 4b10 	vmov	r4, r5, d0
 8042d16:	43a9      	bics	r1, r5
 8042d18:	462b      	mov	r3, r5
 8042d1a:	462a      	mov	r2, r5
 8042d1c:	d112      	bne.n	8042d44 <__ieee754_sqrt+0x38>
 8042d1e:	ee10 2a10 	vmov	r2, s0
 8042d22:	ee10 0a10 	vmov	r0, s0
 8042d26:	4629      	mov	r1, r5
 8042d28:	f7dd fc9e 	bl	8020668 <__aeabi_dmul>
 8042d2c:	4602      	mov	r2, r0
 8042d2e:	460b      	mov	r3, r1
 8042d30:	4620      	mov	r0, r4
 8042d32:	4629      	mov	r1, r5
 8042d34:	f7dd fae2 	bl	80202fc <__adddf3>
 8042d38:	4604      	mov	r4, r0
 8042d3a:	460d      	mov	r5, r1
 8042d3c:	ec45 4b10 	vmov	d0, r4, r5
 8042d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8042d44:	2d00      	cmp	r5, #0
 8042d46:	ee10 0a10 	vmov	r0, s0
 8042d4a:	4621      	mov	r1, r4
 8042d4c:	dc0f      	bgt.n	8042d6e <__ieee754_sqrt+0x62>
 8042d4e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8042d52:	4330      	orrs	r0, r6
 8042d54:	d0f2      	beq.n	8042d3c <__ieee754_sqrt+0x30>
 8042d56:	b155      	cbz	r5, 8042d6e <__ieee754_sqrt+0x62>
 8042d58:	ee10 2a10 	vmov	r2, s0
 8042d5c:	4620      	mov	r0, r4
 8042d5e:	4629      	mov	r1, r5
 8042d60:	f7dd faca 	bl	80202f8 <__aeabi_dsub>
 8042d64:	4602      	mov	r2, r0
 8042d66:	460b      	mov	r3, r1
 8042d68:	f7dd fda8 	bl	80208bc <__aeabi_ddiv>
 8042d6c:	e7e4      	b.n	8042d38 <__ieee754_sqrt+0x2c>
 8042d6e:	151b      	asrs	r3, r3, #20
 8042d70:	d073      	beq.n	8042e5a <__ieee754_sqrt+0x14e>
 8042d72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8042d76:	07dd      	lsls	r5, r3, #31
 8042d78:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8042d7c:	bf48      	it	mi
 8042d7e:	0fc8      	lsrmi	r0, r1, #31
 8042d80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8042d84:	bf44      	itt	mi
 8042d86:	0049      	lslmi	r1, r1, #1
 8042d88:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8042d8c:	2500      	movs	r5, #0
 8042d8e:	1058      	asrs	r0, r3, #1
 8042d90:	0fcb      	lsrs	r3, r1, #31
 8042d92:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8042d96:	0049      	lsls	r1, r1, #1
 8042d98:	2316      	movs	r3, #22
 8042d9a:	462c      	mov	r4, r5
 8042d9c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8042da0:	19a7      	adds	r7, r4, r6
 8042da2:	4297      	cmp	r7, r2
 8042da4:	bfde      	ittt	le
 8042da6:	19bc      	addle	r4, r7, r6
 8042da8:	1bd2      	suble	r2, r2, r7
 8042daa:	19ad      	addle	r5, r5, r6
 8042dac:	0fcf      	lsrs	r7, r1, #31
 8042dae:	3b01      	subs	r3, #1
 8042db0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8042db4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042db8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042dbc:	d1f0      	bne.n	8042da0 <__ieee754_sqrt+0x94>
 8042dbe:	f04f 0c20 	mov.w	ip, #32
 8042dc2:	469e      	mov	lr, r3
 8042dc4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8042dc8:	42a2      	cmp	r2, r4
 8042dca:	eb06 070e 	add.w	r7, r6, lr
 8042dce:	dc02      	bgt.n	8042dd6 <__ieee754_sqrt+0xca>
 8042dd0:	d112      	bne.n	8042df8 <__ieee754_sqrt+0xec>
 8042dd2:	428f      	cmp	r7, r1
 8042dd4:	d810      	bhi.n	8042df8 <__ieee754_sqrt+0xec>
 8042dd6:	2f00      	cmp	r7, #0
 8042dd8:	eb07 0e06 	add.w	lr, r7, r6
 8042ddc:	da42      	bge.n	8042e64 <__ieee754_sqrt+0x158>
 8042dde:	f1be 0f00 	cmp.w	lr, #0
 8042de2:	db3f      	blt.n	8042e64 <__ieee754_sqrt+0x158>
 8042de4:	f104 0801 	add.w	r8, r4, #1
 8042de8:	1b12      	subs	r2, r2, r4
 8042dea:	428f      	cmp	r7, r1
 8042dec:	bf88      	it	hi
 8042dee:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8042df2:	1bc9      	subs	r1, r1, r7
 8042df4:	4433      	add	r3, r6
 8042df6:	4644      	mov	r4, r8
 8042df8:	0052      	lsls	r2, r2, #1
 8042dfa:	f1bc 0c01 	subs.w	ip, ip, #1
 8042dfe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8042e02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8042e06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8042e0a:	d1dd      	bne.n	8042dc8 <__ieee754_sqrt+0xbc>
 8042e0c:	430a      	orrs	r2, r1
 8042e0e:	d006      	beq.n	8042e1e <__ieee754_sqrt+0x112>
 8042e10:	1c5c      	adds	r4, r3, #1
 8042e12:	bf13      	iteet	ne
 8042e14:	3301      	addne	r3, #1
 8042e16:	3501      	addeq	r5, #1
 8042e18:	4663      	moveq	r3, ip
 8042e1a:	f023 0301 	bicne.w	r3, r3, #1
 8042e1e:	106a      	asrs	r2, r5, #1
 8042e20:	085b      	lsrs	r3, r3, #1
 8042e22:	07e9      	lsls	r1, r5, #31
 8042e24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8042e28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8042e2c:	bf48      	it	mi
 8042e2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8042e32:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8042e36:	461c      	mov	r4, r3
 8042e38:	e780      	b.n	8042d3c <__ieee754_sqrt+0x30>
 8042e3a:	0aca      	lsrs	r2, r1, #11
 8042e3c:	3815      	subs	r0, #21
 8042e3e:	0549      	lsls	r1, r1, #21
 8042e40:	2a00      	cmp	r2, #0
 8042e42:	d0fa      	beq.n	8042e3a <__ieee754_sqrt+0x12e>
 8042e44:	02d6      	lsls	r6, r2, #11
 8042e46:	d50a      	bpl.n	8042e5e <__ieee754_sqrt+0x152>
 8042e48:	f1c3 0420 	rsb	r4, r3, #32
 8042e4c:	fa21 f404 	lsr.w	r4, r1, r4
 8042e50:	1e5d      	subs	r5, r3, #1
 8042e52:	4099      	lsls	r1, r3
 8042e54:	4322      	orrs	r2, r4
 8042e56:	1b43      	subs	r3, r0, r5
 8042e58:	e78b      	b.n	8042d72 <__ieee754_sqrt+0x66>
 8042e5a:	4618      	mov	r0, r3
 8042e5c:	e7f0      	b.n	8042e40 <__ieee754_sqrt+0x134>
 8042e5e:	0052      	lsls	r2, r2, #1
 8042e60:	3301      	adds	r3, #1
 8042e62:	e7ef      	b.n	8042e44 <__ieee754_sqrt+0x138>
 8042e64:	46a0      	mov	r8, r4
 8042e66:	e7bf      	b.n	8042de8 <__ieee754_sqrt+0xdc>
 8042e68:	7ff00000 	.word	0x7ff00000

08042e6c <fabs>:
 8042e6c:	ec51 0b10 	vmov	r0, r1, d0
 8042e70:	ee10 2a10 	vmov	r2, s0
 8042e74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8042e78:	ec43 2b10 	vmov	d0, r2, r3
 8042e7c:	4770      	bx	lr

08042e7e <finite>:
 8042e7e:	ee10 3a90 	vmov	r3, s1
 8042e82:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8042e86:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8042e8a:	0fc0      	lsrs	r0, r0, #31
 8042e8c:	4770      	bx	lr

08042e8e <matherr>:
 8042e8e:	2000      	movs	r0, #0
 8042e90:	4770      	bx	lr
 8042e92:	0000      	movs	r0, r0
 8042e94:	0000      	movs	r0, r0
	...

08042e98 <nan>:
 8042e98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8042ea0 <nan+0x8>
 8042e9c:	4770      	bx	lr
 8042e9e:	bf00      	nop
 8042ea0:	00000000 	.word	0x00000000
 8042ea4:	7ff80000 	.word	0x7ff80000

08042ea8 <rint>:
 8042ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8042eaa:	ec51 0b10 	vmov	r0, r1, d0
 8042eae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8042eb2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8042eb6:	2e13      	cmp	r6, #19
 8042eb8:	460b      	mov	r3, r1
 8042eba:	ee10 4a10 	vmov	r4, s0
 8042ebe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8042ec2:	dc56      	bgt.n	8042f72 <rint+0xca>
 8042ec4:	2e00      	cmp	r6, #0
 8042ec6:	da2b      	bge.n	8042f20 <rint+0x78>
 8042ec8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8042ecc:	4302      	orrs	r2, r0
 8042ece:	d023      	beq.n	8042f18 <rint+0x70>
 8042ed0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8042ed4:	4302      	orrs	r2, r0
 8042ed6:	4254      	negs	r4, r2
 8042ed8:	4314      	orrs	r4, r2
 8042eda:	0c4b      	lsrs	r3, r1, #17
 8042edc:	0b24      	lsrs	r4, r4, #12
 8042ede:	045b      	lsls	r3, r3, #17
 8042ee0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8042ee4:	ea44 0103 	orr.w	r1, r4, r3
 8042ee8:	460b      	mov	r3, r1
 8042eea:	492f      	ldr	r1, [pc, #188]	; (8042fa8 <rint+0x100>)
 8042eec:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8042ef0:	e9d1 6700 	ldrd	r6, r7, [r1]
 8042ef4:	4602      	mov	r2, r0
 8042ef6:	4639      	mov	r1, r7
 8042ef8:	4630      	mov	r0, r6
 8042efa:	f7dd f9ff 	bl	80202fc <__adddf3>
 8042efe:	e9cd 0100 	strd	r0, r1, [sp]
 8042f02:	463b      	mov	r3, r7
 8042f04:	4632      	mov	r2, r6
 8042f06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042f0a:	f7dd f9f5 	bl	80202f8 <__aeabi_dsub>
 8042f0e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8042f12:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8042f16:	4639      	mov	r1, r7
 8042f18:	ec41 0b10 	vmov	d0, r0, r1
 8042f1c:	b003      	add	sp, #12
 8042f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8042f20:	4a22      	ldr	r2, [pc, #136]	; (8042fac <rint+0x104>)
 8042f22:	4132      	asrs	r2, r6
 8042f24:	ea01 0702 	and.w	r7, r1, r2
 8042f28:	4307      	orrs	r7, r0
 8042f2a:	d0f5      	beq.n	8042f18 <rint+0x70>
 8042f2c:	0852      	lsrs	r2, r2, #1
 8042f2e:	4011      	ands	r1, r2
 8042f30:	430c      	orrs	r4, r1
 8042f32:	d00b      	beq.n	8042f4c <rint+0xa4>
 8042f34:	ea23 0202 	bic.w	r2, r3, r2
 8042f38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8042f3c:	2e13      	cmp	r6, #19
 8042f3e:	fa43 f306 	asr.w	r3, r3, r6
 8042f42:	bf0c      	ite	eq
 8042f44:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8042f48:	2400      	movne	r4, #0
 8042f4a:	4313      	orrs	r3, r2
 8042f4c:	4916      	ldr	r1, [pc, #88]	; (8042fa8 <rint+0x100>)
 8042f4e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8042f52:	4622      	mov	r2, r4
 8042f54:	e9d5 4500 	ldrd	r4, r5, [r5]
 8042f58:	4620      	mov	r0, r4
 8042f5a:	4629      	mov	r1, r5
 8042f5c:	f7dd f9ce 	bl	80202fc <__adddf3>
 8042f60:	e9cd 0100 	strd	r0, r1, [sp]
 8042f64:	4622      	mov	r2, r4
 8042f66:	462b      	mov	r3, r5
 8042f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8042f6c:	f7dd f9c4 	bl	80202f8 <__aeabi_dsub>
 8042f70:	e7d2      	b.n	8042f18 <rint+0x70>
 8042f72:	2e33      	cmp	r6, #51	; 0x33
 8042f74:	dd07      	ble.n	8042f86 <rint+0xde>
 8042f76:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8042f7a:	d1cd      	bne.n	8042f18 <rint+0x70>
 8042f7c:	ee10 2a10 	vmov	r2, s0
 8042f80:	f7dd f9bc 	bl	80202fc <__adddf3>
 8042f84:	e7c8      	b.n	8042f18 <rint+0x70>
 8042f86:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8042f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8042f8e:	40f2      	lsrs	r2, r6
 8042f90:	4210      	tst	r0, r2
 8042f92:	d0c1      	beq.n	8042f18 <rint+0x70>
 8042f94:	0852      	lsrs	r2, r2, #1
 8042f96:	4210      	tst	r0, r2
 8042f98:	bf1f      	itttt	ne
 8042f9a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8042f9e:	ea20 0202 	bicne.w	r2, r0, r2
 8042fa2:	4134      	asrne	r4, r6
 8042fa4:	4314      	orrne	r4, r2
 8042fa6:	e7d1      	b.n	8042f4c <rint+0xa4>
 8042fa8:	08056540 	.word	0x08056540
 8042fac:	000fffff 	.word	0x000fffff

08042fb0 <scalbn>:
 8042fb0:	b570      	push	{r4, r5, r6, lr}
 8042fb2:	ec55 4b10 	vmov	r4, r5, d0
 8042fb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8042fba:	4606      	mov	r6, r0
 8042fbc:	462b      	mov	r3, r5
 8042fbe:	b9aa      	cbnz	r2, 8042fec <scalbn+0x3c>
 8042fc0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8042fc4:	4323      	orrs	r3, r4
 8042fc6:	d03b      	beq.n	8043040 <scalbn+0x90>
 8042fc8:	4b31      	ldr	r3, [pc, #196]	; (8043090 <scalbn+0xe0>)
 8042fca:	4629      	mov	r1, r5
 8042fcc:	2200      	movs	r2, #0
 8042fce:	ee10 0a10 	vmov	r0, s0
 8042fd2:	f7dd fb49 	bl	8020668 <__aeabi_dmul>
 8042fd6:	4b2f      	ldr	r3, [pc, #188]	; (8043094 <scalbn+0xe4>)
 8042fd8:	429e      	cmp	r6, r3
 8042fda:	4604      	mov	r4, r0
 8042fdc:	460d      	mov	r5, r1
 8042fde:	da12      	bge.n	8043006 <scalbn+0x56>
 8042fe0:	a327      	add	r3, pc, #156	; (adr r3, 8043080 <scalbn+0xd0>)
 8042fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042fe6:	f7dd fb3f 	bl	8020668 <__aeabi_dmul>
 8042fea:	e009      	b.n	8043000 <scalbn+0x50>
 8042fec:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8042ff0:	428a      	cmp	r2, r1
 8042ff2:	d10c      	bne.n	804300e <scalbn+0x5e>
 8042ff4:	ee10 2a10 	vmov	r2, s0
 8042ff8:	4620      	mov	r0, r4
 8042ffa:	4629      	mov	r1, r5
 8042ffc:	f7dd f97e 	bl	80202fc <__adddf3>
 8043000:	4604      	mov	r4, r0
 8043002:	460d      	mov	r5, r1
 8043004:	e01c      	b.n	8043040 <scalbn+0x90>
 8043006:	f3c1 520a 	ubfx	r2, r1, #20, #11
 804300a:	460b      	mov	r3, r1
 804300c:	3a36      	subs	r2, #54	; 0x36
 804300e:	4432      	add	r2, r6
 8043010:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8043014:	428a      	cmp	r2, r1
 8043016:	dd0b      	ble.n	8043030 <scalbn+0x80>
 8043018:	ec45 4b11 	vmov	d1, r4, r5
 804301c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8043088 <scalbn+0xd8>
 8043020:	f000 f9f0 	bl	8043404 <copysign>
 8043024:	a318      	add	r3, pc, #96	; (adr r3, 8043088 <scalbn+0xd8>)
 8043026:	e9d3 2300 	ldrd	r2, r3, [r3]
 804302a:	ec51 0b10 	vmov	r0, r1, d0
 804302e:	e7da      	b.n	8042fe6 <scalbn+0x36>
 8043030:	2a00      	cmp	r2, #0
 8043032:	dd08      	ble.n	8043046 <scalbn+0x96>
 8043034:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8043038:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 804303c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8043040:	ec45 4b10 	vmov	d0, r4, r5
 8043044:	bd70      	pop	{r4, r5, r6, pc}
 8043046:	f112 0f35 	cmn.w	r2, #53	; 0x35
 804304a:	da0d      	bge.n	8043068 <scalbn+0xb8>
 804304c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8043050:	429e      	cmp	r6, r3
 8043052:	ec45 4b11 	vmov	d1, r4, r5
 8043056:	dce1      	bgt.n	804301c <scalbn+0x6c>
 8043058:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8043080 <scalbn+0xd0>
 804305c:	f000 f9d2 	bl	8043404 <copysign>
 8043060:	a307      	add	r3, pc, #28	; (adr r3, 8043080 <scalbn+0xd0>)
 8043062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043066:	e7e0      	b.n	804302a <scalbn+0x7a>
 8043068:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 804306c:	3236      	adds	r2, #54	; 0x36
 804306e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8043072:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8043076:	4620      	mov	r0, r4
 8043078:	4629      	mov	r1, r5
 804307a:	2200      	movs	r2, #0
 804307c:	4b06      	ldr	r3, [pc, #24]	; (8043098 <scalbn+0xe8>)
 804307e:	e7b2      	b.n	8042fe6 <scalbn+0x36>
 8043080:	c2f8f359 	.word	0xc2f8f359
 8043084:	01a56e1f 	.word	0x01a56e1f
 8043088:	8800759c 	.word	0x8800759c
 804308c:	7e37e43c 	.word	0x7e37e43c
 8043090:	43500000 	.word	0x43500000
 8043094:	ffff3cb0 	.word	0xffff3cb0
 8043098:	3c900000 	.word	0x3c900000
 804309c:	00000000 	.word	0x00000000

080430a0 <__ieee754_log>:
 80430a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80430a4:	ec51 0b10 	vmov	r0, r1, d0
 80430a8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80430ac:	b087      	sub	sp, #28
 80430ae:	460d      	mov	r5, r1
 80430b0:	da27      	bge.n	8043102 <__ieee754_log+0x62>
 80430b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80430b6:	4303      	orrs	r3, r0
 80430b8:	ee10 2a10 	vmov	r2, s0
 80430bc:	d10a      	bne.n	80430d4 <__ieee754_log+0x34>
 80430be:	49cc      	ldr	r1, [pc, #816]	; (80433f0 <__ieee754_log+0x350>)
 80430c0:	2200      	movs	r2, #0
 80430c2:	2300      	movs	r3, #0
 80430c4:	2000      	movs	r0, #0
 80430c6:	f7dd fbf9 	bl	80208bc <__aeabi_ddiv>
 80430ca:	ec41 0b10 	vmov	d0, r0, r1
 80430ce:	b007      	add	sp, #28
 80430d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80430d4:	2900      	cmp	r1, #0
 80430d6:	da05      	bge.n	80430e4 <__ieee754_log+0x44>
 80430d8:	460b      	mov	r3, r1
 80430da:	f7dd f90d 	bl	80202f8 <__aeabi_dsub>
 80430de:	2200      	movs	r2, #0
 80430e0:	2300      	movs	r3, #0
 80430e2:	e7f0      	b.n	80430c6 <__ieee754_log+0x26>
 80430e4:	4bc3      	ldr	r3, [pc, #780]	; (80433f4 <__ieee754_log+0x354>)
 80430e6:	2200      	movs	r2, #0
 80430e8:	f7dd fabe 	bl	8020668 <__aeabi_dmul>
 80430ec:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80430f0:	460d      	mov	r5, r1
 80430f2:	4ac1      	ldr	r2, [pc, #772]	; (80433f8 <__ieee754_log+0x358>)
 80430f4:	4295      	cmp	r5, r2
 80430f6:	dd06      	ble.n	8043106 <__ieee754_log+0x66>
 80430f8:	4602      	mov	r2, r0
 80430fa:	460b      	mov	r3, r1
 80430fc:	f7dd f8fe 	bl	80202fc <__adddf3>
 8043100:	e7e3      	b.n	80430ca <__ieee754_log+0x2a>
 8043102:	2300      	movs	r3, #0
 8043104:	e7f5      	b.n	80430f2 <__ieee754_log+0x52>
 8043106:	152c      	asrs	r4, r5, #20
 8043108:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 804310c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8043110:	441c      	add	r4, r3
 8043112:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8043116:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 804311a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 804311e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8043122:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8043126:	ea42 0105 	orr.w	r1, r2, r5
 804312a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 804312e:	2200      	movs	r2, #0
 8043130:	4bb2      	ldr	r3, [pc, #712]	; (80433fc <__ieee754_log+0x35c>)
 8043132:	f7dd f8e1 	bl	80202f8 <__aeabi_dsub>
 8043136:	1cab      	adds	r3, r5, #2
 8043138:	f3c3 0313 	ubfx	r3, r3, #0, #20
 804313c:	2b02      	cmp	r3, #2
 804313e:	4682      	mov	sl, r0
 8043140:	468b      	mov	fp, r1
 8043142:	f04f 0200 	mov.w	r2, #0
 8043146:	dc53      	bgt.n	80431f0 <__ieee754_log+0x150>
 8043148:	2300      	movs	r3, #0
 804314a:	f7dd fcf5 	bl	8020b38 <__aeabi_dcmpeq>
 804314e:	b1d0      	cbz	r0, 8043186 <__ieee754_log+0xe6>
 8043150:	2c00      	cmp	r4, #0
 8043152:	f000 8120 	beq.w	8043396 <__ieee754_log+0x2f6>
 8043156:	4620      	mov	r0, r4
 8043158:	f7dd fa1c 	bl	8020594 <__aeabi_i2d>
 804315c:	a390      	add	r3, pc, #576	; (adr r3, 80433a0 <__ieee754_log+0x300>)
 804315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043162:	4606      	mov	r6, r0
 8043164:	460f      	mov	r7, r1
 8043166:	f7dd fa7f 	bl	8020668 <__aeabi_dmul>
 804316a:	a38f      	add	r3, pc, #572	; (adr r3, 80433a8 <__ieee754_log+0x308>)
 804316c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043170:	4604      	mov	r4, r0
 8043172:	460d      	mov	r5, r1
 8043174:	4630      	mov	r0, r6
 8043176:	4639      	mov	r1, r7
 8043178:	f7dd fa76 	bl	8020668 <__aeabi_dmul>
 804317c:	4602      	mov	r2, r0
 804317e:	460b      	mov	r3, r1
 8043180:	4620      	mov	r0, r4
 8043182:	4629      	mov	r1, r5
 8043184:	e7ba      	b.n	80430fc <__ieee754_log+0x5c>
 8043186:	a38a      	add	r3, pc, #552	; (adr r3, 80433b0 <__ieee754_log+0x310>)
 8043188:	e9d3 2300 	ldrd	r2, r3, [r3]
 804318c:	4650      	mov	r0, sl
 804318e:	4659      	mov	r1, fp
 8043190:	f7dd fa6a 	bl	8020668 <__aeabi_dmul>
 8043194:	4602      	mov	r2, r0
 8043196:	460b      	mov	r3, r1
 8043198:	2000      	movs	r0, #0
 804319a:	4999      	ldr	r1, [pc, #612]	; (8043400 <__ieee754_log+0x360>)
 804319c:	f7dd f8ac 	bl	80202f8 <__aeabi_dsub>
 80431a0:	4652      	mov	r2, sl
 80431a2:	4606      	mov	r6, r0
 80431a4:	460f      	mov	r7, r1
 80431a6:	465b      	mov	r3, fp
 80431a8:	4650      	mov	r0, sl
 80431aa:	4659      	mov	r1, fp
 80431ac:	f7dd fa5c 	bl	8020668 <__aeabi_dmul>
 80431b0:	4602      	mov	r2, r0
 80431b2:	460b      	mov	r3, r1
 80431b4:	4630      	mov	r0, r6
 80431b6:	4639      	mov	r1, r7
 80431b8:	f7dd fa56 	bl	8020668 <__aeabi_dmul>
 80431bc:	4606      	mov	r6, r0
 80431be:	460f      	mov	r7, r1
 80431c0:	b914      	cbnz	r4, 80431c8 <__ieee754_log+0x128>
 80431c2:	4632      	mov	r2, r6
 80431c4:	463b      	mov	r3, r7
 80431c6:	e0a0      	b.n	804330a <__ieee754_log+0x26a>
 80431c8:	4620      	mov	r0, r4
 80431ca:	f7dd f9e3 	bl	8020594 <__aeabi_i2d>
 80431ce:	a374      	add	r3, pc, #464	; (adr r3, 80433a0 <__ieee754_log+0x300>)
 80431d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80431d4:	4680      	mov	r8, r0
 80431d6:	4689      	mov	r9, r1
 80431d8:	f7dd fa46 	bl	8020668 <__aeabi_dmul>
 80431dc:	a372      	add	r3, pc, #456	; (adr r3, 80433a8 <__ieee754_log+0x308>)
 80431de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80431e2:	4604      	mov	r4, r0
 80431e4:	460d      	mov	r5, r1
 80431e6:	4640      	mov	r0, r8
 80431e8:	4649      	mov	r1, r9
 80431ea:	f7dd fa3d 	bl	8020668 <__aeabi_dmul>
 80431ee:	e0a5      	b.n	804333c <__ieee754_log+0x29c>
 80431f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80431f4:	f7dd f882 	bl	80202fc <__adddf3>
 80431f8:	4602      	mov	r2, r0
 80431fa:	460b      	mov	r3, r1
 80431fc:	4650      	mov	r0, sl
 80431fe:	4659      	mov	r1, fp
 8043200:	f7dd fb5c 	bl	80208bc <__aeabi_ddiv>
 8043204:	e9cd 0100 	strd	r0, r1, [sp]
 8043208:	4620      	mov	r0, r4
 804320a:	f7dd f9c3 	bl	8020594 <__aeabi_i2d>
 804320e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8043212:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8043216:	4610      	mov	r0, r2
 8043218:	4619      	mov	r1, r3
 804321a:	f7dd fa25 	bl	8020668 <__aeabi_dmul>
 804321e:	4602      	mov	r2, r0
 8043220:	460b      	mov	r3, r1
 8043222:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8043226:	f7dd fa1f 	bl	8020668 <__aeabi_dmul>
 804322a:	a363      	add	r3, pc, #396	; (adr r3, 80433b8 <__ieee754_log+0x318>)
 804322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043230:	4680      	mov	r8, r0
 8043232:	4689      	mov	r9, r1
 8043234:	f7dd fa18 	bl	8020668 <__aeabi_dmul>
 8043238:	a361      	add	r3, pc, #388	; (adr r3, 80433c0 <__ieee754_log+0x320>)
 804323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804323e:	f7dd f85d 	bl	80202fc <__adddf3>
 8043242:	4642      	mov	r2, r8
 8043244:	464b      	mov	r3, r9
 8043246:	f7dd fa0f 	bl	8020668 <__aeabi_dmul>
 804324a:	a35f      	add	r3, pc, #380	; (adr r3, 80433c8 <__ieee754_log+0x328>)
 804324c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043250:	f7dd f854 	bl	80202fc <__adddf3>
 8043254:	4642      	mov	r2, r8
 8043256:	464b      	mov	r3, r9
 8043258:	f7dd fa06 	bl	8020668 <__aeabi_dmul>
 804325c:	a35c      	add	r3, pc, #368	; (adr r3, 80433d0 <__ieee754_log+0x330>)
 804325e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043262:	f7dd f84b 	bl	80202fc <__adddf3>
 8043266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 804326a:	f7dd f9fd 	bl	8020668 <__aeabi_dmul>
 804326e:	a35a      	add	r3, pc, #360	; (adr r3, 80433d8 <__ieee754_log+0x338>)
 8043270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8043278:	4640      	mov	r0, r8
 804327a:	4649      	mov	r1, r9
 804327c:	f7dd f9f4 	bl	8020668 <__aeabi_dmul>
 8043280:	a357      	add	r3, pc, #348	; (adr r3, 80433e0 <__ieee754_log+0x340>)
 8043282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043286:	f7dd f839 	bl	80202fc <__adddf3>
 804328a:	4642      	mov	r2, r8
 804328c:	464b      	mov	r3, r9
 804328e:	f7dd f9eb 	bl	8020668 <__aeabi_dmul>
 8043292:	a355      	add	r3, pc, #340	; (adr r3, 80433e8 <__ieee754_log+0x348>)
 8043294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043298:	f7dd f830 	bl	80202fc <__adddf3>
 804329c:	4642      	mov	r2, r8
 804329e:	464b      	mov	r3, r9
 80432a0:	f7dd f9e2 	bl	8020668 <__aeabi_dmul>
 80432a4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80432a8:	4602      	mov	r2, r0
 80432aa:	460b      	mov	r3, r1
 80432ac:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80432b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80432b4:	f7dd f822 	bl	80202fc <__adddf3>
 80432b8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80432bc:	3551      	adds	r5, #81	; 0x51
 80432be:	4335      	orrs	r5, r6
 80432c0:	2d00      	cmp	r5, #0
 80432c2:	4680      	mov	r8, r0
 80432c4:	4689      	mov	r9, r1
 80432c6:	dd48      	ble.n	804335a <__ieee754_log+0x2ba>
 80432c8:	2200      	movs	r2, #0
 80432ca:	4b4d      	ldr	r3, [pc, #308]	; (8043400 <__ieee754_log+0x360>)
 80432cc:	4650      	mov	r0, sl
 80432ce:	4659      	mov	r1, fp
 80432d0:	f7dd f9ca 	bl	8020668 <__aeabi_dmul>
 80432d4:	4652      	mov	r2, sl
 80432d6:	465b      	mov	r3, fp
 80432d8:	f7dd f9c6 	bl	8020668 <__aeabi_dmul>
 80432dc:	4602      	mov	r2, r0
 80432de:	460b      	mov	r3, r1
 80432e0:	4606      	mov	r6, r0
 80432e2:	460f      	mov	r7, r1
 80432e4:	4640      	mov	r0, r8
 80432e6:	4649      	mov	r1, r9
 80432e8:	f7dd f808 	bl	80202fc <__adddf3>
 80432ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80432f0:	f7dd f9ba 	bl	8020668 <__aeabi_dmul>
 80432f4:	4680      	mov	r8, r0
 80432f6:	4689      	mov	r9, r1
 80432f8:	b964      	cbnz	r4, 8043314 <__ieee754_log+0x274>
 80432fa:	4602      	mov	r2, r0
 80432fc:	460b      	mov	r3, r1
 80432fe:	4630      	mov	r0, r6
 8043300:	4639      	mov	r1, r7
 8043302:	f7dc fff9 	bl	80202f8 <__aeabi_dsub>
 8043306:	4602      	mov	r2, r0
 8043308:	460b      	mov	r3, r1
 804330a:	4650      	mov	r0, sl
 804330c:	4659      	mov	r1, fp
 804330e:	f7dc fff3 	bl	80202f8 <__aeabi_dsub>
 8043312:	e6da      	b.n	80430ca <__ieee754_log+0x2a>
 8043314:	a322      	add	r3, pc, #136	; (adr r3, 80433a0 <__ieee754_log+0x300>)
 8043316:	e9d3 2300 	ldrd	r2, r3, [r3]
 804331a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 804331e:	f7dd f9a3 	bl	8020668 <__aeabi_dmul>
 8043322:	a321      	add	r3, pc, #132	; (adr r3, 80433a8 <__ieee754_log+0x308>)
 8043324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8043328:	4604      	mov	r4, r0
 804332a:	460d      	mov	r5, r1
 804332c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043330:	f7dd f99a 	bl	8020668 <__aeabi_dmul>
 8043334:	4642      	mov	r2, r8
 8043336:	464b      	mov	r3, r9
 8043338:	f7dc ffe0 	bl	80202fc <__adddf3>
 804333c:	4602      	mov	r2, r0
 804333e:	460b      	mov	r3, r1
 8043340:	4630      	mov	r0, r6
 8043342:	4639      	mov	r1, r7
 8043344:	f7dc ffd8 	bl	80202f8 <__aeabi_dsub>
 8043348:	4652      	mov	r2, sl
 804334a:	465b      	mov	r3, fp
 804334c:	f7dc ffd4 	bl	80202f8 <__aeabi_dsub>
 8043350:	4602      	mov	r2, r0
 8043352:	460b      	mov	r3, r1
 8043354:	4620      	mov	r0, r4
 8043356:	4629      	mov	r1, r5
 8043358:	e7d9      	b.n	804330e <__ieee754_log+0x26e>
 804335a:	4602      	mov	r2, r0
 804335c:	460b      	mov	r3, r1
 804335e:	4650      	mov	r0, sl
 8043360:	4659      	mov	r1, fp
 8043362:	f7dc ffc9 	bl	80202f8 <__aeabi_dsub>
 8043366:	e9dd 2300 	ldrd	r2, r3, [sp]
 804336a:	f7dd f97d 	bl	8020668 <__aeabi_dmul>
 804336e:	4606      	mov	r6, r0
 8043370:	460f      	mov	r7, r1
 8043372:	2c00      	cmp	r4, #0
 8043374:	f43f af25 	beq.w	80431c2 <__ieee754_log+0x122>
 8043378:	a309      	add	r3, pc, #36	; (adr r3, 80433a0 <__ieee754_log+0x300>)
 804337a:	e9d3 2300 	ldrd	r2, r3, [r3]
 804337e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043382:	f7dd f971 	bl	8020668 <__aeabi_dmul>
 8043386:	a308      	add	r3, pc, #32	; (adr r3, 80433a8 <__ieee754_log+0x308>)
 8043388:	e9d3 2300 	ldrd	r2, r3, [r3]
 804338c:	4604      	mov	r4, r0
 804338e:	460d      	mov	r5, r1
 8043390:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8043394:	e729      	b.n	80431ea <__ieee754_log+0x14a>
 8043396:	2000      	movs	r0, #0
 8043398:	2100      	movs	r1, #0
 804339a:	e696      	b.n	80430ca <__ieee754_log+0x2a>
 804339c:	f3af 8000 	nop.w
 80433a0:	fee00000 	.word	0xfee00000
 80433a4:	3fe62e42 	.word	0x3fe62e42
 80433a8:	35793c76 	.word	0x35793c76
 80433ac:	3dea39ef 	.word	0x3dea39ef
 80433b0:	55555555 	.word	0x55555555
 80433b4:	3fd55555 	.word	0x3fd55555
 80433b8:	df3e5244 	.word	0xdf3e5244
 80433bc:	3fc2f112 	.word	0x3fc2f112
 80433c0:	96cb03de 	.word	0x96cb03de
 80433c4:	3fc74664 	.word	0x3fc74664
 80433c8:	94229359 	.word	0x94229359
 80433cc:	3fd24924 	.word	0x3fd24924
 80433d0:	55555593 	.word	0x55555593
 80433d4:	3fe55555 	.word	0x3fe55555
 80433d8:	d078c69f 	.word	0xd078c69f
 80433dc:	3fc39a09 	.word	0x3fc39a09
 80433e0:	1d8e78af 	.word	0x1d8e78af
 80433e4:	3fcc71c5 	.word	0x3fcc71c5
 80433e8:	9997fa04 	.word	0x9997fa04
 80433ec:	3fd99999 	.word	0x3fd99999
 80433f0:	c3500000 	.word	0xc3500000
 80433f4:	43500000 	.word	0x43500000
 80433f8:	7fefffff 	.word	0x7fefffff
 80433fc:	3ff00000 	.word	0x3ff00000
 8043400:	3fe00000 	.word	0x3fe00000

08043404 <copysign>:
 8043404:	ec51 0b10 	vmov	r0, r1, d0
 8043408:	ee11 0a90 	vmov	r0, s3
 804340c:	ee10 2a10 	vmov	r2, s0
 8043410:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8043414:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8043418:	ea41 0300 	orr.w	r3, r1, r0
 804341c:	ec43 2b10 	vmov	d0, r2, r3
 8043420:	4770      	bx	lr
	...

08043424 <_init>:
 8043424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043426:	bf00      	nop
 8043428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804342a:	bc08      	pop	{r3}
 804342c:	469e      	mov	lr, r3
 804342e:	4770      	bx	lr

08043430 <_fini>:
 8043430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043432:	bf00      	nop
 8043434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043436:	bc08      	pop	{r3}
 8043438:	469e      	mov	lr, r3
 804343a:	4770      	bx	lr
