Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 02:17:17 2023
| Host         : DESKTOP-UERN9I1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (340)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (340)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: G/current_mode_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G/current_mode_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.775        0.000                      0                   61        0.117        0.000                      0                   61        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.775        0.000                      0                   61        0.117        0.000                      0                   61        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.048ns (18.620%)  route 4.580ns (81.380%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.716    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.048ns (18.620%)  route 4.580ns (81.380%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.716    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.048ns (18.620%)  route 4.580ns (81.380%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.716    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 T1/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.048ns (18.616%)  route 4.581ns (81.384%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[6]/Q
                         net (fo=2, routed)           0.732     6.276    T1/state_reg_n_1_[6]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.400 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.405     6.805    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.362    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.037    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     8.868    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.964 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.717    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  T1/state0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.936    T1/state0_carry__2_n_8
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  T1/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.947    T1/state0_carry__2_n_6
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  T1/state0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__2_n_7
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  T1/state0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__2_n_5
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  T1/state0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.975    T1/state0_carry__3_n_8
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  T1/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.986    T1/state0_carry__3_n_6
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  T1/state0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.011    T1/state0_carry__3_n_7
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  T1/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.011    T1/state0_carry__3_n_5
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.329%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.960    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  T1/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.014    T1/state0_carry__4_n_8
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.960    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  T1/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.025    T1/state0_carry__4_n_6
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    G/current_mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    G/current_mode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   T1/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    G/current_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.890ns  (logic 4.832ns (48.862%)  route 5.058ns (51.138%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.629     2.395    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.321     2.716 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.462     6.178    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     9.890 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.890    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.656ns (47.229%)  route 5.203ns (52.771%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.596     2.362    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.326     2.688 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.640     6.328    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.859 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.859    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 4.857ns (49.320%)  route 4.990ns (50.680%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.625     2.391    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.320     2.711 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.399     6.109    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.847 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.847    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 4.877ns (50.156%)  route 4.846ns (49.844%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.593     2.359    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.355     2.714 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.287     6.000    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     9.723 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.723    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.660ns (49.207%)  route 4.810ns (50.793%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.593     2.359    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.326     2.685 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251     5.935    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.470 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.470    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.654ns (49.793%)  route 4.693ns (50.207%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.629     2.395    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.326     2.721 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.097     5.818    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.347 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.347    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.636ns (49.795%)  route 4.674ns (50.205%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.967     1.445    T1/first[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.321     1.766 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.625     2.391    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.326     2.717 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.082     5.799    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.310 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.310    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 4.286ns (50.064%)  route 4.275ns (49.936%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  le/led_reg[10]/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  le/led_reg[10]/Q
                         net (fo=5, routed)           4.275     5.036    led_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.562 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.562    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.269ns (50.753%)  route 4.143ns (49.247%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  le/led_reg[10]/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  le/led_reg[10]/Q
                         net (fo=5, routed)           4.143     4.904    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.412 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.412    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 4.291ns (61.596%)  route 2.675ns (38.404%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  le/led_reg[5]/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  le/led_reg[5]/Q
                         net (fo=5, routed)           2.675     3.436    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.966 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.966    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.254ns (47.474%)  route 0.281ns (52.526%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[3]/Q
                         net (fo=9, routed)           0.225     0.389    T1/tffD/Q[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.434 r  T1/tffD/first[3]_i_7/O
                         net (fo=2, routed)           0.056     0.490    T1/tffU/first_reg[2]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.535 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     0.535    T1/first_0[3]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.254ns (46.604%)  route 0.291ns (53.396%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.129     0.293    T1/tffD/Q[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.338 r  T1/tffD/first[0]_i_2/O
                         net (fo=1, routed)           0.162     0.500    T1/tffU/first_reg[0]
    SLICE_X38Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.545 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.545    T1/first_0[0]
    SLICE_X38Y49         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.254ns (44.936%)  route 0.311ns (55.064%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.130     0.294    T1/tffD/Q[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  T1/tffD/first[1]_i_2/O
                         net (fo=2, routed)           0.182     0.520    T1/tffD/first_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.565 r  T1/tffD/first[1]_i_1/O
                         net (fo=1, routed)           0.000     0.565    T1/first_0[1]
    SLICE_X39Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.231ns (35.568%)  route 0.418ns (64.432%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.221     0.362    T1/tffU/Q[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.407 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.198     0.604    T1/tffU/first[3]_i_2_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.649 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     0.649    T1/third[0]
    SLICE_X41Y49         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.446%)  route 0.421ns (64.554%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.221     0.362    T1/tffU/Q[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.407 f  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.200     0.607    T1/tffU/first[3]_i_2_n_1
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.652 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     0.652    T1/third[3]
    SLICE_X38Y49         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.234ns (35.864%)  route 0.418ns (64.136%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.221     0.362    T1/tffU/Q[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.407 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.198     0.604    T1/tffU/first[3]_i_2_n_1
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.048     0.652 r  T1/tffU/third[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    T1/third[2]
    SLICE_X41Y49         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.231ns (34.530%)  route 0.438ns (65.470%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[0]/Q
                         net (fo=12, routed)          0.308     0.449    T1/tffD/second[3]_i_3[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.494 r  T1/tffD/second[1]_i_3/O
                         net (fo=4, routed)           0.130     0.624    T1/tffU/second_reg[0]_2
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.669 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.669    T1/second__0[0]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.272ns (40.109%)  route 0.406ns (59.891%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          0.186     0.314    T1/tffU/Q[2]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.099     0.413 r  T1/tffU/third[1]_i_3/O
                         net (fo=1, routed)           0.220     0.633    T1/tffU/third[1]_i_3_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.678 r  T1/tffU/third[1]_i_1/O
                         net (fo=1, routed)           0.000     0.678    T1/third[1]
    SLICE_X41Y49         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.231ns (31.467%)  route 0.503ns (68.533%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/second_reg[1]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  T1/second_reg[1]/Q
                         net (fo=12, routed)          0.263     0.404    T1/tffD/second[3]_i_3[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.449 r  T1/tffD/second[1]_i_4/O
                         net (fo=4, routed)           0.240     0.689    T1/tffU/second_reg[0]_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.734 r  T1/tffU/second[1]_i_1/O
                         net (fo=1, routed)           0.000     0.734    T1/second__0[1]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.257ns (31.725%)  route 0.553ns (68.275%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[3]/Q
                         net (fo=9, routed)           0.225     0.389    T1/tffD/Q[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.434 r  T1/tffD/first[3]_i_7/O
                         net (fo=2, routed)           0.175     0.609    T1/tffU/first_reg[2]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.048     0.657 r  T1/tffU/first[2]_i_1/O
                         net (fo=1, routed)           0.153     0.810    T1/first_0[2]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.674ns (46.660%)  route 5.344ns (53.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     6.834 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.731     7.565    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.354     7.919 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.462    11.380    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.093 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.093    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.706ns (47.163%)  route 5.272ns (52.837%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.032     6.562    T1/state_reg_n_1_[16]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.152     6.714 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.556    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I1_O)        0.360     7.916 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.399    11.315    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.052 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.052    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.946ns  (logic 4.465ns (44.896%)  route 5.481ns (55.104%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     6.834 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.690     7.524    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I1_O)        0.326     7.850 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.640    11.490    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.021 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.021    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.812ns  (logic 4.687ns (47.765%)  route 5.125ns (52.235%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     6.834 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688     7.522    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.356     7.878 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.287    11.164    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    14.887 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.887    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.558ns  (logic 4.469ns (46.756%)  route 5.089ns (53.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     6.834 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688     7.522    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.326     7.848 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251    11.098    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.633 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.633    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.463ns (47.269%)  route 4.979ns (52.731%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     6.834 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.731     7.565    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I1_O)        0.326     7.891 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.097    10.988    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.517 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.517    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 4.451ns (47.318%)  route 4.955ns (52.682%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.032     6.562    T1/state_reg_n_1_[16]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.152     6.714 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.556    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.332     7.888 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.082    10.970    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.481 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.481    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.319ns (50.618%)  route 4.213ns (49.382%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.153     6.684    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.152     6.836 r  T1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.060     9.896    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.607 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.607    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 4.090ns (49.232%)  route 4.218ns (50.768%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.032     6.562    T1/state_reg_n_1_[16]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.186     9.873    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.383 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.383    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.079ns (49.539%)  route 4.155ns (50.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.151     6.682    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.806 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.004     9.810    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.309 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.309    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G/current_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            le/led_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.293%)  route 0.143ns (52.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  G/current_mode_reg[1]/Q
                         net (fo=5, routed)           0.143     1.743    le/D[1]
    SLICE_X0Y18          LDCE                                         r  le/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.097%)  route 0.152ns (44.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffC/clock_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffC/Q_reg/Q
                         net (fo=5, routed)           0.152     1.740    T1/tffU/first_reg[0]_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    T1/first_0[0]
    SLICE_X38Y49         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.033%)  route 0.246ns (56.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.246     1.834    T1/tffD/first_reg[1]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  T1/tffD/first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    T1/first_0[1]
    SLICE_X39Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffD/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.231ns (47.301%)  route 0.257ns (52.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffD/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffD/Q_reg/Q
                         net (fo=11, routed)          0.201     1.790    T1/tffD/Q_reg_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.835 r  T1/tffD/first[3]_i_7/O
                         net (fo=2, routed)           0.056     1.890    T1/tffU/first_reg[2]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     1.935    T1/first_0[3]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.231ns (37.140%)  route 0.391ns (62.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.261     1.849    T1/tffD/first_reg[1]
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  T1/tffD/second[1]_i_3/O
                         net (fo=4, routed)           0.130     2.024    T1/tffU/second_reg[0]_2
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.069 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     2.069    T1/second__0[0]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.231ns (33.594%)  route 0.457ns (66.406%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.259     1.847    T1/tffU/Q_reg_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.892 r  T1/tffU/second[3]_i_3/O
                         net (fo=3, routed)           0.198     2.090    T1/tffU/second[3]_i_3_n_1
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.135 r  T1/tffU/second[2]_i_1/O
                         net (fo=1, routed)           0.000     2.135    T1/second__0[2]
    SLICE_X38Y49         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.231ns (33.513%)  route 0.458ns (66.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.245     1.833    T1/tffU/Q_reg_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  T1/tffU/second[1]_i_2/O
                         net (fo=4, routed)           0.213     2.091    T1/tffU/Q_reg_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.136 r  T1/tffU/second[1]_i_1/O
                         net (fo=1, routed)           0.000     2.136    T1/second__0[1]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            le/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.280%)  route 0.496ns (72.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  G/current_mode_reg[0]/Q
                         net (fo=4, routed)           0.167     1.781    G/current_mode[0]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  G/led_reg[5]_i_1/O
                         net (fo=1, routed)           0.328     2.154    le/D[0]
    SLICE_X0Y18          LDCE                                         r  le/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffD/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.231ns (31.662%)  route 0.499ns (68.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffD/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffD/Q_reg/Q
                         net (fo=11, routed)          0.252     1.841    T1/tffU/second_reg[0]_3
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  T1/tffU/second[3]_i_2/O
                         net (fo=5, routed)           0.246     2.132    T1/tffU/second[3]_i_2_n_1
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.177 r  T1/tffU/second[3]_i_1/O
                         net (fo=1, routed)           0.000     2.177    T1/second__0[3]
    SLICE_X38Y49         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffD/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.234ns (30.652%)  route 0.529ns (69.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    T1/tffD/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffD/Q_reg/Q
                         net (fo=11, routed)          0.201     1.790    T1/tffD/Q_reg_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.835 r  T1/tffD/first[3]_i_7/O
                         net (fo=2, routed)           0.175     2.010    T1/tffU/first_reg[2]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.048     2.058 r  T1/tffU/first[2]_i_1/O
                         net (fo=1, routed)           0.153     2.211    T1/first_0[2]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.578ns (31.565%)  route 3.421ns (68.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.885     4.339    T1/tffU/btnU_IBUF
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.463 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.535     4.998    T1/tffU/Q_i_1__0_n_1
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.565ns (33.719%)  route 3.077ns (66.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.518    T1/tffC/btnC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.642 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     4.642    T1/tffC/Q_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    T1/tffC/clock_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.602ns (34.827%)  route 2.999ns (65.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.451    T1/tffD/btnD_IBUF
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150     4.601 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     4.601    T1/tffD/Q_i_1__1_n_1
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    T1/tffD/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            G/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.671ns  (logic 1.601ns (59.947%)  route 1.070ns (40.053%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.521    G/btnL_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.150     2.671 r  G/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     2.671    G/current_mode[1]_i_1_n_1
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            G/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.645ns  (logic 1.575ns (59.553%)  route 1.070ns (40.447%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.521    G/btnL_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     2.645 r  G/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.645    G/current_mode[0]_i_1_n_1
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            G/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.264ns (40.334%)  route 0.391ns (59.666%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.610    G/btnR_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.045     0.655 r  G/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.655    G/current_mode[0]_i_1_n_1
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            G/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.267ns (40.606%)  route 0.391ns (59.394%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.391     0.610    G/btnR_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.048     0.658 r  G/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.658    G/current_mode[1]_i_1_n_1
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    G/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  G/current_mode_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.255ns (16.301%)  route 1.307ns (83.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.307     1.516    T1/tffC/btnC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.561 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     1.561    T1/tffC/Q_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    T1/tffC/clock_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.267ns (16.804%)  route 1.320ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.320     1.540    T1/tffD/btnD_IBUF
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.046     1.586 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.586    T1/tffD/Q_i_1__1_n_1
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    T1/tffD/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.267ns (15.047%)  route 1.507ns (84.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.327     1.549    T1/tffU/btnU_IBUF
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.594 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.179     1.774    T1/tffU/Q_i_1__0_n_1
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    T1/tffU/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  T1/tffU/Q_reg/C





