
{ 
    crc :  1925059239107383950  , 
    ccp_crc :  0  , 
    cmdline : " --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L axi_bram_ctrl_v4_1_6 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_16 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_28 -L axi_sg_v4_1_15 -L axi_dma_v7_1_27 -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L util_vector_logic_v2_0_2 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DMA_LOOP_TEST_behav xil_defaultlib.DMA_LOOP_TEST xil_defaultlib.glbl" , 
    buildDate : "Apr 18 2022" , 
    buildTime : "16:05:34" , 
    linkCmd : "D:\\SYSTEM_SOFTWARE\\Xilinx\\Vivado\\2022.1\\data\\..\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin\\gcc.exe -Wa,-W  -O -Wl,--stack,104857600 -o \"xsim.dir/DMA_LOOP_TEST_behav/xsimk.exe\"   \"xsim.dir/DMA_LOOP_TEST_behav/obj/xsim_0.win64.obj\" \"xsim.dir/DMA_LOOP_TEST_behav/obj/xsim_1.win64.obj\" \"xsim.dir/DMA_LOOP_TEST_behav/obj/xsim_2.win64.obj\" \"xsim.dir/DMA_LOOP_TEST_behav/obj/xsim_3.win64.obj\" -L\"D:\\SYSTEM_SOFTWARE\\Xilinx\\Vivado\\2022.1\\lib\\win64.o\" -lrdi_simulator_kernel   -lrdi_simbridge_kernel" , 
    aggregate_nets : 
    [ 
    ] 
} 