// Seed: 2150123564
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  wire id_3, id_4, id_5, id_6;
  assign module_1.id_3 = 0;
  timeunit 1ps;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire id_3
);
  wire id_5;
  id_6(
      .id_0(id_1 != 1), .id_1(id_1), .id_2(1), .id_3(1), .id_4(1), .id_5(1'b0)
  );
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
