{
  "Top": "pe",
  "RtlTop": "pe",
  "RtlPrefix": "",
  "RtlSubPrefix": "pe_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_buffers": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "input_buffers_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "input_buffers_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "weight_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_int<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "pe_input_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_int<8>, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "pe_input_stream_V_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_6",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_7",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "pe_input_stream_V_8",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "pe_weight_stream": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_int<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "pe_weight_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top pe -name pe",
      "set_directive_pipeline pe\/PIPELINE -II 1",
      "set_directive_array_partition pe input_registers -type complete -dim 1",
      "set_directive_array_partition pe inner_fifos -type complete -dim 1",
      "set_directive_array_partition pe input_registers -type complete -dim 2",
      "set_directive_array_partition pe input_buffers -type complete -dim 1",
      "set_directive_array_partition pe pe_input_stream -type complete -dim 1",
      "set_directive_stream pe inner_fifos -depth 6 -dim 1",
      "set_directive_interface pe -mode bram -storage_type ram_t2p input_buffers",
      "set_directive_top pe -name pe"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pe"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "74"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pe",
    "Version": "1.0",
    "DisplayName": "Pe",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pe_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/buf2pe.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pe_fifo_w8_d6_S.vhd",
      "impl\/vhdl\/pe_mul_5ns_3ns_7_1_1.vhd",
      "impl\/vhdl\/pe_weight_registers_V.vhd",
      "impl\/vhdl\/pe.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pe_fifo_w8_d6_S.v",
      "impl\/verilog\/pe_mul_5ns_3ns_7_1_1.v",
      "impl\/verilog\/pe_weight_registers_V.v",
      "impl\/verilog\/pe.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/pe.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/LtrProjects\/SharedProjects\/HLS\/CONV_LAYER\/optimize_counters\/.debug\/pe.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_buffers_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "input_buffers_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "8",
        "MEM_SIZE": "1"
      },
      "portMap": {
        "input_buffers_Addr_A": "ADDR",
        "input_buffers_EN_A": "EN",
        "input_buffers_WEN_A": "WE",
        "input_buffers_Din_A": "DIN",
        "input_buffers_Dout_A": "DOUT",
        "input_buffers_Clk_A": "CLK",
        "input_buffers_Rst_A": "RST"
      },
      "ports": [
        "input_buffers_Addr_A",
        "input_buffers_Clk_A",
        "input_buffers_Din_A",
        "input_buffers_Dout_A",
        "input_buffers_EN_A",
        "input_buffers_Rst_A",
        "input_buffers_WEN_A"
      ]
    },
    "input_buffers_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "input_buffers_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "8",
        "MEM_SIZE": "1"
      },
      "portMap": {
        "input_buffers_Addr_B": "ADDR",
        "input_buffers_EN_B": "EN",
        "input_buffers_WEN_B": "WE",
        "input_buffers_Din_B": "DIN",
        "input_buffers_Dout_B": "DOUT",
        "input_buffers_Clk_B": "CLK",
        "input_buffers_Rst_B": "RST"
      },
      "ports": [
        "input_buffers_Addr_B",
        "input_buffers_Clk_B",
        "input_buffers_Din_B",
        "input_buffers_Dout_B",
        "input_buffers_EN_B",
        "input_buffers_Rst_B",
        "input_buffers_WEN_B"
      ]
    },
    "pe_input_stream_V_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_0_",
      "portMap": {"pe_input_stream_V_0_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_0_din",
        "pe_input_stream_V_0_full_n",
        "pe_input_stream_V_0_write"
      ]
    },
    "pe_input_stream_V_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_1_",
      "portMap": {"pe_input_stream_V_1_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_1_din",
        "pe_input_stream_V_1_full_n",
        "pe_input_stream_V_1_write"
      ]
    },
    "pe_input_stream_V_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_2_",
      "portMap": {"pe_input_stream_V_2_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_2_din",
        "pe_input_stream_V_2_full_n",
        "pe_input_stream_V_2_write"
      ]
    },
    "pe_input_stream_V_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_3_",
      "portMap": {"pe_input_stream_V_3_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_3_din",
        "pe_input_stream_V_3_full_n",
        "pe_input_stream_V_3_write"
      ]
    },
    "pe_input_stream_V_4": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_4_",
      "portMap": {"pe_input_stream_V_4_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_4_din",
        "pe_input_stream_V_4_full_n",
        "pe_input_stream_V_4_write"
      ]
    },
    "pe_input_stream_V_5": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_5_",
      "portMap": {"pe_input_stream_V_5_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_5_din",
        "pe_input_stream_V_5_full_n",
        "pe_input_stream_V_5_write"
      ]
    },
    "pe_input_stream_V_6": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_6_",
      "portMap": {"pe_input_stream_V_6_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_6_din",
        "pe_input_stream_V_6_full_n",
        "pe_input_stream_V_6_write"
      ]
    },
    "pe_input_stream_V_7": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_7_",
      "portMap": {"pe_input_stream_V_7_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_7_din",
        "pe_input_stream_V_7_full_n",
        "pe_input_stream_V_7_write"
      ]
    },
    "pe_input_stream_V_8": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_input_stream_V_8_",
      "portMap": {"pe_input_stream_V_8_din": "WR_DATA"},
      "ports": [
        "pe_input_stream_V_8_din",
        "pe_input_stream_V_8_full_n",
        "pe_input_stream_V_8_write"
      ]
    },
    "pe_weight_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "pe_weight_stream_V_",
      "portMap": {"pe_weight_stream_V_din": "WR_DATA"},
      "ports": [
        "pe_weight_stream_V_din",
        "pe_weight_stream_V_full_n",
        "pe_weight_stream_V_write"
      ]
    },
    "weight_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "weight_stream_V_",
      "portMap": {"weight_stream_V_dout": "RD_DATA"},
      "ports": [
        "weight_stream_V_dout",
        "weight_stream_V_empty_n",
        "weight_stream_V_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_buffers_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "input_buffers_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "input_buffers_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "input_buffers_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_WEN_B": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Din_B": {
      "dir": "out",
      "width": "8"
    },
    "input_buffers_Dout_B": {
      "dir": "in",
      "width": "8"
    },
    "input_buffers_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "input_buffers_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "weight_stream_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "weight_stream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "weight_stream_V_read": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_0_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_0_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_1_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_1_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_2_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_2_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_3_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_3_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_3_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_4_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_4_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_4_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_5_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_5_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_5_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_6_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_6_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_6_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_7_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_7_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_7_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_input_stream_V_8_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_input_stream_V_8_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_input_stream_V_8_write": {
      "dir": "out",
      "width": "1"
    },
    "pe_weight_stream_V_din": {
      "dir": "out",
      "width": "8"
    },
    "pe_weight_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pe_weight_stream_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "pe"},
    "Info": {"pe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"pe": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "75",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "3.867"
        },
        "Loops": [{
            "Name": "LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_31_2",
            "TripCount": "12",
            "Latency": "72",
            "PipelineII": "6",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "FF": "947",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2369",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-15 10:46:33 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
