// Seed: 1272241932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always force id_2 = id_3 + -1'b0 / -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire [id_6 : -1] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7,
      id_2,
      id_8
  );
  initial assume (-1);
endmodule
