==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:06; Allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 177.336 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.443 seconds; current allocated memory: 179.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-450] Ignore address on register port 'src' (pynq_pooling/source/pooling.cpp:22:25)
WARNING: [HLS 214-450] Ignore address on register port 'src' (pynq_pooling/source/pooling.cpp:23:25)
WARNING: [HLS 214-450] Ignore address on register port 'src' (pynq_pooling/source/pooling.cpp:24:25)
WARNING: [HLS 214-450] Ignore address on register port 'src' (pynq_pooling/source/pooling.cpp:25:25)
WARNING: [HLS 214-450] Ignore address on register port 'dest' (pynq_pooling/source/pooling.cpp:44:31)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_10_3> at pynq_pooling/source/pooling.cpp:10:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:35:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:31:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:39:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_5' (pynq_pooling/source/pooling.cpp:35:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_4' (pynq_pooling/source/pooling.cpp:31:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_6' (pynq_pooling/source/pooling.cpp:39:38) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-421] Automatically partitioning small array 'pool' completely based on array size. (pynq_pooling/source/pooling.cpp:12:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool' due to pipeline pragma (pynq_pooling/source/pooling.cpp:12:13)
INFO: [HLS 214-248] Applying array_partition to 'pool': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:12:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.465 seconds; current allocated memory: 181.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 185.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 187.094 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 208.309 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 208.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 208.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 208.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dest' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'image_pooling/mode' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 208.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 211.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 216.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 173.24 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 39.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 178.965 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'dst'; did you mean 'dest'? (pynq_pooling/source/pooling.cpp:6:34)
INFO: [HLS 207-4436] 'dest' declared here (pynq_pooling/source/pooling.cpp:4:29)
ERROR: [HLS 207-3777] use of undeclared identifier 'dst'; did you mean 'dest'? (pynq_pooling/source/pooling.cpp:8:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 0.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 178.727 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.881 seconds; current allocated memory: 180.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:50:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_6' (pynq_pooling/source/pooling.cpp:50:38) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_5' (pynq_pooling/source/pooling.cpp:46:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.18 seconds; current allocated memory: 182.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 182.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 186.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 188.566 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:4:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 210.660 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:20) and 'VITIS_LOOP_21_3'(pynq_pooling/source/pooling.cpp:21:21) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) and 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:20) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (pynq_pooling/source/pooling.cpp:20:20) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (pynq_pooling/source/pooling.cpp:19:19) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 213.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('pool_1_req', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('result_3_req', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('pool_3_req', pynq_pooling/source/pooling.cpp:36) on port 'gmem' (pynq_pooling/source/pooling.cpp:36) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 27, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' consists of the following:
	'mul' operation 64 bit ('empty_23', pynq_pooling/source/pooling.cpp:20) [68]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 218.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 219.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln19_1', pynq_pooling/source/pooling.cpp:19) [57]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 219.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 219.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 223.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 228.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 231.930 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 240.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 61.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 182.152 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.989 seconds; current allocated memory: 183.789 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_21_3> at pynq_pooling/source/pooling.cpp:21:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:50:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_5' (pynq_pooling/source/pooling.cpp:46:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_6' (pynq_pooling/source/pooling.cpp:50:38) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-421] Automatically partitioning small array 'pool' completely based on array size. (pynq_pooling/source/pooling.cpp:23:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool' due to pipeline pragma (pynq_pooling/source/pooling.cpp:23:13)
INFO: [HLS 214-248] Applying array_partition to 'pool': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:23:13)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.161 seconds; current allocated memory: 186.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 186.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 190.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 192.270 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:4:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 213.793 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:20) and 'VITIS_LOOP_21_3'(pynq_pooling/source/pooling.cpp:21:21) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) and 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:20) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (pynq_pooling/source/pooling.cpp:20:20) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (pynq_pooling/source/pooling.cpp:19:19) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln19', pynq_pooling/source/pooling.cpp:19)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('pool_2_req', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('pool_3_req', pynq_pooling/source/pooling.cpp:36) on port 'gmem' (pynq_pooling/source/pooling.cpp:36) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 27, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' consists of the following:
	'mul' operation 64 bit ('empty_23', pynq_pooling/source/pooling.cpp:20) [68]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 221.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 222.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln19_1', pynq_pooling/source/pooling.cpp:19) [57]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 223.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 223.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 226.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 231.309 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 235.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.736 seconds; current allocated memory: 243.469 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 61.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.602 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.144 seconds; current allocated memory: 178.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:19:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_47_4'(pynq_pooling/source/pooling.cpp:47:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:47:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_75_7'(pynq_pooling/source/pooling.cpp:75:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:75:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.165 seconds; current allocated memory: 180.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 185.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 187.812 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:4:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 210.531 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:31) and 'VITIS_LOOP_21_3'(pynq_pooling/source/pooling.cpp:21:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:27) and 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:31) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_5'(pynq_pooling/source/pooling.cpp:48:31) and 'VITIS_LOOP_49_6'(pynq_pooling/source/pooling.cpp:49:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_4'(pynq_pooling/source/pooling.cpp:47:27) and 'VITIS_LOOP_48_5'(pynq_pooling/source/pooling.cpp:48:31) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_8'(pynq_pooling/source/pooling.cpp:76:31) and 'VITIS_LOOP_77_9'(pynq_pooling/source/pooling.cpp:77:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_75_7'(pynq_pooling/source/pooling.cpp:75:27) and 'VITIS_LOOP_76_8'(pynq_pooling/source/pooling.cpp:76:31) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (pynq_pooling/source/pooling.cpp:20:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (pynq_pooling/source/pooling.cpp:19:27) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (pynq_pooling/source/pooling.cpp:48:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (pynq_pooling/source/pooling.cpp:47:27) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_8' (pynq_pooling/source/pooling.cpp:76:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_7' (pynq_pooling/source/pooling.cpp:75:27) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 230.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'): Unable to schedule bus request operation ('p1_1_req', pynq_pooling/source/pooling.cpp:60) on port 'gmem' (pynq_pooling/source/pooling.cpp:60) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'): Unable to schedule bus request operation ('p2_1_req', pynq_pooling/source/pooling.cpp:61) on port 'gmem' (pynq_pooling/source/pooling.cpp:61) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'): Unable to schedule bus request operation ('p3_1_req', pynq_pooling/source/pooling.cpp:62) on port 'gmem' (pynq_pooling/source/pooling.cpp:62) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 26, loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'
WARNING: [HLS 200-871] Estimated clock period (7.755 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' consists of the following:
	bus read operation ('p3', pynq_pooling/source/pooling.cpp:62) on port 'gmem' (pynq_pooling/source/pooling.cpp:62) [91]  (5.840 ns)
	'icmp' operation 1 bit ('icmp_ln67', pynq_pooling/source/pooling.cpp:67) [96]  (1.915 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 234.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 236.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('p1_req', pynq_pooling/source/pooling.cpp:32) on port 'gmem' (pynq_pooling/source/pooling.cpp:32) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('p2_req', pynq_pooling/source/pooling.cpp:33) on port 'gmem' (pynq_pooling/source/pooling.cpp:33) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'): Unable to schedule bus request operation ('p3_req', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 26, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
WARNING: [HLS 200-871] Estimated clock period (7.755 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' consists of the following:
	bus read operation ('p3', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) [91]  (5.840 ns)
	'icmp' operation 1 bit ('icmp_ln39', pynq_pooling/source/pooling.cpp:39) [96]  (1.915 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 236.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 236.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' (loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'): Unable to schedule bus request operation ('gmem_load_req', pynq_pooling/source/pooling.cpp:89) on port 'gmem' (pynq_pooling/source/pooling.cpp:89) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' (loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'): Unable to schedule bus request operation ('gmem_load_1_req', pynq_pooling/source/pooling.cpp:90) on port 'gmem' (pynq_pooling/source/pooling.cpp:90) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' (loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'): Unable to schedule bus request operation ('gmem_load_2_req', pynq_pooling/source/pooling.cpp:91) on port 'gmem' (pynq_pooling/source/pooling.cpp:91) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 26, loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'
WARNING: [HLS 200-871] Estimated clock period (7.755 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' consists of the following:
	bus read operation ('gmem_addr_4_read', pynq_pooling/source/pooling.cpp:91) on port 'gmem' (pynq_pooling/source/pooling.cpp:91) [94]  (5.840 ns)
	'add' operation 9 bit ('add_ln91_2', pynq_pooling/source/pooling.cpp:91) [98]  (1.915 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 237.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 238.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln47_1', pynq_pooling/source/pooling.cpp:47) [59]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 238.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 239.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 241.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mul_64s_32s_64_5_1' is changed to 'mul_64s_32s_64_5_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 245.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mul_64s_32s_64_5_1' is changed to 'mul_64s_32s_64_5_1_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 248.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 253.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 259.062 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 268.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 92.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 176.883 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.023 seconds; current allocated memory: 178.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:19:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_47_4'(pynq_pooling/source/pooling.cpp:47:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:47:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_75_7'(pynq_pooling/source/pooling.cpp:75:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:75:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.473 seconds; current allocated memory: 180.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 185.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 187.652 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:4:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 209.855 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:31) and 'VITIS_LOOP_21_3'(pynq_pooling/source/pooling.cpp:21:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:27) and 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:31) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_5'(pynq_pooling/source/pooling.cpp:48:31) and 'VITIS_LOOP_49_6'(pynq_pooling/source/pooling.cpp:49:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_4'(pynq_pooling/source/pooling.cpp:47:27) and 'VITIS_LOOP_48_5'(pynq_pooling/source/pooling.cpp:48:31) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_8'(pynq_pooling/source/pooling.cpp:76:31) and 'VITIS_LOOP_77_9'(pynq_pooling/source/pooling.cpp:77:35) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_75_7'(pynq_pooling/source/pooling.cpp:75:27) and 'VITIS_LOOP_76_8'(pynq_pooling/source/pooling.cpp:76:31) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (pynq_pooling/source/pooling.cpp:20:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (pynq_pooling/source/pooling.cpp:19:27) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (pynq_pooling/source/pooling.cpp:48:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (pynq_pooling/source/pooling.cpp:47:27) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_8' (pynq_pooling/source/pooling.cpp:76:31) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_7' (pynq_pooling/source/pooling.cpp:75:27) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 230.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 27, loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' consists of the following:
	'mul' operation 64 bit ('empty_28', pynq_pooling/source/pooling.cpp:48) [66]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 234.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 236.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 27, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' consists of the following:
	'mul' operation 64 bit ('empty_33', pynq_pooling/source/pooling.cpp:20) [66]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 236.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 236.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 27, loop 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' consists of the following:
	'mul' operation 64 bit ('empty_23', pynq_pooling/source/pooling.cpp:76) [66]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 237.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 237.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln47_1', pynq_pooling/source/pooling.cpp:47) [59]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 238.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 238.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 241.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mul_64s_32s_64_5_1' is changed to 'mul_64s_32s_64_5_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 245.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'mul_64s_32s_64_5_1' is changed to 'mul_64s_32s_64_5_1_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_75_7_VITIS_LOOP_76_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 248.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 253.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 258.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.841 seconds; current allocated memory: 268.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 91.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 177.012 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/DevWorks/HAC/pynq_pooling/solution1/csynth.tcl:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.635 seconds; current allocated memory: 178.539 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'image_pooling'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 1.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 176.695 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 178.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:4:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_17_1'(pynq_pooling/source/pooling.cpp:17:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:17:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.949 seconds; current allocated memory: 180.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.637 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 185.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 186.559 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 208.746 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_18_2'(pynq_pooling/source/pooling.cpp:18:26) and 'VITIS_LOOP_19_3'(pynq_pooling/source/pooling.cpp:19:30) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_17_1'(pynq_pooling/source/pooling.cpp:17:22) and 'VITIS_LOOP_18_2'(pynq_pooling/source/pooling.cpp:18:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (pynq_pooling/source/pooling.cpp:18:26) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (pynq_pooling/source/pooling.cpp:17:22) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 211.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('val1_req', pynq_pooling/source/pooling.cpp:30) on port 'gmem' (pynq_pooling/source/pooling.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('val2_req', pynq_pooling/source/pooling.cpp:31) on port 'gmem' (pynq_pooling/source/pooling.cpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('val3_req', pynq_pooling/source/pooling.cpp:32) on port 'gmem' (pynq_pooling/source/pooling.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 26, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
WARNING: [HLS 200-871] Estimated clock period (7.755 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' consists of the following:
	bus read operation ('val3', pynq_pooling/source/pooling.cpp:32) on port 'gmem' (pynq_pooling/source/pooling.cpp:32) [91]  (5.840 ns)
	'icmp' operation 1 bit ('icmp_ln37', pynq_pooling/source/pooling.cpp:37) [96]  (1.915 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 215.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 216.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max' consists of the following:
	'mul' operation 64 bit ('mul_ln17_1', pynq_pooling/source/pooling.cpp:17) [52]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 216.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 217.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 219.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 224.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 228.230 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.763 seconds; current allocated memory: 236.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 59.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 176.902 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.893 seconds; current allocated memory: 178.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'max4(ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'image_pooling_max(ap_uint<8>*, ap_uint<8>*, int, int, int)' (pynq_pooling/source/pooling.cpp:45:34)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:11:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:11:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_24_1'(pynq_pooling/source/pooling.cpp:24:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:24:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.976 seconds; current allocated memory: 180.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 185.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 186.844 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 208.352 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_2'(pynq_pooling/source/pooling.cpp:25:26) and 'VITIS_LOOP_26_3'(pynq_pooling/source/pooling.cpp:26:30) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(pynq_pooling/source/pooling.cpp:24:22) and 'VITIS_LOOP_25_2'(pynq_pooling/source/pooling.cpp:25:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (pynq_pooling/source/pooling.cpp:25:26) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (pynq_pooling/source/pooling.cpp:24:22) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 210.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'): Unable to schedule bus request operation ('gmem_load_1_req', pynq_pooling/source/pooling.cpp:41) on port 'gmem' (pynq_pooling/source/pooling.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'): Unable to schedule bus request operation ('gmem_load_2_req', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'): Unable to schedule bus request operation ('gmem_load_3_req', pynq_pooling/source/pooling.cpp:43) on port 'gmem' (pynq_pooling/source/pooling.cpp:43) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 27, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'
WARNING: [HLS 200-871] Estimated clock period (7.088 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' consists of the following:
	'select' operation 8 bit ('select_ln48', pynq_pooling/source/pooling.cpp:48) [97]  (1.248 ns)
	bus write operation ('gmem_addr_write_ln48', pynq_pooling/source/pooling.cpp:48) on port 'gmem' (pynq_pooling/source/pooling.cpp:48) [98]  (5.840 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 215.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 216.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max' consists of the following:
	'mul' operation 64 bit ('mul_ln24_1', pynq_pooling/source/pooling.cpp:24) [52]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 216.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 217.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 220.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dest', 'src', 'width', 'height', 'channels' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 224.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 229.168 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 236.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.08 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 60.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 176.863 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'width' (pynq_pooling/source/pooling.cpp:32:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'channels' (pynq_pooling/source/pooling.cpp:32:51)
ERROR: [HLS 207-3776] use of undeclared identifier 'width' (pynq_pooling/source/pooling.cpp:33:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'channels' (pynq_pooling/source/pooling.cpp:33:54)
ERROR: [HLS 207-3776] use of undeclared identifier 'width' (pynq_pooling/source/pooling.cpp:34:39)
ERROR: [HLS 207-3776] use of undeclared identifier 'channels' (pynq_pooling/source/pooling.cpp:34:55)
ERROR: [HLS 207-3776] use of undeclared identifier 'width' (pynq_pooling/source/pooling.cpp:35:39)
ERROR: [HLS 207-3776] use of undeclared identifier 'channels' (pynq_pooling/source/pooling.cpp:35:58)
ERROR: [HLS 207-3776] use of undeclared identifier 'channels' (pynq_pooling/source/pooling.cpp:44:62)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 0.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 177.113 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 178.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'max4(ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'image_pooling_max(ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:42:34)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dest' for cosimulation. (pynq_pooling/source/pooling.cpp:11:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:11:0)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_21_1'(pynq_pooling/source/pooling.cpp:21:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:21:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.043 seconds; current allocated memory: 180.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 185.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 186.711 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling_max' (pynq_pooling/source/pooling.cpp:6:30)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.348 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_2'(pynq_pooling/source/pooling.cpp:22:26) and 'VITIS_LOOP_23_3'(pynq_pooling/source/pooling.cpp:23:30) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(pynq_pooling/source/pooling.cpp:21:22) and 'VITIS_LOOP_22_2'(pynq_pooling/source/pooling.cpp:22:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_2' (pynq_pooling/source/pooling.cpp:22:26) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (pynq_pooling/source/pooling.cpp:21:22) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 208.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3'): Unable to schedule bus request operation ('gmem_load_1_req', pynq_pooling/source/pooling.cpp:38) on port 'gmem' (pynq_pooling/source/pooling.cpp:38) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3'): Unable to schedule bus request operation ('gmem_load_2_req', pynq_pooling/source/pooling.cpp:39) on port 'gmem' (pynq_pooling/source/pooling.cpp:39) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3'): Unable to schedule bus request operation ('gmem_load_3_req', pynq_pooling/source/pooling.cpp:40) on port 'gmem' (pynq_pooling/source/pooling.cpp:40) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 23, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 208.363 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 208.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dest', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 211.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 217.234 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 224.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 47.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 187.242 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_HEIGHT' (pynq_pooling/source/pooling.h:13:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_WIDTH' (pynq_pooling/source/pooling.h:13:25)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 0.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 177.578 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 179.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_3' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:16:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_3' (pynq_pooling/source/pooling.cpp:16:19) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:24:35)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:21:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.945 seconds; current allocated memory: 181.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 185.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 187.141 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 208.160 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) and 'VITIS_LOOP_14_2'(pynq_pooling/source/pooling.cpp:14:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (pynq_pooling/source/pooling.cpp:13:19) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 208.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('p1', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('p1', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('p1', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('p1', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:24) on port 'gmem0' (pynq_pooling/source/pooling.cpp:24).
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus read operation ('p3', pynq_pooling/source/pooling.cpp:21) on port 'gmem0' (pynq_pooling/source/pooling.cpp:21) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 30, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 208.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 208.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 211.871 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 217.625 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 225.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 48.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 177.184 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 178.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,598 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,160 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,157 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,079 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,999 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,005 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,163 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,163 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,163 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,163 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,165 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,249 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:17:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_2' (pynq_pooling/source/pooling.cpp:15:19) in function 'image_pooling_max' completely with a factor of 128 (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_3' (pynq_pooling/source/pooling.cpp:17:30) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits
INFO: [HLS 214-115] Multiple burst reads of length 196608 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 36.313 seconds; current allocated memory: 200.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 200.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 204.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 209.598 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 239.258 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 242.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('p3', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25) and bus read operation ('max_val', pynq_pooling/source/pooling.cpp:25) on port 'gmem0' (pynq_pooling/source/pooling.cpp:25).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80 seconds. CPU system time: 0 seconds. Elapsed time: 81.101 seconds; current allocated memory: 303.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 5.557 seconds; current allocated memory: 303.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.157 seconds; current allocated memory: 514.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.106 seconds; current allocated memory: 598.770 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.447 seconds; current allocated memory: 945.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:26; Allocated memory: 768.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 177.164 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.888 seconds; current allocated memory: 178.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'input' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:35:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_8' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:36:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_3' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:20:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_6' (pynq_pooling/source/pooling.cpp:32:19) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_7' (pynq_pooling/source/pooling.cpp:35:34) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_8' (pynq_pooling/source/pooling.cpp:36:38) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_3' (pynq_pooling/source/pooling.cpp:20:19) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:12:10)
INFO: [HLS 214-115] Multiple burst reads of length 196608 and bit width 8 in loop 'VITIS_LOOP_17_1'(pynq_pooling/source/pooling.cpp:17:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:17:19)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_29_4'(pynq_pooling/source/pooling.cpp:29:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:29:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.168 seconds; current allocated memory: 181.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 185.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 187.172 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 208.445 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_17_1'(pynq_pooling/source/pooling.cpp:17:19) and 'VITIS_LOOP_18_2'(pynq_pooling/source/pooling.cpp:18:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_4'(pynq_pooling/source/pooling.cpp:29:22) and 'VITIS_LOOP_30_5'(pynq_pooling/source/pooling.cpp:30:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (pynq_pooling/source/pooling.cpp:17:19) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_4' (pynq_pooling/source/pooling.cpp:29:22) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 220.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_2', pynq_pooling/source/pooling.cpp:23) on port 'gmem0' (pynq_pooling/source/pooling.cpp:23) and bus read operation ('gmem0_addr_read', pynq_pooling/source/pooling.cpp:23) on port 'gmem0' (pynq_pooling/source/pooling.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_2', pynq_pooling/source/pooling.cpp:23) on port 'gmem0' (pynq_pooling/source/pooling.cpp:23) and bus read operation ('gmem0_addr_read', pynq_pooling/source/pooling.cpp:23) on port 'gmem0' (pynq_pooling/source/pooling.cpp:23).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 224.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 225.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5' (loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln30', pynq_pooling/source/pooling.cpp:30) on port 'gmem1' (pynq_pooling/source/pooling.cpp:30) and bus write operation ('gmem1_addr_write_ln30', pynq_pooling/source/pooling.cpp:30) on port 'gmem1' (pynq_pooling/source/pooling.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5' (loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln30', pynq_pooling/source/pooling.cpp:30) on port 'gmem1' (pynq_pooling/source/pooling.cpp:30) and bus write operation ('gmem1_addr_write_ln30', pynq_pooling/source/pooling.cpp:30) on port 'gmem1' (pynq_pooling/source/pooling.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_29_4_VITIS_LOOP_30_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 225.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 225.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 225.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 226.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 228.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5' pipeline 'VITIS_LOOP_29_4_VITIS_LOOP_30_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_29_4_VITIS_LOOP_30_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 230.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_max_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 235.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 238.789 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 247.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 70.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 176.559 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.038 seconds; current allocated memory: 178.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'input' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_3' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:16:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:21:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:22:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_3' (pynq_pooling/source/pooling.cpp:16:19) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_4' (pynq_pooling/source/pooling.cpp:21:34) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_5' (pynq_pooling/source/pooling.cpp:22:38) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:27:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.062 seconds; current allocated memory: 180.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 184.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 186.512 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling_max' (pynq_pooling/source/pooling.cpp:5:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 208.328 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) and 'VITIS_LOOP_14_2'(pynq_pooling/source/pooling.cpp:14:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (pynq_pooling/source/pooling.cpp:13:19) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 208.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27).
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus read operation ('val', pynq_pooling/source/pooling.cpp:27) on port 'gmem0' (pynq_pooling/source/pooling.cpp:27) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 29, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 208.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 208.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 211.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 216.621 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 224.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling_max image_pooling_max 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 176.895 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.015 seconds; current allocated memory: 178.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'input' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_3' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:16:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:21:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:23:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_3' (pynq_pooling/source/pooling.cpp:16:19) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_4' (pynq_pooling/source/pooling.cpp:21:34) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_5' (pynq_pooling/source/pooling.cpp:23:19) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:28:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.203 seconds; current allocated memory: 181.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 185.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 186.594 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling_max' (pynq_pooling/source/pooling.cpp:5:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 208.109 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) and 'VITIS_LOOP_14_2'(pynq_pooling/source/pooling.cpp:14:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (pynq_pooling/source/pooling.cpp:13:19) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 208.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 29, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 208.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 208.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 211.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 216.914 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 225.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling_max image_pooling_max 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 179.492 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 181.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'input' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output' for cosimulation. (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_3' (pynq_pooling/source/pooling.cpp:16:30) in function 'image_pooling_max' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_4' (pynq_pooling/source/pooling.cpp:21:34) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_5' (pynq_pooling/source/pooling.cpp:23:19) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_2> at pynq_pooling/source/pooling.cpp:14:26 
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:13:19)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:28:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.023 seconds; current allocated memory: 183.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 183.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 187.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 189.203 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling_max' (pynq_pooling/source/pooling.cpp:5:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 211.008 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_13_1'(pynq_pooling/source/pooling.cpp:13:19) and 'VITIS_LOOP_14_2'(pynq_pooling/source/pooling.cpp:14:26) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (pynq_pooling/source/pooling.cpp:13:19) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 211.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) and bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28).
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_max' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus read operation ('val', pynq_pooling/source/pooling.cpp:28) on port 'gmem0' (pynq_pooling/source/pooling.cpp:28) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 211.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 211.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 213.773 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 219.473 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 227.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling_max image_pooling_max 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 176.922 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.044 seconds; current allocated memory: 178.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:36:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_8' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_7' (pynq_pooling/source/pooling.cpp:36:35) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_8' (pynq_pooling/source/pooling.cpp:38:19) in function 'image_pooling_max' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'input_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:15:10)
INFO: [HLS 214-115] Multiple burst reads of length 196608 and bit width 8 in loop 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:19:19)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'VITIS_LOOP_30_4'(pynq_pooling/source/pooling.cpp:30:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.035 seconds; current allocated memory: 180.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 185.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 187.043 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 208.223 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:27) and 'VITIS_LOOP_21_3'(pynq_pooling/source/pooling.cpp:21:31) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(pynq_pooling/source/pooling.cpp:19:19) and 'VITIS_LOOP_20_2'(pynq_pooling/source/pooling.cpp:20:27) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_31_5'(pynq_pooling/source/pooling.cpp:31:27) and 'VITIS_LOOP_32_6'(pynq_pooling/source/pooling.cpp:32:31) in function 'image_pooling_max' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_4'(pynq_pooling/source/pooling.cpp:30:23) and 'VITIS_LOOP_31_5'(pynq_pooling/source/pooling.cpp:31:27) in function 'image_pooling_max' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_2' (pynq_pooling/source/pooling.cpp:20:27) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (pynq_pooling/source/pooling.cpp:19:19) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_5' (pynq_pooling/source/pooling.cpp:31:27) in function 'image_pooling_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_4' (pynq_pooling/source/pooling.cpp:30:23) in function 'image_pooling_max'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 220.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'
WARNING: [HLS 200-871] Estimated clock period (6.689 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' consists of the following:
	'load' operation 2 bit ('ch_load', pynq_pooling/source/pooling.cpp:21) on local variable 'ch', pynq_pooling/source/pooling.cpp:21 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', pynq_pooling/source/pooling.cpp:21) [37]  (1.565 ns)
	'and' operation 1 bit ('and_ln19', pynq_pooling/source/pooling.cpp:19) [38]  (0.978 ns)
	'or' operation 1 bit ('empty', pynq_pooling/source/pooling.cpp:19) [42]  (0.000 ns)
	'select' operation 2 bit ('ch_mid2', pynq_pooling/source/pooling.cpp:19) [43]  (0.993 ns)
	'add' operation 2 bit ('add_ln21', pynq_pooling/source/pooling.cpp:21) [65]  (1.565 ns)
	'store' operation 0 bit ('ch_write_ln21', pynq_pooling/source/pooling.cpp:21) of variable 'add_ln21', pynq_pooling/source/pooling.cpp:21 on local variable 'ch', pynq_pooling/source/pooling.cpp:21 [72]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 224.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 226.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6'
WARNING: [HLS 200-871] Estimated clock period (6.689 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' consists of the following:
	'load' operation 2 bit ('ch_load', pynq_pooling/source/pooling.cpp:32) on local variable 'ch', pynq_pooling/source/pooling.cpp:32 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln32', pynq_pooling/source/pooling.cpp:32) [52]  (1.565 ns)
	'and' operation 1 bit ('and_ln30', pynq_pooling/source/pooling.cpp:30) [53]  (0.978 ns)
	'or' operation 1 bit ('empty_17', pynq_pooling/source/pooling.cpp:30) [56]  (0.000 ns)
	'select' operation 2 bit ('ch_1_mid2', pynq_pooling/source/pooling.cpp:30) [57]  (0.993 ns)
	'add' operation 2 bit ('add_ln32', pynq_pooling/source/pooling.cpp:32) [137]  (1.565 ns)
	'store' operation 0 bit ('ch_write_ln32', pynq_pooling/source/pooling.cpp:32) of variable 'add_ln32', pynq_pooling/source/pooling.cpp:32 on local variable 'ch', pynq_pooling/source/pooling.cpp:32 [148]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 226.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 226.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 226.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 226.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 229.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' pipeline 'VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 233.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling_max/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling_max' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_max'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_max_input_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 237.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.408 seconds; current allocated memory: 240.918 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 250.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling_max.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling_max.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 73.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:06; Allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 179.730 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.414 seconds; current allocated memory: 181.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:49:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_6' (pynq_pooling/source/pooling.cpp:53:38) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_5' (pynq_pooling/source/pooling.cpp:49:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_4' (pynq_pooling/source/pooling.cpp:45:38) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(pynq_pooling/source/pooling.cpp:22:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:22:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.076 seconds; current allocated memory: 183.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 183.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 188.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 189.859 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:30)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 211.441 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_23_2'(pynq_pooling/source/pooling.cpp:23:26) and 'VITIS_LOOP_24_3'(pynq_pooling/source/pooling.cpp:24:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_1'(pynq_pooling/source/pooling.cpp:22:22) and 'VITIS_LOOP_23_2'(pynq_pooling/source/pooling.cpp:23:26) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_2' (pynq_pooling/source/pooling.cpp:23:26) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (pynq_pooling/source/pooling.cpp:22:22) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'): Unable to schedule bus request operation ('pool_1_req', pynq_pooling/source/pooling.cpp:37) on port 'gmem' (pynq_pooling/source/pooling.cpp:37) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'): Unable to schedule bus request operation ('result_3_req', pynq_pooling/source/pooling.cpp:38) on port 'gmem' (pynq_pooling/source/pooling.cpp:38) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'): Unable to schedule bus request operation ('pool_3_req', pynq_pooling/source/pooling.cpp:39) on port 'gmem' (pynq_pooling/source/pooling.cpp:39) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 27, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' consists of the following:
	'mul' operation 64 bit ('empty_23', pynq_pooling/source/pooling.cpp:23) [68]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 219.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 220.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln22_1', pynq_pooling/source/pooling.cpp:22) [57]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 220.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 220.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 224.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 229.137 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 241.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 61.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 177.242 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.329 seconds; current allocated memory: 178.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:64:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:60:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:56:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_7' (pynq_pooling/source/pooling.cpp:64:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_6' (pynq_pooling/source/pooling.cpp:60:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_5' (pynq_pooling/source/pooling.cpp:56:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:38:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:38:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.169 seconds; current allocated memory: 180.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 185.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.859 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:34)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 210.195 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) and 'VITIS_LOOP_28_2'(pynq_pooling/source/pooling.cpp:28:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) and 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_3'(pynq_pooling/source/pooling.cpp:39:30) and 'VITIS_LOOP_40_4'(pynq_pooling/source/pooling.cpp:40:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:38:9) and 'VITIS_LOOP_39_3'(pynq_pooling/source/pooling.cpp:39:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_3' (pynq_pooling/source/pooling.cpp:39:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:38:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 222.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (7.691 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' consists of the following:
	'load' operation 2 bit ('ch', pynq_pooling/source/pooling.cpp:28) on local variable 'ch', pynq_pooling/source/pooling.cpp:28 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', pynq_pooling/source/pooling.cpp:28) [33]  (2.552 ns)
	'select' operation 1 bit ('select_ln26_2', pynq_pooling/source/pooling.cpp:26) [46]  (0.993 ns)
	'select' operation 2 bit ('select_ln27', pynq_pooling/source/pooling.cpp:27) [50]  (0.993 ns)
	'add' operation 2 bit ('add_ln28', pynq_pooling/source/pooling.cpp:28) [72]  (1.565 ns)
	'store' operation 0 bit ('ch_write_ln28', pynq_pooling/source/pooling.cpp:28) of variable 'add_ln28', pynq_pooling/source/pooling.cpp:28 on local variable 'ch', pynq_pooling/source/pooling.cpp:28 [79]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 226.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 227.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4'
WARNING: [HLS 200-871] Estimated clock period (8.389 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4' consists of the following:
	'load' operation 31 bit ('ch', pynq_pooling/source/pooling.cpp:40) on local variable 'ch', pynq_pooling/source/pooling.cpp:40 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', pynq_pooling/source/pooling.cpp:40) [47]  (2.552 ns)
	'select' operation 1 bit ('select_ln38_2', pynq_pooling/source/pooling.cpp:38) [60]  (0.993 ns)
	'select' operation 31 bit ('select_ln39', pynq_pooling/source/pooling.cpp:39) [63]  (0.733 ns)
	'add' operation 31 bit ('add_ln40', pynq_pooling/source/pooling.cpp:40) [170]  (2.522 ns)
	'store' operation 0 bit ('ch_write_ln40', pynq_pooling/source/pooling.cpp:40) of variable 'add_ln40', pynq_pooling/source/pooling.cpp:40 on local variable 'ch', pynq_pooling/source/pooling.cpp:40 [177]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 228.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 228.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [60]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 228.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 229.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 231.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline 'POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 235.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 240.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 244.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 254.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.21 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 77.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 177.070 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.324 seconds; current allocated memory: 178.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:41:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:65:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:61:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:57:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_7' (pynq_pooling/source/pooling.cpp:65:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_6' (pynq_pooling/source/pooling.cpp:61:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (pynq_pooling/source/pooling.cpp:57:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:38:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:38:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_41_4' (pynq_pooling/source/pooling.cpp:41:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:41:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.116 seconds; current allocated memory: 181.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 185.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 187.789 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 209.297 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) and 'VITIS_LOOP_28_2'(pynq_pooling/source/pooling.cpp:28:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) and 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:38:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 213.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (7.691 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' consists of the following:
	'load' operation 2 bit ('ch', pynq_pooling/source/pooling.cpp:28) on local variable 'ch', pynq_pooling/source/pooling.cpp:28 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', pynq_pooling/source/pooling.cpp:28) [33]  (2.552 ns)
	'select' operation 1 bit ('select_ln26_2', pynq_pooling/source/pooling.cpp:26) [46]  (0.993 ns)
	'select' operation 2 bit ('select_ln27', pynq_pooling/source/pooling.cpp:27) [50]  (0.993 ns)
	'add' operation 2 bit ('add_ln28', pynq_pooling/source/pooling.cpp:28) [72]  (1.565 ns)
	'store' operation 0 bit ('ch_write_ln28', pynq_pooling/source/pooling.cpp:28) of variable 'add_ln28', pynq_pooling/source/pooling.cpp:28 on local variable 'ch', pynq_pooling/source/pooling.cpp:28 [79]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 217.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 218.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_39_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 219.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 219.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 222.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 227.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 233.566 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.773 seconds; current allocated memory: 242.012 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.02 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 65.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 176.836 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.188 seconds; current allocated memory: 178.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:42:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.182 seconds; current allocated memory: 180.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 185.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 187.672 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 210.156 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 210.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_27_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_40_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 210.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 210.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 214.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 222.160 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 230.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 53.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 180.754 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.255 seconds; current allocated memory: 182.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:42:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.161 seconds; current allocated memory: 184.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 184.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 189.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 191.312 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 213.652 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 213.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_27_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_40_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 213.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 213.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 218.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 225.820 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 233.977 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 176.785 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.156 seconds; current allocated memory: 178.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:42:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.177 seconds; current allocated memory: 180.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 185.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.754 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 210.098 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 210.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_27_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_40_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 210.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 210.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 214.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 221.980 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 230.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 181.992 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.333 seconds; current allocated memory: 183.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.294 seconds; current allocated memory: 186.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 186.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 190.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 193.168 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:34)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 214.309 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) and 'VITIS_LOOP_29_2'(pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) and 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_3'(pynq_pooling/source/pooling.cpp:40:30) and 'VITIS_LOOP_42_4'(pynq_pooling/source/pooling.cpp:42:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) and 'VITIS_LOOP_40_3'(pynq_pooling/source/pooling.cpp:40:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_3' (pynq_pooling/source/pooling.cpp:40:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 227.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln26', pynq_pooling/source/pooling.cpp:26)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 231.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 232.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln39', pynq_pooling/source/pooling.cpp:39)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 233.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 233.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [60]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 234.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 234.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' pipeline 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 236.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' pipeline 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 240.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 245.559 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 249.996 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.89 seconds; current allocated memory: 259.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 77.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.605 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.213 seconds; current allocated memory: 178.582 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.113 seconds; current allocated memory: 180.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 185.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.457 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:34)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 209.887 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) and 'VITIS_LOOP_29_2'(pynq_pooling/source/pooling.cpp:29:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) and 'VITIS_LOOP_27_1'(pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_3'(pynq_pooling/source/pooling.cpp:40:30) and 'VITIS_LOOP_42_4'(pynq_pooling/source/pooling.cpp:42:34) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) and 'VITIS_LOOP_40_3'(pynq_pooling/source/pooling.cpp:40:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (pynq_pooling/source/pooling.cpp:27:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_3' (pynq_pooling/source/pooling.cpp:40:30) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 221.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln26', pynq_pooling/source/pooling.cpp:26)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 225.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 227.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln39', pynq_pooling/source/pooling.cpp:39)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 228.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 228.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [60]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 228.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 229.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' pipeline 'COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_27_1_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 231.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' pipeline 'POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_40_3_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 235.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 240.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.405 seconds; current allocated memory: 244.469 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 253.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 77.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 178.266 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.349 seconds; current allocated memory: 180.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:42:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:66:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:62:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:58:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (pynq_pooling/source/pooling.cpp:66:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pynq_pooling/source/pooling.cpp:62:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (pynq_pooling/source/pooling.cpp:58:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:39:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:39:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_42_4' (pynq_pooling/source/pooling.cpp:42:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:42:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (pynq_pooling/source/pooling.cpp:29:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.143 seconds; current allocated memory: 182.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 182.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 187.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 189.242 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 211.020 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:39:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 211.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_27_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_40_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 211.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 211.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 216.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 223.363 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 231.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 53.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 176.988 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 178.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:43:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:67:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:63:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_1' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_7' (pynq_pooling/source/pooling.cpp:67:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_6' (pynq_pooling/source/pooling.cpp:63:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (pynq_pooling/source/pooling.cpp:59:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:40:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:40:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_43_4' (pynq_pooling/source/pooling.cpp:43:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:43:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_28_1' (pynq_pooling/source/pooling.cpp:28:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:28:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_2' (pynq_pooling/source/pooling.cpp:30:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.339 seconds; current allocated memory: 180.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 180.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 185.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 187.988 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 209.469 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:40:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 209.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_28_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_41_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 209.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 210.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 214.688 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 221.926 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 230.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 53.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 176.863 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 178.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:43:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:67:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:63:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:59:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_7' (pynq_pooling/source/pooling.cpp:67:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_6' (pynq_pooling/source/pooling.cpp:63:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (pynq_pooling/source/pooling.cpp:59:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at pynq_pooling/source/pooling.cpp:30:19 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:40:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:40:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_43_4' (pynq_pooling/source/pooling.cpp:43:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:43:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_2' (pynq_pooling/source/pooling.cpp:30:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.045 seconds; current allocated memory: 180.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 185.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.691 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.555 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_28_1'(pynq_pooling/source/pooling.cpp:28:19) and 'VITIS_LOOP_30_2'(pynq_pooling/source/pooling.cpp:30:19) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) and 'VITIS_LOOP_28_1'(pynq_pooling/source/pooling.cpp:28:19) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (pynq_pooling/source/pooling.cpp:28:19) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:40:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 209.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_30_2'.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_41_3': contains subloop(s) that are not unrolled or flattened.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1_VITIS_LOOP_30_2'
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [61]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 209.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 210.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 215.480 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 222.816 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 230.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 54.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 177.340 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.26 seconds; current allocated memory: 179.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:43:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:67:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:63:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_7' (pynq_pooling/source/pooling.cpp:67:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_6' (pynq_pooling/source/pooling.cpp:63:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (pynq_pooling/source/pooling.cpp:59:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:40:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:40:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_43_4' (pynq_pooling/source/pooling.cpp:43:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:43:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_2' (pynq_pooling/source/pooling.cpp:30:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.16 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 185.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 187.855 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.387 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:40:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [HLS 200-1842] Cannot implement Loop 'COPY_INPUT_VITIS_LOOP_28_1' as flushable pipeline because there is a sub-loop. Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_28_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_41_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 209.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 210.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 221.969 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 230.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 176.809 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.135 seconds; current allocated memory: 178.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:43:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:67:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:63:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_7' (pynq_pooling/source/pooling.cpp:67:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_6' (pynq_pooling/source/pooling.cpp:63:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (pynq_pooling/source/pooling.cpp:59:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:19:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:26:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:40:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:40:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_43_4' (pynq_pooling/source/pooling.cpp:43:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:43:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_2' (pynq_pooling/source/pooling.cpp:30:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.154 seconds; current allocated memory: 180.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 185.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.898 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.922 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:26:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:40:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 209.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [HLS 200-1842] Cannot implement Loop 'COPY_INPUT_VITIS_LOOP_28_1' as flushable pipeline because there is a sub-loop. Changing pipeline style specification to 'style=stp'.
WARNING: [HLS 200-1842] Cannot implement Loop 'POOLING_VITIS_LOOP_41_3' as flushable pipeline because there is a sub-loop. Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_28_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_41_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln26_1', pynq_pooling/source/pooling.cpp:26) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 209.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 210.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 214.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 221.750 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 230.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 176.555 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.405 seconds; current allocated memory: 178.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:69:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:65:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:61:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:32:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (pynq_pooling/source/pooling.cpp:69:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_6' (pynq_pooling/source/pooling.cpp:65:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (pynq_pooling/source/pooling.cpp:61:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:21:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:28:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:28:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:42:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:42:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_45_4' (pynq_pooling/source/pooling.cpp:45:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:45:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_32_2' (pynq_pooling/source/pooling.cpp:32:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:32:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.22 seconds; current allocated memory: 180.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 185.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 187.805 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 210.230 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:42:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 210.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [HLS 200-1842] Cannot implement Loop 'COPY_INPUT_VITIS_LOOP_30_1' as flushable pipeline because there is a sub-loop. Changing pipeline style specification to 'style=stp'.
WARNING: [HLS 200-1842] Cannot implement Loop 'POOLING_VITIS_LOOP_43_3' as flushable pipeline because there is a sub-loop. Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_30_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_43_3': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 210.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 210.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_34_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 215.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 221.820 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 230.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 54.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 176.688 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.152 seconds; current allocated memory: 178.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:69:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:65:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:61:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:32:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (pynq_pooling/source/pooling.cpp:69:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_6' (pynq_pooling/source/pooling.cpp:65:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (pynq_pooling/source/pooling.cpp:61:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:21:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:28:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:28:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:42:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:42:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_45_4' (pynq_pooling/source/pooling.cpp:45:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:45:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_32_2' (pynq_pooling/source/pooling.cpp:32:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:32:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.22 seconds; current allocated memory: 180.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 180.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 185.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 187.328 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 209.996 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:42:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_30_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_43_3': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 210.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_34_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 214.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 221.816 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 230.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -output C:/DevWorks/HAC/pynq_pooling/ip_repo -vendor robert 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pooling/ip_repo/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 6.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 177.055 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.082 seconds; current allocated memory: 179.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:44:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:68:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:64:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:60:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (pynq_pooling/source/pooling.cpp:44:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (pynq_pooling/source/pooling.cpp:60:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_6' (pynq_pooling/source/pooling.cpp:64:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_7' (pynq_pooling/source/pooling.cpp:68:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (pynq_pooling/source/pooling.cpp:31:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:34:39)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:42:71)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.091 seconds; current allocated memory: 181.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 186.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 188.086 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 210.609 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:27:9) and 'VITIS_LOOP_29_1'(pynq_pooling/source/pooling.cpp:29:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:41:9) and 'VITIS_LOOP_42_3'(pynq_pooling/source/pooling.cpp:42:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:27:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:41:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 222.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_29_1'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' (loop 'COPY_INPUT_VITIS_LOOP_29_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' (loop 'COPY_INPUT_VITIS_LOOP_29_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'COPY_INPUT_VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 226.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 227.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_42_3'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' (loop 'POOLING_VITIS_LOOP_42_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42) and bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' (loop 'POOLING_VITIS_LOOP_42_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42) and bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 21, loop 'POOLING_VITIS_LOOP_42_3'
WARNING: [HLS 200-871] Estimated clock period (6.857 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' consists of the following:
	'mul' operation 64 bit ('tmp3', pynq_pooling/source/pooling.cpp:42) [52]  (6.857 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 228.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 228.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 228.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 228.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' pipeline 'COPY_INPUT_VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_40_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 231.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' pipeline 'POOLING_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 235.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 239.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 243.633 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 253.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.84 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 76.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 177.105 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 178.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:44:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:68:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:64:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:60:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (pynq_pooling/source/pooling.cpp:44:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (pynq_pooling/source/pooling.cpp:60:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_6' (pynq_pooling/source/pooling.cpp:64:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_7' (pynq_pooling/source/pooling.cpp:68:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (pynq_pooling/source/pooling.cpp:31:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:34:39)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:42:71)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.116 seconds; current allocated memory: 181.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 186.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 188.238 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 210.168 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:27:9) and 'VITIS_LOOP_29_1'(pynq_pooling/source/pooling.cpp:29:30) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:41:9) and 'VITIS_LOOP_42_3'(pynq_pooling/source/pooling.cpp:42:30) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:27:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:41:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_29_1'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' (loop 'COPY_INPUT_VITIS_LOOP_29_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' (loop 'COPY_INPUT_VITIS_LOOP_29_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:34) on port 'gmem' (pynq_pooling/source/pooling.cpp:34).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 24, loop 'COPY_INPUT_VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (6.857 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' consists of the following:
	'mul' operation 64 bit ('tmp1', pynq_pooling/source/pooling.cpp:29) [54]  (6.857 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 226.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 227.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_42_3'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' (loop 'POOLING_VITIS_LOOP_42_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42) and bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' (loop 'POOLING_VITIS_LOOP_42_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42) and bus write operation ('gmem_addr_write_ln42', pynq_pooling/source/pooling.cpp:42) on port 'gmem' (pynq_pooling/source/pooling.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 21, loop 'POOLING_VITIS_LOOP_42_3'
WARNING: [HLS 200-871] Estimated clock period (6.857 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' consists of the following:
	'mul' operation 64 bit ('tmp3', pynq_pooling/source/pooling.cpp:42) [52]  (6.857 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 228.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 228.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 229.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 229.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1' pipeline 'COPY_INPUT_VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 231.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3' pipeline 'POOLING_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 235.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_32s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 240.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 244.367 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.807 seconds; current allocated memory: 253.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.84 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 76.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 176.875 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 178.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:44:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:68:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:64:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:60:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_7' (pynq_pooling/source/pooling.cpp:68:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_6' (pynq_pooling/source/pooling.cpp:64:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (pynq_pooling/source/pooling.cpp:60:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:27:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:27:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:41:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:41:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_44_4' (pynq_pooling/source/pooling.cpp:44:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:44:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (pynq_pooling/source/pooling.cpp:31:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.069 seconds; current allocated memory: 180.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 185.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 187.906 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 210.223 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:27:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:41:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 210.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_29_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_42_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln27_1', pynq_pooling/source/pooling.cpp:27) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 210.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 210.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 214.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 222.039 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 230.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 53.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 178.734 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.395 seconds; current allocated memory: 180.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 566 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:37:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_4' (pynq_pooling/source/pooling.cpp:37:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (pynq_pooling/source/pooling.cpp:24:19) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 196608 and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:21:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:21:5)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:34:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:34:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.33 seconds; current allocated memory: 182.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 182.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 187.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 189.168 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 211.312 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:21:5) and 'VITIS_LOOP_22_1'(pynq_pooling/source/pooling.cpp:22:26) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:34:5) and 'VITIS_LOOP_35_3'(pynq_pooling/source/pooling.cpp:35:26) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:21:5) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:34:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 223.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_22_1'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1' (loop 'COPY_INPUT_VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:27) on port 'gmem' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:27) on port 'gmem' (pynq_pooling/source/pooling.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1' (loop 'COPY_INPUT_VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', pynq_pooling/source/pooling.cpp:27) on port 'gmem' (pynq_pooling/source/pooling.cpp:27) and bus read operation ('gmem_addr_read', pynq_pooling/source/pooling.cpp:27) on port 'gmem' (pynq_pooling/source/pooling.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'COPY_INPUT_VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 227.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 228.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_35_3'.
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3' (loop 'POOLING_VITIS_LOOP_35_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln35', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35) and bus write operation ('gmem_addr_write_ln35', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3' (loop 'POOLING_VITIS_LOOP_35_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln35', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35) and bus write operation ('gmem_addr_write_ln35', pynq_pooling/source/pooling.cpp:35) on port 'gmem' (pynq_pooling/source/pooling.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'POOLING_VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 228.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 228.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 229.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 229.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1' pipeline 'COPY_INPUT_VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 231.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3' pipeline 'POOLING_VITIS_LOOP_35_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_35_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 234.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.348 seconds; current allocated memory: 238.887 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 242.469 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 251.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 72.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 177.203 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_HEIGHT' (pynq_pooling/source/pooling.cpp:20:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_WIDTH' (pynq_pooling/source/pooling.cpp:20:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_CHANNELS' (pynq_pooling/source/pooling.cpp:20:41)
WARNING: [HLS 207-5556] invalid variable expr  (pynq_pooling/source/pooling.cpp:21:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 0.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 177.090 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 178.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:44:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_7' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:68:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_6' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:64:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_5' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:60:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_7' (pynq_pooling/source/pooling.cpp:68:42) in function 'image_pooling' completely with a factor of 4 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_6' (pynq_pooling/source/pooling.cpp:64:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (pynq_pooling/source/pooling.cpp:60:42) in function 'image_pooling' completely with a factor of 3 (pynq_pooling/source/pooling.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 3. (pynq_pooling/source/pooling.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:27:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:27:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'POOLING'(pynq_pooling/source/pooling.cpp:41:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:41:9)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_44_4' (pynq_pooling/source/pooling.cpp:44:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:44:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (pynq_pooling/source/pooling.cpp:31:19) in function 'image_pooling' as it has a variable trip count (pynq_pooling/source/pooling.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.594 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 185.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 187.996 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'image_pooling' (pynq_pooling/source/pooling.cpp:8:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 209.984 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:27:9) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:41:9) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 210.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'img_buf'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'COPY_INPUT_VITIS_LOOP_29_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'POOLING_VITIS_LOOP_42_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.978 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'mul' operation 64 bit ('mul_ln27_1', pynq_pooling/source/pooling.cpp:27) [63]  (6.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 210.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 210.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst', 'src', 'width', 'height', 'channels', 'mode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 214.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 222.367 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.843 seconds; current allocated memory: 230.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 53.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 190.262 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.856 seconds; current allocated memory: 191.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,391 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,883 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,893 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:15:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:20:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:20:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.206 seconds; current allocated memory: 194.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 204.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 208.191 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 243.738 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:20:5) and 'VITIS_LOOP_21_1'(pynq_pooling/source/pooling.cpp:21:26) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:30:5) and 'VITIS_LOOP_31_2'(pynq_pooling/source/pooling.cpp:31:26) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:20:5) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:30:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.325 seconds; current allocated memory: 293.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'COPY_INPUT_VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 312.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 313.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_31_2'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' (loop 'POOLING_VITIS_LOOP_31_2'): Unable to schedule bus request operation ('gmem_addr_2_req', pynq_pooling/source/pooling.cpp:54) on port 'gmem' (pynq_pooling/source/pooling.cpp:54) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'POOLING_VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.342 seconds; current allocated memory: 324.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.046 seconds; current allocated memory: 340.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 340.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 340.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' pipeline 'COPY_INPUT_VITIS_LOOP_21_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 340.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' pipeline 'POOLING_VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 372.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.429 seconds; current allocated memory: 410.816 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 423.688 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 439.465 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:37; Allocated memory: 249.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 176.914 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
ERROR: [HLS 207-3430] redefinition of 'max_val' (pynq_pooling/source/pooling.cpp:45:21)
INFO: [HLS 207-71] previous definition is here (pynq_pooling/source/pooling.cpp:42:21)
ERROR: [HLS 207-3430] redefinition of 'min_val' (pynq_pooling/source/pooling.cpp:50:21)
INFO: [HLS 207-71] previous definition is here (pynq_pooling/source/pooling.cpp:41:21)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 177.262 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.254 seconds; current allocated memory: 178.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,391 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,875 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,878 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,883 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,893 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'img_buf': Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:15:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:20:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:20:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.135 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 191.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.477 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 231.184 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'COPY_INPUT'(pynq_pooling/source/pooling.cpp:20:5) and 'VITIS_LOOP_21_1'(pynq_pooling/source/pooling.cpp:21:26) in function 'image_pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'POOLING'(pynq_pooling/source/pooling.cpp:30:5) and 'VITIS_LOOP_31_2'(pynq_pooling/source/pooling.cpp:31:26) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'COPY_INPUT' (pynq_pooling/source/pooling.cpp:20:5) in function 'image_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'POOLING' (pynq_pooling/source/pooling.cpp:30:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 280.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_INPUT_VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_INPUT_VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (6.202 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' consists of the following:
	'load' operation 9 bit ('c_load', pynq_pooling/source/pooling.cpp:21) on local variable 'c', pynq_pooling/source/pooling.cpp:21 [275]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', pynq_pooling/source/pooling.cpp:21) [280]  (1.823 ns)
	'select' operation 9 bit ('select_ln20', pynq_pooling/source/pooling.cpp:20) [281]  (0.968 ns)
	'add' operation 9 bit ('add_ln21', pynq_pooling/source/pooling.cpp:21) [1314]  (1.823 ns)
	'store' operation 0 bit ('c_write_ln21', pynq_pooling/source/pooling.cpp:21) of variable 'add_ln21', pynq_pooling/source/pooling.cpp:21 on local variable 'c', pynq_pooling/source/pooling.cpp:21 [1317]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 299.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 300.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POOLING_VITIS_LOOP_31_2'.
WARNING: [HLS 200-885] The II Violation in module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' (loop 'POOLING_VITIS_LOOP_31_2'): Unable to schedule bus request operation ('gmem_addr_2_req', pynq_pooling/source/pooling.cpp:53) on port 'gmem' (pynq_pooling/source/pooling.cpp:53) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'POOLING_VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 311.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.175 seconds; current allocated memory: 327.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 327.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 327.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1' pipeline 'COPY_INPUT_VITIS_LOOP_21_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_COPY_INPUT_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 329.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2' pipeline 'POOLING_VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling_Pipeline_POOLING_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.218 seconds; current allocated memory: 361.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_img_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.568 seconds; current allocated memory: 400.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 413.344 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.082 seconds; current allocated memory: 428.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.25 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 251.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 176.953 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.358 seconds; current allocated memory: 178.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (pynq_pooling/source/pooling.cpp:45:34) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (pynq_pooling/source/pooling.cpp:47:19) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.205 seconds; current allocated memory: 181.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 185.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 187.031 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 209.145 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:26:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 209.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'load' operation 32 bit ('dst_col_16_load', pynq_pooling/source/pooling.cpp:55) on local variable 'dst_col_16' [72]  (0.000 ns)
	'add' operation 32 bit ('dst_col', pynq_pooling/source/pooling.cpp:59) [104]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln60', pynq_pooling/source/pooling.cpp:60) [105]  (2.552 ns)
	'select' operation 32 bit ('dst_col', pynq_pooling/source/pooling.cpp:60) [107]  (0.698 ns)
	'store' operation 0 bit ('dst_col_16_write_ln60', pynq_pooling/source/pooling.cpp:60) of variable 'dst_col', pynq_pooling/source/pooling.cpp:60 on local variable 'dst_col_16' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 209.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 212.867 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 219.172 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 228.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 51.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 177.270 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.105 seconds; current allocated memory: 178.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (pynq_pooling/source/pooling.cpp:45:34) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (pynq_pooling/source/pooling.cpp:47:19) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.078 seconds; current allocated memory: 181.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 185.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 187.469 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 209.535 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:26:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 209.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 18, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 209.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 212.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 218.711 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.121 seconds; current allocated memory: 228.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 51.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 177.348 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.024 seconds; current allocated memory: 178.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (pynq_pooling/source/pooling.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (pynq_pooling/source/pooling.cpp:45:34) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (pynq_pooling/source/pooling.cpp:47:19) in function 'image_pooling' completely with a factor of 2 (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.962 seconds; current allocated memory: 181.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 185.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.449 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 208.969 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:26:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 208.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 17, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 208.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 209.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 212.816 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 218.723 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 228.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 50.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.926 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.07 seconds; current allocated memory: 178.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.054 seconds; current allocated memory: 181.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 185.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 187.301 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 208.770 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:26:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 208.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'image_pooling' consists of the following:
	'load' operation 32 bit ('dst_col_16_load', pynq_pooling/source/pooling.cpp:58) on local variable 'dst_col_16' [72]  (0.000 ns)
	'add' operation 32 bit ('dst_col', pynq_pooling/source/pooling.cpp:62) [104]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln63', pynq_pooling/source/pooling.cpp:63) [105]  (2.552 ns)
	'select' operation 32 bit ('dst_col', pynq_pooling/source/pooling.cpp:63) [107]  (0.698 ns)
	'store' operation 0 bit ('dst_col_16_write_ln63', pynq_pooling/source/pooling.cpp:63) of variable 'dst_col', pynq_pooling/source/pooling.cpp:63 on local variable 'dst_col_16' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 208.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 208.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 212.816 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 218.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.009 seconds; current allocated memory: 228.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.32 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 51.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 177.875 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.19 seconds; current allocated memory: 179.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_min' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'dst_max' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'src' for cosimulation. (pynq_pooling/source/pooling.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:16:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.534 seconds; current allocated memory: 181.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 186.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 187.707 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 209.344 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:26:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:28:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:26:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 209.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 18, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 209.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 209.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'dst_min', 'dst_max', 'src' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 213.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 218.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 228.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 50.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 177.523 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.116 seconds; current allocated memory: 179.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:66:13)
INFO: [HLS 214-131] Inlining function 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:73:17)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:70:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:50:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:60:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.964 seconds; current allocated memory: 181.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 186.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 187.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 209.172 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:62:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:60:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 209.188 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'LOOP_ROW_LOOP_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 209.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 212.488 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 217.887 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 225.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 177.070 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.123 seconds; current allocated memory: 178.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-272] In function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (pynq_pooling/source/pooling.cpp:7:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 2.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 176.812 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.039 seconds; current allocated memory: 178.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-272] In function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (pynq_pooling/source/pooling.cpp:14:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 3.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 176.746 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.091 seconds; current allocated memory: 178.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:66:13)
INFO: [HLS 214-131] Inlining function 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:73:17)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:70:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:50:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:60:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.933 seconds; current allocated memory: 180.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 185.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 187.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 209.250 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:62:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:60:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 209.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 209.258 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'LOOP_ROW_LOOP_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 209.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 211.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 217.383 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 225.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 48.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 177.137 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.076 seconds; current allocated memory: 178.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:66:13)
INFO: [HLS 214-131] Inlining function 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:73:17)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:70:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:50:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:60:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.072 seconds; current allocated memory: 181.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 185.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 187.449 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 208.891 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:60:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:62:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:60:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 208.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 208.910 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'LOOP_ROW_LOOP_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 209.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 212.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 218.086 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 225.801 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.969 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.087 seconds; current allocated memory: 178.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
ERROR: [HLS 214-272] In function 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: INLINE and DATAFLOW on same function is allowed only for inlining into an outer dataflow function (pynq_pooling/source/pooling.cpp:35:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 3.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 177.195 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.109 seconds; current allocated memory: 179.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.036 seconds; current allocated memory: 181.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 186.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 187.734 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1), detected/extracted 1 process function(s): 
	 'pooling_2x2_Block_entry.split_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 210.625 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
WARNING: [HLS 200-993] Function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (pynq_pooling/source/pooling.cpp:23:31), pipe: (pynq_pooling/source/pooling.cpp:71:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 222.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling_2x2_Block_entry.split_proc' to 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 225.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 227.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 227.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 227.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 227.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 227.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 229.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 229.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 232.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 237.570 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.72 seconds; current allocated memory: 245.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 68.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 177.355 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.132 seconds; current allocated memory: 178.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:81:17)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.021 seconds; current allocated memory: 181.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.367 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 185.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 187.609 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 209.758 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 209.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 19, loop 'LOOP_ROW_LOOP_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 209.793 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'LOOP_ROW_LOOP_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 209.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_pooling' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 212.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 218.113 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.683 seconds; current allocated memory: 226.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 48.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file pynq_pooling/source/test.png; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 176.992 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.276 seconds; current allocated memory: 178.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.086 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 181.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 185.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 187.539 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1), detected/extracted 1 process function(s): 
	 'pooling_2x2_Block_entry.split_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 210.113 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
WARNING: [HLS 200-993] Function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (pynq_pooling/source/pooling.cpp:23:31), pipe: (pynq_pooling/source/pooling.cpp:71:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 222.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling_2x2_Block_entry.split_proc' to 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 225.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 226.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 226.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 226.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 226.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 227.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 228.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 229.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 232.148 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 236.855 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.7 seconds; current allocated memory: 244.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 68.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test1.PNG'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.977 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.19 seconds; current allocated memory: 178.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.223 seconds; current allocated memory: 181.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 181.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 185.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 187.797 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1), detected/extracted 1 process function(s): 
	 'pooling_2x2_Block_entry.split_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 210.191 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
WARNING: [HLS 200-993] Function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (pynq_pooling/source/pooling.cpp:23:31), pipe: (pynq_pooling/source/pooling.cpp:71:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 222.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling_2x2_Block_entry.split_proc' to 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 225.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 226.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 226.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 226.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 226.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 227.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 228.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 229.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 232.242 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 236.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 245.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 68.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'test1.PNG'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 183.781 MB.
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.726 seconds; current allocated memory: 185.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.448 seconds; current allocated memory: 188.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 188.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 192.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 194.336 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1), detected/extracted 1 process function(s): 
	 'pooling_2x2_Block_entry.split_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 217.242 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
WARNING: [HLS 200-993] Function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (pynq_pooling/source/pooling.cpp:23:31), pipe: (pynq_pooling/source/pooling.cpp:71:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 228.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling_2x2_Block_entry.split_proc' to 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 231.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 233.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 233.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 233.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 233.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 233.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 235.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 236.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 239.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 244.078 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.849 seconds; current allocated memory: 252.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 68.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pooling/ip_repo/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 6.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:12; Allocated memory: 0.535 MB.
