<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ODT Control Register - dramodt</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ODT Control Register - dramodt</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register controls which ODT pin is asserted during reads or writes. Bits [1:0] control which ODT pin is asserted during to accesses to chip select 0, bits [3:2] which ODT pin is asserted during accesses to chip select 1. For example, a value of "1001" will cause ODT[0] to be asserted for accesses to CS[0], and ODT[1] to be asserted for access to CS[1] pin. Set this to "0001" if there is only one chip select available.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">Write ODT Control</a> </td></tr>
<tr>
<td align="left">[7:4] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">Read ODT Control</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Write ODT Control - cfg_write_odt_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f838ace9e66373b36a9406e73742f67"></a><a class="anchor" id="ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP"></a></p>
<p>This register controls which ODT pin is asserted during writes.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc062c8dadfa567457a1139d85eca3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gafc062c8dadfa567457a1139d85eca3ce">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafc062c8dadfa567457a1139d85eca3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3590f062f48a5087cf8f77978ecfb38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga3590f062f48a5087cf8f77978ecfb38b">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3590f062f48a5087cf8f77978ecfb38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302d42259b3f0c955565648f58f619ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga302d42259b3f0c955565648f58f619ba">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga302d42259b3f0c955565648f58f619ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dd76d08f690fb741ce9f2ea35f1d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gac7dd76d08f690fb741ce9f2ea35f1d80">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:gac7dd76d08f690fb741ce9f2ea35f1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55076b9e4a4f19d29ccbb0417d91d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gae55076b9e4a4f19d29ccbb0417d91d65">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gae55076b9e4a4f19d29ccbb0417d91d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867426bfdd8e20357d287a7d06970805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga867426bfdd8e20357d287a7d06970805">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga867426bfdd8e20357d287a7d06970805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3173a1a7916e12bafd54cc4262d9666f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga3173a1a7916e12bafd54cc4262d9666f">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3173a1a7916e12bafd54cc4262d9666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a14954915e366eca3caa18d15cae169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga3a14954915e366eca3caa18d15cae169">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga3a14954915e366eca3caa18d15cae169"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Read ODT Control - cfg_read_odt_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2d605a97b4fe13c6d1c5c0009097f1d1"></a><a class="anchor" id="ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP"></a></p>
<p>This register controls which ODT pin is asserted during reads.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab5dd509a0489ace91e1c8b6aa2c28a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gab5dd509a0489ace91e1c8b6aa2c28a14">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gab5dd509a0489ace91e1c8b6aa2c28a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6ebefd285dbbf90fa2e6778d64bc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga0b6ebefd285dbbf90fa2e6778d64bc2c">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0b6ebefd285dbbf90fa2e6778d64bc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaab151db72af0eeadac7b754daec968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gaeaab151db72af0eeadac7b754daec968">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeaab151db72af0eeadac7b754daec968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688361b36b2ad36f4a6ff96608a997a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga688361b36b2ad36f4a6ff96608a997a7">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_SET_MSK</a>&#160;&#160;&#160;0x000000f0</td></tr>
<tr class="separator:ga688361b36b2ad36f4a6ff96608a997a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c6e322bde191b1f3017eec32e283d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga871c6e322bde191b1f3017eec32e283d">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xffffff0f</td></tr>
<tr class="separator:ga871c6e322bde191b1f3017eec32e283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1108e0ec72b600236b7fd806f0ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga6da1108e0ec72b600236b7fd806f0ede">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6da1108e0ec72b600236b7fd806f0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bc52b8a8ff113561cf879776f380cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gab6bc52b8a8ff113561cf879776f380cb">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000f0) &gt;&gt; 4)</td></tr>
<tr class="separator:gab6bc52b8a8ff113561cf879776f380cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafe79008fe241ad3b72010125924637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gafafe79008fe241ad3b72010125924637">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000000f0)</td></tr>
<tr class="separator:gafafe79008fe241ad3b72010125924637"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s">ALT_SDR_CTL_DRAMODT_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga28b72cad723d106242a376bdc8f84215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ga28b72cad723d106242a376bdc8f84215">ALT_SDR_CTL_DRAMODT_OFST</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga28b72cad723d106242a376bdc8f84215"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab1f3f2edabc46745764864e760640573"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s">ALT_SDR_CTL_DRAMODT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gab1f3f2edabc46745764864e760640573">ALT_SDR_CTL_DRAMODT_t</a></td></tr>
<tr class="separator:gab1f3f2edabc46745764864e760640573"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMODT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html">ALT_SDR_CTL_DRAMODT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6da2f3a40015073a14efad40be1b4c5"></a>uint32_t</td>
<td class="fieldname">
cfg_write_odt_chip: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">Write ODT Control</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5741baf3c9e305da9c0f2bacde55da52"></a>uint32_t</td>
<td class="fieldname">
cfg_read_odt_chip: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">Read ODT Control</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7a0c300f9dc80c068635f0cfbcbde23"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafc062c8dadfa567457a1139d85eca3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3590f062f48a5087cf8f77978ecfb38b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga302d42259b3f0c955565648f58f619ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac7dd76d08f690fb741ce9f2ea35f1d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae55076b9e4a4f19d29ccbb0417d91d65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga867426bfdd8e20357d287a7d06970805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga3173a1a7916e12bafd54cc4262d9666f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a14954915e366eca3caa18d15cae169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_WR_ODT_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab5dd509a0489ace91e1c8b6aa2c28a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b6ebefd285dbbf90fa2e6778d64bc2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeaab151db72af0eeadac7b754daec968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga688361b36b2ad36f4a6ff96608a997a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_SET_MSK&#160;&#160;&#160;0x000000f0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga871c6e322bde191b1f3017eec32e283d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_CLR_MSK&#160;&#160;&#160;0xffffff0f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6da1108e0ec72b600236b7fd806f0ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gab6bc52b8a8ff113561cf879776f380cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000f0) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafafe79008fe241ad3b72010125924637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP">ALT_SDR_CTL_DRAMODT_CFG_RD_ODT_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga28b72cad723d106242a376bdc8f84215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMODT_OFST&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html">ALT_SDR_CTL_DRAMODT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab1f3f2edabc46745764864e760640573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t__s">ALT_SDR_CTL_DRAMODT_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html#gab1f3f2edabc46745764864e760640573">ALT_SDR_CTL_DRAMODT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html">ALT_SDR_CTL_DRAMODT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
