// Seed: 3863444673
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    output wor id_7,
    input wand id_8,
    input wand id_9,
    output uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    input uwire id_16
);
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3
    , id_29,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8
    , id_30,
    input tri0 id_9,
    input wor id_10,
    output logic id_11,
    output wire id_12,
    input supply0 id_13,
    input logic id_14,
    input tri1 id_15,
    input uwire id_16,
    input supply0 id_17,
    output tri id_18,
    input tri id_19,
    input tri0 id_20,
    output uwire id_21,
    input tri1 id_22,
    input tri1 id_23,
    input supply1 id_24,
    input wor id_25,
    input uwire id_26,
    input tri1 id_27
);
  always @(posedge 1 - 1)
    @(1) begin : LABEL_0
      id_11 = #id_31(id_14);
    end
  module_0 modCall_1 (
      id_6,
      id_12,
      id_13,
      id_2,
      id_13,
      id_22,
      id_2,
      id_21,
      id_6,
      id_22,
      id_12,
      id_4,
      id_4,
      id_21,
      id_16,
      id_20,
      id_23
  );
  assign modCall_1.type_18 = 0;
endmodule
