{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698341093765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698341093765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 22:54:53 2023 " "Processing started: Thu Oct 26 22:54:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698341093765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698341093765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sixteenBitDecrementer -c sixteenBitDecrementer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sixteenBitDecrementer -c sixteenBitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698341093766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698341094243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698341094243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitdecrementer.v 7 7 " "Found 7 design units, including 7 entities, in source file sixteenbitdecrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitDecrementer " "Found entity 1: sixteenBitDecrementer" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_2In " "Found entity 2: and_2In" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_2In " "Found entity 3: or_2In" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "4 not_1In " "Found entity 4: not_1In" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "5 xor_2In " "Found entity 5: xor_2In" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfAdder " "Found entity 6: halfAdder" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""} { "Info" "ISGN_ENTITY_NAME" "7 fullAdder " "Found entity 7: fullAdder" {  } { { "sixteenBitDecrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698341103678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitdecrementertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitdecrementertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitDecrementerTestbench " "Found entity 1: sixteenBitDecrementerTestbench" {  } { { "sixteenBitDecrementerTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementerTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698341103681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698341103681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sixteenBitDecrementer " "Elaborating entity \"sixteenBitDecrementer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698341103720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder:fa0\"" {  } { { "sixteenBitDecrementer.v" "fa0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder fullAdder:fa0\|halfAdder:ha1 " "Elaborating entity \"halfAdder\" for hierarchy \"fullAdder:fa0\|halfAdder:ha1\"" {  } { { "sixteenBitDecrementer.v" "ha1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2In fullAdder:fa0\|halfAdder:ha1\|xor_2In:xor_1 " "Elaborating entity \"xor_2In\" for hierarchy \"fullAdder:fa0\|halfAdder:ha1\|xor_2In:xor_1\"" {  } { { "sixteenBitDecrementer.v" "xor_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2In fullAdder:fa0\|halfAdder:ha1\|and_2In:and_1 " "Elaborating entity \"and_2In\" for hierarchy \"fullAdder:fa0\|halfAdder:ha1\|and_2In:and_1\"" {  } { { "sixteenBitDecrementer.v" "and_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2In fullAdder:fa0\|or_2In:or1 " "Elaborating entity \"or_2In\" for hierarchy \"fullAdder:fa0\|or_2In:or1\"" {  } { { "sixteenBitDecrementer.v" "or1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1In not_1In:not_1 " "Elaborating entity \"not_1In\" for hierarchy \"not_1In:not_1\"" {  } { { "sixteenBitDecrementer.v" "not_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitDecrementer/sixteenBitDecrementer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341103796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698341104284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698341104709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698341104709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698341104755 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698341104755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698341104755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698341104755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698341104776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 22:55:04 2023 " "Processing ended: Thu Oct 26 22:55:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698341104776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698341104776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698341104776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698341104776 ""}
