0.7
2020.2
Oct 14 2022
05:20:55
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.sim/sim_1/impl/timing/xsim/Processor_tb_time_impl.v,1711273475,verilog,,,,ADD_SUB;ALU;Control;Datapath;FSM;Processor;RAM;RAM32M_HD1;RAM32M_HD12;RAM32M_HD2;RAM32M_HD3;RAM32M_HD5;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_HD9;RAM32M_UNIQ_BASE_;RAM32X1D_HD10;RAM32X1D_HD11;RAM32X1D_HD4;RAM32X1D_UNIQ_BASE_;ROM;Rg;Rg_0;Rg_1;Rg_2;Rg_3;Rg_4;Rg_5;Rg_6;Rg__parameterized1;Rg__parameterized4;adder;adder_p4;glbl;regfile;regfile_core,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/ALU_tb.vhd,1711136618,vhdl,,,,alu_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/Control_tb.vhd,1710751282,vhdl,,,,control_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/regfile_tb.vhd,1711129941,vhdl,,,,regfile_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/new/Processor_tb.vhd,1711273462,vhdl,,,,processor_tb,,,,,,,,
