Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan 24 18:31:12 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.538        0.000                      0                 1755        0.062        0.000                      0                 1755        9.500        0.000                       0                   457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.538        0.000                      0                 1755        0.062        0.000                      0                 1755        9.500        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.814ns  (logic 2.857ns (22.296%)  route 9.957ns (77.704%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 24.325 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.605 f  dataPath/addrOut_carry__2/O[1]
                         net (fo=1, routed)           0.354    11.958    dataPath/regfile/O[1]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.250    12.208 f  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.253    12.461    dataPath/regfile/state_reg[3]_4
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.566 f  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.353    12.920    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.025 f  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.668    13.692    dataPath/regfile/state_reg[1][5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I0_O)        0.126    13.818 f  dataPath/regfile/dual_mem_i_4/O
                         net (fo=61, routed)          2.362    16.180    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.287    16.467 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           0.905    17.372    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.283    24.325    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.492    
                         clock uncertainty           -0.035    24.456    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    23.910    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.910    
                         arrival time                         -17.372    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.772ns  (logic 2.857ns (22.369%)  route 9.915ns (77.631%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 24.323 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.605 f  dataPath/addrOut_carry__2/O[1]
                         net (fo=1, routed)           0.354    11.958    dataPath/regfile/O[1]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.250    12.208 f  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.253    12.461    dataPath/regfile/state_reg[3]_4
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.566 f  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.353    12.920    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.025 f  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.668    13.692    dataPath/regfile/state_reg[1][5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I0_O)        0.126    13.818 f  dataPath/regfile/dual_mem_i_4/O
                         net (fo=61, routed)          2.601    16.419    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X8Y78          LUT5 (Prop_lut5_I1_O)        0.287    16.706 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.624    17.330    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.281    24.323    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.167    24.490    
                         clock uncertainty           -0.035    24.454    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    23.908    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.908    
                         arrival time                         -17.330    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.800ns  (logic 2.837ns (22.164%)  route 9.963ns (77.836%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 24.326 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.605 f  dataPath/addrOut_carry__2/O[1]
                         net (fo=1, routed)           0.354    11.958    dataPath/regfile/O[1]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.250    12.208 f  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.253    12.461    dataPath/regfile/state_reg[3]_4
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.566 f  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.353    12.920    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.025 f  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.668    13.692    dataPath/regfile/state_reg[1][5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I0_O)        0.126    13.818 f  dataPath/regfile/dual_mem_i_4/O
                         net (fo=61, routed)          2.601    16.419    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.267    16.686 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           0.672    17.358    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.284    24.326    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.167    24.493    
                         clock uncertainty           -0.035    24.457    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.070    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.070    
                         arrival time                         -17.358    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 2.837ns (22.436%)  route 9.808ns (77.564%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 24.321 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.605 f  dataPath/addrOut_carry__2/O[1]
                         net (fo=1, routed)           0.354    11.958    dataPath/regfile/O[1]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.250    12.208 f  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.253    12.461    dataPath/regfile/state_reg[3]_4
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.566 f  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.353    12.920    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.025 f  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.668    13.692    dataPath/regfile/state_reg[1][5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I0_O)        0.126    13.818 f  dataPath/regfile/dual_mem_i_4/O
                         net (fo=61, routed)          2.602    16.420    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.267    16.687 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.515    17.203    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.279    24.321    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.488    
                         clock uncertainty           -0.035    24.452    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.065    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.606ns  (logic 2.837ns (22.505%)  route 9.769ns (77.495%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.605 r  dataPath/addrOut_carry__2/O[1]
                         net (fo=1, routed)           0.354    11.958    dataPath/regfile/O[1]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.250    12.208 r  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.253    12.461    dataPath/regfile/state_reg[3]_4
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.566 r  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.353    12.920    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.025 r  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.668    13.692    dataPath/regfile/state_reg[1][5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I0_O)        0.126    13.818 r  dataPath/regfile/dual_mem_i_4/O
                         net (fo=61, routed)          1.996    15.814    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.267    16.081 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           1.083    17.164    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y18         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.495    
                         clock uncertainty           -0.035    24.459    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.072    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.072    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.747ns (21.895%)  route 9.799ns (78.105%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 24.341 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.520 f  dataPath/addrOut_carry__2/O[0]
                         net (fo=1, routed)           0.246    11.766    dataPath/regfile/O[0]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.249    12.015 f  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.463    12.478    dataPath/regfile/state_reg[3]_6
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.583 f  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.343    12.925    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.030 f  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.697    13.727    dataPath/regfile/state_reg[1][4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.125    13.852 f  dataPath/regfile/dual_mem_i_5/O
                         net (fo=61, routed)          2.358    16.210    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.264    16.474 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           0.631    17.104    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.299    24.341    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.160    24.501    
                         clock uncertainty           -0.035    24.466    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.079    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.079    
                         arrival time                         -17.104    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.239ns  (logic 2.472ns (20.197%)  route 9.767ns (79.803%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 24.330 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.507 r  dataPath/addrOut_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.959    dataPath/alu/regfile_7[11]_i_2[1]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.250    12.209 r  dataPath/alu/regfile_7[9]_i_5/O
                         net (fo=2, routed)           0.264    12.473    dataPath/regfile/regfile_0_reg[9]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.578 r  dataPath/regfile/regfile_7[9]_i_2/O
                         net (fo=1, routed)           0.373    12.952    dataPath/regfile/regfile_7[9]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.057 r  dataPath/regfile/regfile_7[9]_i_1/O
                         net (fo=14, routed)          0.965    14.021    dataPath/regfile/state_reg[1][1]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.126    14.147 r  dataPath/regfile/dual_mem_i_8/O
                         net (fo=60, routed)          2.650    16.797    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.288    24.330    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.160    24.490    
                         clock uncertainty           -0.035    24.455    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.668    23.787    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.787    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.241ns  (logic 2.472ns (20.195%)  route 9.769ns (79.805%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 24.332 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.507 r  dataPath/addrOut_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.959    dataPath/alu/regfile_7[11]_i_2[1]
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.250    12.209 r  dataPath/alu/regfile_7[9]_i_5/O
                         net (fo=2, routed)           0.264    12.473    dataPath/regfile/regfile_0_reg[9]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.578 r  dataPath/regfile/regfile_7[9]_i_2/O
                         net (fo=1, routed)           0.373    12.952    dataPath/regfile/regfile_7[9]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.057 r  dataPath/regfile/regfile_7[9]_i_1/O
                         net (fo=14, routed)          0.965    14.021    dataPath/regfile/state_reg[1][1]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.126    14.147 r  dataPath/regfile/dual_mem_i_8/O
                         net (fo=60, routed)          2.651    16.799    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.290    24.332    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.160    24.492    
                         clock uncertainty           -0.035    24.457    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.668    23.789    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.789    
                         arrival time                         -16.799    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 2.758ns (22.392%)  route 9.559ns (77.608%))
  Logic Levels:           14  (CARRY4=3 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.380     6.927    controller/_T_48__0
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.105     7.032 r  controller/i__carry_i_24/O
                         net (fo=32, routed)          0.973     8.005    dataPath/regfile/addrOut_carry__1_i_5_0[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.110 r  dataPath/regfile/i__carry__0_i_15/O
                         net (fo=4, routed)           0.687     8.797    dataPath/regfile/regfile_6_reg[4]_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.115     8.912 r  dataPath/regfile/i__carry_i_21/O
                         net (fo=5, routed)           1.055     9.968    dataPath/regfile/regfile_6_reg[4]_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.235 r  dataPath/regfile/addrOut_carry__0_i_4/O
                         net (fo=3, routed)           0.462    10.697    dataPath/regfile/ADDR1MUX[4]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.105    10.802 r  dataPath/regfile/addrOut_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.802    dataPath/regfile_n_167
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.242 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.242    dataPath/addrOut_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.340 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.340    dataPath/addrOut_carry__1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.520 f  dataPath/addrOut_carry__2/O[0]
                         net (fo=1, routed)           0.246    11.766    dataPath/regfile/O[0]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.249    12.015 f  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.463    12.478    dataPath/regfile/state_reg[3]_6
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.105    12.583 f  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.343    12.925    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.105    13.030 f  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.697    13.727    dataPath/regfile/state_reg[1][4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.125    13.852 f  dataPath/regfile/dual_mem_i_5/O
                         net (fo=61, routed)          2.358    16.210    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.275    16.485 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.390    16.875    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.300    24.342    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.160    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    23.902    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                         -16.875    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.198ns  (logic 1.957ns (16.043%)  route 10.241ns (83.957%))
  Logic Levels:           11  (CARRY4=1 LUT3=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 24.332 - 20.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.356     4.558    controller/clock_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.937 r  controller/state_reg[3]/Q
                         net (fo=71, routed)          1.505     6.442    controller/state_reg_n_0_[3]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     6.547 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.453     7.000    dataPath/_T_48__0
    SLICE_X46Y66         LUT4 (Prop_lut4_I3_O)        0.105     7.105 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          0.822     7.926    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X34Y66         LUT6 (Prop_lut6_I2_O)        0.105     8.031 r  dataPath/regfile/i__carry_i_17/O
                         net (fo=3, routed)           0.948     8.979    dataPath/regfile/i__carry_i_17_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.119     9.098 f  dataPath/regfile/i__carry_i_19/O
                         net (fo=6, routed)           0.749     9.848    dataPath/regfile/regfile_6_reg[3]_2[0]
    SLICE_X40Y65         LUT3 (Prop_lut3_I0_O)        0.267    10.115 r  dataPath/regfile/addrOut_carry_i_3/O
                         net (fo=3, routed)           0.336    10.451    dataPath/regfile/ADDR1MUX[1]
    SLICE_X43Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.556 r  dataPath/regfile/addrOut_carry_i_7/O
                         net (fo=1, routed)           0.000    10.556    dataPath/regfile_n_162
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.743 r  dataPath/addrOut_carry/O[1]
                         net (fo=1, routed)           0.638    11.380    controller/addrOut[1]
    SLICE_X37Y66         LUT6 (Prop_lut6_I1_O)        0.250    11.630 r  controller/regfile_7[1]_i_6/O
                         net (fo=1, routed)           0.113    11.743    controller/regfile_7[1]_i_6_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.105    11.848 r  controller/regfile_7[1]_i_4/O
                         net (fo=1, routed)           0.585    12.433    controller/regfile_7[1]_i_4_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I3_O)        0.105    12.538 r  controller/regfile_7[1]_i_1/O
                         net (fo=15, routed)          0.711    13.250    controller/regfile_io_wData[1]
    SLICE_X43Y70         LUT3 (Prop_lut3_I0_O)        0.125    13.375 r  controller/MAR_REG[1]_i_1/O
                         net (fo=66, routed)          3.382    16.756    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.290    24.332    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.160    24.492    
                         clock uncertainty           -0.035    24.457    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.660    23.797    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.797    
                         arrival time                         -16.756    
  -------------------------------------------------------------------
                         slack                                  7.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UartRX/_T_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UartRX/rxReg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.262%)  route 0.216ns (62.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.557     1.482    UartRX/clock_IBUF_BUFG
    SLICE_X36Y65         FDSE                                         r  UartRX/_T_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDSE (Prop_fdse_C_Q)         0.128     1.610 r  UartRX/_T_1_reg/Q
                         net (fo=1, routed)           0.216     1.826    UartRX/_T_1
    SLICE_X31Y66         FDSE                                         r  UartRX/rxReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.822     1.993    UartRX/clock_IBUF_BUFG
    SLICE_X31Y66         FDSE                                         r  UartRX/rxReg_reg/C
                         clock pessimism             -0.250     1.743    
    SLICE_X31Y66         FDSE (Hold_fdse_C_D)         0.021     1.764    UartRX/rxReg_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.641%)  route 0.319ns (69.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  dataPath/MDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dataPath/MDR_reg[6]/Q
                         net (fo=21, routed)          0.319     1.942    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.034    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.555    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.851    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.529%)  route 0.336ns (70.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  dataPath/MDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dataPath/MDR_reg[6]/Q
                         net (fo=21, routed)          0.336     1.959    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.867     2.038    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.559    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.855    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.306%)  route 0.340ns (70.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  dataPath/MDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dataPath/MDR_reg[7]/Q
                         net (fo=21, routed)          0.340     1.961    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.867     2.038    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.559    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.855    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.560     1.485    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X28Y58         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  BufferedUartTX/buf_/dataReg_reg[6]/Q
                         net (fo=1, routed)           0.053     1.680    BufferedUartTX/buf_/dataReg[6]
    SLICE_X29Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.725 r  BufferedUartTX/buf_/shiftReg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.725    BufferedUartTX/tx/D[6]
    SLICE_X29Y58         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.830     2.000    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[7]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.091     1.589    BufferedUartTX/tx/shiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.462%)  route 0.372ns (72.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  dataPath/MDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dataPath/MDR_reg[7]/Q
                         net (fo=21, routed)          0.372     1.993    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.034    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.555    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.851    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.415%)  route 0.311ns (62.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  dataPath/KBSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dataPath/KBSR_reg[15]/Q
                         net (fo=5, routed)           0.311     1.934    controller/MDR_reg[15]_2
    SLICE_X37Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.979 r  controller/MDR[15]_i_2/O
                         net (fo=1, routed)           0.000     1.979    dataPath/MDR_reg[15]_2[15]
    SLICE_X37Y65         FDRE                                         r  dataPath/MDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.823     1.994    dataPath/clock_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  dataPath/MDR_reg[15]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.091     1.835    dataPath/MDR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.999%)  route 0.365ns (69.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  dataPath/MDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  dataPath/MDR_reg[5]/Q
                         net (fo=21, routed)          0.365     2.008    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.034    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.555    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.851    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.561     1.486    dataPath/clock_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  dataPath/DDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  dataPath/DDR_reg[3]/Q
                         net (fo=1, routed)           0.110     1.738    BufferedUartTX/buf_/dataReg_reg[7]_0[3]
    SLICE_X31Y57         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.828     1.999    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X31Y57         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[3]/C
                         clock pessimism             -0.497     1.501    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.072     1.573    BufferedUartTX/buf_/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.912%)  route 0.111ns (44.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.560     1.485    dataPath/clock_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  dataPath/DDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  dataPath/DDR_reg[6]/Q
                         net (fo=1, routed)           0.111     1.738    BufferedUartTX/buf_/dataReg_reg[7]_0[6]
    SLICE_X28Y58         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.830     2.000    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X28Y58         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[6]/C
                         clock pessimism             -0.498     1.501    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.070     1.571    BufferedUartTX/buf_/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y6   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y6   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y14  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y14  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y11  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y11  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y61  BufferedUartTX/tx/cntReg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y61  BufferedUartTX/tx/cntReg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y61  BufferedUartTX/tx/cntReg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y54  dataPath/time__reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y54  dataPath/time__reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y55  dataPath/time__reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y55  dataPath/time__reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y55  dataPath/time__reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y55  dataPath/time__reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y56  dataPath/time__reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y57  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y58  BufferedUartTX/buf_/dataReg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y58  BufferedUartTX/buf_/dataReg_reg[4]/C



