cp_hqd_eop_base_addr_lo	,	V_570
AMDGPU_IB_FLAG_CE	,	V_754
"ring test on %d succeeded in %d usecs\n"	,	L_3
PIPE_INTERLEAVE_SIZE	,	V_257
WD_INDEX_BUF_BASE	,	V_296
AMD_CG_SUPPORT_GFX_MGCG	,	V_693
FIFO_SAMPLES	,	V_151
ngg_buf	,	V_259
AMDGPU_UCODE_ID_CP_PFP	,	V_107
gfx_v9_0_kiq_init_register	,	F_166
gfx_v9_0_kiq_irq_funcs	,	V_863
"Failed to load gfx firmware!\n"	,	L_39
reset_work	,	V_846
mec_fw_version	,	V_98
"amdgpu/%s_rlc.bin"	,	L_17
cp_hqd_pq_rptr_report_addr_hi	,	V_605
load_type	,	V_104
AMDGPU_GEM_DOMAIN_OA	,	V_351
unlikely	,	F_64
AMD_PG_SUPPORT_CP	,	V_467
AMDGPU_UCODE_ID_CP_ME	,	V_113
amdgpu_sriov_vf	,	F_136
gpu_clock_mutex	,	V_673
v9_ce_ib_state	,	V_793
mmCP_ME2_PIPE0_INT_CNTL	,	V_848
ring_obj	,	V_319
scratch	,	V_12
mmRLC_SRM_INDEX_CNTL_DATA_0	,	V_429
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK	,	V_442
AMD_CG_SUPPORT_GFX_CP_LS	,	V_712
gfx_v9_0_enable_gfx_pipeline_powergating	,	F_124
CP_ME2_PIPE0_INT_CNTL	,	V_853
size	,	V_198
AMD_CG_STATE_GATE	,	V_736
INDIRECT_BUFFER_PRE_ENB	,	F_213
"(%d) pin HDP EOP bo failed\n"	,	L_26
golden_settings_gc_9_1	,	V_9
mmCP_HQD_IB_CONTROL	,	V_614
golden_settings_gc_9_0	,	V_5
golden_settings_gc_9_1_rv1	,	V_10
amdgpu_ring_init	,	F_89
amdgpu_ngg	,	V_270
CP_RB_DOORBELL_RANGE_LOWER	,	V_535
gfx_v9_0_rlc_start	,	F_130
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_140
RREG32	,	F_24
mec_fw_gpu_addr	,	V_199
CP_CPC_IC_BASE_CNTL	,	V_543
NGG_PARAM	,	V_285
amdgpu_ib_schedule	,	F_29
gfx_v9_0_rlc_stop	,	F_128
gfx_v9_0_update_gfx_mg_power_gating	,	F_196
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_457
GRBM_STATUS__CB_BUSY_MASK	,	V_660
gfx_v9_0_ring_emit_pipeline_sync	,	F_221
active_cu_number	,	V_877
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_729
amdgpu_gds_reg_offset	,	V_276
address	,	V_202
AMDGPU_IH_CLIENTID_GRBM_CP	,	V_335
CP_RB0_CNTL	,	V_513
f	,	V_46
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
"comp_%d.%d.%d"	,	L_38
i	,	V_35
irq	,	V_336
j	,	V_329
k	,	V_330
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_770
vmhub	,	V_778
wptr_gpu_addr	,	V_509
r	,	V_36
CP_HQD_PQ_CONTROL	,	V_594
cp_hqd_pq_base_hi	,	V_592
gds_addr	,	V_801
AMD_PG_STATE_GATE	,	V_734
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK	,	V_453
gfx_v9_0_mec_fini	,	F_62
PG_IDLE_SAMPLE_INTERVAL	,	V_153
mmCP_RB0_WPTR	,	V_519
gfx_v9_0_mec_init	,	F_68
cp_hqd_eop_base_addr_hi	,	V_571
amdgpu_gfx_kiq_init	,	F_93
cp_hqd_pq_rptr	,	V_582
GRBM_SOFT_RESET	,	V_474
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_709
EVENT_TYPE	,	F_217
POS_BUF_SIZE	,	V_290
cs_section_def	,	V_122
gfx_v9_0_set_eop_interrupt_state	,	F_245
WAIT_REG_MEM_OPERATION	,	F_13
reg_mem_engine	,	V_739
PACKET3_MAP_QUEUES_QUEUE_SEL	,	F_155
gfx_v9_0_resume	,	F_179
enter_safe_mode	,	V_715
ref	,	V_30
mmCP_HQD_PERSISTENT_STATE	,	V_610
WD_POS_BUF_BASE_HI	,	V_304
mmGDS_VMID0_SIZE	,	V_865
ucode_id	,	V_108
AMDGPU_RING_TYPE_GFX	,	V_772
reg	,	V_22
irq_type	,	V_317
amdgpu_ring_fini	,	F_97
"Failed to create Position Buffer\n"	,	L_34
num_reg	,	V_13
AMDGPU_CP_KIQ_IRQ_DRIVER0	,	V_849
req	,	V_779
amdgpu_gfx_kiq_init_ring	,	F_94
ret	,	V_808
WREG32_SOC15	,	F_47
CMP_BUSY_INT_ENABLE	,	V_406
register_restore	,	V_95
PACKET3_MAP_QUEUES_QUEUE_TYPE	,	F_160
EN	,	V_620
WD_POS_BUF_BASE	,	V_302
CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK	,	V_525
queue_bitmap	,	V_190
mmGRBM_GFX_INDEX	,	V_364
RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK	,	V_450
gfx_v9_0_kiq_setting	,	F_148
int_sel	,	V_763
amdgpu_gfx_scratch_get	,	F_18
gfx_v9_0_priv_reg_irq_funcs	,	V_860
RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK	,	V_463
"(%d) create HDP EOP bo failed\n"	,	L_25
RPTR_BLOCK_SIZE	,	V_596
PACKET3_DMA_DATA	,	V_312
AMDGPU_UCODE_ID_RLC_G	,	V_115
sh_mem_bases	,	V_376
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_398
num_rbs	,	V_374
sc_prim_fifo_size_backend	,	V_238
amdgpu_ring_clear_ring	,	F_168
NUM_PIPES	,	V_246
"gfx9: Failed to load firmware \"%s\"\n"	,	L_20
MAX_COMPRESSED_FRAGS	,	V_251
mmSCRATCH_REG0	,	V_16
GUI_ACTIVE	,	V_650
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_668
AMD_PG_SUPPORT_GFX_PG	,	V_438
le32_to_cpu	,	F_38
kmalloc	,	F_39
GC	,	V_15
mmCP_ME1_PIPE1_INT_CNTL	,	V_825
eng	,	V_783
gfx_v9_0_cp_gfx_load_microcode	,	F_138
CP_PQ_WPTR_POLL_CNTL	,	V_619
AMDGPU_GEM_DOMAIN_GTT	,	V_194
bitmap_zero	,	F_69
GRBM_STATUS2	,	V_670
SQ_IND_INDEX__INDEX__SHIFT	,	V_206
PACKET3_MAP_QUEUES_QUEUE	,	F_157
mmCP_RB_WPTR_DELAY	,	V_510
GRBM_STATUS__SC_BUSY_MASK	,	V_654
mmCP_RB_DOORBELL_CONTROL	,	V_531
mmRLC_LB_CNTR_INIT	,	V_146
PACKET3_MAP_QUEUES_NUM_QUEUES	,	F_163
DEFAULT_SH_MEM_BASES	,	V_377
GRBM_STATUS__BCI_BUSY_MASK	,	V_655
cp_hqd_pq_base_lo	,	V_591
DRM_DEBUG	,	F_34
mmRLC_GPM_GENERAL_12	,	V_481
AMD_PG_SUPPORT_GFX_PIPELINE	,	V_700
gfx_v9_0_hw_fini	,	F_175
pfp_fw	,	V_63
RLC_BUSY	,	V_671
"(%d) failed to create NGG buffer\n"	,	L_32
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_711
EOP_TC_MD_ACTION_EN	,	V_769
mmCPC_INT_STATUS	,	V_791
mem_size	,	V_310
number	,	V_882
PACKET3_MAP_QUEUES_DOORBELL_OFFSET	,	F_164
tmp	,	V_34
mmCP_CE_UCODE_ADDR	,	V_498
amdgpu_bo_gpu_offset	,	F_154
CP_ME_CNTL	,	V_488
mqd_addr	,	V_555
mec2_fw_version	,	V_101
RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK	,	V_722
clear_state_descriptor_offset	,	V_82
gfx_v9_0_ring_emit_patch_cond_exec	,	F_235
rb_bitmap_width_per_sh	,	V_372
handle	,	V_328
AMD_CG_SUPPORT_GFX_MGLS	,	V_708
INDIRECT_BUFFER_VALID	,	V_758
pg_flags	,	V_437
mmCP_MEC_CNTL	,	V_540
rlc_fw_version	,	V_78
amdgpu_irq_add_id	,	F_91
gfx_v9_0_ring_get_wptr_gfx	,	F_205
gfx_v9_0_enable_save_restore_machine	,	F_117
mmCP_RB0_WPTR_HI	,	V_520
DRM_INFO	,	F_26
gfx_v9_0_ring_test_ring	,	F_17
GRBM_STATUS__GDS_BUSY_MASK	,	V_661
max_cu_per_sh	,	V_874
gfx_v9_0_get_clockgating_state	,	F_203
mmCP_HQD_EOP_BASE_ADDR	,	V_621
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_212
ixSQ_WAVE_IB_STS	,	V_227
gfx_v9_0_kcq_init_queue	,	F_169
amd_clockgating_state	,	V_735
amdgpu_cu_info	,	V_875
ucode_feature_version	,	V_70
err	,	V_54
common_firmware_header	,	V_57
rlc	,	V_80
gfx_v9_0_late_init	,	F_191
cnt	,	V_796
wave_read_ind	,	F_74
amdgpu_gfx_parse_disable_cu	,	F_255
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK	,	V_706
cp_table_size	,	V_183
AMD_CG_SUPPORT_GFX_3D_CGLS	,	V_720
gfx_v9_0_priv_inst_irq	,	F_250
PACKET3_INDIRECT_BUFFER_CONST	,	V_755
PACKET3_SET_CONTEXT_REG	,	V_137
PACKET3_MAP_QUEUES	,	V_558
gfx_v9_0_ring_emit_rreg	,	F_239
ce_ram_size	,	V_353
CP_MQD_CONTROL	,	V_589
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_401
FRAME_CMD	,	F_238
gws	,	V_347
amdgpu_ring	,	V_18
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_690
AMDGPU_PREAMBLE_IB_PRESENT_FIRST	,	V_807
CP_RB_DOORBELL_CONTROL	,	V_532
pipe	,	V_315
use_doorbell	,	V_320
DOORBELL_HIT	,	V_579
buffer	,	V_132
queue_id	,	V_845
AMDGPU_FW_LOAD_PSP	,	V_105
RLC_SAFE_MODE	,	V_698
ixSQ_WAVE_IB_DBG0	,	V_228
gfx_v9_0_early_init	,	F_186
amdgpu_ib	,	V_43
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_5
uintptr_t	,	V_93
DOORBELL_RANGE_LOWER	,	V_536
soc15_grbm_select	,	F_107
gfx_v9_0_suspend	,	F_178
AMDGPU_UCODE_ID_CP_MEC1_JT	,	V_118
mqd_idx	,	V_642
AMDGPU_DOORBELL64_USERQUEUE_END	,	V_638
"amdgpu: cp failed to lock ring (%d).\n"	,	L_45
RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT	,	V_730
cp_hqd_active	,	V_618
"amdgpu: NGG failed to lock ring %d (%d).\n"	,	L_37
gfx_v9_0_rlc_reset	,	F_129
mmRLC_AUTO_PG_CTRL	,	V_455
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_676
NUM_SHADER_ENGINES	,	V_255
mmCP_RB0_RPTR_ADDR_HI	,	V_524
RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY__SHIFT	,	V_721
"Failed to init KIQ BOs!\n"	,	L_43
dst_ptr	,	V_165
ngg	,	V_267
GRBM_STATUS__SPI_BUSY_MASK	,	V_662
gfx_v9_0_get_csb_buffer	,	F_44
se_num	,	V_354
"Failed to init MEC BOs!\n"	,	L_41
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_576
pfp_fw_version	,	V_67
mmRLC_SAFE_MODE	,	V_697
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_542
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_380
CP_HQD_EOP_CONTROL	,	V_573
mec_fw_obj	,	V_186
sc_earlyz_tile_fifo_size	,	V_240
cs_ptr	,	V_177
mmCP_HQD_PQ_RPTR	,	V_608
ENDIAN_SWAP	,	V_598
READ_TIMEOUT	,	V_387
gfx_v9_0_init_csb	,	F_113
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT	,	V_454
gfx_v9_0_write_data_to_reg	,	F_6
NUM_RB_PER_SE	,	V_253
VEGA10_GB_ADDR_CONFIG_GOLDEN	,	V_241
PACKET3_SET_CONTEXT_REG_START	,	V_139
AMDGPU_FENCE_FLAG_64BIT	,	V_762
v9_de_ib_state	,	V_799
mmDB_RENDER_CONTROL	,	V_464
"Using rlc debug ucode. mmRLC_GPM_GENERAL_6 ==0x08%x / fw_ver == %i \n"	,	L_44
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_538
ring	,	V_19
RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT	,	V_447
mmCPC_INT_CNTL	,	V_850
EOP_TC_WB_ACTION_EN	,	V_768
gfx_v9_0_cp_gfx_enable	,	F_137
amdgpu_ring_alloc	,	F_21
GRBM_STATUS__VGT_BUSY_MASK	,	V_658
amdgpu_pos_buf_per_se	,	V_281
gfx_v9_0_set_gds_init	,	F_189
nbio_hf_reg	,	V_741
reg_list_array_offset_bytes	,	V_96
mmCP_PFP_UCODE_DATA	,	V_497
cp_mqd_base_addr_hi	,	V_587
GENERIC2_INT_ENABLE	,	V_852
PACKET3	,	F_8
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_325
FIRST_COMPUTE_VMID	,	V_382
state	,	V_733
eop_base_addr	,	V_563
compute_static_thread_mgmt_se1	,	V_566
compute_static_thread_mgmt_se0	,	V_565
compute_static_thread_mgmt_se3	,	V_568
compute_static_thread_mgmt_se2	,	V_567
ext	,	V_125
me_fw_version	,	V_72
mmRLC_GPM_SCRATCH_ADDR	,	V_426
vmid	,	V_677
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK	,	V_725
"amdgpu: failed to get ib (%ld).\n"	,	L_6
asic_type	,	V_3
priv_reg_irq	,	V_337
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_466
VMID	,	V_544
GFP_KERNEL	,	V_91
max_backends_per_se	,	V_369
cur	,	V_813
cp_hqd_dequeue_request	,	V_581
GFX9_RLC_FORMAT_DIRECT_REG_LIST_LENGTH	,	V_420
cu_info	,	V_388
RLC_SAVE_RESTORE_ADDR_STARTING_OFFSET	,	V_424
gfx_v9_0_ring_test_ib	,	F_27
RB_BUFSZ	,	V_514
GRBM_STATUS__CP_BUSY_MASK	,	V_667
mutex_unlock	,	F_52
gfx_v9_0_hw_init	,	F_174
active_rbs	,	V_371
vm_inv_eng	,	V_784
BUG	,	F_35
"(%d) create mec firmware bo failed\n"	,	L_28
"Invalid KCQ enabled: %d\n"	,	L_46
RLCG_UCODE_LOADING_START_ADDRESS	,	V_483
gfx_v9_0_kiq_resume	,	F_170
num_gfx_rings	,	V_341
gfx_v9_0_set_ring_funcs	,	F_187
cs_partition_size	,	V_866
NGG_PRIM	,	V_278
hpd_eop_gpu_addr	,	V_195
DRM_UDELAY	,	F_25
gfx_v9_0_ring_funcs_compute	,	V_856
fw_data	,	V_164
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_635
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_634
"invalid pipe %d\n"	,	L_52
mutex_lock	,	F_48
mmRLC_SRM_ARAM_DATA	,	V_425
mmCP_MQD_BASE_ADDR_HI	,	V_628
mmCP_RB_VMID	,	V_511
mec_hdr	,	V_189
PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS_MASK	,	V_435
table_offset	,	V_169
mdelay	,	F_145
ucode_version	,	V_68
gds_gfx_bo	,	V_346
de_payload	,	V_800
source	,	V_830
register_list_format	,	V_90
gfx_v9_0_rlc_resume	,	F_135
in_suspend	,	V_646
fw_size	,	V_110
gfx_v9_0_update_gfx_clock_gating	,	F_200
amdgpu_gfx_compute_queue_acquire	,	F_70
CPC_INT_CNTL	,	V_851
PRIV_STATE	,	V_601
amdgpu_vmhub	,	V_776
gfx_v9_0_priv_reg_irq	,	F_248
gfx_v9_0_ring_emit_hdp_flush	,	F_210
RLC_SAFE_MODE__MESSAGE__SHIFT	,	V_696
mmRLC_CGCG_CGLS_CTRL	,	V_485
sh_mem_config	,	V_375
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_870
mmCP_HQD_DEQUEUE_REQUEST	,	V_624
ETIMEDOUT	,	V_51
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_622
GB_ADDR_CONFIG	,	V_245
amdgpu_bo_free_kernel	,	F_57
amdgpu_bo_pin	,	F_72
name	,	V_324
mmRLC_PG_CNTL	,	V_458
"(%d) failed to create cp table bo\n"	,	L_22
mmSQ_IND_DATA	,	V_208
gfx_v9_0_set_compute_eop_interrupt_state	,	F_242
gfx_v9_0_set_irq_funcs	,	F_188
WREG32	,	F_20
cp_hqd_eop_control	,	V_575
gpu_addr	,	V_264
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_840
gart_funcs	,	V_781
wave	,	V_201
size_se	,	V_260
AMDGPU_IB_FLAG_PREEMPT	,	V_757
ME_HALT	,	V_489
PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS__SHIFT	,	V_436
gfx_v9_0_ring_emit_fence_kiq	,	F_227
"amdgpu/%s_mec2.bin"	,	L_19
mmRLC_LB_PARAMS	,	V_154
clear_state_obj	,	V_175
amdgpu_irq_put	,	F_176
mmRLC_JUMP_TABLE_RESTORE	,	V_470
RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK	,	V_157
DOORBELL_SOURCE	,	V_578
amdgpu_ring_write	,	F_7
start	,	V_230
RESERVED	,	V_160
RLC_SAFE_MODE__CMD_MASK	,	V_695
CP_HQD_PERSISTENT_STATE	,	V_611
"amdgpu/%s_pfp.bin"	,	L_14
ptr	,	V_48
target	,	V_847
__BIG_ENDIAN	,	F_144
__le32	,	T_2
AMDGPU_UCODE_ID_CP_CE	,	V_114
CU_MASK_USED_OFF_HYST	,	V_159
gfx_v9_0_ngg_create_buf	,	F_80
me_fw	,	V_71
hdr	,	V_172
GRBM_STATUS	,	V_649
free_mask	,	V_17
indirect_start_offsets	,	V_416
gfx_v9_0_mqd_init	,	F_165
PACKET3_SET_UCONFIG_REG	,	V_38
gfx_firmware_header_v1_0	,	V_59
uint64_t	,	T_5
AMDGPU_GEM_DOMAIN_GWS	,	V_348
CP_HQD_PQ_DOORBELL_CONTROL	,	V_577
"(%d) map HDP EOP bo failed\n"	,	L_27
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_456
mmRLC_CSIB_ADDR_HI	,	V_408
RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK	,	V_704
me_id	,	V_843
amdgpu_gfx_kiq_free_ring	,	F_99
backend_enable_mask	,	V_373
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_392
csa_addr	,	V_795
AMDGPU_PTE_VALID	,	V_785
amdgpu_gart_get_vm_pde	,	F_223
PACKET3_PREAMBLE_CNTL	,	V_134
gfx_v9_0_cp_gfx_resume	,	F_142
EOP_SIZE	,	V_574
PG_IDLE_SAMPLES	,	V_152
max_compress_frags	,	V_250
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK	,	V_460
mmCP_MAX_CONTEXT	,	V_502
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_637
gfx_v9_0_read_wave_data	,	F_76
compute_ring	,	V_318
wptr	,	V_518
ctx0_ptb_addr_lo32	,	V_786
mmSH_MEM_CONFIG	,	V_384
max_indirect_reg_count	,	V_415
ctx0_ptb_addr_hi32	,	V_787
mmCP_MEC_ME1_UCODE_ADDR	,	V_549
mmRLC_CGTT_MGCG_OVERRIDE	,	V_702
ce_hdr	,	V_494
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_835
atomic64_set	,	F_208
CP_PQ_STATUS	,	V_640
PAGE_SIZE	,	V_112
gfx_v9_0_kiq_init_queue	,	F_167
rptr_offs	,	V_522
err2	,	V_50
amdgpu_kiq	,	V_331
rlc_setting	,	V_688
err1	,	V_47
flags	,	V_477
mec_int_cntl_reg	,	V_823
WRITE_DATA_DST_SEL	,	F_10
rlc_hdr	,	V_62
amdgpu_ring_test_ring	,	F_172
mmCP_HQD_VMID	,	V_639
ucode_array_offset_bytes	,	V_173
get_invalidate_req	,	V_782
amdgpu_bo_kmap	,	F_73
SH_MEM_ADDRESS_MODE_64	,	V_378
"Illegal register access in command stream\n"	,	L_55
gfx_v9_0_eop_irq	,	F_246
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_839
ROQ_PQ_IB_FLIP	,	V_600
RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT	,	V_718
offsetof	,	F_231
num_pipes	,	V_244
gfx_v9_0_enable_cp_power_gating	,	F_122
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_731
jt_size	,	V_117
cp_hqd_pq_rptr_report_addr_lo	,	V_604
"Failed to create Control Sideband Buffer\n"	,	L_35
mmCP_HQD_PQ_CONTROL	,	V_593
gfx_v9_0_init_rlc_save_restore_list	,	F_115
rb_bufsz	,	V_506
AMDGPU_DOORBELL_MEC_RING0	,	V_322
in_reset	,	V_644
CE_PARTITION_BASE	,	V_505
SOFT_RESET_GFX	,	V_666
DATA_SEL	,	F_219
mmCP_HQD_PQ_BASE	,	V_629
"\n"	,	L_11
table_size	,	V_170
PACKET3_SET_RESOURCES_QUEUE_TYPE	,	F_153
reg_list_format_separate_start	,	V_86
EVENT_INDEX	,	F_218
gws_gfx_bo	,	V_349
reg_val_offs	,	V_817
gfx_v9_0_init_pg	,	F_127
num	,	V_211
section	,	V_127
GRBM_GFX_INDEX	,	V_357
amdgpu_ngg_buf	,	V_258
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_834
RLC_LB_CNTL	,	V_158
CP_HQD_IB_CONTROL	,	V_615
gfx_current_status	,	V_339
gfx_v9_0_wait_reg_mem	,	F_11
wptr_offs	,	V_526
cp_mqd_base_addr_lo	,	V_585
mmRLC_CSIB_ADDR_LO	,	V_409
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_465
gfx_v9_0_init_microcode	,	F_33
"(%d) reserve mec firmware bo failed\n"	,	L_24
rlc_firmware_header_v2_0	,	V_61
pd_addr	,	V_775
"Illegal instruction in command stream\n"	,	L_56
SE_BROADCAST_WRITES	,	V_360
mec2_fw	,	V_100
pipe_interleave_size	,	V_256
PARAM_BUF_SIZE	,	V_294
gfx_v9_0_ring_emit_vm_flush	,	F_222
mmRLC_CP_SCHEDULERS	,	V_551
PRELOAD_SIZE	,	V_612
mmCP_RB0_CNTL	,	V_517
wb_gpu_addr	,	V_562
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_469
done	,	V_647
amdgpu_ucode_print_rlc_hdr	,	F_133
clear_state_gpu_addr	,	V_176
max_tile_pipes	,	V_247
"amdgpu: fence wait failed (%ld).\n"	,	L_8
"Failed to create Parameter Cache\n"	,	L_36
rlc_feature_version	,	V_79
gb_addr_config	,	V_232
AMDGPU_CP_IRQ_GFX_EOP	,	V_343
LAST_COMPUTE_VMID	,	V_383
mmCP_ME_CNTL	,	V_487
amdgpu_ib_free	,	F_31
AMDGPU_PREAMBLE_IB_PRESENT	,	V_806
WAIT_REG_MEM_ENGINE	,	F_15
rlc_fw	,	V_77
WR_CONFIRM	,	V_25
queue_mask	,	V_553
kiq_ring	,	V_552
reg_list_size_bytes	,	V_89
gfx_v9_0_soft_reset	,	F_182
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_838
RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT	,	V_446
addr	,	V_759
PACKET3_CONTEXT_CONTROL	,	V_136
default_data	,	V_431
mmRLC_PG_DELAY_2	,	V_449
mmRLC_PG_DELAY_3	,	V_452
atomic64_t	,	V_737
WARN_ON	,	F_151
indirect_offset	,	V_411
SOFT_RESET_CP	,	V_665
gfx_v9_0_enable_sck_slow_down_on_power_down	,	F_121
gfx_v9_0_ring_emit_fence	,	F_216
num_se	,	V_254
mmRLC_GPM_UCODE_DATA	,	V_484
funcs	,	V_233
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_633
ixSQ_WAVE_TRAPSTS	,	V_226
RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK	,	V_422
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_205
extent	,	V_128
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
mqd_backup	,	V_645
virt	,	V_816
gfx_v9_0_init_lbpw	,	F_46
gfx_v9_0_parse_ind_reg_list	,	F_114
gfx_v9_0_enable_gfx_cg_power_gating	,	F_123
def	,	V_701
mmCP_HQD_ACTIVE	,	V_623
exit_safe_mode	,	V_724
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_714
list_size	,	V_412
num_compute_rings	,	V_192
upper_32_bits	,	F_86
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_541
dev	,	V_64
mmRLC_LB_ALWAYS_ACTIVE_CU_MASK	,	V_156
mmCP_RB_WPTR_POLL_ADDR_LO	,	V_527
bitmap	,	V_867
GRBM_STATUS__IA_BUSY_MASK	,	V_663
ARRAY_SIZE	,	F_3
gfx_v9_0_ring_emit_gds_switch	,	F_185
nbio_hdp_flush_reg	,	V_740
gfx_v9_0_cp_compute_load_microcode	,	F_147
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_837
mmRLC_PG_DELAY	,	V_448
RLC_PG_DELAY__POWER_UP_DELAY__SHIFT	,	V_444
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_632
max_indirect_start_offsets_count	,	V_418
fence_drv	,	V_773
CNTL_SB_BUF_SIZE	,	V_293
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_871
AMD_IS_APU	,	V_478
nbio_v6_1_hdp_flush_reg	,	V_742
amdgpu_cntl_sb_buf_per_se	,	V_283
mmGC_USER_RB_BACKEND_DISABLE	,	V_366
gfx9_cs_data	,	V_126
adev	,	V_2
gfx_v9_0_is_idle	,	F_180
mmCP_ME1_PIPE0_INT_CNTL	,	V_824
gfx_v9_0_ring_emit_ib_compute	,	F_215
PACKET3_SWITCH_BUFFER	,	V_792
RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK	,	V_707
INT_SEL	,	F_220
gfx_v9_0_sw_init	,	F_90
gws_base	,	V_680
test_bit	,	F_150
bo	,	V_263
ALIGNMENT_MODE	,	V_390
amdgpu_interrupt_state	,	V_818
rptr_addr	,	V_508
gfx_v9_0_cp_compute_enable	,	F_146
amdgpu_bo_size	,	F_81
RREG32_SOC15	,	F_51
gds_size	,	V_679
hpd	,	V_187
cp_mqd_control	,	V_590
order_base_2	,	F_143
seq	,	V_760
gfx_v9_0_ring_emit_tmz	,	F_237
doorbell_index	,	V_321
amd_powergating_state	,	V_732
pfp_feature_version	,	V_69
mmRLC_CNTL	,	V_471
ce_fw	,	V_74
GRBM_STATUS__PA_BUSY_MASK	,	V_653
RLC_PG_CNTL__CP_PG_DISABLE_MASK	,	V_461
me_hdr	,	V_495
PACKET3_SET_UCONFIG_REG_START	,	V_39
gfx_v9_0_read_wave_sgprs	,	F_77
amdgpu_bo_unreserve	,	F_61
amdgpu_prim_buf_per_se	,	V_279
mec_fw	,	V_97
usepfp	,	V_771
CHIP_VEGA10	,	V_4
amdgpu_bo_reserve	,	F_63
config	,	V_235
gfx_v9_0_wait_for_rlc_serdes	,	F_110
gfx_v9_0_update_gfx_cg_power_gating	,	F_195
gfx_v9_0_select_se_sh	,	F_49
gfx_v9_0_ngg_en	,	F_84
gfx_v9_0_kiq_set_interrupt_state	,	F_251
AMDGPU_GFX_NORMAL_MODE	,	V_340
oa_size	,	V_683
unique_indirect_reg_count	,	V_414
gfx_v9_0_set_user_cu_inactive_bitmap	,	F_253
starting_offsets_start	,	V_87
CP_ME1_PIPE0_INT_CNTL	,	V_828
reg_list_format_size_bytes	,	V_88
num_types	,	V_857
mmCP_RB_WPTR_POLL_ADDR_HI	,	V_528
amdgpu_firmware_info	,	V_55
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_397
atomic64_read	,	F_206
"(%d) reserve HPD EOP bo failed\n"	,	L_23
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_443
PACKET3_SET_RESOURCES_VMID_MASK	,	F_152
gfx_v9_0_scratch_init	,	F_4
info	,	V_56
WD_INDEX_BUF_BASE_HI	,	V_299
amdgpu_gfx_is_mec_queue_enabled	,	F_92
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_836
gfx_v9_0_ring_funcs_kiq	,	V_854
gfx_v9_0_gfx_funcs	,	V_234
gfx_v9_0_wait_for_idle	,	F_181
amdgpu_ucode_print_gfx_hdr	,	F_139
CNTX_EMPTY_INT_ENABLE	,	V_405
count	,	V_121
clear_state_size	,	V_181
AMD_CG_SUPPORT_GFX_CGCG	,	V_692
PACKET3_MAP_QUEUES_ALLOC_FORMAT	,	F_161
cond_exe_gpu_addr	,	V_810
gart	,	V_780
gfx_v9_0_update_coarse_grain_clock_gating	,	F_199
RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT	,	V_451
AMDGPU_GEM_DOMAIN_VRAM	,	V_182
DRM_ERROR	,	F_19
PRIV_REG_INT_ENABLE	,	V_831
cs_data	,	V_133
mmCP_CPC_IC_BASE_LO	,	V_547
mmWD_CNTL_SB_BUF_BASE	,	V_307
amdgpu_gfx_compute_mqd_sw_fini	,	F_98
sh_num	,	V_355
GFX9_MEC_HPD_SIZE	,	V_193
cp_hqd_pq_control	,	V_603
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK	,	V_462
timeout	,	V_42
hdp_flush_done_offset	,	V_748
fw	,	V_109
PACKET3_SET_RESOURCES	,	V_554
WDOORBELL64	,	F_209
gfx_v9_0_ring_emit_de_meta	,	F_214
WD_BUF_RESOURCE_2	,	V_292
"gfx"	,	L_42
WD_BUF_RESOURCE_1	,	V_288
oa_gfx_bo	,	V_352
mmPA_SC_FIFO_SIZE	,	V_391
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK	,	V_459
gfx_v9_0_get_rb_active_bitmap	,	F_102
counter	,	V_876
NGG_CNTL	,	V_282
vm_inv_eng0_req	,	V_788
gfx_v9_0_eop_irq_funcs	,	V_859
num_pipe_per_mec	,	V_326
hub	,	V_777
sync_seq	,	V_774
WAIT_REG_MEM_MEM_SPACE	,	F_12
mmCP_HQD_EOP_CONTROL	,	V_572
sc_prim_fifo_size_frontend	,	V_237
gfx_v9_0_sw_fini	,	F_96
amdgpu_param_buf_per_se	,	V_284
mmCP_DEVICE_ID	,	V_503
RAVEN_GB_ADDR_CONFIG_GOLDEN	,	V_242
mmCP_RB0_BASE	,	V_529
RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK	,	V_703
pr_debug	,	F_177
amdgpu_ring_commit	,	F_23
ENOMEM	,	V_92
PACKET3_BASE_INDEX	,	F_141
fw_name	,	V_53
cp_hqd_pq_doorbell_control	,	V_580
INSTANCE_INDEX	,	V_359
AMDGPU_DOORBELL64_GFX_RING0	,	V_342
unique_indirect_regs	,	V_413
ao_cu_bitmap	,	V_881
AMDGPU_GWS_SHIFT	,	V_684
ixSQ_WAVE_M0	,	V_229
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_393
mmWD_INDEX_BUF_BASE_HI	,	V_301
vm_id	,	V_751
max_hw_contexts	,	V_236
gds_base	,	V_678
vm_inv_eng0_ack	,	V_789
ib	,	V_44
gfx_v9_0_ring_get_rptr_compute	,	F_224
eng_sel	,	V_20
id	,	V_129
CMD	,	V_699
EOP_TCL1_ACTION_EN	,	V_766
wave_read_regs	,	F_75
init	,	V_269
likely	,	F_236
"invalid me %d\n"	,	L_53
gfx_v9_0_ngg_init	,	F_83
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_394
ctx_switch	,	V_752
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
new_entry	,	V_419
cp_table_obj	,	V_178
amdgpu_bo_kunmap	,	F_60
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_651
v9_gfx_meta_data	,	V_798
reg_list_format_array_offset_bytes	,	V_94
num_queue_per_pipe	,	V_334
mmCC_RB_BACKEND_DISABLE	,	V_365
"(%d) failed to create rlc csb bo\n"	,	L_21
"KCQ enable failed (scratch(0x%04X)=0x%08X)\n"	,	L_49
mmWD_INDEX_BUF_BASE	,	V_298
compute_pipelinestat_enable	,	V_564
mmCP_INT_CNTL_RING0	,	V_402
ring_size	,	V_512
RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK	,	V_719
gfx_v9_0_enable_gfx_dynamic_mg_power_gating	,	F_126
gfx_v9_0_enable_sck_slow_down_on_power_up	,	F_120
cp_hqd_pq_wptr_poll_addr_hi	,	V_607
gfx_v9_0_ring_emit_hdp_invalidate	,	F_211
ALIGN	,	F_40
ixSQ_WAVE_STATUS	,	V_216
num_mec	,	V_333
amdgpu_iv_entry	,	V_841
WD_CNTL_SB_BUF_BASE	,	V_306
gfx_v9_ring_emit_sb	,	F_228
ao_bitmap	,	V_878
gfx_v9_0_init_compute_vmid	,	F_106
gfx_v9_0_get_csb_size	,	F_43
CHIP_RAVEN	,	V_8
SOFT_RESET_RLC	,	V_475
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_367
amdgpu_lbpw	,	V_486
GRBM_STATUS__DB_BUSY_MASK	,	V_659
AMDGPU_HAVE_CTX_SWITCH	,	V_805
gws_size	,	V_681
AMDGPU_IRQ_STATE_DISABLE	,	V_819
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_868
length_dw	,	V_49
mmCP_HQD_PQ_WPTR_HI	,	V_626
mmRLC_CGCG_CGLS_CTRL_3D	,	V_717
UNORD_DISPATCH	,	V_599
GRBM_CNTL	,	V_386
gfx_v9_0_ring_set_wptr_gfx	,	F_207
ucode	,	V_106
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_869
PRIV_INSTR_INT_ENABLE	,	V_832
instance	,	V_356
WAIT_REG_MEM_FUNCTION	,	F_14
RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT	,	V_445
GRBM_STATUS__SX_BUSY_MASK	,	V_656
ixSQ_WAVE_PC_HI	,	V_218
AMD_PG_SUPPORT_GFX_DMG	,	V_440
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_675
size_t	,	T_3
in_safe_mode	,	V_689
AMD_CG_SUPPORT_GFX_CGLS	,	V_726
u32	,	V_6
eop_gpu_addr	,	V_323
amdgpu_bo_create	,	F_71
me	,	V_166
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK	,	V_705
amdgpu_ring_write_multiple	,	F_232
gfx_v9_0_ngg_fini	,	F_82
gfx_v9_0_set_gfx_eop_interrupt_state	,	F_241
amdgpu_program_register_sequence	,	F_2
"amdgpu/%s_mec.bin"	,	L_18
WD_CNTL_SB_BUF_BASE_HI	,	V_308
WREG32_FIELD15	,	F_54
ref_and_mask_cp2	,	V_744
entry	,	V_842
ref_and_mask_cp0	,	V_746
mmRLC_SRM_INDEX_CNTL_ADDR_0	,	V_428
header	,	V_58
bo_offset	,	V_168
"(%d) pin mec firmware bo failed\n"	,	L_29
mem_space	,	V_26
ref_and_mask_cp6	,	V_745
cp_hqd_vmid	,	V_609
gfx_v9_ring_emit_cntxcntl	,	F_233
NGG_BUF_MAX	,	V_266
mmCP_CE_UCODE_DATA	,	V_499
mmRLC_LB_THR_CONFIG_1	,	V_142
dst	,	V_214
mmRLC_LB_THR_CONFIG_2	,	V_143
mmRLC_LB_THR_CONFIG_3	,	V_144
mmRLC_LB_THR_CONFIG_4	,	V_145
mec	,	V_184
mmSQ_IND_INDEX	,	V_203
"IH: CPC GENERIC2_INT, me:%d, pipe:%d, queue:%d\n"	,	L_57
AMDGPU_UCODE_ID_CP_MEC2_JT	,	V_120
buf_mask	,	V_811
oa	,	V_350
mem	,	V_197
mmRLC_CSIB_LENGTH	,	V_410
AMD_PG_SUPPORT_GFX_SMG	,	V_439
request_firmware	,	F_36
reg_list_format_start	,	V_85
reg_base	,	V_14
max_me	,	V_167
gds_reserve_addr	,	V_275
mmGRBM_STATUS2	,	V_669
AMDGPU_OA_SHIFT	,	V_685
amdgpu_gfx_create_bitmask	,	F_103
amdgpu_gfx_scratch_free	,	F_22
DOORBELL_EN	,	V_534
gfx_v9_0_ring_get_rptr_gfx	,	F_204
src	,	V_833
mqd_ptr	,	V_560
total_size	,	V_273
gfx_v9_0_gpu_init	,	F_108
mmCP_ME1_PIPE3_INT_CNTL	,	V_827
dev_warn	,	F_65
control	,	V_753
thread	,	V_209
amdgpu_ucode_validate	,	F_37
amdgpu_gfx_compute_mqd_sw_init	,	F_95
srbm_mutex	,	V_381
u64	,	T_4
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_213
gfx_v9_0_set_rlc_funcs	,	F_190
me_feature_version	,	V_73
amdgpu_fence_process	,	F_247
dw2	,	V_804
cp_hqd_pq_wptr_lo	,	V_583
SQIND_WAVE_SGPRS_OFFSET	,	V_231
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_399
mmSH_MEM_BASES	,	V_385
ixSQ_WAVE_PC_LO	,	V_217
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_674
gfx_v9_0_enable_gui_idle_interrupt	,	F_112
"amdgpu: IB test timed out.\n"	,	L_7
PACKET3_DMA_DATA_CP_SYNC	,	V_313
"amdgpu/%s_me.bin"	,	L_15
cs_extent_def	,	V_124
WRITE_DATA_CACHE_POLICY	,	F_230
golden_settings_gc_9_0_vg10	,	V_7
AMDGPU_MAX_COMPUTE_RINGS	,	V_643
default_size_se	,	V_261
mmRLC_GPM_TIMER_INT_3	,	V_480
PACKET3_COPY_DATA	,	V_815
gds_reserve_size	,	V_271
ixSQ_WAVE_LDS_ALLOC	,	V_225
mmCP_MQD_BASE_ADDR	,	V_627
mec_int_cntl	,	V_822
AMD_PG_SUPPORT_GDS	,	V_468
AMDGPU_IRQ_STATE_ENABLE	,	V_820
jt_offset	,	V_174
PACKET3_DMA_DATA_SRC_SEL	,	F_87
"Buffer size is invalid: %d\n"	,	L_31
num_rb_per_se	,	V_252
AMDGPU_GPU_PAGE_SIZE	,	V_597
amdgpu_irq_get	,	F_192
PACKET3_RELEASE_MEM	,	V_765
gfx_v9_0_rlc_funcs	,	V_864
dws	,	V_180
mmCP_RB0_BASE_HI	,	V_530
PACKET3_INDIRECT_BUFFER	,	V_756
GFX_IDLE_INT_ENABLE	,	V_407
gfx_v9_0_init_gfx_power_gating	,	F_119
bo_size	,	V_265
cg_flags	,	V_691
ce_fw_version	,	V_75
"Failed to init rlc BOs!\n"	,	L_40
AMDGPU_GDS_SHIFT	,	V_311
gfx_v9_0_enable_gfx_static_mg_power_gating	,	F_125
AMD_CG_SUPPORT_GFX_3D_CGCG	,	V_694
simd	,	V_200
mmRLC_LB_CNTR_MAX	,	V_147
mmWD_POS_BUF_BASE	,	V_303
mmRLC_GPM_GENERAL_6	,	V_479
mmRLC_GPM_GENERAL_7	,	V_155
gfx_v9_0_get_cu_active_bitmap	,	F_254
u8	,	T_6
mmRLC_GPM_SCRATCH_DATA	,	V_427
"IH: CP EOP\n"	,	L_54
LOAD_BALANCE_ENABLE	,	V_163
ixSQ_WAVE_EXEC_HI	,	V_220
hweight32	,	F_105
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_33
reg_index	,	V_138
SECT_CONTEXT	,	V_130
mmRLC_SERDES_CU_MASTER_BUSY	,	V_396
chip_name	,	V_52
buf	,	V_268
sect	,	V_123
gfx_v9_0_setup_rb	,	F_104
ring_id	,	V_314
hqd_gpu_addr	,	V_561
EOP_TC_ACTION_EN	,	V_767
"ib test on ring %d succeeded\n"	,	L_9
"amdgpu/%s_ce.bin"	,	L_16
cp_hqd_pq_wptr_hi	,	V_584
mmCP_ME1_PIPE2_INT_CNTL	,	V_826
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_873
compute_misc_reserved	,	V_569
AMDGPU_MAX_COMPUTE_QUEUES	,	V_191
CACHE_POLICY	,	V_545
gfx_v9_0_tiling_mode_table_init	,	F_101
wptr_addr	,	V_557
mmRLC_LB_INIT_CU_MASK	,	V_149
mmGRBM_SOFT_RESET	,	V_672
mmCP_RB0_RPTR_ADDR	,	V_523
AMDGPU_CP_KIQ_IRQ_LAST	,	V_862
grbm_soft_reset	,	V_652
GRBM_STATUS__TA_BUSY_MASK	,	V_657
CE_HALT	,	V_491
gfx_v9_0_kiq_kcq_enable	,	F_149
write64bit	,	V_761
BUF_SWAP	,	V_516
gfx_v9_0_ring_emit_init_cond_exec	,	F_234
opt	,	V_27
gfx_v9_0_cp_enable	,	F_173
cp_hqd_persistent_state	,	V_613
mmRLC_SRM_ARAM_ADDR	,	V_423
num_banks	,	V_248
gds_backup_addrhi	,	V_803
idx	,	V_37
"(%d) map firmware bo failed\n"	,	L_30
gfx_ring	,	V_286
gfx_v9_0_ring_emit_ce_meta	,	F_229
mec2_feature_version	,	V_102
GFX9_NUM_GFX_RINGS	,	V_687
amdgpu_bo_create_kernel	,	F_59
AMDGPU_CP_IRQ_LAST	,	V_858
NUM_BANKS	,	V_249
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_631
BUG_ON	,	F_16
gfx_v9_0_kiq_irq	,	F_252
gfx_v9_0_update_3d_clock_gating	,	F_198
wb	,	V_521
wc	,	V_21
mqd_gpu_addr	,	V_586
PACKET3_WRITE_DATA	,	V_24
dev_err	,	F_41
BASE	,	V_297
amdgpu_bo_unpin	,	F_66
SE_INDEX	,	V_361
cp_hqd_pq_wptr_poll_addr_lo	,	V_606
"Failed to lock KIQ (%d).\n"	,	L_48
ce_feature_version	,	V_76
kiq	,	V_332
gfx_v9_0_enable_lbpw	,	F_53
HDP	,	V_749
cpu_to_le32	,	F_45
CNTX_BUSY_INT_ENABLE	,	V_404
mmWD_BUF_RESOURCE_1	,	V_291
PACKET3_PFP_SYNC_ME	,	V_790
mmWD_BUF_RESOURCE_2	,	V_295
SOC15_REG_OFFSET	,	F_5
dma_fence_wait_timeout	,	F_30
gb_addr_config_fields	,	V_243
mask	,	V_31
gfx_v9_0_gpu_early_init	,	F_78
gfx_v9_0_cp_resume	,	F_171
ixSQ_WAVE_EXEC_LO	,	V_219
mmCP_MEC_ME1_UCODE_DATA	,	V_550
amdgpu_ib_get	,	F_28
mmRLC_SRM_CNTL	,	V_421
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_204
release_firmware	,	F_42
dma_fence	,	V_45
SQ_IND_INDEX__FORCE_READ_MASK	,	V_207
priv_inst_irq	,	V_338
rv_init_cp_jump_table	,	F_55
AMDGPU_GEM_DOMAIN_GDS	,	V_345
mmCP_HQD_PQ_WPTR_LO	,	V_625
mmCP_CPC_IC_BASE_CNTL	,	V_546
gfx_v9_0_ring_set_wptr_compute	,	F_226
rlc_ucode_ver	,	V_476
PACKET3_FRAME_CONTROL	,	V_814
mmRLC_LB_CNTL	,	V_161
reg_restore_list_size	,	V_84
ixSQ_WAVE_HW_ID	,	V_221
base	,	V_287
gfx_v9_0_enter_rlc_safe_mode	,	F_193
AMDGPU_RLC_DEBUG_RETRY	,	F_131
gfx_v9_0_ring_funcs_gfx	,	V_855
INSTANCE_BROADCAST_WRITES	,	V_358
PACKET3_MAP_QUEUES_ME	,	F_159
dev_info	,	F_183
mec_hpd_size	,	V_188
pipe_id	,	V_844
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_395
PACKET3_CLEAR_STATE	,	V_141
reg_count	,	V_131
dma_fence_put	,	F_32
AMDGPU_DOORBELL64_KIQ	,	V_636
mmCP_MEM_SLP_CNTL	,	V_713
enable	,	V_162
gfx_v9_0_rlc_init	,	F_58
gfx_v9_0_ring_emit_ib_gfx	,	F_212
mmCP_RB_WPTR_POLL_CNTL	,	V_441
PACKET3_COND_EXEC	,	V_809
disable_masks	,	V_880
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_539
"raven"	,	L_13
gfx_v9_0_ring_emit_wreg	,	F_240
val	,	V_23
regno	,	V_210
"vega10"	,	L_12
mmCP_ME_RAM_DATA	,	V_501
RLC_LB_PARAMS	,	V_150
save_and_restore_offset	,	V_81
mmCP_ME_RAM_WADDR	,	V_500
PWR	,	V_432
cp_table_ptr	,	V_171
gfx_v9_0_cp_gfx_start	,	F_140
gfx_v9_0_priv_inst_irq_funcs	,	V_861
v9_mqd	,	V_344
RLC_SRM_CNTL__SRM_ENABLE_MASK	,	V_430
gfx_v9_0_update_medium_grain_clock_gating	,	F_197
gds_backup_addrlo	,	V_802
gfx_v9_0_init_golden_registers	,	F_1
gds	,	V_272
cp_hqd_ib_control	,	V_617
eop_irq	,	V_327
mmCP_CPC_IC_BASE_HI	,	V_548
avail_scratch_ram_locations	,	V_83
KMD_QUEUE	,	V_602
RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT	,	V_728
RLC_ENABLE_F32	,	V_473
NGG_POS	,	V_280
mqd	,	V_559
usec_timeout	,	V_40
DOORBELL_ENABLE	,	V_641
kfree	,	F_116
PACKET3_MAP_QUEUES_VMID	,	F_156
SH_BROADCAST_WRITES	,	V_362
out	,	V_65
SH_INDEX	,	V_363
mmHDP_DEBUG0	,	V_750
mmCP_MQD_CONTROL	,	V_588
cp_table_gpu_addr	,	V_179
firmware	,	V_103
REG_GET_FIELD	,	F_79
WRITE_DATA_ENGINE_SEL	,	F_9
max_shader_engines	,	V_262
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_368
cp_hdr	,	V_60
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_537
MIN_IB_AVAIL_SIZE	,	V_616
AMDGPU_UCODE_ID_CP_MEC2	,	V_119
AMDGPU_UCODE_ID_CP_MEC1	,	V_116
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK	,	V_727
"For SRIOV client, shouldn't do anything.\n"	,	L_50
gfx_v9_0_rlc_load_microcode	,	F_132
pfp_hdr	,	V_493
EINVAL	,	V_41
RLC_CNTL	,	V_472
GDS_GWS_VMID0__SIZE__SHIFT	,	V_686
PFP_HALT	,	V_490
gfx	,	V_11
udelay	,	F_111
gfx_v9_0_get_gpu_clock_counter	,	F_184
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_664
queue	,	V_316
hdp_flush_req_offset	,	V_747
mmWD_CNTL_SB_BUF_BASE_HI	,	V_309
data	,	V_66
le32_to_cpup	,	F_134
no_fields	,	V_215
grbm_idx_mutex	,	V_148
rb_addr	,	V_507
AMDGPU_RING_TYPE_COMPUTE	,	V_743
lower_32_bits	,	F_85
"Failed to create Primitive Buffer\n"	,	L_33
"Failed to get scratch reg (%d).\n"	,	L_47
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_400
gfx_v9_0_set_powergating_state	,	F_201
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_872
REG_SET_FIELD	,	F_50
mec_feature_version	,	V_99
gfx_v9_0_rlc_fini	,	F_56
ce_payload	,	V_794
offset	,	V_812
ao_cu_mask	,	V_879
mmCP_PFP_UCODE_ADDR	,	V_496
mmGRBM_STATUS	,	V_648
mmRLC_MEM_SLP_CNTL	,	V_710
INDEX_BUF_SIZE	,	V_289
AMDGPU_FENCE_FLAG_INT	,	V_764
mmWD_POS_BUF_BASE_HI	,	V_305
PACKET3_SET_BASE	,	V_504
gfx_v9_0_set_priv_reg_fault_state	,	F_243
hpd_eop_obj	,	V_185
gfx_partition_size	,	V_274
gfx_v9_0_ring_get_wptr_compute	,	F_225
QUEUE_SIZE	,	V_595
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_135
schedule_work	,	F_249
CP_INT_CNTL_RING0	,	V_403
"GRBM_SOFT_RESET=0x%08X\n"	,	L_51
sc_hiz_tile_fifo_size	,	V_239
tbo	,	V_196
mmRLC_GPM_UCODE_ADDR	,	V_482
pwr_10_0_gfxip_control_over_cgpg	,	F_118
PACKET3_MAP_QUEUES_ENGINE_SEL	,	F_162
RB_BLKSZ	,	V_515
ixSQ_WAVE_GPR_ALLOC	,	V_224
amdgpu_irq_src	,	V_829
ref_and_mask	,	V_738
PWR_MISC_CNTL_STATUS__PWR_GFX_RLC_CGPG_EN_MASK	,	V_434
gfx_v9_0_get_cu_info	,	F_109
DOORBELL_OFFSET	,	V_533
amdgpu_bo_unref	,	F_67
mmPWR_MISC_CNTL_STATUS	,	V_433
ready	,	V_492
BASE_HI	,	V_300
gfx_v9_0_set_clockgating_state	,	F_202
addr0	,	V_28
max_sh_per_se	,	V_370
CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT	,	V_723
oa_base	,	V_682
TIME_STAMP_INT_ENABLE	,	V_821
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_630
SH_MEM_CONFIG	,	V_389
addr1	,	V_29
mem_base	,	V_277
gfx_v9_0_compute_ring_init	,	F_88
PACKET3_MAP_QUEUES_PIPE	,	F_158
ucode_size_bytes	,	V_111
AMDGPU_VA_RESERVED_SIZE	,	V_797
inv	,	V_32
mqd_obj	,	V_556
gfx_v9_0_exit_rlc_safe_mode	,	F_194
ixSQ_WAVE_INST_DW0	,	V_222
RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK	,	V_716
ixSQ_WAVE_INST_DW1	,	V_223
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
indirect_start_offsets_count	,	V_417
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_379
amdgpu_gfx_kiq_fini	,	F_100
gfx_v9_0_set_priv_inst_fault_state	,	F_244
