
simple_frame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  0800a658  0800a658  0000b658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad18  0800ad18  0000c204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad18  0800ad18  0000bd18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad20  0800ad20  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad20  0800ad20  0000bd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad24  0800ad24  0000bd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800ad28  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c204  2**0
                  CONTENTS
 10 .bss          00001768  20000204  20000204  0000c204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000196c  2000196c  0000c204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001098a  00000000  00000000  0000c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f8b  00000000  00000000  0001cbbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  0001fb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc9  00000000  00000000  00020aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002374c  00000000  00000000  00021671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001462d  00000000  00000000  00044dbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdbe1  00000000  00000000  000593ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00126fcb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005520  00000000  00000000  00127010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0012c530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a63c 	.word	0x0800a63c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800a63c 	.word	0x0800a63c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <MX_DMA_Init+0x4c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <MX_DMA_Init+0x4c>)
 8001050:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <MX_DMA_Init+0x4c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	2100      	movs	r1, #0
 8001066:	203a      	movs	r0, #58	@ 0x3a
 8001068:	f000 fd79 	bl	8001b5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800106c:	203a      	movs	r0, #58	@ 0x3a
 800106e:	f000 fd92 	bl	8001b96 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2046      	movs	r0, #70	@ 0x46
 8001078:	f000 fd71 	bl	8001b5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800107c:	2046      	movs	r0, #70	@ 0x46
 800107e:	f000 fd8a 	bl	8001b96 <HAL_NVIC_EnableIRQ>

}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800

08001090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <MX_GPIO_Init+0x68>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a16      	ldr	r2, [pc, #88]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a0f      	ldr	r2, [pc, #60]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a08      	ldr	r2, [pc, #32]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800

080010fc <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1 , 0xffff);
 8001104:	1d39      	adds	r1, r7, #4
 8001106:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800110a:	2201      	movs	r2, #1
 800110c:	4803      	ldr	r0, [pc, #12]	@ (800111c <__io_putchar+0x20>)
 800110e:	f002 faf7 	bl	8003700 <HAL_UART_Transmit>
    return ch;
 8001112:	687b      	ldr	r3, [r7, #4]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200002b4 	.word	0x200002b4

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f000 fbce 	bl	80018c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f810 	bl	800114c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f7ff ffb0 	bl	8001090 <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f7ff ff86 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001134:	f000 fabc 	bl	80016b0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001138:	f000 fa08 	bl	800154c <MX_TIM6_Init>
  MX_TIM7_Init();
 800113c:	f000 fa3c 	bl	80015b8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  sf_entry();
 8001140:	f003 fe6c 	bl	8004e1c <sf_entry>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sf_loop();
 8001144:	f003 fe93 	bl	8004e6e <sf_loop>
 8001148:	e7fc      	b.n	8001144 <main+0x24>
	...

0800114c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b094      	sub	sp, #80	@ 0x50
 8001150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001152:	f107 0320 	add.w	r3, r7, #32
 8001156:	2230      	movs	r2, #48	@ 0x30
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f006 fd3a 	bl	8007bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	4b28      	ldr	r3, [pc, #160]	@ (8001218 <SystemClock_Config+0xcc>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	4a27      	ldr	r2, [pc, #156]	@ (8001218 <SystemClock_Config+0xcc>)
 800117a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800117e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001180:	4b25      	ldr	r3, [pc, #148]	@ (8001218 <SystemClock_Config+0xcc>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800118c:	2300      	movs	r3, #0
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	4b22      	ldr	r3, [pc, #136]	@ (800121c <SystemClock_Config+0xd0>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a21      	ldr	r2, [pc, #132]	@ (800121c <SystemClock_Config+0xd0>)
 8001196:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <SystemClock_Config+0xd0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011a8:	2301      	movs	r3, #1
 80011aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b2:	2302      	movs	r3, #2
 80011b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011bc:	2304      	movs	r3, #4
 80011be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011c0:	23a8      	movs	r3, #168	@ 0xa8
 80011c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011c4:	2302      	movs	r3, #2
 80011c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011c8:	2304      	movs	r3, #4
 80011ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011cc:	f107 0320 	add.w	r3, r7, #32
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 fa99 	bl	8002708 <HAL_RCC_OscConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011dc:	f000 f820 	bl	8001220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e0:	230f      	movs	r3, #15
 80011e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e4:	2302      	movs	r3, #2
 80011e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	2105      	movs	r1, #5
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 fcfa 	bl	8002bf8 <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800120a:	f000 f809 	bl	8001220 <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3750      	adds	r7, #80	@ 0x50
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800
 800121c:	40007000 	.word	0x40007000

08001220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001224:	b672      	cpsid	i
}
 8001226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <Error_Handler+0x8>

0800122c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	4a0f      	ldr	r2, [pc, #60]	@ (8001278 <HAL_MspInit+0x4c>)
 800123c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001240:	6453      	str	r3, [r2, #68]	@ 0x44
 8001242:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <HAL_MspInit+0x4c>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001256:	4a08      	ldr	r2, [pc, #32]	@ (8001278 <HAL_MspInit+0x4c>)
 8001258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125c:	6413      	str	r3, [r2, #64]	@ 0x40
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <HAL_MspInit+0x4c>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001266:	603b      	str	r3, [r7, #0]
 8001268:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800

0800127c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <NMI_Handler+0x4>

08001284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <HardFault_Handler+0x4>

0800128c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <MemManage_Handler+0x4>

08001294 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <BusFault_Handler+0x4>

0800129c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <UsageFault_Handler+0x4>

080012a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d2:	f000 fb49 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  task_system_tick_inc();
 80012d6:	f004 f95d 	bl	8005594 <task_system_tick_inc>

  /* USER CODE END SysTick_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012e4:	4807      	ldr	r0, [pc, #28]	@ (8001304 <USART1_IRQHandler+0x24>)
 80012e6:	f002 fbab 	bl	8003a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <USART1_IRQHandler+0x24>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0310 	and.w	r3, r3, #16
 80012f4:	2b10      	cmp	r3, #16
 80012f6:	d102      	bne.n	80012fe <USART1_IRQHandler+0x1e>
  {
	  uart_manager_idle_callback(&huart1);
 80012f8:	4802      	ldr	r0, [pc, #8]	@ (8001304 <USART1_IRQHandler+0x24>)
 80012fa:	f004 f865 	bl	80053c8 <uart_manager_idle_callback>
  }
  /* USER CODE END USART1_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200002b4 	.word	0x200002b4

08001308 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800130c:	4802      	ldr	r0, [pc, #8]	@ (8001318 <TIM6_DAC_IRQHandler+0x10>)
 800130e:	f001 ff53 	bl	80031b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000224 	.word	0x20000224

0800131c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <TIM7_IRQHandler+0x10>)
 8001322:	f001 ff49 	bl	80031b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000026c 	.word	0x2000026c

08001330 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <DMA2_Stream2_IRQHandler+0x10>)
 8001336:	f000 fde1 	bl	8001efc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200002fc 	.word	0x200002fc

08001344 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001348:	4802      	ldr	r0, [pc, #8]	@ (8001354 <DMA2_Stream7_IRQHandler+0x10>)
 800134a:	f000 fdd7 	bl	8001efc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000035c 	.word	0x2000035c

08001358 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	//1S
    if (htim == (&htim6))
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d102      	bne.n	800136e <HAL_TIM_PeriodElapsedCallback+0x16>
    {
  	  task_execute(TASK_REALTIME);
 8001368:	2000      	movs	r0, #0
 800136a:	f004 f9ab 	bl	80056c4 <task_execute>
    }
    //1ms
    if (htim == (&htim7))
    {
    }
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000224 	.word	0x20000224

0800137c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) log_uart_dma_tx_cplt_callback();
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4a04      	ldr	r2, [pc, #16]	@ (8001398 <HAL_UART_TxCpltCallback+0x1c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d101      	bne.n	8001390 <HAL_UART_TxCpltCallback+0x14>
 800138c:	f003 fe38 	bl	8005000 <log_uart_dma_tx_cplt_callback>
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200002b4 	.word	0x200002b4

0800139c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return 1;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_kill>:

int _kill(int pid, int sig)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013b6:	f006 fce1 	bl	8007d7c <__errno>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2216      	movs	r2, #22
 80013be:	601a      	str	r2, [r3, #0]
  return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_exit>:

void _exit (int status)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013d4:	f04f 31ff 	mov.w	r1, #4294967295
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ffe7 	bl	80013ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80013de:	bf00      	nop
 80013e0:	e7fd      	b.n	80013de <_exit+0x12>

080013e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b086      	sub	sp, #24
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	e00a      	b.n	800140a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f4:	f3af 8000 	nop.w
 80013f8:	4601      	mov	r1, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	60ba      	str	r2, [r7, #8]
 8001400:	b2ca      	uxtb	r2, r1
 8001402:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3301      	adds	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	429a      	cmp	r2, r3
 8001410:	dbf0      	blt.n	80013f4 <_read+0x12>
  }

  return len;
 8001412:	687b      	ldr	r3, [r7, #4]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e009      	b.n	8001442 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	60ba      	str	r2, [r7, #8]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fe60 	bl	80010fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3301      	adds	r3, #1
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	429a      	cmp	r2, r3
 8001448:	dbf1      	blt.n	800142e <_write+0x12>
  }
  return len;
 800144a:	687b      	ldr	r3, [r7, #4]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_close>:

int _close(int file)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800147c:	605a      	str	r2, [r3, #4]
  return 0;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_isatty>:

int _isatty(int file)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c4:	4a14      	ldr	r2, [pc, #80]	@ (8001518 <_sbrk+0x5c>)
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <_sbrk+0x60>)
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <_sbrk+0x64>)
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <_sbrk+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d207      	bcs.n	80014fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ec:	f006 fc46 	bl	8007d7c <__errno>
 80014f0:	4603      	mov	r3, r0
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	e009      	b.n	8001510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <_sbrk+0x64>)
 800150c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20020000 	.word	0x20020000
 800151c:	00000400 	.word	0x00000400
 8001520:	20000220 	.word	0x20000220
 8001524:	20001970 	.word	0x20001970

08001528 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <SystemInit+0x20>)
 800152e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001532:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <SystemInit+0x20>)
 8001534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001552:	463b      	mov	r3, r7
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800155a:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <MX_TIM6_Init+0x64>)
 800155c:	4a15      	ldr	r2, [pc, #84]	@ (80015b4 <MX_TIM6_Init+0x68>)
 800155e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 8001560:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <MX_TIM6_Init+0x64>)
 8001562:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001566:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001568:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <MX_TIM6_Init+0x64>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 800156e:	4b10      	ldr	r3, [pc, #64]	@ (80015b0 <MX_TIM6_Init+0x64>)
 8001570:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001574:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001576:	4b0e      	ldr	r3, [pc, #56]	@ (80015b0 <MX_TIM6_Init+0x64>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_TIM6_Init+0x64>)
 800157e:	f001 fd5b 	bl	8003038 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001588:	f7ff fe4a 	bl	8001220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158c:	2300      	movs	r3, #0
 800158e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_TIM6_Init+0x64>)
 800159a:	f001 ffd1 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80015a4:	f7ff fe3c 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000224 	.word	0x20000224
 80015b4:	40001000 	.word	0x40001000

080015b8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <MX_TIM7_Init+0x64>)
 80015c8:	4a15      	ldr	r2, [pc, #84]	@ (8001620 <MX_TIM7_Init+0x68>)
 80015ca:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80015cc:	4b13      	ldr	r3, [pc, #76]	@ (800161c <MX_TIM7_Init+0x64>)
 80015ce:	2253      	movs	r2, #83	@ 0x53
 80015d0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b12      	ldr	r3, [pc, #72]	@ (800161c <MX_TIM7_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80015d8:	4b10      	ldr	r3, [pc, #64]	@ (800161c <MX_TIM7_Init+0x64>)
 80015da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015de:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e0:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <MX_TIM7_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015e6:	480d      	ldr	r0, [pc, #52]	@ (800161c <MX_TIM7_Init+0x64>)
 80015e8:	f001 fd26 	bl	8003038 <HAL_TIM_Base_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80015f2:	f7ff fe15 	bl	8001220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015fe:	463b      	mov	r3, r7
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	@ (800161c <MX_TIM7_Init+0x64>)
 8001604:	f001 ff9c 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800160e:	f7ff fe07 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2000026c 	.word	0x2000026c
 8001620:	40001400 	.word	0x40001400

08001624 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a1c      	ldr	r2, [pc, #112]	@ (80016a4 <HAL_TIM_Base_MspInit+0x80>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d116      	bne.n	8001664 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	4a1a      	ldr	r2, [pc, #104]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001640:	f043 0310 	orr.w	r3, r3, #16
 8001644:	6413      	str	r3, [r2, #64]	@ 0x40
 8001646:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	2036      	movs	r0, #54	@ 0x36
 8001658:	f000 fa81 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800165c:	2036      	movs	r0, #54	@ 0x36
 800165e:	f000 fa9a 	bl	8001b96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001662:	e01a      	b.n	800169a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM7)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a10      	ldr	r2, [pc, #64]	@ (80016ac <HAL_TIM_Base_MspInit+0x88>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d115      	bne.n	800169a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	4a0c      	ldr	r2, [pc, #48]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	6413      	str	r3, [r2, #64]	@ 0x40
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	f003 0320 	and.w	r3, r3, #32
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2100      	movs	r1, #0
 800168e:	2037      	movs	r0, #55	@ 0x37
 8001690:	f000 fa65 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001694:	2037      	movs	r0, #55	@ 0x37
 8001696:	f000 fa7e 	bl	8001b96 <HAL_NVIC_EnableIRQ>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40001000 	.word	0x40001000
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40001400 	.word	0x40001400

080016b0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	@ (8001700 <MX_USART1_UART_Init+0x50>)
 80016b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b08      	ldr	r3, [pc, #32]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e6:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e8:	f001 ffba 	bl	8003660 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016f2:	f7ff fd95 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200002b4 	.word	0x200002b4
 8001700:	40011000 	.word	0x40011000

08001704 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	@ 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a4c      	ldr	r2, [pc, #304]	@ (8001854 <HAL_UART_MspInit+0x150>)
 8001722:	4293      	cmp	r3, r2
 8001724:	f040 8091 	bne.w	800184a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	4b4a      	ldr	r3, [pc, #296]	@ (8001858 <HAL_UART_MspInit+0x154>)
 800172e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001730:	4a49      	ldr	r2, [pc, #292]	@ (8001858 <HAL_UART_MspInit+0x154>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6453      	str	r3, [r2, #68]	@ 0x44
 8001738:	4b47      	ldr	r3, [pc, #284]	@ (8001858 <HAL_UART_MspInit+0x154>)
 800173a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800173c:	f003 0310 	and.w	r3, r3, #16
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	4b43      	ldr	r3, [pc, #268]	@ (8001858 <HAL_UART_MspInit+0x154>)
 800174a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174c:	4a42      	ldr	r2, [pc, #264]	@ (8001858 <HAL_UART_MspInit+0x154>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	6313      	str	r3, [r2, #48]	@ 0x30
 8001754:	4b40      	ldr	r3, [pc, #256]	@ (8001858 <HAL_UART_MspInit+0x154>)
 8001756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001760:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001772:	2307      	movs	r3, #7
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	4837      	ldr	r0, [pc, #220]	@ (800185c <HAL_UART_MspInit+0x158>)
 800177e:	f000 fe27 	bl	80023d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001782:	4b37      	ldr	r3, [pc, #220]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 8001784:	4a37      	ldr	r2, [pc, #220]	@ (8001864 <HAL_UART_MspInit+0x160>)
 8001786:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001788:	4b35      	ldr	r3, [pc, #212]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 800178a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800178e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001790:	4b33      	ldr	r3, [pc, #204]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001796:	4b32      	ldr	r3, [pc, #200]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 8001798:	2200      	movs	r2, #0
 800179a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800179c:	4b30      	ldr	r3, [pc, #192]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 800179e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017a2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80017b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017bc:	4b28      	ldr	r3, [pc, #160]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017c2:	4827      	ldr	r0, [pc, #156]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017c4:	f000 fa02 	bl	8001bcc <HAL_DMA_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80017ce:	f7ff fd27 	bl	8001220 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a22      	ldr	r2, [pc, #136]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017d8:	4a21      	ldr	r2, [pc, #132]	@ (8001860 <HAL_UART_MspInit+0x15c>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80017de:	4b22      	ldr	r3, [pc, #136]	@ (8001868 <HAL_UART_MspInit+0x164>)
 80017e0:	4a22      	ldr	r2, [pc, #136]	@ (800186c <HAL_UART_MspInit+0x168>)
 80017e2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80017e4:	4b20      	ldr	r3, [pc, #128]	@ (8001868 <HAL_UART_MspInit+0x164>)
 80017e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017ea:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <HAL_UART_MspInit+0x164>)
 80017ee:	2240      	movs	r2, #64	@ 0x40
 80017f0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <HAL_UART_MspInit+0x164>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <HAL_UART_MspInit+0x164>)
 80017fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017fe:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001800:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001806:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800180c:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <HAL_UART_MspInit+0x164>)
 800180e:	2200      	movs	r2, #0
 8001810:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001814:	2200      	movs	r2, #0
 8001816:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001818:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <HAL_UART_MspInit+0x164>)
 800181a:	2200      	movs	r2, #0
 800181c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800181e:	4812      	ldr	r0, [pc, #72]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001820:	f000 f9d4 	bl	8001bcc <HAL_DMA_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800182a:	f7ff fcf9 	bl	8001220 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a0d      	ldr	r2, [pc, #52]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001832:	639a      	str	r2, [r3, #56]	@ 0x38
 8001834:	4a0c      	ldr	r2, [pc, #48]	@ (8001868 <HAL_UART_MspInit+0x164>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	2025      	movs	r0, #37	@ 0x25
 8001840:	f000 f98d 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001844:	2025      	movs	r0, #37	@ 0x25
 8001846:	f000 f9a6 	bl	8001b96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	@ 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40011000 	.word	0x40011000
 8001858:	40023800 	.word	0x40023800
 800185c:	40020000 	.word	0x40020000
 8001860:	200002fc 	.word	0x200002fc
 8001864:	40026440 	.word	0x40026440
 8001868:	2000035c 	.word	0x2000035c
 800186c:	400264b8 	.word	0x400264b8

08001870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001870:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001874:	f7ff fe58 	bl	8001528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001878:	480c      	ldr	r0, [pc, #48]	@ (80018ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800187a:	490d      	ldr	r1, [pc, #52]	@ (80018b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800187c:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800187e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001880:	e002      	b.n	8001888 <LoopCopyDataInit>

08001882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001886:	3304      	adds	r3, #4

08001888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800188c:	d3f9      	bcc.n	8001882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188e:	4a0a      	ldr	r2, [pc, #40]	@ (80018b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001890:	4c0a      	ldr	r4, [pc, #40]	@ (80018bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001894:	e001      	b.n	800189a <LoopFillZerobss>

08001896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001898:	3204      	adds	r2, #4

0800189a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800189c:	d3fb      	bcc.n	8001896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189e:	f006 fa73 	bl	8007d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018a2:	f7ff fc3d 	bl	8001120 <main>
  bx  lr    
 80018a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b0:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80018b4:	0800ad28 	.word	0x0800ad28
  ldr r2, =_sbss
 80018b8:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80018bc:	2000196c 	.word	0x2000196c

080018c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018c0:	e7fe      	b.n	80018c0 <ADC_IRQHandler>
	...

080018c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_Init+0x40>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <HAL_Init+0x40>)
 80018ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <HAL_Init+0x40>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <HAL_Init+0x40>)
 80018da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <HAL_Init+0x40>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a07      	ldr	r2, [pc, #28]	@ (8001904 <HAL_Init+0x40>)
 80018e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ec:	2003      	movs	r0, #3
 80018ee:	f000 f92b 	bl	8001b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f2:	200f      	movs	r0, #15
 80018f4:	f000 f808 	bl	8001908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f8:	f7ff fc98 	bl	800122c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023c00 	.word	0x40023c00

08001908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_InitTick+0x54>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_InitTick+0x58>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800191e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001922:	fbb2 f3f3 	udiv	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f943 	bl	8001bb2 <HAL_SYSTICK_Config>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e00e      	b.n	8001954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d80a      	bhi.n	8001952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 f90b 	bl	8001b5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001948:	4a06      	ldr	r2, [pc, #24]	@ (8001964 <HAL_InitTick+0x5c>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000000 	.word	0x20000000
 8001960:	20000008 	.word	0x20000008
 8001964:	20000004 	.word	0x20000004

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000008 	.word	0x20000008
 800198c:	200003bc 	.word	0x200003bc

08001990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;
 8001994:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	200003bc 	.word	0x200003bc

080019a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b8:	4b0c      	ldr	r3, [pc, #48]	@ (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c4:	4013      	ands	r3, r2
 80019c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019da:	4a04      	ldr	r2, [pc, #16]	@ (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	60d3      	str	r3, [r2, #12]
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f4:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <__NVIC_GetPriorityGrouping+0x18>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	f003 0307 	and.w	r3, r3, #7
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db0b      	blt.n	8001a36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 021f 	and.w	r2, r3, #31
 8001a24:	4907      	ldr	r1, [pc, #28]	@ (8001a44 <__NVIC_EnableIRQ+0x38>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	095b      	lsrs	r3, r3, #5
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100

08001a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	6039      	str	r1, [r7, #0]
 8001a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	db0a      	blt.n	8001a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	490c      	ldr	r1, [pc, #48]	@ (8001a94 <__NVIC_SetPriority+0x4c>)
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	0112      	lsls	r2, r2, #4
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a70:	e00a      	b.n	8001a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	4908      	ldr	r1, [pc, #32]	@ (8001a98 <__NVIC_SetPriority+0x50>)
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	3b04      	subs	r3, #4
 8001a80:	0112      	lsls	r2, r2, #4
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	440b      	add	r3, r1
 8001a86:	761a      	strb	r2, [r3, #24]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000e100 	.word	0xe000e100
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	@ 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f1c3 0307 	rsb	r3, r3, #7
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	bf28      	it	cs
 8001aba:	2304      	movcs	r3, #4
 8001abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	2b06      	cmp	r3, #6
 8001ac4:	d902      	bls.n	8001acc <NVIC_EncodePriority+0x30>
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3b03      	subs	r3, #3
 8001aca:	e000      	b.n	8001ace <NVIC_EncodePriority+0x32>
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43da      	mvns	r2, r3
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	401a      	ands	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	fa01 f303 	lsl.w	r3, r1, r3
 8001aee:	43d9      	mvns	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	4313      	orrs	r3, r2
         );
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3724      	adds	r7, #36	@ 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b14:	d301      	bcc.n	8001b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00f      	b.n	8001b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <SysTick_Config+0x40>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b22:	210f      	movs	r1, #15
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f7ff ff8e 	bl	8001a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b2c:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <SysTick_Config+0x40>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b32:	4b04      	ldr	r3, [pc, #16]	@ (8001b44 <SysTick_Config+0x40>)
 8001b34:	2207      	movs	r2, #7
 8001b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	e000e010 	.word	0xe000e010

08001b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ff29 	bl	80019a8 <__NVIC_SetPriorityGrouping>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b70:	f7ff ff3e 	bl	80019f0 <__NVIC_GetPriorityGrouping>
 8001b74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	68b9      	ldr	r1, [r7, #8]
 8001b7a:	6978      	ldr	r0, [r7, #20]
 8001b7c:	f7ff ff8e 	bl	8001a9c <NVIC_EncodePriority>
 8001b80:	4602      	mov	r2, r0
 8001b82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b86:	4611      	mov	r1, r2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff5d 	bl	8001a48 <__NVIC_SetPriority>
}
 8001b8e:	bf00      	nop
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b082      	sub	sp, #8
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff31 	bl	8001a0c <__NVIC_EnableIRQ>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff ffa2 	bl	8001b04 <SysTick_Config>
 8001bc0:	4603      	mov	r3, r0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bd8:	f7ff feda 	bl	8001990 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e099      	b.n	8001d1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0201 	bic.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c08:	e00f      	b.n	8001c2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c0a:	f7ff fec1 	bl	8001990 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b05      	cmp	r3, #5
 8001c16:	d908      	bls.n	8001c2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2203      	movs	r2, #3
 8001c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e078      	b.n	8001d1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1e8      	bne.n	8001c0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	4b38      	ldr	r3, [pc, #224]	@ (8001d24 <HAL_DMA_Init+0x158>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d107      	bne.n	8001c94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f023 0307 	bic.w	r3, r3, #7
 8001caa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d117      	bne.n	8001cee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00e      	beq.n	8001cee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 fb01 	bl	80022d8 <DMA_CheckFifoParam>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d008      	beq.n	8001cee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2240      	movs	r2, #64	@ 0x40
 8001ce0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001cea:	2301      	movs	r3, #1
 8001cec:	e016      	b.n	8001d1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 fab8 	bl	800226c <DMA_CalcBaseAndBitshift>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d04:	223f      	movs	r2, #63	@ 0x3f
 8001d06:	409a      	lsls	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2201      	movs	r2, #1
 8001d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	f010803f 	.word	0xf010803f

08001d28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d36:	2300      	movs	r3, #0
 8001d38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_DMA_Start_IT+0x26>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e040      	b.n	8001dd0 <HAL_DMA_Start_IT+0xa8>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d12f      	bne.n	8001dc2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2202      	movs	r2, #2
 8001d66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f000 fa4a 	bl	8002210 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d80:	223f      	movs	r2, #63	@ 0x3f
 8001d82:	409a      	lsls	r2, r3
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0216 	orr.w	r2, r2, #22
 8001d96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d007      	beq.n	8001db0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 0208 	orr.w	r2, r2, #8
 8001dae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0201 	orr.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	e005      	b.n	8001dce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001de6:	f7ff fdd3 	bl	8001990 <HAL_GetTick>
 8001dea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d008      	beq.n	8001e0a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2280      	movs	r2, #128	@ 0x80
 8001dfc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e052      	b.n	8001eb0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0216 	bic.w	r2, r2, #22
 8001e18:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	695a      	ldr	r2, [r3, #20]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e28:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d103      	bne.n	8001e3a <HAL_DMA_Abort+0x62>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 0208 	bic.w	r2, r2, #8
 8001e48:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0201 	bic.w	r2, r2, #1
 8001e58:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e5a:	e013      	b.n	8001e84 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e5c:	f7ff fd98 	bl	8001990 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b05      	cmp	r3, #5
 8001e68:	d90c      	bls.n	8001e84 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2203      	movs	r2, #3
 8001e74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e015      	b.n	8001eb0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1e4      	bne.n	8001e5c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e96:	223f      	movs	r2, #63	@ 0x3f
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d004      	beq.n	8001ed6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2280      	movs	r2, #128	@ 0x80
 8001ed0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e00c      	b.n	8001ef0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2205      	movs	r2, #5
 8001eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0201 	bic.w	r2, r2, #1
 8001eec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f08:	4b8e      	ldr	r3, [pc, #568]	@ (8002144 <HAL_DMA_IRQHandler+0x248>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a8e      	ldr	r2, [pc, #568]	@ (8002148 <HAL_DMA_IRQHandler+0x24c>)
 8001f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f12:	0a9b      	lsrs	r3, r3, #10
 8001f14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f26:	2208      	movs	r2, #8
 8001f28:	409a      	lsls	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d01a      	beq.n	8001f68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0304 	and.w	r3, r3, #4
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d013      	beq.n	8001f68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0204 	bic.w	r2, r2, #4
 8001f4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f54:	2208      	movs	r2, #8
 8001f56:	409a      	lsls	r2, r3
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f60:	f043 0201 	orr.w	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4013      	ands	r3, r2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d012      	beq.n	8001f9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00b      	beq.n	8001f9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f96:	f043 0202 	orr.w	r2, r3, #2
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa2:	2204      	movs	r2, #4
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d012      	beq.n	8001fd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00b      	beq.n	8001fd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fcc:	f043 0204 	orr.w	r2, r3, #4
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd8:	2210      	movs	r2, #16
 8001fda:	409a      	lsls	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d043      	beq.n	800206c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d03c      	beq.n	800206c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff6:	2210      	movs	r2, #16
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d018      	beq.n	800203e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d108      	bne.n	800202c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d024      	beq.n	800206c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	4798      	blx	r3
 800202a:	e01f      	b.n	800206c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002030:	2b00      	cmp	r3, #0
 8002032:	d01b      	beq.n	800206c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	4798      	blx	r3
 800203c:	e016      	b.n	800206c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002048:	2b00      	cmp	r3, #0
 800204a:	d107      	bne.n	800205c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f022 0208 	bic.w	r2, r2, #8
 800205a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002070:	2220      	movs	r2, #32
 8002072:	409a      	lsls	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4013      	ands	r3, r2
 8002078:	2b00      	cmp	r3, #0
 800207a:	f000 808f 	beq.w	800219c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 8087 	beq.w	800219c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002092:	2220      	movs	r2, #32
 8002094:	409a      	lsls	r2, r3
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d136      	bne.n	8002114 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0216 	bic.w	r2, r2, #22
 80020b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	695a      	ldr	r2, [r3, #20]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d103      	bne.n	80020d6 <HAL_DMA_IRQHandler+0x1da>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d007      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0208 	bic.w	r2, r2, #8
 80020e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ea:	223f      	movs	r2, #63	@ 0x3f
 80020ec:	409a      	lsls	r2, r3
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002106:	2b00      	cmp	r3, #0
 8002108:	d07e      	beq.n	8002208 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	4798      	blx	r3
        }
        return;
 8002112:	e079      	b.n	8002208 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d01d      	beq.n	800215e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10d      	bne.n	800214c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002134:	2b00      	cmp	r3, #0
 8002136:	d031      	beq.n	800219c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	4798      	blx	r3
 8002140:	e02c      	b.n	800219c <HAL_DMA_IRQHandler+0x2a0>
 8002142:	bf00      	nop
 8002144:	20000000 	.word	0x20000000
 8002148:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002150:	2b00      	cmp	r3, #0
 8002152:	d023      	beq.n	800219c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	4798      	blx	r3
 800215c:	e01e      	b.n	800219c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10f      	bne.n	800218c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0210 	bic.w	r2, r2, #16
 800217a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d032      	beq.n	800220a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d022      	beq.n	80021f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2205      	movs	r2, #5
 80021b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f022 0201 	bic.w	r2, r2, #1
 80021c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	3301      	adds	r3, #1
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d307      	bcc.n	80021e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f2      	bne.n	80021c8 <HAL_DMA_IRQHandler+0x2cc>
 80021e2:	e000      	b.n	80021e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80021e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d005      	beq.n	800220a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	4798      	blx	r3
 8002206:	e000      	b.n	800220a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002208:	bf00      	nop
    }
  }
}
 800220a:	3718      	adds	r7, #24
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800222c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b40      	cmp	r3, #64	@ 0x40
 800223c:	d108      	bne.n	8002250 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68ba      	ldr	r2, [r7, #8]
 800224c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800224e:	e007      	b.n	8002260 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68ba      	ldr	r2, [r7, #8]
 8002256:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	60da      	str	r2, [r3, #12]
}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	3b10      	subs	r3, #16
 800227c:	4a14      	ldr	r2, [pc, #80]	@ (80022d0 <DMA_CalcBaseAndBitshift+0x64>)
 800227e:	fba2 2303 	umull	r2, r3, r2, r3
 8002282:	091b      	lsrs	r3, r3, #4
 8002284:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002286:	4a13      	ldr	r2, [pc, #76]	@ (80022d4 <DMA_CalcBaseAndBitshift+0x68>)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4413      	add	r3, r2
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b03      	cmp	r3, #3
 8002298:	d909      	bls.n	80022ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022a2:	f023 0303 	bic.w	r3, r3, #3
 80022a6:	1d1a      	adds	r2, r3, #4
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80022ac:	e007      	b.n	80022be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022b6:	f023 0303 	bic.w	r3, r3, #3
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	aaaaaaab 	.word	0xaaaaaaab
 80022d4:	0800a890 	.word	0x0800a890

080022d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e0:	2300      	movs	r3, #0
 80022e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d11f      	bne.n	8002332 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d856      	bhi.n	80023a6 <DMA_CheckFifoParam+0xce>
 80022f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002300 <DMA_CheckFifoParam+0x28>)
 80022fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fe:	bf00      	nop
 8002300:	08002311 	.word	0x08002311
 8002304:	08002323 	.word	0x08002323
 8002308:	08002311 	.word	0x08002311
 800230c:	080023a7 	.word	0x080023a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002314:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d046      	beq.n	80023aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002320:	e043      	b.n	80023aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002326:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800232a:	d140      	bne.n	80023ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002330:	e03d      	b.n	80023ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800233a:	d121      	bne.n	8002380 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b03      	cmp	r3, #3
 8002340:	d837      	bhi.n	80023b2 <DMA_CheckFifoParam+0xda>
 8002342:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <DMA_CheckFifoParam+0x70>)
 8002344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002348:	08002359 	.word	0x08002359
 800234c:	0800235f 	.word	0x0800235f
 8002350:	08002359 	.word	0x08002359
 8002354:	08002371 	.word	0x08002371
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
      break;
 800235c:	e030      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002362:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d025      	beq.n	80023b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800236e:	e022      	b.n	80023b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002378:	d11f      	bne.n	80023ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800237e:	e01c      	b.n	80023ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d903      	bls.n	800238e <DMA_CheckFifoParam+0xb6>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	2b03      	cmp	r3, #3
 800238a:	d003      	beq.n	8002394 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800238c:	e018      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
      break;
 8002392:	e015      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002398:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00e      	beq.n	80023be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
      break;
 80023a4:	e00b      	b.n	80023be <DMA_CheckFifoParam+0xe6>
      break;
 80023a6:	bf00      	nop
 80023a8:	e00a      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;
 80023aa:	bf00      	nop
 80023ac:	e008      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;
 80023ae:	bf00      	nop
 80023b0:	e006      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;
 80023b2:	bf00      	nop
 80023b4:	e004      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;
 80023b6:	bf00      	nop
 80023b8:	e002      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80023ba:	bf00      	nop
 80023bc:	e000      	b.n	80023c0 <DMA_CheckFifoParam+0xe8>
      break;
 80023be:	bf00      	nop
    }
  } 
  
  return status; 
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3714      	adds	r7, #20
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop

080023d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	@ 0x24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023de:	2300      	movs	r3, #0
 80023e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
 80023ea:	e16b      	b.n	80026c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023ec:	2201      	movs	r2, #1
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	429a      	cmp	r2, r3
 8002406:	f040 815a 	bne.w	80026be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	2b01      	cmp	r3, #1
 8002414:	d005      	beq.n	8002422 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241e:	2b02      	cmp	r3, #2
 8002420:	d130      	bne.n	8002484 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	2203      	movs	r2, #3
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4013      	ands	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4313      	orrs	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002458:	2201      	movs	r2, #1
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	091b      	lsrs	r3, r3, #4
 800246e:	f003 0201 	and.w	r2, r3, #1
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b03      	cmp	r3, #3
 800248e:	d017      	beq.n	80024c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	2203      	movs	r2, #3
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d123      	bne.n	8002514 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	08da      	lsrs	r2, r3, #3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3208      	adds	r2, #8
 80024d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	220f      	movs	r2, #15
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	691a      	ldr	r2, [r3, #16]
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	08da      	lsrs	r2, r3, #3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3208      	adds	r2, #8
 800250e:	69b9      	ldr	r1, [r7, #24]
 8002510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	2203      	movs	r2, #3
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 0203 	and.w	r2, r3, #3
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	4313      	orrs	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 80b4 	beq.w	80026be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	4b60      	ldr	r3, [pc, #384]	@ (80026dc <HAL_GPIO_Init+0x30c>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	4a5f      	ldr	r2, [pc, #380]	@ (80026dc <HAL_GPIO_Init+0x30c>)
 8002560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002564:	6453      	str	r3, [r2, #68]	@ 0x44
 8002566:	4b5d      	ldr	r3, [pc, #372]	@ (80026dc <HAL_GPIO_Init+0x30c>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002572:	4a5b      	ldr	r2, [pc, #364]	@ (80026e0 <HAL_GPIO_Init+0x310>)
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	3302      	adds	r3, #2
 800257a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	220f      	movs	r2, #15
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4013      	ands	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a52      	ldr	r2, [pc, #328]	@ (80026e4 <HAL_GPIO_Init+0x314>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d02b      	beq.n	80025f6 <HAL_GPIO_Init+0x226>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a51      	ldr	r2, [pc, #324]	@ (80026e8 <HAL_GPIO_Init+0x318>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d025      	beq.n	80025f2 <HAL_GPIO_Init+0x222>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a50      	ldr	r2, [pc, #320]	@ (80026ec <HAL_GPIO_Init+0x31c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01f      	beq.n	80025ee <HAL_GPIO_Init+0x21e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4f      	ldr	r2, [pc, #316]	@ (80026f0 <HAL_GPIO_Init+0x320>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d019      	beq.n	80025ea <HAL_GPIO_Init+0x21a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4e      	ldr	r2, [pc, #312]	@ (80026f4 <HAL_GPIO_Init+0x324>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <HAL_GPIO_Init+0x216>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4d      	ldr	r2, [pc, #308]	@ (80026f8 <HAL_GPIO_Init+0x328>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <HAL_GPIO_Init+0x212>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4c      	ldr	r2, [pc, #304]	@ (80026fc <HAL_GPIO_Init+0x32c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <HAL_GPIO_Init+0x20e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4b      	ldr	r2, [pc, #300]	@ (8002700 <HAL_GPIO_Init+0x330>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_GPIO_Init+0x20a>
 80025d6:	2307      	movs	r3, #7
 80025d8:	e00e      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025da:	2308      	movs	r3, #8
 80025dc:	e00c      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025de:	2306      	movs	r3, #6
 80025e0:	e00a      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025e2:	2305      	movs	r3, #5
 80025e4:	e008      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025e6:	2304      	movs	r3, #4
 80025e8:	e006      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025ea:	2303      	movs	r3, #3
 80025ec:	e004      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025ee:	2302      	movs	r3, #2
 80025f0:	e002      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_GPIO_Init+0x228>
 80025f6:	2300      	movs	r3, #0
 80025f8:	69fa      	ldr	r2, [r7, #28]
 80025fa:	f002 0203 	and.w	r2, r2, #3
 80025fe:	0092      	lsls	r2, r2, #2
 8002600:	4093      	lsls	r3, r2
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002608:	4935      	ldr	r1, [pc, #212]	@ (80026e0 <HAL_GPIO_Init+0x310>)
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	089b      	lsrs	r3, r3, #2
 800260e:	3302      	adds	r3, #2
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002616:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <HAL_GPIO_Init+0x334>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	43db      	mvns	r3, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4013      	ands	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800263a:	4a32      	ldr	r2, [pc, #200]	@ (8002704 <HAL_GPIO_Init+0x334>)
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002640:	4b30      	ldr	r3, [pc, #192]	@ (8002704 <HAL_GPIO_Init+0x334>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	43db      	mvns	r3, r3
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002664:	4a27      	ldr	r2, [pc, #156]	@ (8002704 <HAL_GPIO_Init+0x334>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800266a:	4b26      	ldr	r3, [pc, #152]	@ (8002704 <HAL_GPIO_Init+0x334>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800268e:	4a1d      	ldr	r2, [pc, #116]	@ (8002704 <HAL_GPIO_Init+0x334>)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002694:	4b1b      	ldr	r3, [pc, #108]	@ (8002704 <HAL_GPIO_Init+0x334>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026b8:	4a12      	ldr	r2, [pc, #72]	@ (8002704 <HAL_GPIO_Init+0x334>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3301      	adds	r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b0f      	cmp	r3, #15
 80026c8:	f67f ae90 	bls.w	80023ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3724      	adds	r7, #36	@ 0x24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40013800 	.word	0x40013800
 80026e4:	40020000 	.word	0x40020000
 80026e8:	40020400 	.word	0x40020400
 80026ec:	40020800 	.word	0x40020800
 80026f0:	40020c00 	.word	0x40020c00
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40021400 	.word	0x40021400
 80026fc:	40021800 	.word	0x40021800
 8002700:	40021c00 	.word	0x40021c00
 8002704:	40013c00 	.word	0x40013c00

08002708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e267      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d075      	beq.n	8002812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002726:	4b88      	ldr	r3, [pc, #544]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d00c      	beq.n	800274c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002732:	4b85      	ldr	r3, [pc, #532]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800273a:	2b08      	cmp	r3, #8
 800273c:	d112      	bne.n	8002764 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800273e:	4b82      	ldr	r3, [pc, #520]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800274a:	d10b      	bne.n	8002764 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274c:	4b7e      	ldr	r3, [pc, #504]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d05b      	beq.n	8002810 <HAL_RCC_OscConfig+0x108>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d157      	bne.n	8002810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e242      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800276c:	d106      	bne.n	800277c <HAL_RCC_OscConfig+0x74>
 800276e:	4b76      	ldr	r3, [pc, #472]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a75      	ldr	r2, [pc, #468]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	e01d      	b.n	80027b8 <HAL_RCC_OscConfig+0xb0>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002784:	d10c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x98>
 8002786:	4b70      	ldr	r3, [pc, #448]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a6f      	ldr	r2, [pc, #444]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800278c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	4b6d      	ldr	r3, [pc, #436]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a6c      	ldr	r2, [pc, #432]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e00b      	b.n	80027b8 <HAL_RCC_OscConfig+0xb0>
 80027a0:	4b69      	ldr	r3, [pc, #420]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a68      	ldr	r2, [pc, #416]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80027a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b66      	ldr	r3, [pc, #408]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a65      	ldr	r2, [pc, #404]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80027b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c0:	f7ff f8e6 	bl	8001990 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027c8:	f7ff f8e2 	bl	8001990 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	@ 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e207      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	4b5b      	ldr	r3, [pc, #364]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0xc0>
 80027e6:	e014      	b.n	8002812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e8:	f7ff f8d2 	bl	8001990 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f8ce 	bl	8001990 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	@ 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e1f3      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002802:	4b51      	ldr	r3, [pc, #324]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f0      	bne.n	80027f0 <HAL_RCC_OscConfig+0xe8>
 800280e:	e000      	b.n	8002812 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d063      	beq.n	80028e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800281e:	4b4a      	ldr	r3, [pc, #296]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 030c 	and.w	r3, r3, #12
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00b      	beq.n	8002842 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002832:	2b08      	cmp	r3, #8
 8002834:	d11c      	bne.n	8002870 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002836:	4b44      	ldr	r3, [pc, #272]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d116      	bne.n	8002870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002842:	4b41      	ldr	r3, [pc, #260]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d005      	beq.n	800285a <HAL_RCC_OscConfig+0x152>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d001      	beq.n	800285a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e1c7      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285a:	4b3b      	ldr	r3, [pc, #236]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4937      	ldr	r1, [pc, #220]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286e:	e03a      	b.n	80028e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d020      	beq.n	80028ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002878:	4b34      	ldr	r3, [pc, #208]	@ (800294c <HAL_RCC_OscConfig+0x244>)
 800287a:	2201      	movs	r2, #1
 800287c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287e:	f7ff f887 	bl	8001990 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002886:	f7ff f883 	bl	8001990 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e1a8      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002898:	4b2b      	ldr	r3, [pc, #172]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f0      	beq.n	8002886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a4:	4b28      	ldr	r3, [pc, #160]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4925      	ldr	r1, [pc, #148]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	600b      	str	r3, [r1, #0]
 80028b8:	e015      	b.n	80028e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ba:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_RCC_OscConfig+0x244>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7ff f866 	bl	8001990 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c8:	f7ff f862 	bl	8001990 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e187      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028da:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d036      	beq.n	8002960 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d016      	beq.n	8002928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fa:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <HAL_RCC_OscConfig+0x248>)
 80028fc:	2201      	movs	r2, #1
 80028fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7ff f846 	bl	8001990 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002908:	f7ff f842 	bl	8001990 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e167      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291a:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_RCC_OscConfig+0x240>)
 800291c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0x200>
 8002926:	e01b      	b.n	8002960 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002928:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HAL_RCC_OscConfig+0x248>)
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292e:	f7ff f82f 	bl	8001990 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002934:	e00e      	b.n	8002954 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002936:	f7ff f82b 	bl	8001990 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d907      	bls.n	8002954 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e150      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
 8002948:	40023800 	.word	0x40023800
 800294c:	42470000 	.word	0x42470000
 8002950:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002954:	4b88      	ldr	r3, [pc, #544]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002956:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1ea      	bne.n	8002936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 8097 	beq.w	8002a9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800296e:	2300      	movs	r3, #0
 8002970:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002972:	4b81      	ldr	r3, [pc, #516]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10f      	bne.n	800299e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	4b7d      	ldr	r3, [pc, #500]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	4a7c      	ldr	r2, [pc, #496]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800298c:	6413      	str	r3, [r2, #64]	@ 0x40
 800298e:	4b7a      	ldr	r3, [pc, #488]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800299a:	2301      	movs	r3, #1
 800299c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800299e:	4b77      	ldr	r3, [pc, #476]	@ (8002b7c <HAL_RCC_OscConfig+0x474>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d118      	bne.n	80029dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029aa:	4b74      	ldr	r3, [pc, #464]	@ (8002b7c <HAL_RCC_OscConfig+0x474>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a73      	ldr	r2, [pc, #460]	@ (8002b7c <HAL_RCC_OscConfig+0x474>)
 80029b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029b6:	f7fe ffeb 	bl	8001990 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029be:	f7fe ffe7 	bl	8001990 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e10c      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d0:	4b6a      	ldr	r3, [pc, #424]	@ (8002b7c <HAL_RCC_OscConfig+0x474>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0f0      	beq.n	80029be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d106      	bne.n	80029f2 <HAL_RCC_OscConfig+0x2ea>
 80029e4:	4b64      	ldr	r3, [pc, #400]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 80029e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e8:	4a63      	ldr	r2, [pc, #396]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f0:	e01c      	b.n	8002a2c <HAL_RCC_OscConfig+0x324>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	d10c      	bne.n	8002a14 <HAL_RCC_OscConfig+0x30c>
 80029fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 80029fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a00:	f043 0304 	orr.w	r3, r3, #4
 8002a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a06:	4b5c      	ldr	r3, [pc, #368]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a12:	e00b      	b.n	8002a2c <HAL_RCC_OscConfig+0x324>
 8002a14:	4b58      	ldr	r3, [pc, #352]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a18:	4a57      	ldr	r2, [pc, #348]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a20:	4b55      	ldr	r3, [pc, #340]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a24:	4a54      	ldr	r2, [pc, #336]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a26:	f023 0304 	bic.w	r3, r3, #4
 8002a2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d015      	beq.n	8002a60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7fe ffac 	bl	8001990 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3a:	e00a      	b.n	8002a52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3c:	f7fe ffa8 	bl	8001990 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e0cb      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a52:	4b49      	ldr	r3, [pc, #292]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0ee      	beq.n	8002a3c <HAL_RCC_OscConfig+0x334>
 8002a5e:	e014      	b.n	8002a8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a60:	f7fe ff96 	bl	8001990 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a66:	e00a      	b.n	8002a7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a68:	f7fe ff92 	bl	8001990 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e0b5      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1ee      	bne.n	8002a68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a8a:	7dfb      	ldrb	r3, [r7, #23]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a90:	4b39      	ldr	r3, [pc, #228]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a94:	4a38      	ldr	r2, [pc, #224]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 80a1 	beq.w	8002be8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aa6:	4b34      	ldr	r3, [pc, #208]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d05c      	beq.n	8002b6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d141      	bne.n	8002b3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aba:	4b31      	ldr	r3, [pc, #196]	@ (8002b80 <HAL_RCC_OscConfig+0x478>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe ff66 	bl	8001990 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe ff62 	bl	8001990 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e087      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ada:	4b27      	ldr	r3, [pc, #156]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69da      	ldr	r2, [r3, #28]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	431a      	orrs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	019b      	lsls	r3, r3, #6
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afc:	085b      	lsrs	r3, r3, #1
 8002afe:	3b01      	subs	r3, #1
 8002b00:	041b      	lsls	r3, r3, #16
 8002b02:	431a      	orrs	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b08:	061b      	lsls	r3, r3, #24
 8002b0a:	491b      	ldr	r1, [pc, #108]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b10:	4b1b      	ldr	r3, [pc, #108]	@ (8002b80 <HAL_RCC_OscConfig+0x478>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b16:	f7fe ff3b 	bl	8001990 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7fe ff37 	bl	8001990 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e05c      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b30:	4b11      	ldr	r3, [pc, #68]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x416>
 8002b3c:	e054      	b.n	8002be8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b10      	ldr	r3, [pc, #64]	@ (8002b80 <HAL_RCC_OscConfig+0x478>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7fe ff24 	bl	8001990 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fe ff20 	bl	8001990 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e045      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	4b06      	ldr	r3, [pc, #24]	@ (8002b78 <HAL_RCC_OscConfig+0x470>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x444>
 8002b6a:	e03d      	b.n	8002be8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d107      	bne.n	8002b84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e038      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b84:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <HAL_RCC_OscConfig+0x4ec>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d028      	beq.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d121      	bne.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d11a      	bne.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d111      	bne.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bca:	085b      	lsrs	r3, r3, #1
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d107      	bne.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3718      	adds	r7, #24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800

08002bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0cc      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c0c:	4b68      	ldr	r3, [pc, #416]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d90c      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1a:	4b65      	ldr	r3, [pc, #404]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c22:	4b63      	ldr	r3, [pc, #396]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e0b8      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d020      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c4c:	4b59      	ldr	r3, [pc, #356]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a58      	ldr	r2, [pc, #352]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c64:	4b53      	ldr	r3, [pc, #332]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	4a52      	ldr	r2, [pc, #328]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c70:	4b50      	ldr	r3, [pc, #320]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	494d      	ldr	r1, [pc, #308]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d044      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d107      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	4b47      	ldr	r3, [pc, #284]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d119      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e07f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d003      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cb2:	2b03      	cmp	r3, #3
 8002cb4:	d107      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d109      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e06f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e067      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cd6:	4b37      	ldr	r3, [pc, #220]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f023 0203 	bic.w	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	4934      	ldr	r1, [pc, #208]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce8:	f7fe fe52 	bl	8001990 <HAL_GetTick>
 8002cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cee:	e00a      	b.n	8002d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf0:	f7fe fe4e 	bl	8001990 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e04f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d06:	4b2b      	ldr	r3, [pc, #172]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 020c 	and.w	r2, r3, #12
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d1eb      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d18:	4b25      	ldr	r3, [pc, #148]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d20c      	bcs.n	8002d40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d26:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	b2d2      	uxtb	r2, r2
 8002d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e032      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d008      	beq.n	8002d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d4c:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	4916      	ldr	r1, [pc, #88]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d009      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d6a:	4b12      	ldr	r3, [pc, #72]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	490e      	ldr	r1, [pc, #56]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d7e:	f000 f821 	bl	8002dc4 <HAL_RCC_GetSysClockFreq>
 8002d82:	4602      	mov	r2, r0
 8002d84:	4b0b      	ldr	r3, [pc, #44]	@ (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	490a      	ldr	r1, [pc, #40]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d90:	5ccb      	ldrb	r3, [r1, r3]
 8002d92:	fa22 f303 	lsr.w	r3, r2, r3
 8002d96:	4a09      	ldr	r2, [pc, #36]	@ (8002dbc <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d9a:	4b09      	ldr	r3, [pc, #36]	@ (8002dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe fdb2 	bl	8001908 <HAL_InitTick>

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023c00 	.word	0x40023c00
 8002db4:	40023800 	.word	0x40023800
 8002db8:	0800a878 	.word	0x0800a878
 8002dbc:	20000000 	.word	0x20000000
 8002dc0:	20000004 	.word	0x20000004

08002dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dc8:	b094      	sub	sp, #80	@ 0x50
 8002dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ddc:	4b79      	ldr	r3, [pc, #484]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d00d      	beq.n	8002e04 <HAL_RCC_GetSysClockFreq+0x40>
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	f200 80e1 	bhi.w	8002fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_RCC_GetSysClockFreq+0x34>
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d003      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8002df6:	e0db      	b.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002df8:	4b73      	ldr	r3, [pc, #460]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dfc:	e0db      	b.n	8002fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dfe:	4b73      	ldr	r3, [pc, #460]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x208>)
 8002e00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e02:	e0d8      	b.n	8002fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e04:	4b6f      	ldr	r3, [pc, #444]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d063      	beq.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	099b      	lsrs	r3, r3, #6
 8002e20:	2200      	movs	r2, #0
 8002e22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e2e:	2300      	movs	r3, #0
 8002e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e36:	4622      	mov	r2, r4
 8002e38:	462b      	mov	r3, r5
 8002e3a:	f04f 0000 	mov.w	r0, #0
 8002e3e:	f04f 0100 	mov.w	r1, #0
 8002e42:	0159      	lsls	r1, r3, #5
 8002e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e48:	0150      	lsls	r0, r2, #5
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4621      	mov	r1, r4
 8002e50:	1a51      	subs	r1, r2, r1
 8002e52:	6139      	str	r1, [r7, #16]
 8002e54:	4629      	mov	r1, r5
 8002e56:	eb63 0301 	sbc.w	r3, r3, r1
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e68:	4659      	mov	r1, fp
 8002e6a:	018b      	lsls	r3, r1, #6
 8002e6c:	4651      	mov	r1, sl
 8002e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e72:	4651      	mov	r1, sl
 8002e74:	018a      	lsls	r2, r1, #6
 8002e76:	4651      	mov	r1, sl
 8002e78:	ebb2 0801 	subs.w	r8, r2, r1
 8002e7c:	4659      	mov	r1, fp
 8002e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	f04f 0300 	mov.w	r3, #0
 8002e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e96:	4690      	mov	r8, r2
 8002e98:	4699      	mov	r9, r3
 8002e9a:	4623      	mov	r3, r4
 8002e9c:	eb18 0303 	adds.w	r3, r8, r3
 8002ea0:	60bb      	str	r3, [r7, #8]
 8002ea2:	462b      	mov	r3, r5
 8002ea4:	eb49 0303 	adc.w	r3, r9, r3
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002eb6:	4629      	mov	r1, r5
 8002eb8:	024b      	lsls	r3, r1, #9
 8002eba:	4621      	mov	r1, r4
 8002ebc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	024a      	lsls	r2, r1, #9
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eca:	2200      	movs	r2, #0
 8002ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ece:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ed4:	f7fd fee8 	bl	8000ca8 <__aeabi_uldivmod>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4613      	mov	r3, r2
 8002ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ee0:	e058      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee2:	4b38      	ldr	r3, [pc, #224]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	099b      	lsrs	r3, r3, #6
 8002ee8:	2200      	movs	r2, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	4611      	mov	r1, r2
 8002eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ef2:	623b      	str	r3, [r7, #32]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002efc:	4642      	mov	r2, r8
 8002efe:	464b      	mov	r3, r9
 8002f00:	f04f 0000 	mov.w	r0, #0
 8002f04:	f04f 0100 	mov.w	r1, #0
 8002f08:	0159      	lsls	r1, r3, #5
 8002f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f0e:	0150      	lsls	r0, r2, #5
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4641      	mov	r1, r8
 8002f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f34:	ebb2 040a 	subs.w	r4, r2, sl
 8002f38:	eb63 050b 	sbc.w	r5, r3, fp
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	00eb      	lsls	r3, r5, #3
 8002f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f4a:	00e2      	lsls	r2, r4, #3
 8002f4c:	4614      	mov	r4, r2
 8002f4e:	461d      	mov	r5, r3
 8002f50:	4643      	mov	r3, r8
 8002f52:	18e3      	adds	r3, r4, r3
 8002f54:	603b      	str	r3, [r7, #0]
 8002f56:	464b      	mov	r3, r9
 8002f58:	eb45 0303 	adc.w	r3, r5, r3
 8002f5c:	607b      	str	r3, [r7, #4]
 8002f5e:	f04f 0200 	mov.w	r2, #0
 8002f62:	f04f 0300 	mov.w	r3, #0
 8002f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f6a:	4629      	mov	r1, r5
 8002f6c:	028b      	lsls	r3, r1, #10
 8002f6e:	4621      	mov	r1, r4
 8002f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f74:	4621      	mov	r1, r4
 8002f76:	028a      	lsls	r2, r1, #10
 8002f78:	4610      	mov	r0, r2
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f7e:	2200      	movs	r2, #0
 8002f80:	61bb      	str	r3, [r7, #24]
 8002f82:	61fa      	str	r2, [r7, #28]
 8002f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f88:	f7fd fe8e 	bl	8000ca8 <__aeabi_uldivmod>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4613      	mov	r3, r2
 8002f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f94:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	0c1b      	lsrs	r3, r3, #16
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002fa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fae:	e002      	b.n	8002fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fb0:	4b05      	ldr	r3, [pc, #20]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3750      	adds	r7, #80	@ 0x50
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	00f42400 	.word	0x00f42400
 8002fcc:	007a1200 	.word	0x007a1200

08002fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fd4:	4b03      	ldr	r3, [pc, #12]	@ (8002fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	20000000 	.word	0x20000000

08002fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fec:	f7ff fff0 	bl	8002fd0 <HAL_RCC_GetHCLKFreq>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	0a9b      	lsrs	r3, r3, #10
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	4903      	ldr	r1, [pc, #12]	@ (800300c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ffe:	5ccb      	ldrb	r3, [r1, r3]
 8003000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003004:	4618      	mov	r0, r3
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40023800 	.word	0x40023800
 800300c:	0800a888 	.word	0x0800a888

08003010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003014:	f7ff ffdc 	bl	8002fd0 <HAL_RCC_GetHCLKFreq>
 8003018:	4602      	mov	r2, r0
 800301a:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	0b5b      	lsrs	r3, r3, #13
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	4903      	ldr	r1, [pc, #12]	@ (8003034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003026:	5ccb      	ldrb	r3, [r1, r3]
 8003028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800302c:	4618      	mov	r0, r3
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40023800 	.word	0x40023800
 8003034:	0800a888 	.word	0x0800a888

08003038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e041      	b.n	80030ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fe fae0 	bl	8001624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3304      	adds	r3, #4
 8003074:	4619      	mov	r1, r3
 8003076:	4610      	mov	r0, r2
 8003078:	f000 f9b6 	bl	80033e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d001      	beq.n	80030f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e04e      	b.n	800318e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a23      	ldr	r2, [pc, #140]	@ (800319c <HAL_TIM_Base_Start_IT+0xc4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d022      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311a:	d01d      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1f      	ldr	r2, [pc, #124]	@ (80031a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d018      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1e      	ldr	r2, [pc, #120]	@ (80031a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d013      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1c      	ldr	r2, [pc, #112]	@ (80031a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d00e      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1b      	ldr	r2, [pc, #108]	@ (80031ac <HAL_TIM_Base_Start_IT+0xd4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d009      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a19      	ldr	r2, [pc, #100]	@ (80031b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d004      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a18      	ldr	r2, [pc, #96]	@ (80031b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d111      	bne.n	800317c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b06      	cmp	r3, #6
 8003168:	d010      	beq.n	800318c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f042 0201 	orr.w	r2, r2, #1
 8003178:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317a:	e007      	b.n	800318c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40010000 	.word	0x40010000
 80031a0:	40000400 	.word	0x40000400
 80031a4:	40000800 	.word	0x40000800
 80031a8:	40000c00 	.word	0x40000c00
 80031ac:	40010400 	.word	0x40010400
 80031b0:	40014000 	.word	0x40014000
 80031b4:	40001800 	.word	0x40001800

080031b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d020      	beq.n	800321c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d01b      	beq.n	800321c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f06f 0202 	mvn.w	r2, #2
 80031ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f8d2 	bl	80033ac <HAL_TIM_IC_CaptureCallback>
 8003208:	e005      	b.n	8003216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f8c4 	bl	8003398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 f8d5 	bl	80033c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f003 0304 	and.w	r3, r3, #4
 8003222:	2b00      	cmp	r3, #0
 8003224:	d020      	beq.n	8003268 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	d01b      	beq.n	8003268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 0204 	mvn.w	r2, #4
 8003238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2202      	movs	r2, #2
 800323e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 f8ac 	bl	80033ac <HAL_TIM_IC_CaptureCallback>
 8003254:	e005      	b.n	8003262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f89e 	bl	8003398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f8af 	bl	80033c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d020      	beq.n	80032b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	2b00      	cmp	r3, #0
 800327a:	d01b      	beq.n	80032b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f06f 0208 	mvn.w	r2, #8
 8003284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2204      	movs	r2, #4
 800328a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f886 	bl	80033ac <HAL_TIM_IC_CaptureCallback>
 80032a0:	e005      	b.n	80032ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f878 	bl	8003398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f889 	bl	80033c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	f003 0310 	and.w	r3, r3, #16
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d020      	beq.n	8003300 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d01b      	beq.n	8003300 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0210 	mvn.w	r2, #16
 80032d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2208      	movs	r2, #8
 80032d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	69db      	ldr	r3, [r3, #28]
 80032de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 f860 	bl	80033ac <HAL_TIM_IC_CaptureCallback>
 80032ec:	e005      	b.n	80032fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f852 	bl	8003398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f863 	bl	80033c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00c      	beq.n	8003324 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d007      	beq.n	8003324 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f06f 0201 	mvn.w	r2, #1
 800331c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7fe f81a 	bl	8001358 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00c      	beq.n	8003348 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003334:	2b00      	cmp	r3, #0
 8003336:	d007      	beq.n	8003348 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f982 	bl	800364c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00c      	beq.n	800336c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003358:	2b00      	cmp	r3, #0
 800335a:	d007      	beq.n	800336c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 f834 	bl	80033d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f003 0320 	and.w	r3, r3, #32
 800337c:	2b00      	cmp	r3, #0
 800337e:	d007      	beq.n	8003390 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f06f 0220 	mvn.w	r2, #32
 8003388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 f954 	bl	8003638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003390:	bf00      	nop
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a46      	ldr	r2, [pc, #280]	@ (8003514 <TIM_Base_SetConfig+0x12c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d013      	beq.n	8003428 <TIM_Base_SetConfig+0x40>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003406:	d00f      	beq.n	8003428 <TIM_Base_SetConfig+0x40>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a43      	ldr	r2, [pc, #268]	@ (8003518 <TIM_Base_SetConfig+0x130>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d00b      	beq.n	8003428 <TIM_Base_SetConfig+0x40>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4a42      	ldr	r2, [pc, #264]	@ (800351c <TIM_Base_SetConfig+0x134>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d007      	beq.n	8003428 <TIM_Base_SetConfig+0x40>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a41      	ldr	r2, [pc, #260]	@ (8003520 <TIM_Base_SetConfig+0x138>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d003      	beq.n	8003428 <TIM_Base_SetConfig+0x40>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a40      	ldr	r2, [pc, #256]	@ (8003524 <TIM_Base_SetConfig+0x13c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d108      	bne.n	800343a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800342e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	4313      	orrs	r3, r2
 8003438:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a35      	ldr	r2, [pc, #212]	@ (8003514 <TIM_Base_SetConfig+0x12c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d02b      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003448:	d027      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a32      	ldr	r2, [pc, #200]	@ (8003518 <TIM_Base_SetConfig+0x130>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d023      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a31      	ldr	r2, [pc, #196]	@ (800351c <TIM_Base_SetConfig+0x134>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d01f      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a30      	ldr	r2, [pc, #192]	@ (8003520 <TIM_Base_SetConfig+0x138>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d01b      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a2f      	ldr	r2, [pc, #188]	@ (8003524 <TIM_Base_SetConfig+0x13c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d017      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a2e      	ldr	r2, [pc, #184]	@ (8003528 <TIM_Base_SetConfig+0x140>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a2d      	ldr	r2, [pc, #180]	@ (800352c <TIM_Base_SetConfig+0x144>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d00f      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a2c      	ldr	r2, [pc, #176]	@ (8003530 <TIM_Base_SetConfig+0x148>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d00b      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a2b      	ldr	r2, [pc, #172]	@ (8003534 <TIM_Base_SetConfig+0x14c>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d007      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a2a      	ldr	r2, [pc, #168]	@ (8003538 <TIM_Base_SetConfig+0x150>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d003      	beq.n	800349a <TIM_Base_SetConfig+0xb2>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a29      	ldr	r2, [pc, #164]	@ (800353c <TIM_Base_SetConfig+0x154>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d108      	bne.n	80034ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <TIM_Base_SetConfig+0x12c>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d003      	beq.n	80034e0 <TIM_Base_SetConfig+0xf8>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a12      	ldr	r2, [pc, #72]	@ (8003524 <TIM_Base_SetConfig+0x13c>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d103      	bne.n	80034e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d105      	bne.n	8003506 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f023 0201 	bic.w	r2, r3, #1
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	611a      	str	r2, [r3, #16]
  }
}
 8003506:	bf00      	nop
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40010000 	.word	0x40010000
 8003518:	40000400 	.word	0x40000400
 800351c:	40000800 	.word	0x40000800
 8003520:	40000c00 	.word	0x40000c00
 8003524:	40010400 	.word	0x40010400
 8003528:	40014000 	.word	0x40014000
 800352c:	40014400 	.word	0x40014400
 8003530:	40014800 	.word	0x40014800
 8003534:	40001800 	.word	0x40001800
 8003538:	40001c00 	.word	0x40001c00
 800353c:	40002000 	.word	0x40002000

08003540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003554:	2302      	movs	r3, #2
 8003556:	e05a      	b.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800357e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	4313      	orrs	r3, r2
 8003588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a21      	ldr	r2, [pc, #132]	@ (800361c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d022      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035a4:	d01d      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003620 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d018      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d013      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a1a      	ldr	r2, [pc, #104]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d00e      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a18      	ldr	r2, [pc, #96]	@ (800362c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d009      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a17      	ldr	r2, [pc, #92]	@ (8003630 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d004      	beq.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d10c      	bne.n	80035fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40010000 	.word	0x40010000
 8003620:	40000400 	.word	0x40000400
 8003624:	40000800 	.word	0x40000800
 8003628:	40000c00 	.word	0x40000c00
 800362c:	40010400 	.word	0x40010400
 8003630:	40014000 	.word	0x40014000
 8003634:	40001800 	.word	0x40001800

08003638 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e042      	b.n	80036f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7fe f83c 	bl	8001704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2224      	movs	r2, #36	@ 0x24
 8003690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f001 f8a3 	bl	80047f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b08a      	sub	sp, #40	@ 0x28
 8003704:	af02      	add	r7, sp, #8
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	603b      	str	r3, [r7, #0]
 800370c:	4613      	mov	r3, r2
 800370e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b20      	cmp	r3, #32
 800371e:	d175      	bne.n	800380c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d002      	beq.n	800372c <HAL_UART_Transmit+0x2c>
 8003726:	88fb      	ldrh	r3, [r7, #6]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e06e      	b.n	800380e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2221      	movs	r2, #33	@ 0x21
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800373e:	f7fe f927 	bl	8001990 <HAL_GetTick>
 8003742:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	88fa      	ldrh	r2, [r7, #6]
 8003748:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	88fa      	ldrh	r2, [r7, #6]
 800374e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003758:	d108      	bne.n	800376c <HAL_UART_Transmit+0x6c>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003762:	2300      	movs	r3, #0
 8003764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	61bb      	str	r3, [r7, #24]
 800376a:	e003      	b.n	8003774 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003770:	2300      	movs	r3, #0
 8003772:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003774:	e02e      	b.n	80037d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	2200      	movs	r2, #0
 800377e:	2180      	movs	r1, #128	@ 0x80
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 fd7c 	bl	800427e <UART_WaitOnFlagUntilTimeout>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d005      	beq.n	8003798 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e03a      	b.n	800380e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10b      	bne.n	80037b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	3302      	adds	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	e007      	b.n	80037c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	781a      	ldrb	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	3301      	adds	r3, #1
 80037c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037d8:	b29b      	uxth	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1cb      	bne.n	8003776 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2200      	movs	r2, #0
 80037e6:	2140      	movs	r1, #64	@ 0x40
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 fd48 	bl	800427e <UART_WaitOnFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e006      	b.n	800380e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003808:	2300      	movs	r3, #0
 800380a:	e000      	b.n	800380e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800380c:	2302      	movs	r3, #2
  }
}
 800380e:	4618      	mov	r0, r3
 8003810:	3720      	adds	r7, #32
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b08c      	sub	sp, #48	@ 0x30
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	4613      	mov	r3, r2
 8003824:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b20      	cmp	r3, #32
 8003830:	d156      	bne.n	80038e0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <HAL_UART_Transmit_DMA+0x26>
 8003838:	88fb      	ldrh	r3, [r7, #6]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e04f      	b.n	80038e2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	88fa      	ldrh	r2, [r7, #6]
 8003852:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2221      	movs	r2, #33	@ 0x21
 800385e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003866:	4a21      	ldr	r2, [pc, #132]	@ (80038ec <HAL_UART_Transmit_DMA+0xd4>)
 8003868:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386e:	4a20      	ldr	r2, [pc, #128]	@ (80038f0 <HAL_UART_Transmit_DMA+0xd8>)
 8003870:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003876:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <HAL_UART_Transmit_DMA+0xdc>)
 8003878:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387e:	2200      	movs	r2, #0
 8003880:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003882:	f107 0308 	add.w	r3, r7, #8
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800388c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388e:	6819      	ldr	r1, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3304      	adds	r3, #4
 8003896:	461a      	mov	r2, r3
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	f7fe fa45 	bl	8001d28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80038a6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	3314      	adds	r3, #20
 80038ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	e853 3f00 	ldrex	r3, [r3]
 80038b6:	617b      	str	r3, [r7, #20]
   return(result);
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3314      	adds	r3, #20
 80038c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80038ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038cc:	6a39      	ldr	r1, [r7, #32]
 80038ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d0:	e841 2300 	strex	r3, r2, [r1]
 80038d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1e5      	bne.n	80038a8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	e000      	b.n	80038e2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80038e0:	2302      	movs	r3, #2
  }
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3730      	adds	r7, #48	@ 0x30
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	08003fcd 	.word	0x08003fcd
 80038f0:	08004067 	.word	0x08004067
 80038f4:	080041eb 	.word	0x080041eb

080038f8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b20      	cmp	r3, #32
 8003910:	d112      	bne.n	8003938 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <HAL_UART_Receive_DMA+0x26>
 8003918:	88fb      	ldrh	r3, [r7, #6]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e00b      	b.n	800393a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	461a      	mov	r2, r3
 800392c:	68b9      	ldr	r1, [r7, #8]
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fcfe 	bl	8004330 <UART_Start_Receive_DMA>
 8003934:	4603      	mov	r3, r0
 8003936:	e000      	b.n	800393a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003938:	2302      	movs	r3, #2
  }
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b090      	sub	sp, #64	@ 0x40
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800394a:	2300      	movs	r3, #0
 800394c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003958:	2b80      	cmp	r3, #128	@ 0x80
 800395a:	bf0c      	ite	eq
 800395c:	2301      	moveq	r3, #1
 800395e:	2300      	movne	r3, #0
 8003960:	b2db      	uxtb	r3, r3
 8003962:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b21      	cmp	r3, #33	@ 0x21
 800396e:	d128      	bne.n	80039c2 <HAL_UART_DMAStop+0x80>
 8003970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003972:	2b00      	cmp	r3, #0
 8003974:	d025      	beq.n	80039c2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3314      	adds	r3, #20
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003980:	e853 3f00 	ldrex	r3, [r3]
 8003984:	623b      	str	r3, [r7, #32]
   return(result);
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800398c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	3314      	adds	r3, #20
 8003994:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003996:	633a      	str	r2, [r7, #48]	@ 0x30
 8003998:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800399c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800399e:	e841 2300 	strex	r3, r2, [r1]
 80039a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1e5      	bne.n	8003976 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d004      	beq.n	80039bc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7fe fa0e 	bl	8001dd8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 fd51 	bl	8004464 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039cc:	2b40      	cmp	r3, #64	@ 0x40
 80039ce:	bf0c      	ite	eq
 80039d0:	2301      	moveq	r3, #1
 80039d2:	2300      	movne	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b22      	cmp	r3, #34	@ 0x22
 80039e2:	d128      	bne.n	8003a36 <HAL_UART_DMAStop+0xf4>
 80039e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d025      	beq.n	8003a36 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	3314      	adds	r3, #20
 80039f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	e853 3f00 	ldrex	r3, [r3]
 80039f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3314      	adds	r3, #20
 8003a08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a0a:	61fa      	str	r2, [r7, #28]
 8003a0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0e:	69b9      	ldr	r1, [r7, #24]
 8003a10:	69fa      	ldr	r2, [r7, #28]
 8003a12:	e841 2300 	strex	r3, r2, [r1]
 8003a16:	617b      	str	r3, [r7, #20]
   return(result);
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1e5      	bne.n	80039ea <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d004      	beq.n	8003a30 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fe f9d4 	bl	8001dd8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 fd3f 	bl	80044b4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3740      	adds	r7, #64	@ 0x40
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b0ba      	sub	sp, #232	@ 0xe8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10f      	bne.n	8003aa6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <HAL_UART_IRQHandler+0x66>
 8003a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fde7 	bl	8004672 <UART_Receive_IT>
      return;
 8003aa4:	e25b      	b.n	8003f5e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 80de 	beq.w	8003c6c <HAL_UART_IRQHandler+0x22c>
 8003ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d106      	bne.n	8003aca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 80d1 	beq.w	8003c6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <HAL_UART_IRQHandler+0xae>
 8003ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d005      	beq.n	8003aee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae6:	f043 0201 	orr.w	r2, r3, #1
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003af2:	f003 0304 	and.w	r3, r3, #4
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00b      	beq.n	8003b12 <HAL_UART_IRQHandler+0xd2>
 8003afa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d005      	beq.n	8003b12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b0a:	f043 0202 	orr.w	r2, r3, #2
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00b      	beq.n	8003b36 <HAL_UART_IRQHandler+0xf6>
 8003b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2e:	f043 0204 	orr.w	r2, r3, #4
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d011      	beq.n	8003b66 <HAL_UART_IRQHandler+0x126>
 8003b42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b46:	f003 0320 	and.w	r3, r3, #32
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d105      	bne.n	8003b5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d005      	beq.n	8003b66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5e:	f043 0208 	orr.w	r2, r3, #8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 81f2 	beq.w	8003f54 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d008      	beq.n	8003b8e <HAL_UART_IRQHandler+0x14e>
 8003b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d002      	beq.n	8003b8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fd72 	bl	8004672 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	bf0c      	ite	eq
 8003b9c:	2301      	moveq	r3, #1
 8003b9e:	2300      	movne	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d103      	bne.n	8003bba <HAL_UART_IRQHandler+0x17a>
 8003bb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d04f      	beq.n	8003c5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 fc7a 	bl	80044b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bca:	2b40      	cmp	r3, #64	@ 0x40
 8003bcc:	d141      	bne.n	8003c52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3314      	adds	r3, #20
 8003bd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bdc:	e853 3f00 	ldrex	r3, [r3]
 8003be0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003be4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003be8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	3314      	adds	r3, #20
 8003bf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003bfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003bfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1d9      	bne.n	8003bce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d013      	beq.n	8003c4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c26:	4a7e      	ldr	r2, [pc, #504]	@ (8003e20 <HAL_UART_IRQHandler+0x3e0>)
 8003c28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fe f942 	bl	8001eb8 <HAL_DMA_Abort_IT>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d016      	beq.n	8003c68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c44:	4610      	mov	r0, r2
 8003c46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c48:	e00e      	b.n	8003c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f9a8 	bl	8003fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c50:	e00a      	b.n	8003c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f9a4 	bl	8003fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c58:	e006      	b.n	8003c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f9a0 	bl	8003fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003c66:	e175      	b.n	8003f54 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	bf00      	nop
    return;
 8003c6a:	e173      	b.n	8003f54 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	f040 814f 	bne.w	8003f14 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c7a:	f003 0310 	and.w	r3, r3, #16
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8148 	beq.w	8003f14 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 8141 	beq.w	8003f14 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c92:	2300      	movs	r3, #0
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb2:	2b40      	cmp	r3, #64	@ 0x40
 8003cb4:	f040 80b6 	bne.w	8003e24 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 8145 	beq.w	8003f58 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	f080 813e 	bcs.w	8003f58 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ce2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cee:	f000 8088 	beq.w	8003e02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	330c      	adds	r3, #12
 8003cf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d00:	e853 3f00 	ldrex	r3, [r3]
 8003d04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	330c      	adds	r3, #12
 8003d1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d2e:	e841 2300 	strex	r3, r2, [r1]
 8003d32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1d9      	bne.n	8003cf2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3314      	adds	r3, #20
 8003d44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d48:	e853 3f00 	ldrex	r3, [r3]
 8003d4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3314      	adds	r3, #20
 8003d5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1e1      	bne.n	8003d3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	3314      	adds	r3, #20
 8003d80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d84:	e853 3f00 	ldrex	r3, [r3]
 8003d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3314      	adds	r3, #20
 8003d9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003da0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003da4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003da6:	e841 2300 	strex	r3, r2, [r1]
 8003daa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003dac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1e3      	bne.n	8003d7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	330c      	adds	r3, #12
 8003dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dca:	e853 3f00 	ldrex	r3, [r3]
 8003dce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003dd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dd2:	f023 0310 	bic.w	r3, r3, #16
 8003dd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	330c      	adds	r3, #12
 8003de0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003de4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003de6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dec:	e841 2300 	strex	r3, r2, [r1]
 8003df0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1e3      	bne.n	8003dc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fd ffeb 	bl	8001dd8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2202      	movs	r2, #2
 8003e06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	4619      	mov	r1, r3
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 f8cb 	bl	8003fb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e1e:	e09b      	b.n	8003f58 <HAL_UART_IRQHandler+0x518>
 8003e20:	0800457b 	.word	0x0800457b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 808e 	beq.w	8003f5c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 8089 	beq.w	8003f5c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	330c      	adds	r3, #12
 8003e50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e54:	e853 3f00 	ldrex	r3, [r3]
 8003e58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	330c      	adds	r3, #12
 8003e6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e76:	e841 2300 	strex	r3, r2, [r1]
 8003e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1e3      	bne.n	8003e4a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3314      	adds	r3, #20
 8003e88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	623b      	str	r3, [r7, #32]
   return(result);
 8003e92:	6a3b      	ldr	r3, [r7, #32]
 8003e94:	f023 0301 	bic.w	r3, r3, #1
 8003e98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	3314      	adds	r3, #20
 8003ea2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ea6:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003eac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eae:	e841 2300 	strex	r3, r2, [r1]
 8003eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e3      	bne.n	8003e82 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	e853 3f00 	ldrex	r3, [r3]
 8003ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0310 	bic.w	r3, r3, #16
 8003ede:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	330c      	adds	r3, #12
 8003ee8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003eec:	61fa      	str	r2, [r7, #28]
 8003eee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef0:	69b9      	ldr	r1, [r7, #24]
 8003ef2:	69fa      	ldr	r2, [r7, #28]
 8003ef4:	e841 2300 	strex	r3, r2, [r1]
 8003ef8:	617b      	str	r3, [r7, #20]
   return(result);
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1e3      	bne.n	8003ec8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f851 	bl	8003fb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f12:	e023      	b.n	8003f5c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d009      	beq.n	8003f34 <HAL_UART_IRQHandler+0x4f4>
 8003f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fb38 	bl	80045a2 <UART_Transmit_IT>
    return;
 8003f32:	e014      	b.n	8003f5e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00e      	beq.n	8003f5e <HAL_UART_IRQHandler+0x51e>
 8003f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d008      	beq.n	8003f5e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 fb78 	bl	8004642 <UART_EndTransmit_IT>
    return;
 8003f52:	e004      	b.n	8003f5e <HAL_UART_IRQHandler+0x51e>
    return;
 8003f54:	bf00      	nop
 8003f56:	e002      	b.n	8003f5e <HAL_UART_IRQHandler+0x51e>
      return;
 8003f58:	bf00      	nop
 8003f5a:	e000      	b.n	8003f5e <HAL_UART_IRQHandler+0x51e>
      return;
 8003f5c:	bf00      	nop
  }
}
 8003f5e:	37e8      	adds	r7, #232	@ 0xe8
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b090      	sub	sp, #64	@ 0x40
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d137      	bne.n	8004058 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fea:	2200      	movs	r2, #0
 8003fec:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3314      	adds	r3, #20
 8003ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	623b      	str	r3, [r7, #32]
   return(result);
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004004:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800400e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004016:	e841 2300 	strex	r3, r2, [r1]
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1e5      	bne.n	8003fee <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	e853 3f00 	ldrex	r3, [r3]
 8004030:	60fb      	str	r3, [r7, #12]
   return(result);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004038:	637b      	str	r3, [r7, #52]	@ 0x34
 800403a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004042:	61fa      	str	r2, [r7, #28]
 8004044:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004046:	69b9      	ldr	r1, [r7, #24]
 8004048:	69fa      	ldr	r2, [r7, #28]
 800404a:	e841 2300 	strex	r3, r2, [r1]
 800404e:	617b      	str	r3, [r7, #20]
   return(result);
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1e5      	bne.n	8004022 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004056:	e002      	b.n	800405e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004058:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800405a:	f7fd f98f 	bl	800137c <HAL_UART_TxCpltCallback>
}
 800405e:	bf00      	nop
 8004060:	3740      	adds	r7, #64	@ 0x40
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004072:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f7ff ff75 	bl	8003f64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b09c      	sub	sp, #112	@ 0x70
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409a:	2b00      	cmp	r3, #0
 800409c:	d172      	bne.n	8004184 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800409e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a0:	2200      	movs	r2, #0
 80040a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	330c      	adds	r3, #12
 80040aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040ae:	e853 3f00 	ldrex	r3, [r3]
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	330c      	adds	r3, #12
 80040c2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80040c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80040c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80040ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040cc:	e841 2300 	strex	r3, r2, [r1]
 80040d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80040d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1e5      	bne.n	80040a4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	3314      	adds	r3, #20
 80040de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e2:	e853 3f00 	ldrex	r3, [r3]
 80040e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ea:	f023 0301 	bic.w	r3, r3, #1
 80040ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80040f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3314      	adds	r3, #20
 80040f6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80040f8:	647a      	str	r2, [r7, #68]	@ 0x44
 80040fa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004100:	e841 2300 	strex	r3, r2, [r1]
 8004104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1e5      	bne.n	80040d8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800410c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3314      	adds	r3, #20
 8004112:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004116:	e853 3f00 	ldrex	r3, [r3]
 800411a:	623b      	str	r3, [r7, #32]
   return(result);
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004122:	663b      	str	r3, [r7, #96]	@ 0x60
 8004124:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3314      	adds	r3, #20
 800412a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800412c:	633a      	str	r2, [r7, #48]	@ 0x30
 800412e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004130:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004132:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004134:	e841 2300 	strex	r3, r2, [r1]
 8004138:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800413a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1e5      	bne.n	800410c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004140:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004142:	2220      	movs	r2, #32
 8004144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800414a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414c:	2b01      	cmp	r3, #1
 800414e:	d119      	bne.n	8004184 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	330c      	adds	r3, #12
 8004156:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	e853 3f00 	ldrex	r3, [r3]
 800415e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f023 0310 	bic.w	r3, r3, #16
 8004166:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004168:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	330c      	adds	r3, #12
 800416e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004170:	61fa      	str	r2, [r7, #28]
 8004172:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004174:	69b9      	ldr	r1, [r7, #24]
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	e841 2300 	strex	r3, r2, [r1]
 800417c:	617b      	str	r3, [r7, #20]
   return(result);
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1e5      	bne.n	8004150 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004186:	2200      	movs	r2, #0
 8004188:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800418a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800418c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418e:	2b01      	cmp	r3, #1
 8004190:	d106      	bne.n	80041a0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004192:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004194:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004196:	4619      	mov	r1, r3
 8004198:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800419a:	f7ff ff0b 	bl	8003fb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800419e:	e002      	b.n	80041a6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80041a0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80041a2:	f7ff fee9 	bl	8003f78 <HAL_UART_RxCpltCallback>
}
 80041a6:	bf00      	nop
 80041a8:	3770      	adds	r7, #112	@ 0x70
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2201      	movs	r2, #1
 80041c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d108      	bne.n	80041dc <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041ce:	085b      	lsrs	r3, r3, #1
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	4619      	mov	r1, r3
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f7ff feed 	bl	8003fb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041da:	e002      	b.n	80041e2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f7ff fed5 	bl	8003f8c <HAL_UART_RxHalfCpltCallback>
}
 80041e2:	bf00      	nop
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b084      	sub	sp, #16
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004206:	2b80      	cmp	r3, #128	@ 0x80
 8004208:	bf0c      	ite	eq
 800420a:	2301      	moveq	r3, #1
 800420c:	2300      	movne	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b21      	cmp	r3, #33	@ 0x21
 800421c:	d108      	bne.n	8004230 <UART_DMAError+0x46>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2200      	movs	r2, #0
 8004228:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800422a:	68b8      	ldr	r0, [r7, #8]
 800422c:	f000 f91a 	bl	8004464 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423a:	2b40      	cmp	r3, #64	@ 0x40
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b22      	cmp	r3, #34	@ 0x22
 8004250:	d108      	bne.n	8004264 <UART_DMAError+0x7a>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d005      	beq.n	8004264 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	2200      	movs	r2, #0
 800425c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	f000 f928 	bl	80044b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004268:	f043 0210 	orr.w	r2, r3, #16
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004270:	68b8      	ldr	r0, [r7, #8]
 8004272:	f7ff fe95 	bl	8003fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004276:	bf00      	nop
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b086      	sub	sp, #24
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	603b      	str	r3, [r7, #0]
 800428a:	4613      	mov	r3, r2
 800428c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800428e:	e03b      	b.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d037      	beq.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004298:	f7fd fb7a 	bl	8001990 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	6a3a      	ldr	r2, [r7, #32]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d302      	bcc.n	80042ae <UART_WaitOnFlagUntilTimeout+0x30>
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e03a      	b.n	8004328 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0304 	and.w	r3, r3, #4
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d023      	beq.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b80      	cmp	r3, #128	@ 0x80
 80042c4:	d020      	beq.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b40      	cmp	r3, #64	@ 0x40
 80042ca:	d01d      	beq.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d116      	bne.n	8004308 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f8df 	bl	80044b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2208      	movs	r2, #8
 80042fa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e00f      	b.n	8004328 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4013      	ands	r3, r2
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	429a      	cmp	r2, r3
 8004316:	bf0c      	ite	eq
 8004318:	2301      	moveq	r3, #1
 800431a:	2300      	movne	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	461a      	mov	r2, r3
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	429a      	cmp	r2, r3
 8004324:	d0b4      	beq.n	8004290 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b098      	sub	sp, #96	@ 0x60
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	4613      	mov	r3, r2
 800433c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2222      	movs	r2, #34	@ 0x22
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435c:	4a3e      	ldr	r2, [pc, #248]	@ (8004458 <UART_Start_Receive_DMA+0x128>)
 800435e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004364:	4a3d      	ldr	r2, [pc, #244]	@ (800445c <UART_Start_Receive_DMA+0x12c>)
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436c:	4a3c      	ldr	r2, [pc, #240]	@ (8004460 <UART_Start_Receive_DMA+0x130>)
 800436e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004374:	2200      	movs	r2, #0
 8004376:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004378:	f107 0308 	add.w	r3, r7, #8
 800437c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	3304      	adds	r3, #4
 8004388:	4619      	mov	r1, r3
 800438a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	88fb      	ldrh	r3, [r7, #6]
 8004390:	f7fd fcca 	bl	8001d28 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004394:	2300      	movs	r3, #0
 8004396:	613b      	str	r3, [r7, #16]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	613b      	str	r3, [r7, #16]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	613b      	str	r3, [r7, #16]
 80043a8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d019      	beq.n	80043e6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	330c      	adds	r3, #12
 80043b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043bc:	e853 3f00 	ldrex	r3, [r3]
 80043c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	330c      	adds	r3, #12
 80043d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043d2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80043d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80043d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043da:	e841 2300 	strex	r3, r2, [r1]
 80043de:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80043e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1e5      	bne.n	80043b2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3314      	adds	r3, #20
 80043ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f8:	f043 0301 	orr.w	r3, r3, #1
 80043fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3314      	adds	r3, #20
 8004404:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004406:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004408:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800440c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800440e:	e841 2300 	strex	r3, r2, [r1]
 8004412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1e5      	bne.n	80043e6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	3314      	adds	r3, #20
 8004420:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	e853 3f00 	ldrex	r3, [r3]
 8004428:	617b      	str	r3, [r7, #20]
   return(result);
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004430:	653b      	str	r3, [r7, #80]	@ 0x50
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3314      	adds	r3, #20
 8004438:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800443a:	627a      	str	r2, [r7, #36]	@ 0x24
 800443c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443e:	6a39      	ldr	r1, [r7, #32]
 8004440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004442:	e841 2300 	strex	r3, r2, [r1]
 8004446:	61fb      	str	r3, [r7, #28]
   return(result);
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1e5      	bne.n	800441a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3760      	adds	r7, #96	@ 0x60
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	08004083 	.word	0x08004083
 800445c:	080041af 	.word	0x080041af
 8004460:	080041eb 	.word	0x080041eb

08004464 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004464:	b480      	push	{r7}
 8004466:	b089      	sub	sp, #36	@ 0x24
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	330c      	adds	r3, #12
 8004472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	e853 3f00 	ldrex	r3, [r3]
 800447a:	60bb      	str	r3, [r7, #8]
   return(result);
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	330c      	adds	r3, #12
 800448a:	69fa      	ldr	r2, [r7, #28]
 800448c:	61ba      	str	r2, [r7, #24]
 800448e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6979      	ldr	r1, [r7, #20]
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	613b      	str	r3, [r7, #16]
   return(result);
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e5      	bne.n	800446c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80044a8:	bf00      	nop
 80044aa:	3724      	adds	r7, #36	@ 0x24
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b095      	sub	sp, #84	@ 0x54
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	330c      	adds	r3, #12
 80044c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c6:	e853 3f00 	ldrex	r3, [r3]
 80044ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	330c      	adds	r3, #12
 80044da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80044de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e5      	bne.n	80044bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	3314      	adds	r3, #20
 80044f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	e853 3f00 	ldrex	r3, [r3]
 80044fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f023 0301 	bic.w	r3, r3, #1
 8004506:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3314      	adds	r3, #20
 800450e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004510:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004518:	e841 2300 	strex	r3, r2, [r1]
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1e5      	bne.n	80044f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004528:	2b01      	cmp	r3, #1
 800452a:	d119      	bne.n	8004560 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	330c      	adds	r3, #12
 8004532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	e853 3f00 	ldrex	r3, [r3]
 800453a:	60bb      	str	r3, [r7, #8]
   return(result);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f023 0310 	bic.w	r3, r3, #16
 8004542:	647b      	str	r3, [r7, #68]	@ 0x44
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	330c      	adds	r3, #12
 800454a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800454c:	61ba      	str	r2, [r7, #24]
 800454e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004550:	6979      	ldr	r1, [r7, #20]
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	e841 2300 	strex	r3, r2, [r1]
 8004558:	613b      	str	r3, [r7, #16]
   return(result);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e5      	bne.n	800452c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800456e:	bf00      	nop
 8004570:	3754      	adds	r7, #84	@ 0x54
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004586:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f7ff fd03 	bl	8003fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800459a:	bf00      	nop
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b085      	sub	sp, #20
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b21      	cmp	r3, #33	@ 0x21
 80045b4:	d13e      	bne.n	8004634 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045be:	d114      	bne.n	80045ea <UART_Transmit_IT+0x48>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d110      	bne.n	80045ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	881b      	ldrh	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	1c9a      	adds	r2, r3, #2
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	621a      	str	r2, [r3, #32]
 80045e8:	e008      	b.n	80045fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	1c59      	adds	r1, r3, #1
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6211      	str	r1, [r2, #32]
 80045f4:	781a      	ldrb	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004600:	b29b      	uxth	r3, r3
 8004602:	3b01      	subs	r3, #1
 8004604:	b29b      	uxth	r3, r3
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4619      	mov	r1, r3
 800460a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10f      	bne.n	8004630 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800461e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800462e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	e000      	b.n	8004636 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
  }
}
 8004636:	4618      	mov	r0, r3
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b082      	sub	sp, #8
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68da      	ldr	r2, [r3, #12]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004658:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2220      	movs	r2, #32
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7fc fe8a 	bl	800137c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b08c      	sub	sp, #48	@ 0x30
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b22      	cmp	r3, #34	@ 0x22
 8004684:	f040 80ae 	bne.w	80047e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d117      	bne.n	80046c2 <UART_Receive_IT+0x50>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d113      	bne.n	80046c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	1c9a      	adds	r2, r3, #2
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	629a      	str	r2, [r3, #40]	@ 0x28
 80046c0:	e026      	b.n	8004710 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80046c8:	2300      	movs	r3, #0
 80046ca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d4:	d007      	beq.n	80046e6 <UART_Receive_IT+0x74>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10a      	bne.n	80046f4 <UART_Receive_IT+0x82>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	e008      	b.n	8004706 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004700:	b2da      	uxtb	r2, r3
 8004702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004704:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004714:	b29b      	uxth	r3, r3
 8004716:	3b01      	subs	r3, #1
 8004718:	b29b      	uxth	r3, r3
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	4619      	mov	r1, r3
 800471e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004720:	2b00      	cmp	r3, #0
 8004722:	d15d      	bne.n	80047e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0220 	bic.w	r2, r2, #32
 8004732:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695a      	ldr	r2, [r3, #20]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0201 	bic.w	r2, r2, #1
 8004752:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	2b01      	cmp	r3, #1
 8004768:	d135      	bne.n	80047d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	330c      	adds	r3, #12
 8004776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	e853 3f00 	ldrex	r3, [r3]
 800477e:	613b      	str	r3, [r7, #16]
   return(result);
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f023 0310 	bic.w	r3, r3, #16
 8004786:	627b      	str	r3, [r7, #36]	@ 0x24
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	330c      	adds	r3, #12
 800478e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004790:	623a      	str	r2, [r7, #32]
 8004792:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004794:	69f9      	ldr	r1, [r7, #28]
 8004796:	6a3a      	ldr	r2, [r7, #32]
 8004798:	e841 2300 	strex	r3, r2, [r1]
 800479c:	61bb      	str	r3, [r7, #24]
   return(result);
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1e5      	bne.n	8004770 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0310 	and.w	r3, r3, #16
 80047ae:	2b10      	cmp	r3, #16
 80047b0:	d10a      	bne.n	80047c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047b2:	2300      	movs	r3, #0
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7ff fbf0 	bl	8003fb4 <HAL_UARTEx_RxEventCallback>
 80047d4:	e002      	b.n	80047dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f7ff fbce 	bl	8003f78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	e002      	b.n	80047e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	e000      	b.n	80047e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047e4:	2302      	movs	r3, #2
  }
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3730      	adds	r7, #48	@ 0x30
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
	...

080047f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047f4:	b0c0      	sub	sp, #256	@ 0x100
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480c:	68d9      	ldr	r1, [r3, #12]
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	ea40 0301 	orr.w	r3, r0, r1
 8004818:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800481a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481e:	689a      	ldr	r2, [r3, #8]
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	431a      	orrs	r2, r3
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	431a      	orrs	r2, r3
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	4313      	orrs	r3, r2
 8004838:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800483c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004848:	f021 010c 	bic.w	r1, r1, #12
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004856:	430b      	orrs	r3, r1
 8004858:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800485a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486a:	6999      	ldr	r1, [r3, #24]
 800486c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	ea40 0301 	orr.w	r3, r0, r1
 8004876:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4b8f      	ldr	r3, [pc, #572]	@ (8004abc <UART_SetConfig+0x2cc>)
 8004880:	429a      	cmp	r2, r3
 8004882:	d005      	beq.n	8004890 <UART_SetConfig+0xa0>
 8004884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ac0 <UART_SetConfig+0x2d0>)
 800488c:	429a      	cmp	r2, r3
 800488e:	d104      	bne.n	800489a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004890:	f7fe fbbe 	bl	8003010 <HAL_RCC_GetPCLK2Freq>
 8004894:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004898:	e003      	b.n	80048a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800489a:	f7fe fba5 	bl	8002fe8 <HAL_RCC_GetPCLK1Freq>
 800489e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a6:	69db      	ldr	r3, [r3, #28]
 80048a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ac:	f040 810c 	bne.w	8004ac8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048b4:	2200      	movs	r2, #0
 80048b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048c2:	4622      	mov	r2, r4
 80048c4:	462b      	mov	r3, r5
 80048c6:	1891      	adds	r1, r2, r2
 80048c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048ca:	415b      	adcs	r3, r3
 80048cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048d2:	4621      	mov	r1, r4
 80048d4:	eb12 0801 	adds.w	r8, r2, r1
 80048d8:	4629      	mov	r1, r5
 80048da:	eb43 0901 	adc.w	r9, r3, r1
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	f04f 0300 	mov.w	r3, #0
 80048e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048f2:	4690      	mov	r8, r2
 80048f4:	4699      	mov	r9, r3
 80048f6:	4623      	mov	r3, r4
 80048f8:	eb18 0303 	adds.w	r3, r8, r3
 80048fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004900:	462b      	mov	r3, r5
 8004902:	eb49 0303 	adc.w	r3, r9, r3
 8004906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800490a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004916:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800491a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800491e:	460b      	mov	r3, r1
 8004920:	18db      	adds	r3, r3, r3
 8004922:	653b      	str	r3, [r7, #80]	@ 0x50
 8004924:	4613      	mov	r3, r2
 8004926:	eb42 0303 	adc.w	r3, r2, r3
 800492a:	657b      	str	r3, [r7, #84]	@ 0x54
 800492c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004930:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004934:	f7fc f9b8 	bl	8000ca8 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4b61      	ldr	r3, [pc, #388]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 800493e:	fba3 2302 	umull	r2, r3, r3, r2
 8004942:	095b      	lsrs	r3, r3, #5
 8004944:	011c      	lsls	r4, r3, #4
 8004946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800494a:	2200      	movs	r2, #0
 800494c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004950:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004954:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004958:	4642      	mov	r2, r8
 800495a:	464b      	mov	r3, r9
 800495c:	1891      	adds	r1, r2, r2
 800495e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004960:	415b      	adcs	r3, r3
 8004962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004964:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004968:	4641      	mov	r1, r8
 800496a:	eb12 0a01 	adds.w	sl, r2, r1
 800496e:	4649      	mov	r1, r9
 8004970:	eb43 0b01 	adc.w	fp, r3, r1
 8004974:	f04f 0200 	mov.w	r2, #0
 8004978:	f04f 0300 	mov.w	r3, #0
 800497c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004980:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004984:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004988:	4692      	mov	sl, r2
 800498a:	469b      	mov	fp, r3
 800498c:	4643      	mov	r3, r8
 800498e:	eb1a 0303 	adds.w	r3, sl, r3
 8004992:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004996:	464b      	mov	r3, r9
 8004998:	eb4b 0303 	adc.w	r3, fp, r3
 800499c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049b4:	460b      	mov	r3, r1
 80049b6:	18db      	adds	r3, r3, r3
 80049b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049ba:	4613      	mov	r3, r2
 80049bc:	eb42 0303 	adc.w	r3, r2, r3
 80049c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80049c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049ca:	f7fc f96d 	bl	8000ca8 <__aeabi_uldivmod>
 80049ce:	4602      	mov	r2, r0
 80049d0:	460b      	mov	r3, r1
 80049d2:	4611      	mov	r1, r2
 80049d4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 80049d6:	fba3 2301 	umull	r2, r3, r3, r1
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	2264      	movs	r2, #100	@ 0x64
 80049de:	fb02 f303 	mul.w	r3, r2, r3
 80049e2:	1acb      	subs	r3, r1, r3
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049ea:	4b36      	ldr	r3, [pc, #216]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 80049ec:	fba3 2302 	umull	r2, r3, r3, r2
 80049f0:	095b      	lsrs	r3, r3, #5
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049f8:	441c      	add	r4, r3
 80049fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a0c:	4642      	mov	r2, r8
 8004a0e:	464b      	mov	r3, r9
 8004a10:	1891      	adds	r1, r2, r2
 8004a12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a14:	415b      	adcs	r3, r3
 8004a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a1c:	4641      	mov	r1, r8
 8004a1e:	1851      	adds	r1, r2, r1
 8004a20:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a22:	4649      	mov	r1, r9
 8004a24:	414b      	adcs	r3, r1
 8004a26:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a28:	f04f 0200 	mov.w	r2, #0
 8004a2c:	f04f 0300 	mov.w	r3, #0
 8004a30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a34:	4659      	mov	r1, fp
 8004a36:	00cb      	lsls	r3, r1, #3
 8004a38:	4651      	mov	r1, sl
 8004a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a3e:	4651      	mov	r1, sl
 8004a40:	00ca      	lsls	r2, r1, #3
 8004a42:	4610      	mov	r0, r2
 8004a44:	4619      	mov	r1, r3
 8004a46:	4603      	mov	r3, r0
 8004a48:	4642      	mov	r2, r8
 8004a4a:	189b      	adds	r3, r3, r2
 8004a4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a50:	464b      	mov	r3, r9
 8004a52:	460a      	mov	r2, r1
 8004a54:	eb42 0303 	adc.w	r3, r2, r3
 8004a58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a70:	460b      	mov	r3, r1
 8004a72:	18db      	adds	r3, r3, r3
 8004a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a76:	4613      	mov	r3, r2
 8004a78:	eb42 0303 	adc.w	r3, r2, r3
 8004a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a86:	f7fc f90f 	bl	8000ca8 <__aeabi_uldivmod>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 8004a90:	fba3 1302 	umull	r1, r3, r3, r2
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	2164      	movs	r1, #100	@ 0x64
 8004a98:	fb01 f303 	mul.w	r3, r1, r3
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	3332      	adds	r3, #50	@ 0x32
 8004aa2:	4a08      	ldr	r2, [pc, #32]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 8004aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	f003 0207 	and.w	r2, r3, #7
 8004aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4422      	add	r2, r4
 8004ab6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ab8:	e106      	b.n	8004cc8 <UART_SetConfig+0x4d8>
 8004aba:	bf00      	nop
 8004abc:	40011000 	.word	0x40011000
 8004ac0:	40011400 	.word	0x40011400
 8004ac4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004acc:	2200      	movs	r2, #0
 8004ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ad2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ad6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ada:	4642      	mov	r2, r8
 8004adc:	464b      	mov	r3, r9
 8004ade:	1891      	adds	r1, r2, r2
 8004ae0:	6239      	str	r1, [r7, #32]
 8004ae2:	415b      	adcs	r3, r3
 8004ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004aea:	4641      	mov	r1, r8
 8004aec:	1854      	adds	r4, r2, r1
 8004aee:	4649      	mov	r1, r9
 8004af0:	eb43 0501 	adc.w	r5, r3, r1
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	00eb      	lsls	r3, r5, #3
 8004afe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b02:	00e2      	lsls	r2, r4, #3
 8004b04:	4614      	mov	r4, r2
 8004b06:	461d      	mov	r5, r3
 8004b08:	4643      	mov	r3, r8
 8004b0a:	18e3      	adds	r3, r4, r3
 8004b0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b10:	464b      	mov	r3, r9
 8004b12:	eb45 0303 	adc.w	r3, r5, r3
 8004b16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b36:	4629      	mov	r1, r5
 8004b38:	008b      	lsls	r3, r1, #2
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b40:	4621      	mov	r1, r4
 8004b42:	008a      	lsls	r2, r1, #2
 8004b44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b48:	f7fc f8ae 	bl	8000ca8 <__aeabi_uldivmod>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4b60      	ldr	r3, [pc, #384]	@ (8004cd4 <UART_SetConfig+0x4e4>)
 8004b52:	fba3 2302 	umull	r2, r3, r3, r2
 8004b56:	095b      	lsrs	r3, r3, #5
 8004b58:	011c      	lsls	r4, r3, #4
 8004b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b6c:	4642      	mov	r2, r8
 8004b6e:	464b      	mov	r3, r9
 8004b70:	1891      	adds	r1, r2, r2
 8004b72:	61b9      	str	r1, [r7, #24]
 8004b74:	415b      	adcs	r3, r3
 8004b76:	61fb      	str	r3, [r7, #28]
 8004b78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b7c:	4641      	mov	r1, r8
 8004b7e:	1851      	adds	r1, r2, r1
 8004b80:	6139      	str	r1, [r7, #16]
 8004b82:	4649      	mov	r1, r9
 8004b84:	414b      	adcs	r3, r1
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	f04f 0200 	mov.w	r2, #0
 8004b8c:	f04f 0300 	mov.w	r3, #0
 8004b90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b94:	4659      	mov	r1, fp
 8004b96:	00cb      	lsls	r3, r1, #3
 8004b98:	4651      	mov	r1, sl
 8004b9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b9e:	4651      	mov	r1, sl
 8004ba0:	00ca      	lsls	r2, r1, #3
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	4642      	mov	r2, r8
 8004baa:	189b      	adds	r3, r3, r2
 8004bac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bb0:	464b      	mov	r3, r9
 8004bb2:	460a      	mov	r2, r1
 8004bb4:	eb42 0303 	adc.w	r3, r2, r3
 8004bb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bc8:	f04f 0200 	mov.w	r2, #0
 8004bcc:	f04f 0300 	mov.w	r3, #0
 8004bd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bd4:	4649      	mov	r1, r9
 8004bd6:	008b      	lsls	r3, r1, #2
 8004bd8:	4641      	mov	r1, r8
 8004bda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bde:	4641      	mov	r1, r8
 8004be0:	008a      	lsls	r2, r1, #2
 8004be2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004be6:	f7fc f85f 	bl	8000ca8 <__aeabi_uldivmod>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4611      	mov	r1, r2
 8004bf0:	4b38      	ldr	r3, [pc, #224]	@ (8004cd4 <UART_SetConfig+0x4e4>)
 8004bf2:	fba3 2301 	umull	r2, r3, r3, r1
 8004bf6:	095b      	lsrs	r3, r3, #5
 8004bf8:	2264      	movs	r2, #100	@ 0x64
 8004bfa:	fb02 f303 	mul.w	r3, r2, r3
 8004bfe:	1acb      	subs	r3, r1, r3
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	3332      	adds	r3, #50	@ 0x32
 8004c04:	4a33      	ldr	r2, [pc, #204]	@ (8004cd4 <UART_SetConfig+0x4e4>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	095b      	lsrs	r3, r3, #5
 8004c0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c10:	441c      	add	r4, r3
 8004c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c16:	2200      	movs	r2, #0
 8004c18:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c20:	4642      	mov	r2, r8
 8004c22:	464b      	mov	r3, r9
 8004c24:	1891      	adds	r1, r2, r2
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	415b      	adcs	r3, r3
 8004c2a:	60fb      	str	r3, [r7, #12]
 8004c2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c30:	4641      	mov	r1, r8
 8004c32:	1851      	adds	r1, r2, r1
 8004c34:	6039      	str	r1, [r7, #0]
 8004c36:	4649      	mov	r1, r9
 8004c38:	414b      	adcs	r3, r1
 8004c3a:	607b      	str	r3, [r7, #4]
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c48:	4659      	mov	r1, fp
 8004c4a:	00cb      	lsls	r3, r1, #3
 8004c4c:	4651      	mov	r1, sl
 8004c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c52:	4651      	mov	r1, sl
 8004c54:	00ca      	lsls	r2, r1, #3
 8004c56:	4610      	mov	r0, r2
 8004c58:	4619      	mov	r1, r3
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	4642      	mov	r2, r8
 8004c5e:	189b      	adds	r3, r3, r2
 8004c60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c62:	464b      	mov	r3, r9
 8004c64:	460a      	mov	r2, r1
 8004c66:	eb42 0303 	adc.w	r3, r2, r3
 8004c6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c76:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c78:	f04f 0200 	mov.w	r2, #0
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c84:	4649      	mov	r1, r9
 8004c86:	008b      	lsls	r3, r1, #2
 8004c88:	4641      	mov	r1, r8
 8004c8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c8e:	4641      	mov	r1, r8
 8004c90:	008a      	lsls	r2, r1, #2
 8004c92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c96:	f7fc f807 	bl	8000ca8 <__aeabi_uldivmod>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <UART_SetConfig+0x4e4>)
 8004ca0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ca4:	095b      	lsrs	r3, r3, #5
 8004ca6:	2164      	movs	r1, #100	@ 0x64
 8004ca8:	fb01 f303 	mul.w	r3, r1, r3
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	3332      	adds	r3, #50	@ 0x32
 8004cb2:	4a08      	ldr	r2, [pc, #32]	@ (8004cd4 <UART_SetConfig+0x4e4>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb8:	095b      	lsrs	r3, r3, #5
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4422      	add	r2, r4
 8004cc6:	609a      	str	r2, [r3, #8]
}
 8004cc8:	bf00      	nop
 8004cca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cd4:	51eb851f 	.word	0x51eb851f

08004cd8 <test_func>:

int counter = 0;
float voltage = 3.3f;
char name[32] = "STM32";

int test_func(int argc, char **argv) {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
    printf("test_func called with %d args\n", argc);
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4803      	ldr	r0, [pc, #12]	@ (8004cf4 <test_func+0x1c>)
 8004ce6:	f002 fd99 	bl	800781c <iprintf>
    return 0;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3708      	adds	r7, #8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	0800a658 	.word	0x0800a658

08004cf8 <shell_uart_parser>:


void shell_uart_parser(const uint8_t *data, uint16_t len) {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	460b      	mov	r3, r1
 8004d02:	807b      	strh	r3, [r7, #2]
	shell_exec((const char *)data);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fd9b 	bl	8005840 <shell_exec>
	uart_manager_clear(&huart1);
 8004d0a:	4803      	ldr	r0, [pc, #12]	@ (8004d18 <shell_uart_parser+0x20>)
 8004d0c:	f000 fb16 	bl	800533c <uart_manager_clear>

}
 8004d10:	bf00      	nop
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	200002b4 	.word	0x200002b4

08004d1c <sf_hardware_init>:
/**
 * @brief 
 *
 * @return uint8_t  0 
 */
static uint8_t sf_hardware_init(){
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af02      	add	r7, sp, #8
	HAL_TIM_Base_Start_IT(&htim6);
 8004d22:	4817      	ldr	r0, [pc, #92]	@ (8004d80 <sf_hardware_init+0x64>)
 8004d24:	f7fe f9d8 	bl	80030d8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004d28:	4816      	ldr	r0, [pc, #88]	@ (8004d84 <sf_hardware_init+0x68>)
 8004d2a:	f7fe f9d5 	bl	80030d8 <HAL_TIM_Base_Start_IT>
	uart_manager_register(&huart1, shell_uart_parser);
 8004d2e:	4916      	ldr	r1, [pc, #88]	@ (8004d88 <sf_hardware_init+0x6c>)
 8004d30:	4816      	ldr	r0, [pc, #88]	@ (8004d8c <sf_hardware_init+0x70>)
 8004d32:	f000 fa95 	bl	8005260 <uart_manager_register>
	log_init(&huart1);
 8004d36:	4815      	ldr	r0, [pc, #84]	@ (8004d8c <sf_hardware_init+0x70>)
 8004d38:	f000 f97e 	bl	8005038 <log_init>
	LOG_INFO("OK");
 8004d3c:	4b14      	ldr	r3, [pc, #80]	@ (8004d90 <sf_hardware_init+0x74>)
 8004d3e:	2233      	movs	r2, #51	@ 0x33
 8004d40:	4914      	ldr	r1, [pc, #80]	@ (8004d94 <sf_hardware_init+0x78>)
 8004d42:	2000      	movs	r0, #0
 8004d44:	f000 f99c 	bl	8005080 <log_output>
	LOG_WARN(": %d", 100);
 8004d48:	2364      	movs	r3, #100	@ 0x64
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	4b12      	ldr	r3, [pc, #72]	@ (8004d98 <sf_hardware_init+0x7c>)
 8004d4e:	2234      	movs	r2, #52	@ 0x34
 8004d50:	4910      	ldr	r1, [pc, #64]	@ (8004d94 <sf_hardware_init+0x78>)
 8004d52:	2001      	movs	r0, #1
 8004d54:	f000 f994 	bl	8005080 <log_output>
	LOG_ERR(": code=%d", 2000);
 8004d58:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004d5c:	9300      	str	r3, [sp, #0]
 8004d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d9c <sf_hardware_init+0x80>)
 8004d60:	2235      	movs	r2, #53	@ 0x35
 8004d62:	490c      	ldr	r1, [pc, #48]	@ (8004d94 <sf_hardware_init+0x78>)
 8004d64:	2002      	movs	r0, #2
 8004d66:	f000 f98b 	bl	8005080 <log_output>
	log_shell_send("Hello shell %d, %s\n", 2024, "world");
 8004d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <sf_hardware_init+0x84>)
 8004d6c:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8004d70:	480c      	ldr	r0, [pc, #48]	@ (8004da4 <sf_hardware_init+0x88>)
 8004d72:	f000 fa41 	bl	80051f8 <log_shell_send>

	return 0;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20000224 	.word	0x20000224
 8004d84:	2000026c 	.word	0x2000026c
 8004d88:	08004cf9 	.word	0x08004cf9
 8004d8c:	200002b4 	.word	0x200002b4
 8004d90:	0800a678 	.word	0x0800a678
 8004d94:	0800a688 	.word	0x0800a688
 8004d98:	0800a6a4 	.word	0x0800a6a4
 8004d9c:	0800a6b8 	.word	0x0800a6b8
 8004da0:	0800a6d0 	.word	0x0800a6d0
 8004da4:	0800a6d8 	.word	0x0800a6d8

08004da8 <sf_software_init>:
/**
 * @brief 
 *
 * @return uint8_t  0 
 */
static uint8_t sf_software_init(){
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af02      	add	r7, sp, #8

	SHELL_VAR_REGISTER(counter, VAR_TYPE_INT);
 8004dae:	2200      	movs	r2, #0
 8004db0:	4911      	ldr	r1, [pc, #68]	@ (8004df8 <sf_software_init+0x50>)
 8004db2:	4812      	ldr	r0, [pc, #72]	@ (8004dfc <sf_software_init+0x54>)
 8004db4:	f000 fe22 	bl	80059fc <shell_register_variable>
	SHELL_VAR_REGISTER(voltage, VAR_TYPE_FLOAT);
 8004db8:	2201      	movs	r2, #1
 8004dba:	4911      	ldr	r1, [pc, #68]	@ (8004e00 <sf_software_init+0x58>)
 8004dbc:	4811      	ldr	r0, [pc, #68]	@ (8004e04 <sf_software_init+0x5c>)
 8004dbe:	f000 fe1d 	bl	80059fc <shell_register_variable>
	SHELL_VAR_REGISTER(name, VAR_TYPE_STRING);
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	4910      	ldr	r1, [pc, #64]	@ (8004e08 <sf_software_init+0x60>)
 8004dc6:	4811      	ldr	r0, [pc, #68]	@ (8004e0c <sf_software_init+0x64>)
 8004dc8:	f000 fe18 	bl	80059fc <shell_register_variable>
	SHELL_FUNC_REGISTER(test_func);
 8004dcc:	4910      	ldr	r1, [pc, #64]	@ (8004e10 <sf_software_init+0x68>)
 8004dce:	4811      	ldr	r0, [pc, #68]	@ (8004e14 <sf_software_init+0x6c>)
 8004dd0:	f000 fcbe 	bl	8005750 <shell_register_function>


	task_system_init();
 8004dd4:	f000 fba8 	bl	8005528 <task_system_init>
	task_add(TASK_COMM_PROTOCOL,
 8004dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	2364      	movs	r3, #100	@ 0x64
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	2300      	movs	r3, #0
 8004de4:	2200      	movs	r2, #0
 8004de6:	490c      	ldr	r1, [pc, #48]	@ (8004e18 <sf_software_init+0x70>)
 8004de8:	2002      	movs	r0, #2
 8004dea:	f000 fc1b 	bl	8005624 <task_add>
			 NULL,
			 0,
			 100,
			 TASK_FOREVER);

	return 0;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	200003c0 	.word	0x200003c0
 8004dfc:	0800a6ec 	.word	0x0800a6ec
 8004e00:	2000000c 	.word	0x2000000c
 8004e04:	0800a6f4 	.word	0x0800a6f4
 8004e08:	20000010 	.word	0x20000010
 8004e0c:	0800a6fc 	.word	0x0800a6fc
 8004e10:	08004cd9 	.word	0x08004cd9
 8004e14:	0800a704 	.word	0x0800a704
 8004e18:	0800547d 	.word	0x0800547d

08004e1c <sf_entry>:

/**
 * @brief 
 */
void sf_entry(void){
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
	 sf_hardware_init();
 8004e20:	f7ff ff7c 	bl	8004d1c <sf_hardware_init>
	 sf_software_init();
 8004e24:	f7ff ffc0 	bl	8004da8 <sf_software_init>
 }
 8004e28:	bf00      	nop
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <sf_run>:
 * @brief  ID 
 *
 * @param count 
 * @param ...    count  int  ID
 */
static void sf_run(int count,...){
 8004e2c:	b40f      	push	{r0, r1, r2, r3}
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b082      	sub	sp, #8
 8004e32:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, count);
 8004e34:	f107 0314 	add.w	r3, r7, #20
 8004e38:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < count; i++) {
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	607b      	str	r3, [r7, #4]
 8004e3e:	e00a      	b.n	8004e56 <sf_run+0x2a>
		task_execute(va_arg(args, int));
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	1d1a      	adds	r2, r3, #4
 8004e44:	603a      	str	r2, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fc3a 	bl	80056c4 <task_execute>
	for(int i = 0; i < count; i++) {
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3301      	adds	r3, #1
 8004e54:	607b      	str	r3, [r7, #4]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	dbf0      	blt.n	8004e40 <sf_run+0x14>
	}
	va_end(args);
}
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e6a:	b004      	add	sp, #16
 8004e6c:	4770      	bx	lr

08004e6e <sf_loop>:

/**
 * @brief 
 *        
 */
void sf_loop(){
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	af00      	add	r7, sp, #0
	sf_run(2,
 8004e72:	2204      	movs	r2, #4
 8004e74:	2102      	movs	r1, #2
 8004e76:	2002      	movs	r0, #2
 8004e78:	f7ff ffd8 	bl	8004e2c <sf_run>
			TASK_COMM_PROTOCOL,
		   TASK_CONTROL_LOOP);
}
 8004e7c:	bf00      	nop
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <log_buf_free>:

// 
static uint16_t log_last_tx_len = 0;

// 
static uint16_t log_buf_free(void) {
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
    return (log_tail >= log_head) ?
 8004e84:	4b11      	ldr	r3, [pc, #68]	@ (8004ecc <log_buf_free+0x4c>)
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	4b11      	ldr	r3, [pc, #68]	@ (8004ed0 <log_buf_free+0x50>)
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	b29b      	uxth	r3, r3
        (LOG_BUF_SIZE - (log_tail - log_head) - 1) :
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d30b      	bcc.n	8004eac <log_buf_free+0x2c>
 8004e94:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed0 <log_buf_free+0x50>)
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ecc <log_buf_free+0x4c>)
 8004e9c:	881b      	ldrh	r3, [r3, #0]
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	e009      	b.n	8004ec0 <log_buf_free+0x40>
        (log_head - log_tail - 1);
 8004eac:	4b08      	ldr	r3, [pc, #32]	@ (8004ed0 <log_buf_free+0x50>)
 8004eae:	881b      	ldrh	r3, [r3, #0]
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	4b06      	ldr	r3, [pc, #24]	@ (8004ecc <log_buf_free+0x4c>)
 8004eb4:	881b      	ldrh	r3, [r3, #0]
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	b29b      	uxth	r3, r3
        (LOG_BUF_SIZE - (log_tail - log_head) - 1) :
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29b      	uxth	r3, r3
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	200007c6 	.word	0x200007c6
 8004ed0:	200007c4 	.word	0x200007c4

08004ed4 <log_buf_write>:

// 
static void log_buf_write(const uint8_t *data, uint16_t n) {
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	460b      	mov	r3, r1
 8004ede:	807b      	strh	r3, [r7, #2]
    // head
    while (log_buf_free() < n) {
 8004ee0:	e00d      	b.n	8004efe <log_buf_write+0x2a>
        log_head = (log_head + 1) % LOG_BUF_SIZE;
 8004ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <log_buf_write+0x84>)
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3301      	adds	r3, #1
 8004eea:	425a      	negs	r2, r3
 8004eec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ef0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004ef4:	bf58      	it	pl
 8004ef6:	4253      	negpl	r3, r2
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	4b17      	ldr	r3, [pc, #92]	@ (8004f58 <log_buf_write+0x84>)
 8004efc:	801a      	strh	r2, [r3, #0]
    while (log_buf_free() < n) {
 8004efe:	f7ff ffbf 	bl	8004e80 <log_buf_free>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	887b      	ldrh	r3, [r7, #2]
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d8ea      	bhi.n	8004ee2 <log_buf_write+0xe>
    }
    for (int i = 0; i < n; i++) {
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	e019      	b.n	8004f46 <log_buf_write+0x72>
        log_buf[log_tail] = data[i];
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	4413      	add	r3, r2
 8004f18:	4a10      	ldr	r2, [pc, #64]	@ (8004f5c <log_buf_write+0x88>)
 8004f1a:	8812      	ldrh	r2, [r2, #0]
 8004f1c:	b292      	uxth	r2, r2
 8004f1e:	7819      	ldrb	r1, [r3, #0]
 8004f20:	4b0f      	ldr	r3, [pc, #60]	@ (8004f60 <log_buf_write+0x8c>)
 8004f22:	5499      	strb	r1, [r3, r2]
        log_tail = (log_tail + 1) % LOG_BUF_SIZE;
 8004f24:	4b0d      	ldr	r3, [pc, #52]	@ (8004f5c <log_buf_write+0x88>)
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	425a      	negs	r2, r3
 8004f2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f32:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004f36:	bf58      	it	pl
 8004f38:	4253      	negpl	r3, r2
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	4b07      	ldr	r3, [pc, #28]	@ (8004f5c <log_buf_write+0x88>)
 8004f3e:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	3301      	adds	r3, #1
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	887b      	ldrh	r3, [r7, #2]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	dbe1      	blt.n	8004f12 <log_buf_write+0x3e>
    }
}
 8004f4e:	bf00      	nop
 8004f50:	bf00      	nop
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	200007c4 	.word	0x200007c4
 8004f5c:	200007c6 	.word	0x200007c6
 8004f60:	200003c4 	.word	0x200003c4

08004f64 <log_start_tx>:

// DMA
static void log_start_tx(void) {
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
    if (log_dma_busy || log_head == log_tail || log_uart == NULL) return;
 8004f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004fe8 <log_start_tx+0x84>)
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d135      	bne.n	8004fe0 <log_start_tx+0x7c>
 8004f74:	4b1d      	ldr	r3, [pc, #116]	@ (8004fec <log_start_tx+0x88>)
 8004f76:	881b      	ldrh	r3, [r3, #0]
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff0 <log_start_tx+0x8c>)
 8004f7c:	881b      	ldrh	r3, [r3, #0]
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d02d      	beq.n	8004fe0 <log_start_tx+0x7c>
 8004f84:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff4 <log_start_tx+0x90>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d029      	beq.n	8004fe0 <log_start_tx+0x7c>
    uint16_t len;
    if (log_tail > log_head) {
 8004f8c:	4b18      	ldr	r3, [pc, #96]	@ (8004ff0 <log_start_tx+0x8c>)
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	4b16      	ldr	r3, [pc, #88]	@ (8004fec <log_start_tx+0x88>)
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d908      	bls.n	8004fae <log_start_tx+0x4a>
        len = log_tail - log_head;
 8004f9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <log_start_tx+0x8c>)
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <log_start_tx+0x88>)
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	80fb      	strh	r3, [r7, #6]
 8004fac:	e005      	b.n	8004fba <log_start_tx+0x56>
    } else {
        len = LOG_BUF_SIZE - log_head;
 8004fae:	4b0f      	ldr	r3, [pc, #60]	@ (8004fec <log_start_tx+0x88>)
 8004fb0:	881b      	ldrh	r3, [r3, #0]
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8004fb8:	80fb      	strh	r3, [r7, #6]
    }
    log_last_tx_len = len;
 8004fba:	4a0f      	ldr	r2, [pc, #60]	@ (8004ff8 <log_start_tx+0x94>)
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	8013      	strh	r3, [r2, #0]
    log_dma_busy = 1;
 8004fc0:	4b09      	ldr	r3, [pc, #36]	@ (8004fe8 <log_start_tx+0x84>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(log_uart, &log_buf[log_head], len);
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff4 <log_start_tx+0x90>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a08      	ldr	r2, [pc, #32]	@ (8004fec <log_start_tx+0x88>)
 8004fcc:	8812      	ldrh	r2, [r2, #0]
 8004fce:	b292      	uxth	r2, r2
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8004ffc <log_start_tx+0x98>)
 8004fd4:	4411      	add	r1, r2
 8004fd6:	88fa      	ldrh	r2, [r7, #6]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7fe fc1d 	bl	8003818 <HAL_UART_Transmit_DMA>
 8004fde:	e000      	b.n	8004fe2 <log_start_tx+0x7e>
    if (log_dma_busy || log_head == log_tail || log_uart == NULL) return;
 8004fe0:	bf00      	nop
}
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	200007c8 	.word	0x200007c8
 8004fec:	200007c4 	.word	0x200007c4
 8004ff0:	200007c6 	.word	0x200007c6
 8004ff4:	200007cc 	.word	0x200007cc
 8004ff8:	200007d2 	.word	0x200007d2
 8004ffc:	200003c4 	.word	0x200003c4

08005000 <log_uart_dma_tx_cplt_callback>:

// DMA
void log_uart_dma_tx_cplt_callback(void) {
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
    // head
    log_head = (log_head + log_last_tx_len) % LOG_BUF_SIZE;
 8005004:	4b09      	ldr	r3, [pc, #36]	@ (800502c <log_uart_dma_tx_cplt_callback+0x2c>)
 8005006:	881b      	ldrh	r3, [r3, #0]
 8005008:	b29a      	uxth	r2, r3
 800500a:	4b09      	ldr	r3, [pc, #36]	@ (8005030 <log_uart_dma_tx_cplt_callback+0x30>)
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	4413      	add	r3, r2
 8005010:	b29b      	uxth	r3, r3
 8005012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005016:	b29a      	uxth	r2, r3
 8005018:	4b04      	ldr	r3, [pc, #16]	@ (800502c <log_uart_dma_tx_cplt_callback+0x2c>)
 800501a:	801a      	strh	r2, [r3, #0]
    log_dma_busy = 0;
 800501c:	4b05      	ldr	r3, [pc, #20]	@ (8005034 <log_uart_dma_tx_cplt_callback+0x34>)
 800501e:	2200      	movs	r2, #0
 8005020:	701a      	strb	r2, [r3, #0]
    // 
    log_start_tx();
 8005022:	f7ff ff9f 	bl	8004f64 <log_start_tx>
}
 8005026:	bf00      	nop
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	200007c4 	.word	0x200007c4
 8005030:	200007d2 	.word	0x200007d2
 8005034:	200007c8 	.word	0x200007c8

08005038 <log_init>:

void log_init(UART_HandleTypeDef *huart) {
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
    log_uart = huart;
 8005040:	4a0a      	ldr	r2, [pc, #40]	@ (800506c <log_init+0x34>)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6013      	str	r3, [r2, #0]
    log_head = log_tail = 0;
 8005046:	2100      	movs	r1, #0
 8005048:	4b09      	ldr	r3, [pc, #36]	@ (8005070 <log_init+0x38>)
 800504a:	460a      	mov	r2, r1
 800504c:	801a      	strh	r2, [r3, #0]
 800504e:	4b09      	ldr	r3, [pc, #36]	@ (8005074 <log_init+0x3c>)
 8005050:	460a      	mov	r2, r1
 8005052:	801a      	strh	r2, [r3, #0]
    log_dma_busy = 0;
 8005054:	4b08      	ldr	r3, [pc, #32]	@ (8005078 <log_init+0x40>)
 8005056:	2200      	movs	r2, #0
 8005058:	701a      	strb	r2, [r3, #0]
    log_level_limit = LOG_LEVEL_INFO;
 800505a:	4b08      	ldr	r3, [pc, #32]	@ (800507c <log_init+0x44>)
 800505c:	2200      	movs	r2, #0
 800505e:	701a      	strb	r2, [r3, #0]
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	200007cc 	.word	0x200007cc
 8005070:	200007c6 	.word	0x200007c6
 8005074:	200007c4 	.word	0x200007c4
 8005078:	200007c8 	.word	0x200007c8
 800507c:	200007d0 	.word	0x200007d0

08005080 <log_output>:

void log_set_level(log_level_t level) {
    log_level_limit = level;
}

void log_output(log_level_t level, const char *file, int line, const char *fmt, ...) {
 8005080:	b408      	push	{r3}
 8005082:	b590      	push	{r4, r7, lr}
 8005084:	b0ca      	sub	sp, #296	@ 0x128
 8005086:	af04      	add	r7, sp, #16
 8005088:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800508c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005090:	6019      	str	r1, [r3, #0]
 8005092:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005096:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050a0:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80050a4:	4602      	mov	r2, r0
 80050a6:	701a      	strb	r2, [r3, #0]
    if (level < log_level_limit) return;
 80050a8:	4b4b      	ldr	r3, [pc, #300]	@ (80051d8 <log_output+0x158>)
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80050b0:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 80050b4:	7812      	ldrb	r2, [r2, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	f0c0 8085 	bcc.w	80051c6 <log_output+0x146>
    char msg[LOG_LINE_MAX];
    int n = 0;
 80050bc:	2300      	movs	r3, #0
 80050be:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    n += snprintf(msg+n, sizeof(msg)-n, "%s[%s][%s:%d] ",
 80050c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c6:	f107 0214 	add.w	r2, r7, #20
 80050ca:	18d0      	adds	r0, r2, r3
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80050d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050d8:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	4a3f      	ldr	r2, [pc, #252]	@ (80051dc <log_output+0x15c>)
 80050e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80050e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050e8:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <log_output+0x88>
        log_level_color[level],
        (level==LOG_LEVEL_INFO)?"INFO":(level==LOG_LEVEL_WARN)?"WARN":"ERR",
 80050f2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050f6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <log_output+0x84>
 8005100:	4b37      	ldr	r3, [pc, #220]	@ (80051e0 <log_output+0x160>)
 8005102:	e002      	b.n	800510a <log_output+0x8a>
 8005104:	4b37      	ldr	r3, [pc, #220]	@ (80051e4 <log_output+0x164>)
 8005106:	e000      	b.n	800510a <log_output+0x8a>
    n += snprintf(msg+n, sizeof(msg)-n, "%s[%s][%s:%d] ",
 8005108:	4b37      	ldr	r3, [pc, #220]	@ (80051e8 <log_output+0x168>)
 800510a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800510e:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8005112:	6812      	ldr	r2, [r2, #0]
 8005114:	9202      	str	r2, [sp, #8]
 8005116:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800511a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800511e:	6812      	ldr	r2, [r2, #0]
 8005120:	9201      	str	r2, [sp, #4]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	4623      	mov	r3, r4
 8005126:	4a31      	ldr	r2, [pc, #196]	@ (80051ec <log_output+0x16c>)
 8005128:	f002 fbe8 	bl	80078fc <sniprintf>
 800512c:	4602      	mov	r2, r0
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	4413      	add	r3, r2
 8005134:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        file, line);
    va_list ap;
    va_start(ap, fmt);
 8005138:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800513c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005144:	601a      	str	r2, [r3, #0]
    n += vsnprintf(msg+n, sizeof(msg)-n, fmt, ap);
 8005146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514a:	f107 0214 	add.w	r2, r7, #20
 800514e:	18d0      	adds	r0, r2, r3
 8005150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005154:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8005158:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800515c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8005166:	f002 fc93 	bl	8007a90 <vsniprintf>
 800516a:	4602      	mov	r2, r0
 800516c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005170:	4413      	add	r3, r2
 8005172:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    va_end(ap);
    n += snprintf(msg+n, sizeof(msg)-n, "%s\r\n", LOG_COLOR_RESET);
 8005176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517a:	f107 0214 	add.w	r2, r7, #20
 800517e:	18d0      	adds	r0, r2, r3
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8005188:	4b19      	ldr	r3, [pc, #100]	@ (80051f0 <log_output+0x170>)
 800518a:	4a1a      	ldr	r2, [pc, #104]	@ (80051f4 <log_output+0x174>)
 800518c:	f002 fbb6 	bl	80078fc <sniprintf>
 8005190:	4602      	mov	r2, r0
 8005192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005196:	4413      	add	r3, r2
 8005198:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    if (n > sizeof(msg)) n = sizeof(msg);
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051a4:	d903      	bls.n	80051ae <log_output+0x12e>
 80051a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80051aa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    log_buf_write((uint8_t *)msg, n);
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	f107 0314 	add.w	r3, r7, #20
 80051b8:	4611      	mov	r1, r2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7ff fe8a 	bl	8004ed4 <log_buf_write>
    log_start_tx();
 80051c0:	f7ff fed0 	bl	8004f64 <log_start_tx>
 80051c4:	e000      	b.n	80051c8 <log_output+0x148>
    if (level < log_level_limit) return;
 80051c6:	bf00      	nop
}
 80051c8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80051cc:	46bd      	mov	sp, r7
 80051ce:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80051d2:	b001      	add	sp, #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	200007d0 	.word	0x200007d0
 80051dc:	20000030 	.word	0x20000030
 80051e0:	0800a728 	.word	0x0800a728
 80051e4:	0800a730 	.word	0x0800a730
 80051e8:	0800a734 	.word	0x0800a734
 80051ec:	0800a73c 	.word	0x0800a73c
 80051f0:	0800a74c 	.word	0x0800a74c
 80051f4:	0800a754 	.word	0x0800a754

080051f8 <log_shell_send>:

// printfshell
void log_shell_send(const char *fmt, ...) {
 80051f8:	b40f      	push	{r0, r1, r2, r3}
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b0c2      	sub	sp, #264	@ 0x108
 80051fe:	af00      	add	r7, sp, #0
    char msg[LOG_LINE_MAX];
    va_list ap;
    va_start(ap, fmt);
 8005200:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8005204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800520c:	601a      	str	r2, [r3, #0]
    int n = vsnprintf(msg, sizeof(msg), fmt, ap);
 800520e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005212:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005216:	1d38      	adds	r0, r7, #4
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800521e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005222:	f002 fc35 	bl	8007a90 <vsniprintf>
 8005226:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(ap);
    if (n > sizeof(msg)) n = sizeof(msg);
 800522a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800522e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005232:	d903      	bls.n	800523c <log_shell_send+0x44>
 8005234:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005238:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

    log_buf_write((uint8_t *)msg, n);
 800523c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005240:	b29a      	uxth	r2, r3
 8005242:	1d3b      	adds	r3, r7, #4
 8005244:	4611      	mov	r1, r2
 8005246:	4618      	mov	r0, r3
 8005248:	f7ff fe44 	bl	8004ed4 <log_buf_write>
    log_start_tx();
 800524c:	f7ff fe8a 	bl	8004f64 <log_start_tx>
}
 8005250:	bf00      	nop
 8005252:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8005256:	46bd      	mov	sp, r7
 8005258:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800525c:	b004      	add	sp, #16
 800525e:	4770      	bx	lr

08005260 <uart_manager_register>:
#include <string.h>

static uart_channel_t uart_channels[UART_MAX_CHANNELS] = {0};

// 
int uart_manager_register(UART_HandleTypeDef *huart, uart_parse_func_t parser) {
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 800526a:	2300      	movs	r3, #0
 800526c:	60fb      	str	r3, [r7, #12]
 800526e:	e059      	b.n	8005324 <uart_manager_register+0xc4>
        if (uart_channels[i].huart == NULL || uart_channels[i].huart == huart) {
 8005270:	4a31      	ldr	r2, [pc, #196]	@ (8005338 <uart_manager_register+0xd8>)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005278:	fb01 f303 	mul.w	r3, r1, r3
 800527c:	4413      	add	r3, r2
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <uart_manager_register+0x3a>
 8005284:	4a2c      	ldr	r2, [pc, #176]	@ (8005338 <uart_manager_register+0xd8>)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800528c:	fb01 f303 	mul.w	r3, r1, r3
 8005290:	4413      	add	r3, r2
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	429a      	cmp	r2, r3
 8005298:	d141      	bne.n	800531e <uart_manager_register+0xbe>
            uart_channels[i].huart = huart;
 800529a:	4a27      	ldr	r2, [pc, #156]	@ (8005338 <uart_manager_register+0xd8>)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80052a2:	fb01 f303 	mul.w	r3, r1, r3
 80052a6:	4413      	add	r3, r2
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	601a      	str	r2, [r3, #0]
            uart_channels[i].parser = parser;
 80052ac:	4a22      	ldr	r2, [pc, #136]	@ (8005338 <uart_manager_register+0xd8>)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80052b4:	fb01 f303 	mul.w	r3, r1, r3
 80052b8:	4413      	add	r3, r2
 80052ba:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	601a      	str	r2, [r3, #0]
            uart_channels[i].rx_len = 0;
 80052c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005338 <uart_manager_register+0xd8>)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80052ca:	fb01 f303 	mul.w	r3, r1, r3
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80052d4:	2200      	movs	r2, #0
 80052d6:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 0;
 80052d8:	4a17      	ldr	r2, [pc, #92]	@ (8005338 <uart_manager_register+0xd8>)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80052e0:	fb01 f303 	mul.w	r3, r1, r3
 80052e4:	4413      	add	r3, r2
 80052e6:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80052ea:	2200      	movs	r2, #0
 80052ec:	701a      	strb	r2, [r3, #0]

            //  DMA 
            HAL_UART_Receive_DMA(huart, uart_channels[i].rx_buffer, UART_RX_BUFFER_SIZE);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80052f4:	fb02 f303 	mul.w	r3, r2, r3
 80052f8:	4a0f      	ldr	r2, [pc, #60]	@ (8005338 <uart_manager_register+0xd8>)
 80052fa:	4413      	add	r3, r2
 80052fc:	3304      	adds	r3, #4
 80052fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005302:	4619      	mov	r1, r3
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7fe faf7 	bl	80038f8 <HAL_UART_Receive_DMA>
            __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f042 0210 	orr.w	r2, r2, #16
 8005318:	60da      	str	r2, [r3, #12]
            return 0;
 800531a:	2300      	movs	r3, #0
 800531c:	e007      	b.n	800532e <uart_manager_register+0xce>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	3301      	adds	r3, #1
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b03      	cmp	r3, #3
 8005328:	dda2      	ble.n	8005270 <uart_manager_register+0x10>
        }
    }
    return -1;
 800532a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800532e:	4618      	mov	r0, r3
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	200007d4 	.word	0x200007d4

0800533c <uart_manager_clear>:
    }
    return -1;
}


int uart_manager_clear(UART_HandleTypeDef *huart) {
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e033      	b.n	80053b2 <uart_manager_clear+0x76>
        if (uart_channels[i].huart == huart) {
 800534a:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <uart_manager_clear+0x88>)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005352:	fb01 f303 	mul.w	r3, r1, r3
 8005356:	4413      	add	r3, r2
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	429a      	cmp	r2, r3
 800535e:	d125      	bne.n	80053ac <uart_manager_clear+0x70>
            uart_channels[i].rx_len = 0;
 8005360:	4a18      	ldr	r2, [pc, #96]	@ (80053c4 <uart_manager_clear+0x88>)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005368:	fb01 f303 	mul.w	r3, r1, r3
 800536c:	4413      	add	r3, r2
 800536e:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8005372:	2200      	movs	r2, #0
 8005374:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 0;
 8005376:	4a13      	ldr	r2, [pc, #76]	@ (80053c4 <uart_manager_clear+0x88>)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800537e:	fb01 f303 	mul.w	r3, r1, r3
 8005382:	4413      	add	r3, r2
 8005384:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8005388:	2200      	movs	r2, #0
 800538a:	701a      	strb	r2, [r3, #0]
            memset(uart_channels[i].rx_buffer, 0, UART_RX_BUFFER_SIZE);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	4a0b      	ldr	r2, [pc, #44]	@ (80053c4 <uart_manager_clear+0x88>)
 8005398:	4413      	add	r3, r2
 800539a:	3304      	adds	r3, #4
 800539c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053a0:	2100      	movs	r1, #0
 80053a2:	4618      	mov	r0, r3
 80053a4:	f002 fc16 	bl	8007bd4 <memset>
            return 0;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e007      	b.n	80053bc <uart_manager_clear+0x80>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3301      	adds	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2b03      	cmp	r3, #3
 80053b6:	ddc8      	ble.n	800534a <uart_manager_clear+0xe>
        }
    }
    return -1;  // 
 80053b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	200007d4 	.word	0x200007d4

080053c8 <uart_manager_idle_callback>:

// 
void uart_manager_idle_callback(UART_HandleTypeDef *huart) {
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	e048      	b.n	8005468 <uart_manager_idle_callback+0xa0>
        if (uart_channels[i].huart == huart) {
 80053d6:	4a28      	ldr	r2, [pc, #160]	@ (8005478 <uart_manager_idle_callback+0xb0>)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80053de:	fb01 f303 	mul.w	r3, r1, r3
 80053e2:	4413      	add	r3, r2
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d13a      	bne.n	8005462 <uart_manager_idle_callback+0x9a>
            __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053ec:	2300      	movs	r3, #0
 80053ee:	60bb      	str	r3, [r7, #8]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	60bb      	str	r3, [r7, #8]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	60bb      	str	r3, [r7, #8]
 8005400:	68bb      	ldr	r3, [r7, #8]
            HAL_UART_DMAStop(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f7fe fa9d 	bl	8003942 <HAL_UART_DMAStop>
            uart_channels[i].rx_len = UART_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	b29b      	uxth	r3, r3
 8005412:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005416:	b298      	uxth	r0, r3
 8005418:	4a17      	ldr	r2, [pc, #92]	@ (8005478 <uart_manager_idle_callback+0xb0>)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005420:	fb01 f303 	mul.w	r3, r1, r3
 8005424:	4413      	add	r3, r2
 8005426:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800542a:	4602      	mov	r2, r0
 800542c:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 1;
 800542e:	4a12      	ldr	r2, [pc, #72]	@ (8005478 <uart_manager_idle_callback+0xb0>)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005436:	fb01 f303 	mul.w	r3, r1, r3
 800543a:	4413      	add	r3, r2
 800543c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8005440:	2201      	movs	r2, #1
 8005442:	701a      	strb	r2, [r3, #0]

            HAL_UART_Receive_DMA(huart, uart_channels[i].rx_buffer, UART_RX_BUFFER_SIZE);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800544a:	fb02 f303 	mul.w	r3, r2, r3
 800544e:	4a0a      	ldr	r2, [pc, #40]	@ (8005478 <uart_manager_idle_callback+0xb0>)
 8005450:	4413      	add	r3, r2
 8005452:	3304      	adds	r3, #4
 8005454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005458:	4619      	mov	r1, r3
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7fe fa4c 	bl	80038f8 <HAL_UART_Receive_DMA>
            break;
 8005460:	e006      	b.n	8005470 <uart_manager_idle_callback+0xa8>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3301      	adds	r3, #1
 8005466:	60fb      	str	r3, [r7, #12]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b03      	cmp	r3, #3
 800546c:	ddb3      	ble.n	80053d6 <uart_manager_idle_callback+0xe>
        }
    }
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	200007d4 	.word	0x200007d4

0800547c <uart_manager_poll>:

// 
void uart_manager_poll(void) {
 800547c:	b590      	push	{r4, r7, lr}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005482:	2300      	movs	r3, #0
 8005484:	607b      	str	r3, [r7, #4]
 8005486:	e044      	b.n	8005512 <uart_manager_poll+0x96>
        if (uart_channels[i].ready && uart_channels[i].parser) {
 8005488:	4a26      	ldr	r2, [pc, #152]	@ (8005524 <uart_manager_poll+0xa8>)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005490:	fb01 f303 	mul.w	r3, r1, r3
 8005494:	4413      	add	r3, r2
 8005496:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d034      	beq.n	800550c <uart_manager_poll+0x90>
 80054a2:	4a20      	ldr	r2, [pc, #128]	@ (8005524 <uart_manager_poll+0xa8>)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d028      	beq.n	800550c <uart_manager_poll+0x90>
            uart_channels[i].parser(uart_channels[i].rx_buffer, uart_channels[i].rx_len);
 80054ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005524 <uart_manager_poll+0xa8>)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80054c2:	fb01 f303 	mul.w	r3, r1, r3
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80054d4:	fb01 f202 	mul.w	r2, r1, r2
 80054d8:	4912      	ldr	r1, [pc, #72]	@ (8005524 <uart_manager_poll+0xa8>)
 80054da:	440a      	add	r2, r1
 80054dc:	1d10      	adds	r0, r2, #4
 80054de:	4911      	ldr	r1, [pc, #68]	@ (8005524 <uart_manager_poll+0xa8>)
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	f44f 7486 	mov.w	r4, #268	@ 0x10c
 80054e6:	fb04 f202 	mul.w	r2, r4, r2
 80054ea:	440a      	add	r2, r1
 80054ec:	f502 7282 	add.w	r2, r2, #260	@ 0x104
 80054f0:	8812      	ldrh	r2, [r2, #0]
 80054f2:	4611      	mov	r1, r2
 80054f4:	4798      	blx	r3
            uart_channels[i].ready = 0;
 80054f6:	4a0b      	ldr	r2, [pc, #44]	@ (8005524 <uart_manager_poll+0xa8>)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80054fe:	fb01 f303 	mul.w	r3, r1, r3
 8005502:	4413      	add	r3, r2
 8005504:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8005508:	2200      	movs	r2, #0
 800550a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	3301      	adds	r3, #1
 8005510:	607b      	str	r3, [r7, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b03      	cmp	r3, #3
 8005516:	ddb7      	ble.n	8005488 <uart_manager_poll+0xc>
        }
    }
}
 8005518:	bf00      	nop
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	bd90      	pop	{r4, r7, pc}
 8005522:	bf00      	nop
 8005524:	200007d4 	.word	0x200007d4

08005528 <task_system_init>:
#include "stddef.h"
static volatile uint32_t sys_tick = 0;
static task_list_t task_lists[MAX_TASK_LISTS];
static task_node_t task_pool[MAX_TASK_NUM];

void task_system_init(void) {
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 800552e:	2300      	movs	r3, #0
 8005530:	607b      	str	r3, [r7, #4]
 8005532:	e00f      	b.n	8005554 <task_system_init+0x2c>
        task_pool[i].used = 0;
 8005534:	4a14      	ldr	r2, [pc, #80]	@ (8005588 <task_system_init+0x60>)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	015b      	lsls	r3, r3, #5
 800553a:	4413      	add	r3, r2
 800553c:	2200      	movs	r2, #0
 800553e:	701a      	strb	r2, [r3, #0]
        task_pool[i].next = NULL;
 8005540:	4a11      	ldr	r2, [pc, #68]	@ (8005588 <task_system_init+0x60>)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	015b      	lsls	r3, r3, #5
 8005546:	4413      	add	r3, r2
 8005548:	331c      	adds	r3, #28
 800554a:	2200      	movs	r2, #0
 800554c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	3301      	adds	r3, #1
 8005552:	607b      	str	r3, [r7, #4]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b3f      	cmp	r3, #63	@ 0x3f
 8005558:	ddec      	ble.n	8005534 <task_system_init+0xc>
    }
    for (int i = 0; i < MAX_TASK_LISTS; i++) {
 800555a:	2300      	movs	r3, #0
 800555c:	603b      	str	r3, [r7, #0]
 800555e:	e007      	b.n	8005570 <task_system_init+0x48>
        task_lists[i].head = NULL;
 8005560:	4a0a      	ldr	r2, [pc, #40]	@ (800558c <task_system_init+0x64>)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2100      	movs	r1, #0
 8005566:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_TASK_LISTS; i++) {
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	3301      	adds	r3, #1
 800556e:	603b      	str	r3, [r7, #0]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	2b03      	cmp	r3, #3
 8005574:	ddf4      	ble.n	8005560 <task_system_init+0x38>
    }
    sys_tick = 0;
 8005576:	4b06      	ldr	r3, [pc, #24]	@ (8005590 <task_system_init+0x68>)
 8005578:	2200      	movs	r2, #0
 800557a:	601a      	str	r2, [r3, #0]
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	20000c18 	.word	0x20000c18
 800558c:	20000c08 	.word	0x20000c08
 8005590:	20000c04 	.word	0x20000c04

08005594 <task_system_tick_inc>:

void task_system_tick_inc(void) {
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
    sys_tick++;
 8005598:	4b04      	ldr	r3, [pc, #16]	@ (80055ac <task_system_tick_inc+0x18>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3301      	adds	r3, #1
 800559e:	4a03      	ldr	r2, [pc, #12]	@ (80055ac <task_system_tick_inc+0x18>)
 80055a0:	6013      	str	r3, [r2, #0]
}
 80055a2:	bf00      	nop
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	20000c04 	.word	0x20000c04

080055b0 <task_system_get_tick>:

uint32_t task_system_get_tick(void) {
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
    return sys_tick;
 80055b4:	4b03      	ldr	r3, [pc, #12]	@ (80055c4 <task_system_get_tick+0x14>)
 80055b6:	681b      	ldr	r3, [r3, #0]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	20000c04 	.word	0x20000c04

080055c8 <alloc_task_node>:

static task_node_t* alloc_task_node(void) {
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 80055ce:	2300      	movs	r3, #0
 80055d0:	607b      	str	r3, [r7, #4]
 80055d2:	e01b      	b.n	800560c <alloc_task_node+0x44>
        if (!task_pool[i].used) {
 80055d4:	4a12      	ldr	r2, [pc, #72]	@ (8005620 <alloc_task_node+0x58>)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	015b      	lsls	r3, r3, #5
 80055da:	4413      	add	r3, r2
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d111      	bne.n	8005606 <alloc_task_node+0x3e>
            task_pool[i].used = 1;
 80055e2:	4a0f      	ldr	r2, [pc, #60]	@ (8005620 <alloc_task_node+0x58>)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	015b      	lsls	r3, r3, #5
 80055e8:	4413      	add	r3, r2
 80055ea:	2201      	movs	r2, #1
 80055ec:	701a      	strb	r2, [r3, #0]
            task_pool[i].next = NULL;
 80055ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005620 <alloc_task_node+0x58>)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	015b      	lsls	r3, r3, #5
 80055f4:	4413      	add	r3, r2
 80055f6:	331c      	adds	r3, #28
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]
            return &task_pool[i];
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	015b      	lsls	r3, r3, #5
 8005600:	4a07      	ldr	r2, [pc, #28]	@ (8005620 <alloc_task_node+0x58>)
 8005602:	4413      	add	r3, r2
 8005604:	e006      	b.n	8005614 <alloc_task_node+0x4c>
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	3301      	adds	r3, #1
 800560a:	607b      	str	r3, [r7, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005610:	dde0      	ble.n	80055d4 <alloc_task_node+0xc>
        }
    }
    return NULL;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	20000c18 	.word	0x20000c18

08005624 <task_add>:

int task_add(uint8_t list_id, task_func_t cb, void *arg, uint32_t delay, uint32_t period, uint32_t run_count) {
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	607a      	str	r2, [r7, #4]
 800562e:	603b      	str	r3, [r7, #0]
 8005630:	4603      	mov	r3, r0
 8005632:	73fb      	strb	r3, [r7, #15]
    if (list_id >= MAX_TASK_LISTS || cb == NULL)
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	2b03      	cmp	r3, #3
 8005638:	d802      	bhi.n	8005640 <task_add+0x1c>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <task_add+0x20>
        return 0;
 8005640:	2300      	movs	r3, #0
 8005642:	e02a      	b.n	800569a <task_add+0x76>

    task_node_t *node = alloc_task_node();
 8005644:	f7ff ffc0 	bl	80055c8 <alloc_task_node>
 8005648:	6178      	str	r0, [r7, #20]
    if (!node) return 0;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d101      	bne.n	8005654 <task_add+0x30>
 8005650:	2300      	movs	r3, #0
 8005652:	e022      	b.n	800569a <task_add+0x76>

    uint32_t now = task_system_get_tick();
 8005654:	f7ff ffac 	bl	80055b0 <task_system_get_tick>
 8005658:	6138      	str	r0, [r7, #16]

    node->start_tick = now;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	605a      	str	r2, [r3, #4]
    node->next_run_tick = now + delay;
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	441a      	add	r2, r3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	609a      	str	r2, [r3, #8]
    node->period = period;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	6a3a      	ldr	r2, [r7, #32]
 800566e:	60da      	str	r2, [r3, #12]
    node->remaining_count = run_count;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005674:	611a      	str	r2, [r3, #16]
    node->callback = cb;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	615a      	str	r2, [r3, #20]
    node->arg = arg;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	619a      	str	r2, [r3, #24]

    node->next = task_lists[list_id].head;
 8005682:	7bfb      	ldrb	r3, [r7, #15]
 8005684:	4a07      	ldr	r2, [pc, #28]	@ (80056a4 <task_add+0x80>)
 8005686:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	61da      	str	r2, [r3, #28]
    task_lists[list_id].head = node;
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	4904      	ldr	r1, [pc, #16]	@ (80056a4 <task_add+0x80>)
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return 1;
 8005698:	2301      	movs	r3, #1
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	20000c08 	.word	0x20000c08

080056a8 <tick_elapsed>:
    }
    return 0;
}

// 
static inline int32_t tick_elapsed(uint32_t now, uint32_t target) {
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
    return (int32_t)(now - target);
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	1ad3      	subs	r3, r2, r3
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <task_execute>:

void task_execute(uint8_t list_id) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	71fb      	strb	r3, [r7, #7]
    if (list_id >= MAX_TASK_LISTS)
 80056ce:	79fb      	ldrb	r3, [r7, #7]
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	d837      	bhi.n	8005744 <task_execute+0x80>
        return;

    uint32_t now = task_system_get_tick();
 80056d4:	f7ff ff6c 	bl	80055b0 <task_system_get_tick>
 80056d8:	60b8      	str	r0, [r7, #8]
    task_node_t *node = task_lists[list_id].head;
 80056da:	79fb      	ldrb	r3, [r7, #7]
 80056dc:	4a1b      	ldr	r2, [pc, #108]	@ (800574c <task_execute+0x88>)
 80056de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056e2:	60fb      	str	r3, [r7, #12]

    while (node) {
 80056e4:	e02a      	b.n	800573c <task_execute+0x78>
        if (node->used && node->remaining_count != 0) {
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d023      	beq.n	8005736 <task_execute+0x72>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d01f      	beq.n	8005736 <task_execute+0x72>
            if (tick_elapsed(now, node->next_run_tick) >= 0) {
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	4619      	mov	r1, r3
 80056fc:	68b8      	ldr	r0, [r7, #8]
 80056fe:	f7ff ffd3 	bl	80056a8 <tick_elapsed>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	db16      	blt.n	8005736 <task_execute+0x72>
                node->callback(node->arg);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	6992      	ldr	r2, [r2, #24]
 8005710:	4610      	mov	r0, r2
 8005712:	4798      	blx	r3
                if (node->remaining_count != TASK_FOREVER) {
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571c:	d004      	beq.n	8005728 <task_execute+0x64>
                    node->remaining_count--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	1e5a      	subs	r2, r3, #1
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	611a      	str	r2, [r3, #16]
                }
                node->next_run_tick += node->period;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	441a      	add	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	609a      	str	r2, [r3, #8]
            }
        }
        node = node->next;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	69db      	ldr	r3, [r3, #28]
 800573a:	60fb      	str	r3, [r7, #12]
    while (node) {
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1d1      	bne.n	80056e6 <task_execute+0x22>
 8005742:	e000      	b.n	8005746 <task_execute+0x82>
        return;
 8005744:	bf00      	nop
    }
}
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20000c08 	.word	0x20000c08

08005750 <shell_register_function>:
#define MAX_FUNC_COUNT 32

static func_entry_t func_table[MAX_FUNC_COUNT];
static int func_count = 0;

void shell_register_function(const char *name, shell_func_t func) {
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
    if (func_count < MAX_FUNC_COUNT) {
 800575a:	4b0c      	ldr	r3, [pc, #48]	@ (800578c <shell_register_function+0x3c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2b1f      	cmp	r3, #31
 8005760:	dc0d      	bgt.n	800577e <shell_register_function+0x2e>
        func_table[func_count++] = (func_entry_t){name, func};
 8005762:	4b0a      	ldr	r3, [pc, #40]	@ (800578c <shell_register_function+0x3c>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	4908      	ldr	r1, [pc, #32]	@ (800578c <shell_register_function+0x3c>)
 800576a:	600a      	str	r2, [r1, #0]
 800576c:	4908      	ldr	r1, [pc, #32]	@ (8005790 <shell_register_function+0x40>)
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8005774:	4a06      	ldr	r2, [pc, #24]	@ (8005790 <shell_register_function+0x40>)
 8005776:	00db      	lsls	r3, r3, #3
 8005778:	4413      	add	r3, r2
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	605a      	str	r2, [r3, #4]
    }
}
 800577e:	bf00      	nop
 8005780:	3714      	adds	r7, #20
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	20001518 	.word	0x20001518
 8005790:	20001418 	.word	0x20001418

08005794 <shell_run_function>:

int shell_run_function(const char *name, int argc, char **argv) {
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < func_count; i++) {
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
 80057a4:	e017      	b.n	80057d6 <shell_run_function+0x42>
        if (strcmp(func_table[i].name, name) == 0) {
 80057a6:	4a11      	ldr	r2, [pc, #68]	@ (80057ec <shell_run_function+0x58>)
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80057ae:	68f9      	ldr	r1, [r7, #12]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7fa fd0d 	bl	80001d0 <strcmp>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d109      	bne.n	80057d0 <shell_run_function+0x3c>
            return func_table[i].func(argc, argv);
 80057bc:	4a0b      	ldr	r2, [pc, #44]	@ (80057ec <shell_run_function+0x58>)
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	4413      	add	r3, r2
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	6879      	ldr	r1, [r7, #4]
 80057c8:	68b8      	ldr	r0, [r7, #8]
 80057ca:	4798      	blx	r3
 80057cc:	4603      	mov	r3, r0
 80057ce:	e009      	b.n	80057e4 <shell_run_function+0x50>
    for (int i = 0; i < func_count; i++) {
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	3301      	adds	r3, #1
 80057d4:	617b      	str	r3, [r7, #20]
 80057d6:	4b06      	ldr	r3, [pc, #24]	@ (80057f0 <shell_run_function+0x5c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	429a      	cmp	r2, r3
 80057de:	dbe2      	blt.n	80057a6 <shell_run_function+0x12>
        }
    }
    return -1;
 80057e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3718      	adds	r7, #24
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	20001418 	.word	0x20001418
 80057f0:	20001518 	.word	0x20001518

080057f4 <shell_func_list>:

void shell_func_list(void) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b082      	sub	sp, #8
 80057f8:	af00      	add	r7, sp, #0
    printf("Registered functions:\n");
 80057fa:	480d      	ldr	r0, [pc, #52]	@ (8005830 <shell_func_list+0x3c>)
 80057fc:	f002 f876 	bl	80078ec <puts>
    for (int i = 0; i < func_count; i++) {
 8005800:	2300      	movs	r3, #0
 8005802:	607b      	str	r3, [r7, #4]
 8005804:	e00a      	b.n	800581c <shell_func_list+0x28>
        printf(" - %s\n", func_table[i].name);
 8005806:	4a0b      	ldr	r2, [pc, #44]	@ (8005834 <shell_func_list+0x40>)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800580e:	4619      	mov	r1, r3
 8005810:	4809      	ldr	r0, [pc, #36]	@ (8005838 <shell_func_list+0x44>)
 8005812:	f002 f803 	bl	800781c <iprintf>
    for (int i = 0; i < func_count; i++) {
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	3301      	adds	r3, #1
 800581a:	607b      	str	r3, [r7, #4]
 800581c:	4b07      	ldr	r3, [pc, #28]	@ (800583c <shell_func_list+0x48>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	429a      	cmp	r2, r3
 8005824:	dbef      	blt.n	8005806 <shell_func_list+0x12>
    }
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	3708      	adds	r7, #8
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	0800a75c 	.word	0x0800a75c
 8005834:	20001418 	.word	0x20001418
 8005838:	0800a774 	.word	0x0800a774
 800583c:	20001518 	.word	0x20001518

08005840 <shell_exec>:
#include "function_register.h"
#include "sf_log.h"
#define MAX_ARGC 8
#define MAX_LINE_LEN 128

void shell_exec(const char *line) {
 8005840:	b580      	push	{r7, lr}
 8005842:	b0bc      	sub	sp, #240	@ 0xf0
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
    char buffer[MAX_LINE_LEN];
    strncpy(buffer, line, sizeof(buffer));
 8005848:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800584c:	2280      	movs	r2, #128	@ 0x80
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	4618      	mov	r0, r3
 8005852:	f002 f9d9 	bl	8007c08 <strncpy>
    buffer[sizeof(buffer) - 1] = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7

    char *argv[MAX_ARGC] = {0};
 800585c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005860:	2220      	movs	r2, #32
 8005862:	2100      	movs	r1, #0
 8005864:	4618      	mov	r0, r3
 8005866:	f002 f9b5 	bl	8007bd4 <memset>
    int argc = 0;
 800586a:	2300      	movs	r3, #0
 800586c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

    char *token = strtok(buffer, " ");
 8005870:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8005874:	4955      	ldr	r1, [pc, #340]	@ (80059cc <shell_exec+0x18c>)
 8005876:	4618      	mov	r0, r3
 8005878:	f002 f9da 	bl	8007c30 <strtok>
 800587c:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
    while (token && argc < MAX_ARGC) {
 8005880:	e011      	b.n	80058a6 <shell_exec+0x66>
        argv[argc++] = token;
 8005882:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005886:	1c5a      	adds	r2, r3, #1
 8005888:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	33f0      	adds	r3, #240	@ 0xf0
 8005890:	443b      	add	r3, r7
 8005892:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8005896:	f843 2ca8 	str.w	r2, [r3, #-168]
        token = strtok(NULL, " ");
 800589a:	494c      	ldr	r1, [pc, #304]	@ (80059cc <shell_exec+0x18c>)
 800589c:	2000      	movs	r0, #0
 800589e:	f002 f9c7 	bl	8007c30 <strtok>
 80058a2:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
    while (token && argc < MAX_ARGC) {
 80058a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <shell_exec+0x76>
 80058ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80058b2:	2b07      	cmp	r3, #7
 80058b4:	dde5      	ble.n	8005882 <shell_exec+0x42>
    }

    if (argc == 0) return;
 80058b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 8081 	beq.w	80059c2 <shell_exec+0x182>

    if (strcmp(argv[0], "get") == 0 && argc == 2) {
 80058c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058c2:	4943      	ldr	r1, [pc, #268]	@ (80059d0 <shell_exec+0x190>)
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7fa fc83 	bl	80001d0 <strcmp>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d11b      	bne.n	8005908 <shell_exec+0xc8>
 80058d0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d117      	bne.n	8005908 <shell_exec+0xc8>
        char output[64];
        if (shell_get_variable(argv[1], output, sizeof(output)) == 0) {
 80058d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058da:	f107 0108 	add.w	r1, r7, #8
 80058de:	2240      	movs	r2, #64	@ 0x40
 80058e0:	4618      	mov	r0, r3
 80058e2:	f000 f8ef 	bl	8005ac4 <shell_get_variable>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d107      	bne.n	80058fc <shell_exec+0xbc>
            log_shell_send("%s = %s\n", argv[1], output);
 80058ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058ee:	f107 0208 	add.w	r2, r7, #8
 80058f2:	4619      	mov	r1, r3
 80058f4:	4837      	ldr	r0, [pc, #220]	@ (80059d4 <shell_exec+0x194>)
 80058f6:	f7ff fc7f 	bl	80051f8 <log_shell_send>
    if (strcmp(argv[0], "get") == 0 && argc == 2) {
 80058fa:	e063      	b.n	80059c4 <shell_exec+0x184>
        } else {
            log_shell_send("Variable '%s' not found\n", argv[1]);
 80058fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058fe:	4619      	mov	r1, r3
 8005900:	4835      	ldr	r0, [pc, #212]	@ (80059d8 <shell_exec+0x198>)
 8005902:	f7ff fc79 	bl	80051f8 <log_shell_send>
    if (strcmp(argv[0], "get") == 0 && argc == 2) {
 8005906:	e05d      	b.n	80059c4 <shell_exec+0x184>
        }
    } else if (strcmp(argv[0], "set") == 0 && argc == 3) {
 8005908:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800590a:	4934      	ldr	r1, [pc, #208]	@ (80059dc <shell_exec+0x19c>)
 800590c:	4618      	mov	r0, r3
 800590e:	f7fa fc5f 	bl	80001d0 <strcmp>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d119      	bne.n	800594c <shell_exec+0x10c>
 8005918:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800591c:	2b03      	cmp	r3, #3
 800591e:	d115      	bne.n	800594c <shell_exec+0x10c>
        if (shell_set_variable(argv[1], argv[2]) == 0) {
 8005920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005922:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005924:	4611      	mov	r1, r2
 8005926:	4618      	mov	r0, r3
 8005928:	f000 f92e 	bl	8005b88 <shell_set_variable>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d106      	bne.n	8005940 <shell_exec+0x100>
            log_shell_send("Set %s = %s\n", argv[1], argv[2]);
 8005932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005934:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005936:	4619      	mov	r1, r3
 8005938:	4829      	ldr	r0, [pc, #164]	@ (80059e0 <shell_exec+0x1a0>)
 800593a:	f7ff fc5d 	bl	80051f8 <log_shell_send>
        if (shell_set_variable(argv[1], argv[2]) == 0) {
 800593e:	e041      	b.n	80059c4 <shell_exec+0x184>
        } else {
            log_shell_send("Set failed: variable '%s' not found\n", argv[1]);
 8005940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005942:	4619      	mov	r1, r3
 8005944:	4827      	ldr	r0, [pc, #156]	@ (80059e4 <shell_exec+0x1a4>)
 8005946:	f7ff fc57 	bl	80051f8 <log_shell_send>
        if (shell_set_variable(argv[1], argv[2]) == 0) {
 800594a:	e03b      	b.n	80059c4 <shell_exec+0x184>
        }
    } else if (strcmp(argv[0], "run") == 0 && argc >= 2) {
 800594c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800594e:	4926      	ldr	r1, [pc, #152]	@ (80059e8 <shell_exec+0x1a8>)
 8005950:	4618      	mov	r0, r3
 8005952:	f7fa fc3d 	bl	80001d0 <strcmp>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d116      	bne.n	800598a <shell_exec+0x14a>
 800595c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005960:	2b01      	cmp	r3, #1
 8005962:	dd12      	ble.n	800598a <shell_exec+0x14a>
        if (shell_run_function(argv[1], argc - 2, &argv[2]) != 0) {
 8005964:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005966:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800596a:	1e99      	subs	r1, r3, #2
 800596c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005970:	3308      	adds	r3, #8
 8005972:	461a      	mov	r2, r3
 8005974:	f7ff ff0e 	bl	8005794 <shell_run_function>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d022      	beq.n	80059c4 <shell_exec+0x184>
            log_shell_send("Function '%s' failed or not found\n", argv[1]);
 800597e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005980:	4619      	mov	r1, r3
 8005982:	481a      	ldr	r0, [pc, #104]	@ (80059ec <shell_exec+0x1ac>)
 8005984:	f7ff fc38 	bl	80051f8 <log_shell_send>
        if (shell_run_function(argv[1], argc - 2, &argv[2]) != 0) {
 8005988:	e01c      	b.n	80059c4 <shell_exec+0x184>
        }
    }
    else if (strcmp(argv[0], "varlist") == 0) {
 800598a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800598c:	4918      	ldr	r1, [pc, #96]	@ (80059f0 <shell_exec+0x1b0>)
 800598e:	4618      	mov	r0, r3
 8005990:	f7fa fc1e 	bl	80001d0 <strcmp>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d102      	bne.n	80059a0 <shell_exec+0x160>
        shell_var_list();
 800599a:	f000 f94d 	bl	8005c38 <shell_var_list>
 800599e:	e011      	b.n	80059c4 <shell_exec+0x184>
    } else if (strcmp(argv[0], "funclist") == 0) {
 80059a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059a2:	4914      	ldr	r1, [pc, #80]	@ (80059f4 <shell_exec+0x1b4>)
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7fa fc13 	bl	80001d0 <strcmp>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d102      	bne.n	80059b6 <shell_exec+0x176>
        shell_func_list();
 80059b0:	f7ff ff20 	bl	80057f4 <shell_func_list>
 80059b4:	e006      	b.n	80059c4 <shell_exec+0x184>
    }

    else {
        log_shell_send("Unknown command: %s\n", argv[0]);
 80059b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059b8:	4619      	mov	r1, r3
 80059ba:	480f      	ldr	r0, [pc, #60]	@ (80059f8 <shell_exec+0x1b8>)
 80059bc:	f7ff fc1c 	bl	80051f8 <log_shell_send>
 80059c0:	e000      	b.n	80059c4 <shell_exec+0x184>
    if (argc == 0) return;
 80059c2:	bf00      	nop
    }
}
 80059c4:	37f0      	adds	r7, #240	@ 0xf0
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	0800a77c 	.word	0x0800a77c
 80059d0:	0800a780 	.word	0x0800a780
 80059d4:	0800a784 	.word	0x0800a784
 80059d8:	0800a790 	.word	0x0800a790
 80059dc:	0800a7ac 	.word	0x0800a7ac
 80059e0:	0800a7b0 	.word	0x0800a7b0
 80059e4:	0800a7c0 	.word	0x0800a7c0
 80059e8:	0800a7e8 	.word	0x0800a7e8
 80059ec:	0800a7ec 	.word	0x0800a7ec
 80059f0:	0800a810 	.word	0x0800a810
 80059f4:	0800a818 	.word	0x0800a818
 80059f8:	0800a824 	.word	0x0800a824

080059fc <shell_register_variable>:
#define MAX_VAR_COUNT 64

static var_entry_t var_table[MAX_VAR_COUNT];
static int var_count = 0;

void shell_register_variable(const char *name, void *addr, var_type_t type) {
 80059fc:	b480      	push	{r7}
 80059fe:	b089      	sub	sp, #36	@ 0x24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	4613      	mov	r3, r2
 8005a08:	71fb      	strb	r3, [r7, #7]
    if (var_count < MAX_VAR_COUNT) {
 8005a0a:	4b14      	ldr	r3, [pc, #80]	@ (8005a5c <shell_register_variable+0x60>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a10:	dc1e      	bgt.n	8005a50 <shell_register_variable+0x54>
        var_table[var_count++] = (var_entry_t){name, addr, type};
 8005a12:	4b12      	ldr	r3, [pc, #72]	@ (8005a5c <shell_register_variable+0x60>)
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	1c53      	adds	r3, r2, #1
 8005a18:	4910      	ldr	r1, [pc, #64]	@ (8005a5c <shell_register_variable+0x60>)
 8005a1a:	600b      	str	r3, [r1, #0]
 8005a1c:	4910      	ldr	r1, [pc, #64]	@ (8005a60 <shell_register_variable+0x64>)
 8005a1e:	4613      	mov	r3, r2
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4413      	add	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	68f9      	ldr	r1, [r7, #12]
 8005a2a:	6019      	str	r1, [r3, #0]
 8005a2c:	490c      	ldr	r1, [pc, #48]	@ (8005a60 <shell_register_variable+0x64>)
 8005a2e:	4613      	mov	r3, r2
 8005a30:	005b      	lsls	r3, r3, #1
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	440b      	add	r3, r1
 8005a38:	3304      	adds	r3, #4
 8005a3a:	68b9      	ldr	r1, [r7, #8]
 8005a3c:	6019      	str	r1, [r3, #0]
 8005a3e:	4908      	ldr	r1, [pc, #32]	@ (8005a60 <shell_register_variable+0x64>)
 8005a40:	4613      	mov	r3, r2
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	4413      	add	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	79fa      	ldrb	r2, [r7, #7]
 8005a4e:	701a      	strb	r2, [r3, #0]
    }
}
 8005a50:	bf00      	nop
 8005a52:	3724      	adds	r7, #36	@ 0x24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	2000181c 	.word	0x2000181c
 8005a60:	2000151c 	.word	0x2000151c

08005a64 <find_var>:

static var_entry_t *find_var(const char *name) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < var_count; i++) {
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e019      	b.n	8005aa6 <find_var+0x42>
        if (strcmp(var_table[i].name, name) == 0) {
 8005a72:	4912      	ldr	r1, [pc, #72]	@ (8005abc <find_var+0x58>)
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	4613      	mov	r3, r2
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	4413      	add	r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	440b      	add	r3, r1
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6879      	ldr	r1, [r7, #4]
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7fa fba3 	bl	80001d0 <strcmp>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d107      	bne.n	8005aa0 <find_var+0x3c>
            return &var_table[i];
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4613      	mov	r3, r2
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	4413      	add	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4a08      	ldr	r2, [pc, #32]	@ (8005abc <find_var+0x58>)
 8005a9c:	4413      	add	r3, r2
 8005a9e:	e008      	b.n	8005ab2 <find_var+0x4e>
    for (int i = 0; i < var_count; i++) {
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	60fb      	str	r3, [r7, #12]
 8005aa6:	4b06      	ldr	r3, [pc, #24]	@ (8005ac0 <find_var+0x5c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	dbe0      	blt.n	8005a72 <find_var+0xe>
        }
    }
    return NULL;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	2000151c 	.word	0x2000151c
 8005ac0:	2000181c 	.word	0x2000181c

08005ac4 <shell_get_variable>:

int shell_get_variable(const char *name, char *output, int max_len) {
 8005ac4:	b590      	push	{r4, r7, lr}
 8005ac6:	b089      	sub	sp, #36	@ 0x24
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
    var_entry_t *var = find_var(name);
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f7ff ffc7 	bl	8005a64 <find_var>
 8005ad6:	6178      	str	r0, [r7, #20]
    if (!var) return -1;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d102      	bne.n	8005ae4 <shell_get_variable+0x20>
 8005ade:	f04f 33ff 	mov.w	r3, #4294967295
 8005ae2:	e043      	b.n	8005b6c <shell_get_variable+0xa8>

    switch (var->type) {
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	7a1b      	ldrb	r3, [r3, #8]
 8005ae8:	2b03      	cmp	r3, #3
 8005aea:	d83b      	bhi.n	8005b64 <shell_get_variable+0xa0>
 8005aec:	a201      	add	r2, pc, #4	@ (adr r2, 8005af4 <shell_get_variable+0x30>)
 8005aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af2:	bf00      	nop
 8005af4:	08005b05 	.word	0x08005b05
 8005af8:	08005b17 	.word	0x08005b17
 8005afc:	08005b39 	.word	0x08005b39
 8005b00:	08005b49 	.word	0x08005b49
        case VAR_TYPE_INT:
            snprintf(output, max_len, "%d", *(int *)var->addr); break;
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a19      	ldr	r2, [pc, #100]	@ (8005b74 <shell_get_variable+0xb0>)
 8005b0e:	68b8      	ldr	r0, [r7, #8]
 8005b10:	f001 fef4 	bl	80078fc <sniprintf>
 8005b14:	e029      	b.n	8005b6a <shell_get_variable+0xa6>
        case VAR_TYPE_FLOAT:
            snprintf(output, max_len, "%f", *(float *)var->addr); break;
 8005b16:	687c      	ldr	r4, [r7, #4]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fa fd22 	bl	8000568 <__aeabi_f2d>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	e9cd 2300 	strd	r2, r3, [sp]
 8005b2c:	4a12      	ldr	r2, [pc, #72]	@ (8005b78 <shell_get_variable+0xb4>)
 8005b2e:	4621      	mov	r1, r4
 8005b30:	68b8      	ldr	r0, [r7, #8]
 8005b32:	f001 fee3 	bl	80078fc <sniprintf>
 8005b36:	e018      	b.n	8005b6a <shell_get_variable+0xa6>
        case VAR_TYPE_STRING:
            snprintf(output, max_len, "%s", (char *)var->addr); break;
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8005b7c <shell_get_variable+0xb8>)
 8005b40:	68b8      	ldr	r0, [r7, #8]
 8005b42:	f001 fedb 	bl	80078fc <sniprintf>
 8005b46:	e010      	b.n	8005b6a <shell_get_variable+0xa6>
        case VAR_TYPE_BOOL:
            snprintf(output, max_len, "%s", *(int *)var->addr ? "true" : "false"); break;
 8005b48:	6879      	ldr	r1, [r7, #4]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d001      	beq.n	8005b58 <shell_get_variable+0x94>
 8005b54:	4b0a      	ldr	r3, [pc, #40]	@ (8005b80 <shell_get_variable+0xbc>)
 8005b56:	e000      	b.n	8005b5a <shell_get_variable+0x96>
 8005b58:	4b0a      	ldr	r3, [pc, #40]	@ (8005b84 <shell_get_variable+0xc0>)
 8005b5a:	4a08      	ldr	r2, [pc, #32]	@ (8005b7c <shell_get_variable+0xb8>)
 8005b5c:	68b8      	ldr	r0, [r7, #8]
 8005b5e:	f001 fecd 	bl	80078fc <sniprintf>
 8005b62:	e002      	b.n	8005b6a <shell_get_variable+0xa6>
        default:
            return -2;
 8005b64:	f06f 0301 	mvn.w	r3, #1
 8005b68:	e000      	b.n	8005b6c <shell_get_variable+0xa8>
    }
    return 0;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd90      	pop	{r4, r7, pc}
 8005b74:	0800a83c 	.word	0x0800a83c
 8005b78:	0800a840 	.word	0x0800a840
 8005b7c:	0800a844 	.word	0x0800a844
 8005b80:	0800a848 	.word	0x0800a848
 8005b84:	0800a850 	.word	0x0800a850

08005b88 <shell_set_variable>:

int shell_set_variable(const char *name, const char *value_str) {
 8005b88:	b590      	push	{r4, r7, lr}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
    var_entry_t *var = find_var(name);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff ff66 	bl	8005a64 <find_var>
 8005b98:	60f8      	str	r0, [r7, #12]
    if (!var) return -1;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d102      	bne.n	8005ba6 <shell_set_variable+0x1e>
 8005ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba4:	e041      	b.n	8005c2a <shell_set_variable+0xa2>

    switch (var->type) {
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	7a1b      	ldrb	r3, [r3, #8]
 8005baa:	2b03      	cmp	r3, #3
 8005bac:	d839      	bhi.n	8005c22 <shell_set_variable+0x9a>
 8005bae:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb4 <shell_set_variable+0x2c>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005bc5 	.word	0x08005bc5
 8005bb8:	08005bd5 	.word	0x08005bd5
 8005bbc:	08005bed 	.word	0x08005bed
 8005bc0:	08005c07 	.word	0x08005c07
        case VAR_TYPE_INT:
            *(int *)var->addr = atoi(value_str); break;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685c      	ldr	r4, [r3, #4]
 8005bc8:	6838      	ldr	r0, [r7, #0]
 8005bca:	f000 f862 	bl	8005c92 <atoi>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	e029      	b.n	8005c28 <shell_set_variable+0xa0>
        case VAR_TYPE_FLOAT:
            *(float *)var->addr = atof(value_str); break;
 8005bd4:	6838      	ldr	r0, [r7, #0]
 8005bd6:	f000 f859 	bl	8005c8c <atof>
 8005bda:	ec51 0b10 	vmov	r0, r1, d0
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	685c      	ldr	r4, [r3, #4]
 8005be2:	f7fb f811 	bl	8000c08 <__aeabi_d2f>
 8005be6:	4603      	mov	r3, r0
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	e01d      	b.n	8005c28 <shell_set_variable+0xa0>
        case VAR_TYPE_STRING:
            strncpy((char *)var->addr, value_str, strlen(value_str)+1); break;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	685c      	ldr	r4, [r3, #4]
 8005bf0:	6838      	ldr	r0, [r7, #0]
 8005bf2:	f7fa fb4d 	bl	8000290 <strlen>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	6839      	ldr	r1, [r7, #0]
 8005bfe:	4620      	mov	r0, r4
 8005c00:	f002 f802 	bl	8007c08 <strncpy>
 8005c04:	e010      	b.n	8005c28 <shell_set_variable+0xa0>
        case VAR_TYPE_BOOL:
            *(int *)var->addr = (strcmp(value_str, "true") == 0); break;
 8005c06:	490b      	ldr	r1, [pc, #44]	@ (8005c34 <shell_set_variable+0xac>)
 8005c08:	6838      	ldr	r0, [r7, #0]
 8005c0a:	f7fa fae1 	bl	80001d0 <strcmp>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	bf0c      	ite	eq
 8005c14:	2301      	moveq	r3, #1
 8005c16:	2300      	movne	r3, #0
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	e002      	b.n	8005c28 <shell_set_variable+0xa0>
        default:
            return -2;
 8005c22:	f06f 0301 	mvn.w	r3, #1
 8005c26:	e000      	b.n	8005c2a <shell_set_variable+0xa2>
    }
    return 0;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd90      	pop	{r4, r7, pc}
 8005c32:	bf00      	nop
 8005c34:	0800a848 	.word	0x0800a848

08005c38 <shell_var_list>:
void shell_var_list(void) {
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
    printf("Registered variables:\n");
 8005c3e:	480f      	ldr	r0, [pc, #60]	@ (8005c7c <shell_var_list+0x44>)
 8005c40:	f001 fe54 	bl	80078ec <puts>
    for (int i = 0; i < var_count; i++) {
 8005c44:	2300      	movs	r3, #0
 8005c46:	607b      	str	r3, [r7, #4]
 8005c48:	e00e      	b.n	8005c68 <shell_var_list+0x30>
        printf(" - %s\n", var_table[i].name);
 8005c4a:	490d      	ldr	r1, [pc, #52]	@ (8005c80 <shell_var_list+0x48>)
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4413      	add	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	440b      	add	r3, r1
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4809      	ldr	r0, [pc, #36]	@ (8005c84 <shell_var_list+0x4c>)
 8005c5e:	f001 fddd 	bl	800781c <iprintf>
    for (int i = 0; i < var_count; i++) {
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	3301      	adds	r3, #1
 8005c66:	607b      	str	r3, [r7, #4]
 8005c68:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <shell_var_list+0x50>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	dbeb      	blt.n	8005c4a <shell_var_list+0x12>
    }
}
 8005c72:	bf00      	nop
 8005c74:	bf00      	nop
 8005c76:	3708      	adds	r7, #8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	0800a858 	.word	0x0800a858
 8005c80:	2000151c 	.word	0x2000151c
 8005c84:	0800a870 	.word	0x0800a870
 8005c88:	2000181c 	.word	0x2000181c

08005c8c <atof>:
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	f000 be0d 	b.w	80068ac <strtod>

08005c92 <atoi>:
 8005c92:	220a      	movs	r2, #10
 8005c94:	2100      	movs	r1, #0
 8005c96:	f000 be91 	b.w	80069bc <strtol>

08005c9a <sulp>:
 8005c9a:	b570      	push	{r4, r5, r6, lr}
 8005c9c:	4604      	mov	r4, r0
 8005c9e:	460d      	mov	r5, r1
 8005ca0:	ec45 4b10 	vmov	d0, r4, r5
 8005ca4:	4616      	mov	r6, r2
 8005ca6:	f003 fee3 	bl	8009a70 <__ulp>
 8005caa:	ec51 0b10 	vmov	r0, r1, d0
 8005cae:	b17e      	cbz	r6, 8005cd0 <sulp+0x36>
 8005cb0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005cb4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	dd09      	ble.n	8005cd0 <sulp+0x36>
 8005cbc:	051b      	lsls	r3, r3, #20
 8005cbe:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005cc2:	2400      	movs	r4, #0
 8005cc4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005cc8:	4622      	mov	r2, r4
 8005cca:	462b      	mov	r3, r5
 8005ccc:	f7fa fca4 	bl	8000618 <__aeabi_dmul>
 8005cd0:	ec41 0b10 	vmov	d0, r0, r1
 8005cd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08005cd8 <_strtod_l>:
 8005cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cdc:	b09f      	sub	sp, #124	@ 0x7c
 8005cde:	460c      	mov	r4, r1
 8005ce0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	921a      	str	r2, [sp, #104]	@ 0x68
 8005ce6:	9005      	str	r0, [sp, #20]
 8005ce8:	f04f 0a00 	mov.w	sl, #0
 8005cec:	f04f 0b00 	mov.w	fp, #0
 8005cf0:	460a      	mov	r2, r1
 8005cf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8005cf4:	7811      	ldrb	r1, [r2, #0]
 8005cf6:	292b      	cmp	r1, #43	@ 0x2b
 8005cf8:	d04a      	beq.n	8005d90 <_strtod_l+0xb8>
 8005cfa:	d838      	bhi.n	8005d6e <_strtod_l+0x96>
 8005cfc:	290d      	cmp	r1, #13
 8005cfe:	d832      	bhi.n	8005d66 <_strtod_l+0x8e>
 8005d00:	2908      	cmp	r1, #8
 8005d02:	d832      	bhi.n	8005d6a <_strtod_l+0x92>
 8005d04:	2900      	cmp	r1, #0
 8005d06:	d03b      	beq.n	8005d80 <_strtod_l+0xa8>
 8005d08:	2200      	movs	r2, #0
 8005d0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005d0e:	782a      	ldrb	r2, [r5, #0]
 8005d10:	2a30      	cmp	r2, #48	@ 0x30
 8005d12:	f040 80b2 	bne.w	8005e7a <_strtod_l+0x1a2>
 8005d16:	786a      	ldrb	r2, [r5, #1]
 8005d18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005d1c:	2a58      	cmp	r2, #88	@ 0x58
 8005d1e:	d16e      	bne.n	8005dfe <_strtod_l+0x126>
 8005d20:	9302      	str	r3, [sp, #8]
 8005d22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d24:	9301      	str	r3, [sp, #4]
 8005d26:	ab1a      	add	r3, sp, #104	@ 0x68
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	4a8f      	ldr	r2, [pc, #572]	@ (8005f68 <_strtod_l+0x290>)
 8005d2c:	9805      	ldr	r0, [sp, #20]
 8005d2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005d30:	a919      	add	r1, sp, #100	@ 0x64
 8005d32:	f002 ff97 	bl	8008c64 <__gethex>
 8005d36:	f010 060f 	ands.w	r6, r0, #15
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	d005      	beq.n	8005d4a <_strtod_l+0x72>
 8005d3e:	2e06      	cmp	r6, #6
 8005d40:	d128      	bne.n	8005d94 <_strtod_l+0xbc>
 8005d42:	3501      	adds	r5, #1
 8005d44:	2300      	movs	r3, #0
 8005d46:	9519      	str	r5, [sp, #100]	@ 0x64
 8005d48:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f040 858e 	bne.w	800686e <_strtod_l+0xb96>
 8005d52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d54:	b1cb      	cbz	r3, 8005d8a <_strtod_l+0xb2>
 8005d56:	4652      	mov	r2, sl
 8005d58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005d5c:	ec43 2b10 	vmov	d0, r2, r3
 8005d60:	b01f      	add	sp, #124	@ 0x7c
 8005d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d66:	2920      	cmp	r1, #32
 8005d68:	d1ce      	bne.n	8005d08 <_strtod_l+0x30>
 8005d6a:	3201      	adds	r2, #1
 8005d6c:	e7c1      	b.n	8005cf2 <_strtod_l+0x1a>
 8005d6e:	292d      	cmp	r1, #45	@ 0x2d
 8005d70:	d1ca      	bne.n	8005d08 <_strtod_l+0x30>
 8005d72:	2101      	movs	r1, #1
 8005d74:	910e      	str	r1, [sp, #56]	@ 0x38
 8005d76:	1c51      	adds	r1, r2, #1
 8005d78:	9119      	str	r1, [sp, #100]	@ 0x64
 8005d7a:	7852      	ldrb	r2, [r2, #1]
 8005d7c:	2a00      	cmp	r2, #0
 8005d7e:	d1c5      	bne.n	8005d0c <_strtod_l+0x34>
 8005d80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005d82:	9419      	str	r4, [sp, #100]	@ 0x64
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f040 8570 	bne.w	800686a <_strtod_l+0xb92>
 8005d8a:	4652      	mov	r2, sl
 8005d8c:	465b      	mov	r3, fp
 8005d8e:	e7e5      	b.n	8005d5c <_strtod_l+0x84>
 8005d90:	2100      	movs	r1, #0
 8005d92:	e7ef      	b.n	8005d74 <_strtod_l+0x9c>
 8005d94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005d96:	b13a      	cbz	r2, 8005da8 <_strtod_l+0xd0>
 8005d98:	2135      	movs	r1, #53	@ 0x35
 8005d9a:	a81c      	add	r0, sp, #112	@ 0x70
 8005d9c:	f003 ff62 	bl	8009c64 <__copybits>
 8005da0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005da2:	9805      	ldr	r0, [sp, #20]
 8005da4:	f003 fb38 	bl	8009418 <_Bfree>
 8005da8:	3e01      	subs	r6, #1
 8005daa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005dac:	2e04      	cmp	r6, #4
 8005dae:	d806      	bhi.n	8005dbe <_strtod_l+0xe6>
 8005db0:	e8df f006 	tbb	[pc, r6]
 8005db4:	201d0314 	.word	0x201d0314
 8005db8:	14          	.byte	0x14
 8005db9:	00          	.byte	0x00
 8005dba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005dbe:	05e1      	lsls	r1, r4, #23
 8005dc0:	bf48      	it	mi
 8005dc2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005dc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005dca:	0d1b      	lsrs	r3, r3, #20
 8005dcc:	051b      	lsls	r3, r3, #20
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1bb      	bne.n	8005d4a <_strtod_l+0x72>
 8005dd2:	f001 ffd3 	bl	8007d7c <__errno>
 8005dd6:	2322      	movs	r3, #34	@ 0x22
 8005dd8:	6003      	str	r3, [r0, #0]
 8005dda:	e7b6      	b.n	8005d4a <_strtod_l+0x72>
 8005ddc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005de0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005de4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005de8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005dec:	e7e7      	b.n	8005dbe <_strtod_l+0xe6>
 8005dee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005f70 <_strtod_l+0x298>
 8005df2:	e7e4      	b.n	8005dbe <_strtod_l+0xe6>
 8005df4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005df8:	f04f 3aff 	mov.w	sl, #4294967295
 8005dfc:	e7df      	b.n	8005dbe <_strtod_l+0xe6>
 8005dfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e04:	785b      	ldrb	r3, [r3, #1]
 8005e06:	2b30      	cmp	r3, #48	@ 0x30
 8005e08:	d0f9      	beq.n	8005dfe <_strtod_l+0x126>
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d09d      	beq.n	8005d4a <_strtod_l+0x72>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	2700      	movs	r7, #0
 8005e12:	9308      	str	r3, [sp, #32]
 8005e14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e16:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e18:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005e1a:	46b9      	mov	r9, r7
 8005e1c:	220a      	movs	r2, #10
 8005e1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005e20:	7805      	ldrb	r5, [r0, #0]
 8005e22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005e26:	b2d9      	uxtb	r1, r3
 8005e28:	2909      	cmp	r1, #9
 8005e2a:	d928      	bls.n	8005e7e <_strtod_l+0x1a6>
 8005e2c:	494f      	ldr	r1, [pc, #316]	@ (8005f6c <_strtod_l+0x294>)
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f001 fed8 	bl	8007be4 <strncmp>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d032      	beq.n	8005e9e <_strtod_l+0x1c6>
 8005e38:	2000      	movs	r0, #0
 8005e3a:	462a      	mov	r2, r5
 8005e3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005e3e:	464d      	mov	r5, r9
 8005e40:	4603      	mov	r3, r0
 8005e42:	2a65      	cmp	r2, #101	@ 0x65
 8005e44:	d001      	beq.n	8005e4a <_strtod_l+0x172>
 8005e46:	2a45      	cmp	r2, #69	@ 0x45
 8005e48:	d114      	bne.n	8005e74 <_strtod_l+0x19c>
 8005e4a:	b91d      	cbnz	r5, 8005e54 <_strtod_l+0x17c>
 8005e4c:	9a08      	ldr	r2, [sp, #32]
 8005e4e:	4302      	orrs	r2, r0
 8005e50:	d096      	beq.n	8005d80 <_strtod_l+0xa8>
 8005e52:	2500      	movs	r5, #0
 8005e54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005e56:	1c62      	adds	r2, r4, #1
 8005e58:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e5a:	7862      	ldrb	r2, [r4, #1]
 8005e5c:	2a2b      	cmp	r2, #43	@ 0x2b
 8005e5e:	d07a      	beq.n	8005f56 <_strtod_l+0x27e>
 8005e60:	2a2d      	cmp	r2, #45	@ 0x2d
 8005e62:	d07e      	beq.n	8005f62 <_strtod_l+0x28a>
 8005e64:	f04f 0c00 	mov.w	ip, #0
 8005e68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005e6c:	2909      	cmp	r1, #9
 8005e6e:	f240 8085 	bls.w	8005f7c <_strtod_l+0x2a4>
 8005e72:	9419      	str	r4, [sp, #100]	@ 0x64
 8005e74:	f04f 0800 	mov.w	r8, #0
 8005e78:	e0a5      	b.n	8005fc6 <_strtod_l+0x2ee>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e7c8      	b.n	8005e10 <_strtod_l+0x138>
 8005e7e:	f1b9 0f08 	cmp.w	r9, #8
 8005e82:	bfd8      	it	le
 8005e84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005e86:	f100 0001 	add.w	r0, r0, #1
 8005e8a:	bfda      	itte	le
 8005e8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005e90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005e92:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005e96:	f109 0901 	add.w	r9, r9, #1
 8005e9a:	9019      	str	r0, [sp, #100]	@ 0x64
 8005e9c:	e7bf      	b.n	8005e1e <_strtod_l+0x146>
 8005e9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ea0:	1c5a      	adds	r2, r3, #1
 8005ea2:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ea4:	785a      	ldrb	r2, [r3, #1]
 8005ea6:	f1b9 0f00 	cmp.w	r9, #0
 8005eaa:	d03b      	beq.n	8005f24 <_strtod_l+0x24c>
 8005eac:	900a      	str	r0, [sp, #40]	@ 0x28
 8005eae:	464d      	mov	r5, r9
 8005eb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005eb4:	2b09      	cmp	r3, #9
 8005eb6:	d912      	bls.n	8005ede <_strtod_l+0x206>
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e7c2      	b.n	8005e42 <_strtod_l+0x16a>
 8005ebc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ebe:	1c5a      	adds	r2, r3, #1
 8005ec0:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ec2:	785a      	ldrb	r2, [r3, #1]
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	2a30      	cmp	r2, #48	@ 0x30
 8005ec8:	d0f8      	beq.n	8005ebc <_strtod_l+0x1e4>
 8005eca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005ece:	2b08      	cmp	r3, #8
 8005ed0:	f200 84d2 	bhi.w	8006878 <_strtod_l+0xba0>
 8005ed4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ed6:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ed8:	2000      	movs	r0, #0
 8005eda:	930c      	str	r3, [sp, #48]	@ 0x30
 8005edc:	4605      	mov	r5, r0
 8005ede:	3a30      	subs	r2, #48	@ 0x30
 8005ee0:	f100 0301 	add.w	r3, r0, #1
 8005ee4:	d018      	beq.n	8005f18 <_strtod_l+0x240>
 8005ee6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ee8:	4419      	add	r1, r3
 8005eea:	910a      	str	r1, [sp, #40]	@ 0x28
 8005eec:	462e      	mov	r6, r5
 8005eee:	f04f 0e0a 	mov.w	lr, #10
 8005ef2:	1c71      	adds	r1, r6, #1
 8005ef4:	eba1 0c05 	sub.w	ip, r1, r5
 8005ef8:	4563      	cmp	r3, ip
 8005efa:	dc15      	bgt.n	8005f28 <_strtod_l+0x250>
 8005efc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005f00:	182b      	adds	r3, r5, r0
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	f105 0501 	add.w	r5, r5, #1
 8005f08:	4405      	add	r5, r0
 8005f0a:	dc1a      	bgt.n	8005f42 <_strtod_l+0x26a>
 8005f0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f0e:	230a      	movs	r3, #10
 8005f10:	fb03 2301 	mla	r3, r3, r1, r2
 8005f14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f16:	2300      	movs	r3, #0
 8005f18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f1a:	1c51      	adds	r1, r2, #1
 8005f1c:	9119      	str	r1, [sp, #100]	@ 0x64
 8005f1e:	7852      	ldrb	r2, [r2, #1]
 8005f20:	4618      	mov	r0, r3
 8005f22:	e7c5      	b.n	8005eb0 <_strtod_l+0x1d8>
 8005f24:	4648      	mov	r0, r9
 8005f26:	e7ce      	b.n	8005ec6 <_strtod_l+0x1ee>
 8005f28:	2e08      	cmp	r6, #8
 8005f2a:	dc05      	bgt.n	8005f38 <_strtod_l+0x260>
 8005f2c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f2e:	fb0e f606 	mul.w	r6, lr, r6
 8005f32:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005f34:	460e      	mov	r6, r1
 8005f36:	e7dc      	b.n	8005ef2 <_strtod_l+0x21a>
 8005f38:	2910      	cmp	r1, #16
 8005f3a:	bfd8      	it	le
 8005f3c:	fb0e f707 	mulle.w	r7, lr, r7
 8005f40:	e7f8      	b.n	8005f34 <_strtod_l+0x25c>
 8005f42:	2b0f      	cmp	r3, #15
 8005f44:	bfdc      	itt	le
 8005f46:	230a      	movle	r3, #10
 8005f48:	fb03 2707 	mlale	r7, r3, r7, r2
 8005f4c:	e7e3      	b.n	8005f16 <_strtod_l+0x23e>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f52:	2301      	movs	r3, #1
 8005f54:	e77a      	b.n	8005e4c <_strtod_l+0x174>
 8005f56:	f04f 0c00 	mov.w	ip, #0
 8005f5a:	1ca2      	adds	r2, r4, #2
 8005f5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f5e:	78a2      	ldrb	r2, [r4, #2]
 8005f60:	e782      	b.n	8005e68 <_strtod_l+0x190>
 8005f62:	f04f 0c01 	mov.w	ip, #1
 8005f66:	e7f8      	b.n	8005f5a <_strtod_l+0x282>
 8005f68:	0800aadc 	.word	0x0800aadc
 8005f6c:	0800a898 	.word	0x0800a898
 8005f70:	7ff00000 	.word	0x7ff00000
 8005f74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f76:	1c51      	adds	r1, r2, #1
 8005f78:	9119      	str	r1, [sp, #100]	@ 0x64
 8005f7a:	7852      	ldrb	r2, [r2, #1]
 8005f7c:	2a30      	cmp	r2, #48	@ 0x30
 8005f7e:	d0f9      	beq.n	8005f74 <_strtod_l+0x29c>
 8005f80:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005f84:	2908      	cmp	r1, #8
 8005f86:	f63f af75 	bhi.w	8005e74 <_strtod_l+0x19c>
 8005f8a:	3a30      	subs	r2, #48	@ 0x30
 8005f8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f90:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005f92:	f04f 080a 	mov.w	r8, #10
 8005f96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f98:	1c56      	adds	r6, r2, #1
 8005f9a:	9619      	str	r6, [sp, #100]	@ 0x64
 8005f9c:	7852      	ldrb	r2, [r2, #1]
 8005f9e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005fa2:	f1be 0f09 	cmp.w	lr, #9
 8005fa6:	d939      	bls.n	800601c <_strtod_l+0x344>
 8005fa8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005faa:	1a76      	subs	r6, r6, r1
 8005fac:	2e08      	cmp	r6, #8
 8005fae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005fb2:	dc03      	bgt.n	8005fbc <_strtod_l+0x2e4>
 8005fb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fb6:	4588      	cmp	r8, r1
 8005fb8:	bfa8      	it	ge
 8005fba:	4688      	movge	r8, r1
 8005fbc:	f1bc 0f00 	cmp.w	ip, #0
 8005fc0:	d001      	beq.n	8005fc6 <_strtod_l+0x2ee>
 8005fc2:	f1c8 0800 	rsb	r8, r8, #0
 8005fc6:	2d00      	cmp	r5, #0
 8005fc8:	d14e      	bne.n	8006068 <_strtod_l+0x390>
 8005fca:	9908      	ldr	r1, [sp, #32]
 8005fcc:	4308      	orrs	r0, r1
 8005fce:	f47f aebc 	bne.w	8005d4a <_strtod_l+0x72>
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f47f aed4 	bne.w	8005d80 <_strtod_l+0xa8>
 8005fd8:	2a69      	cmp	r2, #105	@ 0x69
 8005fda:	d028      	beq.n	800602e <_strtod_l+0x356>
 8005fdc:	dc25      	bgt.n	800602a <_strtod_l+0x352>
 8005fde:	2a49      	cmp	r2, #73	@ 0x49
 8005fe0:	d025      	beq.n	800602e <_strtod_l+0x356>
 8005fe2:	2a4e      	cmp	r2, #78	@ 0x4e
 8005fe4:	f47f aecc 	bne.w	8005d80 <_strtod_l+0xa8>
 8005fe8:	499a      	ldr	r1, [pc, #616]	@ (8006254 <_strtod_l+0x57c>)
 8005fea:	a819      	add	r0, sp, #100	@ 0x64
 8005fec:	f003 f85c 	bl	80090a8 <__match>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	f43f aec5 	beq.w	8005d80 <_strtod_l+0xa8>
 8005ff6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	2b28      	cmp	r3, #40	@ 0x28
 8005ffc:	d12e      	bne.n	800605c <_strtod_l+0x384>
 8005ffe:	4996      	ldr	r1, [pc, #600]	@ (8006258 <_strtod_l+0x580>)
 8006000:	aa1c      	add	r2, sp, #112	@ 0x70
 8006002:	a819      	add	r0, sp, #100	@ 0x64
 8006004:	f003 f864 	bl	80090d0 <__hexnan>
 8006008:	2805      	cmp	r0, #5
 800600a:	d127      	bne.n	800605c <_strtod_l+0x384>
 800600c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800600e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006012:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006016:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800601a:	e696      	b.n	8005d4a <_strtod_l+0x72>
 800601c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800601e:	fb08 2101 	mla	r1, r8, r1, r2
 8006022:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006026:	9209      	str	r2, [sp, #36]	@ 0x24
 8006028:	e7b5      	b.n	8005f96 <_strtod_l+0x2be>
 800602a:	2a6e      	cmp	r2, #110	@ 0x6e
 800602c:	e7da      	b.n	8005fe4 <_strtod_l+0x30c>
 800602e:	498b      	ldr	r1, [pc, #556]	@ (800625c <_strtod_l+0x584>)
 8006030:	a819      	add	r0, sp, #100	@ 0x64
 8006032:	f003 f839 	bl	80090a8 <__match>
 8006036:	2800      	cmp	r0, #0
 8006038:	f43f aea2 	beq.w	8005d80 <_strtod_l+0xa8>
 800603c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800603e:	4988      	ldr	r1, [pc, #544]	@ (8006260 <_strtod_l+0x588>)
 8006040:	3b01      	subs	r3, #1
 8006042:	a819      	add	r0, sp, #100	@ 0x64
 8006044:	9319      	str	r3, [sp, #100]	@ 0x64
 8006046:	f003 f82f 	bl	80090a8 <__match>
 800604a:	b910      	cbnz	r0, 8006052 <_strtod_l+0x37a>
 800604c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800604e:	3301      	adds	r3, #1
 8006050:	9319      	str	r3, [sp, #100]	@ 0x64
 8006052:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006270 <_strtod_l+0x598>
 8006056:	f04f 0a00 	mov.w	sl, #0
 800605a:	e676      	b.n	8005d4a <_strtod_l+0x72>
 800605c:	4881      	ldr	r0, [pc, #516]	@ (8006264 <_strtod_l+0x58c>)
 800605e:	f001 fecb 	bl	8007df8 <nan>
 8006062:	ec5b ab10 	vmov	sl, fp, d0
 8006066:	e670      	b.n	8005d4a <_strtod_l+0x72>
 8006068:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800606a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800606c:	eba8 0303 	sub.w	r3, r8, r3
 8006070:	f1b9 0f00 	cmp.w	r9, #0
 8006074:	bf08      	it	eq
 8006076:	46a9      	moveq	r9, r5
 8006078:	2d10      	cmp	r5, #16
 800607a:	9309      	str	r3, [sp, #36]	@ 0x24
 800607c:	462c      	mov	r4, r5
 800607e:	bfa8      	it	ge
 8006080:	2410      	movge	r4, #16
 8006082:	f7fa fa4f 	bl	8000524 <__aeabi_ui2d>
 8006086:	2d09      	cmp	r5, #9
 8006088:	4682      	mov	sl, r0
 800608a:	468b      	mov	fp, r1
 800608c:	dc13      	bgt.n	80060b6 <_strtod_l+0x3de>
 800608e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006090:	2b00      	cmp	r3, #0
 8006092:	f43f ae5a 	beq.w	8005d4a <_strtod_l+0x72>
 8006096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006098:	dd78      	ble.n	800618c <_strtod_l+0x4b4>
 800609a:	2b16      	cmp	r3, #22
 800609c:	dc5f      	bgt.n	800615e <_strtod_l+0x486>
 800609e:	4972      	ldr	r1, [pc, #456]	@ (8006268 <_strtod_l+0x590>)
 80060a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80060a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060a8:	4652      	mov	r2, sl
 80060aa:	465b      	mov	r3, fp
 80060ac:	f7fa fab4 	bl	8000618 <__aeabi_dmul>
 80060b0:	4682      	mov	sl, r0
 80060b2:	468b      	mov	fp, r1
 80060b4:	e649      	b.n	8005d4a <_strtod_l+0x72>
 80060b6:	4b6c      	ldr	r3, [pc, #432]	@ (8006268 <_strtod_l+0x590>)
 80060b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80060c0:	f7fa faaa 	bl	8000618 <__aeabi_dmul>
 80060c4:	4682      	mov	sl, r0
 80060c6:	4638      	mov	r0, r7
 80060c8:	468b      	mov	fp, r1
 80060ca:	f7fa fa2b 	bl	8000524 <__aeabi_ui2d>
 80060ce:	4602      	mov	r2, r0
 80060d0:	460b      	mov	r3, r1
 80060d2:	4650      	mov	r0, sl
 80060d4:	4659      	mov	r1, fp
 80060d6:	f7fa f8e9 	bl	80002ac <__adddf3>
 80060da:	2d0f      	cmp	r5, #15
 80060dc:	4682      	mov	sl, r0
 80060de:	468b      	mov	fp, r1
 80060e0:	ddd5      	ble.n	800608e <_strtod_l+0x3b6>
 80060e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e4:	1b2c      	subs	r4, r5, r4
 80060e6:	441c      	add	r4, r3
 80060e8:	2c00      	cmp	r4, #0
 80060ea:	f340 8093 	ble.w	8006214 <_strtod_l+0x53c>
 80060ee:	f014 030f 	ands.w	r3, r4, #15
 80060f2:	d00a      	beq.n	800610a <_strtod_l+0x432>
 80060f4:	495c      	ldr	r1, [pc, #368]	@ (8006268 <_strtod_l+0x590>)
 80060f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80060fa:	4652      	mov	r2, sl
 80060fc:	465b      	mov	r3, fp
 80060fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006102:	f7fa fa89 	bl	8000618 <__aeabi_dmul>
 8006106:	4682      	mov	sl, r0
 8006108:	468b      	mov	fp, r1
 800610a:	f034 040f 	bics.w	r4, r4, #15
 800610e:	d073      	beq.n	80061f8 <_strtod_l+0x520>
 8006110:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006114:	dd49      	ble.n	80061aa <_strtod_l+0x4d2>
 8006116:	2400      	movs	r4, #0
 8006118:	46a0      	mov	r8, r4
 800611a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800611c:	46a1      	mov	r9, r4
 800611e:	9a05      	ldr	r2, [sp, #20]
 8006120:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006270 <_strtod_l+0x598>
 8006124:	2322      	movs	r3, #34	@ 0x22
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	f04f 0a00 	mov.w	sl, #0
 800612c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800612e:	2b00      	cmp	r3, #0
 8006130:	f43f ae0b 	beq.w	8005d4a <_strtod_l+0x72>
 8006134:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006136:	9805      	ldr	r0, [sp, #20]
 8006138:	f003 f96e 	bl	8009418 <_Bfree>
 800613c:	9805      	ldr	r0, [sp, #20]
 800613e:	4649      	mov	r1, r9
 8006140:	f003 f96a 	bl	8009418 <_Bfree>
 8006144:	9805      	ldr	r0, [sp, #20]
 8006146:	4641      	mov	r1, r8
 8006148:	f003 f966 	bl	8009418 <_Bfree>
 800614c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800614e:	9805      	ldr	r0, [sp, #20]
 8006150:	f003 f962 	bl	8009418 <_Bfree>
 8006154:	9805      	ldr	r0, [sp, #20]
 8006156:	4621      	mov	r1, r4
 8006158:	f003 f95e 	bl	8009418 <_Bfree>
 800615c:	e5f5      	b.n	8005d4a <_strtod_l+0x72>
 800615e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006160:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006164:	4293      	cmp	r3, r2
 8006166:	dbbc      	blt.n	80060e2 <_strtod_l+0x40a>
 8006168:	4c3f      	ldr	r4, [pc, #252]	@ (8006268 <_strtod_l+0x590>)
 800616a:	f1c5 050f 	rsb	r5, r5, #15
 800616e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006172:	4652      	mov	r2, sl
 8006174:	465b      	mov	r3, fp
 8006176:	e9d1 0100 	ldrd	r0, r1, [r1]
 800617a:	f7fa fa4d 	bl	8000618 <__aeabi_dmul>
 800617e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006180:	1b5d      	subs	r5, r3, r5
 8006182:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006186:	e9d4 2300 	ldrd	r2, r3, [r4]
 800618a:	e78f      	b.n	80060ac <_strtod_l+0x3d4>
 800618c:	3316      	adds	r3, #22
 800618e:	dba8      	blt.n	80060e2 <_strtod_l+0x40a>
 8006190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006192:	eba3 0808 	sub.w	r8, r3, r8
 8006196:	4b34      	ldr	r3, [pc, #208]	@ (8006268 <_strtod_l+0x590>)
 8006198:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800619c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80061a0:	4650      	mov	r0, sl
 80061a2:	4659      	mov	r1, fp
 80061a4:	f7fa fb62 	bl	800086c <__aeabi_ddiv>
 80061a8:	e782      	b.n	80060b0 <_strtod_l+0x3d8>
 80061aa:	2300      	movs	r3, #0
 80061ac:	4f2f      	ldr	r7, [pc, #188]	@ (800626c <_strtod_l+0x594>)
 80061ae:	1124      	asrs	r4, r4, #4
 80061b0:	4650      	mov	r0, sl
 80061b2:	4659      	mov	r1, fp
 80061b4:	461e      	mov	r6, r3
 80061b6:	2c01      	cmp	r4, #1
 80061b8:	dc21      	bgt.n	80061fe <_strtod_l+0x526>
 80061ba:	b10b      	cbz	r3, 80061c0 <_strtod_l+0x4e8>
 80061bc:	4682      	mov	sl, r0
 80061be:	468b      	mov	fp, r1
 80061c0:	492a      	ldr	r1, [pc, #168]	@ (800626c <_strtod_l+0x594>)
 80061c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80061c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80061ca:	4652      	mov	r2, sl
 80061cc:	465b      	mov	r3, fp
 80061ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061d2:	f7fa fa21 	bl	8000618 <__aeabi_dmul>
 80061d6:	4b26      	ldr	r3, [pc, #152]	@ (8006270 <_strtod_l+0x598>)
 80061d8:	460a      	mov	r2, r1
 80061da:	400b      	ands	r3, r1
 80061dc:	4925      	ldr	r1, [pc, #148]	@ (8006274 <_strtod_l+0x59c>)
 80061de:	428b      	cmp	r3, r1
 80061e0:	4682      	mov	sl, r0
 80061e2:	d898      	bhi.n	8006116 <_strtod_l+0x43e>
 80061e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80061e8:	428b      	cmp	r3, r1
 80061ea:	bf86      	itte	hi
 80061ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006278 <_strtod_l+0x5a0>
 80061f0:	f04f 3aff 	movhi.w	sl, #4294967295
 80061f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80061f8:	2300      	movs	r3, #0
 80061fa:	9308      	str	r3, [sp, #32]
 80061fc:	e076      	b.n	80062ec <_strtod_l+0x614>
 80061fe:	07e2      	lsls	r2, r4, #31
 8006200:	d504      	bpl.n	800620c <_strtod_l+0x534>
 8006202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006206:	f7fa fa07 	bl	8000618 <__aeabi_dmul>
 800620a:	2301      	movs	r3, #1
 800620c:	3601      	adds	r6, #1
 800620e:	1064      	asrs	r4, r4, #1
 8006210:	3708      	adds	r7, #8
 8006212:	e7d0      	b.n	80061b6 <_strtod_l+0x4de>
 8006214:	d0f0      	beq.n	80061f8 <_strtod_l+0x520>
 8006216:	4264      	negs	r4, r4
 8006218:	f014 020f 	ands.w	r2, r4, #15
 800621c:	d00a      	beq.n	8006234 <_strtod_l+0x55c>
 800621e:	4b12      	ldr	r3, [pc, #72]	@ (8006268 <_strtod_l+0x590>)
 8006220:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006224:	4650      	mov	r0, sl
 8006226:	4659      	mov	r1, fp
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	f7fa fb1e 	bl	800086c <__aeabi_ddiv>
 8006230:	4682      	mov	sl, r0
 8006232:	468b      	mov	fp, r1
 8006234:	1124      	asrs	r4, r4, #4
 8006236:	d0df      	beq.n	80061f8 <_strtod_l+0x520>
 8006238:	2c1f      	cmp	r4, #31
 800623a:	dd1f      	ble.n	800627c <_strtod_l+0x5a4>
 800623c:	2400      	movs	r4, #0
 800623e:	46a0      	mov	r8, r4
 8006240:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006242:	46a1      	mov	r9, r4
 8006244:	9a05      	ldr	r2, [sp, #20]
 8006246:	2322      	movs	r3, #34	@ 0x22
 8006248:	f04f 0a00 	mov.w	sl, #0
 800624c:	f04f 0b00 	mov.w	fp, #0
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	e76b      	b.n	800612c <_strtod_l+0x454>
 8006254:	0800a8a7 	.word	0x0800a8a7
 8006258:	0800aac8 	.word	0x0800aac8
 800625c:	0800a89f 	.word	0x0800a89f
 8006260:	0800a98b 	.word	0x0800a98b
 8006264:	0800a987 	.word	0x0800a987
 8006268:	0800ac50 	.word	0x0800ac50
 800626c:	0800ac28 	.word	0x0800ac28
 8006270:	7ff00000 	.word	0x7ff00000
 8006274:	7ca00000 	.word	0x7ca00000
 8006278:	7fefffff 	.word	0x7fefffff
 800627c:	f014 0310 	ands.w	r3, r4, #16
 8006280:	bf18      	it	ne
 8006282:	236a      	movne	r3, #106	@ 0x6a
 8006284:	4ea9      	ldr	r6, [pc, #676]	@ (800652c <_strtod_l+0x854>)
 8006286:	9308      	str	r3, [sp, #32]
 8006288:	4650      	mov	r0, sl
 800628a:	4659      	mov	r1, fp
 800628c:	2300      	movs	r3, #0
 800628e:	07e7      	lsls	r7, r4, #31
 8006290:	d504      	bpl.n	800629c <_strtod_l+0x5c4>
 8006292:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006296:	f7fa f9bf 	bl	8000618 <__aeabi_dmul>
 800629a:	2301      	movs	r3, #1
 800629c:	1064      	asrs	r4, r4, #1
 800629e:	f106 0608 	add.w	r6, r6, #8
 80062a2:	d1f4      	bne.n	800628e <_strtod_l+0x5b6>
 80062a4:	b10b      	cbz	r3, 80062aa <_strtod_l+0x5d2>
 80062a6:	4682      	mov	sl, r0
 80062a8:	468b      	mov	fp, r1
 80062aa:	9b08      	ldr	r3, [sp, #32]
 80062ac:	b1b3      	cbz	r3, 80062dc <_strtod_l+0x604>
 80062ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80062b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	4659      	mov	r1, fp
 80062ba:	dd0f      	ble.n	80062dc <_strtod_l+0x604>
 80062bc:	2b1f      	cmp	r3, #31
 80062be:	dd56      	ble.n	800636e <_strtod_l+0x696>
 80062c0:	2b34      	cmp	r3, #52	@ 0x34
 80062c2:	bfde      	ittt	le
 80062c4:	f04f 33ff 	movle.w	r3, #4294967295
 80062c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80062cc:	4093      	lslle	r3, r2
 80062ce:	f04f 0a00 	mov.w	sl, #0
 80062d2:	bfcc      	ite	gt
 80062d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80062d8:	ea03 0b01 	andle.w	fp, r3, r1
 80062dc:	2200      	movs	r2, #0
 80062de:	2300      	movs	r3, #0
 80062e0:	4650      	mov	r0, sl
 80062e2:	4659      	mov	r1, fp
 80062e4:	f7fa fc00 	bl	8000ae8 <__aeabi_dcmpeq>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	d1a7      	bne.n	800623c <_strtod_l+0x564>
 80062ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80062f2:	9805      	ldr	r0, [sp, #20]
 80062f4:	462b      	mov	r3, r5
 80062f6:	464a      	mov	r2, r9
 80062f8:	f003 f8f6 	bl	80094e8 <__s2b>
 80062fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80062fe:	2800      	cmp	r0, #0
 8006300:	f43f af09 	beq.w	8006116 <_strtod_l+0x43e>
 8006304:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006306:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006308:	2a00      	cmp	r2, #0
 800630a:	eba3 0308 	sub.w	r3, r3, r8
 800630e:	bfa8      	it	ge
 8006310:	2300      	movge	r3, #0
 8006312:	9312      	str	r3, [sp, #72]	@ 0x48
 8006314:	2400      	movs	r4, #0
 8006316:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800631a:	9316      	str	r3, [sp, #88]	@ 0x58
 800631c:	46a0      	mov	r8, r4
 800631e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006320:	9805      	ldr	r0, [sp, #20]
 8006322:	6859      	ldr	r1, [r3, #4]
 8006324:	f003 f838 	bl	8009398 <_Balloc>
 8006328:	4681      	mov	r9, r0
 800632a:	2800      	cmp	r0, #0
 800632c:	f43f aef7 	beq.w	800611e <_strtod_l+0x446>
 8006330:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006332:	691a      	ldr	r2, [r3, #16]
 8006334:	3202      	adds	r2, #2
 8006336:	f103 010c 	add.w	r1, r3, #12
 800633a:	0092      	lsls	r2, r2, #2
 800633c:	300c      	adds	r0, #12
 800633e:	f001 fd4a 	bl	8007dd6 <memcpy>
 8006342:	ec4b ab10 	vmov	d0, sl, fp
 8006346:	9805      	ldr	r0, [sp, #20]
 8006348:	aa1c      	add	r2, sp, #112	@ 0x70
 800634a:	a91b      	add	r1, sp, #108	@ 0x6c
 800634c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006350:	f003 fbfe 	bl	8009b50 <__d2b>
 8006354:	901a      	str	r0, [sp, #104]	@ 0x68
 8006356:	2800      	cmp	r0, #0
 8006358:	f43f aee1 	beq.w	800611e <_strtod_l+0x446>
 800635c:	9805      	ldr	r0, [sp, #20]
 800635e:	2101      	movs	r1, #1
 8006360:	f003 f958 	bl	8009614 <__i2b>
 8006364:	4680      	mov	r8, r0
 8006366:	b948      	cbnz	r0, 800637c <_strtod_l+0x6a4>
 8006368:	f04f 0800 	mov.w	r8, #0
 800636c:	e6d7      	b.n	800611e <_strtod_l+0x446>
 800636e:	f04f 32ff 	mov.w	r2, #4294967295
 8006372:	fa02 f303 	lsl.w	r3, r2, r3
 8006376:	ea03 0a0a 	and.w	sl, r3, sl
 800637a:	e7af      	b.n	80062dc <_strtod_l+0x604>
 800637c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800637e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006380:	2d00      	cmp	r5, #0
 8006382:	bfab      	itete	ge
 8006384:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006386:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006388:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800638a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800638c:	bfac      	ite	ge
 800638e:	18ef      	addge	r7, r5, r3
 8006390:	1b5e      	sublt	r6, r3, r5
 8006392:	9b08      	ldr	r3, [sp, #32]
 8006394:	1aed      	subs	r5, r5, r3
 8006396:	4415      	add	r5, r2
 8006398:	4b65      	ldr	r3, [pc, #404]	@ (8006530 <_strtod_l+0x858>)
 800639a:	3d01      	subs	r5, #1
 800639c:	429d      	cmp	r5, r3
 800639e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80063a2:	da50      	bge.n	8006446 <_strtod_l+0x76e>
 80063a4:	1b5b      	subs	r3, r3, r5
 80063a6:	2b1f      	cmp	r3, #31
 80063a8:	eba2 0203 	sub.w	r2, r2, r3
 80063ac:	f04f 0101 	mov.w	r1, #1
 80063b0:	dc3d      	bgt.n	800642e <_strtod_l+0x756>
 80063b2:	fa01 f303 	lsl.w	r3, r1, r3
 80063b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063b8:	2300      	movs	r3, #0
 80063ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80063bc:	18bd      	adds	r5, r7, r2
 80063be:	9b08      	ldr	r3, [sp, #32]
 80063c0:	42af      	cmp	r7, r5
 80063c2:	4416      	add	r6, r2
 80063c4:	441e      	add	r6, r3
 80063c6:	463b      	mov	r3, r7
 80063c8:	bfa8      	it	ge
 80063ca:	462b      	movge	r3, r5
 80063cc:	42b3      	cmp	r3, r6
 80063ce:	bfa8      	it	ge
 80063d0:	4633      	movge	r3, r6
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	bfc2      	ittt	gt
 80063d6:	1aed      	subgt	r5, r5, r3
 80063d8:	1af6      	subgt	r6, r6, r3
 80063da:	1aff      	subgt	r7, r7, r3
 80063dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80063de:	2b00      	cmp	r3, #0
 80063e0:	dd16      	ble.n	8006410 <_strtod_l+0x738>
 80063e2:	4641      	mov	r1, r8
 80063e4:	9805      	ldr	r0, [sp, #20]
 80063e6:	461a      	mov	r2, r3
 80063e8:	f003 f9cc 	bl	8009784 <__pow5mult>
 80063ec:	4680      	mov	r8, r0
 80063ee:	2800      	cmp	r0, #0
 80063f0:	d0ba      	beq.n	8006368 <_strtod_l+0x690>
 80063f2:	4601      	mov	r1, r0
 80063f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80063f6:	9805      	ldr	r0, [sp, #20]
 80063f8:	f003 f922 	bl	8009640 <__multiply>
 80063fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80063fe:	2800      	cmp	r0, #0
 8006400:	f43f ae8d 	beq.w	800611e <_strtod_l+0x446>
 8006404:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006406:	9805      	ldr	r0, [sp, #20]
 8006408:	f003 f806 	bl	8009418 <_Bfree>
 800640c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800640e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006410:	2d00      	cmp	r5, #0
 8006412:	dc1d      	bgt.n	8006450 <_strtod_l+0x778>
 8006414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006416:	2b00      	cmp	r3, #0
 8006418:	dd23      	ble.n	8006462 <_strtod_l+0x78a>
 800641a:	4649      	mov	r1, r9
 800641c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800641e:	9805      	ldr	r0, [sp, #20]
 8006420:	f003 f9b0 	bl	8009784 <__pow5mult>
 8006424:	4681      	mov	r9, r0
 8006426:	b9e0      	cbnz	r0, 8006462 <_strtod_l+0x78a>
 8006428:	f04f 0900 	mov.w	r9, #0
 800642c:	e677      	b.n	800611e <_strtod_l+0x446>
 800642e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006432:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006436:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800643a:	35e2      	adds	r5, #226	@ 0xe2
 800643c:	fa01 f305 	lsl.w	r3, r1, r5
 8006440:	9310      	str	r3, [sp, #64]	@ 0x40
 8006442:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006444:	e7ba      	b.n	80063bc <_strtod_l+0x6e4>
 8006446:	2300      	movs	r3, #0
 8006448:	9310      	str	r3, [sp, #64]	@ 0x40
 800644a:	2301      	movs	r3, #1
 800644c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800644e:	e7b5      	b.n	80063bc <_strtod_l+0x6e4>
 8006450:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006452:	9805      	ldr	r0, [sp, #20]
 8006454:	462a      	mov	r2, r5
 8006456:	f003 f9ef 	bl	8009838 <__lshift>
 800645a:	901a      	str	r0, [sp, #104]	@ 0x68
 800645c:	2800      	cmp	r0, #0
 800645e:	d1d9      	bne.n	8006414 <_strtod_l+0x73c>
 8006460:	e65d      	b.n	800611e <_strtod_l+0x446>
 8006462:	2e00      	cmp	r6, #0
 8006464:	dd07      	ble.n	8006476 <_strtod_l+0x79e>
 8006466:	4649      	mov	r1, r9
 8006468:	9805      	ldr	r0, [sp, #20]
 800646a:	4632      	mov	r2, r6
 800646c:	f003 f9e4 	bl	8009838 <__lshift>
 8006470:	4681      	mov	r9, r0
 8006472:	2800      	cmp	r0, #0
 8006474:	d0d8      	beq.n	8006428 <_strtod_l+0x750>
 8006476:	2f00      	cmp	r7, #0
 8006478:	dd08      	ble.n	800648c <_strtod_l+0x7b4>
 800647a:	4641      	mov	r1, r8
 800647c:	9805      	ldr	r0, [sp, #20]
 800647e:	463a      	mov	r2, r7
 8006480:	f003 f9da 	bl	8009838 <__lshift>
 8006484:	4680      	mov	r8, r0
 8006486:	2800      	cmp	r0, #0
 8006488:	f43f ae49 	beq.w	800611e <_strtod_l+0x446>
 800648c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800648e:	9805      	ldr	r0, [sp, #20]
 8006490:	464a      	mov	r2, r9
 8006492:	f003 fa59 	bl	8009948 <__mdiff>
 8006496:	4604      	mov	r4, r0
 8006498:	2800      	cmp	r0, #0
 800649a:	f43f ae40 	beq.w	800611e <_strtod_l+0x446>
 800649e:	68c3      	ldr	r3, [r0, #12]
 80064a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80064a2:	2300      	movs	r3, #0
 80064a4:	60c3      	str	r3, [r0, #12]
 80064a6:	4641      	mov	r1, r8
 80064a8:	f003 fa32 	bl	8009910 <__mcmp>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	da45      	bge.n	800653c <_strtod_l+0x864>
 80064b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064b2:	ea53 030a 	orrs.w	r3, r3, sl
 80064b6:	d16b      	bne.n	8006590 <_strtod_l+0x8b8>
 80064b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d167      	bne.n	8006590 <_strtod_l+0x8b8>
 80064c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064c4:	0d1b      	lsrs	r3, r3, #20
 80064c6:	051b      	lsls	r3, r3, #20
 80064c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80064cc:	d960      	bls.n	8006590 <_strtod_l+0x8b8>
 80064ce:	6963      	ldr	r3, [r4, #20]
 80064d0:	b913      	cbnz	r3, 80064d8 <_strtod_l+0x800>
 80064d2:	6923      	ldr	r3, [r4, #16]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	dd5b      	ble.n	8006590 <_strtod_l+0x8b8>
 80064d8:	4621      	mov	r1, r4
 80064da:	2201      	movs	r2, #1
 80064dc:	9805      	ldr	r0, [sp, #20]
 80064de:	f003 f9ab 	bl	8009838 <__lshift>
 80064e2:	4641      	mov	r1, r8
 80064e4:	4604      	mov	r4, r0
 80064e6:	f003 fa13 	bl	8009910 <__mcmp>
 80064ea:	2800      	cmp	r0, #0
 80064ec:	dd50      	ble.n	8006590 <_strtod_l+0x8b8>
 80064ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064f2:	9a08      	ldr	r2, [sp, #32]
 80064f4:	0d1b      	lsrs	r3, r3, #20
 80064f6:	051b      	lsls	r3, r3, #20
 80064f8:	2a00      	cmp	r2, #0
 80064fa:	d06a      	beq.n	80065d2 <_strtod_l+0x8fa>
 80064fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006500:	d867      	bhi.n	80065d2 <_strtod_l+0x8fa>
 8006502:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006506:	f67f ae9d 	bls.w	8006244 <_strtod_l+0x56c>
 800650a:	4b0a      	ldr	r3, [pc, #40]	@ (8006534 <_strtod_l+0x85c>)
 800650c:	4650      	mov	r0, sl
 800650e:	4659      	mov	r1, fp
 8006510:	2200      	movs	r2, #0
 8006512:	f7fa f881 	bl	8000618 <__aeabi_dmul>
 8006516:	4b08      	ldr	r3, [pc, #32]	@ (8006538 <_strtod_l+0x860>)
 8006518:	400b      	ands	r3, r1
 800651a:	4682      	mov	sl, r0
 800651c:	468b      	mov	fp, r1
 800651e:	2b00      	cmp	r3, #0
 8006520:	f47f ae08 	bne.w	8006134 <_strtod_l+0x45c>
 8006524:	9a05      	ldr	r2, [sp, #20]
 8006526:	2322      	movs	r3, #34	@ 0x22
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	e603      	b.n	8006134 <_strtod_l+0x45c>
 800652c:	0800aaf0 	.word	0x0800aaf0
 8006530:	fffffc02 	.word	0xfffffc02
 8006534:	39500000 	.word	0x39500000
 8006538:	7ff00000 	.word	0x7ff00000
 800653c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006540:	d165      	bne.n	800660e <_strtod_l+0x936>
 8006542:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006544:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006548:	b35a      	cbz	r2, 80065a2 <_strtod_l+0x8ca>
 800654a:	4a9f      	ldr	r2, [pc, #636]	@ (80067c8 <_strtod_l+0xaf0>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d12b      	bne.n	80065a8 <_strtod_l+0x8d0>
 8006550:	9b08      	ldr	r3, [sp, #32]
 8006552:	4651      	mov	r1, sl
 8006554:	b303      	cbz	r3, 8006598 <_strtod_l+0x8c0>
 8006556:	4b9d      	ldr	r3, [pc, #628]	@ (80067cc <_strtod_l+0xaf4>)
 8006558:	465a      	mov	r2, fp
 800655a:	4013      	ands	r3, r2
 800655c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006560:	f04f 32ff 	mov.w	r2, #4294967295
 8006564:	d81b      	bhi.n	800659e <_strtod_l+0x8c6>
 8006566:	0d1b      	lsrs	r3, r3, #20
 8006568:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800656c:	fa02 f303 	lsl.w	r3, r2, r3
 8006570:	4299      	cmp	r1, r3
 8006572:	d119      	bne.n	80065a8 <_strtod_l+0x8d0>
 8006574:	4b96      	ldr	r3, [pc, #600]	@ (80067d0 <_strtod_l+0xaf8>)
 8006576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006578:	429a      	cmp	r2, r3
 800657a:	d102      	bne.n	8006582 <_strtod_l+0x8aa>
 800657c:	3101      	adds	r1, #1
 800657e:	f43f adce 	beq.w	800611e <_strtod_l+0x446>
 8006582:	4b92      	ldr	r3, [pc, #584]	@ (80067cc <_strtod_l+0xaf4>)
 8006584:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006586:	401a      	ands	r2, r3
 8006588:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800658c:	f04f 0a00 	mov.w	sl, #0
 8006590:	9b08      	ldr	r3, [sp, #32]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1b9      	bne.n	800650a <_strtod_l+0x832>
 8006596:	e5cd      	b.n	8006134 <_strtod_l+0x45c>
 8006598:	f04f 33ff 	mov.w	r3, #4294967295
 800659c:	e7e8      	b.n	8006570 <_strtod_l+0x898>
 800659e:	4613      	mov	r3, r2
 80065a0:	e7e6      	b.n	8006570 <_strtod_l+0x898>
 80065a2:	ea53 030a 	orrs.w	r3, r3, sl
 80065a6:	d0a2      	beq.n	80064ee <_strtod_l+0x816>
 80065a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80065aa:	b1db      	cbz	r3, 80065e4 <_strtod_l+0x90c>
 80065ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ae:	4213      	tst	r3, r2
 80065b0:	d0ee      	beq.n	8006590 <_strtod_l+0x8b8>
 80065b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065b4:	9a08      	ldr	r2, [sp, #32]
 80065b6:	4650      	mov	r0, sl
 80065b8:	4659      	mov	r1, fp
 80065ba:	b1bb      	cbz	r3, 80065ec <_strtod_l+0x914>
 80065bc:	f7ff fb6d 	bl	8005c9a <sulp>
 80065c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065c4:	ec53 2b10 	vmov	r2, r3, d0
 80065c8:	f7f9 fe70 	bl	80002ac <__adddf3>
 80065cc:	4682      	mov	sl, r0
 80065ce:	468b      	mov	fp, r1
 80065d0:	e7de      	b.n	8006590 <_strtod_l+0x8b8>
 80065d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80065d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80065da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80065de:	f04f 3aff 	mov.w	sl, #4294967295
 80065e2:	e7d5      	b.n	8006590 <_strtod_l+0x8b8>
 80065e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80065e6:	ea13 0f0a 	tst.w	r3, sl
 80065ea:	e7e1      	b.n	80065b0 <_strtod_l+0x8d8>
 80065ec:	f7ff fb55 	bl	8005c9a <sulp>
 80065f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065f4:	ec53 2b10 	vmov	r2, r3, d0
 80065f8:	f7f9 fe56 	bl	80002a8 <__aeabi_dsub>
 80065fc:	2200      	movs	r2, #0
 80065fe:	2300      	movs	r3, #0
 8006600:	4682      	mov	sl, r0
 8006602:	468b      	mov	fp, r1
 8006604:	f7fa fa70 	bl	8000ae8 <__aeabi_dcmpeq>
 8006608:	2800      	cmp	r0, #0
 800660a:	d0c1      	beq.n	8006590 <_strtod_l+0x8b8>
 800660c:	e61a      	b.n	8006244 <_strtod_l+0x56c>
 800660e:	4641      	mov	r1, r8
 8006610:	4620      	mov	r0, r4
 8006612:	f003 faf5 	bl	8009c00 <__ratio>
 8006616:	ec57 6b10 	vmov	r6, r7, d0
 800661a:	2200      	movs	r2, #0
 800661c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006620:	4630      	mov	r0, r6
 8006622:	4639      	mov	r1, r7
 8006624:	f7fa fa74 	bl	8000b10 <__aeabi_dcmple>
 8006628:	2800      	cmp	r0, #0
 800662a:	d06f      	beq.n	800670c <_strtod_l+0xa34>
 800662c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800662e:	2b00      	cmp	r3, #0
 8006630:	d17a      	bne.n	8006728 <_strtod_l+0xa50>
 8006632:	f1ba 0f00 	cmp.w	sl, #0
 8006636:	d158      	bne.n	80066ea <_strtod_l+0xa12>
 8006638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800663a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800663e:	2b00      	cmp	r3, #0
 8006640:	d15a      	bne.n	80066f8 <_strtod_l+0xa20>
 8006642:	4b64      	ldr	r3, [pc, #400]	@ (80067d4 <_strtod_l+0xafc>)
 8006644:	2200      	movs	r2, #0
 8006646:	4630      	mov	r0, r6
 8006648:	4639      	mov	r1, r7
 800664a:	f7fa fa57 	bl	8000afc <__aeabi_dcmplt>
 800664e:	2800      	cmp	r0, #0
 8006650:	d159      	bne.n	8006706 <_strtod_l+0xa2e>
 8006652:	4630      	mov	r0, r6
 8006654:	4639      	mov	r1, r7
 8006656:	4b60      	ldr	r3, [pc, #384]	@ (80067d8 <_strtod_l+0xb00>)
 8006658:	2200      	movs	r2, #0
 800665a:	f7f9 ffdd 	bl	8000618 <__aeabi_dmul>
 800665e:	4606      	mov	r6, r0
 8006660:	460f      	mov	r7, r1
 8006662:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006666:	9606      	str	r6, [sp, #24]
 8006668:	9307      	str	r3, [sp, #28]
 800666a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800666e:	4d57      	ldr	r5, [pc, #348]	@ (80067cc <_strtod_l+0xaf4>)
 8006670:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006676:	401d      	ands	r5, r3
 8006678:	4b58      	ldr	r3, [pc, #352]	@ (80067dc <_strtod_l+0xb04>)
 800667a:	429d      	cmp	r5, r3
 800667c:	f040 80b2 	bne.w	80067e4 <_strtod_l+0xb0c>
 8006680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006682:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006686:	ec4b ab10 	vmov	d0, sl, fp
 800668a:	f003 f9f1 	bl	8009a70 <__ulp>
 800668e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006692:	ec51 0b10 	vmov	r0, r1, d0
 8006696:	f7f9 ffbf 	bl	8000618 <__aeabi_dmul>
 800669a:	4652      	mov	r2, sl
 800669c:	465b      	mov	r3, fp
 800669e:	f7f9 fe05 	bl	80002ac <__adddf3>
 80066a2:	460b      	mov	r3, r1
 80066a4:	4949      	ldr	r1, [pc, #292]	@ (80067cc <_strtod_l+0xaf4>)
 80066a6:	4a4e      	ldr	r2, [pc, #312]	@ (80067e0 <_strtod_l+0xb08>)
 80066a8:	4019      	ands	r1, r3
 80066aa:	4291      	cmp	r1, r2
 80066ac:	4682      	mov	sl, r0
 80066ae:	d942      	bls.n	8006736 <_strtod_l+0xa5e>
 80066b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80066b2:	4b47      	ldr	r3, [pc, #284]	@ (80067d0 <_strtod_l+0xaf8>)
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d103      	bne.n	80066c0 <_strtod_l+0x9e8>
 80066b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066ba:	3301      	adds	r3, #1
 80066bc:	f43f ad2f 	beq.w	800611e <_strtod_l+0x446>
 80066c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80067d0 <_strtod_l+0xaf8>
 80066c4:	f04f 3aff 	mov.w	sl, #4294967295
 80066c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80066ca:	9805      	ldr	r0, [sp, #20]
 80066cc:	f002 fea4 	bl	8009418 <_Bfree>
 80066d0:	9805      	ldr	r0, [sp, #20]
 80066d2:	4649      	mov	r1, r9
 80066d4:	f002 fea0 	bl	8009418 <_Bfree>
 80066d8:	9805      	ldr	r0, [sp, #20]
 80066da:	4641      	mov	r1, r8
 80066dc:	f002 fe9c 	bl	8009418 <_Bfree>
 80066e0:	9805      	ldr	r0, [sp, #20]
 80066e2:	4621      	mov	r1, r4
 80066e4:	f002 fe98 	bl	8009418 <_Bfree>
 80066e8:	e619      	b.n	800631e <_strtod_l+0x646>
 80066ea:	f1ba 0f01 	cmp.w	sl, #1
 80066ee:	d103      	bne.n	80066f8 <_strtod_l+0xa20>
 80066f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f43f ada6 	beq.w	8006244 <_strtod_l+0x56c>
 80066f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80067a8 <_strtod_l+0xad0>
 80066fc:	4f35      	ldr	r7, [pc, #212]	@ (80067d4 <_strtod_l+0xafc>)
 80066fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006702:	2600      	movs	r6, #0
 8006704:	e7b1      	b.n	800666a <_strtod_l+0x992>
 8006706:	4f34      	ldr	r7, [pc, #208]	@ (80067d8 <_strtod_l+0xb00>)
 8006708:	2600      	movs	r6, #0
 800670a:	e7aa      	b.n	8006662 <_strtod_l+0x98a>
 800670c:	4b32      	ldr	r3, [pc, #200]	@ (80067d8 <_strtod_l+0xb00>)
 800670e:	4630      	mov	r0, r6
 8006710:	4639      	mov	r1, r7
 8006712:	2200      	movs	r2, #0
 8006714:	f7f9 ff80 	bl	8000618 <__aeabi_dmul>
 8006718:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800671a:	4606      	mov	r6, r0
 800671c:	460f      	mov	r7, r1
 800671e:	2b00      	cmp	r3, #0
 8006720:	d09f      	beq.n	8006662 <_strtod_l+0x98a>
 8006722:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006726:	e7a0      	b.n	800666a <_strtod_l+0x992>
 8006728:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80067b0 <_strtod_l+0xad8>
 800672c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006730:	ec57 6b17 	vmov	r6, r7, d7
 8006734:	e799      	b.n	800666a <_strtod_l+0x992>
 8006736:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800673a:	9b08      	ldr	r3, [sp, #32]
 800673c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1c1      	bne.n	80066c8 <_strtod_l+0x9f0>
 8006744:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006748:	0d1b      	lsrs	r3, r3, #20
 800674a:	051b      	lsls	r3, r3, #20
 800674c:	429d      	cmp	r5, r3
 800674e:	d1bb      	bne.n	80066c8 <_strtod_l+0x9f0>
 8006750:	4630      	mov	r0, r6
 8006752:	4639      	mov	r1, r7
 8006754:	f7fa fac0 	bl	8000cd8 <__aeabi_d2lz>
 8006758:	f7f9 ff30 	bl	80005bc <__aeabi_l2d>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4630      	mov	r0, r6
 8006762:	4639      	mov	r1, r7
 8006764:	f7f9 fda0 	bl	80002a8 <__aeabi_dsub>
 8006768:	460b      	mov	r3, r1
 800676a:	4602      	mov	r2, r0
 800676c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006770:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006776:	ea46 060a 	orr.w	r6, r6, sl
 800677a:	431e      	orrs	r6, r3
 800677c:	d06f      	beq.n	800685e <_strtod_l+0xb86>
 800677e:	a30e      	add	r3, pc, #56	@ (adr r3, 80067b8 <_strtod_l+0xae0>)
 8006780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006784:	f7fa f9ba 	bl	8000afc <__aeabi_dcmplt>
 8006788:	2800      	cmp	r0, #0
 800678a:	f47f acd3 	bne.w	8006134 <_strtod_l+0x45c>
 800678e:	a30c      	add	r3, pc, #48	@ (adr r3, 80067c0 <_strtod_l+0xae8>)
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006798:	f7fa f9ce 	bl	8000b38 <__aeabi_dcmpgt>
 800679c:	2800      	cmp	r0, #0
 800679e:	d093      	beq.n	80066c8 <_strtod_l+0x9f0>
 80067a0:	e4c8      	b.n	8006134 <_strtod_l+0x45c>
 80067a2:	bf00      	nop
 80067a4:	f3af 8000 	nop.w
 80067a8:	00000000 	.word	0x00000000
 80067ac:	bff00000 	.word	0xbff00000
 80067b0:	00000000 	.word	0x00000000
 80067b4:	3ff00000 	.word	0x3ff00000
 80067b8:	94a03595 	.word	0x94a03595
 80067bc:	3fdfffff 	.word	0x3fdfffff
 80067c0:	35afe535 	.word	0x35afe535
 80067c4:	3fe00000 	.word	0x3fe00000
 80067c8:	000fffff 	.word	0x000fffff
 80067cc:	7ff00000 	.word	0x7ff00000
 80067d0:	7fefffff 	.word	0x7fefffff
 80067d4:	3ff00000 	.word	0x3ff00000
 80067d8:	3fe00000 	.word	0x3fe00000
 80067dc:	7fe00000 	.word	0x7fe00000
 80067e0:	7c9fffff 	.word	0x7c9fffff
 80067e4:	9b08      	ldr	r3, [sp, #32]
 80067e6:	b323      	cbz	r3, 8006832 <_strtod_l+0xb5a>
 80067e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80067ec:	d821      	bhi.n	8006832 <_strtod_l+0xb5a>
 80067ee:	a328      	add	r3, pc, #160	@ (adr r3, 8006890 <_strtod_l+0xbb8>)
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	4630      	mov	r0, r6
 80067f6:	4639      	mov	r1, r7
 80067f8:	f7fa f98a 	bl	8000b10 <__aeabi_dcmple>
 80067fc:	b1a0      	cbz	r0, 8006828 <_strtod_l+0xb50>
 80067fe:	4639      	mov	r1, r7
 8006800:	4630      	mov	r0, r6
 8006802:	f7fa f9e1 	bl	8000bc8 <__aeabi_d2uiz>
 8006806:	2801      	cmp	r0, #1
 8006808:	bf38      	it	cc
 800680a:	2001      	movcc	r0, #1
 800680c:	f7f9 fe8a 	bl	8000524 <__aeabi_ui2d>
 8006810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006812:	4606      	mov	r6, r0
 8006814:	460f      	mov	r7, r1
 8006816:	b9fb      	cbnz	r3, 8006858 <_strtod_l+0xb80>
 8006818:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800681c:	9014      	str	r0, [sp, #80]	@ 0x50
 800681e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006820:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006824:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006828:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800682a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800682e:	1b5b      	subs	r3, r3, r5
 8006830:	9311      	str	r3, [sp, #68]	@ 0x44
 8006832:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006836:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800683a:	f003 f919 	bl	8009a70 <__ulp>
 800683e:	4650      	mov	r0, sl
 8006840:	ec53 2b10 	vmov	r2, r3, d0
 8006844:	4659      	mov	r1, fp
 8006846:	f7f9 fee7 	bl	8000618 <__aeabi_dmul>
 800684a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800684e:	f7f9 fd2d 	bl	80002ac <__adddf3>
 8006852:	4682      	mov	sl, r0
 8006854:	468b      	mov	fp, r1
 8006856:	e770      	b.n	800673a <_strtod_l+0xa62>
 8006858:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800685c:	e7e0      	b.n	8006820 <_strtod_l+0xb48>
 800685e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006898 <_strtod_l+0xbc0>)
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	f7fa f94a 	bl	8000afc <__aeabi_dcmplt>
 8006868:	e798      	b.n	800679c <_strtod_l+0xac4>
 800686a:	2300      	movs	r3, #0
 800686c:	930e      	str	r3, [sp, #56]	@ 0x38
 800686e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006870:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	f7ff ba6d 	b.w	8005d52 <_strtod_l+0x7a>
 8006878:	2a65      	cmp	r2, #101	@ 0x65
 800687a:	f43f ab68 	beq.w	8005f4e <_strtod_l+0x276>
 800687e:	2a45      	cmp	r2, #69	@ 0x45
 8006880:	f43f ab65 	beq.w	8005f4e <_strtod_l+0x276>
 8006884:	2301      	movs	r3, #1
 8006886:	f7ff bba0 	b.w	8005fca <_strtod_l+0x2f2>
 800688a:	bf00      	nop
 800688c:	f3af 8000 	nop.w
 8006890:	ffc00000 	.word	0xffc00000
 8006894:	41dfffff 	.word	0x41dfffff
 8006898:	94a03595 	.word	0x94a03595
 800689c:	3fcfffff 	.word	0x3fcfffff

080068a0 <_strtod_r>:
 80068a0:	4b01      	ldr	r3, [pc, #4]	@ (80068a8 <_strtod_r+0x8>)
 80068a2:	f7ff ba19 	b.w	8005cd8 <_strtod_l>
 80068a6:	bf00      	nop
 80068a8:	20000048 	.word	0x20000048

080068ac <strtod>:
 80068ac:	460a      	mov	r2, r1
 80068ae:	4601      	mov	r1, r0
 80068b0:	4802      	ldr	r0, [pc, #8]	@ (80068bc <strtod+0x10>)
 80068b2:	4b03      	ldr	r3, [pc, #12]	@ (80068c0 <strtod+0x14>)
 80068b4:	6800      	ldr	r0, [r0, #0]
 80068b6:	f7ff ba0f 	b.w	8005cd8 <_strtod_l>
 80068ba:	bf00      	nop
 80068bc:	200001b4 	.word	0x200001b4
 80068c0:	20000048 	.word	0x20000048

080068c4 <_strtol_l.isra.0>:
 80068c4:	2b24      	cmp	r3, #36	@ 0x24
 80068c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ca:	4686      	mov	lr, r0
 80068cc:	4690      	mov	r8, r2
 80068ce:	d801      	bhi.n	80068d4 <_strtol_l.isra.0+0x10>
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d106      	bne.n	80068e2 <_strtol_l.isra.0+0x1e>
 80068d4:	f001 fa52 	bl	8007d7c <__errno>
 80068d8:	2316      	movs	r3, #22
 80068da:	6003      	str	r3, [r0, #0]
 80068dc:	2000      	movs	r0, #0
 80068de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e2:	4834      	ldr	r0, [pc, #208]	@ (80069b4 <_strtol_l.isra.0+0xf0>)
 80068e4:	460d      	mov	r5, r1
 80068e6:	462a      	mov	r2, r5
 80068e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068ec:	5d06      	ldrb	r6, [r0, r4]
 80068ee:	f016 0608 	ands.w	r6, r6, #8
 80068f2:	d1f8      	bne.n	80068e6 <_strtol_l.isra.0+0x22>
 80068f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80068f6:	d110      	bne.n	800691a <_strtol_l.isra.0+0x56>
 80068f8:	782c      	ldrb	r4, [r5, #0]
 80068fa:	2601      	movs	r6, #1
 80068fc:	1c95      	adds	r5, r2, #2
 80068fe:	f033 0210 	bics.w	r2, r3, #16
 8006902:	d115      	bne.n	8006930 <_strtol_l.isra.0+0x6c>
 8006904:	2c30      	cmp	r4, #48	@ 0x30
 8006906:	d10d      	bne.n	8006924 <_strtol_l.isra.0+0x60>
 8006908:	782a      	ldrb	r2, [r5, #0]
 800690a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800690e:	2a58      	cmp	r2, #88	@ 0x58
 8006910:	d108      	bne.n	8006924 <_strtol_l.isra.0+0x60>
 8006912:	786c      	ldrb	r4, [r5, #1]
 8006914:	3502      	adds	r5, #2
 8006916:	2310      	movs	r3, #16
 8006918:	e00a      	b.n	8006930 <_strtol_l.isra.0+0x6c>
 800691a:	2c2b      	cmp	r4, #43	@ 0x2b
 800691c:	bf04      	itt	eq
 800691e:	782c      	ldrbeq	r4, [r5, #0]
 8006920:	1c95      	addeq	r5, r2, #2
 8006922:	e7ec      	b.n	80068fe <_strtol_l.isra.0+0x3a>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1f6      	bne.n	8006916 <_strtol_l.isra.0+0x52>
 8006928:	2c30      	cmp	r4, #48	@ 0x30
 800692a:	bf14      	ite	ne
 800692c:	230a      	movne	r3, #10
 800692e:	2308      	moveq	r3, #8
 8006930:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006934:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006938:	2200      	movs	r2, #0
 800693a:	fbbc f9f3 	udiv	r9, ip, r3
 800693e:	4610      	mov	r0, r2
 8006940:	fb03 ca19 	mls	sl, r3, r9, ip
 8006944:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006948:	2f09      	cmp	r7, #9
 800694a:	d80f      	bhi.n	800696c <_strtol_l.isra.0+0xa8>
 800694c:	463c      	mov	r4, r7
 800694e:	42a3      	cmp	r3, r4
 8006950:	dd1b      	ble.n	800698a <_strtol_l.isra.0+0xc6>
 8006952:	1c57      	adds	r7, r2, #1
 8006954:	d007      	beq.n	8006966 <_strtol_l.isra.0+0xa2>
 8006956:	4581      	cmp	r9, r0
 8006958:	d314      	bcc.n	8006984 <_strtol_l.isra.0+0xc0>
 800695a:	d101      	bne.n	8006960 <_strtol_l.isra.0+0x9c>
 800695c:	45a2      	cmp	sl, r4
 800695e:	db11      	blt.n	8006984 <_strtol_l.isra.0+0xc0>
 8006960:	fb00 4003 	mla	r0, r0, r3, r4
 8006964:	2201      	movs	r2, #1
 8006966:	f815 4b01 	ldrb.w	r4, [r5], #1
 800696a:	e7eb      	b.n	8006944 <_strtol_l.isra.0+0x80>
 800696c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006970:	2f19      	cmp	r7, #25
 8006972:	d801      	bhi.n	8006978 <_strtol_l.isra.0+0xb4>
 8006974:	3c37      	subs	r4, #55	@ 0x37
 8006976:	e7ea      	b.n	800694e <_strtol_l.isra.0+0x8a>
 8006978:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800697c:	2f19      	cmp	r7, #25
 800697e:	d804      	bhi.n	800698a <_strtol_l.isra.0+0xc6>
 8006980:	3c57      	subs	r4, #87	@ 0x57
 8006982:	e7e4      	b.n	800694e <_strtol_l.isra.0+0x8a>
 8006984:	f04f 32ff 	mov.w	r2, #4294967295
 8006988:	e7ed      	b.n	8006966 <_strtol_l.isra.0+0xa2>
 800698a:	1c53      	adds	r3, r2, #1
 800698c:	d108      	bne.n	80069a0 <_strtol_l.isra.0+0xdc>
 800698e:	2322      	movs	r3, #34	@ 0x22
 8006990:	f8ce 3000 	str.w	r3, [lr]
 8006994:	4660      	mov	r0, ip
 8006996:	f1b8 0f00 	cmp.w	r8, #0
 800699a:	d0a0      	beq.n	80068de <_strtol_l.isra.0+0x1a>
 800699c:	1e69      	subs	r1, r5, #1
 800699e:	e006      	b.n	80069ae <_strtol_l.isra.0+0xea>
 80069a0:	b106      	cbz	r6, 80069a4 <_strtol_l.isra.0+0xe0>
 80069a2:	4240      	negs	r0, r0
 80069a4:	f1b8 0f00 	cmp.w	r8, #0
 80069a8:	d099      	beq.n	80068de <_strtol_l.isra.0+0x1a>
 80069aa:	2a00      	cmp	r2, #0
 80069ac:	d1f6      	bne.n	800699c <_strtol_l.isra.0+0xd8>
 80069ae:	f8c8 1000 	str.w	r1, [r8]
 80069b2:	e794      	b.n	80068de <_strtol_l.isra.0+0x1a>
 80069b4:	0800ab19 	.word	0x0800ab19

080069b8 <_strtol_r>:
 80069b8:	f7ff bf84 	b.w	80068c4 <_strtol_l.isra.0>

080069bc <strtol>:
 80069bc:	4613      	mov	r3, r2
 80069be:	460a      	mov	r2, r1
 80069c0:	4601      	mov	r1, r0
 80069c2:	4802      	ldr	r0, [pc, #8]	@ (80069cc <strtol+0x10>)
 80069c4:	6800      	ldr	r0, [r0, #0]
 80069c6:	f7ff bf7d 	b.w	80068c4 <_strtol_l.isra.0>
 80069ca:	bf00      	nop
 80069cc:	200001b4 	.word	0x200001b4

080069d0 <__cvt>:
 80069d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069d4:	ec57 6b10 	vmov	r6, r7, d0
 80069d8:	2f00      	cmp	r7, #0
 80069da:	460c      	mov	r4, r1
 80069dc:	4619      	mov	r1, r3
 80069de:	463b      	mov	r3, r7
 80069e0:	bfbb      	ittet	lt
 80069e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80069e6:	461f      	movlt	r7, r3
 80069e8:	2300      	movge	r3, #0
 80069ea:	232d      	movlt	r3, #45	@ 0x2d
 80069ec:	700b      	strb	r3, [r1, #0]
 80069ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80069f4:	4691      	mov	r9, r2
 80069f6:	f023 0820 	bic.w	r8, r3, #32
 80069fa:	bfbc      	itt	lt
 80069fc:	4632      	movlt	r2, r6
 80069fe:	4616      	movlt	r6, r2
 8006a00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a04:	d005      	beq.n	8006a12 <__cvt+0x42>
 8006a06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a0a:	d100      	bne.n	8006a0e <__cvt+0x3e>
 8006a0c:	3401      	adds	r4, #1
 8006a0e:	2102      	movs	r1, #2
 8006a10:	e000      	b.n	8006a14 <__cvt+0x44>
 8006a12:	2103      	movs	r1, #3
 8006a14:	ab03      	add	r3, sp, #12
 8006a16:	9301      	str	r3, [sp, #4]
 8006a18:	ab02      	add	r3, sp, #8
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	ec47 6b10 	vmov	d0, r6, r7
 8006a20:	4653      	mov	r3, sl
 8006a22:	4622      	mov	r2, r4
 8006a24:	f001 fa9c 	bl	8007f60 <_dtoa_r>
 8006a28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a2c:	4605      	mov	r5, r0
 8006a2e:	d119      	bne.n	8006a64 <__cvt+0x94>
 8006a30:	f019 0f01 	tst.w	r9, #1
 8006a34:	d00e      	beq.n	8006a54 <__cvt+0x84>
 8006a36:	eb00 0904 	add.w	r9, r0, r4
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4630      	mov	r0, r6
 8006a40:	4639      	mov	r1, r7
 8006a42:	f7fa f851 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a46:	b108      	cbz	r0, 8006a4c <__cvt+0x7c>
 8006a48:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a4c:	2230      	movs	r2, #48	@ 0x30
 8006a4e:	9b03      	ldr	r3, [sp, #12]
 8006a50:	454b      	cmp	r3, r9
 8006a52:	d31e      	bcc.n	8006a92 <__cvt+0xc2>
 8006a54:	9b03      	ldr	r3, [sp, #12]
 8006a56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a58:	1b5b      	subs	r3, r3, r5
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	6013      	str	r3, [r2, #0]
 8006a5e:	b004      	add	sp, #16
 8006a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a68:	eb00 0904 	add.w	r9, r0, r4
 8006a6c:	d1e5      	bne.n	8006a3a <__cvt+0x6a>
 8006a6e:	7803      	ldrb	r3, [r0, #0]
 8006a70:	2b30      	cmp	r3, #48	@ 0x30
 8006a72:	d10a      	bne.n	8006a8a <__cvt+0xba>
 8006a74:	2200      	movs	r2, #0
 8006a76:	2300      	movs	r3, #0
 8006a78:	4630      	mov	r0, r6
 8006a7a:	4639      	mov	r1, r7
 8006a7c:	f7fa f834 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a80:	b918      	cbnz	r0, 8006a8a <__cvt+0xba>
 8006a82:	f1c4 0401 	rsb	r4, r4, #1
 8006a86:	f8ca 4000 	str.w	r4, [sl]
 8006a8a:	f8da 3000 	ldr.w	r3, [sl]
 8006a8e:	4499      	add	r9, r3
 8006a90:	e7d3      	b.n	8006a3a <__cvt+0x6a>
 8006a92:	1c59      	adds	r1, r3, #1
 8006a94:	9103      	str	r1, [sp, #12]
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	e7d9      	b.n	8006a4e <__cvt+0x7e>

08006a9a <__exponent>:
 8006a9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a9c:	2900      	cmp	r1, #0
 8006a9e:	bfba      	itte	lt
 8006aa0:	4249      	neglt	r1, r1
 8006aa2:	232d      	movlt	r3, #45	@ 0x2d
 8006aa4:	232b      	movge	r3, #43	@ 0x2b
 8006aa6:	2909      	cmp	r1, #9
 8006aa8:	7002      	strb	r2, [r0, #0]
 8006aaa:	7043      	strb	r3, [r0, #1]
 8006aac:	dd29      	ble.n	8006b02 <__exponent+0x68>
 8006aae:	f10d 0307 	add.w	r3, sp, #7
 8006ab2:	461d      	mov	r5, r3
 8006ab4:	270a      	movs	r7, #10
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	fbb1 f6f7 	udiv	r6, r1, r7
 8006abc:	fb07 1416 	mls	r4, r7, r6, r1
 8006ac0:	3430      	adds	r4, #48	@ 0x30
 8006ac2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ac6:	460c      	mov	r4, r1
 8006ac8:	2c63      	cmp	r4, #99	@ 0x63
 8006aca:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ace:	4631      	mov	r1, r6
 8006ad0:	dcf1      	bgt.n	8006ab6 <__exponent+0x1c>
 8006ad2:	3130      	adds	r1, #48	@ 0x30
 8006ad4:	1e94      	subs	r4, r2, #2
 8006ad6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ada:	1c41      	adds	r1, r0, #1
 8006adc:	4623      	mov	r3, r4
 8006ade:	42ab      	cmp	r3, r5
 8006ae0:	d30a      	bcc.n	8006af8 <__exponent+0x5e>
 8006ae2:	f10d 0309 	add.w	r3, sp, #9
 8006ae6:	1a9b      	subs	r3, r3, r2
 8006ae8:	42ac      	cmp	r4, r5
 8006aea:	bf88      	it	hi
 8006aec:	2300      	movhi	r3, #0
 8006aee:	3302      	adds	r3, #2
 8006af0:	4403      	add	r3, r0
 8006af2:	1a18      	subs	r0, r3, r0
 8006af4:	b003      	add	sp, #12
 8006af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006afc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b00:	e7ed      	b.n	8006ade <__exponent+0x44>
 8006b02:	2330      	movs	r3, #48	@ 0x30
 8006b04:	3130      	adds	r1, #48	@ 0x30
 8006b06:	7083      	strb	r3, [r0, #2]
 8006b08:	70c1      	strb	r1, [r0, #3]
 8006b0a:	1d03      	adds	r3, r0, #4
 8006b0c:	e7f1      	b.n	8006af2 <__exponent+0x58>
	...

08006b10 <_printf_float>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	b08d      	sub	sp, #52	@ 0x34
 8006b16:	460c      	mov	r4, r1
 8006b18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b1c:	4616      	mov	r6, r2
 8006b1e:	461f      	mov	r7, r3
 8006b20:	4605      	mov	r5, r0
 8006b22:	f001 f8e1 	bl	8007ce8 <_localeconv_r>
 8006b26:	6803      	ldr	r3, [r0, #0]
 8006b28:	9304      	str	r3, [sp, #16]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7f9 fbb0 	bl	8000290 <strlen>
 8006b30:	2300      	movs	r3, #0
 8006b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b34:	f8d8 3000 	ldr.w	r3, [r8]
 8006b38:	9005      	str	r0, [sp, #20]
 8006b3a:	3307      	adds	r3, #7
 8006b3c:	f023 0307 	bic.w	r3, r3, #7
 8006b40:	f103 0208 	add.w	r2, r3, #8
 8006b44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b48:	f8d4 b000 	ldr.w	fp, [r4]
 8006b4c:	f8c8 2000 	str.w	r2, [r8]
 8006b50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b58:	9307      	str	r3, [sp, #28]
 8006b5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006b62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b66:	4b9c      	ldr	r3, [pc, #624]	@ (8006dd8 <_printf_float+0x2c8>)
 8006b68:	f04f 32ff 	mov.w	r2, #4294967295
 8006b6c:	f7f9 ffee 	bl	8000b4c <__aeabi_dcmpun>
 8006b70:	bb70      	cbnz	r0, 8006bd0 <_printf_float+0xc0>
 8006b72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b76:	4b98      	ldr	r3, [pc, #608]	@ (8006dd8 <_printf_float+0x2c8>)
 8006b78:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7c:	f7f9 ffc8 	bl	8000b10 <__aeabi_dcmple>
 8006b80:	bb30      	cbnz	r0, 8006bd0 <_printf_float+0xc0>
 8006b82:	2200      	movs	r2, #0
 8006b84:	2300      	movs	r3, #0
 8006b86:	4640      	mov	r0, r8
 8006b88:	4649      	mov	r1, r9
 8006b8a:	f7f9 ffb7 	bl	8000afc <__aeabi_dcmplt>
 8006b8e:	b110      	cbz	r0, 8006b96 <_printf_float+0x86>
 8006b90:	232d      	movs	r3, #45	@ 0x2d
 8006b92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b96:	4a91      	ldr	r2, [pc, #580]	@ (8006ddc <_printf_float+0x2cc>)
 8006b98:	4b91      	ldr	r3, [pc, #580]	@ (8006de0 <_printf_float+0x2d0>)
 8006b9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006b9e:	bf8c      	ite	hi
 8006ba0:	4690      	movhi	r8, r2
 8006ba2:	4698      	movls	r8, r3
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	6123      	str	r3, [r4, #16]
 8006ba8:	f02b 0304 	bic.w	r3, fp, #4
 8006bac:	6023      	str	r3, [r4, #0]
 8006bae:	f04f 0900 	mov.w	r9, #0
 8006bb2:	9700      	str	r7, [sp, #0]
 8006bb4:	4633      	mov	r3, r6
 8006bb6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006bb8:	4621      	mov	r1, r4
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f000 f9d2 	bl	8006f64 <_printf_common>
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	f040 808d 	bne.w	8006ce0 <_printf_float+0x1d0>
 8006bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bca:	b00d      	add	sp, #52	@ 0x34
 8006bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd0:	4642      	mov	r2, r8
 8006bd2:	464b      	mov	r3, r9
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	f7f9 ffb8 	bl	8000b4c <__aeabi_dcmpun>
 8006bdc:	b140      	cbz	r0, 8006bf0 <_printf_float+0xe0>
 8006bde:	464b      	mov	r3, r9
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	bfbc      	itt	lt
 8006be4:	232d      	movlt	r3, #45	@ 0x2d
 8006be6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006bea:	4a7e      	ldr	r2, [pc, #504]	@ (8006de4 <_printf_float+0x2d4>)
 8006bec:	4b7e      	ldr	r3, [pc, #504]	@ (8006de8 <_printf_float+0x2d8>)
 8006bee:	e7d4      	b.n	8006b9a <_printf_float+0x8a>
 8006bf0:	6863      	ldr	r3, [r4, #4]
 8006bf2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006bf6:	9206      	str	r2, [sp, #24]
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	d13b      	bne.n	8006c74 <_printf_float+0x164>
 8006bfc:	2306      	movs	r3, #6
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c04:	2300      	movs	r3, #0
 8006c06:	6022      	str	r2, [r4, #0]
 8006c08:	9303      	str	r3, [sp, #12]
 8006c0a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c10:	ab09      	add	r3, sp, #36	@ 0x24
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	6861      	ldr	r1, [r4, #4]
 8006c16:	ec49 8b10 	vmov	d0, r8, r9
 8006c1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c1e:	4628      	mov	r0, r5
 8006c20:	f7ff fed6 	bl	80069d0 <__cvt>
 8006c24:	9b06      	ldr	r3, [sp, #24]
 8006c26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c28:	2b47      	cmp	r3, #71	@ 0x47
 8006c2a:	4680      	mov	r8, r0
 8006c2c:	d129      	bne.n	8006c82 <_printf_float+0x172>
 8006c2e:	1cc8      	adds	r0, r1, #3
 8006c30:	db02      	blt.n	8006c38 <_printf_float+0x128>
 8006c32:	6863      	ldr	r3, [r4, #4]
 8006c34:	4299      	cmp	r1, r3
 8006c36:	dd41      	ble.n	8006cbc <_printf_float+0x1ac>
 8006c38:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c3c:	fa5f fa8a 	uxtb.w	sl, sl
 8006c40:	3901      	subs	r1, #1
 8006c42:	4652      	mov	r2, sl
 8006c44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c48:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c4a:	f7ff ff26 	bl	8006a9a <__exponent>
 8006c4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c50:	1813      	adds	r3, r2, r0
 8006c52:	2a01      	cmp	r2, #1
 8006c54:	4681      	mov	r9, r0
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	dc02      	bgt.n	8006c60 <_printf_float+0x150>
 8006c5a:	6822      	ldr	r2, [r4, #0]
 8006c5c:	07d2      	lsls	r2, r2, #31
 8006c5e:	d501      	bpl.n	8006c64 <_printf_float+0x154>
 8006c60:	3301      	adds	r3, #1
 8006c62:	6123      	str	r3, [r4, #16]
 8006c64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d0a2      	beq.n	8006bb2 <_printf_float+0xa2>
 8006c6c:	232d      	movs	r3, #45	@ 0x2d
 8006c6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c72:	e79e      	b.n	8006bb2 <_printf_float+0xa2>
 8006c74:	9a06      	ldr	r2, [sp, #24]
 8006c76:	2a47      	cmp	r2, #71	@ 0x47
 8006c78:	d1c2      	bne.n	8006c00 <_printf_float+0xf0>
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1c0      	bne.n	8006c00 <_printf_float+0xf0>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e7bd      	b.n	8006bfe <_printf_float+0xee>
 8006c82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c86:	d9db      	bls.n	8006c40 <_printf_float+0x130>
 8006c88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006c8c:	d118      	bne.n	8006cc0 <_printf_float+0x1b0>
 8006c8e:	2900      	cmp	r1, #0
 8006c90:	6863      	ldr	r3, [r4, #4]
 8006c92:	dd0b      	ble.n	8006cac <_printf_float+0x19c>
 8006c94:	6121      	str	r1, [r4, #16]
 8006c96:	b913      	cbnz	r3, 8006c9e <_printf_float+0x18e>
 8006c98:	6822      	ldr	r2, [r4, #0]
 8006c9a:	07d0      	lsls	r0, r2, #31
 8006c9c:	d502      	bpl.n	8006ca4 <_printf_float+0x194>
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	440b      	add	r3, r1
 8006ca2:	6123      	str	r3, [r4, #16]
 8006ca4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ca6:	f04f 0900 	mov.w	r9, #0
 8006caa:	e7db      	b.n	8006c64 <_printf_float+0x154>
 8006cac:	b913      	cbnz	r3, 8006cb4 <_printf_float+0x1a4>
 8006cae:	6822      	ldr	r2, [r4, #0]
 8006cb0:	07d2      	lsls	r2, r2, #31
 8006cb2:	d501      	bpl.n	8006cb8 <_printf_float+0x1a8>
 8006cb4:	3302      	adds	r3, #2
 8006cb6:	e7f4      	b.n	8006ca2 <_printf_float+0x192>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e7f2      	b.n	8006ca2 <_printf_float+0x192>
 8006cbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cc2:	4299      	cmp	r1, r3
 8006cc4:	db05      	blt.n	8006cd2 <_printf_float+0x1c2>
 8006cc6:	6823      	ldr	r3, [r4, #0]
 8006cc8:	6121      	str	r1, [r4, #16]
 8006cca:	07d8      	lsls	r0, r3, #31
 8006ccc:	d5ea      	bpl.n	8006ca4 <_printf_float+0x194>
 8006cce:	1c4b      	adds	r3, r1, #1
 8006cd0:	e7e7      	b.n	8006ca2 <_printf_float+0x192>
 8006cd2:	2900      	cmp	r1, #0
 8006cd4:	bfd4      	ite	le
 8006cd6:	f1c1 0202 	rsble	r2, r1, #2
 8006cda:	2201      	movgt	r2, #1
 8006cdc:	4413      	add	r3, r2
 8006cde:	e7e0      	b.n	8006ca2 <_printf_float+0x192>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	055a      	lsls	r2, r3, #21
 8006ce4:	d407      	bmi.n	8006cf6 <_printf_float+0x1e6>
 8006ce6:	6923      	ldr	r3, [r4, #16]
 8006ce8:	4642      	mov	r2, r8
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d12b      	bne.n	8006d4c <_printf_float+0x23c>
 8006cf4:	e767      	b.n	8006bc6 <_printf_float+0xb6>
 8006cf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cfa:	f240 80dd 	bls.w	8006eb8 <_printf_float+0x3a8>
 8006cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d02:	2200      	movs	r2, #0
 8006d04:	2300      	movs	r3, #0
 8006d06:	f7f9 feef 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	d033      	beq.n	8006d76 <_printf_float+0x266>
 8006d0e:	4a37      	ldr	r2, [pc, #220]	@ (8006dec <_printf_float+0x2dc>)
 8006d10:	2301      	movs	r3, #1
 8006d12:	4631      	mov	r1, r6
 8006d14:	4628      	mov	r0, r5
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	f43f af54 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d22:	4543      	cmp	r3, r8
 8006d24:	db02      	blt.n	8006d2c <_printf_float+0x21c>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	07d8      	lsls	r0, r3, #31
 8006d2a:	d50f      	bpl.n	8006d4c <_printf_float+0x23c>
 8006d2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f af45 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d3c:	f04f 0900 	mov.w	r9, #0
 8006d40:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d44:	f104 0a1a 	add.w	sl, r4, #26
 8006d48:	45c8      	cmp	r8, r9
 8006d4a:	dc09      	bgt.n	8006d60 <_printf_float+0x250>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	079b      	lsls	r3, r3, #30
 8006d50:	f100 8103 	bmi.w	8006f5a <_printf_float+0x44a>
 8006d54:	68e0      	ldr	r0, [r4, #12]
 8006d56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d58:	4298      	cmp	r0, r3
 8006d5a:	bfb8      	it	lt
 8006d5c:	4618      	movlt	r0, r3
 8006d5e:	e734      	b.n	8006bca <_printf_float+0xba>
 8006d60:	2301      	movs	r3, #1
 8006d62:	4652      	mov	r2, sl
 8006d64:	4631      	mov	r1, r6
 8006d66:	4628      	mov	r0, r5
 8006d68:	47b8      	blx	r7
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	f43f af2b 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d70:	f109 0901 	add.w	r9, r9, #1
 8006d74:	e7e8      	b.n	8006d48 <_printf_float+0x238>
 8006d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	dc39      	bgt.n	8006df0 <_printf_float+0x2e0>
 8006d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8006dec <_printf_float+0x2dc>)
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4631      	mov	r1, r6
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b8      	blx	r7
 8006d86:	3001      	adds	r0, #1
 8006d88:	f43f af1d 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006d90:	ea59 0303 	orrs.w	r3, r9, r3
 8006d94:	d102      	bne.n	8006d9c <_printf_float+0x28c>
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	07d9      	lsls	r1, r3, #31
 8006d9a:	d5d7      	bpl.n	8006d4c <_printf_float+0x23c>
 8006d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006da0:	4631      	mov	r1, r6
 8006da2:	4628      	mov	r0, r5
 8006da4:	47b8      	blx	r7
 8006da6:	3001      	adds	r0, #1
 8006da8:	f43f af0d 	beq.w	8006bc6 <_printf_float+0xb6>
 8006dac:	f04f 0a00 	mov.w	sl, #0
 8006db0:	f104 0b1a 	add.w	fp, r4, #26
 8006db4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db6:	425b      	negs	r3, r3
 8006db8:	4553      	cmp	r3, sl
 8006dba:	dc01      	bgt.n	8006dc0 <_printf_float+0x2b0>
 8006dbc:	464b      	mov	r3, r9
 8006dbe:	e793      	b.n	8006ce8 <_printf_float+0x1d8>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	465a      	mov	r2, fp
 8006dc4:	4631      	mov	r1, r6
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	f43f aefb 	beq.w	8006bc6 <_printf_float+0xb6>
 8006dd0:	f10a 0a01 	add.w	sl, sl, #1
 8006dd4:	e7ee      	b.n	8006db4 <_printf_float+0x2a4>
 8006dd6:	bf00      	nop
 8006dd8:	7fefffff 	.word	0x7fefffff
 8006ddc:	0800a89e 	.word	0x0800a89e
 8006de0:	0800a89a 	.word	0x0800a89a
 8006de4:	0800a8a6 	.word	0x0800a8a6
 8006de8:	0800a8a2 	.word	0x0800a8a2
 8006dec:	0800a8aa 	.word	0x0800a8aa
 8006df0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006df2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006df6:	4553      	cmp	r3, sl
 8006df8:	bfa8      	it	ge
 8006dfa:	4653      	movge	r3, sl
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	4699      	mov	r9, r3
 8006e00:	dc36      	bgt.n	8006e70 <_printf_float+0x360>
 8006e02:	f04f 0b00 	mov.w	fp, #0
 8006e06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e0a:	f104 021a 	add.w	r2, r4, #26
 8006e0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e10:	9306      	str	r3, [sp, #24]
 8006e12:	eba3 0309 	sub.w	r3, r3, r9
 8006e16:	455b      	cmp	r3, fp
 8006e18:	dc31      	bgt.n	8006e7e <_printf_float+0x36e>
 8006e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e1c:	459a      	cmp	sl, r3
 8006e1e:	dc3a      	bgt.n	8006e96 <_printf_float+0x386>
 8006e20:	6823      	ldr	r3, [r4, #0]
 8006e22:	07da      	lsls	r2, r3, #31
 8006e24:	d437      	bmi.n	8006e96 <_printf_float+0x386>
 8006e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e28:	ebaa 0903 	sub.w	r9, sl, r3
 8006e2c:	9b06      	ldr	r3, [sp, #24]
 8006e2e:	ebaa 0303 	sub.w	r3, sl, r3
 8006e32:	4599      	cmp	r9, r3
 8006e34:	bfa8      	it	ge
 8006e36:	4699      	movge	r9, r3
 8006e38:	f1b9 0f00 	cmp.w	r9, #0
 8006e3c:	dc33      	bgt.n	8006ea6 <_printf_float+0x396>
 8006e3e:	f04f 0800 	mov.w	r8, #0
 8006e42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e46:	f104 0b1a 	add.w	fp, r4, #26
 8006e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e4c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e50:	eba3 0309 	sub.w	r3, r3, r9
 8006e54:	4543      	cmp	r3, r8
 8006e56:	f77f af79 	ble.w	8006d4c <_printf_float+0x23c>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	465a      	mov	r2, fp
 8006e5e:	4631      	mov	r1, r6
 8006e60:	4628      	mov	r0, r5
 8006e62:	47b8      	blx	r7
 8006e64:	3001      	adds	r0, #1
 8006e66:	f43f aeae 	beq.w	8006bc6 <_printf_float+0xb6>
 8006e6a:	f108 0801 	add.w	r8, r8, #1
 8006e6e:	e7ec      	b.n	8006e4a <_printf_float+0x33a>
 8006e70:	4642      	mov	r2, r8
 8006e72:	4631      	mov	r1, r6
 8006e74:	4628      	mov	r0, r5
 8006e76:	47b8      	blx	r7
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d1c2      	bne.n	8006e02 <_printf_float+0x2f2>
 8006e7c:	e6a3      	b.n	8006bc6 <_printf_float+0xb6>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	4631      	mov	r1, r6
 8006e82:	4628      	mov	r0, r5
 8006e84:	9206      	str	r2, [sp, #24]
 8006e86:	47b8      	blx	r7
 8006e88:	3001      	adds	r0, #1
 8006e8a:	f43f ae9c 	beq.w	8006bc6 <_printf_float+0xb6>
 8006e8e:	9a06      	ldr	r2, [sp, #24]
 8006e90:	f10b 0b01 	add.w	fp, fp, #1
 8006e94:	e7bb      	b.n	8006e0e <_printf_float+0x2fe>
 8006e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	47b8      	blx	r7
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d1c0      	bne.n	8006e26 <_printf_float+0x316>
 8006ea4:	e68f      	b.n	8006bc6 <_printf_float+0xb6>
 8006ea6:	9a06      	ldr	r2, [sp, #24]
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	4442      	add	r2, r8
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b8      	blx	r7
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d1c3      	bne.n	8006e3e <_printf_float+0x32e>
 8006eb6:	e686      	b.n	8006bc6 <_printf_float+0xb6>
 8006eb8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ebc:	f1ba 0f01 	cmp.w	sl, #1
 8006ec0:	dc01      	bgt.n	8006ec6 <_printf_float+0x3b6>
 8006ec2:	07db      	lsls	r3, r3, #31
 8006ec4:	d536      	bpl.n	8006f34 <_printf_float+0x424>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	4642      	mov	r2, r8
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	f43f ae78 	beq.w	8006bc6 <_printf_float+0xb6>
 8006ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eda:	4631      	mov	r1, r6
 8006edc:	4628      	mov	r0, r5
 8006ede:	47b8      	blx	r7
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	f43f ae70 	beq.w	8006bc6 <_printf_float+0xb6>
 8006ee6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006eea:	2200      	movs	r2, #0
 8006eec:	2300      	movs	r3, #0
 8006eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ef2:	f7f9 fdf9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ef6:	b9c0      	cbnz	r0, 8006f2a <_printf_float+0x41a>
 8006ef8:	4653      	mov	r3, sl
 8006efa:	f108 0201 	add.w	r2, r8, #1
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b8      	blx	r7
 8006f04:	3001      	adds	r0, #1
 8006f06:	d10c      	bne.n	8006f22 <_printf_float+0x412>
 8006f08:	e65d      	b.n	8006bc6 <_printf_float+0xb6>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	465a      	mov	r2, fp
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	f43f ae56 	beq.w	8006bc6 <_printf_float+0xb6>
 8006f1a:	f108 0801 	add.w	r8, r8, #1
 8006f1e:	45d0      	cmp	r8, sl
 8006f20:	dbf3      	blt.n	8006f0a <_printf_float+0x3fa>
 8006f22:	464b      	mov	r3, r9
 8006f24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f28:	e6df      	b.n	8006cea <_printf_float+0x1da>
 8006f2a:	f04f 0800 	mov.w	r8, #0
 8006f2e:	f104 0b1a 	add.w	fp, r4, #26
 8006f32:	e7f4      	b.n	8006f1e <_printf_float+0x40e>
 8006f34:	2301      	movs	r3, #1
 8006f36:	4642      	mov	r2, r8
 8006f38:	e7e1      	b.n	8006efe <_printf_float+0x3ee>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	464a      	mov	r2, r9
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f ae3e 	beq.w	8006bc6 <_printf_float+0xb6>
 8006f4a:	f108 0801 	add.w	r8, r8, #1
 8006f4e:	68e3      	ldr	r3, [r4, #12]
 8006f50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f52:	1a5b      	subs	r3, r3, r1
 8006f54:	4543      	cmp	r3, r8
 8006f56:	dcf0      	bgt.n	8006f3a <_printf_float+0x42a>
 8006f58:	e6fc      	b.n	8006d54 <_printf_float+0x244>
 8006f5a:	f04f 0800 	mov.w	r8, #0
 8006f5e:	f104 0919 	add.w	r9, r4, #25
 8006f62:	e7f4      	b.n	8006f4e <_printf_float+0x43e>

08006f64 <_printf_common>:
 8006f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f68:	4616      	mov	r6, r2
 8006f6a:	4698      	mov	r8, r3
 8006f6c:	688a      	ldr	r2, [r1, #8]
 8006f6e:	690b      	ldr	r3, [r1, #16]
 8006f70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f74:	4293      	cmp	r3, r2
 8006f76:	bfb8      	it	lt
 8006f78:	4613      	movlt	r3, r2
 8006f7a:	6033      	str	r3, [r6, #0]
 8006f7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f80:	4607      	mov	r7, r0
 8006f82:	460c      	mov	r4, r1
 8006f84:	b10a      	cbz	r2, 8006f8a <_printf_common+0x26>
 8006f86:	3301      	adds	r3, #1
 8006f88:	6033      	str	r3, [r6, #0]
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	0699      	lsls	r1, r3, #26
 8006f8e:	bf42      	ittt	mi
 8006f90:	6833      	ldrmi	r3, [r6, #0]
 8006f92:	3302      	addmi	r3, #2
 8006f94:	6033      	strmi	r3, [r6, #0]
 8006f96:	6825      	ldr	r5, [r4, #0]
 8006f98:	f015 0506 	ands.w	r5, r5, #6
 8006f9c:	d106      	bne.n	8006fac <_printf_common+0x48>
 8006f9e:	f104 0a19 	add.w	sl, r4, #25
 8006fa2:	68e3      	ldr	r3, [r4, #12]
 8006fa4:	6832      	ldr	r2, [r6, #0]
 8006fa6:	1a9b      	subs	r3, r3, r2
 8006fa8:	42ab      	cmp	r3, r5
 8006faa:	dc26      	bgt.n	8006ffa <_printf_common+0x96>
 8006fac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fb0:	6822      	ldr	r2, [r4, #0]
 8006fb2:	3b00      	subs	r3, #0
 8006fb4:	bf18      	it	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	0692      	lsls	r2, r2, #26
 8006fba:	d42b      	bmi.n	8007014 <_printf_common+0xb0>
 8006fbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fc0:	4641      	mov	r1, r8
 8006fc2:	4638      	mov	r0, r7
 8006fc4:	47c8      	blx	r9
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	d01e      	beq.n	8007008 <_printf_common+0xa4>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	6922      	ldr	r2, [r4, #16]
 8006fce:	f003 0306 	and.w	r3, r3, #6
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	bf02      	ittt	eq
 8006fd6:	68e5      	ldreq	r5, [r4, #12]
 8006fd8:	6833      	ldreq	r3, [r6, #0]
 8006fda:	1aed      	subeq	r5, r5, r3
 8006fdc:	68a3      	ldr	r3, [r4, #8]
 8006fde:	bf0c      	ite	eq
 8006fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fe4:	2500      	movne	r5, #0
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	bfc4      	itt	gt
 8006fea:	1a9b      	subgt	r3, r3, r2
 8006fec:	18ed      	addgt	r5, r5, r3
 8006fee:	2600      	movs	r6, #0
 8006ff0:	341a      	adds	r4, #26
 8006ff2:	42b5      	cmp	r5, r6
 8006ff4:	d11a      	bne.n	800702c <_printf_common+0xc8>
 8006ff6:	2000      	movs	r0, #0
 8006ff8:	e008      	b.n	800700c <_printf_common+0xa8>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4652      	mov	r2, sl
 8006ffe:	4641      	mov	r1, r8
 8007000:	4638      	mov	r0, r7
 8007002:	47c8      	blx	r9
 8007004:	3001      	adds	r0, #1
 8007006:	d103      	bne.n	8007010 <_printf_common+0xac>
 8007008:	f04f 30ff 	mov.w	r0, #4294967295
 800700c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007010:	3501      	adds	r5, #1
 8007012:	e7c6      	b.n	8006fa2 <_printf_common+0x3e>
 8007014:	18e1      	adds	r1, r4, r3
 8007016:	1c5a      	adds	r2, r3, #1
 8007018:	2030      	movs	r0, #48	@ 0x30
 800701a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800701e:	4422      	add	r2, r4
 8007020:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007024:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007028:	3302      	adds	r3, #2
 800702a:	e7c7      	b.n	8006fbc <_printf_common+0x58>
 800702c:	2301      	movs	r3, #1
 800702e:	4622      	mov	r2, r4
 8007030:	4641      	mov	r1, r8
 8007032:	4638      	mov	r0, r7
 8007034:	47c8      	blx	r9
 8007036:	3001      	adds	r0, #1
 8007038:	d0e6      	beq.n	8007008 <_printf_common+0xa4>
 800703a:	3601      	adds	r6, #1
 800703c:	e7d9      	b.n	8006ff2 <_printf_common+0x8e>
	...

08007040 <_printf_i>:
 8007040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007044:	7e0f      	ldrb	r7, [r1, #24]
 8007046:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007048:	2f78      	cmp	r7, #120	@ 0x78
 800704a:	4691      	mov	r9, r2
 800704c:	4680      	mov	r8, r0
 800704e:	460c      	mov	r4, r1
 8007050:	469a      	mov	sl, r3
 8007052:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007056:	d807      	bhi.n	8007068 <_printf_i+0x28>
 8007058:	2f62      	cmp	r7, #98	@ 0x62
 800705a:	d80a      	bhi.n	8007072 <_printf_i+0x32>
 800705c:	2f00      	cmp	r7, #0
 800705e:	f000 80d1 	beq.w	8007204 <_printf_i+0x1c4>
 8007062:	2f58      	cmp	r7, #88	@ 0x58
 8007064:	f000 80b8 	beq.w	80071d8 <_printf_i+0x198>
 8007068:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800706c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007070:	e03a      	b.n	80070e8 <_printf_i+0xa8>
 8007072:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007076:	2b15      	cmp	r3, #21
 8007078:	d8f6      	bhi.n	8007068 <_printf_i+0x28>
 800707a:	a101      	add	r1, pc, #4	@ (adr r1, 8007080 <_printf_i+0x40>)
 800707c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007080:	080070d9 	.word	0x080070d9
 8007084:	080070ed 	.word	0x080070ed
 8007088:	08007069 	.word	0x08007069
 800708c:	08007069 	.word	0x08007069
 8007090:	08007069 	.word	0x08007069
 8007094:	08007069 	.word	0x08007069
 8007098:	080070ed 	.word	0x080070ed
 800709c:	08007069 	.word	0x08007069
 80070a0:	08007069 	.word	0x08007069
 80070a4:	08007069 	.word	0x08007069
 80070a8:	08007069 	.word	0x08007069
 80070ac:	080071eb 	.word	0x080071eb
 80070b0:	08007117 	.word	0x08007117
 80070b4:	080071a5 	.word	0x080071a5
 80070b8:	08007069 	.word	0x08007069
 80070bc:	08007069 	.word	0x08007069
 80070c0:	0800720d 	.word	0x0800720d
 80070c4:	08007069 	.word	0x08007069
 80070c8:	08007117 	.word	0x08007117
 80070cc:	08007069 	.word	0x08007069
 80070d0:	08007069 	.word	0x08007069
 80070d4:	080071ad 	.word	0x080071ad
 80070d8:	6833      	ldr	r3, [r6, #0]
 80070da:	1d1a      	adds	r2, r3, #4
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	6032      	str	r2, [r6, #0]
 80070e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070e8:	2301      	movs	r3, #1
 80070ea:	e09c      	b.n	8007226 <_printf_i+0x1e6>
 80070ec:	6833      	ldr	r3, [r6, #0]
 80070ee:	6820      	ldr	r0, [r4, #0]
 80070f0:	1d19      	adds	r1, r3, #4
 80070f2:	6031      	str	r1, [r6, #0]
 80070f4:	0606      	lsls	r6, r0, #24
 80070f6:	d501      	bpl.n	80070fc <_printf_i+0xbc>
 80070f8:	681d      	ldr	r5, [r3, #0]
 80070fa:	e003      	b.n	8007104 <_printf_i+0xc4>
 80070fc:	0645      	lsls	r5, r0, #25
 80070fe:	d5fb      	bpl.n	80070f8 <_printf_i+0xb8>
 8007100:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007104:	2d00      	cmp	r5, #0
 8007106:	da03      	bge.n	8007110 <_printf_i+0xd0>
 8007108:	232d      	movs	r3, #45	@ 0x2d
 800710a:	426d      	negs	r5, r5
 800710c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007110:	4858      	ldr	r0, [pc, #352]	@ (8007274 <_printf_i+0x234>)
 8007112:	230a      	movs	r3, #10
 8007114:	e011      	b.n	800713a <_printf_i+0xfa>
 8007116:	6821      	ldr	r1, [r4, #0]
 8007118:	6833      	ldr	r3, [r6, #0]
 800711a:	0608      	lsls	r0, r1, #24
 800711c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007120:	d402      	bmi.n	8007128 <_printf_i+0xe8>
 8007122:	0649      	lsls	r1, r1, #25
 8007124:	bf48      	it	mi
 8007126:	b2ad      	uxthmi	r5, r5
 8007128:	2f6f      	cmp	r7, #111	@ 0x6f
 800712a:	4852      	ldr	r0, [pc, #328]	@ (8007274 <_printf_i+0x234>)
 800712c:	6033      	str	r3, [r6, #0]
 800712e:	bf14      	ite	ne
 8007130:	230a      	movne	r3, #10
 8007132:	2308      	moveq	r3, #8
 8007134:	2100      	movs	r1, #0
 8007136:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800713a:	6866      	ldr	r6, [r4, #4]
 800713c:	60a6      	str	r6, [r4, #8]
 800713e:	2e00      	cmp	r6, #0
 8007140:	db05      	blt.n	800714e <_printf_i+0x10e>
 8007142:	6821      	ldr	r1, [r4, #0]
 8007144:	432e      	orrs	r6, r5
 8007146:	f021 0104 	bic.w	r1, r1, #4
 800714a:	6021      	str	r1, [r4, #0]
 800714c:	d04b      	beq.n	80071e6 <_printf_i+0x1a6>
 800714e:	4616      	mov	r6, r2
 8007150:	fbb5 f1f3 	udiv	r1, r5, r3
 8007154:	fb03 5711 	mls	r7, r3, r1, r5
 8007158:	5dc7      	ldrb	r7, [r0, r7]
 800715a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800715e:	462f      	mov	r7, r5
 8007160:	42bb      	cmp	r3, r7
 8007162:	460d      	mov	r5, r1
 8007164:	d9f4      	bls.n	8007150 <_printf_i+0x110>
 8007166:	2b08      	cmp	r3, #8
 8007168:	d10b      	bne.n	8007182 <_printf_i+0x142>
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	07df      	lsls	r7, r3, #31
 800716e:	d508      	bpl.n	8007182 <_printf_i+0x142>
 8007170:	6923      	ldr	r3, [r4, #16]
 8007172:	6861      	ldr	r1, [r4, #4]
 8007174:	4299      	cmp	r1, r3
 8007176:	bfde      	ittt	le
 8007178:	2330      	movle	r3, #48	@ 0x30
 800717a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800717e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007182:	1b92      	subs	r2, r2, r6
 8007184:	6122      	str	r2, [r4, #16]
 8007186:	f8cd a000 	str.w	sl, [sp]
 800718a:	464b      	mov	r3, r9
 800718c:	aa03      	add	r2, sp, #12
 800718e:	4621      	mov	r1, r4
 8007190:	4640      	mov	r0, r8
 8007192:	f7ff fee7 	bl	8006f64 <_printf_common>
 8007196:	3001      	adds	r0, #1
 8007198:	d14a      	bne.n	8007230 <_printf_i+0x1f0>
 800719a:	f04f 30ff 	mov.w	r0, #4294967295
 800719e:	b004      	add	sp, #16
 80071a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	f043 0320 	orr.w	r3, r3, #32
 80071aa:	6023      	str	r3, [r4, #0]
 80071ac:	4832      	ldr	r0, [pc, #200]	@ (8007278 <_printf_i+0x238>)
 80071ae:	2778      	movs	r7, #120	@ 0x78
 80071b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	6831      	ldr	r1, [r6, #0]
 80071b8:	061f      	lsls	r7, r3, #24
 80071ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80071be:	d402      	bmi.n	80071c6 <_printf_i+0x186>
 80071c0:	065f      	lsls	r7, r3, #25
 80071c2:	bf48      	it	mi
 80071c4:	b2ad      	uxthmi	r5, r5
 80071c6:	6031      	str	r1, [r6, #0]
 80071c8:	07d9      	lsls	r1, r3, #31
 80071ca:	bf44      	itt	mi
 80071cc:	f043 0320 	orrmi.w	r3, r3, #32
 80071d0:	6023      	strmi	r3, [r4, #0]
 80071d2:	b11d      	cbz	r5, 80071dc <_printf_i+0x19c>
 80071d4:	2310      	movs	r3, #16
 80071d6:	e7ad      	b.n	8007134 <_printf_i+0xf4>
 80071d8:	4826      	ldr	r0, [pc, #152]	@ (8007274 <_printf_i+0x234>)
 80071da:	e7e9      	b.n	80071b0 <_printf_i+0x170>
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	f023 0320 	bic.w	r3, r3, #32
 80071e2:	6023      	str	r3, [r4, #0]
 80071e4:	e7f6      	b.n	80071d4 <_printf_i+0x194>
 80071e6:	4616      	mov	r6, r2
 80071e8:	e7bd      	b.n	8007166 <_printf_i+0x126>
 80071ea:	6833      	ldr	r3, [r6, #0]
 80071ec:	6825      	ldr	r5, [r4, #0]
 80071ee:	6961      	ldr	r1, [r4, #20]
 80071f0:	1d18      	adds	r0, r3, #4
 80071f2:	6030      	str	r0, [r6, #0]
 80071f4:	062e      	lsls	r6, r5, #24
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	d501      	bpl.n	80071fe <_printf_i+0x1be>
 80071fa:	6019      	str	r1, [r3, #0]
 80071fc:	e002      	b.n	8007204 <_printf_i+0x1c4>
 80071fe:	0668      	lsls	r0, r5, #25
 8007200:	d5fb      	bpl.n	80071fa <_printf_i+0x1ba>
 8007202:	8019      	strh	r1, [r3, #0]
 8007204:	2300      	movs	r3, #0
 8007206:	6123      	str	r3, [r4, #16]
 8007208:	4616      	mov	r6, r2
 800720a:	e7bc      	b.n	8007186 <_printf_i+0x146>
 800720c:	6833      	ldr	r3, [r6, #0]
 800720e:	1d1a      	adds	r2, r3, #4
 8007210:	6032      	str	r2, [r6, #0]
 8007212:	681e      	ldr	r6, [r3, #0]
 8007214:	6862      	ldr	r2, [r4, #4]
 8007216:	2100      	movs	r1, #0
 8007218:	4630      	mov	r0, r6
 800721a:	f7f8 ffe9 	bl	80001f0 <memchr>
 800721e:	b108      	cbz	r0, 8007224 <_printf_i+0x1e4>
 8007220:	1b80      	subs	r0, r0, r6
 8007222:	6060      	str	r0, [r4, #4]
 8007224:	6863      	ldr	r3, [r4, #4]
 8007226:	6123      	str	r3, [r4, #16]
 8007228:	2300      	movs	r3, #0
 800722a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800722e:	e7aa      	b.n	8007186 <_printf_i+0x146>
 8007230:	6923      	ldr	r3, [r4, #16]
 8007232:	4632      	mov	r2, r6
 8007234:	4649      	mov	r1, r9
 8007236:	4640      	mov	r0, r8
 8007238:	47d0      	blx	sl
 800723a:	3001      	adds	r0, #1
 800723c:	d0ad      	beq.n	800719a <_printf_i+0x15a>
 800723e:	6823      	ldr	r3, [r4, #0]
 8007240:	079b      	lsls	r3, r3, #30
 8007242:	d413      	bmi.n	800726c <_printf_i+0x22c>
 8007244:	68e0      	ldr	r0, [r4, #12]
 8007246:	9b03      	ldr	r3, [sp, #12]
 8007248:	4298      	cmp	r0, r3
 800724a:	bfb8      	it	lt
 800724c:	4618      	movlt	r0, r3
 800724e:	e7a6      	b.n	800719e <_printf_i+0x15e>
 8007250:	2301      	movs	r3, #1
 8007252:	4632      	mov	r2, r6
 8007254:	4649      	mov	r1, r9
 8007256:	4640      	mov	r0, r8
 8007258:	47d0      	blx	sl
 800725a:	3001      	adds	r0, #1
 800725c:	d09d      	beq.n	800719a <_printf_i+0x15a>
 800725e:	3501      	adds	r5, #1
 8007260:	68e3      	ldr	r3, [r4, #12]
 8007262:	9903      	ldr	r1, [sp, #12]
 8007264:	1a5b      	subs	r3, r3, r1
 8007266:	42ab      	cmp	r3, r5
 8007268:	dcf2      	bgt.n	8007250 <_printf_i+0x210>
 800726a:	e7eb      	b.n	8007244 <_printf_i+0x204>
 800726c:	2500      	movs	r5, #0
 800726e:	f104 0619 	add.w	r6, r4, #25
 8007272:	e7f5      	b.n	8007260 <_printf_i+0x220>
 8007274:	0800a8ac 	.word	0x0800a8ac
 8007278:	0800a8bd 	.word	0x0800a8bd

0800727c <_scanf_float>:
 800727c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	b087      	sub	sp, #28
 8007282:	4691      	mov	r9, r2
 8007284:	9303      	str	r3, [sp, #12]
 8007286:	688b      	ldr	r3, [r1, #8]
 8007288:	1e5a      	subs	r2, r3, #1
 800728a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800728e:	bf81      	itttt	hi
 8007290:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007294:	eb03 0b05 	addhi.w	fp, r3, r5
 8007298:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800729c:	608b      	strhi	r3, [r1, #8]
 800729e:	680b      	ldr	r3, [r1, #0]
 80072a0:	460a      	mov	r2, r1
 80072a2:	f04f 0500 	mov.w	r5, #0
 80072a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80072aa:	f842 3b1c 	str.w	r3, [r2], #28
 80072ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80072b2:	4680      	mov	r8, r0
 80072b4:	460c      	mov	r4, r1
 80072b6:	bf98      	it	ls
 80072b8:	f04f 0b00 	movls.w	fp, #0
 80072bc:	9201      	str	r2, [sp, #4]
 80072be:	4616      	mov	r6, r2
 80072c0:	46aa      	mov	sl, r5
 80072c2:	462f      	mov	r7, r5
 80072c4:	9502      	str	r5, [sp, #8]
 80072c6:	68a2      	ldr	r2, [r4, #8]
 80072c8:	b15a      	cbz	r2, 80072e2 <_scanf_float+0x66>
 80072ca:	f8d9 3000 	ldr.w	r3, [r9]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b4e      	cmp	r3, #78	@ 0x4e
 80072d2:	d863      	bhi.n	800739c <_scanf_float+0x120>
 80072d4:	2b40      	cmp	r3, #64	@ 0x40
 80072d6:	d83b      	bhi.n	8007350 <_scanf_float+0xd4>
 80072d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80072dc:	b2c8      	uxtb	r0, r1
 80072de:	280e      	cmp	r0, #14
 80072e0:	d939      	bls.n	8007356 <_scanf_float+0xda>
 80072e2:	b11f      	cbz	r7, 80072ec <_scanf_float+0x70>
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072ea:	6023      	str	r3, [r4, #0]
 80072ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072f0:	f1ba 0f01 	cmp.w	sl, #1
 80072f4:	f200 8114 	bhi.w	8007520 <_scanf_float+0x2a4>
 80072f8:	9b01      	ldr	r3, [sp, #4]
 80072fa:	429e      	cmp	r6, r3
 80072fc:	f200 8105 	bhi.w	800750a <_scanf_float+0x28e>
 8007300:	2001      	movs	r0, #1
 8007302:	b007      	add	sp, #28
 8007304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007308:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800730c:	2a0d      	cmp	r2, #13
 800730e:	d8e8      	bhi.n	80072e2 <_scanf_float+0x66>
 8007310:	a101      	add	r1, pc, #4	@ (adr r1, 8007318 <_scanf_float+0x9c>)
 8007312:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007316:	bf00      	nop
 8007318:	08007461 	.word	0x08007461
 800731c:	080072e3 	.word	0x080072e3
 8007320:	080072e3 	.word	0x080072e3
 8007324:	080072e3 	.word	0x080072e3
 8007328:	080074bd 	.word	0x080074bd
 800732c:	08007497 	.word	0x08007497
 8007330:	080072e3 	.word	0x080072e3
 8007334:	080072e3 	.word	0x080072e3
 8007338:	0800746f 	.word	0x0800746f
 800733c:	080072e3 	.word	0x080072e3
 8007340:	080072e3 	.word	0x080072e3
 8007344:	080072e3 	.word	0x080072e3
 8007348:	080072e3 	.word	0x080072e3
 800734c:	0800742b 	.word	0x0800742b
 8007350:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007354:	e7da      	b.n	800730c <_scanf_float+0x90>
 8007356:	290e      	cmp	r1, #14
 8007358:	d8c3      	bhi.n	80072e2 <_scanf_float+0x66>
 800735a:	a001      	add	r0, pc, #4	@ (adr r0, 8007360 <_scanf_float+0xe4>)
 800735c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007360:	0800741b 	.word	0x0800741b
 8007364:	080072e3 	.word	0x080072e3
 8007368:	0800741b 	.word	0x0800741b
 800736c:	080074ab 	.word	0x080074ab
 8007370:	080072e3 	.word	0x080072e3
 8007374:	080073bd 	.word	0x080073bd
 8007378:	08007401 	.word	0x08007401
 800737c:	08007401 	.word	0x08007401
 8007380:	08007401 	.word	0x08007401
 8007384:	08007401 	.word	0x08007401
 8007388:	08007401 	.word	0x08007401
 800738c:	08007401 	.word	0x08007401
 8007390:	08007401 	.word	0x08007401
 8007394:	08007401 	.word	0x08007401
 8007398:	08007401 	.word	0x08007401
 800739c:	2b6e      	cmp	r3, #110	@ 0x6e
 800739e:	d809      	bhi.n	80073b4 <_scanf_float+0x138>
 80073a0:	2b60      	cmp	r3, #96	@ 0x60
 80073a2:	d8b1      	bhi.n	8007308 <_scanf_float+0x8c>
 80073a4:	2b54      	cmp	r3, #84	@ 0x54
 80073a6:	d07b      	beq.n	80074a0 <_scanf_float+0x224>
 80073a8:	2b59      	cmp	r3, #89	@ 0x59
 80073aa:	d19a      	bne.n	80072e2 <_scanf_float+0x66>
 80073ac:	2d07      	cmp	r5, #7
 80073ae:	d198      	bne.n	80072e2 <_scanf_float+0x66>
 80073b0:	2508      	movs	r5, #8
 80073b2:	e02f      	b.n	8007414 <_scanf_float+0x198>
 80073b4:	2b74      	cmp	r3, #116	@ 0x74
 80073b6:	d073      	beq.n	80074a0 <_scanf_float+0x224>
 80073b8:	2b79      	cmp	r3, #121	@ 0x79
 80073ba:	e7f6      	b.n	80073aa <_scanf_float+0x12e>
 80073bc:	6821      	ldr	r1, [r4, #0]
 80073be:	05c8      	lsls	r0, r1, #23
 80073c0:	d51e      	bpl.n	8007400 <_scanf_float+0x184>
 80073c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80073c6:	6021      	str	r1, [r4, #0]
 80073c8:	3701      	adds	r7, #1
 80073ca:	f1bb 0f00 	cmp.w	fp, #0
 80073ce:	d003      	beq.n	80073d8 <_scanf_float+0x15c>
 80073d0:	3201      	adds	r2, #1
 80073d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073d6:	60a2      	str	r2, [r4, #8]
 80073d8:	68a3      	ldr	r3, [r4, #8]
 80073da:	3b01      	subs	r3, #1
 80073dc:	60a3      	str	r3, [r4, #8]
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	3301      	adds	r3, #1
 80073e2:	6123      	str	r3, [r4, #16]
 80073e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80073e8:	3b01      	subs	r3, #1
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f8c9 3004 	str.w	r3, [r9, #4]
 80073f0:	f340 8082 	ble.w	80074f8 <_scanf_float+0x27c>
 80073f4:	f8d9 3000 	ldr.w	r3, [r9]
 80073f8:	3301      	adds	r3, #1
 80073fa:	f8c9 3000 	str.w	r3, [r9]
 80073fe:	e762      	b.n	80072c6 <_scanf_float+0x4a>
 8007400:	eb1a 0105 	adds.w	r1, sl, r5
 8007404:	f47f af6d 	bne.w	80072e2 <_scanf_float+0x66>
 8007408:	6822      	ldr	r2, [r4, #0]
 800740a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800740e:	6022      	str	r2, [r4, #0]
 8007410:	460d      	mov	r5, r1
 8007412:	468a      	mov	sl, r1
 8007414:	f806 3b01 	strb.w	r3, [r6], #1
 8007418:	e7de      	b.n	80073d8 <_scanf_float+0x15c>
 800741a:	6822      	ldr	r2, [r4, #0]
 800741c:	0610      	lsls	r0, r2, #24
 800741e:	f57f af60 	bpl.w	80072e2 <_scanf_float+0x66>
 8007422:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007426:	6022      	str	r2, [r4, #0]
 8007428:	e7f4      	b.n	8007414 <_scanf_float+0x198>
 800742a:	f1ba 0f00 	cmp.w	sl, #0
 800742e:	d10c      	bne.n	800744a <_scanf_float+0x1ce>
 8007430:	b977      	cbnz	r7, 8007450 <_scanf_float+0x1d4>
 8007432:	6822      	ldr	r2, [r4, #0]
 8007434:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007438:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800743c:	d108      	bne.n	8007450 <_scanf_float+0x1d4>
 800743e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007442:	6022      	str	r2, [r4, #0]
 8007444:	f04f 0a01 	mov.w	sl, #1
 8007448:	e7e4      	b.n	8007414 <_scanf_float+0x198>
 800744a:	f1ba 0f02 	cmp.w	sl, #2
 800744e:	d050      	beq.n	80074f2 <_scanf_float+0x276>
 8007450:	2d01      	cmp	r5, #1
 8007452:	d002      	beq.n	800745a <_scanf_float+0x1de>
 8007454:	2d04      	cmp	r5, #4
 8007456:	f47f af44 	bne.w	80072e2 <_scanf_float+0x66>
 800745a:	3501      	adds	r5, #1
 800745c:	b2ed      	uxtb	r5, r5
 800745e:	e7d9      	b.n	8007414 <_scanf_float+0x198>
 8007460:	f1ba 0f01 	cmp.w	sl, #1
 8007464:	f47f af3d 	bne.w	80072e2 <_scanf_float+0x66>
 8007468:	f04f 0a02 	mov.w	sl, #2
 800746c:	e7d2      	b.n	8007414 <_scanf_float+0x198>
 800746e:	b975      	cbnz	r5, 800748e <_scanf_float+0x212>
 8007470:	2f00      	cmp	r7, #0
 8007472:	f47f af37 	bne.w	80072e4 <_scanf_float+0x68>
 8007476:	6822      	ldr	r2, [r4, #0]
 8007478:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800747c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007480:	f040 8103 	bne.w	800768a <_scanf_float+0x40e>
 8007484:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	2501      	movs	r5, #1
 800748c:	e7c2      	b.n	8007414 <_scanf_float+0x198>
 800748e:	2d03      	cmp	r5, #3
 8007490:	d0e3      	beq.n	800745a <_scanf_float+0x1de>
 8007492:	2d05      	cmp	r5, #5
 8007494:	e7df      	b.n	8007456 <_scanf_float+0x1da>
 8007496:	2d02      	cmp	r5, #2
 8007498:	f47f af23 	bne.w	80072e2 <_scanf_float+0x66>
 800749c:	2503      	movs	r5, #3
 800749e:	e7b9      	b.n	8007414 <_scanf_float+0x198>
 80074a0:	2d06      	cmp	r5, #6
 80074a2:	f47f af1e 	bne.w	80072e2 <_scanf_float+0x66>
 80074a6:	2507      	movs	r5, #7
 80074a8:	e7b4      	b.n	8007414 <_scanf_float+0x198>
 80074aa:	6822      	ldr	r2, [r4, #0]
 80074ac:	0591      	lsls	r1, r2, #22
 80074ae:	f57f af18 	bpl.w	80072e2 <_scanf_float+0x66>
 80074b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80074b6:	6022      	str	r2, [r4, #0]
 80074b8:	9702      	str	r7, [sp, #8]
 80074ba:	e7ab      	b.n	8007414 <_scanf_float+0x198>
 80074bc:	6822      	ldr	r2, [r4, #0]
 80074be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80074c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80074c6:	d005      	beq.n	80074d4 <_scanf_float+0x258>
 80074c8:	0550      	lsls	r0, r2, #21
 80074ca:	f57f af0a 	bpl.w	80072e2 <_scanf_float+0x66>
 80074ce:	2f00      	cmp	r7, #0
 80074d0:	f000 80db 	beq.w	800768a <_scanf_float+0x40e>
 80074d4:	0591      	lsls	r1, r2, #22
 80074d6:	bf58      	it	pl
 80074d8:	9902      	ldrpl	r1, [sp, #8]
 80074da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80074de:	bf58      	it	pl
 80074e0:	1a79      	subpl	r1, r7, r1
 80074e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80074e6:	bf58      	it	pl
 80074e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80074ec:	6022      	str	r2, [r4, #0]
 80074ee:	2700      	movs	r7, #0
 80074f0:	e790      	b.n	8007414 <_scanf_float+0x198>
 80074f2:	f04f 0a03 	mov.w	sl, #3
 80074f6:	e78d      	b.n	8007414 <_scanf_float+0x198>
 80074f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80074fc:	4649      	mov	r1, r9
 80074fe:	4640      	mov	r0, r8
 8007500:	4798      	blx	r3
 8007502:	2800      	cmp	r0, #0
 8007504:	f43f aedf 	beq.w	80072c6 <_scanf_float+0x4a>
 8007508:	e6eb      	b.n	80072e2 <_scanf_float+0x66>
 800750a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800750e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007512:	464a      	mov	r2, r9
 8007514:	4640      	mov	r0, r8
 8007516:	4798      	blx	r3
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	3b01      	subs	r3, #1
 800751c:	6123      	str	r3, [r4, #16]
 800751e:	e6eb      	b.n	80072f8 <_scanf_float+0x7c>
 8007520:	1e6b      	subs	r3, r5, #1
 8007522:	2b06      	cmp	r3, #6
 8007524:	d824      	bhi.n	8007570 <_scanf_float+0x2f4>
 8007526:	2d02      	cmp	r5, #2
 8007528:	d836      	bhi.n	8007598 <_scanf_float+0x31c>
 800752a:	9b01      	ldr	r3, [sp, #4]
 800752c:	429e      	cmp	r6, r3
 800752e:	f67f aee7 	bls.w	8007300 <_scanf_float+0x84>
 8007532:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007536:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800753a:	464a      	mov	r2, r9
 800753c:	4640      	mov	r0, r8
 800753e:	4798      	blx	r3
 8007540:	6923      	ldr	r3, [r4, #16]
 8007542:	3b01      	subs	r3, #1
 8007544:	6123      	str	r3, [r4, #16]
 8007546:	e7f0      	b.n	800752a <_scanf_float+0x2ae>
 8007548:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800754c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007550:	464a      	mov	r2, r9
 8007552:	4640      	mov	r0, r8
 8007554:	4798      	blx	r3
 8007556:	6923      	ldr	r3, [r4, #16]
 8007558:	3b01      	subs	r3, #1
 800755a:	6123      	str	r3, [r4, #16]
 800755c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007560:	fa5f fa8a 	uxtb.w	sl, sl
 8007564:	f1ba 0f02 	cmp.w	sl, #2
 8007568:	d1ee      	bne.n	8007548 <_scanf_float+0x2cc>
 800756a:	3d03      	subs	r5, #3
 800756c:	b2ed      	uxtb	r5, r5
 800756e:	1b76      	subs	r6, r6, r5
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	05da      	lsls	r2, r3, #23
 8007574:	d530      	bpl.n	80075d8 <_scanf_float+0x35c>
 8007576:	055b      	lsls	r3, r3, #21
 8007578:	d511      	bpl.n	800759e <_scanf_float+0x322>
 800757a:	9b01      	ldr	r3, [sp, #4]
 800757c:	429e      	cmp	r6, r3
 800757e:	f67f aebf 	bls.w	8007300 <_scanf_float+0x84>
 8007582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007586:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800758a:	464a      	mov	r2, r9
 800758c:	4640      	mov	r0, r8
 800758e:	4798      	blx	r3
 8007590:	6923      	ldr	r3, [r4, #16]
 8007592:	3b01      	subs	r3, #1
 8007594:	6123      	str	r3, [r4, #16]
 8007596:	e7f0      	b.n	800757a <_scanf_float+0x2fe>
 8007598:	46aa      	mov	sl, r5
 800759a:	46b3      	mov	fp, r6
 800759c:	e7de      	b.n	800755c <_scanf_float+0x2e0>
 800759e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80075a2:	6923      	ldr	r3, [r4, #16]
 80075a4:	2965      	cmp	r1, #101	@ 0x65
 80075a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80075aa:	f106 35ff 	add.w	r5, r6, #4294967295
 80075ae:	6123      	str	r3, [r4, #16]
 80075b0:	d00c      	beq.n	80075cc <_scanf_float+0x350>
 80075b2:	2945      	cmp	r1, #69	@ 0x45
 80075b4:	d00a      	beq.n	80075cc <_scanf_float+0x350>
 80075b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075ba:	464a      	mov	r2, r9
 80075bc:	4640      	mov	r0, r8
 80075be:	4798      	blx	r3
 80075c0:	6923      	ldr	r3, [r4, #16]
 80075c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	1eb5      	subs	r5, r6, #2
 80075ca:	6123      	str	r3, [r4, #16]
 80075cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075d0:	464a      	mov	r2, r9
 80075d2:	4640      	mov	r0, r8
 80075d4:	4798      	blx	r3
 80075d6:	462e      	mov	r6, r5
 80075d8:	6822      	ldr	r2, [r4, #0]
 80075da:	f012 0210 	ands.w	r2, r2, #16
 80075de:	d001      	beq.n	80075e4 <_scanf_float+0x368>
 80075e0:	2000      	movs	r0, #0
 80075e2:	e68e      	b.n	8007302 <_scanf_float+0x86>
 80075e4:	7032      	strb	r2, [r6, #0]
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f0:	d125      	bne.n	800763e <_scanf_float+0x3c2>
 80075f2:	9b02      	ldr	r3, [sp, #8]
 80075f4:	429f      	cmp	r7, r3
 80075f6:	d00a      	beq.n	800760e <_scanf_float+0x392>
 80075f8:	1bda      	subs	r2, r3, r7
 80075fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80075fe:	429e      	cmp	r6, r3
 8007600:	bf28      	it	cs
 8007602:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007606:	4922      	ldr	r1, [pc, #136]	@ (8007690 <_scanf_float+0x414>)
 8007608:	4630      	mov	r0, r6
 800760a:	f000 f9ad 	bl	8007968 <siprintf>
 800760e:	9901      	ldr	r1, [sp, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	4640      	mov	r0, r8
 8007614:	f7ff f944 	bl	80068a0 <_strtod_r>
 8007618:	9b03      	ldr	r3, [sp, #12]
 800761a:	6821      	ldr	r1, [r4, #0]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f011 0f02 	tst.w	r1, #2
 8007622:	ec57 6b10 	vmov	r6, r7, d0
 8007626:	f103 0204 	add.w	r2, r3, #4
 800762a:	d015      	beq.n	8007658 <_scanf_float+0x3dc>
 800762c:	9903      	ldr	r1, [sp, #12]
 800762e:	600a      	str	r2, [r1, #0]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	e9c3 6700 	strd	r6, r7, [r3]
 8007636:	68e3      	ldr	r3, [r4, #12]
 8007638:	3301      	adds	r3, #1
 800763a:	60e3      	str	r3, [r4, #12]
 800763c:	e7d0      	b.n	80075e0 <_scanf_float+0x364>
 800763e:	9b04      	ldr	r3, [sp, #16]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d0e4      	beq.n	800760e <_scanf_float+0x392>
 8007644:	9905      	ldr	r1, [sp, #20]
 8007646:	230a      	movs	r3, #10
 8007648:	3101      	adds	r1, #1
 800764a:	4640      	mov	r0, r8
 800764c:	f7ff f9b4 	bl	80069b8 <_strtol_r>
 8007650:	9b04      	ldr	r3, [sp, #16]
 8007652:	9e05      	ldr	r6, [sp, #20]
 8007654:	1ac2      	subs	r2, r0, r3
 8007656:	e7d0      	b.n	80075fa <_scanf_float+0x37e>
 8007658:	f011 0f04 	tst.w	r1, #4
 800765c:	9903      	ldr	r1, [sp, #12]
 800765e:	600a      	str	r2, [r1, #0]
 8007660:	d1e6      	bne.n	8007630 <_scanf_float+0x3b4>
 8007662:	681d      	ldr	r5, [r3, #0]
 8007664:	4632      	mov	r2, r6
 8007666:	463b      	mov	r3, r7
 8007668:	4630      	mov	r0, r6
 800766a:	4639      	mov	r1, r7
 800766c:	f7f9 fa6e 	bl	8000b4c <__aeabi_dcmpun>
 8007670:	b128      	cbz	r0, 800767e <_scanf_float+0x402>
 8007672:	4808      	ldr	r0, [pc, #32]	@ (8007694 <_scanf_float+0x418>)
 8007674:	f000 fbc8 	bl	8007e08 <nanf>
 8007678:	ed85 0a00 	vstr	s0, [r5]
 800767c:	e7db      	b.n	8007636 <_scanf_float+0x3ba>
 800767e:	4630      	mov	r0, r6
 8007680:	4639      	mov	r1, r7
 8007682:	f7f9 fac1 	bl	8000c08 <__aeabi_d2f>
 8007686:	6028      	str	r0, [r5, #0]
 8007688:	e7d5      	b.n	8007636 <_scanf_float+0x3ba>
 800768a:	2700      	movs	r7, #0
 800768c:	e62e      	b.n	80072ec <_scanf_float+0x70>
 800768e:	bf00      	nop
 8007690:	0800a8ce 	.word	0x0800a8ce
 8007694:	0800a987 	.word	0x0800a987

08007698 <std>:
 8007698:	2300      	movs	r3, #0
 800769a:	b510      	push	{r4, lr}
 800769c:	4604      	mov	r4, r0
 800769e:	e9c0 3300 	strd	r3, r3, [r0]
 80076a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076a6:	6083      	str	r3, [r0, #8]
 80076a8:	8181      	strh	r1, [r0, #12]
 80076aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80076ac:	81c2      	strh	r2, [r0, #14]
 80076ae:	6183      	str	r3, [r0, #24]
 80076b0:	4619      	mov	r1, r3
 80076b2:	2208      	movs	r2, #8
 80076b4:	305c      	adds	r0, #92	@ 0x5c
 80076b6:	f000 fa8d 	bl	8007bd4 <memset>
 80076ba:	4b0d      	ldr	r3, [pc, #52]	@ (80076f0 <std+0x58>)
 80076bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80076be:	4b0d      	ldr	r3, [pc, #52]	@ (80076f4 <std+0x5c>)
 80076c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076c2:	4b0d      	ldr	r3, [pc, #52]	@ (80076f8 <std+0x60>)
 80076c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076c6:	4b0d      	ldr	r3, [pc, #52]	@ (80076fc <std+0x64>)
 80076c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80076ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007700 <std+0x68>)
 80076cc:	6224      	str	r4, [r4, #32]
 80076ce:	429c      	cmp	r4, r3
 80076d0:	d006      	beq.n	80076e0 <std+0x48>
 80076d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076d6:	4294      	cmp	r4, r2
 80076d8:	d002      	beq.n	80076e0 <std+0x48>
 80076da:	33d0      	adds	r3, #208	@ 0xd0
 80076dc:	429c      	cmp	r4, r3
 80076de:	d105      	bne.n	80076ec <std+0x54>
 80076e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e8:	f000 bb72 	b.w	8007dd0 <__retarget_lock_init_recursive>
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	bf00      	nop
 80076f0:	080079ad 	.word	0x080079ad
 80076f4:	080079cf 	.word	0x080079cf
 80076f8:	08007a07 	.word	0x08007a07
 80076fc:	08007a2b 	.word	0x08007a2b
 8007700:	20001820 	.word	0x20001820

08007704 <stdio_exit_handler>:
 8007704:	4a02      	ldr	r2, [pc, #8]	@ (8007710 <stdio_exit_handler+0xc>)
 8007706:	4903      	ldr	r1, [pc, #12]	@ (8007714 <stdio_exit_handler+0x10>)
 8007708:	4803      	ldr	r0, [pc, #12]	@ (8007718 <stdio_exit_handler+0x14>)
 800770a:	f000 b869 	b.w	80077e0 <_fwalk_sglue>
 800770e:	bf00      	nop
 8007710:	2000003c 	.word	0x2000003c
 8007714:	0800a341 	.word	0x0800a341
 8007718:	200001b8 	.word	0x200001b8

0800771c <cleanup_stdio>:
 800771c:	6841      	ldr	r1, [r0, #4]
 800771e:	4b0c      	ldr	r3, [pc, #48]	@ (8007750 <cleanup_stdio+0x34>)
 8007720:	4299      	cmp	r1, r3
 8007722:	b510      	push	{r4, lr}
 8007724:	4604      	mov	r4, r0
 8007726:	d001      	beq.n	800772c <cleanup_stdio+0x10>
 8007728:	f002 fe0a 	bl	800a340 <_fflush_r>
 800772c:	68a1      	ldr	r1, [r4, #8]
 800772e:	4b09      	ldr	r3, [pc, #36]	@ (8007754 <cleanup_stdio+0x38>)
 8007730:	4299      	cmp	r1, r3
 8007732:	d002      	beq.n	800773a <cleanup_stdio+0x1e>
 8007734:	4620      	mov	r0, r4
 8007736:	f002 fe03 	bl	800a340 <_fflush_r>
 800773a:	68e1      	ldr	r1, [r4, #12]
 800773c:	4b06      	ldr	r3, [pc, #24]	@ (8007758 <cleanup_stdio+0x3c>)
 800773e:	4299      	cmp	r1, r3
 8007740:	d004      	beq.n	800774c <cleanup_stdio+0x30>
 8007742:	4620      	mov	r0, r4
 8007744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007748:	f002 bdfa 	b.w	800a340 <_fflush_r>
 800774c:	bd10      	pop	{r4, pc}
 800774e:	bf00      	nop
 8007750:	20001820 	.word	0x20001820
 8007754:	20001888 	.word	0x20001888
 8007758:	200018f0 	.word	0x200018f0

0800775c <global_stdio_init.part.0>:
 800775c:	b510      	push	{r4, lr}
 800775e:	4b0b      	ldr	r3, [pc, #44]	@ (800778c <global_stdio_init.part.0+0x30>)
 8007760:	4c0b      	ldr	r4, [pc, #44]	@ (8007790 <global_stdio_init.part.0+0x34>)
 8007762:	4a0c      	ldr	r2, [pc, #48]	@ (8007794 <global_stdio_init.part.0+0x38>)
 8007764:	601a      	str	r2, [r3, #0]
 8007766:	4620      	mov	r0, r4
 8007768:	2200      	movs	r2, #0
 800776a:	2104      	movs	r1, #4
 800776c:	f7ff ff94 	bl	8007698 <std>
 8007770:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007774:	2201      	movs	r2, #1
 8007776:	2109      	movs	r1, #9
 8007778:	f7ff ff8e 	bl	8007698 <std>
 800777c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007780:	2202      	movs	r2, #2
 8007782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007786:	2112      	movs	r1, #18
 8007788:	f7ff bf86 	b.w	8007698 <std>
 800778c:	20001958 	.word	0x20001958
 8007790:	20001820 	.word	0x20001820
 8007794:	08007705 	.word	0x08007705

08007798 <__sfp_lock_acquire>:
 8007798:	4801      	ldr	r0, [pc, #4]	@ (80077a0 <__sfp_lock_acquire+0x8>)
 800779a:	f000 bb1a 	b.w	8007dd2 <__retarget_lock_acquire_recursive>
 800779e:	bf00      	nop
 80077a0:	20001961 	.word	0x20001961

080077a4 <__sfp_lock_release>:
 80077a4:	4801      	ldr	r0, [pc, #4]	@ (80077ac <__sfp_lock_release+0x8>)
 80077a6:	f000 bb15 	b.w	8007dd4 <__retarget_lock_release_recursive>
 80077aa:	bf00      	nop
 80077ac:	20001961 	.word	0x20001961

080077b0 <__sinit>:
 80077b0:	b510      	push	{r4, lr}
 80077b2:	4604      	mov	r4, r0
 80077b4:	f7ff fff0 	bl	8007798 <__sfp_lock_acquire>
 80077b8:	6a23      	ldr	r3, [r4, #32]
 80077ba:	b11b      	cbz	r3, 80077c4 <__sinit+0x14>
 80077bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c0:	f7ff bff0 	b.w	80077a4 <__sfp_lock_release>
 80077c4:	4b04      	ldr	r3, [pc, #16]	@ (80077d8 <__sinit+0x28>)
 80077c6:	6223      	str	r3, [r4, #32]
 80077c8:	4b04      	ldr	r3, [pc, #16]	@ (80077dc <__sinit+0x2c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1f5      	bne.n	80077bc <__sinit+0xc>
 80077d0:	f7ff ffc4 	bl	800775c <global_stdio_init.part.0>
 80077d4:	e7f2      	b.n	80077bc <__sinit+0xc>
 80077d6:	bf00      	nop
 80077d8:	0800771d 	.word	0x0800771d
 80077dc:	20001958 	.word	0x20001958

080077e0 <_fwalk_sglue>:
 80077e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e4:	4607      	mov	r7, r0
 80077e6:	4688      	mov	r8, r1
 80077e8:	4614      	mov	r4, r2
 80077ea:	2600      	movs	r6, #0
 80077ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077f0:	f1b9 0901 	subs.w	r9, r9, #1
 80077f4:	d505      	bpl.n	8007802 <_fwalk_sglue+0x22>
 80077f6:	6824      	ldr	r4, [r4, #0]
 80077f8:	2c00      	cmp	r4, #0
 80077fa:	d1f7      	bne.n	80077ec <_fwalk_sglue+0xc>
 80077fc:	4630      	mov	r0, r6
 80077fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d907      	bls.n	8007818 <_fwalk_sglue+0x38>
 8007808:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800780c:	3301      	adds	r3, #1
 800780e:	d003      	beq.n	8007818 <_fwalk_sglue+0x38>
 8007810:	4629      	mov	r1, r5
 8007812:	4638      	mov	r0, r7
 8007814:	47c0      	blx	r8
 8007816:	4306      	orrs	r6, r0
 8007818:	3568      	adds	r5, #104	@ 0x68
 800781a:	e7e9      	b.n	80077f0 <_fwalk_sglue+0x10>

0800781c <iprintf>:
 800781c:	b40f      	push	{r0, r1, r2, r3}
 800781e:	b507      	push	{r0, r1, r2, lr}
 8007820:	4906      	ldr	r1, [pc, #24]	@ (800783c <iprintf+0x20>)
 8007822:	ab04      	add	r3, sp, #16
 8007824:	6808      	ldr	r0, [r1, #0]
 8007826:	f853 2b04 	ldr.w	r2, [r3], #4
 800782a:	6881      	ldr	r1, [r0, #8]
 800782c:	9301      	str	r3, [sp, #4]
 800782e:	f002 fbeb 	bl	800a008 <_vfiprintf_r>
 8007832:	b003      	add	sp, #12
 8007834:	f85d eb04 	ldr.w	lr, [sp], #4
 8007838:	b004      	add	sp, #16
 800783a:	4770      	bx	lr
 800783c:	200001b4 	.word	0x200001b4

08007840 <_puts_r>:
 8007840:	6a03      	ldr	r3, [r0, #32]
 8007842:	b570      	push	{r4, r5, r6, lr}
 8007844:	6884      	ldr	r4, [r0, #8]
 8007846:	4605      	mov	r5, r0
 8007848:	460e      	mov	r6, r1
 800784a:	b90b      	cbnz	r3, 8007850 <_puts_r+0x10>
 800784c:	f7ff ffb0 	bl	80077b0 <__sinit>
 8007850:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007852:	07db      	lsls	r3, r3, #31
 8007854:	d405      	bmi.n	8007862 <_puts_r+0x22>
 8007856:	89a3      	ldrh	r3, [r4, #12]
 8007858:	0598      	lsls	r0, r3, #22
 800785a:	d402      	bmi.n	8007862 <_puts_r+0x22>
 800785c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800785e:	f000 fab8 	bl	8007dd2 <__retarget_lock_acquire_recursive>
 8007862:	89a3      	ldrh	r3, [r4, #12]
 8007864:	0719      	lsls	r1, r3, #28
 8007866:	d502      	bpl.n	800786e <_puts_r+0x2e>
 8007868:	6923      	ldr	r3, [r4, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d135      	bne.n	80078da <_puts_r+0x9a>
 800786e:	4621      	mov	r1, r4
 8007870:	4628      	mov	r0, r5
 8007872:	f000 f959 	bl	8007b28 <__swsetup_r>
 8007876:	b380      	cbz	r0, 80078da <_puts_r+0x9a>
 8007878:	f04f 35ff 	mov.w	r5, #4294967295
 800787c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800787e:	07da      	lsls	r2, r3, #31
 8007880:	d405      	bmi.n	800788e <_puts_r+0x4e>
 8007882:	89a3      	ldrh	r3, [r4, #12]
 8007884:	059b      	lsls	r3, r3, #22
 8007886:	d402      	bmi.n	800788e <_puts_r+0x4e>
 8007888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800788a:	f000 faa3 	bl	8007dd4 <__retarget_lock_release_recursive>
 800788e:	4628      	mov	r0, r5
 8007890:	bd70      	pop	{r4, r5, r6, pc}
 8007892:	2b00      	cmp	r3, #0
 8007894:	da04      	bge.n	80078a0 <_puts_r+0x60>
 8007896:	69a2      	ldr	r2, [r4, #24]
 8007898:	429a      	cmp	r2, r3
 800789a:	dc17      	bgt.n	80078cc <_puts_r+0x8c>
 800789c:	290a      	cmp	r1, #10
 800789e:	d015      	beq.n	80078cc <_puts_r+0x8c>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	1c5a      	adds	r2, r3, #1
 80078a4:	6022      	str	r2, [r4, #0]
 80078a6:	7019      	strb	r1, [r3, #0]
 80078a8:	68a3      	ldr	r3, [r4, #8]
 80078aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078ae:	3b01      	subs	r3, #1
 80078b0:	60a3      	str	r3, [r4, #8]
 80078b2:	2900      	cmp	r1, #0
 80078b4:	d1ed      	bne.n	8007892 <_puts_r+0x52>
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	da11      	bge.n	80078de <_puts_r+0x9e>
 80078ba:	4622      	mov	r2, r4
 80078bc:	210a      	movs	r1, #10
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 f8f4 	bl	8007aac <__swbuf_r>
 80078c4:	3001      	adds	r0, #1
 80078c6:	d0d7      	beq.n	8007878 <_puts_r+0x38>
 80078c8:	250a      	movs	r5, #10
 80078ca:	e7d7      	b.n	800787c <_puts_r+0x3c>
 80078cc:	4622      	mov	r2, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 f8ec 	bl	8007aac <__swbuf_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1e7      	bne.n	80078a8 <_puts_r+0x68>
 80078d8:	e7ce      	b.n	8007878 <_puts_r+0x38>
 80078da:	3e01      	subs	r6, #1
 80078dc:	e7e4      	b.n	80078a8 <_puts_r+0x68>
 80078de:	6823      	ldr	r3, [r4, #0]
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	6022      	str	r2, [r4, #0]
 80078e4:	220a      	movs	r2, #10
 80078e6:	701a      	strb	r2, [r3, #0]
 80078e8:	e7ee      	b.n	80078c8 <_puts_r+0x88>
	...

080078ec <puts>:
 80078ec:	4b02      	ldr	r3, [pc, #8]	@ (80078f8 <puts+0xc>)
 80078ee:	4601      	mov	r1, r0
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	f7ff bfa5 	b.w	8007840 <_puts_r>
 80078f6:	bf00      	nop
 80078f8:	200001b4 	.word	0x200001b4

080078fc <sniprintf>:
 80078fc:	b40c      	push	{r2, r3}
 80078fe:	b530      	push	{r4, r5, lr}
 8007900:	4b18      	ldr	r3, [pc, #96]	@ (8007964 <sniprintf+0x68>)
 8007902:	1e0c      	subs	r4, r1, #0
 8007904:	681d      	ldr	r5, [r3, #0]
 8007906:	b09d      	sub	sp, #116	@ 0x74
 8007908:	da08      	bge.n	800791c <sniprintf+0x20>
 800790a:	238b      	movs	r3, #139	@ 0x8b
 800790c:	602b      	str	r3, [r5, #0]
 800790e:	f04f 30ff 	mov.w	r0, #4294967295
 8007912:	b01d      	add	sp, #116	@ 0x74
 8007914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007918:	b002      	add	sp, #8
 800791a:	4770      	bx	lr
 800791c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007920:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007924:	f04f 0300 	mov.w	r3, #0
 8007928:	931b      	str	r3, [sp, #108]	@ 0x6c
 800792a:	bf14      	ite	ne
 800792c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007930:	4623      	moveq	r3, r4
 8007932:	9304      	str	r3, [sp, #16]
 8007934:	9307      	str	r3, [sp, #28]
 8007936:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800793a:	9002      	str	r0, [sp, #8]
 800793c:	9006      	str	r0, [sp, #24]
 800793e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007942:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007944:	ab21      	add	r3, sp, #132	@ 0x84
 8007946:	a902      	add	r1, sp, #8
 8007948:	4628      	mov	r0, r5
 800794a:	9301      	str	r3, [sp, #4]
 800794c:	f002 fa36 	bl	8009dbc <_svfiprintf_r>
 8007950:	1c43      	adds	r3, r0, #1
 8007952:	bfbc      	itt	lt
 8007954:	238b      	movlt	r3, #139	@ 0x8b
 8007956:	602b      	strlt	r3, [r5, #0]
 8007958:	2c00      	cmp	r4, #0
 800795a:	d0da      	beq.n	8007912 <sniprintf+0x16>
 800795c:	9b02      	ldr	r3, [sp, #8]
 800795e:	2200      	movs	r2, #0
 8007960:	701a      	strb	r2, [r3, #0]
 8007962:	e7d6      	b.n	8007912 <sniprintf+0x16>
 8007964:	200001b4 	.word	0x200001b4

08007968 <siprintf>:
 8007968:	b40e      	push	{r1, r2, r3}
 800796a:	b510      	push	{r4, lr}
 800796c:	b09d      	sub	sp, #116	@ 0x74
 800796e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007970:	9002      	str	r0, [sp, #8]
 8007972:	9006      	str	r0, [sp, #24]
 8007974:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007978:	480a      	ldr	r0, [pc, #40]	@ (80079a4 <siprintf+0x3c>)
 800797a:	9107      	str	r1, [sp, #28]
 800797c:	9104      	str	r1, [sp, #16]
 800797e:	490a      	ldr	r1, [pc, #40]	@ (80079a8 <siprintf+0x40>)
 8007980:	f853 2b04 	ldr.w	r2, [r3], #4
 8007984:	9105      	str	r1, [sp, #20]
 8007986:	2400      	movs	r4, #0
 8007988:	a902      	add	r1, sp, #8
 800798a:	6800      	ldr	r0, [r0, #0]
 800798c:	9301      	str	r3, [sp, #4]
 800798e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007990:	f002 fa14 	bl	8009dbc <_svfiprintf_r>
 8007994:	9b02      	ldr	r3, [sp, #8]
 8007996:	701c      	strb	r4, [r3, #0]
 8007998:	b01d      	add	sp, #116	@ 0x74
 800799a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800799e:	b003      	add	sp, #12
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	200001b4 	.word	0x200001b4
 80079a8:	ffff0208 	.word	0xffff0208

080079ac <__sread>:
 80079ac:	b510      	push	{r4, lr}
 80079ae:	460c      	mov	r4, r1
 80079b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b4:	f000 f9be 	bl	8007d34 <_read_r>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	bfab      	itete	ge
 80079bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079be:	89a3      	ldrhlt	r3, [r4, #12]
 80079c0:	181b      	addge	r3, r3, r0
 80079c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80079c6:	bfac      	ite	ge
 80079c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80079ca:	81a3      	strhlt	r3, [r4, #12]
 80079cc:	bd10      	pop	{r4, pc}

080079ce <__swrite>:
 80079ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079d2:	461f      	mov	r7, r3
 80079d4:	898b      	ldrh	r3, [r1, #12]
 80079d6:	05db      	lsls	r3, r3, #23
 80079d8:	4605      	mov	r5, r0
 80079da:	460c      	mov	r4, r1
 80079dc:	4616      	mov	r6, r2
 80079de:	d505      	bpl.n	80079ec <__swrite+0x1e>
 80079e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e4:	2302      	movs	r3, #2
 80079e6:	2200      	movs	r2, #0
 80079e8:	f000 f992 	bl	8007d10 <_lseek_r>
 80079ec:	89a3      	ldrh	r3, [r4, #12]
 80079ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079f6:	81a3      	strh	r3, [r4, #12]
 80079f8:	4632      	mov	r2, r6
 80079fa:	463b      	mov	r3, r7
 80079fc:	4628      	mov	r0, r5
 80079fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a02:	f000 b9a9 	b.w	8007d58 <_write_r>

08007a06 <__sseek>:
 8007a06:	b510      	push	{r4, lr}
 8007a08:	460c      	mov	r4, r1
 8007a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a0e:	f000 f97f 	bl	8007d10 <_lseek_r>
 8007a12:	1c43      	adds	r3, r0, #1
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	bf15      	itete	ne
 8007a18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a22:	81a3      	strheq	r3, [r4, #12]
 8007a24:	bf18      	it	ne
 8007a26:	81a3      	strhne	r3, [r4, #12]
 8007a28:	bd10      	pop	{r4, pc}

08007a2a <__sclose>:
 8007a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a2e:	f000 b95f 	b.w	8007cf0 <_close_r>

08007a32 <_vsniprintf_r>:
 8007a32:	b530      	push	{r4, r5, lr}
 8007a34:	4614      	mov	r4, r2
 8007a36:	2c00      	cmp	r4, #0
 8007a38:	b09b      	sub	sp, #108	@ 0x6c
 8007a3a:	4605      	mov	r5, r0
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	da05      	bge.n	8007a4c <_vsniprintf_r+0x1a>
 8007a40:	238b      	movs	r3, #139	@ 0x8b
 8007a42:	6003      	str	r3, [r0, #0]
 8007a44:	f04f 30ff 	mov.w	r0, #4294967295
 8007a48:	b01b      	add	sp, #108	@ 0x6c
 8007a4a:	bd30      	pop	{r4, r5, pc}
 8007a4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a50:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007a54:	f04f 0300 	mov.w	r3, #0
 8007a58:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a5a:	bf14      	ite	ne
 8007a5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a60:	4623      	moveq	r3, r4
 8007a62:	9302      	str	r3, [sp, #8]
 8007a64:	9305      	str	r3, [sp, #20]
 8007a66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a6a:	9100      	str	r1, [sp, #0]
 8007a6c:	9104      	str	r1, [sp, #16]
 8007a6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007a72:	4669      	mov	r1, sp
 8007a74:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007a76:	f002 f9a1 	bl	8009dbc <_svfiprintf_r>
 8007a7a:	1c43      	adds	r3, r0, #1
 8007a7c:	bfbc      	itt	lt
 8007a7e:	238b      	movlt	r3, #139	@ 0x8b
 8007a80:	602b      	strlt	r3, [r5, #0]
 8007a82:	2c00      	cmp	r4, #0
 8007a84:	d0e0      	beq.n	8007a48 <_vsniprintf_r+0x16>
 8007a86:	9b00      	ldr	r3, [sp, #0]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	701a      	strb	r2, [r3, #0]
 8007a8c:	e7dc      	b.n	8007a48 <_vsniprintf_r+0x16>
	...

08007a90 <vsniprintf>:
 8007a90:	b507      	push	{r0, r1, r2, lr}
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	4613      	mov	r3, r2
 8007a96:	460a      	mov	r2, r1
 8007a98:	4601      	mov	r1, r0
 8007a9a:	4803      	ldr	r0, [pc, #12]	@ (8007aa8 <vsniprintf+0x18>)
 8007a9c:	6800      	ldr	r0, [r0, #0]
 8007a9e:	f7ff ffc8 	bl	8007a32 <_vsniprintf_r>
 8007aa2:	b003      	add	sp, #12
 8007aa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8007aa8:	200001b4 	.word	0x200001b4

08007aac <__swbuf_r>:
 8007aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aae:	460e      	mov	r6, r1
 8007ab0:	4614      	mov	r4, r2
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	b118      	cbz	r0, 8007abe <__swbuf_r+0x12>
 8007ab6:	6a03      	ldr	r3, [r0, #32]
 8007ab8:	b90b      	cbnz	r3, 8007abe <__swbuf_r+0x12>
 8007aba:	f7ff fe79 	bl	80077b0 <__sinit>
 8007abe:	69a3      	ldr	r3, [r4, #24]
 8007ac0:	60a3      	str	r3, [r4, #8]
 8007ac2:	89a3      	ldrh	r3, [r4, #12]
 8007ac4:	071a      	lsls	r2, r3, #28
 8007ac6:	d501      	bpl.n	8007acc <__swbuf_r+0x20>
 8007ac8:	6923      	ldr	r3, [r4, #16]
 8007aca:	b943      	cbnz	r3, 8007ade <__swbuf_r+0x32>
 8007acc:	4621      	mov	r1, r4
 8007ace:	4628      	mov	r0, r5
 8007ad0:	f000 f82a 	bl	8007b28 <__swsetup_r>
 8007ad4:	b118      	cbz	r0, 8007ade <__swbuf_r+0x32>
 8007ad6:	f04f 37ff 	mov.w	r7, #4294967295
 8007ada:	4638      	mov	r0, r7
 8007adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	6922      	ldr	r2, [r4, #16]
 8007ae2:	1a98      	subs	r0, r3, r2
 8007ae4:	6963      	ldr	r3, [r4, #20]
 8007ae6:	b2f6      	uxtb	r6, r6
 8007ae8:	4283      	cmp	r3, r0
 8007aea:	4637      	mov	r7, r6
 8007aec:	dc05      	bgt.n	8007afa <__swbuf_r+0x4e>
 8007aee:	4621      	mov	r1, r4
 8007af0:	4628      	mov	r0, r5
 8007af2:	f002 fc25 	bl	800a340 <_fflush_r>
 8007af6:	2800      	cmp	r0, #0
 8007af8:	d1ed      	bne.n	8007ad6 <__swbuf_r+0x2a>
 8007afa:	68a3      	ldr	r3, [r4, #8]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	60a3      	str	r3, [r4, #8]
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	1c5a      	adds	r2, r3, #1
 8007b04:	6022      	str	r2, [r4, #0]
 8007b06:	701e      	strb	r6, [r3, #0]
 8007b08:	6962      	ldr	r2, [r4, #20]
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d004      	beq.n	8007b1a <__swbuf_r+0x6e>
 8007b10:	89a3      	ldrh	r3, [r4, #12]
 8007b12:	07db      	lsls	r3, r3, #31
 8007b14:	d5e1      	bpl.n	8007ada <__swbuf_r+0x2e>
 8007b16:	2e0a      	cmp	r6, #10
 8007b18:	d1df      	bne.n	8007ada <__swbuf_r+0x2e>
 8007b1a:	4621      	mov	r1, r4
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	f002 fc0f 	bl	800a340 <_fflush_r>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d0d9      	beq.n	8007ada <__swbuf_r+0x2e>
 8007b26:	e7d6      	b.n	8007ad6 <__swbuf_r+0x2a>

08007b28 <__swsetup_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	4b29      	ldr	r3, [pc, #164]	@ (8007bd0 <__swsetup_r+0xa8>)
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	6818      	ldr	r0, [r3, #0]
 8007b30:	460c      	mov	r4, r1
 8007b32:	b118      	cbz	r0, 8007b3c <__swsetup_r+0x14>
 8007b34:	6a03      	ldr	r3, [r0, #32]
 8007b36:	b90b      	cbnz	r3, 8007b3c <__swsetup_r+0x14>
 8007b38:	f7ff fe3a 	bl	80077b0 <__sinit>
 8007b3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b40:	0719      	lsls	r1, r3, #28
 8007b42:	d422      	bmi.n	8007b8a <__swsetup_r+0x62>
 8007b44:	06da      	lsls	r2, r3, #27
 8007b46:	d407      	bmi.n	8007b58 <__swsetup_r+0x30>
 8007b48:	2209      	movs	r2, #9
 8007b4a:	602a      	str	r2, [r5, #0]
 8007b4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b50:	81a3      	strh	r3, [r4, #12]
 8007b52:	f04f 30ff 	mov.w	r0, #4294967295
 8007b56:	e033      	b.n	8007bc0 <__swsetup_r+0x98>
 8007b58:	0758      	lsls	r0, r3, #29
 8007b5a:	d512      	bpl.n	8007b82 <__swsetup_r+0x5a>
 8007b5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b5e:	b141      	cbz	r1, 8007b72 <__swsetup_r+0x4a>
 8007b60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b64:	4299      	cmp	r1, r3
 8007b66:	d002      	beq.n	8007b6e <__swsetup_r+0x46>
 8007b68:	4628      	mov	r0, r5
 8007b6a:	f000 ffc9 	bl	8008b00 <_free_r>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b72:	89a3      	ldrh	r3, [r4, #12]
 8007b74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b78:	81a3      	strh	r3, [r4, #12]
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	6063      	str	r3, [r4, #4]
 8007b7e:	6923      	ldr	r3, [r4, #16]
 8007b80:	6023      	str	r3, [r4, #0]
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	f043 0308 	orr.w	r3, r3, #8
 8007b88:	81a3      	strh	r3, [r4, #12]
 8007b8a:	6923      	ldr	r3, [r4, #16]
 8007b8c:	b94b      	cbnz	r3, 8007ba2 <__swsetup_r+0x7a>
 8007b8e:	89a3      	ldrh	r3, [r4, #12]
 8007b90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b98:	d003      	beq.n	8007ba2 <__swsetup_r+0x7a>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	f002 fc2f 	bl	800a400 <__smakebuf_r>
 8007ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ba6:	f013 0201 	ands.w	r2, r3, #1
 8007baa:	d00a      	beq.n	8007bc2 <__swsetup_r+0x9a>
 8007bac:	2200      	movs	r2, #0
 8007bae:	60a2      	str	r2, [r4, #8]
 8007bb0:	6962      	ldr	r2, [r4, #20]
 8007bb2:	4252      	negs	r2, r2
 8007bb4:	61a2      	str	r2, [r4, #24]
 8007bb6:	6922      	ldr	r2, [r4, #16]
 8007bb8:	b942      	cbnz	r2, 8007bcc <__swsetup_r+0xa4>
 8007bba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bbe:	d1c5      	bne.n	8007b4c <__swsetup_r+0x24>
 8007bc0:	bd38      	pop	{r3, r4, r5, pc}
 8007bc2:	0799      	lsls	r1, r3, #30
 8007bc4:	bf58      	it	pl
 8007bc6:	6962      	ldrpl	r2, [r4, #20]
 8007bc8:	60a2      	str	r2, [r4, #8]
 8007bca:	e7f4      	b.n	8007bb6 <__swsetup_r+0x8e>
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e7f7      	b.n	8007bc0 <__swsetup_r+0x98>
 8007bd0:	200001b4 	.word	0x200001b4

08007bd4 <memset>:
 8007bd4:	4402      	add	r2, r0
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d100      	bne.n	8007bde <memset+0xa>
 8007bdc:	4770      	bx	lr
 8007bde:	f803 1b01 	strb.w	r1, [r3], #1
 8007be2:	e7f9      	b.n	8007bd8 <memset+0x4>

08007be4 <strncmp>:
 8007be4:	b510      	push	{r4, lr}
 8007be6:	b16a      	cbz	r2, 8007c04 <strncmp+0x20>
 8007be8:	3901      	subs	r1, #1
 8007bea:	1884      	adds	r4, r0, r2
 8007bec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bf0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d103      	bne.n	8007c00 <strncmp+0x1c>
 8007bf8:	42a0      	cmp	r0, r4
 8007bfa:	d001      	beq.n	8007c00 <strncmp+0x1c>
 8007bfc:	2a00      	cmp	r2, #0
 8007bfe:	d1f5      	bne.n	8007bec <strncmp+0x8>
 8007c00:	1ad0      	subs	r0, r2, r3
 8007c02:	bd10      	pop	{r4, pc}
 8007c04:	4610      	mov	r0, r2
 8007c06:	e7fc      	b.n	8007c02 <strncmp+0x1e>

08007c08 <strncpy>:
 8007c08:	b510      	push	{r4, lr}
 8007c0a:	3901      	subs	r1, #1
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	b132      	cbz	r2, 8007c1e <strncpy+0x16>
 8007c10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c14:	f803 4b01 	strb.w	r4, [r3], #1
 8007c18:	3a01      	subs	r2, #1
 8007c1a:	2c00      	cmp	r4, #0
 8007c1c:	d1f7      	bne.n	8007c0e <strncpy+0x6>
 8007c1e:	441a      	add	r2, r3
 8007c20:	2100      	movs	r1, #0
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d100      	bne.n	8007c28 <strncpy+0x20>
 8007c26:	bd10      	pop	{r4, pc}
 8007c28:	f803 1b01 	strb.w	r1, [r3], #1
 8007c2c:	e7f9      	b.n	8007c22 <strncpy+0x1a>
	...

08007c30 <strtok>:
 8007c30:	4b16      	ldr	r3, [pc, #88]	@ (8007c8c <strtok+0x5c>)
 8007c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c36:	681f      	ldr	r7, [r3, #0]
 8007c38:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	460e      	mov	r6, r1
 8007c3e:	b9ec      	cbnz	r4, 8007c7c <strtok+0x4c>
 8007c40:	2050      	movs	r0, #80	@ 0x50
 8007c42:	f001 fae1 	bl	8009208 <malloc>
 8007c46:	4602      	mov	r2, r0
 8007c48:	6478      	str	r0, [r7, #68]	@ 0x44
 8007c4a:	b920      	cbnz	r0, 8007c56 <strtok+0x26>
 8007c4c:	4b10      	ldr	r3, [pc, #64]	@ (8007c90 <strtok+0x60>)
 8007c4e:	4811      	ldr	r0, [pc, #68]	@ (8007c94 <strtok+0x64>)
 8007c50:	215b      	movs	r1, #91	@ 0x5b
 8007c52:	f000 f8df 	bl	8007e14 <__assert_func>
 8007c56:	e9c0 4400 	strd	r4, r4, [r0]
 8007c5a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007c5e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007c62:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8007c66:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007c6a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007c6e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007c72:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007c76:	6184      	str	r4, [r0, #24]
 8007c78:	7704      	strb	r4, [r0, #28]
 8007c7a:	6244      	str	r4, [r0, #36]	@ 0x24
 8007c7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c7e:	4631      	mov	r1, r6
 8007c80:	4628      	mov	r0, r5
 8007c82:	2301      	movs	r3, #1
 8007c84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c88:	f000 b806 	b.w	8007c98 <__strtok_r>
 8007c8c:	200001b4 	.word	0x200001b4
 8007c90:	0800a8d3 	.word	0x0800a8d3
 8007c94:	0800a8ea 	.word	0x0800a8ea

08007c98 <__strtok_r>:
 8007c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	b908      	cbnz	r0, 8007ca2 <__strtok_r+0xa>
 8007c9e:	6814      	ldr	r4, [r2, #0]
 8007ca0:	b144      	cbz	r4, 8007cb4 <__strtok_r+0x1c>
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007ca8:	460f      	mov	r7, r1
 8007caa:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007cae:	b91e      	cbnz	r6, 8007cb8 <__strtok_r+0x20>
 8007cb0:	b965      	cbnz	r5, 8007ccc <__strtok_r+0x34>
 8007cb2:	6015      	str	r5, [r2, #0]
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	e005      	b.n	8007cc4 <__strtok_r+0x2c>
 8007cb8:	42b5      	cmp	r5, r6
 8007cba:	d1f6      	bne.n	8007caa <__strtok_r+0x12>
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1f0      	bne.n	8007ca2 <__strtok_r+0xa>
 8007cc0:	6014      	str	r4, [r2, #0]
 8007cc2:	7003      	strb	r3, [r0, #0]
 8007cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cc6:	461c      	mov	r4, r3
 8007cc8:	e00c      	b.n	8007ce4 <__strtok_r+0x4c>
 8007cca:	b91d      	cbnz	r5, 8007cd4 <__strtok_r+0x3c>
 8007ccc:	4627      	mov	r7, r4
 8007cce:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007cd2:	460e      	mov	r6, r1
 8007cd4:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007cd8:	42ab      	cmp	r3, r5
 8007cda:	d1f6      	bne.n	8007cca <__strtok_r+0x32>
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d0f2      	beq.n	8007cc6 <__strtok_r+0x2e>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	703b      	strb	r3, [r7, #0]
 8007ce4:	6014      	str	r4, [r2, #0]
 8007ce6:	e7ed      	b.n	8007cc4 <__strtok_r+0x2c>

08007ce8 <_localeconv_r>:
 8007ce8:	4800      	ldr	r0, [pc, #0]	@ (8007cec <_localeconv_r+0x4>)
 8007cea:	4770      	bx	lr
 8007cec:	20000138 	.word	0x20000138

08007cf0 <_close_r>:
 8007cf0:	b538      	push	{r3, r4, r5, lr}
 8007cf2:	4d06      	ldr	r5, [pc, #24]	@ (8007d0c <_close_r+0x1c>)
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	4604      	mov	r4, r0
 8007cf8:	4608      	mov	r0, r1
 8007cfa:	602b      	str	r3, [r5, #0]
 8007cfc:	f7f9 fbaa 	bl	8001454 <_close>
 8007d00:	1c43      	adds	r3, r0, #1
 8007d02:	d102      	bne.n	8007d0a <_close_r+0x1a>
 8007d04:	682b      	ldr	r3, [r5, #0]
 8007d06:	b103      	cbz	r3, 8007d0a <_close_r+0x1a>
 8007d08:	6023      	str	r3, [r4, #0]
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	2000195c 	.word	0x2000195c

08007d10 <_lseek_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	4d07      	ldr	r5, [pc, #28]	@ (8007d30 <_lseek_r+0x20>)
 8007d14:	4604      	mov	r4, r0
 8007d16:	4608      	mov	r0, r1
 8007d18:	4611      	mov	r1, r2
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	602a      	str	r2, [r5, #0]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	f7f9 fbbf 	bl	80014a2 <_lseek>
 8007d24:	1c43      	adds	r3, r0, #1
 8007d26:	d102      	bne.n	8007d2e <_lseek_r+0x1e>
 8007d28:	682b      	ldr	r3, [r5, #0]
 8007d2a:	b103      	cbz	r3, 8007d2e <_lseek_r+0x1e>
 8007d2c:	6023      	str	r3, [r4, #0]
 8007d2e:	bd38      	pop	{r3, r4, r5, pc}
 8007d30:	2000195c 	.word	0x2000195c

08007d34 <_read_r>:
 8007d34:	b538      	push	{r3, r4, r5, lr}
 8007d36:	4d07      	ldr	r5, [pc, #28]	@ (8007d54 <_read_r+0x20>)
 8007d38:	4604      	mov	r4, r0
 8007d3a:	4608      	mov	r0, r1
 8007d3c:	4611      	mov	r1, r2
 8007d3e:	2200      	movs	r2, #0
 8007d40:	602a      	str	r2, [r5, #0]
 8007d42:	461a      	mov	r2, r3
 8007d44:	f7f9 fb4d 	bl	80013e2 <_read>
 8007d48:	1c43      	adds	r3, r0, #1
 8007d4a:	d102      	bne.n	8007d52 <_read_r+0x1e>
 8007d4c:	682b      	ldr	r3, [r5, #0]
 8007d4e:	b103      	cbz	r3, 8007d52 <_read_r+0x1e>
 8007d50:	6023      	str	r3, [r4, #0]
 8007d52:	bd38      	pop	{r3, r4, r5, pc}
 8007d54:	2000195c 	.word	0x2000195c

08007d58 <_write_r>:
 8007d58:	b538      	push	{r3, r4, r5, lr}
 8007d5a:	4d07      	ldr	r5, [pc, #28]	@ (8007d78 <_write_r+0x20>)
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	4608      	mov	r0, r1
 8007d60:	4611      	mov	r1, r2
 8007d62:	2200      	movs	r2, #0
 8007d64:	602a      	str	r2, [r5, #0]
 8007d66:	461a      	mov	r2, r3
 8007d68:	f7f9 fb58 	bl	800141c <_write>
 8007d6c:	1c43      	adds	r3, r0, #1
 8007d6e:	d102      	bne.n	8007d76 <_write_r+0x1e>
 8007d70:	682b      	ldr	r3, [r5, #0]
 8007d72:	b103      	cbz	r3, 8007d76 <_write_r+0x1e>
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	bd38      	pop	{r3, r4, r5, pc}
 8007d78:	2000195c 	.word	0x2000195c

08007d7c <__errno>:
 8007d7c:	4b01      	ldr	r3, [pc, #4]	@ (8007d84 <__errno+0x8>)
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	200001b4 	.word	0x200001b4

08007d88 <__libc_init_array>:
 8007d88:	b570      	push	{r4, r5, r6, lr}
 8007d8a:	4d0d      	ldr	r5, [pc, #52]	@ (8007dc0 <__libc_init_array+0x38>)
 8007d8c:	4c0d      	ldr	r4, [pc, #52]	@ (8007dc4 <__libc_init_array+0x3c>)
 8007d8e:	1b64      	subs	r4, r4, r5
 8007d90:	10a4      	asrs	r4, r4, #2
 8007d92:	2600      	movs	r6, #0
 8007d94:	42a6      	cmp	r6, r4
 8007d96:	d109      	bne.n	8007dac <__libc_init_array+0x24>
 8007d98:	4d0b      	ldr	r5, [pc, #44]	@ (8007dc8 <__libc_init_array+0x40>)
 8007d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8007dcc <__libc_init_array+0x44>)
 8007d9c:	f002 fc4e 	bl	800a63c <_init>
 8007da0:	1b64      	subs	r4, r4, r5
 8007da2:	10a4      	asrs	r4, r4, #2
 8007da4:	2600      	movs	r6, #0
 8007da6:	42a6      	cmp	r6, r4
 8007da8:	d105      	bne.n	8007db6 <__libc_init_array+0x2e>
 8007daa:	bd70      	pop	{r4, r5, r6, pc}
 8007dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8007db0:	4798      	blx	r3
 8007db2:	3601      	adds	r6, #1
 8007db4:	e7ee      	b.n	8007d94 <__libc_init_array+0xc>
 8007db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dba:	4798      	blx	r3
 8007dbc:	3601      	adds	r6, #1
 8007dbe:	e7f2      	b.n	8007da6 <__libc_init_array+0x1e>
 8007dc0:	0800ad20 	.word	0x0800ad20
 8007dc4:	0800ad20 	.word	0x0800ad20
 8007dc8:	0800ad20 	.word	0x0800ad20
 8007dcc:	0800ad24 	.word	0x0800ad24

08007dd0 <__retarget_lock_init_recursive>:
 8007dd0:	4770      	bx	lr

08007dd2 <__retarget_lock_acquire_recursive>:
 8007dd2:	4770      	bx	lr

08007dd4 <__retarget_lock_release_recursive>:
 8007dd4:	4770      	bx	lr

08007dd6 <memcpy>:
 8007dd6:	440a      	add	r2, r1
 8007dd8:	4291      	cmp	r1, r2
 8007dda:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dde:	d100      	bne.n	8007de2 <memcpy+0xc>
 8007de0:	4770      	bx	lr
 8007de2:	b510      	push	{r4, lr}
 8007de4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007de8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dec:	4291      	cmp	r1, r2
 8007dee:	d1f9      	bne.n	8007de4 <memcpy+0xe>
 8007df0:	bd10      	pop	{r4, pc}
 8007df2:	0000      	movs	r0, r0
 8007df4:	0000      	movs	r0, r0
	...

08007df8 <nan>:
 8007df8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007e00 <nan+0x8>
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	00000000 	.word	0x00000000
 8007e04:	7ff80000 	.word	0x7ff80000

08007e08 <nanf>:
 8007e08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007e10 <nanf+0x8>
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	7fc00000 	.word	0x7fc00000

08007e14 <__assert_func>:
 8007e14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e16:	4614      	mov	r4, r2
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4b09      	ldr	r3, [pc, #36]	@ (8007e40 <__assert_func+0x2c>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4605      	mov	r5, r0
 8007e20:	68d8      	ldr	r0, [r3, #12]
 8007e22:	b14c      	cbz	r4, 8007e38 <__assert_func+0x24>
 8007e24:	4b07      	ldr	r3, [pc, #28]	@ (8007e44 <__assert_func+0x30>)
 8007e26:	9100      	str	r1, [sp, #0]
 8007e28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e2c:	4906      	ldr	r1, [pc, #24]	@ (8007e48 <__assert_func+0x34>)
 8007e2e:	462b      	mov	r3, r5
 8007e30:	f002 faae 	bl	800a390 <fiprintf>
 8007e34:	f002 fb6c 	bl	800a510 <abort>
 8007e38:	4b04      	ldr	r3, [pc, #16]	@ (8007e4c <__assert_func+0x38>)
 8007e3a:	461c      	mov	r4, r3
 8007e3c:	e7f3      	b.n	8007e26 <__assert_func+0x12>
 8007e3e:	bf00      	nop
 8007e40:	200001b4 	.word	0x200001b4
 8007e44:	0800a94c 	.word	0x0800a94c
 8007e48:	0800a959 	.word	0x0800a959
 8007e4c:	0800a987 	.word	0x0800a987

08007e50 <quorem>:
 8007e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	6903      	ldr	r3, [r0, #16]
 8007e56:	690c      	ldr	r4, [r1, #16]
 8007e58:	42a3      	cmp	r3, r4
 8007e5a:	4607      	mov	r7, r0
 8007e5c:	db7e      	blt.n	8007f5c <quorem+0x10c>
 8007e5e:	3c01      	subs	r4, #1
 8007e60:	f101 0814 	add.w	r8, r1, #20
 8007e64:	00a3      	lsls	r3, r4, #2
 8007e66:	f100 0514 	add.w	r5, r0, #20
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e70:	9301      	str	r3, [sp, #4]
 8007e72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e82:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e86:	d32e      	bcc.n	8007ee6 <quorem+0x96>
 8007e88:	f04f 0a00 	mov.w	sl, #0
 8007e8c:	46c4      	mov	ip, r8
 8007e8e:	46ae      	mov	lr, r5
 8007e90:	46d3      	mov	fp, sl
 8007e92:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e96:	b298      	uxth	r0, r3
 8007e98:	fb06 a000 	mla	r0, r6, r0, sl
 8007e9c:	0c02      	lsrs	r2, r0, #16
 8007e9e:	0c1b      	lsrs	r3, r3, #16
 8007ea0:	fb06 2303 	mla	r3, r6, r3, r2
 8007ea4:	f8de 2000 	ldr.w	r2, [lr]
 8007ea8:	b280      	uxth	r0, r0
 8007eaa:	b292      	uxth	r2, r2
 8007eac:	1a12      	subs	r2, r2, r0
 8007eae:	445a      	add	r2, fp
 8007eb0:	f8de 0000 	ldr.w	r0, [lr]
 8007eb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ebe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ec2:	b292      	uxth	r2, r2
 8007ec4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ec8:	45e1      	cmp	r9, ip
 8007eca:	f84e 2b04 	str.w	r2, [lr], #4
 8007ece:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ed2:	d2de      	bcs.n	8007e92 <quorem+0x42>
 8007ed4:	9b00      	ldr	r3, [sp, #0]
 8007ed6:	58eb      	ldr	r3, [r5, r3]
 8007ed8:	b92b      	cbnz	r3, 8007ee6 <quorem+0x96>
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	3b04      	subs	r3, #4
 8007ede:	429d      	cmp	r5, r3
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	d32f      	bcc.n	8007f44 <quorem+0xf4>
 8007ee4:	613c      	str	r4, [r7, #16]
 8007ee6:	4638      	mov	r0, r7
 8007ee8:	f001 fd12 	bl	8009910 <__mcmp>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	db25      	blt.n	8007f3c <quorem+0xec>
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ef8:	f8d1 c000 	ldr.w	ip, [r1]
 8007efc:	fa1f fe82 	uxth.w	lr, r2
 8007f00:	fa1f f38c 	uxth.w	r3, ip
 8007f04:	eba3 030e 	sub.w	r3, r3, lr
 8007f08:	4403      	add	r3, r0
 8007f0a:	0c12      	lsrs	r2, r2, #16
 8007f0c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007f10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f1a:	45c1      	cmp	r9, r8
 8007f1c:	f841 3b04 	str.w	r3, [r1], #4
 8007f20:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f24:	d2e6      	bcs.n	8007ef4 <quorem+0xa4>
 8007f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f2e:	b922      	cbnz	r2, 8007f3a <quorem+0xea>
 8007f30:	3b04      	subs	r3, #4
 8007f32:	429d      	cmp	r5, r3
 8007f34:	461a      	mov	r2, r3
 8007f36:	d30b      	bcc.n	8007f50 <quorem+0x100>
 8007f38:	613c      	str	r4, [r7, #16]
 8007f3a:	3601      	adds	r6, #1
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	b003      	add	sp, #12
 8007f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f44:	6812      	ldr	r2, [r2, #0]
 8007f46:	3b04      	subs	r3, #4
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	d1cb      	bne.n	8007ee4 <quorem+0x94>
 8007f4c:	3c01      	subs	r4, #1
 8007f4e:	e7c6      	b.n	8007ede <quorem+0x8e>
 8007f50:	6812      	ldr	r2, [r2, #0]
 8007f52:	3b04      	subs	r3, #4
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	d1ef      	bne.n	8007f38 <quorem+0xe8>
 8007f58:	3c01      	subs	r4, #1
 8007f5a:	e7ea      	b.n	8007f32 <quorem+0xe2>
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	e7ee      	b.n	8007f3e <quorem+0xee>

08007f60 <_dtoa_r>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	69c7      	ldr	r7, [r0, #28]
 8007f66:	b097      	sub	sp, #92	@ 0x5c
 8007f68:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007f6c:	ec55 4b10 	vmov	r4, r5, d0
 8007f70:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007f72:	9107      	str	r1, [sp, #28]
 8007f74:	4681      	mov	r9, r0
 8007f76:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f78:	9311      	str	r3, [sp, #68]	@ 0x44
 8007f7a:	b97f      	cbnz	r7, 8007f9c <_dtoa_r+0x3c>
 8007f7c:	2010      	movs	r0, #16
 8007f7e:	f001 f943 	bl	8009208 <malloc>
 8007f82:	4602      	mov	r2, r0
 8007f84:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f88:	b920      	cbnz	r0, 8007f94 <_dtoa_r+0x34>
 8007f8a:	4ba9      	ldr	r3, [pc, #676]	@ (8008230 <_dtoa_r+0x2d0>)
 8007f8c:	21ef      	movs	r1, #239	@ 0xef
 8007f8e:	48a9      	ldr	r0, [pc, #676]	@ (8008234 <_dtoa_r+0x2d4>)
 8007f90:	f7ff ff40 	bl	8007e14 <__assert_func>
 8007f94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f98:	6007      	str	r7, [r0, #0]
 8007f9a:	60c7      	str	r7, [r0, #12]
 8007f9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fa0:	6819      	ldr	r1, [r3, #0]
 8007fa2:	b159      	cbz	r1, 8007fbc <_dtoa_r+0x5c>
 8007fa4:	685a      	ldr	r2, [r3, #4]
 8007fa6:	604a      	str	r2, [r1, #4]
 8007fa8:	2301      	movs	r3, #1
 8007faa:	4093      	lsls	r3, r2
 8007fac:	608b      	str	r3, [r1, #8]
 8007fae:	4648      	mov	r0, r9
 8007fb0:	f001 fa32 	bl	8009418 <_Bfree>
 8007fb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	1e2b      	subs	r3, r5, #0
 8007fbe:	bfb9      	ittee	lt
 8007fc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007fc4:	9305      	strlt	r3, [sp, #20]
 8007fc6:	2300      	movge	r3, #0
 8007fc8:	6033      	strge	r3, [r6, #0]
 8007fca:	9f05      	ldr	r7, [sp, #20]
 8007fcc:	4b9a      	ldr	r3, [pc, #616]	@ (8008238 <_dtoa_r+0x2d8>)
 8007fce:	bfbc      	itt	lt
 8007fd0:	2201      	movlt	r2, #1
 8007fd2:	6032      	strlt	r2, [r6, #0]
 8007fd4:	43bb      	bics	r3, r7
 8007fd6:	d112      	bne.n	8007ffe <_dtoa_r+0x9e>
 8007fd8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007fda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007fde:	6013      	str	r3, [r2, #0]
 8007fe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fe4:	4323      	orrs	r3, r4
 8007fe6:	f000 855a 	beq.w	8008a9e <_dtoa_r+0xb3e>
 8007fea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800824c <_dtoa_r+0x2ec>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f000 855c 	beq.w	8008aae <_dtoa_r+0xb4e>
 8007ff6:	f10a 0303 	add.w	r3, sl, #3
 8007ffa:	f000 bd56 	b.w	8008aaa <_dtoa_r+0xb4a>
 8007ffe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008002:	2200      	movs	r2, #0
 8008004:	ec51 0b17 	vmov	r0, r1, d7
 8008008:	2300      	movs	r3, #0
 800800a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800800e:	f7f8 fd6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008012:	4680      	mov	r8, r0
 8008014:	b158      	cbz	r0, 800802e <_dtoa_r+0xce>
 8008016:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008018:	2301      	movs	r3, #1
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800801e:	b113      	cbz	r3, 8008026 <_dtoa_r+0xc6>
 8008020:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008022:	4b86      	ldr	r3, [pc, #536]	@ (800823c <_dtoa_r+0x2dc>)
 8008024:	6013      	str	r3, [r2, #0]
 8008026:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008250 <_dtoa_r+0x2f0>
 800802a:	f000 bd40 	b.w	8008aae <_dtoa_r+0xb4e>
 800802e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008032:	aa14      	add	r2, sp, #80	@ 0x50
 8008034:	a915      	add	r1, sp, #84	@ 0x54
 8008036:	4648      	mov	r0, r9
 8008038:	f001 fd8a 	bl	8009b50 <__d2b>
 800803c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008040:	9002      	str	r0, [sp, #8]
 8008042:	2e00      	cmp	r6, #0
 8008044:	d078      	beq.n	8008138 <_dtoa_r+0x1d8>
 8008046:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008048:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800804c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008050:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008054:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008058:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800805c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008060:	4619      	mov	r1, r3
 8008062:	2200      	movs	r2, #0
 8008064:	4b76      	ldr	r3, [pc, #472]	@ (8008240 <_dtoa_r+0x2e0>)
 8008066:	f7f8 f91f 	bl	80002a8 <__aeabi_dsub>
 800806a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008218 <_dtoa_r+0x2b8>)
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	f7f8 fad2 	bl	8000618 <__aeabi_dmul>
 8008074:	a36a      	add	r3, pc, #424	@ (adr r3, 8008220 <_dtoa_r+0x2c0>)
 8008076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807a:	f7f8 f917 	bl	80002ac <__adddf3>
 800807e:	4604      	mov	r4, r0
 8008080:	4630      	mov	r0, r6
 8008082:	460d      	mov	r5, r1
 8008084:	f7f8 fa5e 	bl	8000544 <__aeabi_i2d>
 8008088:	a367      	add	r3, pc, #412	@ (adr r3, 8008228 <_dtoa_r+0x2c8>)
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	f7f8 fac3 	bl	8000618 <__aeabi_dmul>
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	4620      	mov	r0, r4
 8008098:	4629      	mov	r1, r5
 800809a:	f7f8 f907 	bl	80002ac <__adddf3>
 800809e:	4604      	mov	r4, r0
 80080a0:	460d      	mov	r5, r1
 80080a2:	f7f8 fd69 	bl	8000b78 <__aeabi_d2iz>
 80080a6:	2200      	movs	r2, #0
 80080a8:	4607      	mov	r7, r0
 80080aa:	2300      	movs	r3, #0
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	f7f8 fd24 	bl	8000afc <__aeabi_dcmplt>
 80080b4:	b140      	cbz	r0, 80080c8 <_dtoa_r+0x168>
 80080b6:	4638      	mov	r0, r7
 80080b8:	f7f8 fa44 	bl	8000544 <__aeabi_i2d>
 80080bc:	4622      	mov	r2, r4
 80080be:	462b      	mov	r3, r5
 80080c0:	f7f8 fd12 	bl	8000ae8 <__aeabi_dcmpeq>
 80080c4:	b900      	cbnz	r0, 80080c8 <_dtoa_r+0x168>
 80080c6:	3f01      	subs	r7, #1
 80080c8:	2f16      	cmp	r7, #22
 80080ca:	d852      	bhi.n	8008172 <_dtoa_r+0x212>
 80080cc:	4b5d      	ldr	r3, [pc, #372]	@ (8008244 <_dtoa_r+0x2e4>)
 80080ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080da:	f7f8 fd0f 	bl	8000afc <__aeabi_dcmplt>
 80080de:	2800      	cmp	r0, #0
 80080e0:	d049      	beq.n	8008176 <_dtoa_r+0x216>
 80080e2:	3f01      	subs	r7, #1
 80080e4:	2300      	movs	r3, #0
 80080e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80080e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080ea:	1b9b      	subs	r3, r3, r6
 80080ec:	1e5a      	subs	r2, r3, #1
 80080ee:	bf45      	ittet	mi
 80080f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80080f4:	9300      	strmi	r3, [sp, #0]
 80080f6:	2300      	movpl	r3, #0
 80080f8:	2300      	movmi	r3, #0
 80080fa:	9206      	str	r2, [sp, #24]
 80080fc:	bf54      	ite	pl
 80080fe:	9300      	strpl	r3, [sp, #0]
 8008100:	9306      	strmi	r3, [sp, #24]
 8008102:	2f00      	cmp	r7, #0
 8008104:	db39      	blt.n	800817a <_dtoa_r+0x21a>
 8008106:	9b06      	ldr	r3, [sp, #24]
 8008108:	970d      	str	r7, [sp, #52]	@ 0x34
 800810a:	443b      	add	r3, r7
 800810c:	9306      	str	r3, [sp, #24]
 800810e:	2300      	movs	r3, #0
 8008110:	9308      	str	r3, [sp, #32]
 8008112:	9b07      	ldr	r3, [sp, #28]
 8008114:	2b09      	cmp	r3, #9
 8008116:	d863      	bhi.n	80081e0 <_dtoa_r+0x280>
 8008118:	2b05      	cmp	r3, #5
 800811a:	bfc4      	itt	gt
 800811c:	3b04      	subgt	r3, #4
 800811e:	9307      	strgt	r3, [sp, #28]
 8008120:	9b07      	ldr	r3, [sp, #28]
 8008122:	f1a3 0302 	sub.w	r3, r3, #2
 8008126:	bfcc      	ite	gt
 8008128:	2400      	movgt	r4, #0
 800812a:	2401      	movle	r4, #1
 800812c:	2b03      	cmp	r3, #3
 800812e:	d863      	bhi.n	80081f8 <_dtoa_r+0x298>
 8008130:	e8df f003 	tbb	[pc, r3]
 8008134:	2b375452 	.word	0x2b375452
 8008138:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800813c:	441e      	add	r6, r3
 800813e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008142:	2b20      	cmp	r3, #32
 8008144:	bfc1      	itttt	gt
 8008146:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800814a:	409f      	lslgt	r7, r3
 800814c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008150:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008154:	bfd6      	itet	le
 8008156:	f1c3 0320 	rsble	r3, r3, #32
 800815a:	ea47 0003 	orrgt.w	r0, r7, r3
 800815e:	fa04 f003 	lslle.w	r0, r4, r3
 8008162:	f7f8 f9df 	bl	8000524 <__aeabi_ui2d>
 8008166:	2201      	movs	r2, #1
 8008168:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800816c:	3e01      	subs	r6, #1
 800816e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008170:	e776      	b.n	8008060 <_dtoa_r+0x100>
 8008172:	2301      	movs	r3, #1
 8008174:	e7b7      	b.n	80080e6 <_dtoa_r+0x186>
 8008176:	9010      	str	r0, [sp, #64]	@ 0x40
 8008178:	e7b6      	b.n	80080e8 <_dtoa_r+0x188>
 800817a:	9b00      	ldr	r3, [sp, #0]
 800817c:	1bdb      	subs	r3, r3, r7
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	427b      	negs	r3, r7
 8008182:	9308      	str	r3, [sp, #32]
 8008184:	2300      	movs	r3, #0
 8008186:	930d      	str	r3, [sp, #52]	@ 0x34
 8008188:	e7c3      	b.n	8008112 <_dtoa_r+0x1b2>
 800818a:	2301      	movs	r3, #1
 800818c:	9309      	str	r3, [sp, #36]	@ 0x24
 800818e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008190:	eb07 0b03 	add.w	fp, r7, r3
 8008194:	f10b 0301 	add.w	r3, fp, #1
 8008198:	2b01      	cmp	r3, #1
 800819a:	9303      	str	r3, [sp, #12]
 800819c:	bfb8      	it	lt
 800819e:	2301      	movlt	r3, #1
 80081a0:	e006      	b.n	80081b0 <_dtoa_r+0x250>
 80081a2:	2301      	movs	r3, #1
 80081a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	dd28      	ble.n	80081fe <_dtoa_r+0x29e>
 80081ac:	469b      	mov	fp, r3
 80081ae:	9303      	str	r3, [sp, #12]
 80081b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80081b4:	2100      	movs	r1, #0
 80081b6:	2204      	movs	r2, #4
 80081b8:	f102 0514 	add.w	r5, r2, #20
 80081bc:	429d      	cmp	r5, r3
 80081be:	d926      	bls.n	800820e <_dtoa_r+0x2ae>
 80081c0:	6041      	str	r1, [r0, #4]
 80081c2:	4648      	mov	r0, r9
 80081c4:	f001 f8e8 	bl	8009398 <_Balloc>
 80081c8:	4682      	mov	sl, r0
 80081ca:	2800      	cmp	r0, #0
 80081cc:	d142      	bne.n	8008254 <_dtoa_r+0x2f4>
 80081ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008248 <_dtoa_r+0x2e8>)
 80081d0:	4602      	mov	r2, r0
 80081d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80081d6:	e6da      	b.n	8007f8e <_dtoa_r+0x2e>
 80081d8:	2300      	movs	r3, #0
 80081da:	e7e3      	b.n	80081a4 <_dtoa_r+0x244>
 80081dc:	2300      	movs	r3, #0
 80081de:	e7d5      	b.n	800818c <_dtoa_r+0x22c>
 80081e0:	2401      	movs	r4, #1
 80081e2:	2300      	movs	r3, #0
 80081e4:	9307      	str	r3, [sp, #28]
 80081e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80081e8:	f04f 3bff 	mov.w	fp, #4294967295
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80081f2:	2312      	movs	r3, #18
 80081f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80081f6:	e7db      	b.n	80081b0 <_dtoa_r+0x250>
 80081f8:	2301      	movs	r3, #1
 80081fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80081fc:	e7f4      	b.n	80081e8 <_dtoa_r+0x288>
 80081fe:	f04f 0b01 	mov.w	fp, #1
 8008202:	f8cd b00c 	str.w	fp, [sp, #12]
 8008206:	465b      	mov	r3, fp
 8008208:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800820c:	e7d0      	b.n	80081b0 <_dtoa_r+0x250>
 800820e:	3101      	adds	r1, #1
 8008210:	0052      	lsls	r2, r2, #1
 8008212:	e7d1      	b.n	80081b8 <_dtoa_r+0x258>
 8008214:	f3af 8000 	nop.w
 8008218:	636f4361 	.word	0x636f4361
 800821c:	3fd287a7 	.word	0x3fd287a7
 8008220:	8b60c8b3 	.word	0x8b60c8b3
 8008224:	3fc68a28 	.word	0x3fc68a28
 8008228:	509f79fb 	.word	0x509f79fb
 800822c:	3fd34413 	.word	0x3fd34413
 8008230:	0800a8d3 	.word	0x0800a8d3
 8008234:	0800a995 	.word	0x0800a995
 8008238:	7ff00000 	.word	0x7ff00000
 800823c:	0800a8ab 	.word	0x0800a8ab
 8008240:	3ff80000 	.word	0x3ff80000
 8008244:	0800ac50 	.word	0x0800ac50
 8008248:	0800a9ed 	.word	0x0800a9ed
 800824c:	0800a991 	.word	0x0800a991
 8008250:	0800a8aa 	.word	0x0800a8aa
 8008254:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008258:	6018      	str	r0, [r3, #0]
 800825a:	9b03      	ldr	r3, [sp, #12]
 800825c:	2b0e      	cmp	r3, #14
 800825e:	f200 80a1 	bhi.w	80083a4 <_dtoa_r+0x444>
 8008262:	2c00      	cmp	r4, #0
 8008264:	f000 809e 	beq.w	80083a4 <_dtoa_r+0x444>
 8008268:	2f00      	cmp	r7, #0
 800826a:	dd33      	ble.n	80082d4 <_dtoa_r+0x374>
 800826c:	4b9c      	ldr	r3, [pc, #624]	@ (80084e0 <_dtoa_r+0x580>)
 800826e:	f007 020f 	and.w	r2, r7, #15
 8008272:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008276:	ed93 7b00 	vldr	d7, [r3]
 800827a:	05f8      	lsls	r0, r7, #23
 800827c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008280:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008284:	d516      	bpl.n	80082b4 <_dtoa_r+0x354>
 8008286:	4b97      	ldr	r3, [pc, #604]	@ (80084e4 <_dtoa_r+0x584>)
 8008288:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800828c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008290:	f7f8 faec 	bl	800086c <__aeabi_ddiv>
 8008294:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008298:	f004 040f 	and.w	r4, r4, #15
 800829c:	2603      	movs	r6, #3
 800829e:	4d91      	ldr	r5, [pc, #580]	@ (80084e4 <_dtoa_r+0x584>)
 80082a0:	b954      	cbnz	r4, 80082b8 <_dtoa_r+0x358>
 80082a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082aa:	f7f8 fadf 	bl	800086c <__aeabi_ddiv>
 80082ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082b2:	e028      	b.n	8008306 <_dtoa_r+0x3a6>
 80082b4:	2602      	movs	r6, #2
 80082b6:	e7f2      	b.n	800829e <_dtoa_r+0x33e>
 80082b8:	07e1      	lsls	r1, r4, #31
 80082ba:	d508      	bpl.n	80082ce <_dtoa_r+0x36e>
 80082bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082c4:	f7f8 f9a8 	bl	8000618 <__aeabi_dmul>
 80082c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082cc:	3601      	adds	r6, #1
 80082ce:	1064      	asrs	r4, r4, #1
 80082d0:	3508      	adds	r5, #8
 80082d2:	e7e5      	b.n	80082a0 <_dtoa_r+0x340>
 80082d4:	f000 80af 	beq.w	8008436 <_dtoa_r+0x4d6>
 80082d8:	427c      	negs	r4, r7
 80082da:	4b81      	ldr	r3, [pc, #516]	@ (80084e0 <_dtoa_r+0x580>)
 80082dc:	4d81      	ldr	r5, [pc, #516]	@ (80084e4 <_dtoa_r+0x584>)
 80082de:	f004 020f 	and.w	r2, r4, #15
 80082e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082ee:	f7f8 f993 	bl	8000618 <__aeabi_dmul>
 80082f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082f6:	1124      	asrs	r4, r4, #4
 80082f8:	2300      	movs	r3, #0
 80082fa:	2602      	movs	r6, #2
 80082fc:	2c00      	cmp	r4, #0
 80082fe:	f040 808f 	bne.w	8008420 <_dtoa_r+0x4c0>
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1d3      	bne.n	80082ae <_dtoa_r+0x34e>
 8008306:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008308:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 8094 	beq.w	800843a <_dtoa_r+0x4da>
 8008312:	4b75      	ldr	r3, [pc, #468]	@ (80084e8 <_dtoa_r+0x588>)
 8008314:	2200      	movs	r2, #0
 8008316:	4620      	mov	r0, r4
 8008318:	4629      	mov	r1, r5
 800831a:	f7f8 fbef 	bl	8000afc <__aeabi_dcmplt>
 800831e:	2800      	cmp	r0, #0
 8008320:	f000 808b 	beq.w	800843a <_dtoa_r+0x4da>
 8008324:	9b03      	ldr	r3, [sp, #12]
 8008326:	2b00      	cmp	r3, #0
 8008328:	f000 8087 	beq.w	800843a <_dtoa_r+0x4da>
 800832c:	f1bb 0f00 	cmp.w	fp, #0
 8008330:	dd34      	ble.n	800839c <_dtoa_r+0x43c>
 8008332:	4620      	mov	r0, r4
 8008334:	4b6d      	ldr	r3, [pc, #436]	@ (80084ec <_dtoa_r+0x58c>)
 8008336:	2200      	movs	r2, #0
 8008338:	4629      	mov	r1, r5
 800833a:	f7f8 f96d 	bl	8000618 <__aeabi_dmul>
 800833e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008342:	f107 38ff 	add.w	r8, r7, #4294967295
 8008346:	3601      	adds	r6, #1
 8008348:	465c      	mov	r4, fp
 800834a:	4630      	mov	r0, r6
 800834c:	f7f8 f8fa 	bl	8000544 <__aeabi_i2d>
 8008350:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008354:	f7f8 f960 	bl	8000618 <__aeabi_dmul>
 8008358:	4b65      	ldr	r3, [pc, #404]	@ (80084f0 <_dtoa_r+0x590>)
 800835a:	2200      	movs	r2, #0
 800835c:	f7f7 ffa6 	bl	80002ac <__adddf3>
 8008360:	4605      	mov	r5, r0
 8008362:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008366:	2c00      	cmp	r4, #0
 8008368:	d16a      	bne.n	8008440 <_dtoa_r+0x4e0>
 800836a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800836e:	4b61      	ldr	r3, [pc, #388]	@ (80084f4 <_dtoa_r+0x594>)
 8008370:	2200      	movs	r2, #0
 8008372:	f7f7 ff99 	bl	80002a8 <__aeabi_dsub>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800837e:	462a      	mov	r2, r5
 8008380:	4633      	mov	r3, r6
 8008382:	f7f8 fbd9 	bl	8000b38 <__aeabi_dcmpgt>
 8008386:	2800      	cmp	r0, #0
 8008388:	f040 8298 	bne.w	80088bc <_dtoa_r+0x95c>
 800838c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008390:	462a      	mov	r2, r5
 8008392:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008396:	f7f8 fbb1 	bl	8000afc <__aeabi_dcmplt>
 800839a:	bb38      	cbnz	r0, 80083ec <_dtoa_r+0x48c>
 800839c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80083a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80083a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f2c0 8157 	blt.w	800865a <_dtoa_r+0x6fa>
 80083ac:	2f0e      	cmp	r7, #14
 80083ae:	f300 8154 	bgt.w	800865a <_dtoa_r+0x6fa>
 80083b2:	4b4b      	ldr	r3, [pc, #300]	@ (80084e0 <_dtoa_r+0x580>)
 80083b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083b8:	ed93 7b00 	vldr	d7, [r3]
 80083bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083be:	2b00      	cmp	r3, #0
 80083c0:	ed8d 7b00 	vstr	d7, [sp]
 80083c4:	f280 80e5 	bge.w	8008592 <_dtoa_r+0x632>
 80083c8:	9b03      	ldr	r3, [sp, #12]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f300 80e1 	bgt.w	8008592 <_dtoa_r+0x632>
 80083d0:	d10c      	bne.n	80083ec <_dtoa_r+0x48c>
 80083d2:	4b48      	ldr	r3, [pc, #288]	@ (80084f4 <_dtoa_r+0x594>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	ec51 0b17 	vmov	r0, r1, d7
 80083da:	f7f8 f91d 	bl	8000618 <__aeabi_dmul>
 80083de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e2:	f7f8 fb9f 	bl	8000b24 <__aeabi_dcmpge>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	f000 8266 	beq.w	80088b8 <_dtoa_r+0x958>
 80083ec:	2400      	movs	r4, #0
 80083ee:	4625      	mov	r5, r4
 80083f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083f2:	4656      	mov	r6, sl
 80083f4:	ea6f 0803 	mvn.w	r8, r3
 80083f8:	2700      	movs	r7, #0
 80083fa:	4621      	mov	r1, r4
 80083fc:	4648      	mov	r0, r9
 80083fe:	f001 f80b 	bl	8009418 <_Bfree>
 8008402:	2d00      	cmp	r5, #0
 8008404:	f000 80bd 	beq.w	8008582 <_dtoa_r+0x622>
 8008408:	b12f      	cbz	r7, 8008416 <_dtoa_r+0x4b6>
 800840a:	42af      	cmp	r7, r5
 800840c:	d003      	beq.n	8008416 <_dtoa_r+0x4b6>
 800840e:	4639      	mov	r1, r7
 8008410:	4648      	mov	r0, r9
 8008412:	f001 f801 	bl	8009418 <_Bfree>
 8008416:	4629      	mov	r1, r5
 8008418:	4648      	mov	r0, r9
 800841a:	f000 fffd 	bl	8009418 <_Bfree>
 800841e:	e0b0      	b.n	8008582 <_dtoa_r+0x622>
 8008420:	07e2      	lsls	r2, r4, #31
 8008422:	d505      	bpl.n	8008430 <_dtoa_r+0x4d0>
 8008424:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008428:	f7f8 f8f6 	bl	8000618 <__aeabi_dmul>
 800842c:	3601      	adds	r6, #1
 800842e:	2301      	movs	r3, #1
 8008430:	1064      	asrs	r4, r4, #1
 8008432:	3508      	adds	r5, #8
 8008434:	e762      	b.n	80082fc <_dtoa_r+0x39c>
 8008436:	2602      	movs	r6, #2
 8008438:	e765      	b.n	8008306 <_dtoa_r+0x3a6>
 800843a:	9c03      	ldr	r4, [sp, #12]
 800843c:	46b8      	mov	r8, r7
 800843e:	e784      	b.n	800834a <_dtoa_r+0x3ea>
 8008440:	4b27      	ldr	r3, [pc, #156]	@ (80084e0 <_dtoa_r+0x580>)
 8008442:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008444:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008448:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800844c:	4454      	add	r4, sl
 800844e:	2900      	cmp	r1, #0
 8008450:	d054      	beq.n	80084fc <_dtoa_r+0x59c>
 8008452:	4929      	ldr	r1, [pc, #164]	@ (80084f8 <_dtoa_r+0x598>)
 8008454:	2000      	movs	r0, #0
 8008456:	f7f8 fa09 	bl	800086c <__aeabi_ddiv>
 800845a:	4633      	mov	r3, r6
 800845c:	462a      	mov	r2, r5
 800845e:	f7f7 ff23 	bl	80002a8 <__aeabi_dsub>
 8008462:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008466:	4656      	mov	r6, sl
 8008468:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800846c:	f7f8 fb84 	bl	8000b78 <__aeabi_d2iz>
 8008470:	4605      	mov	r5, r0
 8008472:	f7f8 f867 	bl	8000544 <__aeabi_i2d>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800847e:	f7f7 ff13 	bl	80002a8 <__aeabi_dsub>
 8008482:	3530      	adds	r5, #48	@ 0x30
 8008484:	4602      	mov	r2, r0
 8008486:	460b      	mov	r3, r1
 8008488:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800848c:	f806 5b01 	strb.w	r5, [r6], #1
 8008490:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008494:	f7f8 fb32 	bl	8000afc <__aeabi_dcmplt>
 8008498:	2800      	cmp	r0, #0
 800849a:	d172      	bne.n	8008582 <_dtoa_r+0x622>
 800849c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084a0:	4911      	ldr	r1, [pc, #68]	@ (80084e8 <_dtoa_r+0x588>)
 80084a2:	2000      	movs	r0, #0
 80084a4:	f7f7 ff00 	bl	80002a8 <__aeabi_dsub>
 80084a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084ac:	f7f8 fb26 	bl	8000afc <__aeabi_dcmplt>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	f040 80b4 	bne.w	800861e <_dtoa_r+0x6be>
 80084b6:	42a6      	cmp	r6, r4
 80084b8:	f43f af70 	beq.w	800839c <_dtoa_r+0x43c>
 80084bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084c0:	4b0a      	ldr	r3, [pc, #40]	@ (80084ec <_dtoa_r+0x58c>)
 80084c2:	2200      	movs	r2, #0
 80084c4:	f7f8 f8a8 	bl	8000618 <__aeabi_dmul>
 80084c8:	4b08      	ldr	r3, [pc, #32]	@ (80084ec <_dtoa_r+0x58c>)
 80084ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084ce:	2200      	movs	r2, #0
 80084d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084d4:	f7f8 f8a0 	bl	8000618 <__aeabi_dmul>
 80084d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084dc:	e7c4      	b.n	8008468 <_dtoa_r+0x508>
 80084de:	bf00      	nop
 80084e0:	0800ac50 	.word	0x0800ac50
 80084e4:	0800ac28 	.word	0x0800ac28
 80084e8:	3ff00000 	.word	0x3ff00000
 80084ec:	40240000 	.word	0x40240000
 80084f0:	401c0000 	.word	0x401c0000
 80084f4:	40140000 	.word	0x40140000
 80084f8:	3fe00000 	.word	0x3fe00000
 80084fc:	4631      	mov	r1, r6
 80084fe:	4628      	mov	r0, r5
 8008500:	f7f8 f88a 	bl	8000618 <__aeabi_dmul>
 8008504:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008508:	9413      	str	r4, [sp, #76]	@ 0x4c
 800850a:	4656      	mov	r6, sl
 800850c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008510:	f7f8 fb32 	bl	8000b78 <__aeabi_d2iz>
 8008514:	4605      	mov	r5, r0
 8008516:	f7f8 f815 	bl	8000544 <__aeabi_i2d>
 800851a:	4602      	mov	r2, r0
 800851c:	460b      	mov	r3, r1
 800851e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008522:	f7f7 fec1 	bl	80002a8 <__aeabi_dsub>
 8008526:	3530      	adds	r5, #48	@ 0x30
 8008528:	f806 5b01 	strb.w	r5, [r6], #1
 800852c:	4602      	mov	r2, r0
 800852e:	460b      	mov	r3, r1
 8008530:	42a6      	cmp	r6, r4
 8008532:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008536:	f04f 0200 	mov.w	r2, #0
 800853a:	d124      	bne.n	8008586 <_dtoa_r+0x626>
 800853c:	4baf      	ldr	r3, [pc, #700]	@ (80087fc <_dtoa_r+0x89c>)
 800853e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008542:	f7f7 feb3 	bl	80002ac <__adddf3>
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800854e:	f7f8 faf3 	bl	8000b38 <__aeabi_dcmpgt>
 8008552:	2800      	cmp	r0, #0
 8008554:	d163      	bne.n	800861e <_dtoa_r+0x6be>
 8008556:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800855a:	49a8      	ldr	r1, [pc, #672]	@ (80087fc <_dtoa_r+0x89c>)
 800855c:	2000      	movs	r0, #0
 800855e:	f7f7 fea3 	bl	80002a8 <__aeabi_dsub>
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800856a:	f7f8 fac7 	bl	8000afc <__aeabi_dcmplt>
 800856e:	2800      	cmp	r0, #0
 8008570:	f43f af14 	beq.w	800839c <_dtoa_r+0x43c>
 8008574:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008576:	1e73      	subs	r3, r6, #1
 8008578:	9313      	str	r3, [sp, #76]	@ 0x4c
 800857a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800857e:	2b30      	cmp	r3, #48	@ 0x30
 8008580:	d0f8      	beq.n	8008574 <_dtoa_r+0x614>
 8008582:	4647      	mov	r7, r8
 8008584:	e03b      	b.n	80085fe <_dtoa_r+0x69e>
 8008586:	4b9e      	ldr	r3, [pc, #632]	@ (8008800 <_dtoa_r+0x8a0>)
 8008588:	f7f8 f846 	bl	8000618 <__aeabi_dmul>
 800858c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008590:	e7bc      	b.n	800850c <_dtoa_r+0x5ac>
 8008592:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008596:	4656      	mov	r6, sl
 8008598:	e9dd 2300 	ldrd	r2, r3, [sp]
 800859c:	4620      	mov	r0, r4
 800859e:	4629      	mov	r1, r5
 80085a0:	f7f8 f964 	bl	800086c <__aeabi_ddiv>
 80085a4:	f7f8 fae8 	bl	8000b78 <__aeabi_d2iz>
 80085a8:	4680      	mov	r8, r0
 80085aa:	f7f7 ffcb 	bl	8000544 <__aeabi_i2d>
 80085ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085b2:	f7f8 f831 	bl	8000618 <__aeabi_dmul>
 80085b6:	4602      	mov	r2, r0
 80085b8:	460b      	mov	r3, r1
 80085ba:	4620      	mov	r0, r4
 80085bc:	4629      	mov	r1, r5
 80085be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80085c2:	f7f7 fe71 	bl	80002a8 <__aeabi_dsub>
 80085c6:	f806 4b01 	strb.w	r4, [r6], #1
 80085ca:	9d03      	ldr	r5, [sp, #12]
 80085cc:	eba6 040a 	sub.w	r4, r6, sl
 80085d0:	42a5      	cmp	r5, r4
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	d133      	bne.n	8008640 <_dtoa_r+0x6e0>
 80085d8:	f7f7 fe68 	bl	80002ac <__adddf3>
 80085dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085e0:	4604      	mov	r4, r0
 80085e2:	460d      	mov	r5, r1
 80085e4:	f7f8 faa8 	bl	8000b38 <__aeabi_dcmpgt>
 80085e8:	b9c0      	cbnz	r0, 800861c <_dtoa_r+0x6bc>
 80085ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085ee:	4620      	mov	r0, r4
 80085f0:	4629      	mov	r1, r5
 80085f2:	f7f8 fa79 	bl	8000ae8 <__aeabi_dcmpeq>
 80085f6:	b110      	cbz	r0, 80085fe <_dtoa_r+0x69e>
 80085f8:	f018 0f01 	tst.w	r8, #1
 80085fc:	d10e      	bne.n	800861c <_dtoa_r+0x6bc>
 80085fe:	9902      	ldr	r1, [sp, #8]
 8008600:	4648      	mov	r0, r9
 8008602:	f000 ff09 	bl	8009418 <_Bfree>
 8008606:	2300      	movs	r3, #0
 8008608:	7033      	strb	r3, [r6, #0]
 800860a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800860c:	3701      	adds	r7, #1
 800860e:	601f      	str	r7, [r3, #0]
 8008610:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 824b 	beq.w	8008aae <_dtoa_r+0xb4e>
 8008618:	601e      	str	r6, [r3, #0]
 800861a:	e248      	b.n	8008aae <_dtoa_r+0xb4e>
 800861c:	46b8      	mov	r8, r7
 800861e:	4633      	mov	r3, r6
 8008620:	461e      	mov	r6, r3
 8008622:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008626:	2a39      	cmp	r2, #57	@ 0x39
 8008628:	d106      	bne.n	8008638 <_dtoa_r+0x6d8>
 800862a:	459a      	cmp	sl, r3
 800862c:	d1f8      	bne.n	8008620 <_dtoa_r+0x6c0>
 800862e:	2230      	movs	r2, #48	@ 0x30
 8008630:	f108 0801 	add.w	r8, r8, #1
 8008634:	f88a 2000 	strb.w	r2, [sl]
 8008638:	781a      	ldrb	r2, [r3, #0]
 800863a:	3201      	adds	r2, #1
 800863c:	701a      	strb	r2, [r3, #0]
 800863e:	e7a0      	b.n	8008582 <_dtoa_r+0x622>
 8008640:	4b6f      	ldr	r3, [pc, #444]	@ (8008800 <_dtoa_r+0x8a0>)
 8008642:	2200      	movs	r2, #0
 8008644:	f7f7 ffe8 	bl	8000618 <__aeabi_dmul>
 8008648:	2200      	movs	r2, #0
 800864a:	2300      	movs	r3, #0
 800864c:	4604      	mov	r4, r0
 800864e:	460d      	mov	r5, r1
 8008650:	f7f8 fa4a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008654:	2800      	cmp	r0, #0
 8008656:	d09f      	beq.n	8008598 <_dtoa_r+0x638>
 8008658:	e7d1      	b.n	80085fe <_dtoa_r+0x69e>
 800865a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800865c:	2a00      	cmp	r2, #0
 800865e:	f000 80ea 	beq.w	8008836 <_dtoa_r+0x8d6>
 8008662:	9a07      	ldr	r2, [sp, #28]
 8008664:	2a01      	cmp	r2, #1
 8008666:	f300 80cd 	bgt.w	8008804 <_dtoa_r+0x8a4>
 800866a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800866c:	2a00      	cmp	r2, #0
 800866e:	f000 80c1 	beq.w	80087f4 <_dtoa_r+0x894>
 8008672:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008676:	9c08      	ldr	r4, [sp, #32]
 8008678:	9e00      	ldr	r6, [sp, #0]
 800867a:	9a00      	ldr	r2, [sp, #0]
 800867c:	441a      	add	r2, r3
 800867e:	9200      	str	r2, [sp, #0]
 8008680:	9a06      	ldr	r2, [sp, #24]
 8008682:	2101      	movs	r1, #1
 8008684:	441a      	add	r2, r3
 8008686:	4648      	mov	r0, r9
 8008688:	9206      	str	r2, [sp, #24]
 800868a:	f000 ffc3 	bl	8009614 <__i2b>
 800868e:	4605      	mov	r5, r0
 8008690:	b166      	cbz	r6, 80086ac <_dtoa_r+0x74c>
 8008692:	9b06      	ldr	r3, [sp, #24]
 8008694:	2b00      	cmp	r3, #0
 8008696:	dd09      	ble.n	80086ac <_dtoa_r+0x74c>
 8008698:	42b3      	cmp	r3, r6
 800869a:	9a00      	ldr	r2, [sp, #0]
 800869c:	bfa8      	it	ge
 800869e:	4633      	movge	r3, r6
 80086a0:	1ad2      	subs	r2, r2, r3
 80086a2:	9200      	str	r2, [sp, #0]
 80086a4:	9a06      	ldr	r2, [sp, #24]
 80086a6:	1af6      	subs	r6, r6, r3
 80086a8:	1ad3      	subs	r3, r2, r3
 80086aa:	9306      	str	r3, [sp, #24]
 80086ac:	9b08      	ldr	r3, [sp, #32]
 80086ae:	b30b      	cbz	r3, 80086f4 <_dtoa_r+0x794>
 80086b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f000 80c6 	beq.w	8008844 <_dtoa_r+0x8e4>
 80086b8:	2c00      	cmp	r4, #0
 80086ba:	f000 80c0 	beq.w	800883e <_dtoa_r+0x8de>
 80086be:	4629      	mov	r1, r5
 80086c0:	4622      	mov	r2, r4
 80086c2:	4648      	mov	r0, r9
 80086c4:	f001 f85e 	bl	8009784 <__pow5mult>
 80086c8:	9a02      	ldr	r2, [sp, #8]
 80086ca:	4601      	mov	r1, r0
 80086cc:	4605      	mov	r5, r0
 80086ce:	4648      	mov	r0, r9
 80086d0:	f000 ffb6 	bl	8009640 <__multiply>
 80086d4:	9902      	ldr	r1, [sp, #8]
 80086d6:	4680      	mov	r8, r0
 80086d8:	4648      	mov	r0, r9
 80086da:	f000 fe9d 	bl	8009418 <_Bfree>
 80086de:	9b08      	ldr	r3, [sp, #32]
 80086e0:	1b1b      	subs	r3, r3, r4
 80086e2:	9308      	str	r3, [sp, #32]
 80086e4:	f000 80b1 	beq.w	800884a <_dtoa_r+0x8ea>
 80086e8:	9a08      	ldr	r2, [sp, #32]
 80086ea:	4641      	mov	r1, r8
 80086ec:	4648      	mov	r0, r9
 80086ee:	f001 f849 	bl	8009784 <__pow5mult>
 80086f2:	9002      	str	r0, [sp, #8]
 80086f4:	2101      	movs	r1, #1
 80086f6:	4648      	mov	r0, r9
 80086f8:	f000 ff8c 	bl	8009614 <__i2b>
 80086fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086fe:	4604      	mov	r4, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	f000 81d8 	beq.w	8008ab6 <_dtoa_r+0xb56>
 8008706:	461a      	mov	r2, r3
 8008708:	4601      	mov	r1, r0
 800870a:	4648      	mov	r0, r9
 800870c:	f001 f83a 	bl	8009784 <__pow5mult>
 8008710:	9b07      	ldr	r3, [sp, #28]
 8008712:	2b01      	cmp	r3, #1
 8008714:	4604      	mov	r4, r0
 8008716:	f300 809f 	bgt.w	8008858 <_dtoa_r+0x8f8>
 800871a:	9b04      	ldr	r3, [sp, #16]
 800871c:	2b00      	cmp	r3, #0
 800871e:	f040 8097 	bne.w	8008850 <_dtoa_r+0x8f0>
 8008722:	9b05      	ldr	r3, [sp, #20]
 8008724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008728:	2b00      	cmp	r3, #0
 800872a:	f040 8093 	bne.w	8008854 <_dtoa_r+0x8f4>
 800872e:	9b05      	ldr	r3, [sp, #20]
 8008730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008734:	0d1b      	lsrs	r3, r3, #20
 8008736:	051b      	lsls	r3, r3, #20
 8008738:	b133      	cbz	r3, 8008748 <_dtoa_r+0x7e8>
 800873a:	9b00      	ldr	r3, [sp, #0]
 800873c:	3301      	adds	r3, #1
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	9b06      	ldr	r3, [sp, #24]
 8008742:	3301      	adds	r3, #1
 8008744:	9306      	str	r3, [sp, #24]
 8008746:	2301      	movs	r3, #1
 8008748:	9308      	str	r3, [sp, #32]
 800874a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 81b8 	beq.w	8008ac2 <_dtoa_r+0xb62>
 8008752:	6923      	ldr	r3, [r4, #16]
 8008754:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008758:	6918      	ldr	r0, [r3, #16]
 800875a:	f000 ff0f 	bl	800957c <__hi0bits>
 800875e:	f1c0 0020 	rsb	r0, r0, #32
 8008762:	9b06      	ldr	r3, [sp, #24]
 8008764:	4418      	add	r0, r3
 8008766:	f010 001f 	ands.w	r0, r0, #31
 800876a:	f000 8082 	beq.w	8008872 <_dtoa_r+0x912>
 800876e:	f1c0 0320 	rsb	r3, r0, #32
 8008772:	2b04      	cmp	r3, #4
 8008774:	dd73      	ble.n	800885e <_dtoa_r+0x8fe>
 8008776:	9b00      	ldr	r3, [sp, #0]
 8008778:	f1c0 001c 	rsb	r0, r0, #28
 800877c:	4403      	add	r3, r0
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	9b06      	ldr	r3, [sp, #24]
 8008782:	4403      	add	r3, r0
 8008784:	4406      	add	r6, r0
 8008786:	9306      	str	r3, [sp, #24]
 8008788:	9b00      	ldr	r3, [sp, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	dd05      	ble.n	800879a <_dtoa_r+0x83a>
 800878e:	9902      	ldr	r1, [sp, #8]
 8008790:	461a      	mov	r2, r3
 8008792:	4648      	mov	r0, r9
 8008794:	f001 f850 	bl	8009838 <__lshift>
 8008798:	9002      	str	r0, [sp, #8]
 800879a:	9b06      	ldr	r3, [sp, #24]
 800879c:	2b00      	cmp	r3, #0
 800879e:	dd05      	ble.n	80087ac <_dtoa_r+0x84c>
 80087a0:	4621      	mov	r1, r4
 80087a2:	461a      	mov	r2, r3
 80087a4:	4648      	mov	r0, r9
 80087a6:	f001 f847 	bl	8009838 <__lshift>
 80087aa:	4604      	mov	r4, r0
 80087ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d061      	beq.n	8008876 <_dtoa_r+0x916>
 80087b2:	9802      	ldr	r0, [sp, #8]
 80087b4:	4621      	mov	r1, r4
 80087b6:	f001 f8ab 	bl	8009910 <__mcmp>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	da5b      	bge.n	8008876 <_dtoa_r+0x916>
 80087be:	2300      	movs	r3, #0
 80087c0:	9902      	ldr	r1, [sp, #8]
 80087c2:	220a      	movs	r2, #10
 80087c4:	4648      	mov	r0, r9
 80087c6:	f000 fe49 	bl	800945c <__multadd>
 80087ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087cc:	9002      	str	r0, [sp, #8]
 80087ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f000 8177 	beq.w	8008ac6 <_dtoa_r+0xb66>
 80087d8:	4629      	mov	r1, r5
 80087da:	2300      	movs	r3, #0
 80087dc:	220a      	movs	r2, #10
 80087de:	4648      	mov	r0, r9
 80087e0:	f000 fe3c 	bl	800945c <__multadd>
 80087e4:	f1bb 0f00 	cmp.w	fp, #0
 80087e8:	4605      	mov	r5, r0
 80087ea:	dc6f      	bgt.n	80088cc <_dtoa_r+0x96c>
 80087ec:	9b07      	ldr	r3, [sp, #28]
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	dc49      	bgt.n	8008886 <_dtoa_r+0x926>
 80087f2:	e06b      	b.n	80088cc <_dtoa_r+0x96c>
 80087f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80087fa:	e73c      	b.n	8008676 <_dtoa_r+0x716>
 80087fc:	3fe00000 	.word	0x3fe00000
 8008800:	40240000 	.word	0x40240000
 8008804:	9b03      	ldr	r3, [sp, #12]
 8008806:	1e5c      	subs	r4, r3, #1
 8008808:	9b08      	ldr	r3, [sp, #32]
 800880a:	42a3      	cmp	r3, r4
 800880c:	db09      	blt.n	8008822 <_dtoa_r+0x8c2>
 800880e:	1b1c      	subs	r4, r3, r4
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	f6bf af30 	bge.w	8008678 <_dtoa_r+0x718>
 8008818:	9b00      	ldr	r3, [sp, #0]
 800881a:	9a03      	ldr	r2, [sp, #12]
 800881c:	1a9e      	subs	r6, r3, r2
 800881e:	2300      	movs	r3, #0
 8008820:	e72b      	b.n	800867a <_dtoa_r+0x71a>
 8008822:	9b08      	ldr	r3, [sp, #32]
 8008824:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008826:	9408      	str	r4, [sp, #32]
 8008828:	1ae3      	subs	r3, r4, r3
 800882a:	441a      	add	r2, r3
 800882c:	9e00      	ldr	r6, [sp, #0]
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	920d      	str	r2, [sp, #52]	@ 0x34
 8008832:	2400      	movs	r4, #0
 8008834:	e721      	b.n	800867a <_dtoa_r+0x71a>
 8008836:	9c08      	ldr	r4, [sp, #32]
 8008838:	9e00      	ldr	r6, [sp, #0]
 800883a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800883c:	e728      	b.n	8008690 <_dtoa_r+0x730>
 800883e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008842:	e751      	b.n	80086e8 <_dtoa_r+0x788>
 8008844:	9a08      	ldr	r2, [sp, #32]
 8008846:	9902      	ldr	r1, [sp, #8]
 8008848:	e750      	b.n	80086ec <_dtoa_r+0x78c>
 800884a:	f8cd 8008 	str.w	r8, [sp, #8]
 800884e:	e751      	b.n	80086f4 <_dtoa_r+0x794>
 8008850:	2300      	movs	r3, #0
 8008852:	e779      	b.n	8008748 <_dtoa_r+0x7e8>
 8008854:	9b04      	ldr	r3, [sp, #16]
 8008856:	e777      	b.n	8008748 <_dtoa_r+0x7e8>
 8008858:	2300      	movs	r3, #0
 800885a:	9308      	str	r3, [sp, #32]
 800885c:	e779      	b.n	8008752 <_dtoa_r+0x7f2>
 800885e:	d093      	beq.n	8008788 <_dtoa_r+0x828>
 8008860:	9a00      	ldr	r2, [sp, #0]
 8008862:	331c      	adds	r3, #28
 8008864:	441a      	add	r2, r3
 8008866:	9200      	str	r2, [sp, #0]
 8008868:	9a06      	ldr	r2, [sp, #24]
 800886a:	441a      	add	r2, r3
 800886c:	441e      	add	r6, r3
 800886e:	9206      	str	r2, [sp, #24]
 8008870:	e78a      	b.n	8008788 <_dtoa_r+0x828>
 8008872:	4603      	mov	r3, r0
 8008874:	e7f4      	b.n	8008860 <_dtoa_r+0x900>
 8008876:	9b03      	ldr	r3, [sp, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	46b8      	mov	r8, r7
 800887c:	dc20      	bgt.n	80088c0 <_dtoa_r+0x960>
 800887e:	469b      	mov	fp, r3
 8008880:	9b07      	ldr	r3, [sp, #28]
 8008882:	2b02      	cmp	r3, #2
 8008884:	dd1e      	ble.n	80088c4 <_dtoa_r+0x964>
 8008886:	f1bb 0f00 	cmp.w	fp, #0
 800888a:	f47f adb1 	bne.w	80083f0 <_dtoa_r+0x490>
 800888e:	4621      	mov	r1, r4
 8008890:	465b      	mov	r3, fp
 8008892:	2205      	movs	r2, #5
 8008894:	4648      	mov	r0, r9
 8008896:	f000 fde1 	bl	800945c <__multadd>
 800889a:	4601      	mov	r1, r0
 800889c:	4604      	mov	r4, r0
 800889e:	9802      	ldr	r0, [sp, #8]
 80088a0:	f001 f836 	bl	8009910 <__mcmp>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	f77f ada3 	ble.w	80083f0 <_dtoa_r+0x490>
 80088aa:	4656      	mov	r6, sl
 80088ac:	2331      	movs	r3, #49	@ 0x31
 80088ae:	f806 3b01 	strb.w	r3, [r6], #1
 80088b2:	f108 0801 	add.w	r8, r8, #1
 80088b6:	e59f      	b.n	80083f8 <_dtoa_r+0x498>
 80088b8:	9c03      	ldr	r4, [sp, #12]
 80088ba:	46b8      	mov	r8, r7
 80088bc:	4625      	mov	r5, r4
 80088be:	e7f4      	b.n	80088aa <_dtoa_r+0x94a>
 80088c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80088c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 8101 	beq.w	8008ace <_dtoa_r+0xb6e>
 80088cc:	2e00      	cmp	r6, #0
 80088ce:	dd05      	ble.n	80088dc <_dtoa_r+0x97c>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4632      	mov	r2, r6
 80088d4:	4648      	mov	r0, r9
 80088d6:	f000 ffaf 	bl	8009838 <__lshift>
 80088da:	4605      	mov	r5, r0
 80088dc:	9b08      	ldr	r3, [sp, #32]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d05c      	beq.n	800899c <_dtoa_r+0xa3c>
 80088e2:	6869      	ldr	r1, [r5, #4]
 80088e4:	4648      	mov	r0, r9
 80088e6:	f000 fd57 	bl	8009398 <_Balloc>
 80088ea:	4606      	mov	r6, r0
 80088ec:	b928      	cbnz	r0, 80088fa <_dtoa_r+0x99a>
 80088ee:	4b82      	ldr	r3, [pc, #520]	@ (8008af8 <_dtoa_r+0xb98>)
 80088f0:	4602      	mov	r2, r0
 80088f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80088f6:	f7ff bb4a 	b.w	8007f8e <_dtoa_r+0x2e>
 80088fa:	692a      	ldr	r2, [r5, #16]
 80088fc:	3202      	adds	r2, #2
 80088fe:	0092      	lsls	r2, r2, #2
 8008900:	f105 010c 	add.w	r1, r5, #12
 8008904:	300c      	adds	r0, #12
 8008906:	f7ff fa66 	bl	8007dd6 <memcpy>
 800890a:	2201      	movs	r2, #1
 800890c:	4631      	mov	r1, r6
 800890e:	4648      	mov	r0, r9
 8008910:	f000 ff92 	bl	8009838 <__lshift>
 8008914:	f10a 0301 	add.w	r3, sl, #1
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	eb0a 030b 	add.w	r3, sl, fp
 800891e:	9308      	str	r3, [sp, #32]
 8008920:	9b04      	ldr	r3, [sp, #16]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	462f      	mov	r7, r5
 8008928:	9306      	str	r3, [sp, #24]
 800892a:	4605      	mov	r5, r0
 800892c:	9b00      	ldr	r3, [sp, #0]
 800892e:	9802      	ldr	r0, [sp, #8]
 8008930:	4621      	mov	r1, r4
 8008932:	f103 3bff 	add.w	fp, r3, #4294967295
 8008936:	f7ff fa8b 	bl	8007e50 <quorem>
 800893a:	4603      	mov	r3, r0
 800893c:	3330      	adds	r3, #48	@ 0x30
 800893e:	9003      	str	r0, [sp, #12]
 8008940:	4639      	mov	r1, r7
 8008942:	9802      	ldr	r0, [sp, #8]
 8008944:	9309      	str	r3, [sp, #36]	@ 0x24
 8008946:	f000 ffe3 	bl	8009910 <__mcmp>
 800894a:	462a      	mov	r2, r5
 800894c:	9004      	str	r0, [sp, #16]
 800894e:	4621      	mov	r1, r4
 8008950:	4648      	mov	r0, r9
 8008952:	f000 fff9 	bl	8009948 <__mdiff>
 8008956:	68c2      	ldr	r2, [r0, #12]
 8008958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800895a:	4606      	mov	r6, r0
 800895c:	bb02      	cbnz	r2, 80089a0 <_dtoa_r+0xa40>
 800895e:	4601      	mov	r1, r0
 8008960:	9802      	ldr	r0, [sp, #8]
 8008962:	f000 ffd5 	bl	8009910 <__mcmp>
 8008966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008968:	4602      	mov	r2, r0
 800896a:	4631      	mov	r1, r6
 800896c:	4648      	mov	r0, r9
 800896e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008970:	9309      	str	r3, [sp, #36]	@ 0x24
 8008972:	f000 fd51 	bl	8009418 <_Bfree>
 8008976:	9b07      	ldr	r3, [sp, #28]
 8008978:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800897a:	9e00      	ldr	r6, [sp, #0]
 800897c:	ea42 0103 	orr.w	r1, r2, r3
 8008980:	9b06      	ldr	r3, [sp, #24]
 8008982:	4319      	orrs	r1, r3
 8008984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008986:	d10d      	bne.n	80089a4 <_dtoa_r+0xa44>
 8008988:	2b39      	cmp	r3, #57	@ 0x39
 800898a:	d027      	beq.n	80089dc <_dtoa_r+0xa7c>
 800898c:	9a04      	ldr	r2, [sp, #16]
 800898e:	2a00      	cmp	r2, #0
 8008990:	dd01      	ble.n	8008996 <_dtoa_r+0xa36>
 8008992:	9b03      	ldr	r3, [sp, #12]
 8008994:	3331      	adds	r3, #49	@ 0x31
 8008996:	f88b 3000 	strb.w	r3, [fp]
 800899a:	e52e      	b.n	80083fa <_dtoa_r+0x49a>
 800899c:	4628      	mov	r0, r5
 800899e:	e7b9      	b.n	8008914 <_dtoa_r+0x9b4>
 80089a0:	2201      	movs	r2, #1
 80089a2:	e7e2      	b.n	800896a <_dtoa_r+0xa0a>
 80089a4:	9904      	ldr	r1, [sp, #16]
 80089a6:	2900      	cmp	r1, #0
 80089a8:	db04      	blt.n	80089b4 <_dtoa_r+0xa54>
 80089aa:	9807      	ldr	r0, [sp, #28]
 80089ac:	4301      	orrs	r1, r0
 80089ae:	9806      	ldr	r0, [sp, #24]
 80089b0:	4301      	orrs	r1, r0
 80089b2:	d120      	bne.n	80089f6 <_dtoa_r+0xa96>
 80089b4:	2a00      	cmp	r2, #0
 80089b6:	ddee      	ble.n	8008996 <_dtoa_r+0xa36>
 80089b8:	9902      	ldr	r1, [sp, #8]
 80089ba:	9300      	str	r3, [sp, #0]
 80089bc:	2201      	movs	r2, #1
 80089be:	4648      	mov	r0, r9
 80089c0:	f000 ff3a 	bl	8009838 <__lshift>
 80089c4:	4621      	mov	r1, r4
 80089c6:	9002      	str	r0, [sp, #8]
 80089c8:	f000 ffa2 	bl	8009910 <__mcmp>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	9b00      	ldr	r3, [sp, #0]
 80089d0:	dc02      	bgt.n	80089d8 <_dtoa_r+0xa78>
 80089d2:	d1e0      	bne.n	8008996 <_dtoa_r+0xa36>
 80089d4:	07da      	lsls	r2, r3, #31
 80089d6:	d5de      	bpl.n	8008996 <_dtoa_r+0xa36>
 80089d8:	2b39      	cmp	r3, #57	@ 0x39
 80089da:	d1da      	bne.n	8008992 <_dtoa_r+0xa32>
 80089dc:	2339      	movs	r3, #57	@ 0x39
 80089de:	f88b 3000 	strb.w	r3, [fp]
 80089e2:	4633      	mov	r3, r6
 80089e4:	461e      	mov	r6, r3
 80089e6:	3b01      	subs	r3, #1
 80089e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80089ec:	2a39      	cmp	r2, #57	@ 0x39
 80089ee:	d04e      	beq.n	8008a8e <_dtoa_r+0xb2e>
 80089f0:	3201      	adds	r2, #1
 80089f2:	701a      	strb	r2, [r3, #0]
 80089f4:	e501      	b.n	80083fa <_dtoa_r+0x49a>
 80089f6:	2a00      	cmp	r2, #0
 80089f8:	dd03      	ble.n	8008a02 <_dtoa_r+0xaa2>
 80089fa:	2b39      	cmp	r3, #57	@ 0x39
 80089fc:	d0ee      	beq.n	80089dc <_dtoa_r+0xa7c>
 80089fe:	3301      	adds	r3, #1
 8008a00:	e7c9      	b.n	8008996 <_dtoa_r+0xa36>
 8008a02:	9a00      	ldr	r2, [sp, #0]
 8008a04:	9908      	ldr	r1, [sp, #32]
 8008a06:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008a0a:	428a      	cmp	r2, r1
 8008a0c:	d028      	beq.n	8008a60 <_dtoa_r+0xb00>
 8008a0e:	9902      	ldr	r1, [sp, #8]
 8008a10:	2300      	movs	r3, #0
 8008a12:	220a      	movs	r2, #10
 8008a14:	4648      	mov	r0, r9
 8008a16:	f000 fd21 	bl	800945c <__multadd>
 8008a1a:	42af      	cmp	r7, r5
 8008a1c:	9002      	str	r0, [sp, #8]
 8008a1e:	f04f 0300 	mov.w	r3, #0
 8008a22:	f04f 020a 	mov.w	r2, #10
 8008a26:	4639      	mov	r1, r7
 8008a28:	4648      	mov	r0, r9
 8008a2a:	d107      	bne.n	8008a3c <_dtoa_r+0xadc>
 8008a2c:	f000 fd16 	bl	800945c <__multadd>
 8008a30:	4607      	mov	r7, r0
 8008a32:	4605      	mov	r5, r0
 8008a34:	9b00      	ldr	r3, [sp, #0]
 8008a36:	3301      	adds	r3, #1
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	e777      	b.n	800892c <_dtoa_r+0x9cc>
 8008a3c:	f000 fd0e 	bl	800945c <__multadd>
 8008a40:	4629      	mov	r1, r5
 8008a42:	4607      	mov	r7, r0
 8008a44:	2300      	movs	r3, #0
 8008a46:	220a      	movs	r2, #10
 8008a48:	4648      	mov	r0, r9
 8008a4a:	f000 fd07 	bl	800945c <__multadd>
 8008a4e:	4605      	mov	r5, r0
 8008a50:	e7f0      	b.n	8008a34 <_dtoa_r+0xad4>
 8008a52:	f1bb 0f00 	cmp.w	fp, #0
 8008a56:	bfcc      	ite	gt
 8008a58:	465e      	movgt	r6, fp
 8008a5a:	2601      	movle	r6, #1
 8008a5c:	4456      	add	r6, sl
 8008a5e:	2700      	movs	r7, #0
 8008a60:	9902      	ldr	r1, [sp, #8]
 8008a62:	9300      	str	r3, [sp, #0]
 8008a64:	2201      	movs	r2, #1
 8008a66:	4648      	mov	r0, r9
 8008a68:	f000 fee6 	bl	8009838 <__lshift>
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	9002      	str	r0, [sp, #8]
 8008a70:	f000 ff4e 	bl	8009910 <__mcmp>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	dcb4      	bgt.n	80089e2 <_dtoa_r+0xa82>
 8008a78:	d102      	bne.n	8008a80 <_dtoa_r+0xb20>
 8008a7a:	9b00      	ldr	r3, [sp, #0]
 8008a7c:	07db      	lsls	r3, r3, #31
 8008a7e:	d4b0      	bmi.n	80089e2 <_dtoa_r+0xa82>
 8008a80:	4633      	mov	r3, r6
 8008a82:	461e      	mov	r6, r3
 8008a84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a88:	2a30      	cmp	r2, #48	@ 0x30
 8008a8a:	d0fa      	beq.n	8008a82 <_dtoa_r+0xb22>
 8008a8c:	e4b5      	b.n	80083fa <_dtoa_r+0x49a>
 8008a8e:	459a      	cmp	sl, r3
 8008a90:	d1a8      	bne.n	80089e4 <_dtoa_r+0xa84>
 8008a92:	2331      	movs	r3, #49	@ 0x31
 8008a94:	f108 0801 	add.w	r8, r8, #1
 8008a98:	f88a 3000 	strb.w	r3, [sl]
 8008a9c:	e4ad      	b.n	80083fa <_dtoa_r+0x49a>
 8008a9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008aa0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008afc <_dtoa_r+0xb9c>
 8008aa4:	b11b      	cbz	r3, 8008aae <_dtoa_r+0xb4e>
 8008aa6:	f10a 0308 	add.w	r3, sl, #8
 8008aaa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008aac:	6013      	str	r3, [r2, #0]
 8008aae:	4650      	mov	r0, sl
 8008ab0:	b017      	add	sp, #92	@ 0x5c
 8008ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ab6:	9b07      	ldr	r3, [sp, #28]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	f77f ae2e 	ble.w	800871a <_dtoa_r+0x7ba>
 8008abe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ac0:	9308      	str	r3, [sp, #32]
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	e64d      	b.n	8008762 <_dtoa_r+0x802>
 8008ac6:	f1bb 0f00 	cmp.w	fp, #0
 8008aca:	f77f aed9 	ble.w	8008880 <_dtoa_r+0x920>
 8008ace:	4656      	mov	r6, sl
 8008ad0:	9802      	ldr	r0, [sp, #8]
 8008ad2:	4621      	mov	r1, r4
 8008ad4:	f7ff f9bc 	bl	8007e50 <quorem>
 8008ad8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008adc:	f806 3b01 	strb.w	r3, [r6], #1
 8008ae0:	eba6 020a 	sub.w	r2, r6, sl
 8008ae4:	4593      	cmp	fp, r2
 8008ae6:	ddb4      	ble.n	8008a52 <_dtoa_r+0xaf2>
 8008ae8:	9902      	ldr	r1, [sp, #8]
 8008aea:	2300      	movs	r3, #0
 8008aec:	220a      	movs	r2, #10
 8008aee:	4648      	mov	r0, r9
 8008af0:	f000 fcb4 	bl	800945c <__multadd>
 8008af4:	9002      	str	r0, [sp, #8]
 8008af6:	e7eb      	b.n	8008ad0 <_dtoa_r+0xb70>
 8008af8:	0800a9ed 	.word	0x0800a9ed
 8008afc:	0800a988 	.word	0x0800a988

08008b00 <_free_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4605      	mov	r5, r0
 8008b04:	2900      	cmp	r1, #0
 8008b06:	d041      	beq.n	8008b8c <_free_r+0x8c>
 8008b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b0c:	1f0c      	subs	r4, r1, #4
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	bfb8      	it	lt
 8008b12:	18e4      	addlt	r4, r4, r3
 8008b14:	f000 fc34 	bl	8009380 <__malloc_lock>
 8008b18:	4a1d      	ldr	r2, [pc, #116]	@ (8008b90 <_free_r+0x90>)
 8008b1a:	6813      	ldr	r3, [r2, #0]
 8008b1c:	b933      	cbnz	r3, 8008b2c <_free_r+0x2c>
 8008b1e:	6063      	str	r3, [r4, #4]
 8008b20:	6014      	str	r4, [r2, #0]
 8008b22:	4628      	mov	r0, r5
 8008b24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b28:	f000 bc30 	b.w	800938c <__malloc_unlock>
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	d908      	bls.n	8008b42 <_free_r+0x42>
 8008b30:	6820      	ldr	r0, [r4, #0]
 8008b32:	1821      	adds	r1, r4, r0
 8008b34:	428b      	cmp	r3, r1
 8008b36:	bf01      	itttt	eq
 8008b38:	6819      	ldreq	r1, [r3, #0]
 8008b3a:	685b      	ldreq	r3, [r3, #4]
 8008b3c:	1809      	addeq	r1, r1, r0
 8008b3e:	6021      	streq	r1, [r4, #0]
 8008b40:	e7ed      	b.n	8008b1e <_free_r+0x1e>
 8008b42:	461a      	mov	r2, r3
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	b10b      	cbz	r3, 8008b4c <_free_r+0x4c>
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	d9fa      	bls.n	8008b42 <_free_r+0x42>
 8008b4c:	6811      	ldr	r1, [r2, #0]
 8008b4e:	1850      	adds	r0, r2, r1
 8008b50:	42a0      	cmp	r0, r4
 8008b52:	d10b      	bne.n	8008b6c <_free_r+0x6c>
 8008b54:	6820      	ldr	r0, [r4, #0]
 8008b56:	4401      	add	r1, r0
 8008b58:	1850      	adds	r0, r2, r1
 8008b5a:	4283      	cmp	r3, r0
 8008b5c:	6011      	str	r1, [r2, #0]
 8008b5e:	d1e0      	bne.n	8008b22 <_free_r+0x22>
 8008b60:	6818      	ldr	r0, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	6053      	str	r3, [r2, #4]
 8008b66:	4408      	add	r0, r1
 8008b68:	6010      	str	r0, [r2, #0]
 8008b6a:	e7da      	b.n	8008b22 <_free_r+0x22>
 8008b6c:	d902      	bls.n	8008b74 <_free_r+0x74>
 8008b6e:	230c      	movs	r3, #12
 8008b70:	602b      	str	r3, [r5, #0]
 8008b72:	e7d6      	b.n	8008b22 <_free_r+0x22>
 8008b74:	6820      	ldr	r0, [r4, #0]
 8008b76:	1821      	adds	r1, r4, r0
 8008b78:	428b      	cmp	r3, r1
 8008b7a:	bf04      	itt	eq
 8008b7c:	6819      	ldreq	r1, [r3, #0]
 8008b7e:	685b      	ldreq	r3, [r3, #4]
 8008b80:	6063      	str	r3, [r4, #4]
 8008b82:	bf04      	itt	eq
 8008b84:	1809      	addeq	r1, r1, r0
 8008b86:	6021      	streq	r1, [r4, #0]
 8008b88:	6054      	str	r4, [r2, #4]
 8008b8a:	e7ca      	b.n	8008b22 <_free_r+0x22>
 8008b8c:	bd38      	pop	{r3, r4, r5, pc}
 8008b8e:	bf00      	nop
 8008b90:	20001968 	.word	0x20001968

08008b94 <rshift>:
 8008b94:	6903      	ldr	r3, [r0, #16]
 8008b96:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b9e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008ba2:	f100 0414 	add.w	r4, r0, #20
 8008ba6:	dd45      	ble.n	8008c34 <rshift+0xa0>
 8008ba8:	f011 011f 	ands.w	r1, r1, #31
 8008bac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008bb0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008bb4:	d10c      	bne.n	8008bd0 <rshift+0x3c>
 8008bb6:	f100 0710 	add.w	r7, r0, #16
 8008bba:	4629      	mov	r1, r5
 8008bbc:	42b1      	cmp	r1, r6
 8008bbe:	d334      	bcc.n	8008c2a <rshift+0x96>
 8008bc0:	1a9b      	subs	r3, r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	1eea      	subs	r2, r5, #3
 8008bc6:	4296      	cmp	r6, r2
 8008bc8:	bf38      	it	cc
 8008bca:	2300      	movcc	r3, #0
 8008bcc:	4423      	add	r3, r4
 8008bce:	e015      	b.n	8008bfc <rshift+0x68>
 8008bd0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bd4:	f1c1 0820 	rsb	r8, r1, #32
 8008bd8:	40cf      	lsrs	r7, r1
 8008bda:	f105 0e04 	add.w	lr, r5, #4
 8008bde:	46a1      	mov	r9, r4
 8008be0:	4576      	cmp	r6, lr
 8008be2:	46f4      	mov	ip, lr
 8008be4:	d815      	bhi.n	8008c12 <rshift+0x7e>
 8008be6:	1a9a      	subs	r2, r3, r2
 8008be8:	0092      	lsls	r2, r2, #2
 8008bea:	3a04      	subs	r2, #4
 8008bec:	3501      	adds	r5, #1
 8008bee:	42ae      	cmp	r6, r5
 8008bf0:	bf38      	it	cc
 8008bf2:	2200      	movcc	r2, #0
 8008bf4:	18a3      	adds	r3, r4, r2
 8008bf6:	50a7      	str	r7, [r4, r2]
 8008bf8:	b107      	cbz	r7, 8008bfc <rshift+0x68>
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	1b1a      	subs	r2, r3, r4
 8008bfe:	42a3      	cmp	r3, r4
 8008c00:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008c04:	bf08      	it	eq
 8008c06:	2300      	moveq	r3, #0
 8008c08:	6102      	str	r2, [r0, #16]
 8008c0a:	bf08      	it	eq
 8008c0c:	6143      	streq	r3, [r0, #20]
 8008c0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c12:	f8dc c000 	ldr.w	ip, [ip]
 8008c16:	fa0c fc08 	lsl.w	ip, ip, r8
 8008c1a:	ea4c 0707 	orr.w	r7, ip, r7
 8008c1e:	f849 7b04 	str.w	r7, [r9], #4
 8008c22:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c26:	40cf      	lsrs	r7, r1
 8008c28:	e7da      	b.n	8008be0 <rshift+0x4c>
 8008c2a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c2e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c32:	e7c3      	b.n	8008bbc <rshift+0x28>
 8008c34:	4623      	mov	r3, r4
 8008c36:	e7e1      	b.n	8008bfc <rshift+0x68>

08008c38 <__hexdig_fun>:
 8008c38:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008c3c:	2b09      	cmp	r3, #9
 8008c3e:	d802      	bhi.n	8008c46 <__hexdig_fun+0xe>
 8008c40:	3820      	subs	r0, #32
 8008c42:	b2c0      	uxtb	r0, r0
 8008c44:	4770      	bx	lr
 8008c46:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008c4a:	2b05      	cmp	r3, #5
 8008c4c:	d801      	bhi.n	8008c52 <__hexdig_fun+0x1a>
 8008c4e:	3847      	subs	r0, #71	@ 0x47
 8008c50:	e7f7      	b.n	8008c42 <__hexdig_fun+0xa>
 8008c52:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008c56:	2b05      	cmp	r3, #5
 8008c58:	d801      	bhi.n	8008c5e <__hexdig_fun+0x26>
 8008c5a:	3827      	subs	r0, #39	@ 0x27
 8008c5c:	e7f1      	b.n	8008c42 <__hexdig_fun+0xa>
 8008c5e:	2000      	movs	r0, #0
 8008c60:	4770      	bx	lr
	...

08008c64 <__gethex>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	b085      	sub	sp, #20
 8008c6a:	468a      	mov	sl, r1
 8008c6c:	9302      	str	r3, [sp, #8]
 8008c6e:	680b      	ldr	r3, [r1, #0]
 8008c70:	9001      	str	r0, [sp, #4]
 8008c72:	4690      	mov	r8, r2
 8008c74:	1c9c      	adds	r4, r3, #2
 8008c76:	46a1      	mov	r9, r4
 8008c78:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008c7c:	2830      	cmp	r0, #48	@ 0x30
 8008c7e:	d0fa      	beq.n	8008c76 <__gethex+0x12>
 8008c80:	eba9 0303 	sub.w	r3, r9, r3
 8008c84:	f1a3 0b02 	sub.w	fp, r3, #2
 8008c88:	f7ff ffd6 	bl	8008c38 <__hexdig_fun>
 8008c8c:	4605      	mov	r5, r0
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d168      	bne.n	8008d64 <__gethex+0x100>
 8008c92:	49a0      	ldr	r1, [pc, #640]	@ (8008f14 <__gethex+0x2b0>)
 8008c94:	2201      	movs	r2, #1
 8008c96:	4648      	mov	r0, r9
 8008c98:	f7fe ffa4 	bl	8007be4 <strncmp>
 8008c9c:	4607      	mov	r7, r0
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d167      	bne.n	8008d72 <__gethex+0x10e>
 8008ca2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008ca6:	4626      	mov	r6, r4
 8008ca8:	f7ff ffc6 	bl	8008c38 <__hexdig_fun>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d062      	beq.n	8008d76 <__gethex+0x112>
 8008cb0:	4623      	mov	r3, r4
 8008cb2:	7818      	ldrb	r0, [r3, #0]
 8008cb4:	2830      	cmp	r0, #48	@ 0x30
 8008cb6:	4699      	mov	r9, r3
 8008cb8:	f103 0301 	add.w	r3, r3, #1
 8008cbc:	d0f9      	beq.n	8008cb2 <__gethex+0x4e>
 8008cbe:	f7ff ffbb 	bl	8008c38 <__hexdig_fun>
 8008cc2:	fab0 f580 	clz	r5, r0
 8008cc6:	096d      	lsrs	r5, r5, #5
 8008cc8:	f04f 0b01 	mov.w	fp, #1
 8008ccc:	464a      	mov	r2, r9
 8008cce:	4616      	mov	r6, r2
 8008cd0:	3201      	adds	r2, #1
 8008cd2:	7830      	ldrb	r0, [r6, #0]
 8008cd4:	f7ff ffb0 	bl	8008c38 <__hexdig_fun>
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	d1f8      	bne.n	8008cce <__gethex+0x6a>
 8008cdc:	498d      	ldr	r1, [pc, #564]	@ (8008f14 <__gethex+0x2b0>)
 8008cde:	2201      	movs	r2, #1
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	f7fe ff7f 	bl	8007be4 <strncmp>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d13f      	bne.n	8008d6a <__gethex+0x106>
 8008cea:	b944      	cbnz	r4, 8008cfe <__gethex+0x9a>
 8008cec:	1c74      	adds	r4, r6, #1
 8008cee:	4622      	mov	r2, r4
 8008cf0:	4616      	mov	r6, r2
 8008cf2:	3201      	adds	r2, #1
 8008cf4:	7830      	ldrb	r0, [r6, #0]
 8008cf6:	f7ff ff9f 	bl	8008c38 <__hexdig_fun>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d1f8      	bne.n	8008cf0 <__gethex+0x8c>
 8008cfe:	1ba4      	subs	r4, r4, r6
 8008d00:	00a7      	lsls	r7, r4, #2
 8008d02:	7833      	ldrb	r3, [r6, #0]
 8008d04:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008d08:	2b50      	cmp	r3, #80	@ 0x50
 8008d0a:	d13e      	bne.n	8008d8a <__gethex+0x126>
 8008d0c:	7873      	ldrb	r3, [r6, #1]
 8008d0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008d10:	d033      	beq.n	8008d7a <__gethex+0x116>
 8008d12:	2b2d      	cmp	r3, #45	@ 0x2d
 8008d14:	d034      	beq.n	8008d80 <__gethex+0x11c>
 8008d16:	1c71      	adds	r1, r6, #1
 8008d18:	2400      	movs	r4, #0
 8008d1a:	7808      	ldrb	r0, [r1, #0]
 8008d1c:	f7ff ff8c 	bl	8008c38 <__hexdig_fun>
 8008d20:	1e43      	subs	r3, r0, #1
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	2b18      	cmp	r3, #24
 8008d26:	d830      	bhi.n	8008d8a <__gethex+0x126>
 8008d28:	f1a0 0210 	sub.w	r2, r0, #16
 8008d2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d30:	f7ff ff82 	bl	8008c38 <__hexdig_fun>
 8008d34:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d38:	fa5f fc8c 	uxtb.w	ip, ip
 8008d3c:	f1bc 0f18 	cmp.w	ip, #24
 8008d40:	f04f 030a 	mov.w	r3, #10
 8008d44:	d91e      	bls.n	8008d84 <__gethex+0x120>
 8008d46:	b104      	cbz	r4, 8008d4a <__gethex+0xe6>
 8008d48:	4252      	negs	r2, r2
 8008d4a:	4417      	add	r7, r2
 8008d4c:	f8ca 1000 	str.w	r1, [sl]
 8008d50:	b1ed      	cbz	r5, 8008d8e <__gethex+0x12a>
 8008d52:	f1bb 0f00 	cmp.w	fp, #0
 8008d56:	bf0c      	ite	eq
 8008d58:	2506      	moveq	r5, #6
 8008d5a:	2500      	movne	r5, #0
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	b005      	add	sp, #20
 8008d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d64:	2500      	movs	r5, #0
 8008d66:	462c      	mov	r4, r5
 8008d68:	e7b0      	b.n	8008ccc <__gethex+0x68>
 8008d6a:	2c00      	cmp	r4, #0
 8008d6c:	d1c7      	bne.n	8008cfe <__gethex+0x9a>
 8008d6e:	4627      	mov	r7, r4
 8008d70:	e7c7      	b.n	8008d02 <__gethex+0x9e>
 8008d72:	464e      	mov	r6, r9
 8008d74:	462f      	mov	r7, r5
 8008d76:	2501      	movs	r5, #1
 8008d78:	e7c3      	b.n	8008d02 <__gethex+0x9e>
 8008d7a:	2400      	movs	r4, #0
 8008d7c:	1cb1      	adds	r1, r6, #2
 8008d7e:	e7cc      	b.n	8008d1a <__gethex+0xb6>
 8008d80:	2401      	movs	r4, #1
 8008d82:	e7fb      	b.n	8008d7c <__gethex+0x118>
 8008d84:	fb03 0002 	mla	r0, r3, r2, r0
 8008d88:	e7ce      	b.n	8008d28 <__gethex+0xc4>
 8008d8a:	4631      	mov	r1, r6
 8008d8c:	e7de      	b.n	8008d4c <__gethex+0xe8>
 8008d8e:	eba6 0309 	sub.w	r3, r6, r9
 8008d92:	3b01      	subs	r3, #1
 8008d94:	4629      	mov	r1, r5
 8008d96:	2b07      	cmp	r3, #7
 8008d98:	dc0a      	bgt.n	8008db0 <__gethex+0x14c>
 8008d9a:	9801      	ldr	r0, [sp, #4]
 8008d9c:	f000 fafc 	bl	8009398 <_Balloc>
 8008da0:	4604      	mov	r4, r0
 8008da2:	b940      	cbnz	r0, 8008db6 <__gethex+0x152>
 8008da4:	4b5c      	ldr	r3, [pc, #368]	@ (8008f18 <__gethex+0x2b4>)
 8008da6:	4602      	mov	r2, r0
 8008da8:	21e4      	movs	r1, #228	@ 0xe4
 8008daa:	485c      	ldr	r0, [pc, #368]	@ (8008f1c <__gethex+0x2b8>)
 8008dac:	f7ff f832 	bl	8007e14 <__assert_func>
 8008db0:	3101      	adds	r1, #1
 8008db2:	105b      	asrs	r3, r3, #1
 8008db4:	e7ef      	b.n	8008d96 <__gethex+0x132>
 8008db6:	f100 0a14 	add.w	sl, r0, #20
 8008dba:	2300      	movs	r3, #0
 8008dbc:	4655      	mov	r5, sl
 8008dbe:	469b      	mov	fp, r3
 8008dc0:	45b1      	cmp	r9, r6
 8008dc2:	d337      	bcc.n	8008e34 <__gethex+0x1d0>
 8008dc4:	f845 bb04 	str.w	fp, [r5], #4
 8008dc8:	eba5 050a 	sub.w	r5, r5, sl
 8008dcc:	10ad      	asrs	r5, r5, #2
 8008dce:	6125      	str	r5, [r4, #16]
 8008dd0:	4658      	mov	r0, fp
 8008dd2:	f000 fbd3 	bl	800957c <__hi0bits>
 8008dd6:	016d      	lsls	r5, r5, #5
 8008dd8:	f8d8 6000 	ldr.w	r6, [r8]
 8008ddc:	1a2d      	subs	r5, r5, r0
 8008dde:	42b5      	cmp	r5, r6
 8008de0:	dd54      	ble.n	8008e8c <__gethex+0x228>
 8008de2:	1bad      	subs	r5, r5, r6
 8008de4:	4629      	mov	r1, r5
 8008de6:	4620      	mov	r0, r4
 8008de8:	f000 ff5f 	bl	8009caa <__any_on>
 8008dec:	4681      	mov	r9, r0
 8008dee:	b178      	cbz	r0, 8008e10 <__gethex+0x1ac>
 8008df0:	1e6b      	subs	r3, r5, #1
 8008df2:	1159      	asrs	r1, r3, #5
 8008df4:	f003 021f 	and.w	r2, r3, #31
 8008df8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008dfc:	f04f 0901 	mov.w	r9, #1
 8008e00:	fa09 f202 	lsl.w	r2, r9, r2
 8008e04:	420a      	tst	r2, r1
 8008e06:	d003      	beq.n	8008e10 <__gethex+0x1ac>
 8008e08:	454b      	cmp	r3, r9
 8008e0a:	dc36      	bgt.n	8008e7a <__gethex+0x216>
 8008e0c:	f04f 0902 	mov.w	r9, #2
 8008e10:	4629      	mov	r1, r5
 8008e12:	4620      	mov	r0, r4
 8008e14:	f7ff febe 	bl	8008b94 <rshift>
 8008e18:	442f      	add	r7, r5
 8008e1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e1e:	42bb      	cmp	r3, r7
 8008e20:	da42      	bge.n	8008ea8 <__gethex+0x244>
 8008e22:	9801      	ldr	r0, [sp, #4]
 8008e24:	4621      	mov	r1, r4
 8008e26:	f000 faf7 	bl	8009418 <_Bfree>
 8008e2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	6013      	str	r3, [r2, #0]
 8008e30:	25a3      	movs	r5, #163	@ 0xa3
 8008e32:	e793      	b.n	8008d5c <__gethex+0xf8>
 8008e34:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008e38:	2a2e      	cmp	r2, #46	@ 0x2e
 8008e3a:	d012      	beq.n	8008e62 <__gethex+0x1fe>
 8008e3c:	2b20      	cmp	r3, #32
 8008e3e:	d104      	bne.n	8008e4a <__gethex+0x1e6>
 8008e40:	f845 bb04 	str.w	fp, [r5], #4
 8008e44:	f04f 0b00 	mov.w	fp, #0
 8008e48:	465b      	mov	r3, fp
 8008e4a:	7830      	ldrb	r0, [r6, #0]
 8008e4c:	9303      	str	r3, [sp, #12]
 8008e4e:	f7ff fef3 	bl	8008c38 <__hexdig_fun>
 8008e52:	9b03      	ldr	r3, [sp, #12]
 8008e54:	f000 000f 	and.w	r0, r0, #15
 8008e58:	4098      	lsls	r0, r3
 8008e5a:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e5e:	3304      	adds	r3, #4
 8008e60:	e7ae      	b.n	8008dc0 <__gethex+0x15c>
 8008e62:	45b1      	cmp	r9, r6
 8008e64:	d8ea      	bhi.n	8008e3c <__gethex+0x1d8>
 8008e66:	492b      	ldr	r1, [pc, #172]	@ (8008f14 <__gethex+0x2b0>)
 8008e68:	9303      	str	r3, [sp, #12]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	f7fe feb9 	bl	8007be4 <strncmp>
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d1e1      	bne.n	8008e3c <__gethex+0x1d8>
 8008e78:	e7a2      	b.n	8008dc0 <__gethex+0x15c>
 8008e7a:	1ea9      	subs	r1, r5, #2
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f000 ff14 	bl	8009caa <__any_on>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d0c2      	beq.n	8008e0c <__gethex+0x1a8>
 8008e86:	f04f 0903 	mov.w	r9, #3
 8008e8a:	e7c1      	b.n	8008e10 <__gethex+0x1ac>
 8008e8c:	da09      	bge.n	8008ea2 <__gethex+0x23e>
 8008e8e:	1b75      	subs	r5, r6, r5
 8008e90:	4621      	mov	r1, r4
 8008e92:	9801      	ldr	r0, [sp, #4]
 8008e94:	462a      	mov	r2, r5
 8008e96:	f000 fccf 	bl	8009838 <__lshift>
 8008e9a:	1b7f      	subs	r7, r7, r5
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	f100 0a14 	add.w	sl, r0, #20
 8008ea2:	f04f 0900 	mov.w	r9, #0
 8008ea6:	e7b8      	b.n	8008e1a <__gethex+0x1b6>
 8008ea8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008eac:	42bd      	cmp	r5, r7
 8008eae:	dd6f      	ble.n	8008f90 <__gethex+0x32c>
 8008eb0:	1bed      	subs	r5, r5, r7
 8008eb2:	42ae      	cmp	r6, r5
 8008eb4:	dc34      	bgt.n	8008f20 <__gethex+0x2bc>
 8008eb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008eba:	2b02      	cmp	r3, #2
 8008ebc:	d022      	beq.n	8008f04 <__gethex+0x2a0>
 8008ebe:	2b03      	cmp	r3, #3
 8008ec0:	d024      	beq.n	8008f0c <__gethex+0x2a8>
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d115      	bne.n	8008ef2 <__gethex+0x28e>
 8008ec6:	42ae      	cmp	r6, r5
 8008ec8:	d113      	bne.n	8008ef2 <__gethex+0x28e>
 8008eca:	2e01      	cmp	r6, #1
 8008ecc:	d10b      	bne.n	8008ee6 <__gethex+0x282>
 8008ece:	9a02      	ldr	r2, [sp, #8]
 8008ed0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ed4:	6013      	str	r3, [r2, #0]
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	6123      	str	r3, [r4, #16]
 8008eda:	f8ca 3000 	str.w	r3, [sl]
 8008ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ee0:	2562      	movs	r5, #98	@ 0x62
 8008ee2:	601c      	str	r4, [r3, #0]
 8008ee4:	e73a      	b.n	8008d5c <__gethex+0xf8>
 8008ee6:	1e71      	subs	r1, r6, #1
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f000 fede 	bl	8009caa <__any_on>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d1ed      	bne.n	8008ece <__gethex+0x26a>
 8008ef2:	9801      	ldr	r0, [sp, #4]
 8008ef4:	4621      	mov	r1, r4
 8008ef6:	f000 fa8f 	bl	8009418 <_Bfree>
 8008efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008efc:	2300      	movs	r3, #0
 8008efe:	6013      	str	r3, [r2, #0]
 8008f00:	2550      	movs	r5, #80	@ 0x50
 8008f02:	e72b      	b.n	8008d5c <__gethex+0xf8>
 8008f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1f3      	bne.n	8008ef2 <__gethex+0x28e>
 8008f0a:	e7e0      	b.n	8008ece <__gethex+0x26a>
 8008f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1dd      	bne.n	8008ece <__gethex+0x26a>
 8008f12:	e7ee      	b.n	8008ef2 <__gethex+0x28e>
 8008f14:	0800a898 	.word	0x0800a898
 8008f18:	0800a9ed 	.word	0x0800a9ed
 8008f1c:	0800a9fe 	.word	0x0800a9fe
 8008f20:	1e6f      	subs	r7, r5, #1
 8008f22:	f1b9 0f00 	cmp.w	r9, #0
 8008f26:	d130      	bne.n	8008f8a <__gethex+0x326>
 8008f28:	b127      	cbz	r7, 8008f34 <__gethex+0x2d0>
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f000 febc 	bl	8009caa <__any_on>
 8008f32:	4681      	mov	r9, r0
 8008f34:	117a      	asrs	r2, r7, #5
 8008f36:	2301      	movs	r3, #1
 8008f38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008f3c:	f007 071f 	and.w	r7, r7, #31
 8008f40:	40bb      	lsls	r3, r7
 8008f42:	4213      	tst	r3, r2
 8008f44:	4629      	mov	r1, r5
 8008f46:	4620      	mov	r0, r4
 8008f48:	bf18      	it	ne
 8008f4a:	f049 0902 	orrne.w	r9, r9, #2
 8008f4e:	f7ff fe21 	bl	8008b94 <rshift>
 8008f52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008f56:	1b76      	subs	r6, r6, r5
 8008f58:	2502      	movs	r5, #2
 8008f5a:	f1b9 0f00 	cmp.w	r9, #0
 8008f5e:	d047      	beq.n	8008ff0 <__gethex+0x38c>
 8008f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f64:	2b02      	cmp	r3, #2
 8008f66:	d015      	beq.n	8008f94 <__gethex+0x330>
 8008f68:	2b03      	cmp	r3, #3
 8008f6a:	d017      	beq.n	8008f9c <__gethex+0x338>
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d109      	bne.n	8008f84 <__gethex+0x320>
 8008f70:	f019 0f02 	tst.w	r9, #2
 8008f74:	d006      	beq.n	8008f84 <__gethex+0x320>
 8008f76:	f8da 3000 	ldr.w	r3, [sl]
 8008f7a:	ea49 0903 	orr.w	r9, r9, r3
 8008f7e:	f019 0f01 	tst.w	r9, #1
 8008f82:	d10e      	bne.n	8008fa2 <__gethex+0x33e>
 8008f84:	f045 0510 	orr.w	r5, r5, #16
 8008f88:	e032      	b.n	8008ff0 <__gethex+0x38c>
 8008f8a:	f04f 0901 	mov.w	r9, #1
 8008f8e:	e7d1      	b.n	8008f34 <__gethex+0x2d0>
 8008f90:	2501      	movs	r5, #1
 8008f92:	e7e2      	b.n	8008f5a <__gethex+0x2f6>
 8008f94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f96:	f1c3 0301 	rsb	r3, r3, #1
 8008f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d0f0      	beq.n	8008f84 <__gethex+0x320>
 8008fa2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fa6:	f104 0314 	add.w	r3, r4, #20
 8008faa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008fae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008fb2:	f04f 0c00 	mov.w	ip, #0
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fc0:	d01b      	beq.n	8008ffa <__gethex+0x396>
 8008fc2:	3201      	adds	r2, #1
 8008fc4:	6002      	str	r2, [r0, #0]
 8008fc6:	2d02      	cmp	r5, #2
 8008fc8:	f104 0314 	add.w	r3, r4, #20
 8008fcc:	d13c      	bne.n	8009048 <__gethex+0x3e4>
 8008fce:	f8d8 2000 	ldr.w	r2, [r8]
 8008fd2:	3a01      	subs	r2, #1
 8008fd4:	42b2      	cmp	r2, r6
 8008fd6:	d109      	bne.n	8008fec <__gethex+0x388>
 8008fd8:	1171      	asrs	r1, r6, #5
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fe0:	f006 061f 	and.w	r6, r6, #31
 8008fe4:	fa02 f606 	lsl.w	r6, r2, r6
 8008fe8:	421e      	tst	r6, r3
 8008fea:	d13a      	bne.n	8009062 <__gethex+0x3fe>
 8008fec:	f045 0520 	orr.w	r5, r5, #32
 8008ff0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ff2:	601c      	str	r4, [r3, #0]
 8008ff4:	9b02      	ldr	r3, [sp, #8]
 8008ff6:	601f      	str	r7, [r3, #0]
 8008ff8:	e6b0      	b.n	8008d5c <__gethex+0xf8>
 8008ffa:	4299      	cmp	r1, r3
 8008ffc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009000:	d8d9      	bhi.n	8008fb6 <__gethex+0x352>
 8009002:	68a3      	ldr	r3, [r4, #8]
 8009004:	459b      	cmp	fp, r3
 8009006:	db17      	blt.n	8009038 <__gethex+0x3d4>
 8009008:	6861      	ldr	r1, [r4, #4]
 800900a:	9801      	ldr	r0, [sp, #4]
 800900c:	3101      	adds	r1, #1
 800900e:	f000 f9c3 	bl	8009398 <_Balloc>
 8009012:	4681      	mov	r9, r0
 8009014:	b918      	cbnz	r0, 800901e <__gethex+0x3ba>
 8009016:	4b1a      	ldr	r3, [pc, #104]	@ (8009080 <__gethex+0x41c>)
 8009018:	4602      	mov	r2, r0
 800901a:	2184      	movs	r1, #132	@ 0x84
 800901c:	e6c5      	b.n	8008daa <__gethex+0x146>
 800901e:	6922      	ldr	r2, [r4, #16]
 8009020:	3202      	adds	r2, #2
 8009022:	f104 010c 	add.w	r1, r4, #12
 8009026:	0092      	lsls	r2, r2, #2
 8009028:	300c      	adds	r0, #12
 800902a:	f7fe fed4 	bl	8007dd6 <memcpy>
 800902e:	4621      	mov	r1, r4
 8009030:	9801      	ldr	r0, [sp, #4]
 8009032:	f000 f9f1 	bl	8009418 <_Bfree>
 8009036:	464c      	mov	r4, r9
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	1c5a      	adds	r2, r3, #1
 800903c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009040:	6122      	str	r2, [r4, #16]
 8009042:	2201      	movs	r2, #1
 8009044:	615a      	str	r2, [r3, #20]
 8009046:	e7be      	b.n	8008fc6 <__gethex+0x362>
 8009048:	6922      	ldr	r2, [r4, #16]
 800904a:	455a      	cmp	r2, fp
 800904c:	dd0b      	ble.n	8009066 <__gethex+0x402>
 800904e:	2101      	movs	r1, #1
 8009050:	4620      	mov	r0, r4
 8009052:	f7ff fd9f 	bl	8008b94 <rshift>
 8009056:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800905a:	3701      	adds	r7, #1
 800905c:	42bb      	cmp	r3, r7
 800905e:	f6ff aee0 	blt.w	8008e22 <__gethex+0x1be>
 8009062:	2501      	movs	r5, #1
 8009064:	e7c2      	b.n	8008fec <__gethex+0x388>
 8009066:	f016 061f 	ands.w	r6, r6, #31
 800906a:	d0fa      	beq.n	8009062 <__gethex+0x3fe>
 800906c:	4453      	add	r3, sl
 800906e:	f1c6 0620 	rsb	r6, r6, #32
 8009072:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009076:	f000 fa81 	bl	800957c <__hi0bits>
 800907a:	42b0      	cmp	r0, r6
 800907c:	dbe7      	blt.n	800904e <__gethex+0x3ea>
 800907e:	e7f0      	b.n	8009062 <__gethex+0x3fe>
 8009080:	0800a9ed 	.word	0x0800a9ed

08009084 <L_shift>:
 8009084:	f1c2 0208 	rsb	r2, r2, #8
 8009088:	0092      	lsls	r2, r2, #2
 800908a:	b570      	push	{r4, r5, r6, lr}
 800908c:	f1c2 0620 	rsb	r6, r2, #32
 8009090:	6843      	ldr	r3, [r0, #4]
 8009092:	6804      	ldr	r4, [r0, #0]
 8009094:	fa03 f506 	lsl.w	r5, r3, r6
 8009098:	432c      	orrs	r4, r5
 800909a:	40d3      	lsrs	r3, r2
 800909c:	6004      	str	r4, [r0, #0]
 800909e:	f840 3f04 	str.w	r3, [r0, #4]!
 80090a2:	4288      	cmp	r0, r1
 80090a4:	d3f4      	bcc.n	8009090 <L_shift+0xc>
 80090a6:	bd70      	pop	{r4, r5, r6, pc}

080090a8 <__match>:
 80090a8:	b530      	push	{r4, r5, lr}
 80090aa:	6803      	ldr	r3, [r0, #0]
 80090ac:	3301      	adds	r3, #1
 80090ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090b2:	b914      	cbnz	r4, 80090ba <__match+0x12>
 80090b4:	6003      	str	r3, [r0, #0]
 80090b6:	2001      	movs	r0, #1
 80090b8:	bd30      	pop	{r4, r5, pc}
 80090ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80090c2:	2d19      	cmp	r5, #25
 80090c4:	bf98      	it	ls
 80090c6:	3220      	addls	r2, #32
 80090c8:	42a2      	cmp	r2, r4
 80090ca:	d0f0      	beq.n	80090ae <__match+0x6>
 80090cc:	2000      	movs	r0, #0
 80090ce:	e7f3      	b.n	80090b8 <__match+0x10>

080090d0 <__hexnan>:
 80090d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	680b      	ldr	r3, [r1, #0]
 80090d6:	6801      	ldr	r1, [r0, #0]
 80090d8:	115e      	asrs	r6, r3, #5
 80090da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80090de:	f013 031f 	ands.w	r3, r3, #31
 80090e2:	b087      	sub	sp, #28
 80090e4:	bf18      	it	ne
 80090e6:	3604      	addne	r6, #4
 80090e8:	2500      	movs	r5, #0
 80090ea:	1f37      	subs	r7, r6, #4
 80090ec:	4682      	mov	sl, r0
 80090ee:	4690      	mov	r8, r2
 80090f0:	9301      	str	r3, [sp, #4]
 80090f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80090f6:	46b9      	mov	r9, r7
 80090f8:	463c      	mov	r4, r7
 80090fa:	9502      	str	r5, [sp, #8]
 80090fc:	46ab      	mov	fp, r5
 80090fe:	784a      	ldrb	r2, [r1, #1]
 8009100:	1c4b      	adds	r3, r1, #1
 8009102:	9303      	str	r3, [sp, #12]
 8009104:	b342      	cbz	r2, 8009158 <__hexnan+0x88>
 8009106:	4610      	mov	r0, r2
 8009108:	9105      	str	r1, [sp, #20]
 800910a:	9204      	str	r2, [sp, #16]
 800910c:	f7ff fd94 	bl	8008c38 <__hexdig_fun>
 8009110:	2800      	cmp	r0, #0
 8009112:	d151      	bne.n	80091b8 <__hexnan+0xe8>
 8009114:	9a04      	ldr	r2, [sp, #16]
 8009116:	9905      	ldr	r1, [sp, #20]
 8009118:	2a20      	cmp	r2, #32
 800911a:	d818      	bhi.n	800914e <__hexnan+0x7e>
 800911c:	9b02      	ldr	r3, [sp, #8]
 800911e:	459b      	cmp	fp, r3
 8009120:	dd13      	ble.n	800914a <__hexnan+0x7a>
 8009122:	454c      	cmp	r4, r9
 8009124:	d206      	bcs.n	8009134 <__hexnan+0x64>
 8009126:	2d07      	cmp	r5, #7
 8009128:	dc04      	bgt.n	8009134 <__hexnan+0x64>
 800912a:	462a      	mov	r2, r5
 800912c:	4649      	mov	r1, r9
 800912e:	4620      	mov	r0, r4
 8009130:	f7ff ffa8 	bl	8009084 <L_shift>
 8009134:	4544      	cmp	r4, r8
 8009136:	d952      	bls.n	80091de <__hexnan+0x10e>
 8009138:	2300      	movs	r3, #0
 800913a:	f1a4 0904 	sub.w	r9, r4, #4
 800913e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009142:	f8cd b008 	str.w	fp, [sp, #8]
 8009146:	464c      	mov	r4, r9
 8009148:	461d      	mov	r5, r3
 800914a:	9903      	ldr	r1, [sp, #12]
 800914c:	e7d7      	b.n	80090fe <__hexnan+0x2e>
 800914e:	2a29      	cmp	r2, #41	@ 0x29
 8009150:	d157      	bne.n	8009202 <__hexnan+0x132>
 8009152:	3102      	adds	r1, #2
 8009154:	f8ca 1000 	str.w	r1, [sl]
 8009158:	f1bb 0f00 	cmp.w	fp, #0
 800915c:	d051      	beq.n	8009202 <__hexnan+0x132>
 800915e:	454c      	cmp	r4, r9
 8009160:	d206      	bcs.n	8009170 <__hexnan+0xa0>
 8009162:	2d07      	cmp	r5, #7
 8009164:	dc04      	bgt.n	8009170 <__hexnan+0xa0>
 8009166:	462a      	mov	r2, r5
 8009168:	4649      	mov	r1, r9
 800916a:	4620      	mov	r0, r4
 800916c:	f7ff ff8a 	bl	8009084 <L_shift>
 8009170:	4544      	cmp	r4, r8
 8009172:	d936      	bls.n	80091e2 <__hexnan+0x112>
 8009174:	f1a8 0204 	sub.w	r2, r8, #4
 8009178:	4623      	mov	r3, r4
 800917a:	f853 1b04 	ldr.w	r1, [r3], #4
 800917e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009182:	429f      	cmp	r7, r3
 8009184:	d2f9      	bcs.n	800917a <__hexnan+0xaa>
 8009186:	1b3b      	subs	r3, r7, r4
 8009188:	f023 0303 	bic.w	r3, r3, #3
 800918c:	3304      	adds	r3, #4
 800918e:	3401      	adds	r4, #1
 8009190:	3e03      	subs	r6, #3
 8009192:	42b4      	cmp	r4, r6
 8009194:	bf88      	it	hi
 8009196:	2304      	movhi	r3, #4
 8009198:	4443      	add	r3, r8
 800919a:	2200      	movs	r2, #0
 800919c:	f843 2b04 	str.w	r2, [r3], #4
 80091a0:	429f      	cmp	r7, r3
 80091a2:	d2fb      	bcs.n	800919c <__hexnan+0xcc>
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	b91b      	cbnz	r3, 80091b0 <__hexnan+0xe0>
 80091a8:	4547      	cmp	r7, r8
 80091aa:	d128      	bne.n	80091fe <__hexnan+0x12e>
 80091ac:	2301      	movs	r3, #1
 80091ae:	603b      	str	r3, [r7, #0]
 80091b0:	2005      	movs	r0, #5
 80091b2:	b007      	add	sp, #28
 80091b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b8:	3501      	adds	r5, #1
 80091ba:	2d08      	cmp	r5, #8
 80091bc:	f10b 0b01 	add.w	fp, fp, #1
 80091c0:	dd06      	ble.n	80091d0 <__hexnan+0x100>
 80091c2:	4544      	cmp	r4, r8
 80091c4:	d9c1      	bls.n	800914a <__hexnan+0x7a>
 80091c6:	2300      	movs	r3, #0
 80091c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80091cc:	2501      	movs	r5, #1
 80091ce:	3c04      	subs	r4, #4
 80091d0:	6822      	ldr	r2, [r4, #0]
 80091d2:	f000 000f 	and.w	r0, r0, #15
 80091d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80091da:	6020      	str	r0, [r4, #0]
 80091dc:	e7b5      	b.n	800914a <__hexnan+0x7a>
 80091de:	2508      	movs	r5, #8
 80091e0:	e7b3      	b.n	800914a <__hexnan+0x7a>
 80091e2:	9b01      	ldr	r3, [sp, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d0dd      	beq.n	80091a4 <__hexnan+0xd4>
 80091e8:	f1c3 0320 	rsb	r3, r3, #32
 80091ec:	f04f 32ff 	mov.w	r2, #4294967295
 80091f0:	40da      	lsrs	r2, r3
 80091f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80091f6:	4013      	ands	r3, r2
 80091f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80091fc:	e7d2      	b.n	80091a4 <__hexnan+0xd4>
 80091fe:	3f04      	subs	r7, #4
 8009200:	e7d0      	b.n	80091a4 <__hexnan+0xd4>
 8009202:	2004      	movs	r0, #4
 8009204:	e7d5      	b.n	80091b2 <__hexnan+0xe2>
	...

08009208 <malloc>:
 8009208:	4b02      	ldr	r3, [pc, #8]	@ (8009214 <malloc+0xc>)
 800920a:	4601      	mov	r1, r0
 800920c:	6818      	ldr	r0, [r3, #0]
 800920e:	f000 b825 	b.w	800925c <_malloc_r>
 8009212:	bf00      	nop
 8009214:	200001b4 	.word	0x200001b4

08009218 <sbrk_aligned>:
 8009218:	b570      	push	{r4, r5, r6, lr}
 800921a:	4e0f      	ldr	r6, [pc, #60]	@ (8009258 <sbrk_aligned+0x40>)
 800921c:	460c      	mov	r4, r1
 800921e:	6831      	ldr	r1, [r6, #0]
 8009220:	4605      	mov	r5, r0
 8009222:	b911      	cbnz	r1, 800922a <sbrk_aligned+0x12>
 8009224:	f001 f964 	bl	800a4f0 <_sbrk_r>
 8009228:	6030      	str	r0, [r6, #0]
 800922a:	4621      	mov	r1, r4
 800922c:	4628      	mov	r0, r5
 800922e:	f001 f95f 	bl	800a4f0 <_sbrk_r>
 8009232:	1c43      	adds	r3, r0, #1
 8009234:	d103      	bne.n	800923e <sbrk_aligned+0x26>
 8009236:	f04f 34ff 	mov.w	r4, #4294967295
 800923a:	4620      	mov	r0, r4
 800923c:	bd70      	pop	{r4, r5, r6, pc}
 800923e:	1cc4      	adds	r4, r0, #3
 8009240:	f024 0403 	bic.w	r4, r4, #3
 8009244:	42a0      	cmp	r0, r4
 8009246:	d0f8      	beq.n	800923a <sbrk_aligned+0x22>
 8009248:	1a21      	subs	r1, r4, r0
 800924a:	4628      	mov	r0, r5
 800924c:	f001 f950 	bl	800a4f0 <_sbrk_r>
 8009250:	3001      	adds	r0, #1
 8009252:	d1f2      	bne.n	800923a <sbrk_aligned+0x22>
 8009254:	e7ef      	b.n	8009236 <sbrk_aligned+0x1e>
 8009256:	bf00      	nop
 8009258:	20001964 	.word	0x20001964

0800925c <_malloc_r>:
 800925c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009260:	1ccd      	adds	r5, r1, #3
 8009262:	f025 0503 	bic.w	r5, r5, #3
 8009266:	3508      	adds	r5, #8
 8009268:	2d0c      	cmp	r5, #12
 800926a:	bf38      	it	cc
 800926c:	250c      	movcc	r5, #12
 800926e:	2d00      	cmp	r5, #0
 8009270:	4606      	mov	r6, r0
 8009272:	db01      	blt.n	8009278 <_malloc_r+0x1c>
 8009274:	42a9      	cmp	r1, r5
 8009276:	d904      	bls.n	8009282 <_malloc_r+0x26>
 8009278:	230c      	movs	r3, #12
 800927a:	6033      	str	r3, [r6, #0]
 800927c:	2000      	movs	r0, #0
 800927e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009282:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009358 <_malloc_r+0xfc>
 8009286:	f000 f87b 	bl	8009380 <__malloc_lock>
 800928a:	f8d8 3000 	ldr.w	r3, [r8]
 800928e:	461c      	mov	r4, r3
 8009290:	bb44      	cbnz	r4, 80092e4 <_malloc_r+0x88>
 8009292:	4629      	mov	r1, r5
 8009294:	4630      	mov	r0, r6
 8009296:	f7ff ffbf 	bl	8009218 <sbrk_aligned>
 800929a:	1c43      	adds	r3, r0, #1
 800929c:	4604      	mov	r4, r0
 800929e:	d158      	bne.n	8009352 <_malloc_r+0xf6>
 80092a0:	f8d8 4000 	ldr.w	r4, [r8]
 80092a4:	4627      	mov	r7, r4
 80092a6:	2f00      	cmp	r7, #0
 80092a8:	d143      	bne.n	8009332 <_malloc_r+0xd6>
 80092aa:	2c00      	cmp	r4, #0
 80092ac:	d04b      	beq.n	8009346 <_malloc_r+0xea>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	4639      	mov	r1, r7
 80092b2:	4630      	mov	r0, r6
 80092b4:	eb04 0903 	add.w	r9, r4, r3
 80092b8:	f001 f91a 	bl	800a4f0 <_sbrk_r>
 80092bc:	4581      	cmp	r9, r0
 80092be:	d142      	bne.n	8009346 <_malloc_r+0xea>
 80092c0:	6821      	ldr	r1, [r4, #0]
 80092c2:	1a6d      	subs	r5, r5, r1
 80092c4:	4629      	mov	r1, r5
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff ffa6 	bl	8009218 <sbrk_aligned>
 80092cc:	3001      	adds	r0, #1
 80092ce:	d03a      	beq.n	8009346 <_malloc_r+0xea>
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	442b      	add	r3, r5
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	f8d8 3000 	ldr.w	r3, [r8]
 80092da:	685a      	ldr	r2, [r3, #4]
 80092dc:	bb62      	cbnz	r2, 8009338 <_malloc_r+0xdc>
 80092de:	f8c8 7000 	str.w	r7, [r8]
 80092e2:	e00f      	b.n	8009304 <_malloc_r+0xa8>
 80092e4:	6822      	ldr	r2, [r4, #0]
 80092e6:	1b52      	subs	r2, r2, r5
 80092e8:	d420      	bmi.n	800932c <_malloc_r+0xd0>
 80092ea:	2a0b      	cmp	r2, #11
 80092ec:	d917      	bls.n	800931e <_malloc_r+0xc2>
 80092ee:	1961      	adds	r1, r4, r5
 80092f0:	42a3      	cmp	r3, r4
 80092f2:	6025      	str	r5, [r4, #0]
 80092f4:	bf18      	it	ne
 80092f6:	6059      	strne	r1, [r3, #4]
 80092f8:	6863      	ldr	r3, [r4, #4]
 80092fa:	bf08      	it	eq
 80092fc:	f8c8 1000 	streq.w	r1, [r8]
 8009300:	5162      	str	r2, [r4, r5]
 8009302:	604b      	str	r3, [r1, #4]
 8009304:	4630      	mov	r0, r6
 8009306:	f000 f841 	bl	800938c <__malloc_unlock>
 800930a:	f104 000b 	add.w	r0, r4, #11
 800930e:	1d23      	adds	r3, r4, #4
 8009310:	f020 0007 	bic.w	r0, r0, #7
 8009314:	1ac2      	subs	r2, r0, r3
 8009316:	bf1c      	itt	ne
 8009318:	1a1b      	subne	r3, r3, r0
 800931a:	50a3      	strne	r3, [r4, r2]
 800931c:	e7af      	b.n	800927e <_malloc_r+0x22>
 800931e:	6862      	ldr	r2, [r4, #4]
 8009320:	42a3      	cmp	r3, r4
 8009322:	bf0c      	ite	eq
 8009324:	f8c8 2000 	streq.w	r2, [r8]
 8009328:	605a      	strne	r2, [r3, #4]
 800932a:	e7eb      	b.n	8009304 <_malloc_r+0xa8>
 800932c:	4623      	mov	r3, r4
 800932e:	6864      	ldr	r4, [r4, #4]
 8009330:	e7ae      	b.n	8009290 <_malloc_r+0x34>
 8009332:	463c      	mov	r4, r7
 8009334:	687f      	ldr	r7, [r7, #4]
 8009336:	e7b6      	b.n	80092a6 <_malloc_r+0x4a>
 8009338:	461a      	mov	r2, r3
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	42a3      	cmp	r3, r4
 800933e:	d1fb      	bne.n	8009338 <_malloc_r+0xdc>
 8009340:	2300      	movs	r3, #0
 8009342:	6053      	str	r3, [r2, #4]
 8009344:	e7de      	b.n	8009304 <_malloc_r+0xa8>
 8009346:	230c      	movs	r3, #12
 8009348:	6033      	str	r3, [r6, #0]
 800934a:	4630      	mov	r0, r6
 800934c:	f000 f81e 	bl	800938c <__malloc_unlock>
 8009350:	e794      	b.n	800927c <_malloc_r+0x20>
 8009352:	6005      	str	r5, [r0, #0]
 8009354:	e7d6      	b.n	8009304 <_malloc_r+0xa8>
 8009356:	bf00      	nop
 8009358:	20001968 	.word	0x20001968

0800935c <__ascii_mbtowc>:
 800935c:	b082      	sub	sp, #8
 800935e:	b901      	cbnz	r1, 8009362 <__ascii_mbtowc+0x6>
 8009360:	a901      	add	r1, sp, #4
 8009362:	b142      	cbz	r2, 8009376 <__ascii_mbtowc+0x1a>
 8009364:	b14b      	cbz	r3, 800937a <__ascii_mbtowc+0x1e>
 8009366:	7813      	ldrb	r3, [r2, #0]
 8009368:	600b      	str	r3, [r1, #0]
 800936a:	7812      	ldrb	r2, [r2, #0]
 800936c:	1e10      	subs	r0, r2, #0
 800936e:	bf18      	it	ne
 8009370:	2001      	movne	r0, #1
 8009372:	b002      	add	sp, #8
 8009374:	4770      	bx	lr
 8009376:	4610      	mov	r0, r2
 8009378:	e7fb      	b.n	8009372 <__ascii_mbtowc+0x16>
 800937a:	f06f 0001 	mvn.w	r0, #1
 800937e:	e7f8      	b.n	8009372 <__ascii_mbtowc+0x16>

08009380 <__malloc_lock>:
 8009380:	4801      	ldr	r0, [pc, #4]	@ (8009388 <__malloc_lock+0x8>)
 8009382:	f7fe bd26 	b.w	8007dd2 <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	20001960 	.word	0x20001960

0800938c <__malloc_unlock>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__malloc_unlock+0x8>)
 800938e:	f7fe bd21 	b.w	8007dd4 <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	20001960 	.word	0x20001960

08009398 <_Balloc>:
 8009398:	b570      	push	{r4, r5, r6, lr}
 800939a:	69c6      	ldr	r6, [r0, #28]
 800939c:	4604      	mov	r4, r0
 800939e:	460d      	mov	r5, r1
 80093a0:	b976      	cbnz	r6, 80093c0 <_Balloc+0x28>
 80093a2:	2010      	movs	r0, #16
 80093a4:	f7ff ff30 	bl	8009208 <malloc>
 80093a8:	4602      	mov	r2, r0
 80093aa:	61e0      	str	r0, [r4, #28]
 80093ac:	b920      	cbnz	r0, 80093b8 <_Balloc+0x20>
 80093ae:	4b18      	ldr	r3, [pc, #96]	@ (8009410 <_Balloc+0x78>)
 80093b0:	4818      	ldr	r0, [pc, #96]	@ (8009414 <_Balloc+0x7c>)
 80093b2:	216b      	movs	r1, #107	@ 0x6b
 80093b4:	f7fe fd2e 	bl	8007e14 <__assert_func>
 80093b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093bc:	6006      	str	r6, [r0, #0]
 80093be:	60c6      	str	r6, [r0, #12]
 80093c0:	69e6      	ldr	r6, [r4, #28]
 80093c2:	68f3      	ldr	r3, [r6, #12]
 80093c4:	b183      	cbz	r3, 80093e8 <_Balloc+0x50>
 80093c6:	69e3      	ldr	r3, [r4, #28]
 80093c8:	68db      	ldr	r3, [r3, #12]
 80093ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80093ce:	b9b8      	cbnz	r0, 8009400 <_Balloc+0x68>
 80093d0:	2101      	movs	r1, #1
 80093d2:	fa01 f605 	lsl.w	r6, r1, r5
 80093d6:	1d72      	adds	r2, r6, #5
 80093d8:	0092      	lsls	r2, r2, #2
 80093da:	4620      	mov	r0, r4
 80093dc:	f001 f89f 	bl	800a51e <_calloc_r>
 80093e0:	b160      	cbz	r0, 80093fc <_Balloc+0x64>
 80093e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80093e6:	e00e      	b.n	8009406 <_Balloc+0x6e>
 80093e8:	2221      	movs	r2, #33	@ 0x21
 80093ea:	2104      	movs	r1, #4
 80093ec:	4620      	mov	r0, r4
 80093ee:	f001 f896 	bl	800a51e <_calloc_r>
 80093f2:	69e3      	ldr	r3, [r4, #28]
 80093f4:	60f0      	str	r0, [r6, #12]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1e4      	bne.n	80093c6 <_Balloc+0x2e>
 80093fc:	2000      	movs	r0, #0
 80093fe:	bd70      	pop	{r4, r5, r6, pc}
 8009400:	6802      	ldr	r2, [r0, #0]
 8009402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009406:	2300      	movs	r3, #0
 8009408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800940c:	e7f7      	b.n	80093fe <_Balloc+0x66>
 800940e:	bf00      	nop
 8009410:	0800a8d3 	.word	0x0800a8d3
 8009414:	0800aa5e 	.word	0x0800aa5e

08009418 <_Bfree>:
 8009418:	b570      	push	{r4, r5, r6, lr}
 800941a:	69c6      	ldr	r6, [r0, #28]
 800941c:	4605      	mov	r5, r0
 800941e:	460c      	mov	r4, r1
 8009420:	b976      	cbnz	r6, 8009440 <_Bfree+0x28>
 8009422:	2010      	movs	r0, #16
 8009424:	f7ff fef0 	bl	8009208 <malloc>
 8009428:	4602      	mov	r2, r0
 800942a:	61e8      	str	r0, [r5, #28]
 800942c:	b920      	cbnz	r0, 8009438 <_Bfree+0x20>
 800942e:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <_Bfree+0x3c>)
 8009430:	4809      	ldr	r0, [pc, #36]	@ (8009458 <_Bfree+0x40>)
 8009432:	218f      	movs	r1, #143	@ 0x8f
 8009434:	f7fe fcee 	bl	8007e14 <__assert_func>
 8009438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800943c:	6006      	str	r6, [r0, #0]
 800943e:	60c6      	str	r6, [r0, #12]
 8009440:	b13c      	cbz	r4, 8009452 <_Bfree+0x3a>
 8009442:	69eb      	ldr	r3, [r5, #28]
 8009444:	6862      	ldr	r2, [r4, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800944c:	6021      	str	r1, [r4, #0]
 800944e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009452:	bd70      	pop	{r4, r5, r6, pc}
 8009454:	0800a8d3 	.word	0x0800a8d3
 8009458:	0800aa5e 	.word	0x0800aa5e

0800945c <__multadd>:
 800945c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009460:	690d      	ldr	r5, [r1, #16]
 8009462:	4607      	mov	r7, r0
 8009464:	460c      	mov	r4, r1
 8009466:	461e      	mov	r6, r3
 8009468:	f101 0c14 	add.w	ip, r1, #20
 800946c:	2000      	movs	r0, #0
 800946e:	f8dc 3000 	ldr.w	r3, [ip]
 8009472:	b299      	uxth	r1, r3
 8009474:	fb02 6101 	mla	r1, r2, r1, r6
 8009478:	0c1e      	lsrs	r6, r3, #16
 800947a:	0c0b      	lsrs	r3, r1, #16
 800947c:	fb02 3306 	mla	r3, r2, r6, r3
 8009480:	b289      	uxth	r1, r1
 8009482:	3001      	adds	r0, #1
 8009484:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009488:	4285      	cmp	r5, r0
 800948a:	f84c 1b04 	str.w	r1, [ip], #4
 800948e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009492:	dcec      	bgt.n	800946e <__multadd+0x12>
 8009494:	b30e      	cbz	r6, 80094da <__multadd+0x7e>
 8009496:	68a3      	ldr	r3, [r4, #8]
 8009498:	42ab      	cmp	r3, r5
 800949a:	dc19      	bgt.n	80094d0 <__multadd+0x74>
 800949c:	6861      	ldr	r1, [r4, #4]
 800949e:	4638      	mov	r0, r7
 80094a0:	3101      	adds	r1, #1
 80094a2:	f7ff ff79 	bl	8009398 <_Balloc>
 80094a6:	4680      	mov	r8, r0
 80094a8:	b928      	cbnz	r0, 80094b6 <__multadd+0x5a>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4b0c      	ldr	r3, [pc, #48]	@ (80094e0 <__multadd+0x84>)
 80094ae:	480d      	ldr	r0, [pc, #52]	@ (80094e4 <__multadd+0x88>)
 80094b0:	21ba      	movs	r1, #186	@ 0xba
 80094b2:	f7fe fcaf 	bl	8007e14 <__assert_func>
 80094b6:	6922      	ldr	r2, [r4, #16]
 80094b8:	3202      	adds	r2, #2
 80094ba:	f104 010c 	add.w	r1, r4, #12
 80094be:	0092      	lsls	r2, r2, #2
 80094c0:	300c      	adds	r0, #12
 80094c2:	f7fe fc88 	bl	8007dd6 <memcpy>
 80094c6:	4621      	mov	r1, r4
 80094c8:	4638      	mov	r0, r7
 80094ca:	f7ff ffa5 	bl	8009418 <_Bfree>
 80094ce:	4644      	mov	r4, r8
 80094d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094d4:	3501      	adds	r5, #1
 80094d6:	615e      	str	r6, [r3, #20]
 80094d8:	6125      	str	r5, [r4, #16]
 80094da:	4620      	mov	r0, r4
 80094dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e0:	0800a9ed 	.word	0x0800a9ed
 80094e4:	0800aa5e 	.word	0x0800aa5e

080094e8 <__s2b>:
 80094e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094ec:	460c      	mov	r4, r1
 80094ee:	4615      	mov	r5, r2
 80094f0:	461f      	mov	r7, r3
 80094f2:	2209      	movs	r2, #9
 80094f4:	3308      	adds	r3, #8
 80094f6:	4606      	mov	r6, r0
 80094f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80094fc:	2100      	movs	r1, #0
 80094fe:	2201      	movs	r2, #1
 8009500:	429a      	cmp	r2, r3
 8009502:	db09      	blt.n	8009518 <__s2b+0x30>
 8009504:	4630      	mov	r0, r6
 8009506:	f7ff ff47 	bl	8009398 <_Balloc>
 800950a:	b940      	cbnz	r0, 800951e <__s2b+0x36>
 800950c:	4602      	mov	r2, r0
 800950e:	4b19      	ldr	r3, [pc, #100]	@ (8009574 <__s2b+0x8c>)
 8009510:	4819      	ldr	r0, [pc, #100]	@ (8009578 <__s2b+0x90>)
 8009512:	21d3      	movs	r1, #211	@ 0xd3
 8009514:	f7fe fc7e 	bl	8007e14 <__assert_func>
 8009518:	0052      	lsls	r2, r2, #1
 800951a:	3101      	adds	r1, #1
 800951c:	e7f0      	b.n	8009500 <__s2b+0x18>
 800951e:	9b08      	ldr	r3, [sp, #32]
 8009520:	6143      	str	r3, [r0, #20]
 8009522:	2d09      	cmp	r5, #9
 8009524:	f04f 0301 	mov.w	r3, #1
 8009528:	6103      	str	r3, [r0, #16]
 800952a:	dd16      	ble.n	800955a <__s2b+0x72>
 800952c:	f104 0909 	add.w	r9, r4, #9
 8009530:	46c8      	mov	r8, r9
 8009532:	442c      	add	r4, r5
 8009534:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009538:	4601      	mov	r1, r0
 800953a:	3b30      	subs	r3, #48	@ 0x30
 800953c:	220a      	movs	r2, #10
 800953e:	4630      	mov	r0, r6
 8009540:	f7ff ff8c 	bl	800945c <__multadd>
 8009544:	45a0      	cmp	r8, r4
 8009546:	d1f5      	bne.n	8009534 <__s2b+0x4c>
 8009548:	f1a5 0408 	sub.w	r4, r5, #8
 800954c:	444c      	add	r4, r9
 800954e:	1b2d      	subs	r5, r5, r4
 8009550:	1963      	adds	r3, r4, r5
 8009552:	42bb      	cmp	r3, r7
 8009554:	db04      	blt.n	8009560 <__s2b+0x78>
 8009556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955a:	340a      	adds	r4, #10
 800955c:	2509      	movs	r5, #9
 800955e:	e7f6      	b.n	800954e <__s2b+0x66>
 8009560:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009564:	4601      	mov	r1, r0
 8009566:	3b30      	subs	r3, #48	@ 0x30
 8009568:	220a      	movs	r2, #10
 800956a:	4630      	mov	r0, r6
 800956c:	f7ff ff76 	bl	800945c <__multadd>
 8009570:	e7ee      	b.n	8009550 <__s2b+0x68>
 8009572:	bf00      	nop
 8009574:	0800a9ed 	.word	0x0800a9ed
 8009578:	0800aa5e 	.word	0x0800aa5e

0800957c <__hi0bits>:
 800957c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009580:	4603      	mov	r3, r0
 8009582:	bf36      	itet	cc
 8009584:	0403      	lslcc	r3, r0, #16
 8009586:	2000      	movcs	r0, #0
 8009588:	2010      	movcc	r0, #16
 800958a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800958e:	bf3c      	itt	cc
 8009590:	021b      	lslcc	r3, r3, #8
 8009592:	3008      	addcc	r0, #8
 8009594:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009598:	bf3c      	itt	cc
 800959a:	011b      	lslcc	r3, r3, #4
 800959c:	3004      	addcc	r0, #4
 800959e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095a2:	bf3c      	itt	cc
 80095a4:	009b      	lslcc	r3, r3, #2
 80095a6:	3002      	addcc	r0, #2
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	db05      	blt.n	80095b8 <__hi0bits+0x3c>
 80095ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095b0:	f100 0001 	add.w	r0, r0, #1
 80095b4:	bf08      	it	eq
 80095b6:	2020      	moveq	r0, #32
 80095b8:	4770      	bx	lr

080095ba <__lo0bits>:
 80095ba:	6803      	ldr	r3, [r0, #0]
 80095bc:	4602      	mov	r2, r0
 80095be:	f013 0007 	ands.w	r0, r3, #7
 80095c2:	d00b      	beq.n	80095dc <__lo0bits+0x22>
 80095c4:	07d9      	lsls	r1, r3, #31
 80095c6:	d421      	bmi.n	800960c <__lo0bits+0x52>
 80095c8:	0798      	lsls	r0, r3, #30
 80095ca:	bf49      	itett	mi
 80095cc:	085b      	lsrmi	r3, r3, #1
 80095ce:	089b      	lsrpl	r3, r3, #2
 80095d0:	2001      	movmi	r0, #1
 80095d2:	6013      	strmi	r3, [r2, #0]
 80095d4:	bf5c      	itt	pl
 80095d6:	6013      	strpl	r3, [r2, #0]
 80095d8:	2002      	movpl	r0, #2
 80095da:	4770      	bx	lr
 80095dc:	b299      	uxth	r1, r3
 80095de:	b909      	cbnz	r1, 80095e4 <__lo0bits+0x2a>
 80095e0:	0c1b      	lsrs	r3, r3, #16
 80095e2:	2010      	movs	r0, #16
 80095e4:	b2d9      	uxtb	r1, r3
 80095e6:	b909      	cbnz	r1, 80095ec <__lo0bits+0x32>
 80095e8:	3008      	adds	r0, #8
 80095ea:	0a1b      	lsrs	r3, r3, #8
 80095ec:	0719      	lsls	r1, r3, #28
 80095ee:	bf04      	itt	eq
 80095f0:	091b      	lsreq	r3, r3, #4
 80095f2:	3004      	addeq	r0, #4
 80095f4:	0799      	lsls	r1, r3, #30
 80095f6:	bf04      	itt	eq
 80095f8:	089b      	lsreq	r3, r3, #2
 80095fa:	3002      	addeq	r0, #2
 80095fc:	07d9      	lsls	r1, r3, #31
 80095fe:	d403      	bmi.n	8009608 <__lo0bits+0x4e>
 8009600:	085b      	lsrs	r3, r3, #1
 8009602:	f100 0001 	add.w	r0, r0, #1
 8009606:	d003      	beq.n	8009610 <__lo0bits+0x56>
 8009608:	6013      	str	r3, [r2, #0]
 800960a:	4770      	bx	lr
 800960c:	2000      	movs	r0, #0
 800960e:	4770      	bx	lr
 8009610:	2020      	movs	r0, #32
 8009612:	4770      	bx	lr

08009614 <__i2b>:
 8009614:	b510      	push	{r4, lr}
 8009616:	460c      	mov	r4, r1
 8009618:	2101      	movs	r1, #1
 800961a:	f7ff febd 	bl	8009398 <_Balloc>
 800961e:	4602      	mov	r2, r0
 8009620:	b928      	cbnz	r0, 800962e <__i2b+0x1a>
 8009622:	4b05      	ldr	r3, [pc, #20]	@ (8009638 <__i2b+0x24>)
 8009624:	4805      	ldr	r0, [pc, #20]	@ (800963c <__i2b+0x28>)
 8009626:	f240 1145 	movw	r1, #325	@ 0x145
 800962a:	f7fe fbf3 	bl	8007e14 <__assert_func>
 800962e:	2301      	movs	r3, #1
 8009630:	6144      	str	r4, [r0, #20]
 8009632:	6103      	str	r3, [r0, #16]
 8009634:	bd10      	pop	{r4, pc}
 8009636:	bf00      	nop
 8009638:	0800a9ed 	.word	0x0800a9ed
 800963c:	0800aa5e 	.word	0x0800aa5e

08009640 <__multiply>:
 8009640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009644:	4617      	mov	r7, r2
 8009646:	690a      	ldr	r2, [r1, #16]
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	429a      	cmp	r2, r3
 800964c:	bfa8      	it	ge
 800964e:	463b      	movge	r3, r7
 8009650:	4689      	mov	r9, r1
 8009652:	bfa4      	itt	ge
 8009654:	460f      	movge	r7, r1
 8009656:	4699      	movge	r9, r3
 8009658:	693d      	ldr	r5, [r7, #16]
 800965a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	6879      	ldr	r1, [r7, #4]
 8009662:	eb05 060a 	add.w	r6, r5, sl
 8009666:	42b3      	cmp	r3, r6
 8009668:	b085      	sub	sp, #20
 800966a:	bfb8      	it	lt
 800966c:	3101      	addlt	r1, #1
 800966e:	f7ff fe93 	bl	8009398 <_Balloc>
 8009672:	b930      	cbnz	r0, 8009682 <__multiply+0x42>
 8009674:	4602      	mov	r2, r0
 8009676:	4b41      	ldr	r3, [pc, #260]	@ (800977c <__multiply+0x13c>)
 8009678:	4841      	ldr	r0, [pc, #260]	@ (8009780 <__multiply+0x140>)
 800967a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800967e:	f7fe fbc9 	bl	8007e14 <__assert_func>
 8009682:	f100 0414 	add.w	r4, r0, #20
 8009686:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800968a:	4623      	mov	r3, r4
 800968c:	2200      	movs	r2, #0
 800968e:	4573      	cmp	r3, lr
 8009690:	d320      	bcc.n	80096d4 <__multiply+0x94>
 8009692:	f107 0814 	add.w	r8, r7, #20
 8009696:	f109 0114 	add.w	r1, r9, #20
 800969a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800969e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80096a2:	9302      	str	r3, [sp, #8]
 80096a4:	1beb      	subs	r3, r5, r7
 80096a6:	3b15      	subs	r3, #21
 80096a8:	f023 0303 	bic.w	r3, r3, #3
 80096ac:	3304      	adds	r3, #4
 80096ae:	3715      	adds	r7, #21
 80096b0:	42bd      	cmp	r5, r7
 80096b2:	bf38      	it	cc
 80096b4:	2304      	movcc	r3, #4
 80096b6:	9301      	str	r3, [sp, #4]
 80096b8:	9b02      	ldr	r3, [sp, #8]
 80096ba:	9103      	str	r1, [sp, #12]
 80096bc:	428b      	cmp	r3, r1
 80096be:	d80c      	bhi.n	80096da <__multiply+0x9a>
 80096c0:	2e00      	cmp	r6, #0
 80096c2:	dd03      	ble.n	80096cc <__multiply+0x8c>
 80096c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d055      	beq.n	8009778 <__multiply+0x138>
 80096cc:	6106      	str	r6, [r0, #16]
 80096ce:	b005      	add	sp, #20
 80096d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d4:	f843 2b04 	str.w	r2, [r3], #4
 80096d8:	e7d9      	b.n	800968e <__multiply+0x4e>
 80096da:	f8b1 a000 	ldrh.w	sl, [r1]
 80096de:	f1ba 0f00 	cmp.w	sl, #0
 80096e2:	d01f      	beq.n	8009724 <__multiply+0xe4>
 80096e4:	46c4      	mov	ip, r8
 80096e6:	46a1      	mov	r9, r4
 80096e8:	2700      	movs	r7, #0
 80096ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 80096ee:	f8d9 3000 	ldr.w	r3, [r9]
 80096f2:	fa1f fb82 	uxth.w	fp, r2
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80096fc:	443b      	add	r3, r7
 80096fe:	f8d9 7000 	ldr.w	r7, [r9]
 8009702:	0c12      	lsrs	r2, r2, #16
 8009704:	0c3f      	lsrs	r7, r7, #16
 8009706:	fb0a 7202 	mla	r2, sl, r2, r7
 800970a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800970e:	b29b      	uxth	r3, r3
 8009710:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009714:	4565      	cmp	r5, ip
 8009716:	f849 3b04 	str.w	r3, [r9], #4
 800971a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800971e:	d8e4      	bhi.n	80096ea <__multiply+0xaa>
 8009720:	9b01      	ldr	r3, [sp, #4]
 8009722:	50e7      	str	r7, [r4, r3]
 8009724:	9b03      	ldr	r3, [sp, #12]
 8009726:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800972a:	3104      	adds	r1, #4
 800972c:	f1b9 0f00 	cmp.w	r9, #0
 8009730:	d020      	beq.n	8009774 <__multiply+0x134>
 8009732:	6823      	ldr	r3, [r4, #0]
 8009734:	4647      	mov	r7, r8
 8009736:	46a4      	mov	ip, r4
 8009738:	f04f 0a00 	mov.w	sl, #0
 800973c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009740:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009744:	fb09 220b 	mla	r2, r9, fp, r2
 8009748:	4452      	add	r2, sl
 800974a:	b29b      	uxth	r3, r3
 800974c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009750:	f84c 3b04 	str.w	r3, [ip], #4
 8009754:	f857 3b04 	ldr.w	r3, [r7], #4
 8009758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800975c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009760:	fb09 330a 	mla	r3, r9, sl, r3
 8009764:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009768:	42bd      	cmp	r5, r7
 800976a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800976e:	d8e5      	bhi.n	800973c <__multiply+0xfc>
 8009770:	9a01      	ldr	r2, [sp, #4]
 8009772:	50a3      	str	r3, [r4, r2]
 8009774:	3404      	adds	r4, #4
 8009776:	e79f      	b.n	80096b8 <__multiply+0x78>
 8009778:	3e01      	subs	r6, #1
 800977a:	e7a1      	b.n	80096c0 <__multiply+0x80>
 800977c:	0800a9ed 	.word	0x0800a9ed
 8009780:	0800aa5e 	.word	0x0800aa5e

08009784 <__pow5mult>:
 8009784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009788:	4615      	mov	r5, r2
 800978a:	f012 0203 	ands.w	r2, r2, #3
 800978e:	4607      	mov	r7, r0
 8009790:	460e      	mov	r6, r1
 8009792:	d007      	beq.n	80097a4 <__pow5mult+0x20>
 8009794:	4c25      	ldr	r4, [pc, #148]	@ (800982c <__pow5mult+0xa8>)
 8009796:	3a01      	subs	r2, #1
 8009798:	2300      	movs	r3, #0
 800979a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800979e:	f7ff fe5d 	bl	800945c <__multadd>
 80097a2:	4606      	mov	r6, r0
 80097a4:	10ad      	asrs	r5, r5, #2
 80097a6:	d03d      	beq.n	8009824 <__pow5mult+0xa0>
 80097a8:	69fc      	ldr	r4, [r7, #28]
 80097aa:	b97c      	cbnz	r4, 80097cc <__pow5mult+0x48>
 80097ac:	2010      	movs	r0, #16
 80097ae:	f7ff fd2b 	bl	8009208 <malloc>
 80097b2:	4602      	mov	r2, r0
 80097b4:	61f8      	str	r0, [r7, #28]
 80097b6:	b928      	cbnz	r0, 80097c4 <__pow5mult+0x40>
 80097b8:	4b1d      	ldr	r3, [pc, #116]	@ (8009830 <__pow5mult+0xac>)
 80097ba:	481e      	ldr	r0, [pc, #120]	@ (8009834 <__pow5mult+0xb0>)
 80097bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80097c0:	f7fe fb28 	bl	8007e14 <__assert_func>
 80097c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097c8:	6004      	str	r4, [r0, #0]
 80097ca:	60c4      	str	r4, [r0, #12]
 80097cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80097d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097d4:	b94c      	cbnz	r4, 80097ea <__pow5mult+0x66>
 80097d6:	f240 2171 	movw	r1, #625	@ 0x271
 80097da:	4638      	mov	r0, r7
 80097dc:	f7ff ff1a 	bl	8009614 <__i2b>
 80097e0:	2300      	movs	r3, #0
 80097e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80097e6:	4604      	mov	r4, r0
 80097e8:	6003      	str	r3, [r0, #0]
 80097ea:	f04f 0900 	mov.w	r9, #0
 80097ee:	07eb      	lsls	r3, r5, #31
 80097f0:	d50a      	bpl.n	8009808 <__pow5mult+0x84>
 80097f2:	4631      	mov	r1, r6
 80097f4:	4622      	mov	r2, r4
 80097f6:	4638      	mov	r0, r7
 80097f8:	f7ff ff22 	bl	8009640 <__multiply>
 80097fc:	4631      	mov	r1, r6
 80097fe:	4680      	mov	r8, r0
 8009800:	4638      	mov	r0, r7
 8009802:	f7ff fe09 	bl	8009418 <_Bfree>
 8009806:	4646      	mov	r6, r8
 8009808:	106d      	asrs	r5, r5, #1
 800980a:	d00b      	beq.n	8009824 <__pow5mult+0xa0>
 800980c:	6820      	ldr	r0, [r4, #0]
 800980e:	b938      	cbnz	r0, 8009820 <__pow5mult+0x9c>
 8009810:	4622      	mov	r2, r4
 8009812:	4621      	mov	r1, r4
 8009814:	4638      	mov	r0, r7
 8009816:	f7ff ff13 	bl	8009640 <__multiply>
 800981a:	6020      	str	r0, [r4, #0]
 800981c:	f8c0 9000 	str.w	r9, [r0]
 8009820:	4604      	mov	r4, r0
 8009822:	e7e4      	b.n	80097ee <__pow5mult+0x6a>
 8009824:	4630      	mov	r0, r6
 8009826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982a:	bf00      	nop
 800982c:	0800ac1c 	.word	0x0800ac1c
 8009830:	0800a8d3 	.word	0x0800a8d3
 8009834:	0800aa5e 	.word	0x0800aa5e

08009838 <__lshift>:
 8009838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800983c:	460c      	mov	r4, r1
 800983e:	6849      	ldr	r1, [r1, #4]
 8009840:	6923      	ldr	r3, [r4, #16]
 8009842:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009846:	68a3      	ldr	r3, [r4, #8]
 8009848:	4607      	mov	r7, r0
 800984a:	4691      	mov	r9, r2
 800984c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009850:	f108 0601 	add.w	r6, r8, #1
 8009854:	42b3      	cmp	r3, r6
 8009856:	db0b      	blt.n	8009870 <__lshift+0x38>
 8009858:	4638      	mov	r0, r7
 800985a:	f7ff fd9d 	bl	8009398 <_Balloc>
 800985e:	4605      	mov	r5, r0
 8009860:	b948      	cbnz	r0, 8009876 <__lshift+0x3e>
 8009862:	4602      	mov	r2, r0
 8009864:	4b28      	ldr	r3, [pc, #160]	@ (8009908 <__lshift+0xd0>)
 8009866:	4829      	ldr	r0, [pc, #164]	@ (800990c <__lshift+0xd4>)
 8009868:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800986c:	f7fe fad2 	bl	8007e14 <__assert_func>
 8009870:	3101      	adds	r1, #1
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	e7ee      	b.n	8009854 <__lshift+0x1c>
 8009876:	2300      	movs	r3, #0
 8009878:	f100 0114 	add.w	r1, r0, #20
 800987c:	f100 0210 	add.w	r2, r0, #16
 8009880:	4618      	mov	r0, r3
 8009882:	4553      	cmp	r3, sl
 8009884:	db33      	blt.n	80098ee <__lshift+0xb6>
 8009886:	6920      	ldr	r0, [r4, #16]
 8009888:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800988c:	f104 0314 	add.w	r3, r4, #20
 8009890:	f019 091f 	ands.w	r9, r9, #31
 8009894:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009898:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800989c:	d02b      	beq.n	80098f6 <__lshift+0xbe>
 800989e:	f1c9 0e20 	rsb	lr, r9, #32
 80098a2:	468a      	mov	sl, r1
 80098a4:	2200      	movs	r2, #0
 80098a6:	6818      	ldr	r0, [r3, #0]
 80098a8:	fa00 f009 	lsl.w	r0, r0, r9
 80098ac:	4310      	orrs	r0, r2
 80098ae:	f84a 0b04 	str.w	r0, [sl], #4
 80098b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80098b6:	459c      	cmp	ip, r3
 80098b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80098bc:	d8f3      	bhi.n	80098a6 <__lshift+0x6e>
 80098be:	ebac 0304 	sub.w	r3, ip, r4
 80098c2:	3b15      	subs	r3, #21
 80098c4:	f023 0303 	bic.w	r3, r3, #3
 80098c8:	3304      	adds	r3, #4
 80098ca:	f104 0015 	add.w	r0, r4, #21
 80098ce:	4560      	cmp	r0, ip
 80098d0:	bf88      	it	hi
 80098d2:	2304      	movhi	r3, #4
 80098d4:	50ca      	str	r2, [r1, r3]
 80098d6:	b10a      	cbz	r2, 80098dc <__lshift+0xa4>
 80098d8:	f108 0602 	add.w	r6, r8, #2
 80098dc:	3e01      	subs	r6, #1
 80098de:	4638      	mov	r0, r7
 80098e0:	612e      	str	r6, [r5, #16]
 80098e2:	4621      	mov	r1, r4
 80098e4:	f7ff fd98 	bl	8009418 <_Bfree>
 80098e8:	4628      	mov	r0, r5
 80098ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80098f2:	3301      	adds	r3, #1
 80098f4:	e7c5      	b.n	8009882 <__lshift+0x4a>
 80098f6:	3904      	subs	r1, #4
 80098f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80098fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009900:	459c      	cmp	ip, r3
 8009902:	d8f9      	bhi.n	80098f8 <__lshift+0xc0>
 8009904:	e7ea      	b.n	80098dc <__lshift+0xa4>
 8009906:	bf00      	nop
 8009908:	0800a9ed 	.word	0x0800a9ed
 800990c:	0800aa5e 	.word	0x0800aa5e

08009910 <__mcmp>:
 8009910:	690a      	ldr	r2, [r1, #16]
 8009912:	4603      	mov	r3, r0
 8009914:	6900      	ldr	r0, [r0, #16]
 8009916:	1a80      	subs	r0, r0, r2
 8009918:	b530      	push	{r4, r5, lr}
 800991a:	d10e      	bne.n	800993a <__mcmp+0x2a>
 800991c:	3314      	adds	r3, #20
 800991e:	3114      	adds	r1, #20
 8009920:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009924:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009928:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800992c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009930:	4295      	cmp	r5, r2
 8009932:	d003      	beq.n	800993c <__mcmp+0x2c>
 8009934:	d205      	bcs.n	8009942 <__mcmp+0x32>
 8009936:	f04f 30ff 	mov.w	r0, #4294967295
 800993a:	bd30      	pop	{r4, r5, pc}
 800993c:	42a3      	cmp	r3, r4
 800993e:	d3f3      	bcc.n	8009928 <__mcmp+0x18>
 8009940:	e7fb      	b.n	800993a <__mcmp+0x2a>
 8009942:	2001      	movs	r0, #1
 8009944:	e7f9      	b.n	800993a <__mcmp+0x2a>
	...

08009948 <__mdiff>:
 8009948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994c:	4689      	mov	r9, r1
 800994e:	4606      	mov	r6, r0
 8009950:	4611      	mov	r1, r2
 8009952:	4648      	mov	r0, r9
 8009954:	4614      	mov	r4, r2
 8009956:	f7ff ffdb 	bl	8009910 <__mcmp>
 800995a:	1e05      	subs	r5, r0, #0
 800995c:	d112      	bne.n	8009984 <__mdiff+0x3c>
 800995e:	4629      	mov	r1, r5
 8009960:	4630      	mov	r0, r6
 8009962:	f7ff fd19 	bl	8009398 <_Balloc>
 8009966:	4602      	mov	r2, r0
 8009968:	b928      	cbnz	r0, 8009976 <__mdiff+0x2e>
 800996a:	4b3f      	ldr	r3, [pc, #252]	@ (8009a68 <__mdiff+0x120>)
 800996c:	f240 2137 	movw	r1, #567	@ 0x237
 8009970:	483e      	ldr	r0, [pc, #248]	@ (8009a6c <__mdiff+0x124>)
 8009972:	f7fe fa4f 	bl	8007e14 <__assert_func>
 8009976:	2301      	movs	r3, #1
 8009978:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800997c:	4610      	mov	r0, r2
 800997e:	b003      	add	sp, #12
 8009980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009984:	bfbc      	itt	lt
 8009986:	464b      	movlt	r3, r9
 8009988:	46a1      	movlt	r9, r4
 800998a:	4630      	mov	r0, r6
 800998c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009990:	bfba      	itte	lt
 8009992:	461c      	movlt	r4, r3
 8009994:	2501      	movlt	r5, #1
 8009996:	2500      	movge	r5, #0
 8009998:	f7ff fcfe 	bl	8009398 <_Balloc>
 800999c:	4602      	mov	r2, r0
 800999e:	b918      	cbnz	r0, 80099a8 <__mdiff+0x60>
 80099a0:	4b31      	ldr	r3, [pc, #196]	@ (8009a68 <__mdiff+0x120>)
 80099a2:	f240 2145 	movw	r1, #581	@ 0x245
 80099a6:	e7e3      	b.n	8009970 <__mdiff+0x28>
 80099a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099ac:	6926      	ldr	r6, [r4, #16]
 80099ae:	60c5      	str	r5, [r0, #12]
 80099b0:	f109 0310 	add.w	r3, r9, #16
 80099b4:	f109 0514 	add.w	r5, r9, #20
 80099b8:	f104 0e14 	add.w	lr, r4, #20
 80099bc:	f100 0b14 	add.w	fp, r0, #20
 80099c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80099c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80099c8:	9301      	str	r3, [sp, #4]
 80099ca:	46d9      	mov	r9, fp
 80099cc:	f04f 0c00 	mov.w	ip, #0
 80099d0:	9b01      	ldr	r3, [sp, #4]
 80099d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80099d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80099da:	9301      	str	r3, [sp, #4]
 80099dc:	fa1f f38a 	uxth.w	r3, sl
 80099e0:	4619      	mov	r1, r3
 80099e2:	b283      	uxth	r3, r0
 80099e4:	1acb      	subs	r3, r1, r3
 80099e6:	0c00      	lsrs	r0, r0, #16
 80099e8:	4463      	add	r3, ip
 80099ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80099ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80099f8:	4576      	cmp	r6, lr
 80099fa:	f849 3b04 	str.w	r3, [r9], #4
 80099fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a02:	d8e5      	bhi.n	80099d0 <__mdiff+0x88>
 8009a04:	1b33      	subs	r3, r6, r4
 8009a06:	3b15      	subs	r3, #21
 8009a08:	f023 0303 	bic.w	r3, r3, #3
 8009a0c:	3415      	adds	r4, #21
 8009a0e:	3304      	adds	r3, #4
 8009a10:	42a6      	cmp	r6, r4
 8009a12:	bf38      	it	cc
 8009a14:	2304      	movcc	r3, #4
 8009a16:	441d      	add	r5, r3
 8009a18:	445b      	add	r3, fp
 8009a1a:	461e      	mov	r6, r3
 8009a1c:	462c      	mov	r4, r5
 8009a1e:	4544      	cmp	r4, r8
 8009a20:	d30e      	bcc.n	8009a40 <__mdiff+0xf8>
 8009a22:	f108 0103 	add.w	r1, r8, #3
 8009a26:	1b49      	subs	r1, r1, r5
 8009a28:	f021 0103 	bic.w	r1, r1, #3
 8009a2c:	3d03      	subs	r5, #3
 8009a2e:	45a8      	cmp	r8, r5
 8009a30:	bf38      	it	cc
 8009a32:	2100      	movcc	r1, #0
 8009a34:	440b      	add	r3, r1
 8009a36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a3a:	b191      	cbz	r1, 8009a62 <__mdiff+0x11a>
 8009a3c:	6117      	str	r7, [r2, #16]
 8009a3e:	e79d      	b.n	800997c <__mdiff+0x34>
 8009a40:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a44:	46e6      	mov	lr, ip
 8009a46:	0c08      	lsrs	r0, r1, #16
 8009a48:	fa1c fc81 	uxtah	ip, ip, r1
 8009a4c:	4471      	add	r1, lr
 8009a4e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a52:	b289      	uxth	r1, r1
 8009a54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a58:	f846 1b04 	str.w	r1, [r6], #4
 8009a5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a60:	e7dd      	b.n	8009a1e <__mdiff+0xd6>
 8009a62:	3f01      	subs	r7, #1
 8009a64:	e7e7      	b.n	8009a36 <__mdiff+0xee>
 8009a66:	bf00      	nop
 8009a68:	0800a9ed 	.word	0x0800a9ed
 8009a6c:	0800aa5e 	.word	0x0800aa5e

08009a70 <__ulp>:
 8009a70:	b082      	sub	sp, #8
 8009a72:	ed8d 0b00 	vstr	d0, [sp]
 8009a76:	9a01      	ldr	r2, [sp, #4]
 8009a78:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab8 <__ulp+0x48>)
 8009a7a:	4013      	ands	r3, r2
 8009a7c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	dc08      	bgt.n	8009a96 <__ulp+0x26>
 8009a84:	425b      	negs	r3, r3
 8009a86:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009a8a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009a8e:	da04      	bge.n	8009a9a <__ulp+0x2a>
 8009a90:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009a94:	4113      	asrs	r3, r2
 8009a96:	2200      	movs	r2, #0
 8009a98:	e008      	b.n	8009aac <__ulp+0x3c>
 8009a9a:	f1a2 0314 	sub.w	r3, r2, #20
 8009a9e:	2b1e      	cmp	r3, #30
 8009aa0:	bfda      	itte	le
 8009aa2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009aa6:	40da      	lsrle	r2, r3
 8009aa8:	2201      	movgt	r2, #1
 8009aaa:	2300      	movs	r3, #0
 8009aac:	4619      	mov	r1, r3
 8009aae:	4610      	mov	r0, r2
 8009ab0:	ec41 0b10 	vmov	d0, r0, r1
 8009ab4:	b002      	add	sp, #8
 8009ab6:	4770      	bx	lr
 8009ab8:	7ff00000 	.word	0x7ff00000

08009abc <__b2d>:
 8009abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac0:	6906      	ldr	r6, [r0, #16]
 8009ac2:	f100 0814 	add.w	r8, r0, #20
 8009ac6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009aca:	1f37      	subs	r7, r6, #4
 8009acc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009ad0:	4610      	mov	r0, r2
 8009ad2:	f7ff fd53 	bl	800957c <__hi0bits>
 8009ad6:	f1c0 0320 	rsb	r3, r0, #32
 8009ada:	280a      	cmp	r0, #10
 8009adc:	600b      	str	r3, [r1, #0]
 8009ade:	491b      	ldr	r1, [pc, #108]	@ (8009b4c <__b2d+0x90>)
 8009ae0:	dc15      	bgt.n	8009b0e <__b2d+0x52>
 8009ae2:	f1c0 0c0b 	rsb	ip, r0, #11
 8009ae6:	fa22 f30c 	lsr.w	r3, r2, ip
 8009aea:	45b8      	cmp	r8, r7
 8009aec:	ea43 0501 	orr.w	r5, r3, r1
 8009af0:	bf34      	ite	cc
 8009af2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009af6:	2300      	movcs	r3, #0
 8009af8:	3015      	adds	r0, #21
 8009afa:	fa02 f000 	lsl.w	r0, r2, r0
 8009afe:	fa23 f30c 	lsr.w	r3, r3, ip
 8009b02:	4303      	orrs	r3, r0
 8009b04:	461c      	mov	r4, r3
 8009b06:	ec45 4b10 	vmov	d0, r4, r5
 8009b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b0e:	45b8      	cmp	r8, r7
 8009b10:	bf3a      	itte	cc
 8009b12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009b16:	f1a6 0708 	subcc.w	r7, r6, #8
 8009b1a:	2300      	movcs	r3, #0
 8009b1c:	380b      	subs	r0, #11
 8009b1e:	d012      	beq.n	8009b46 <__b2d+0x8a>
 8009b20:	f1c0 0120 	rsb	r1, r0, #32
 8009b24:	fa23 f401 	lsr.w	r4, r3, r1
 8009b28:	4082      	lsls	r2, r0
 8009b2a:	4322      	orrs	r2, r4
 8009b2c:	4547      	cmp	r7, r8
 8009b2e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009b32:	bf8c      	ite	hi
 8009b34:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009b38:	2200      	movls	r2, #0
 8009b3a:	4083      	lsls	r3, r0
 8009b3c:	40ca      	lsrs	r2, r1
 8009b3e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009b42:	4313      	orrs	r3, r2
 8009b44:	e7de      	b.n	8009b04 <__b2d+0x48>
 8009b46:	ea42 0501 	orr.w	r5, r2, r1
 8009b4a:	e7db      	b.n	8009b04 <__b2d+0x48>
 8009b4c:	3ff00000 	.word	0x3ff00000

08009b50 <__d2b>:
 8009b50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b54:	460f      	mov	r7, r1
 8009b56:	2101      	movs	r1, #1
 8009b58:	ec59 8b10 	vmov	r8, r9, d0
 8009b5c:	4616      	mov	r6, r2
 8009b5e:	f7ff fc1b 	bl	8009398 <_Balloc>
 8009b62:	4604      	mov	r4, r0
 8009b64:	b930      	cbnz	r0, 8009b74 <__d2b+0x24>
 8009b66:	4602      	mov	r2, r0
 8009b68:	4b23      	ldr	r3, [pc, #140]	@ (8009bf8 <__d2b+0xa8>)
 8009b6a:	4824      	ldr	r0, [pc, #144]	@ (8009bfc <__d2b+0xac>)
 8009b6c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b70:	f7fe f950 	bl	8007e14 <__assert_func>
 8009b74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b7c:	b10d      	cbz	r5, 8009b82 <__d2b+0x32>
 8009b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b82:	9301      	str	r3, [sp, #4]
 8009b84:	f1b8 0300 	subs.w	r3, r8, #0
 8009b88:	d023      	beq.n	8009bd2 <__d2b+0x82>
 8009b8a:	4668      	mov	r0, sp
 8009b8c:	9300      	str	r3, [sp, #0]
 8009b8e:	f7ff fd14 	bl	80095ba <__lo0bits>
 8009b92:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009b96:	b1d0      	cbz	r0, 8009bce <__d2b+0x7e>
 8009b98:	f1c0 0320 	rsb	r3, r0, #32
 8009b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8009ba0:	430b      	orrs	r3, r1
 8009ba2:	40c2      	lsrs	r2, r0
 8009ba4:	6163      	str	r3, [r4, #20]
 8009ba6:	9201      	str	r2, [sp, #4]
 8009ba8:	9b01      	ldr	r3, [sp, #4]
 8009baa:	61a3      	str	r3, [r4, #24]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	bf0c      	ite	eq
 8009bb0:	2201      	moveq	r2, #1
 8009bb2:	2202      	movne	r2, #2
 8009bb4:	6122      	str	r2, [r4, #16]
 8009bb6:	b1a5      	cbz	r5, 8009be2 <__d2b+0x92>
 8009bb8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009bbc:	4405      	add	r5, r0
 8009bbe:	603d      	str	r5, [r7, #0]
 8009bc0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009bc4:	6030      	str	r0, [r6, #0]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	b003      	add	sp, #12
 8009bca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bce:	6161      	str	r1, [r4, #20]
 8009bd0:	e7ea      	b.n	8009ba8 <__d2b+0x58>
 8009bd2:	a801      	add	r0, sp, #4
 8009bd4:	f7ff fcf1 	bl	80095ba <__lo0bits>
 8009bd8:	9b01      	ldr	r3, [sp, #4]
 8009bda:	6163      	str	r3, [r4, #20]
 8009bdc:	3020      	adds	r0, #32
 8009bde:	2201      	movs	r2, #1
 8009be0:	e7e8      	b.n	8009bb4 <__d2b+0x64>
 8009be2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009be6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009bea:	6038      	str	r0, [r7, #0]
 8009bec:	6918      	ldr	r0, [r3, #16]
 8009bee:	f7ff fcc5 	bl	800957c <__hi0bits>
 8009bf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009bf6:	e7e5      	b.n	8009bc4 <__d2b+0x74>
 8009bf8:	0800a9ed 	.word	0x0800a9ed
 8009bfc:	0800aa5e 	.word	0x0800aa5e

08009c00 <__ratio>:
 8009c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c04:	b085      	sub	sp, #20
 8009c06:	e9cd 1000 	strd	r1, r0, [sp]
 8009c0a:	a902      	add	r1, sp, #8
 8009c0c:	f7ff ff56 	bl	8009abc <__b2d>
 8009c10:	9800      	ldr	r0, [sp, #0]
 8009c12:	a903      	add	r1, sp, #12
 8009c14:	ec55 4b10 	vmov	r4, r5, d0
 8009c18:	f7ff ff50 	bl	8009abc <__b2d>
 8009c1c:	9b01      	ldr	r3, [sp, #4]
 8009c1e:	6919      	ldr	r1, [r3, #16]
 8009c20:	9b00      	ldr	r3, [sp, #0]
 8009c22:	691b      	ldr	r3, [r3, #16]
 8009c24:	1ac9      	subs	r1, r1, r3
 8009c26:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009c2a:	1a9b      	subs	r3, r3, r2
 8009c2c:	ec5b ab10 	vmov	sl, fp, d0
 8009c30:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	bfce      	itee	gt
 8009c38:	462a      	movgt	r2, r5
 8009c3a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009c3e:	465a      	movle	r2, fp
 8009c40:	462f      	mov	r7, r5
 8009c42:	46d9      	mov	r9, fp
 8009c44:	bfcc      	ite	gt
 8009c46:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009c4a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009c4e:	464b      	mov	r3, r9
 8009c50:	4652      	mov	r2, sl
 8009c52:	4620      	mov	r0, r4
 8009c54:	4639      	mov	r1, r7
 8009c56:	f7f6 fe09 	bl	800086c <__aeabi_ddiv>
 8009c5a:	ec41 0b10 	vmov	d0, r0, r1
 8009c5e:	b005      	add	sp, #20
 8009c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c64 <__copybits>:
 8009c64:	3901      	subs	r1, #1
 8009c66:	b570      	push	{r4, r5, r6, lr}
 8009c68:	1149      	asrs	r1, r1, #5
 8009c6a:	6914      	ldr	r4, [r2, #16]
 8009c6c:	3101      	adds	r1, #1
 8009c6e:	f102 0314 	add.w	r3, r2, #20
 8009c72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009c76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009c7a:	1f05      	subs	r5, r0, #4
 8009c7c:	42a3      	cmp	r3, r4
 8009c7e:	d30c      	bcc.n	8009c9a <__copybits+0x36>
 8009c80:	1aa3      	subs	r3, r4, r2
 8009c82:	3b11      	subs	r3, #17
 8009c84:	f023 0303 	bic.w	r3, r3, #3
 8009c88:	3211      	adds	r2, #17
 8009c8a:	42a2      	cmp	r2, r4
 8009c8c:	bf88      	it	hi
 8009c8e:	2300      	movhi	r3, #0
 8009c90:	4418      	add	r0, r3
 8009c92:	2300      	movs	r3, #0
 8009c94:	4288      	cmp	r0, r1
 8009c96:	d305      	bcc.n	8009ca4 <__copybits+0x40>
 8009c98:	bd70      	pop	{r4, r5, r6, pc}
 8009c9a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009c9e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009ca2:	e7eb      	b.n	8009c7c <__copybits+0x18>
 8009ca4:	f840 3b04 	str.w	r3, [r0], #4
 8009ca8:	e7f4      	b.n	8009c94 <__copybits+0x30>

08009caa <__any_on>:
 8009caa:	f100 0214 	add.w	r2, r0, #20
 8009cae:	6900      	ldr	r0, [r0, #16]
 8009cb0:	114b      	asrs	r3, r1, #5
 8009cb2:	4298      	cmp	r0, r3
 8009cb4:	b510      	push	{r4, lr}
 8009cb6:	db11      	blt.n	8009cdc <__any_on+0x32>
 8009cb8:	dd0a      	ble.n	8009cd0 <__any_on+0x26>
 8009cba:	f011 011f 	ands.w	r1, r1, #31
 8009cbe:	d007      	beq.n	8009cd0 <__any_on+0x26>
 8009cc0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009cc4:	fa24 f001 	lsr.w	r0, r4, r1
 8009cc8:	fa00 f101 	lsl.w	r1, r0, r1
 8009ccc:	428c      	cmp	r4, r1
 8009cce:	d10b      	bne.n	8009ce8 <__any_on+0x3e>
 8009cd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d803      	bhi.n	8009ce0 <__any_on+0x36>
 8009cd8:	2000      	movs	r0, #0
 8009cda:	bd10      	pop	{r4, pc}
 8009cdc:	4603      	mov	r3, r0
 8009cde:	e7f7      	b.n	8009cd0 <__any_on+0x26>
 8009ce0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ce4:	2900      	cmp	r1, #0
 8009ce6:	d0f5      	beq.n	8009cd4 <__any_on+0x2a>
 8009ce8:	2001      	movs	r0, #1
 8009cea:	e7f6      	b.n	8009cda <__any_on+0x30>

08009cec <__ascii_wctomb>:
 8009cec:	4603      	mov	r3, r0
 8009cee:	4608      	mov	r0, r1
 8009cf0:	b141      	cbz	r1, 8009d04 <__ascii_wctomb+0x18>
 8009cf2:	2aff      	cmp	r2, #255	@ 0xff
 8009cf4:	d904      	bls.n	8009d00 <__ascii_wctomb+0x14>
 8009cf6:	228a      	movs	r2, #138	@ 0x8a
 8009cf8:	601a      	str	r2, [r3, #0]
 8009cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8009cfe:	4770      	bx	lr
 8009d00:	700a      	strb	r2, [r1, #0]
 8009d02:	2001      	movs	r0, #1
 8009d04:	4770      	bx	lr

08009d06 <__ssputs_r>:
 8009d06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d0a:	688e      	ldr	r6, [r1, #8]
 8009d0c:	461f      	mov	r7, r3
 8009d0e:	42be      	cmp	r6, r7
 8009d10:	680b      	ldr	r3, [r1, #0]
 8009d12:	4682      	mov	sl, r0
 8009d14:	460c      	mov	r4, r1
 8009d16:	4690      	mov	r8, r2
 8009d18:	d82d      	bhi.n	8009d76 <__ssputs_r+0x70>
 8009d1a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d1e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d22:	d026      	beq.n	8009d72 <__ssputs_r+0x6c>
 8009d24:	6965      	ldr	r5, [r4, #20]
 8009d26:	6909      	ldr	r1, [r1, #16]
 8009d28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d2c:	eba3 0901 	sub.w	r9, r3, r1
 8009d30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d34:	1c7b      	adds	r3, r7, #1
 8009d36:	444b      	add	r3, r9
 8009d38:	106d      	asrs	r5, r5, #1
 8009d3a:	429d      	cmp	r5, r3
 8009d3c:	bf38      	it	cc
 8009d3e:	461d      	movcc	r5, r3
 8009d40:	0553      	lsls	r3, r2, #21
 8009d42:	d527      	bpl.n	8009d94 <__ssputs_r+0x8e>
 8009d44:	4629      	mov	r1, r5
 8009d46:	f7ff fa89 	bl	800925c <_malloc_r>
 8009d4a:	4606      	mov	r6, r0
 8009d4c:	b360      	cbz	r0, 8009da8 <__ssputs_r+0xa2>
 8009d4e:	6921      	ldr	r1, [r4, #16]
 8009d50:	464a      	mov	r2, r9
 8009d52:	f7fe f840 	bl	8007dd6 <memcpy>
 8009d56:	89a3      	ldrh	r3, [r4, #12]
 8009d58:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d60:	81a3      	strh	r3, [r4, #12]
 8009d62:	6126      	str	r6, [r4, #16]
 8009d64:	6165      	str	r5, [r4, #20]
 8009d66:	444e      	add	r6, r9
 8009d68:	eba5 0509 	sub.w	r5, r5, r9
 8009d6c:	6026      	str	r6, [r4, #0]
 8009d6e:	60a5      	str	r5, [r4, #8]
 8009d70:	463e      	mov	r6, r7
 8009d72:	42be      	cmp	r6, r7
 8009d74:	d900      	bls.n	8009d78 <__ssputs_r+0x72>
 8009d76:	463e      	mov	r6, r7
 8009d78:	6820      	ldr	r0, [r4, #0]
 8009d7a:	4632      	mov	r2, r6
 8009d7c:	4641      	mov	r1, r8
 8009d7e:	f000 fb7b 	bl	800a478 <memmove>
 8009d82:	68a3      	ldr	r3, [r4, #8]
 8009d84:	1b9b      	subs	r3, r3, r6
 8009d86:	60a3      	str	r3, [r4, #8]
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	4433      	add	r3, r6
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	2000      	movs	r0, #0
 8009d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d94:	462a      	mov	r2, r5
 8009d96:	f000 fbd6 	bl	800a546 <_realloc_r>
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	d1e0      	bne.n	8009d62 <__ssputs_r+0x5c>
 8009da0:	6921      	ldr	r1, [r4, #16]
 8009da2:	4650      	mov	r0, sl
 8009da4:	f7fe feac 	bl	8008b00 <_free_r>
 8009da8:	230c      	movs	r3, #12
 8009daa:	f8ca 3000 	str.w	r3, [sl]
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	f04f 30ff 	mov.w	r0, #4294967295
 8009dba:	e7e9      	b.n	8009d90 <__ssputs_r+0x8a>

08009dbc <_svfiprintf_r>:
 8009dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc0:	4698      	mov	r8, r3
 8009dc2:	898b      	ldrh	r3, [r1, #12]
 8009dc4:	061b      	lsls	r3, r3, #24
 8009dc6:	b09d      	sub	sp, #116	@ 0x74
 8009dc8:	4607      	mov	r7, r0
 8009dca:	460d      	mov	r5, r1
 8009dcc:	4614      	mov	r4, r2
 8009dce:	d510      	bpl.n	8009df2 <_svfiprintf_r+0x36>
 8009dd0:	690b      	ldr	r3, [r1, #16]
 8009dd2:	b973      	cbnz	r3, 8009df2 <_svfiprintf_r+0x36>
 8009dd4:	2140      	movs	r1, #64	@ 0x40
 8009dd6:	f7ff fa41 	bl	800925c <_malloc_r>
 8009dda:	6028      	str	r0, [r5, #0]
 8009ddc:	6128      	str	r0, [r5, #16]
 8009dde:	b930      	cbnz	r0, 8009dee <_svfiprintf_r+0x32>
 8009de0:	230c      	movs	r3, #12
 8009de2:	603b      	str	r3, [r7, #0]
 8009de4:	f04f 30ff 	mov.w	r0, #4294967295
 8009de8:	b01d      	add	sp, #116	@ 0x74
 8009dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dee:	2340      	movs	r3, #64	@ 0x40
 8009df0:	616b      	str	r3, [r5, #20]
 8009df2:	2300      	movs	r3, #0
 8009df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009df6:	2320      	movs	r3, #32
 8009df8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e00:	2330      	movs	r3, #48	@ 0x30
 8009e02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009fa0 <_svfiprintf_r+0x1e4>
 8009e06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e0a:	f04f 0901 	mov.w	r9, #1
 8009e0e:	4623      	mov	r3, r4
 8009e10:	469a      	mov	sl, r3
 8009e12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e16:	b10a      	cbz	r2, 8009e1c <_svfiprintf_r+0x60>
 8009e18:	2a25      	cmp	r2, #37	@ 0x25
 8009e1a:	d1f9      	bne.n	8009e10 <_svfiprintf_r+0x54>
 8009e1c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e20:	d00b      	beq.n	8009e3a <_svfiprintf_r+0x7e>
 8009e22:	465b      	mov	r3, fp
 8009e24:	4622      	mov	r2, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	4638      	mov	r0, r7
 8009e2a:	f7ff ff6c 	bl	8009d06 <__ssputs_r>
 8009e2e:	3001      	adds	r0, #1
 8009e30:	f000 80a7 	beq.w	8009f82 <_svfiprintf_r+0x1c6>
 8009e34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e36:	445a      	add	r2, fp
 8009e38:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f000 809f 	beq.w	8009f82 <_svfiprintf_r+0x1c6>
 8009e44:	2300      	movs	r3, #0
 8009e46:	f04f 32ff 	mov.w	r2, #4294967295
 8009e4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e4e:	f10a 0a01 	add.w	sl, sl, #1
 8009e52:	9304      	str	r3, [sp, #16]
 8009e54:	9307      	str	r3, [sp, #28]
 8009e56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e5c:	4654      	mov	r4, sl
 8009e5e:	2205      	movs	r2, #5
 8009e60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e64:	484e      	ldr	r0, [pc, #312]	@ (8009fa0 <_svfiprintf_r+0x1e4>)
 8009e66:	f7f6 f9c3 	bl	80001f0 <memchr>
 8009e6a:	9a04      	ldr	r2, [sp, #16]
 8009e6c:	b9d8      	cbnz	r0, 8009ea6 <_svfiprintf_r+0xea>
 8009e6e:	06d0      	lsls	r0, r2, #27
 8009e70:	bf44      	itt	mi
 8009e72:	2320      	movmi	r3, #32
 8009e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e78:	0711      	lsls	r1, r2, #28
 8009e7a:	bf44      	itt	mi
 8009e7c:	232b      	movmi	r3, #43	@ 0x2b
 8009e7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e82:	f89a 3000 	ldrb.w	r3, [sl]
 8009e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e88:	d015      	beq.n	8009eb6 <_svfiprintf_r+0xfa>
 8009e8a:	9a07      	ldr	r2, [sp, #28]
 8009e8c:	4654      	mov	r4, sl
 8009e8e:	2000      	movs	r0, #0
 8009e90:	f04f 0c0a 	mov.w	ip, #10
 8009e94:	4621      	mov	r1, r4
 8009e96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e9a:	3b30      	subs	r3, #48	@ 0x30
 8009e9c:	2b09      	cmp	r3, #9
 8009e9e:	d94b      	bls.n	8009f38 <_svfiprintf_r+0x17c>
 8009ea0:	b1b0      	cbz	r0, 8009ed0 <_svfiprintf_r+0x114>
 8009ea2:	9207      	str	r2, [sp, #28]
 8009ea4:	e014      	b.n	8009ed0 <_svfiprintf_r+0x114>
 8009ea6:	eba0 0308 	sub.w	r3, r0, r8
 8009eaa:	fa09 f303 	lsl.w	r3, r9, r3
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	9304      	str	r3, [sp, #16]
 8009eb2:	46a2      	mov	sl, r4
 8009eb4:	e7d2      	b.n	8009e5c <_svfiprintf_r+0xa0>
 8009eb6:	9b03      	ldr	r3, [sp, #12]
 8009eb8:	1d19      	adds	r1, r3, #4
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	9103      	str	r1, [sp, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	bfbb      	ittet	lt
 8009ec2:	425b      	neglt	r3, r3
 8009ec4:	f042 0202 	orrlt.w	r2, r2, #2
 8009ec8:	9307      	strge	r3, [sp, #28]
 8009eca:	9307      	strlt	r3, [sp, #28]
 8009ecc:	bfb8      	it	lt
 8009ece:	9204      	strlt	r2, [sp, #16]
 8009ed0:	7823      	ldrb	r3, [r4, #0]
 8009ed2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ed4:	d10a      	bne.n	8009eec <_svfiprintf_r+0x130>
 8009ed6:	7863      	ldrb	r3, [r4, #1]
 8009ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eda:	d132      	bne.n	8009f42 <_svfiprintf_r+0x186>
 8009edc:	9b03      	ldr	r3, [sp, #12]
 8009ede:	1d1a      	adds	r2, r3, #4
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	9203      	str	r2, [sp, #12]
 8009ee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ee8:	3402      	adds	r4, #2
 8009eea:	9305      	str	r3, [sp, #20]
 8009eec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009fb0 <_svfiprintf_r+0x1f4>
 8009ef0:	7821      	ldrb	r1, [r4, #0]
 8009ef2:	2203      	movs	r2, #3
 8009ef4:	4650      	mov	r0, sl
 8009ef6:	f7f6 f97b 	bl	80001f0 <memchr>
 8009efa:	b138      	cbz	r0, 8009f0c <_svfiprintf_r+0x150>
 8009efc:	9b04      	ldr	r3, [sp, #16]
 8009efe:	eba0 000a 	sub.w	r0, r0, sl
 8009f02:	2240      	movs	r2, #64	@ 0x40
 8009f04:	4082      	lsls	r2, r0
 8009f06:	4313      	orrs	r3, r2
 8009f08:	3401      	adds	r4, #1
 8009f0a:	9304      	str	r3, [sp, #16]
 8009f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f10:	4824      	ldr	r0, [pc, #144]	@ (8009fa4 <_svfiprintf_r+0x1e8>)
 8009f12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f16:	2206      	movs	r2, #6
 8009f18:	f7f6 f96a 	bl	80001f0 <memchr>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d036      	beq.n	8009f8e <_svfiprintf_r+0x1d2>
 8009f20:	4b21      	ldr	r3, [pc, #132]	@ (8009fa8 <_svfiprintf_r+0x1ec>)
 8009f22:	bb1b      	cbnz	r3, 8009f6c <_svfiprintf_r+0x1b0>
 8009f24:	9b03      	ldr	r3, [sp, #12]
 8009f26:	3307      	adds	r3, #7
 8009f28:	f023 0307 	bic.w	r3, r3, #7
 8009f2c:	3308      	adds	r3, #8
 8009f2e:	9303      	str	r3, [sp, #12]
 8009f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f32:	4433      	add	r3, r6
 8009f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f36:	e76a      	b.n	8009e0e <_svfiprintf_r+0x52>
 8009f38:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f3c:	460c      	mov	r4, r1
 8009f3e:	2001      	movs	r0, #1
 8009f40:	e7a8      	b.n	8009e94 <_svfiprintf_r+0xd8>
 8009f42:	2300      	movs	r3, #0
 8009f44:	3401      	adds	r4, #1
 8009f46:	9305      	str	r3, [sp, #20]
 8009f48:	4619      	mov	r1, r3
 8009f4a:	f04f 0c0a 	mov.w	ip, #10
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f54:	3a30      	subs	r2, #48	@ 0x30
 8009f56:	2a09      	cmp	r2, #9
 8009f58:	d903      	bls.n	8009f62 <_svfiprintf_r+0x1a6>
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d0c6      	beq.n	8009eec <_svfiprintf_r+0x130>
 8009f5e:	9105      	str	r1, [sp, #20]
 8009f60:	e7c4      	b.n	8009eec <_svfiprintf_r+0x130>
 8009f62:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f66:	4604      	mov	r4, r0
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e7f0      	b.n	8009f4e <_svfiprintf_r+0x192>
 8009f6c:	ab03      	add	r3, sp, #12
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	462a      	mov	r2, r5
 8009f72:	4b0e      	ldr	r3, [pc, #56]	@ (8009fac <_svfiprintf_r+0x1f0>)
 8009f74:	a904      	add	r1, sp, #16
 8009f76:	4638      	mov	r0, r7
 8009f78:	f7fc fdca 	bl	8006b10 <_printf_float>
 8009f7c:	1c42      	adds	r2, r0, #1
 8009f7e:	4606      	mov	r6, r0
 8009f80:	d1d6      	bne.n	8009f30 <_svfiprintf_r+0x174>
 8009f82:	89ab      	ldrh	r3, [r5, #12]
 8009f84:	065b      	lsls	r3, r3, #25
 8009f86:	f53f af2d 	bmi.w	8009de4 <_svfiprintf_r+0x28>
 8009f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f8c:	e72c      	b.n	8009de8 <_svfiprintf_r+0x2c>
 8009f8e:	ab03      	add	r3, sp, #12
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	462a      	mov	r2, r5
 8009f94:	4b05      	ldr	r3, [pc, #20]	@ (8009fac <_svfiprintf_r+0x1f0>)
 8009f96:	a904      	add	r1, sp, #16
 8009f98:	4638      	mov	r0, r7
 8009f9a:	f7fd f851 	bl	8007040 <_printf_i>
 8009f9e:	e7ed      	b.n	8009f7c <_svfiprintf_r+0x1c0>
 8009fa0:	0800aab7 	.word	0x0800aab7
 8009fa4:	0800aac1 	.word	0x0800aac1
 8009fa8:	08006b11 	.word	0x08006b11
 8009fac:	08009d07 	.word	0x08009d07
 8009fb0:	0800aabd 	.word	0x0800aabd

08009fb4 <__sfputc_r>:
 8009fb4:	6893      	ldr	r3, [r2, #8]
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	b410      	push	{r4}
 8009fbc:	6093      	str	r3, [r2, #8]
 8009fbe:	da08      	bge.n	8009fd2 <__sfputc_r+0x1e>
 8009fc0:	6994      	ldr	r4, [r2, #24]
 8009fc2:	42a3      	cmp	r3, r4
 8009fc4:	db01      	blt.n	8009fca <__sfputc_r+0x16>
 8009fc6:	290a      	cmp	r1, #10
 8009fc8:	d103      	bne.n	8009fd2 <__sfputc_r+0x1e>
 8009fca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fce:	f7fd bd6d 	b.w	8007aac <__swbuf_r>
 8009fd2:	6813      	ldr	r3, [r2, #0]
 8009fd4:	1c58      	adds	r0, r3, #1
 8009fd6:	6010      	str	r0, [r2, #0]
 8009fd8:	7019      	strb	r1, [r3, #0]
 8009fda:	4608      	mov	r0, r1
 8009fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fe0:	4770      	bx	lr

08009fe2 <__sfputs_r>:
 8009fe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe4:	4606      	mov	r6, r0
 8009fe6:	460f      	mov	r7, r1
 8009fe8:	4614      	mov	r4, r2
 8009fea:	18d5      	adds	r5, r2, r3
 8009fec:	42ac      	cmp	r4, r5
 8009fee:	d101      	bne.n	8009ff4 <__sfputs_r+0x12>
 8009ff0:	2000      	movs	r0, #0
 8009ff2:	e007      	b.n	800a004 <__sfputs_r+0x22>
 8009ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ff8:	463a      	mov	r2, r7
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	f7ff ffda 	bl	8009fb4 <__sfputc_r>
 800a000:	1c43      	adds	r3, r0, #1
 800a002:	d1f3      	bne.n	8009fec <__sfputs_r+0xa>
 800a004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a008 <_vfiprintf_r>:
 800a008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a00c:	460d      	mov	r5, r1
 800a00e:	b09d      	sub	sp, #116	@ 0x74
 800a010:	4614      	mov	r4, r2
 800a012:	4698      	mov	r8, r3
 800a014:	4606      	mov	r6, r0
 800a016:	b118      	cbz	r0, 800a020 <_vfiprintf_r+0x18>
 800a018:	6a03      	ldr	r3, [r0, #32]
 800a01a:	b90b      	cbnz	r3, 800a020 <_vfiprintf_r+0x18>
 800a01c:	f7fd fbc8 	bl	80077b0 <__sinit>
 800a020:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a022:	07d9      	lsls	r1, r3, #31
 800a024:	d405      	bmi.n	800a032 <_vfiprintf_r+0x2a>
 800a026:	89ab      	ldrh	r3, [r5, #12]
 800a028:	059a      	lsls	r2, r3, #22
 800a02a:	d402      	bmi.n	800a032 <_vfiprintf_r+0x2a>
 800a02c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a02e:	f7fd fed0 	bl	8007dd2 <__retarget_lock_acquire_recursive>
 800a032:	89ab      	ldrh	r3, [r5, #12]
 800a034:	071b      	lsls	r3, r3, #28
 800a036:	d501      	bpl.n	800a03c <_vfiprintf_r+0x34>
 800a038:	692b      	ldr	r3, [r5, #16]
 800a03a:	b99b      	cbnz	r3, 800a064 <_vfiprintf_r+0x5c>
 800a03c:	4629      	mov	r1, r5
 800a03e:	4630      	mov	r0, r6
 800a040:	f7fd fd72 	bl	8007b28 <__swsetup_r>
 800a044:	b170      	cbz	r0, 800a064 <_vfiprintf_r+0x5c>
 800a046:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a048:	07dc      	lsls	r4, r3, #31
 800a04a:	d504      	bpl.n	800a056 <_vfiprintf_r+0x4e>
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295
 800a050:	b01d      	add	sp, #116	@ 0x74
 800a052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a056:	89ab      	ldrh	r3, [r5, #12]
 800a058:	0598      	lsls	r0, r3, #22
 800a05a:	d4f7      	bmi.n	800a04c <_vfiprintf_r+0x44>
 800a05c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a05e:	f7fd feb9 	bl	8007dd4 <__retarget_lock_release_recursive>
 800a062:	e7f3      	b.n	800a04c <_vfiprintf_r+0x44>
 800a064:	2300      	movs	r3, #0
 800a066:	9309      	str	r3, [sp, #36]	@ 0x24
 800a068:	2320      	movs	r3, #32
 800a06a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a06e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a072:	2330      	movs	r3, #48	@ 0x30
 800a074:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a224 <_vfiprintf_r+0x21c>
 800a078:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a07c:	f04f 0901 	mov.w	r9, #1
 800a080:	4623      	mov	r3, r4
 800a082:	469a      	mov	sl, r3
 800a084:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a088:	b10a      	cbz	r2, 800a08e <_vfiprintf_r+0x86>
 800a08a:	2a25      	cmp	r2, #37	@ 0x25
 800a08c:	d1f9      	bne.n	800a082 <_vfiprintf_r+0x7a>
 800a08e:	ebba 0b04 	subs.w	fp, sl, r4
 800a092:	d00b      	beq.n	800a0ac <_vfiprintf_r+0xa4>
 800a094:	465b      	mov	r3, fp
 800a096:	4622      	mov	r2, r4
 800a098:	4629      	mov	r1, r5
 800a09a:	4630      	mov	r0, r6
 800a09c:	f7ff ffa1 	bl	8009fe2 <__sfputs_r>
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	f000 80a7 	beq.w	800a1f4 <_vfiprintf_r+0x1ec>
 800a0a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0a8:	445a      	add	r2, fp
 800a0aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f000 809f 	beq.w	800a1f4 <_vfiprintf_r+0x1ec>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0c0:	f10a 0a01 	add.w	sl, sl, #1
 800a0c4:	9304      	str	r3, [sp, #16]
 800a0c6:	9307      	str	r3, [sp, #28]
 800a0c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a0cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0ce:	4654      	mov	r4, sl
 800a0d0:	2205      	movs	r2, #5
 800a0d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0d6:	4853      	ldr	r0, [pc, #332]	@ (800a224 <_vfiprintf_r+0x21c>)
 800a0d8:	f7f6 f88a 	bl	80001f0 <memchr>
 800a0dc:	9a04      	ldr	r2, [sp, #16]
 800a0de:	b9d8      	cbnz	r0, 800a118 <_vfiprintf_r+0x110>
 800a0e0:	06d1      	lsls	r1, r2, #27
 800a0e2:	bf44      	itt	mi
 800a0e4:	2320      	movmi	r3, #32
 800a0e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0ea:	0713      	lsls	r3, r2, #28
 800a0ec:	bf44      	itt	mi
 800a0ee:	232b      	movmi	r3, #43	@ 0x2b
 800a0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a0f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0fa:	d015      	beq.n	800a128 <_vfiprintf_r+0x120>
 800a0fc:	9a07      	ldr	r2, [sp, #28]
 800a0fe:	4654      	mov	r4, sl
 800a100:	2000      	movs	r0, #0
 800a102:	f04f 0c0a 	mov.w	ip, #10
 800a106:	4621      	mov	r1, r4
 800a108:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a10c:	3b30      	subs	r3, #48	@ 0x30
 800a10e:	2b09      	cmp	r3, #9
 800a110:	d94b      	bls.n	800a1aa <_vfiprintf_r+0x1a2>
 800a112:	b1b0      	cbz	r0, 800a142 <_vfiprintf_r+0x13a>
 800a114:	9207      	str	r2, [sp, #28]
 800a116:	e014      	b.n	800a142 <_vfiprintf_r+0x13a>
 800a118:	eba0 0308 	sub.w	r3, r0, r8
 800a11c:	fa09 f303 	lsl.w	r3, r9, r3
 800a120:	4313      	orrs	r3, r2
 800a122:	9304      	str	r3, [sp, #16]
 800a124:	46a2      	mov	sl, r4
 800a126:	e7d2      	b.n	800a0ce <_vfiprintf_r+0xc6>
 800a128:	9b03      	ldr	r3, [sp, #12]
 800a12a:	1d19      	adds	r1, r3, #4
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	9103      	str	r1, [sp, #12]
 800a130:	2b00      	cmp	r3, #0
 800a132:	bfbb      	ittet	lt
 800a134:	425b      	neglt	r3, r3
 800a136:	f042 0202 	orrlt.w	r2, r2, #2
 800a13a:	9307      	strge	r3, [sp, #28]
 800a13c:	9307      	strlt	r3, [sp, #28]
 800a13e:	bfb8      	it	lt
 800a140:	9204      	strlt	r2, [sp, #16]
 800a142:	7823      	ldrb	r3, [r4, #0]
 800a144:	2b2e      	cmp	r3, #46	@ 0x2e
 800a146:	d10a      	bne.n	800a15e <_vfiprintf_r+0x156>
 800a148:	7863      	ldrb	r3, [r4, #1]
 800a14a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a14c:	d132      	bne.n	800a1b4 <_vfiprintf_r+0x1ac>
 800a14e:	9b03      	ldr	r3, [sp, #12]
 800a150:	1d1a      	adds	r2, r3, #4
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	9203      	str	r2, [sp, #12]
 800a156:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a15a:	3402      	adds	r4, #2
 800a15c:	9305      	str	r3, [sp, #20]
 800a15e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a234 <_vfiprintf_r+0x22c>
 800a162:	7821      	ldrb	r1, [r4, #0]
 800a164:	2203      	movs	r2, #3
 800a166:	4650      	mov	r0, sl
 800a168:	f7f6 f842 	bl	80001f0 <memchr>
 800a16c:	b138      	cbz	r0, 800a17e <_vfiprintf_r+0x176>
 800a16e:	9b04      	ldr	r3, [sp, #16]
 800a170:	eba0 000a 	sub.w	r0, r0, sl
 800a174:	2240      	movs	r2, #64	@ 0x40
 800a176:	4082      	lsls	r2, r0
 800a178:	4313      	orrs	r3, r2
 800a17a:	3401      	adds	r4, #1
 800a17c:	9304      	str	r3, [sp, #16]
 800a17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a182:	4829      	ldr	r0, [pc, #164]	@ (800a228 <_vfiprintf_r+0x220>)
 800a184:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a188:	2206      	movs	r2, #6
 800a18a:	f7f6 f831 	bl	80001f0 <memchr>
 800a18e:	2800      	cmp	r0, #0
 800a190:	d03f      	beq.n	800a212 <_vfiprintf_r+0x20a>
 800a192:	4b26      	ldr	r3, [pc, #152]	@ (800a22c <_vfiprintf_r+0x224>)
 800a194:	bb1b      	cbnz	r3, 800a1de <_vfiprintf_r+0x1d6>
 800a196:	9b03      	ldr	r3, [sp, #12]
 800a198:	3307      	adds	r3, #7
 800a19a:	f023 0307 	bic.w	r3, r3, #7
 800a19e:	3308      	adds	r3, #8
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1a4:	443b      	add	r3, r7
 800a1a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1a8:	e76a      	b.n	800a080 <_vfiprintf_r+0x78>
 800a1aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	2001      	movs	r0, #1
 800a1b2:	e7a8      	b.n	800a106 <_vfiprintf_r+0xfe>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	3401      	adds	r4, #1
 800a1b8:	9305      	str	r3, [sp, #20]
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	f04f 0c0a 	mov.w	ip, #10
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1c6:	3a30      	subs	r2, #48	@ 0x30
 800a1c8:	2a09      	cmp	r2, #9
 800a1ca:	d903      	bls.n	800a1d4 <_vfiprintf_r+0x1cc>
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d0c6      	beq.n	800a15e <_vfiprintf_r+0x156>
 800a1d0:	9105      	str	r1, [sp, #20]
 800a1d2:	e7c4      	b.n	800a15e <_vfiprintf_r+0x156>
 800a1d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1d8:	4604      	mov	r4, r0
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e7f0      	b.n	800a1c0 <_vfiprintf_r+0x1b8>
 800a1de:	ab03      	add	r3, sp, #12
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	462a      	mov	r2, r5
 800a1e4:	4b12      	ldr	r3, [pc, #72]	@ (800a230 <_vfiprintf_r+0x228>)
 800a1e6:	a904      	add	r1, sp, #16
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	f7fc fc91 	bl	8006b10 <_printf_float>
 800a1ee:	4607      	mov	r7, r0
 800a1f0:	1c78      	adds	r0, r7, #1
 800a1f2:	d1d6      	bne.n	800a1a2 <_vfiprintf_r+0x19a>
 800a1f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1f6:	07d9      	lsls	r1, r3, #31
 800a1f8:	d405      	bmi.n	800a206 <_vfiprintf_r+0x1fe>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	059a      	lsls	r2, r3, #22
 800a1fe:	d402      	bmi.n	800a206 <_vfiprintf_r+0x1fe>
 800a200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a202:	f7fd fde7 	bl	8007dd4 <__retarget_lock_release_recursive>
 800a206:	89ab      	ldrh	r3, [r5, #12]
 800a208:	065b      	lsls	r3, r3, #25
 800a20a:	f53f af1f 	bmi.w	800a04c <_vfiprintf_r+0x44>
 800a20e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a210:	e71e      	b.n	800a050 <_vfiprintf_r+0x48>
 800a212:	ab03      	add	r3, sp, #12
 800a214:	9300      	str	r3, [sp, #0]
 800a216:	462a      	mov	r2, r5
 800a218:	4b05      	ldr	r3, [pc, #20]	@ (800a230 <_vfiprintf_r+0x228>)
 800a21a:	a904      	add	r1, sp, #16
 800a21c:	4630      	mov	r0, r6
 800a21e:	f7fc ff0f 	bl	8007040 <_printf_i>
 800a222:	e7e4      	b.n	800a1ee <_vfiprintf_r+0x1e6>
 800a224:	0800aab7 	.word	0x0800aab7
 800a228:	0800aac1 	.word	0x0800aac1
 800a22c:	08006b11 	.word	0x08006b11
 800a230:	08009fe3 	.word	0x08009fe3
 800a234:	0800aabd 	.word	0x0800aabd

0800a238 <__sflush_r>:
 800a238:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a23c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a240:	0716      	lsls	r6, r2, #28
 800a242:	4605      	mov	r5, r0
 800a244:	460c      	mov	r4, r1
 800a246:	d454      	bmi.n	800a2f2 <__sflush_r+0xba>
 800a248:	684b      	ldr	r3, [r1, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	dc02      	bgt.n	800a254 <__sflush_r+0x1c>
 800a24e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a250:	2b00      	cmp	r3, #0
 800a252:	dd48      	ble.n	800a2e6 <__sflush_r+0xae>
 800a254:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a256:	2e00      	cmp	r6, #0
 800a258:	d045      	beq.n	800a2e6 <__sflush_r+0xae>
 800a25a:	2300      	movs	r3, #0
 800a25c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a260:	682f      	ldr	r7, [r5, #0]
 800a262:	6a21      	ldr	r1, [r4, #32]
 800a264:	602b      	str	r3, [r5, #0]
 800a266:	d030      	beq.n	800a2ca <__sflush_r+0x92>
 800a268:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a26a:	89a3      	ldrh	r3, [r4, #12]
 800a26c:	0759      	lsls	r1, r3, #29
 800a26e:	d505      	bpl.n	800a27c <__sflush_r+0x44>
 800a270:	6863      	ldr	r3, [r4, #4]
 800a272:	1ad2      	subs	r2, r2, r3
 800a274:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a276:	b10b      	cbz	r3, 800a27c <__sflush_r+0x44>
 800a278:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a27a:	1ad2      	subs	r2, r2, r3
 800a27c:	2300      	movs	r3, #0
 800a27e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a280:	6a21      	ldr	r1, [r4, #32]
 800a282:	4628      	mov	r0, r5
 800a284:	47b0      	blx	r6
 800a286:	1c43      	adds	r3, r0, #1
 800a288:	89a3      	ldrh	r3, [r4, #12]
 800a28a:	d106      	bne.n	800a29a <__sflush_r+0x62>
 800a28c:	6829      	ldr	r1, [r5, #0]
 800a28e:	291d      	cmp	r1, #29
 800a290:	d82b      	bhi.n	800a2ea <__sflush_r+0xb2>
 800a292:	4a2a      	ldr	r2, [pc, #168]	@ (800a33c <__sflush_r+0x104>)
 800a294:	40ca      	lsrs	r2, r1
 800a296:	07d6      	lsls	r6, r2, #31
 800a298:	d527      	bpl.n	800a2ea <__sflush_r+0xb2>
 800a29a:	2200      	movs	r2, #0
 800a29c:	6062      	str	r2, [r4, #4]
 800a29e:	04d9      	lsls	r1, r3, #19
 800a2a0:	6922      	ldr	r2, [r4, #16]
 800a2a2:	6022      	str	r2, [r4, #0]
 800a2a4:	d504      	bpl.n	800a2b0 <__sflush_r+0x78>
 800a2a6:	1c42      	adds	r2, r0, #1
 800a2a8:	d101      	bne.n	800a2ae <__sflush_r+0x76>
 800a2aa:	682b      	ldr	r3, [r5, #0]
 800a2ac:	b903      	cbnz	r3, 800a2b0 <__sflush_r+0x78>
 800a2ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800a2b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2b2:	602f      	str	r7, [r5, #0]
 800a2b4:	b1b9      	cbz	r1, 800a2e6 <__sflush_r+0xae>
 800a2b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2ba:	4299      	cmp	r1, r3
 800a2bc:	d002      	beq.n	800a2c4 <__sflush_r+0x8c>
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f7fe fc1e 	bl	8008b00 <_free_r>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2c8:	e00d      	b.n	800a2e6 <__sflush_r+0xae>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	47b0      	blx	r6
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	1c50      	adds	r0, r2, #1
 800a2d4:	d1c9      	bne.n	800a26a <__sflush_r+0x32>
 800a2d6:	682b      	ldr	r3, [r5, #0]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d0c6      	beq.n	800a26a <__sflush_r+0x32>
 800a2dc:	2b1d      	cmp	r3, #29
 800a2de:	d001      	beq.n	800a2e4 <__sflush_r+0xac>
 800a2e0:	2b16      	cmp	r3, #22
 800a2e2:	d11e      	bne.n	800a322 <__sflush_r+0xea>
 800a2e4:	602f      	str	r7, [r5, #0]
 800a2e6:	2000      	movs	r0, #0
 800a2e8:	e022      	b.n	800a330 <__sflush_r+0xf8>
 800a2ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2ee:	b21b      	sxth	r3, r3
 800a2f0:	e01b      	b.n	800a32a <__sflush_r+0xf2>
 800a2f2:	690f      	ldr	r7, [r1, #16]
 800a2f4:	2f00      	cmp	r7, #0
 800a2f6:	d0f6      	beq.n	800a2e6 <__sflush_r+0xae>
 800a2f8:	0793      	lsls	r3, r2, #30
 800a2fa:	680e      	ldr	r6, [r1, #0]
 800a2fc:	bf08      	it	eq
 800a2fe:	694b      	ldreq	r3, [r1, #20]
 800a300:	600f      	str	r7, [r1, #0]
 800a302:	bf18      	it	ne
 800a304:	2300      	movne	r3, #0
 800a306:	eba6 0807 	sub.w	r8, r6, r7
 800a30a:	608b      	str	r3, [r1, #8]
 800a30c:	f1b8 0f00 	cmp.w	r8, #0
 800a310:	dde9      	ble.n	800a2e6 <__sflush_r+0xae>
 800a312:	6a21      	ldr	r1, [r4, #32]
 800a314:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a316:	4643      	mov	r3, r8
 800a318:	463a      	mov	r2, r7
 800a31a:	4628      	mov	r0, r5
 800a31c:	47b0      	blx	r6
 800a31e:	2800      	cmp	r0, #0
 800a320:	dc08      	bgt.n	800a334 <__sflush_r+0xfc>
 800a322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a32a:	81a3      	strh	r3, [r4, #12]
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a334:	4407      	add	r7, r0
 800a336:	eba8 0800 	sub.w	r8, r8, r0
 800a33a:	e7e7      	b.n	800a30c <__sflush_r+0xd4>
 800a33c:	20400001 	.word	0x20400001

0800a340 <_fflush_r>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	690b      	ldr	r3, [r1, #16]
 800a344:	4605      	mov	r5, r0
 800a346:	460c      	mov	r4, r1
 800a348:	b913      	cbnz	r3, 800a350 <_fflush_r+0x10>
 800a34a:	2500      	movs	r5, #0
 800a34c:	4628      	mov	r0, r5
 800a34e:	bd38      	pop	{r3, r4, r5, pc}
 800a350:	b118      	cbz	r0, 800a35a <_fflush_r+0x1a>
 800a352:	6a03      	ldr	r3, [r0, #32]
 800a354:	b90b      	cbnz	r3, 800a35a <_fflush_r+0x1a>
 800a356:	f7fd fa2b 	bl	80077b0 <__sinit>
 800a35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0f3      	beq.n	800a34a <_fflush_r+0xa>
 800a362:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a364:	07d0      	lsls	r0, r2, #31
 800a366:	d404      	bmi.n	800a372 <_fflush_r+0x32>
 800a368:	0599      	lsls	r1, r3, #22
 800a36a:	d402      	bmi.n	800a372 <_fflush_r+0x32>
 800a36c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a36e:	f7fd fd30 	bl	8007dd2 <__retarget_lock_acquire_recursive>
 800a372:	4628      	mov	r0, r5
 800a374:	4621      	mov	r1, r4
 800a376:	f7ff ff5f 	bl	800a238 <__sflush_r>
 800a37a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a37c:	07da      	lsls	r2, r3, #31
 800a37e:	4605      	mov	r5, r0
 800a380:	d4e4      	bmi.n	800a34c <_fflush_r+0xc>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	059b      	lsls	r3, r3, #22
 800a386:	d4e1      	bmi.n	800a34c <_fflush_r+0xc>
 800a388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a38a:	f7fd fd23 	bl	8007dd4 <__retarget_lock_release_recursive>
 800a38e:	e7dd      	b.n	800a34c <_fflush_r+0xc>

0800a390 <fiprintf>:
 800a390:	b40e      	push	{r1, r2, r3}
 800a392:	b503      	push	{r0, r1, lr}
 800a394:	4601      	mov	r1, r0
 800a396:	ab03      	add	r3, sp, #12
 800a398:	4805      	ldr	r0, [pc, #20]	@ (800a3b0 <fiprintf+0x20>)
 800a39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a39e:	6800      	ldr	r0, [r0, #0]
 800a3a0:	9301      	str	r3, [sp, #4]
 800a3a2:	f7ff fe31 	bl	800a008 <_vfiprintf_r>
 800a3a6:	b002      	add	sp, #8
 800a3a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3ac:	b003      	add	sp, #12
 800a3ae:	4770      	bx	lr
 800a3b0:	200001b4 	.word	0x200001b4

0800a3b4 <__swhatbuf_r>:
 800a3b4:	b570      	push	{r4, r5, r6, lr}
 800a3b6:	460c      	mov	r4, r1
 800a3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	b096      	sub	sp, #88	@ 0x58
 800a3c0:	4615      	mov	r5, r2
 800a3c2:	461e      	mov	r6, r3
 800a3c4:	da0d      	bge.n	800a3e2 <__swhatbuf_r+0x2e>
 800a3c6:	89a3      	ldrh	r3, [r4, #12]
 800a3c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a3cc:	f04f 0100 	mov.w	r1, #0
 800a3d0:	bf14      	ite	ne
 800a3d2:	2340      	movne	r3, #64	@ 0x40
 800a3d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a3d8:	2000      	movs	r0, #0
 800a3da:	6031      	str	r1, [r6, #0]
 800a3dc:	602b      	str	r3, [r5, #0]
 800a3de:	b016      	add	sp, #88	@ 0x58
 800a3e0:	bd70      	pop	{r4, r5, r6, pc}
 800a3e2:	466a      	mov	r2, sp
 800a3e4:	f000 f862 	bl	800a4ac <_fstat_r>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	dbec      	blt.n	800a3c6 <__swhatbuf_r+0x12>
 800a3ec:	9901      	ldr	r1, [sp, #4]
 800a3ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3f6:	4259      	negs	r1, r3
 800a3f8:	4159      	adcs	r1, r3
 800a3fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3fe:	e7eb      	b.n	800a3d8 <__swhatbuf_r+0x24>

0800a400 <__smakebuf_r>:
 800a400:	898b      	ldrh	r3, [r1, #12]
 800a402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a404:	079d      	lsls	r5, r3, #30
 800a406:	4606      	mov	r6, r0
 800a408:	460c      	mov	r4, r1
 800a40a:	d507      	bpl.n	800a41c <__smakebuf_r+0x1c>
 800a40c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a410:	6023      	str	r3, [r4, #0]
 800a412:	6123      	str	r3, [r4, #16]
 800a414:	2301      	movs	r3, #1
 800a416:	6163      	str	r3, [r4, #20]
 800a418:	b003      	add	sp, #12
 800a41a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a41c:	ab01      	add	r3, sp, #4
 800a41e:	466a      	mov	r2, sp
 800a420:	f7ff ffc8 	bl	800a3b4 <__swhatbuf_r>
 800a424:	9f00      	ldr	r7, [sp, #0]
 800a426:	4605      	mov	r5, r0
 800a428:	4639      	mov	r1, r7
 800a42a:	4630      	mov	r0, r6
 800a42c:	f7fe ff16 	bl	800925c <_malloc_r>
 800a430:	b948      	cbnz	r0, 800a446 <__smakebuf_r+0x46>
 800a432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a436:	059a      	lsls	r2, r3, #22
 800a438:	d4ee      	bmi.n	800a418 <__smakebuf_r+0x18>
 800a43a:	f023 0303 	bic.w	r3, r3, #3
 800a43e:	f043 0302 	orr.w	r3, r3, #2
 800a442:	81a3      	strh	r3, [r4, #12]
 800a444:	e7e2      	b.n	800a40c <__smakebuf_r+0xc>
 800a446:	89a3      	ldrh	r3, [r4, #12]
 800a448:	6020      	str	r0, [r4, #0]
 800a44a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a44e:	81a3      	strh	r3, [r4, #12]
 800a450:	9b01      	ldr	r3, [sp, #4]
 800a452:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a456:	b15b      	cbz	r3, 800a470 <__smakebuf_r+0x70>
 800a458:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a45c:	4630      	mov	r0, r6
 800a45e:	f000 f837 	bl	800a4d0 <_isatty_r>
 800a462:	b128      	cbz	r0, 800a470 <__smakebuf_r+0x70>
 800a464:	89a3      	ldrh	r3, [r4, #12]
 800a466:	f023 0303 	bic.w	r3, r3, #3
 800a46a:	f043 0301 	orr.w	r3, r3, #1
 800a46e:	81a3      	strh	r3, [r4, #12]
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	431d      	orrs	r5, r3
 800a474:	81a5      	strh	r5, [r4, #12]
 800a476:	e7cf      	b.n	800a418 <__smakebuf_r+0x18>

0800a478 <memmove>:
 800a478:	4288      	cmp	r0, r1
 800a47a:	b510      	push	{r4, lr}
 800a47c:	eb01 0402 	add.w	r4, r1, r2
 800a480:	d902      	bls.n	800a488 <memmove+0x10>
 800a482:	4284      	cmp	r4, r0
 800a484:	4623      	mov	r3, r4
 800a486:	d807      	bhi.n	800a498 <memmove+0x20>
 800a488:	1e43      	subs	r3, r0, #1
 800a48a:	42a1      	cmp	r1, r4
 800a48c:	d008      	beq.n	800a4a0 <memmove+0x28>
 800a48e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a492:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a496:	e7f8      	b.n	800a48a <memmove+0x12>
 800a498:	4402      	add	r2, r0
 800a49a:	4601      	mov	r1, r0
 800a49c:	428a      	cmp	r2, r1
 800a49e:	d100      	bne.n	800a4a2 <memmove+0x2a>
 800a4a0:	bd10      	pop	{r4, pc}
 800a4a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4aa:	e7f7      	b.n	800a49c <memmove+0x24>

0800a4ac <_fstat_r>:
 800a4ac:	b538      	push	{r3, r4, r5, lr}
 800a4ae:	4d07      	ldr	r5, [pc, #28]	@ (800a4cc <_fstat_r+0x20>)
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	4608      	mov	r0, r1
 800a4b6:	4611      	mov	r1, r2
 800a4b8:	602b      	str	r3, [r5, #0]
 800a4ba:	f7f6 ffd7 	bl	800146c <_fstat>
 800a4be:	1c43      	adds	r3, r0, #1
 800a4c0:	d102      	bne.n	800a4c8 <_fstat_r+0x1c>
 800a4c2:	682b      	ldr	r3, [r5, #0]
 800a4c4:	b103      	cbz	r3, 800a4c8 <_fstat_r+0x1c>
 800a4c6:	6023      	str	r3, [r4, #0]
 800a4c8:	bd38      	pop	{r3, r4, r5, pc}
 800a4ca:	bf00      	nop
 800a4cc:	2000195c 	.word	0x2000195c

0800a4d0 <_isatty_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	4d06      	ldr	r5, [pc, #24]	@ (800a4ec <_isatty_r+0x1c>)
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	602b      	str	r3, [r5, #0]
 800a4dc:	f7f6 ffd6 	bl	800148c <_isatty>
 800a4e0:	1c43      	adds	r3, r0, #1
 800a4e2:	d102      	bne.n	800a4ea <_isatty_r+0x1a>
 800a4e4:	682b      	ldr	r3, [r5, #0]
 800a4e6:	b103      	cbz	r3, 800a4ea <_isatty_r+0x1a>
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	2000195c 	.word	0x2000195c

0800a4f0 <_sbrk_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	4d06      	ldr	r5, [pc, #24]	@ (800a50c <_sbrk_r+0x1c>)
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	4608      	mov	r0, r1
 800a4fa:	602b      	str	r3, [r5, #0]
 800a4fc:	f7f6 ffde 	bl	80014bc <_sbrk>
 800a500:	1c43      	adds	r3, r0, #1
 800a502:	d102      	bne.n	800a50a <_sbrk_r+0x1a>
 800a504:	682b      	ldr	r3, [r5, #0]
 800a506:	b103      	cbz	r3, 800a50a <_sbrk_r+0x1a>
 800a508:	6023      	str	r3, [r4, #0]
 800a50a:	bd38      	pop	{r3, r4, r5, pc}
 800a50c:	2000195c 	.word	0x2000195c

0800a510 <abort>:
 800a510:	b508      	push	{r3, lr}
 800a512:	2006      	movs	r0, #6
 800a514:	f000 f86e 	bl	800a5f4 <raise>
 800a518:	2001      	movs	r0, #1
 800a51a:	f7f6 ff57 	bl	80013cc <_exit>

0800a51e <_calloc_r>:
 800a51e:	b570      	push	{r4, r5, r6, lr}
 800a520:	fba1 5402 	umull	r5, r4, r1, r2
 800a524:	b934      	cbnz	r4, 800a534 <_calloc_r+0x16>
 800a526:	4629      	mov	r1, r5
 800a528:	f7fe fe98 	bl	800925c <_malloc_r>
 800a52c:	4606      	mov	r6, r0
 800a52e:	b928      	cbnz	r0, 800a53c <_calloc_r+0x1e>
 800a530:	4630      	mov	r0, r6
 800a532:	bd70      	pop	{r4, r5, r6, pc}
 800a534:	220c      	movs	r2, #12
 800a536:	6002      	str	r2, [r0, #0]
 800a538:	2600      	movs	r6, #0
 800a53a:	e7f9      	b.n	800a530 <_calloc_r+0x12>
 800a53c:	462a      	mov	r2, r5
 800a53e:	4621      	mov	r1, r4
 800a540:	f7fd fb48 	bl	8007bd4 <memset>
 800a544:	e7f4      	b.n	800a530 <_calloc_r+0x12>

0800a546 <_realloc_r>:
 800a546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a54a:	4607      	mov	r7, r0
 800a54c:	4614      	mov	r4, r2
 800a54e:	460d      	mov	r5, r1
 800a550:	b921      	cbnz	r1, 800a55c <_realloc_r+0x16>
 800a552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a556:	4611      	mov	r1, r2
 800a558:	f7fe be80 	b.w	800925c <_malloc_r>
 800a55c:	b92a      	cbnz	r2, 800a56a <_realloc_r+0x24>
 800a55e:	f7fe facf 	bl	8008b00 <_free_r>
 800a562:	4625      	mov	r5, r4
 800a564:	4628      	mov	r0, r5
 800a566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a56a:	f000 f85f 	bl	800a62c <_malloc_usable_size_r>
 800a56e:	4284      	cmp	r4, r0
 800a570:	4606      	mov	r6, r0
 800a572:	d802      	bhi.n	800a57a <_realloc_r+0x34>
 800a574:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a578:	d8f4      	bhi.n	800a564 <_realloc_r+0x1e>
 800a57a:	4621      	mov	r1, r4
 800a57c:	4638      	mov	r0, r7
 800a57e:	f7fe fe6d 	bl	800925c <_malloc_r>
 800a582:	4680      	mov	r8, r0
 800a584:	b908      	cbnz	r0, 800a58a <_realloc_r+0x44>
 800a586:	4645      	mov	r5, r8
 800a588:	e7ec      	b.n	800a564 <_realloc_r+0x1e>
 800a58a:	42b4      	cmp	r4, r6
 800a58c:	4622      	mov	r2, r4
 800a58e:	4629      	mov	r1, r5
 800a590:	bf28      	it	cs
 800a592:	4632      	movcs	r2, r6
 800a594:	f7fd fc1f 	bl	8007dd6 <memcpy>
 800a598:	4629      	mov	r1, r5
 800a59a:	4638      	mov	r0, r7
 800a59c:	f7fe fab0 	bl	8008b00 <_free_r>
 800a5a0:	e7f1      	b.n	800a586 <_realloc_r+0x40>

0800a5a2 <_raise_r>:
 800a5a2:	291f      	cmp	r1, #31
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4605      	mov	r5, r0
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	d904      	bls.n	800a5b6 <_raise_r+0x14>
 800a5ac:	2316      	movs	r3, #22
 800a5ae:	6003      	str	r3, [r0, #0]
 800a5b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b4:	bd38      	pop	{r3, r4, r5, pc}
 800a5b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a5b8:	b112      	cbz	r2, 800a5c0 <_raise_r+0x1e>
 800a5ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5be:	b94b      	cbnz	r3, 800a5d4 <_raise_r+0x32>
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	f000 f831 	bl	800a628 <_getpid_r>
 800a5c6:	4622      	mov	r2, r4
 800a5c8:	4601      	mov	r1, r0
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5d0:	f000 b818 	b.w	800a604 <_kill_r>
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	d00a      	beq.n	800a5ee <_raise_r+0x4c>
 800a5d8:	1c59      	adds	r1, r3, #1
 800a5da:	d103      	bne.n	800a5e4 <_raise_r+0x42>
 800a5dc:	2316      	movs	r3, #22
 800a5de:	6003      	str	r3, [r0, #0]
 800a5e0:	2001      	movs	r0, #1
 800a5e2:	e7e7      	b.n	800a5b4 <_raise_r+0x12>
 800a5e4:	2100      	movs	r1, #0
 800a5e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	4798      	blx	r3
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	e7e0      	b.n	800a5b4 <_raise_r+0x12>
	...

0800a5f4 <raise>:
 800a5f4:	4b02      	ldr	r3, [pc, #8]	@ (800a600 <raise+0xc>)
 800a5f6:	4601      	mov	r1, r0
 800a5f8:	6818      	ldr	r0, [r3, #0]
 800a5fa:	f7ff bfd2 	b.w	800a5a2 <_raise_r>
 800a5fe:	bf00      	nop
 800a600:	200001b4 	.word	0x200001b4

0800a604 <_kill_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4d07      	ldr	r5, [pc, #28]	@ (800a624 <_kill_r+0x20>)
 800a608:	2300      	movs	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	4608      	mov	r0, r1
 800a60e:	4611      	mov	r1, r2
 800a610:	602b      	str	r3, [r5, #0]
 800a612:	f7f6 fecb 	bl	80013ac <_kill>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	d102      	bne.n	800a620 <_kill_r+0x1c>
 800a61a:	682b      	ldr	r3, [r5, #0]
 800a61c:	b103      	cbz	r3, 800a620 <_kill_r+0x1c>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	bd38      	pop	{r3, r4, r5, pc}
 800a622:	bf00      	nop
 800a624:	2000195c 	.word	0x2000195c

0800a628 <_getpid_r>:
 800a628:	f7f6 beb8 	b.w	800139c <_getpid>

0800a62c <_malloc_usable_size_r>:
 800a62c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a630:	1f18      	subs	r0, r3, #4
 800a632:	2b00      	cmp	r3, #0
 800a634:	bfbc      	itt	lt
 800a636:	580b      	ldrlt	r3, [r1, r0]
 800a638:	18c0      	addlt	r0, r0, r3
 800a63a:	4770      	bx	lr

0800a63c <_init>:
 800a63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63e:	bf00      	nop
 800a640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a642:	bc08      	pop	{r3}
 800a644:	469e      	mov	lr, r3
 800a646:	4770      	bx	lr

0800a648 <_fini>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	bf00      	nop
 800a64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64e:	bc08      	pop	{r3}
 800a650:	469e      	mov	lr, r3
 800a652:	4770      	bx	lr
