[||Compilation Report||Timing Analyzer||Clock Hold: 'iTD_CLK']
COLUMN_WIDTHS=245L,677L,247L,48L,48L,82L,99L,86L,
OUTPUT_SECTION=1
PAGE_ORIENTATION=0
[||Compilation Report||Timing Analyzer||Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1']
COLUMN_WIDTHS=183L,253L,207L,258L,232L,232L,88L,98L,85L,
OUTPUT_SECTION=1
PAGE_ORIENTATION=0
