; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_any_isnan_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %5 = and i32 %4, 31, !dbg !10
  %6 = lshr i32 %4, 5, !dbg !10
  %7 = and i32 %4, 63, !dbg !10
  %8 = zext nneg i32 %7 to i64, !dbg !11
  %9 = getelementptr float, ptr addrspace(1) %0, i64 %8, !dbg !11
  %10 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %9, i1 true) #4, !dbg !12
  %11 = bitcast i32 %10 to float, !dbg !12
  %12 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !13
  %.not.i = icmp eq i32 %12, 0, !dbg !13
  %13 = tail call float @llvm.nvvm.fabs.ftz.f(float %11) #4, !dbg !13
  %14 = tail call float @llvm.nvvm.fabs.f(float %11) #4, !dbg !13
  %.0.i = select i1 %.not.i, float %14, float %13, !dbg !13
  %15 = fcmp uno float %.0.i, 0.000000e+00, !dbg !13
  %16 = zext i1 %15 to i32, !dbg !13
  %17 = tail call i32 @llvm.nvvm.redux.sync.or(i32 %16, i32 -1), !dbg !14
  %18 = icmp eq i32 %5, 0, !dbg !14
  %19 = and i32 %6, 1, !dbg !14
  %20 = getelementptr i1, ptr addrspace(3) @global_smem, i32 %19, !dbg !14
  %21 = trunc i32 %17 to i8, !dbg !14
  %22 = and i8 %21, 1, !dbg !14
  %23 = insertelement <1 x i8> poison, i8 %22, i64 0, !dbg !14
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %20, <1 x i8> %23, i1 %18) #4, !dbg !14
  tail call void @llvm.nvvm.barrier0(), !dbg !14
  %24 = icmp slt i32 %4, 2, !dbg !14
  %25 = getelementptr i1, ptr addrspace(3) @global_smem, i32 %4, !dbg !14
  %26 = tail call i8 asm sideeffect "@$2 ld.shared.b8 $0, [ $1 + 0 ];", "=h,r,b"(ptr addrspace(3) %25, i1 %24) #4, !dbg !14
  %27 = trunc i8 %26 to i1, !dbg !14
  %.mask = and i8 %26, 1, !dbg !14
  %28 = zext nneg i8 %.mask to i32, !dbg !14
  %29 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %28, i32 1, i32 31), !dbg !14
  %30 = trunc i32 %29 to i1, !dbg !14
  %31 = or i1 %27, %30, !dbg !18
  %32 = and i32 %4, 1, !dbg !14
  %33 = icmp eq i32 %32, 0, !dbg !14
  %34 = and i1 %24, %33, !dbg !14
  %35 = zext i1 %31 to i8, !dbg !14
  %36 = insertelement <1 x i8> poison, i8 %35, i64 0, !dbg !14
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %25, <1 x i8> %36, i1 %34) #4, !dbg !14
  tail call void @llvm.nvvm.barrier0(), !dbg !14
  %37 = load i1, ptr addrspace(3) @global_smem, align 16, !dbg !14
  %38 = zext i1 %37 to i8, !dbg !20
  %39 = icmp eq i32 %7, 0, !dbg !20
  tail call void asm sideeffect "@$2 st.global.b8 [ $1 + 0 ], { $0 };", "c,l,b"(i8 %38, ptr addrspace(1) %1, i1 %39) #4, !dbg !20
  ret void, !dbg !21
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.redux.sync.or(i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cghwd367555ftfxwuqhc7qeqm7ro4uuyg2akwafhm2vwg3v5azci.py", directory: "inductor_cache/gh")
!4 = !{ptr @triton_per_fused_any_isnan_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_any_isnan_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_any_isnan_0", linkageName: "triton_per_fused_any_isnan_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 34, scope: !7)
!11 = !DILocation(line: 30, column: 30, scope: !7)
!12 = !DILocation(line: 30, column: 35, scope: !7)
!13 = !DILocation(line: 31, column: 27, scope: !7)
!14 = !DILocation(line: 232, column: 29, scope: !15, inlinedAt: !17)
!15 = distinct !DILexicalBlockFile(scope: !7, file: !16, discriminator: 0)
!16 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!17 = !DILocation(line: 33, column: 36, scope: !7)
!18 = !DILocation(line: 227, column: 15, scope: !19, inlinedAt: !17)
!19 = distinct !DILexicalBlockFile(scope: !15, file: !16, discriminator: 0)
!20 = !DILocation(line: 34, column: 67, scope: !7)
!21 = !DILocation(line: 34, column: 4, scope: !7)
