$comment
	File created using the following command:
		vcd file alu_logic.msim.vcd -direction
$end
$date
	Sat Jun 04 17:17:27 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_logic_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ a3 $end
$var reg 1 % a4 $end
$var reg 1 & a5 $end
$var reg 1 ' a6 $end
$var reg 1 ( a7 $end
$var reg 1 ) a8 $end
$var reg 1 * a9 $end
$var reg 1 + a10 $end
$var reg 1 , a11 $end
$var reg 1 - a12 $end
$var reg 1 . a13 $end
$var reg 1 / a14 $end
$var reg 1 0 a15 $end
$var reg 1 1 b0 $end
$var reg 1 2 b1 $end
$var reg 1 3 b2 $end
$var reg 1 4 b3 $end
$var reg 1 5 b4 $end
$var reg 1 6 b5 $end
$var reg 1 7 b6 $end
$var reg 1 8 b7 $end
$var reg 1 9 b8 $end
$var reg 1 : b9 $end
$var reg 1 ; b10 $end
$var reg 1 < b11 $end
$var reg 1 = b12 $end
$var reg 1 > b13 $end
$var reg 1 ? b14 $end
$var reg 1 @ b15 $end
$var wire 1 A f0 $end
$var wire 1 B f1 $end
$var wire 1 C f2 $end
$var wire 1 D f3 $end
$var wire 1 E f4 $end
$var wire 1 F f5 $end
$var wire 1 G f6 $end
$var wire 1 H f7 $end
$var wire 1 I f8 $end
$var wire 1 J f9 $end
$var wire 1 K f10 $end
$var wire 1 L f11 $end
$var wire 1 M f12 $end
$var wire 1 N f13 $end
$var wire 1 O f14 $end
$var wire 1 P f15 $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var tri1 1 T devclrn $end
$var tri1 1 U devpor $end
$var tri1 1 V devoe $end
$var wire 1 W a2~input_o $end
$var wire 1 X a3~input_o $end
$var wire 1 Y a4~input_o $end
$var wire 1 Z a5~input_o $end
$var wire 1 [ a6~input_o $end
$var wire 1 \ a7~input_o $end
$var wire 1 ] a8~input_o $end
$var wire 1 ^ a9~input_o $end
$var wire 1 _ a10~input_o $end
$var wire 1 ` a11~input_o $end
$var wire 1 a a12~input_o $end
$var wire 1 b a13~input_o $end
$var wire 1 c a14~input_o $end
$var wire 1 d a15~input_o $end
$var wire 1 e b2~input_o $end
$var wire 1 f b3~input_o $end
$var wire 1 g b4~input_o $end
$var wire 1 h b5~input_o $end
$var wire 1 i b6~input_o $end
$var wire 1 j b7~input_o $end
$var wire 1 k b8~input_o $end
$var wire 1 l b9~input_o $end
$var wire 1 m b10~input_o $end
$var wire 1 n b11~input_o $end
$var wire 1 o b12~input_o $end
$var wire 1 p b13~input_o $end
$var wire 1 q b14~input_o $end
$var wire 1 r b15~input_o $end
$var wire 1 s ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 t a0~input_o $end
$var wire 1 u b0~input_o $end
$var wire 1 v f0~0_combout $end
$var wire 1 w a1~input_o $end
$var wire 1 x b1~input_o $end
$var wire 1 y f1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
01
02
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
xS
1T
1U
1V
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
0s
0t
0u
0v
0w
0x
0y
$end
#5000
1!
1"
1t
1w
#10000
11
12
0!
0"
1u
1x
0t
0w
#15000
1!
1"
1t
1w
1y
1v
1A
1B
#20000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#25000
1!
1"
1t
1w
#30000
11
12
0!
0"
1u
1x
0t
0w
#35000
1!
1"
1t
1w
1y
1v
1A
1B
#40000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#45000
1!
1"
1t
1w
#50000
11
12
0!
0"
1u
1x
0t
0w
#55000
1!
1"
1t
1w
1y
1v
1A
1B
#60000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#65000
1!
1"
1t
1w
#70000
11
12
0!
0"
1u
1x
0t
0w
#75000
1!
1"
1t
1w
1y
1v
1A
1B
#80000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#85000
1!
1"
1t
1w
#90000
11
12
0!
0"
1u
1x
0t
0w
#95000
1!
1"
1t
1w
1y
1v
1A
1B
#100000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#105000
1!
1"
1t
1w
#110000
11
12
0!
0"
1u
1x
0t
0w
#115000
1!
1"
1t
1w
1y
1v
1A
1B
#120000
01
02
0!
0"
0u
0x
0t
0w
0y
0v
0A
0B
#125000
1!
1"
1t
1w
#130000
0!
0"
0t
0w
#200000
