Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon May  6 00:57:18 2024
| Host             : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.151        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.993        |
| Device Static (W)        | 0.158        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.2         |
| Junction Temperature (C) | 49.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.104 |       16 |       --- |             --- |
| Slice Logic              |     0.032 |    39571 |       --- |             --- |
|   LUT as Logic           |     0.027 |    11859 |     53200 |           22.29 |
|   Register               |     0.003 |    21590 |    106400 |           20.29 |
|   CARRY4                 |     0.002 |      542 |     13300 |            4.08 |
|   F7/F8 Muxes            |    <0.001 |      333 |     53200 |            0.63 |
|   LUT as Shift Register  |    <0.001 |      495 |     17400 |            2.84 |
|   LUT as Distributed RAM |    <0.001 |       62 |     17400 |            0.36 |
|   Others                 |    <0.001 |     1468 |       --- |             --- |
| Signals                  |     0.044 |    29486 |       --- |             --- |
| Block RAM                |     0.010 |       13 |       140 |            9.29 |
| MMCM                     |     0.315 |        3 |         4 |           75.00 |
| DSPs                     |     0.050 |       36 |       220 |           16.36 |
| I/O                      |     0.167 |       22 |       125 |           17.60 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.270 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     2.151 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.268 |       0.249 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.207 |       0.190 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.697 |       0.661 |      0.036 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+--------------------------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                                               | Constraint (ns) |
+---------------------------+--------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                    |             8.3 |
| CLK_OUT_5x_hdmi_clk       | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             1.7 |
| I                         | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/I                       |             2.0 |
| I                         | base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_5X_O                            |             2.0 |
| axi_dynclk_0_PXL_CLK_O    | base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |            10.0 |
| clk_fpga_0                | base_i/ps7_0/inst/FCLK_CLK0                                                          |            10.0 |
| clk_fpga_0                | base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]                                             |            10.0 |
| clk_fpga_1                | base_i/ps7_0/inst/FCLK_CLK_unbuffered[1]                                             |             7.0 |
| clk_fpga_2                | base_i/ps7_0/inst/FCLK_CLK_unbuffered[2]                                             |             5.0 |
| clk_out1_base_clk_wiz_0_0 | base_i/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0                                      |             9.6 |
| clkfbout_base_clk_wiz_0_0 | base_i/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_0                                      |            10.0 |
| hdmi_in_PixelClk          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |             8.3 |
| hdmi_in_clk_p             | hdmi_in_clk_p                                                                        |             8.3 |
| mmcm_fbclk_out            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_fbclk_out          |            10.0 |
+---------------------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| base_wrapper             |     1.993 |
|   base_i                 |     1.993 |
|     axi_dma_0            |     0.007 |
|       U0                 |     0.007 |
|     axi_interconnect_0   |     0.005 |
|       s00_couplers       |     0.004 |
|     axi_interconnect_1   |     0.002 |
|       s00_couplers       |     0.002 |
|     clk_wiz_0            |     0.121 |
|       inst               |     0.121 |
|     ps7_0                |     1.272 |
|       inst               |     1.272 |
|     ps7_0_axi_periph     |     0.013 |
|       m00_couplers       |     0.005 |
|       m01_couplers       |     0.002 |
|       s00_couplers       |     0.002 |
|       xbar               |     0.005 |
|     system_interrupts    |     0.002 |
|       U0                 |     0.002 |
|     video                |     0.566 |
|       axi_interconnect_0 |     0.019 |
|       axi_mem_intercon   |     0.006 |
|       axi_vdma           |     0.029 |
|       hdmi_in            |     0.198 |
|       hdmi_out           |     0.313 |
|     xadc_wiz_0           |     0.004 |
|       inst               |     0.004 |
+--------------------------+-----------+


