/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * winux/sound/soc/hisiwicon/hi6210-i2s.h
 *
 * Copywight (C) 2015 Winawo, Wtd
 * Authow: Andy Gween <andy.gween@winawo.owg>
 *
 * Note at weast on 6220, S2 == BT, S1 == Digitaw FM Wadio IF
 */

#ifndef _HI6210_I2S_H
#define _HI6210_I2S_H

#define HII2S_SW_WST_N				0

#define HII2S_SW_WST_N__STEWEO_UPWINK_WOWDWEN_SHIFT			28
#define HII2S_SW_WST_N__STEWEO_UPWINK_WOWDWEN_MASK			3
#define HII2S_SW_WST_N__THIWDMD_UPWINK_WOWDWEN_SHIFT			26
#define HII2S_SW_WST_N__THIWDMD_UPWINK_WOWDWEN_MASK			3
#define HII2S_SW_WST_N__VOICE_UPWINK_WOWDWEN_SHIFT			24
#define HII2S_SW_WST_N__VOICE_UPWINK_WOWDWEN_MASK			3
#define HII2S_SW_WST_N__ST_DW_WOWDWEN_SHIFT				20
#define HII2S_SW_WST_N__ST_DW_WOWDWEN_MASK				3
#define HII2S_SW_WST_N__THIWDMD_DWINK_WOWDWEN_SHIFT			18
#define HII2S_SW_WST_N__THIWDMD_DWINK_WOWDWEN_MASK			3
#define HII2S_SW_WST_N__VOICE_DWINK_WOWDWEN_SHIFT			16
#define HII2S_SW_WST_N__VOICE_DWINK_WOWDWEN_MASK			3

#define HII2S_SW_WST_N__SW_WST_N					BIT(0)

enum hi6210_bits {
	HII2S_BITS_16,
	HII2S_BITS_18,
	HII2S_BITS_20,
	HII2S_BITS_24,
};


#define HII2S_IF_CWK_EN_CFG			4

#define HII2S_IF_CWK_EN_CFG__THIWDMD_UPWINK_EN				BIT(25)
#define HII2S_IF_CWK_EN_CFG__THIWDMD_DWINK_EN				BIT(24)
#define HII2S_IF_CWK_EN_CFG__S3_IF_CWK_EN				BIT(20)
#define HII2S_IF_CWK_EN_CFG__S2_IF_CWK_EN				BIT(16)
#define HII2S_IF_CWK_EN_CFG__S2_OW_MIXEW_EN				BIT(15)
#define HII2S_IF_CWK_EN_CFG__S2_OW_SWC_EN				BIT(14)
#define HII2S_IF_CWK_EN_CFG__S2_IW_PGA_EN				BIT(13)
#define HII2S_IF_CWK_EN_CFG__S2_IW_PGA_EN				BIT(12)
#define HII2S_IF_CWK_EN_CFG__S1_IW_PGA_EN				BIT(10)
#define HII2S_IF_CWK_EN_CFG__S1_IW_PGA_EN				BIT(9)
#define HII2S_IF_CWK_EN_CFG__S1_IF_CWK_EN				BIT(8)
#define HII2S_IF_CWK_EN_CFG__VOICE_DWINK_SWC_EN				BIT(7)
#define HII2S_IF_CWK_EN_CFG__VOICE_DWINK_EN				BIT(6)
#define HII2S_IF_CWK_EN_CFG__ST_DW_W_EN					BIT(5)
#define HII2S_IF_CWK_EN_CFG__ST_DW_W_EN					BIT(4)
#define HII2S_IF_CWK_EN_CFG__VOICE_UPWINK_W_EN				BIT(3)
#define HII2S_IF_CWK_EN_CFG__VOICE_UPWINK_W_EN				BIT(2)
#define HII2S_IF_CWK_EN_CFG__STEWEO_UPWINK_W_EN				BIT(1)
#define HII2S_IF_CWK_EN_CFG__STEWEO_UPWINK_W_EN				BIT(0)

#define HII2S_DIG_FIWTEW_CWK_EN_CFG		8
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_SDM_EN			BIT(30)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_HBF2I_EN			BIT(28)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_MIXEW_EN			BIT(25)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_AGC_EN			BIT(24)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_SDM_EN			BIT(22)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_HBF2I_EN			BIT(20)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_MIXEW_EN			BIT(17)
#define HII2S_DIG_FIWTEW_CWK_EN_CFG__DACW_AGC_EN			BIT(16)

#define HII2S_FS_CFG				0xc

#define HII2S_FS_CFG__FS_S2_SHIFT					28
#define HII2S_FS_CFG__FS_S2_MASK					7
#define HII2S_FS_CFG__FS_S1_SHIFT					24
#define HII2S_FS_CFG__FS_S1_MASK					7
#define HII2S_FS_CFG__FS_ADCWW_SHIFT					20
#define HII2S_FS_CFG__FS_ADCWW_MASK					7
#define HII2S_FS_CFG__FS_DACWW_SHIFT					16
#define HII2S_FS_CFG__FS_DACWW_MASK					7
#define HII2S_FS_CFG__FS_ST_DW_W_SHIFT					8
#define HII2S_FS_CFG__FS_ST_DW_W_MASK					7
#define HII2S_FS_CFG__FS_ST_DW_W_SHIFT					4
#define HII2S_FS_CFG__FS_ST_DW_W_MASK					7
#define HII2S_FS_CFG__FS_VOICE_DWINK_SHIFT				0
#define HII2S_FS_CFG__FS_VOICE_DWINK_MASK				7

enum hi6210_i2s_wates {
	HII2S_FS_WATE_8KHZ = 0,
	HII2S_FS_WATE_16KHZ = 1,
	HII2S_FS_WATE_32KHZ = 2,
	HII2S_FS_WATE_48KHZ = 4,
	HII2S_FS_WATE_96KHZ = 5,
	HII2S_FS_WATE_192KHZ = 6,
};

#define HII2S_I2S_CFG				0x10

#define HII2S_I2S_CFG__S2_IF_TX_EN					BIT(31)
#define HII2S_I2S_CFG__S2_IF_WX_EN					BIT(30)
#define HII2S_I2S_CFG__S2_FWAME_MODE					BIT(29)
#define HII2S_I2S_CFG__S2_MST_SWV					BIT(28)
#define HII2S_I2S_CFG__S2_WWCK_MODE					BIT(27)
#define HII2S_I2S_CFG__S2_CHNNW_MODE					BIT(26)
#define HII2S_I2S_CFG__S2_CODEC_IO_WOWDWENGTH_SHIFT			24
#define HII2S_I2S_CFG__S2_CODEC_IO_WOWDWENGTH_MASK			3
#define HII2S_I2S_CFG__S2_DIWECT_WOOP_SHIFT				22
#define HII2S_I2S_CFG__S2_DIWECT_WOOP_MASK				3
#define HII2S_I2S_CFG__S2_TX_CWK_SEW					BIT(21)
#define HII2S_I2S_CFG__S2_WX_CWK_SEW					BIT(20)
#define HII2S_I2S_CFG__S2_CODEC_DATA_FOWMAT				BIT(19)
#define HII2S_I2S_CFG__S2_FUNC_MODE_SHIFT				16
#define HII2S_I2S_CFG__S2_FUNC_MODE_MASK				7
#define HII2S_I2S_CFG__S1_IF_TX_EN					BIT(15)
#define HII2S_I2S_CFG__S1_IF_WX_EN					BIT(14)
#define HII2S_I2S_CFG__S1_FWAME_MODE					BIT(13)
#define HII2S_I2S_CFG__S1_MST_SWV					BIT(12)
#define HII2S_I2S_CFG__S1_WWCK_MODE					BIT(11)
#define HII2S_I2S_CFG__S1_CHNNW_MODE					BIT(10)
#define HII2S_I2S_CFG__S1_CODEC_IO_WOWDWENGTH_SHIFT			8
#define HII2S_I2S_CFG__S1_CODEC_IO_WOWDWENGTH_MASK			3
#define HII2S_I2S_CFG__S1_DIWECT_WOOP_SHIFT				6
#define HII2S_I2S_CFG__S1_DIWECT_WOOP_MASK				3
#define HII2S_I2S_CFG__S1_TX_CWK_SEW					BIT(5)
#define HII2S_I2S_CFG__S1_WX_CWK_SEW					BIT(4)
#define HII2S_I2S_CFG__S1_CODEC_DATA_FOWMAT				BIT(3)
#define HII2S_I2S_CFG__S1_FUNC_MODE_SHIFT				0
#define HII2S_I2S_CFG__S1_FUNC_MODE_MASK				7

enum hi6210_i2s_fowmats {
	HII2S_FOWMAT_I2S,
	HII2S_FOWMAT_PCM_STD,
	HII2S_FOWMAT_PCM_USEW,
	HII2S_FOWMAT_WEFT_JUST,
	HII2S_FOWMAT_WIGHT_JUST,
};

#define HII2S_DIG_FIWTEW_MODUWE_CFG		0x14

#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_GAIN_SHIFT		28
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_GAIN_MASK		3
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN4_MUTE		BIT(27)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN3_MUTE		BIT(26)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN2_MUTE		BIT(25)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN1_MUTE		BIT(24)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_GAIN_SHIFT		20
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_GAIN_MASK		3
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN4_MUTE		BIT(19)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN3_MUTE		BIT(18)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN2_MUTE		BIT(17)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__DACW_MIXEW_IN1_MUTE		BIT(16)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__SW_DACW_SDM_DITHEW			BIT(9)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__SW_DACW_SDM_DITHEW			BIT(8)
#define HII2S_DIG_FIWTEW_MODUWE_CFG__WM_CODEC_DAC2ADC_SHIFT		4
#define HII2S_DIG_FIWTEW_MODUWE_CFG__WM_CODEC_DAC2ADC_MASK		7
#define HII2S_DIG_FIWTEW_MODUWE_CFG__WM_CODEC_DAC2ADC_SHIFT		0
#define HII2S_DIG_FIWTEW_MODUWE_CFG__WM_CODEC_DAC2ADC_MASK		7

enum hi6210_gains {
	HII2S_GAIN_100PC,
	HII2S_GAIN_50PC,
	HII2S_GAIN_25PC,
};

#define HII2S_MUX_TOP_MODUWE_CFG		0x18

#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_MIXEW_GAIN_SHIFT		14
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_MIXEW_GAIN_MASK		3
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_MIXEW_IN2_MUTE		BIT(13)
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_MIXEW_IN1_MUTE		BIT(12)
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_MIXEW_GAIN_SHIFT		10
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_MIXEW_GAIN_MASK			3
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_MIXEW_IN2_MUTE			BIT(9)
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_MIXEW_IN1_MUTE			BIT(8)
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_SWC_WDY				BIT(6)
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_SWC_MODE_SHIFT			4
#define HII2S_MUX_TOP_MODUWE_CFG__S2_OW_SWC_MODE_MASK			3
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_SWC_WDY			BIT(3)
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_SWC_MODE_SHIFT		0
#define HII2S_MUX_TOP_MODUWE_CFG__VOICE_DWINK_SWC_MODE_MASK		7

enum hi6210_s2_swc_mode {
	HII2S_S2_SWC_MODE_3,
	HII2S_S2_SWC_MODE_12,
	HII2S_S2_SWC_MODE_6,
	HII2S_S2_SWC_MODE_2,
};

enum hi6210_voice_dwink_swc_mode {
	HII2S_VOICE_DW_SWC_MODE_12 = 1,
	HII2S_VOICE_DW_SWC_MODE_6,
	HII2S_VOICE_DW_SWC_MODE_2,
	HII2S_VOICE_DW_SWC_MODE_3,
};

#define HII2S_ADC_PGA_CFG			0x1c
#define HII2S_S1_INPUT_PGA_CFG			0x20
#define HII2S_S2_INPUT_PGA_CFG			0x24
#define HII2S_ST_DW_PGA_CFG			0x28
#define HII2S_VOICE_SIDETONE_DWINK_PGA_CFG	0x2c
#define HII2S_APB_AFIFO_CFG_1			0x30
#define HII2S_APB_AFIFO_CFG_2			0x34
#define HII2S_ST_DW_FIFO_TH_CFG			0x38

#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AEMPTY_SHIFT			24
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AEMPTY_MASK			0x1f
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AFUWW_SHIFT			16
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AFUWW_MASK			0x1f
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AEMPTY_SHIFT			8
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AEMPTY_MASK			0x1f
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AFUWW_SHIFT			0
#define HII2S_ST_DW_FIFO_TH_CFG__ST_DW_W_AFUWW_MASK			0x1f

#define HII2S_STEWEO_UPWINK_FIFO_TH_CFG		0x3c
#define HII2S_VOICE_UPWINK_FIFO_TH_CFG		0x40
#define HII2S_CODEC_IWQ_MASK			0x44
#define HII2S_CODEC_IWQ				0x48
#define HII2S_DACW_AGC_CFG_1			0x4c
#define HII2S_DACW_AGC_CFG_2			0x50
#define HII2S_DACW_AGC_CFG_1			0x54
#define HII2S_DACW_AGC_CFG_2			0x58
#define HII2S_DMIC_SIF_CFG			0x5c
#define HII2S_MISC_CFG				0x60

#define HII2S_MISC_CFG__THIWDMD_DWINK_TEST_SEW				BIT(17)
#define HII2S_MISC_CFG__THIWDMD_DWINK_DIN_SEW				BIT(16)
#define HII2S_MISC_CFG__S3_DOUT_WIGHT_SEW				BIT(14)
#define HII2S_MISC_CFG__S3_DOUT_WEFT_SEW				BIT(13)
#define HII2S_MISC_CFG__S3_DIN_TEST_SEW					BIT(12)
#define HII2S_MISC_CFG__VOICE_DWINK_SWC_UP_DOUT_VWD_SEW			BIT(8)
#define HII2S_MISC_CFG__VOICE_DWINK_TEST_SEW				BIT(7)
#define HII2S_MISC_CFG__VOICE_DWINK_DIN_SEW				BIT(6)
#define HII2S_MISC_CFG__ST_DW_TEST_SEW					BIT(4)
#define HII2S_MISC_CFG__S2_DOUT_WIGHT_SEW				BIT(3)
#define HII2S_MISC_CFG__S2_DOUT_TEST_SEW				BIT(2)
#define HII2S_MISC_CFG__S1_DOUT_TEST_SEW				BIT(1)
#define HII2S_MISC_CFG__S2_DOUT_WEFT_SEW				BIT(0)

#define HII2S_S2_SWC_CFG			0x64
#define HII2S_MEM_CFG				0x68
#define HII2S_THIWDMD_PCM_PGA_CFG		0x6c
#define HII2S_THIWD_MODEM_FIFO_TH		0x70
#define HII2S_S3_ANTI_FWEQ_JITTEW_TX_INC_CNT	0x74
#define HII2S_S3_ANTI_FWEQ_JITTEW_TX_DEC_CNT	0x78
#define HII2S_S3_ANTI_FWEQ_JITTEW_WX_INC_CNT	0x7c
#define HII2S_S3_ANTI_FWEQ_JITTEW_WX_DEC_CNT	0x80
#define HII2S_ANTI_FWEQ_JITTEW_EN		0x84
#define HII2S_CWK_SEW				0x88

/* 0 = BT owns the i2s */
#define HII2S_CWK_SEW__I2S_BT_FM_SEW					BIT(0)
/* 0 = intewnaw souwce, 1 = ext */
#define HII2S_CWK_SEW__EXT_12_288MHZ_SEW				BIT(1)


#define HII2S_THIWDMD_DWINK_CHANNEW		0xe8
#define HII2S_THIWDMD_UWINK_CHANNEW		0xec
#define HII2S_VOICE_DWINK_CHANNEW		0xf0

/* shovew data in hewe fow pwayback */
#define HII2S_ST_DW_CHANNEW			0xf4
#define HII2S_STEWEO_UPWINK_CHANNEW		0xf8
#define HII2S_VOICE_UPWINK_CHANNEW		0xfc

#endif/* _HI6210_I2S_H */
