{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633989891573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633989891575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 17:04:25 2021 " "Processing started: Mon Oct 11 17:04:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633989891575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633989891575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_test_sm -c mem_test_sm " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_test_sm -c mem_test_sm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633989891575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633989891920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633989891921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_test_sm " "Found entity 1: mem_test_sm" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633989901254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633989901254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_test_sm " "Elaborating entity \"mem_test_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633989901329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "84 64 mem_test_sm.sv(139) " "Verilog HDL assignment warning at mem_test_sm.sv(139): truncated value with size 84 to match size of target (64)" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633989901332 "|mem_test_sm"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mem_test_sm.sv(192) " "Verilog HDL or VHDL warning at the mem_test_sm.sv(192): index expression is not wide enough to address all of the elements in the array" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 192 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1633989901333 "|mem_test_sm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633989902080 "|mem_test_sm|state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633989902080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633989902188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633989902513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633989902652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633989902652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[32\] " "No output dependent on input pin \"pattern_rb\[32\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[33\] " "No output dependent on input pin \"pattern_rb\[33\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[34\] " "No output dependent on input pin \"pattern_rb\[34\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[35\] " "No output dependent on input pin \"pattern_rb\[35\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[36\] " "No output dependent on input pin \"pattern_rb\[36\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[37\] " "No output dependent on input pin \"pattern_rb\[37\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[38\] " "No output dependent on input pin \"pattern_rb\[38\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[39\] " "No output dependent on input pin \"pattern_rb\[39\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[40\] " "No output dependent on input pin \"pattern_rb\[40\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[41\] " "No output dependent on input pin \"pattern_rb\[41\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[42\] " "No output dependent on input pin \"pattern_rb\[42\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[43\] " "No output dependent on input pin \"pattern_rb\[43\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[44\] " "No output dependent on input pin \"pattern_rb\[44\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[45\] " "No output dependent on input pin \"pattern_rb\[45\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[46\] " "No output dependent on input pin \"pattern_rb\[46\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[47\] " "No output dependent on input pin \"pattern_rb\[47\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[48\] " "No output dependent on input pin \"pattern_rb\[48\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[49\] " "No output dependent on input pin \"pattern_rb\[49\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[50\] " "No output dependent on input pin \"pattern_rb\[50\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[51\] " "No output dependent on input pin \"pattern_rb\[51\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[52\] " "No output dependent on input pin \"pattern_rb\[52\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[53\] " "No output dependent on input pin \"pattern_rb\[53\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[54\] " "No output dependent on input pin \"pattern_rb\[54\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[55\] " "No output dependent on input pin \"pattern_rb\[55\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[56\] " "No output dependent on input pin \"pattern_rb\[56\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[57\] " "No output dependent on input pin \"pattern_rb\[57\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[58\] " "No output dependent on input pin \"pattern_rb\[58\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[59\] " "No output dependent on input pin \"pattern_rb\[59\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[60\] " "No output dependent on input pin \"pattern_rb\[60\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[61\] " "No output dependent on input pin \"pattern_rb\[61\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[62\] " "No output dependent on input pin \"pattern_rb\[62\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[63\] " "No output dependent on input pin \"pattern_rb\[63\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[29\] " "No output dependent on input pin \"pattern_rb\[29\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[30\] " "No output dependent on input pin \"pattern_rb\[30\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pattern_rb\[31\] " "No output dependent on input pin \"pattern_rb\[31\]\"" {  } { { "../Quartus_project/mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/Rowhammer_FPGA_Stratix/Stratix_V_FPGA_Rowhammer/Quartus_project/mem_test_sm.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633989902718 "|mem_test_sm|pattern_rb[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633989902718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "702 " "Implemented 702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "227 " "Implemented 227 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633989902720 ""} { "Info" "ICUT_CUT_TM_OPINS" "197 " "Implemented 197 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633989902720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633989902720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633989902720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1401 " "Peak virtual memory: 1401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633989902728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 17:05:02 2021 " "Processing ended: Mon Oct 11 17:05:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633989902728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633989902728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633989902728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633989902728 ""}
