Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep 25 17:31:10 2018
| Host         : matias-pc running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file top_arquitectura_control_sets_placed.rpt
| Design       : top_arquitectura
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                  Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+
|  u_tx1/o_bit_tx_reg_i_2_n_0                       |                                                 |                                                |                1 |              2 |
|  i_clock_IBUF_BUFG                                | i_reset_IBUF                                    | u_baud_rate_generator1/o_rate_i_1_n_0          |                1 |              2 |
|  i_clock_IBUF_BUFG                                | u_rx1/reg_contador_bits[3]_i_2_n_0              | u_rx1/reg_contador_bits[3]_i_1__0_n_0          |                1 |              8 |
|  i_clock_IBUF_BUFG                                | u_baud_rate_generator1/wire_rate_baud_generator | u_tx1/reg_contador_ticks[5]_i_1__0_n_0         |                2 |             12 |
|  i_clock_IBUF_BUFG                                | u_baud_rate_generator1/wire_rate_baud_generator | u_rx1/reg_contador_ticks[5]_i_1_n_0            |                2 |             12 |
|  i_clock_IBUF_BUFG                                |                                                 | u_interface_circuit1/SS[0]                     |                4 |             14 |
|  u_interface_circuit1/o_reg_dato_A_reg[7]_i_1_n_0 |                                                 |                                                |                4 |             16 |
|  u_interface_circuit1/o_reg_opcode_reg[7]_i_1_n_0 |                                                 |                                                |                3 |             16 |
|  i_clock_IBUF_BUFG                                | u_baud_rate_generator1/wire_rate_baud_generator | u_interface_circuit1/SS[0]                     |                4 |             18 |
|  i_clock_IBUF_BUFG                                |                                                 | u_baud_rate_generator1/reg_contador[9]_i_1_n_0 |                4 |             20 |
|  i_clock_IBUF_BUFG                                |                                                 |                                                |                7 |             30 |
|  u_interface_circuit1/E[0]                        |                                                 |                                                |                7 |             32 |
+---------------------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+


