

================================================================
== Vivado HLS Report for 'packet_generator'
================================================================
* Date:           Mon May 25 16:27:15 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        pkt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %out_V), !map !7

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i48* %mac_destination_V), !map !13

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i48* %mac_source_V), !map !17

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %length_V), !map !21

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ip_destination_V), !map !25

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ip_source_V), !map !29

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %source_port_V), !map !33

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %destination_port_V), !map !37

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inter_packet_gap_V), !map !41

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %num_pkt_V), !map !45

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %continuos_V), !map !49

ST_1: stg_13 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i48* %mac_destination_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_15 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i48* %mac_source_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_16 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i16* %length_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_17 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecIFCore(i32* %ip_destination_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_18 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32* %ip_source_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_19 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecIFCore(i16* %source_port_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_20 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecIFCore(i16* %destination_port_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_21 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecIFCore(i16* %num_pkt_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_22 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecIFCore(i32* %inter_packet_gap_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_23 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecIFCore(i1* %continuos_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_24 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [23 x i8]* @p_str2)

ST_1: stg_25 [1/1] 0.00ns
:23  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mac_destination_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57670; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mac_source_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57790; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57820; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ip_destination_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c578b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ip_source_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57940; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ source_port_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c579d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ destination_port_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57a60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inter_packet_gap_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57af0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_pkt_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57b80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ continuos_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x8c57c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2  (specbitsmap  ) [ 00]
stg_3  (specbitsmap  ) [ 00]
stg_4  (specbitsmap  ) [ 00]
stg_5  (specbitsmap  ) [ 00]
stg_6  (specbitsmap  ) [ 00]
stg_7  (specbitsmap  ) [ 00]
stg_8  (specbitsmap  ) [ 00]
stg_9  (specbitsmap  ) [ 00]
stg_10 (specbitsmap  ) [ 00]
stg_11 (specbitsmap  ) [ 00]
stg_12 (specbitsmap  ) [ 00]
stg_13 (spectopmodule) [ 00]
stg_14 (specifcore   ) [ 00]
stg_15 (specifcore   ) [ 00]
stg_16 (specifcore   ) [ 00]
stg_17 (specifcore   ) [ 00]
stg_18 (specifcore   ) [ 00]
stg_19 (specifcore   ) [ 00]
stg_20 (specifcore   ) [ 00]
stg_21 (specifcore   ) [ 00]
stg_22 (specifcore   ) [ 00]
stg_23 (specifcore   ) [ 00]
stg_24 (specifcore   ) [ 00]
stg_25 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mac_destination_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_destination_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mac_source_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_source_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ip_destination_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_destination_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ip_source_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_source_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="source_port_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="source_port_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="destination_port_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="destination_port_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inter_packet_gap_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_packet_gap_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="num_pkt_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_pkt_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="continuos_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="continuos_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

</comp_list>

<net_list>
</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
