

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sat Mar 16 03:53:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147459|   147459|  0.491 ms|  0.491 ms|  147459|  147459|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_8_1  |   147457|   147457|        11|          9|          1|  16384|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      346|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      346|      160|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_102_p2                 |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_96_p2                 |      icmp|   0|  0|  13|          15|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          34|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  54|         10|    1|         10|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   15|         30|
    |gmem0_blk_n_R                |   9|          2|    1|          2|
    |i_fu_50                      |   9|          2|   15|         30|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         24|   36|         80|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem0_addr_read_1_reg_157    |  32|   0|   32|          0|
    |gmem0_addr_read_2_reg_162    |  32|   0|   32|          0|
    |gmem0_addr_read_3_reg_167    |  32|   0|   32|          0|
    |gmem0_addr_read_4_reg_172    |  32|   0|   32|          0|
    |gmem0_addr_read_5_reg_177    |  32|   0|   32|          0|
    |gmem0_addr_read_6_reg_182    |  32|   0|   32|          0|
    |gmem0_addr_read_7_reg_187    |  32|   0|   32|          0|
    |gmem0_addr_read_8_reg_192    |  32|   0|   32|          0|
    |gmem0_addr_read_reg_152      |  32|   0|   32|          0|
    |i_2_reg_138                  |  15|   0|   15|          0|
    |i_2_reg_138_pp0_iter1_reg    |  15|   0|   15|          0|
    |i_fu_50                      |  15|   0|   15|          0|
    |icmp_ln8_reg_148             |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 346|   0|  346|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|sext_ln8              |   in|   62|     ap_none|                            sext_ln8|        scalar|
|in_buf_address0       |  out|   14|   ap_memory|                              in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_we0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_d0             |  out|  288|   ap_memory|                              in_buf|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8"   --->   Operation 15 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i62 %sext_ln8_read"   --->   Operation 16 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln8_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_2, i15 16384" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln8 = add i15 %i_2, i15 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 26 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 27 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 27 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (2.43ns)   --->   "%gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 28 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 29 [1/1] (2.43ns)   --->   "%gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 29 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 30 [1/1] (2.43ns)   --->   "%gmem0_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 30 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 31 [1/1] (2.43ns)   --->   "%gmem0_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 31 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 32 [1/1] (2.43ns)   --->   "%gmem0_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 32 'read' 'gmem0_addr_read_5' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 33 [1/1] (2.43ns)   --->   "%gmem0_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 33 'read' 'gmem0_addr_read_6' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 34 [1/1] (2.43ns)   --->   "%gmem0_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 34 'read' 'gmem0_addr_read_7' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 35 [1/1] (2.43ns)   --->   "%gmem0_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 35 'read' 'gmem0_addr_read_8' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.25>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 36 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:9]   --->   Operation 37 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 38 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i288 %in_buf, i64 0, i64 %zext_ln8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 39 'getelementptr' 'in_buf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %gmem0_addr_read_8, i32 %gmem0_addr_read_7, i32 %gmem0_addr_read_6, i32 %gmem0_addr_read_5, i32 %gmem0_addr_read_4, i32 %gmem0_addr_read_3, i32 %gmem0_addr_read_2, i32 %gmem0_addr_read_1, i32 %gmem0_addr_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (1.25ns)   --->   "%store_ln12 = store i288 %tmp, i14 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 41 'store' 'store_ln12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 16384> <RAM>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 42 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000000000]
sext_ln8_read     (read             ) [ 000000000000]
sext_ln8_cast     (sext             ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
store_ln0         (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
i_2               (load             ) [ 011111111111]
gmem0_addr        (getelementptr    ) [ 011111111110]
icmp_ln8          (icmp             ) [ 011111111100]
empty             (speclooptripcount) [ 000000000000]
add_ln8           (add              ) [ 000000000000]
br_ln8            (br               ) [ 000000000000]
store_ln8         (store            ) [ 000000000000]
gmem0_addr_read   (read             ) [ 011111111111]
gmem0_addr_read_1 (read             ) [ 011011111111]
gmem0_addr_read_2 (read             ) [ 011001111111]
gmem0_addr_read_3 (read             ) [ 011000111111]
gmem0_addr_read_4 (read             ) [ 011000011111]
gmem0_addr_read_5 (read             ) [ 011000001111]
gmem0_addr_read_6 (read             ) [ 011000000111]
gmem0_addr_read_7 (read             ) [ 011000000011]
gmem0_addr_read_8 (read             ) [ 001000000001]
zext_ln8          (zext             ) [ 000000000000]
specpipeline_ln9  (specpipeline     ) [ 000000000000]
specloopname_ln8  (specloopname     ) [ 000000000000]
in_buf_addr       (getelementptr    ) [ 000000000000]
tmp               (bitconcatenate   ) [ 000000000000]
store_ln12        (store            ) [ 000000000000]
br_ln8            (br               ) [ 000000000000]
ret_ln0           (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln8_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="62" slack="0"/>
<pin id="56" dir="0" index="1" bw="62" slack="0"/>
<pin id="57" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln8_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="1"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 gmem0_addr_read_1/3 gmem0_addr_read_2/4 gmem0_addr_read_3/5 gmem0_addr_read_4/6 gmem0_addr_read_5/7 gmem0_addr_read_6/8 gmem0_addr_read_7/9 gmem0_addr_read_8/10 "/>
</bind>
</comp>

<comp id="65" class="1004" name="in_buf_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="288" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="15" slack="0"/>
<pin id="69" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr/11 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln12_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="288" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/11 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln8_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="15" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem0_addr_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln8_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="15" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln8_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="15" slack="0"/>
<pin id="110" dir="0" index="1" bw="15" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln8_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="10"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="288" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="32" slack="2"/>
<pin id="121" dir="0" index="3" bw="32" slack="3"/>
<pin id="122" dir="0" index="4" bw="32" slack="4"/>
<pin id="123" dir="0" index="5" bw="32" slack="5"/>
<pin id="124" dir="0" index="6" bw="32" slack="6"/>
<pin id="125" dir="0" index="7" bw="32" slack="7"/>
<pin id="126" dir="0" index="8" bw="32" slack="8"/>
<pin id="127" dir="0" index="9" bw="32" slack="9"/>
<pin id="128" dir="1" index="10" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="10"/>
<pin id="140" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="gmem0_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="icmp_ln8_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="152" class="1005" name="gmem0_addr_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="9"/>
<pin id="154" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="gmem0_addr_read_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="8"/>
<pin id="159" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="gmem0_addr_read_2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="7"/>
<pin id="164" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="gmem0_addr_read_3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="6"/>
<pin id="169" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="gmem0_addr_read_4_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="5"/>
<pin id="174" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="gmem0_addr_read_5_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="4"/>
<pin id="179" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="gmem0_addr_read_6_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="3"/>
<pin id="184" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="gmem0_addr_read_7_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2"/>
<pin id="189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_7 "/>
</bind>
</comp>

<comp id="192" class="1005" name="gmem0_addr_read_8_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="54" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="78" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="117" pin="10"/><net_sink comp="72" pin=1"/></net>

<net id="134"><net_src comp="50" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="141"><net_src comp="87" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="146"><net_src comp="90" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="151"><net_src comp="96" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="60" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="117" pin=9"/></net>

<net id="160"><net_src comp="60" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="117" pin=8"/></net>

<net id="165"><net_src comp="60" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="117" pin=7"/></net>

<net id="170"><net_src comp="60" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="117" pin=6"/></net>

<net id="175"><net_src comp="60" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="117" pin=5"/></net>

<net id="180"><net_src comp="60" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="185"><net_src comp="60" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="190"><net_src comp="60" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="195"><net_src comp="60" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: in_buf | {11 }
 - Input state : 
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : sext_ln8 | {1 }
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : in_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		gmem0_addr : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		store_ln8 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		in_buf_addr : 1
		store_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln8_fu_102      |    0    |    22   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln8_fu_96      |    0    |    12   |
|----------|--------------------------|---------|---------|
|   read   | sext_ln8_read_read_fu_54 |    0    |    0    |
|          |      grp_read_fu_60      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln8_cast_fu_78   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      zext_ln8_fu_113     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_fu_117        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    34   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem0_addr_read_1_reg_157|   32   |
|gmem0_addr_read_2_reg_162|   32   |
|gmem0_addr_read_3_reg_167|   32   |
|gmem0_addr_read_4_reg_172|   32   |
|gmem0_addr_read_5_reg_177|   32   |
|gmem0_addr_read_6_reg_182|   32   |
|gmem0_addr_read_7_reg_187|   32   |
|gmem0_addr_read_8_reg_192|   32   |
| gmem0_addr_read_reg_152 |   32   |
|    gmem0_addr_reg_143   |   32   |
|       i_2_reg_138       |   15   |
|        i_reg_131        |   15   |
|     icmp_ln8_reg_148    |    1   |
+-------------------------+--------+
|          Total          |   351  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   351  |    -   |
+-----------+--------+--------+
|   Total   |   351  |   34   |
+-----------+--------+--------+
