# YARVI - Yet Another RISC-V Implementation #

Here is a very simple RISC-V RV32I implementation.  The point is
clearity and correctness, not performance (that will follow).

The included example executes an the $49 Arrow Cyclone V dev kit, but
the core itself is completely vendor neutral.

[![tip for next commit](http://prime4commit.com/projects/274.svg)](http://prime4commit.com/projects/274)
