// Seed: 76940003
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3
);
  id_5(
      .id_0((id_1))
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input logic id_6,
    output tri1 id_7,
    output wire id_8,
    output wand id_9,
    output tri1 id_10
    , id_25,
    input wor id_11,
    input tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    output tri1 id_16,
    input wire id_17,
    input tri1 id_18,
    input wand id_19,
    output logic id_20,
    output tri id_21,
    output wand id_22,
    output supply0 id_23
    , id_26
);
  always id_20 <= (id_6);
  xnor (
      id_9,
      id_12,
      id_3,
      id_15,
      id_25,
      id_0,
      id_13,
      id_14,
      id_6,
      id_11,
      id_4,
      id_17,
      id_19,
      id_18,
      id_26
  );
  if ("" - 1 - 1'b0) begin
    assign id_10 = id_17;
  end
  module_0(
      id_2, id_18, id_5, id_9
  );
endmodule
