 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : topmodule
Version: I-2013.12-ICC-SP3
Date   : Mon Dec 19 21:26:36 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ff1p16v125c   Library: saed32hvt_ff1p16v125c

  Startpoint: R[3] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[3] (in)                                0.00       0.00 r
  pe0/R[3] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[3]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[3]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[4] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[4] (in)                                0.00       0.00 r
  pe0/R[4] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[4]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[4]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[2] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[2] (in)                                0.00       0.00 r
  pe0/R[2] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[2]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[2]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[5] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[5] (in)                                0.00       0.00 r
  pe0/R[5] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[5]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[5]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[1] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[1] (in)                                0.00       0.00 r
  pe0/R[1] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[1]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[1]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[6] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[6] (in)                                0.00       0.00 r
  pe0/R[6] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[6]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[6]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[0] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[0] (in)                                0.00       0.00 r
  pe0/R[0] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[0]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[0]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[7] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  R[7] (in)                                0.00       0.00 r
  pe0/R[7] (pe_0)                          0.00       0.00 r
  pe0/Rpipe_reg[7]/D (DFFX1_HVT)           0.00 *     0.00 r
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe0/Rpipe_reg[7]/CLK (DFFX1_HVT)         0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00       0.00 f
  c/start (control)                        0.00       0.00 f
  c/count_reg[0]/RSTB (DFFSSRX1_HVT)       0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[0]/CLK (DFFSSRX1_HVT)        0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00       0.00 f
  c/start (control)                        0.00       0.00 f
  c/count_reg[1]/RSTB (DFFSSRX1_HVT)       0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[1]/CLK (DFFSSRX1_HVT)        0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00       0.00 f
  c/start (control)                        0.00       0.00 f
  c/count_reg[2]/RSTB (DFFSSRX1_HVT)       0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[2]/CLK (DFFSSRX1_HVT)        0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00       0.00 f
  c/start (control)                        0.00       0.00 f
  c/count_reg[3]/RSTB (DFFSSRX1_HVT)       0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[3]/CLK (DFFSSRX1_HVT)        0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00       0.00 f
  c/start (control)                        0.00       0.00 f
  c/count_reg[12]/RSTB (DFFSSRX1_HVT)      0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[12]/CLK (DFFSSRX1_HVT)       0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  start (in)                               0.00       0.00 r
  c/start (control)                        0.00       0.00 r
  c/U84/Y (AND2X1_HVT)                     0.04 *     0.04 r
  c/count_reg[11]/RSTB (DFFSSRX1_HVT)      0.00 *     0.04 r
  data arrival time                                   0.04

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[11]/CLK (DFFSSRX1_HVT)       0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.04
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: comparator1/motionX_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionx[1] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  comparator1/motionX_reg[1]/CLK (DFFX1_HVT)              0.00       0.00 r
  comparator1/motionX_reg[1]/Q (DFFX1_HVT)                0.06       0.06 r
  comparator1/motionX[1] (Comparator)                     0.00       0.06 r
  motionx[1] (out)                                        0.00 *     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  start (in)                               0.00       0.00 r
  c/start (control)                        0.00       0.00 r
  c/U84/Y (AND2X1_HVT)                     0.04 *     0.04 r
  c/U24/Y (AND2X1_HVT)                     0.02 *     0.06 r
  c/count_reg[8]/D (DFFX1_HVT)             0.00 *     0.06 r
  data arrival time                                   0.06

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[8]/CLK (DFFX1_HVT)           0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: comparator1/motionX_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionx[2] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  comparator1/motionX_reg[2]/CLK (DFFX1_HVT)              0.00       0.00 r
  comparator1/motionX_reg[2]/Q (DFFX1_HVT)                0.06       0.06 r
  comparator1/motionX[2] (Comparator)                     0.00       0.06 r
  motionx[2] (out)                                        0.00 *     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  start (in)                               0.00       0.00 r
  c/start (control)                        0.00       0.00 r
  c/U84/Y (AND2X1_HVT)                     0.04 *     0.04 r
  c/U27/Y (AND2X1_HVT)                     0.02 *     0.06 r
  c/count_reg[5]/D (DFFX1_HVT)             0.00 *     0.06 r
  data arrival time                                   0.06

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[5]/CLK (DFFX1_HVT)           0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  start (in)                               0.00       0.00 r
  c/start (control)                        0.00       0.00 r
  c/U84/Y (AND2X1_HVT)                     0.04 *     0.04 r
  c/U26/Y (AND2X1_HVT)                     0.02 *     0.06 r
  c/count_reg[6]/D (DFFX1_HVT)             0.00 *     0.06 r
  data arrival time                                   0.06

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[6]/CLK (DFFX1_HVT)           0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: c/count_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  start (in)                               0.00       0.00 r
  c/start (control)                        0.00       0.00 r
  c/U84/Y (AND2X1_HVT)                     0.04 *     0.04 r
  c/U23/Y (AND2X1_HVT)                     0.02 *     0.06 r
  c/count_reg[9]/D (DFFX1_HVT)             0.00 *     0.06 r
  data arrival time                                   0.06

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  c/count_reg[9]/CLK (DFFX1_HVT)           0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.06


1
