Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Oct 22 18:47:51 2022
| Host         : martin-MS-7996 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     3 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           21 |
| Yes          | No                    | No                     |             220 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                                     Enable Signal                                                                                    |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                              |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                              |                2 |              4 |         2.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                  |                2 |              4 |         2.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                      | system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |              4 |         2.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                      | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r |                1 |              5 |         5.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                             |                1 |              5 |         5.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                          | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                             |                1 |              5 |         5.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                    | system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |              6 |         6.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      | system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_reg_aresetn                                                   |                2 |              6 |         3.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                       | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                       |                3 |              8 |         2.67 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                             |                4 |             10 |         2.50 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                     |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                 |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                            |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload            |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                           |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[46]_i_1_n_0 |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                            |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.load_tpayload           |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                     |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload           |                                                                                                                                                                          |                4 |             17 |         4.25 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload          |                                                                                                                                                                          |                5 |             17 |         3.40 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                 |                                                                                                                                                                          |                4 |             17 |         4.25 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                 |                                                                                                                                                                          |                3 |             17 |         5.67 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                    |                                                                                                                                                                          |                4 |             17 |         4.25 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 | system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                   |                                                                                                                                                                          |                3 |             17 |         5.67 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      | system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt[0]                                                                                                                     |                8 |             31 |         3.88 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                      |                                                                                                                                                                          |               13 |             35 |         2.69 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                      |                                                                                                                                                                          |               24 |             82 |         3.42 |
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


