Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Circuit1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Circuit1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Circuit1"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Circuit1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\SUB.v" into library work
Parsing module <SUB>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\REG.v" into library work
Parsing module <REG>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUX2x1.v" into library work
Parsing module <MUX2x1>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUL.v" into library work
Parsing module <MUL>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\COMP.v" into library work
Parsing module <COMP>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\ADD.v" into library work
Parsing module <ADD>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" into library work
Parsing module <Circuit1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Circuit1>.

Elaborating module <ADD(DATAWIDTH=8)>.

Elaborating module <COMP(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 53: Size mismatch in connection of port <gt>. Formal port size is 1-bit while actual signal size is 16-bit.

Elaborating module <MUX2x1(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 60: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 62: Size mismatch in connection of port <sel>. Formal port size is 1-bit while actual signal size is 8-bit.

Elaborating module <MUL(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 70: Size mismatch in connection of port <prod>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <SUB(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 75: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 77: Size mismatch in connection of port <diff>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <REG(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 84: Size mismatch in connection of port <d>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" Line 85: Size mismatch in connection of port <q>. Formal port size is 8-bit while actual signal size is 16-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Circuit1>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v".
INFO:Xst:3210 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" line 49: Output port <lt> of the instance <first_comp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit1.v" line 49: Output port <eq> of the instance <first_comp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Circuit1> synthesized.

Synthesizing Unit <ADD>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\ADD.v".
        DATAWIDTH = 8
    Found 8-bit adder for signal <sum> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD> synthesized.

Synthesizing Unit <COMP>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\COMP.v".
        DATAWIDTH = 8
    Found 8-bit comparator greater for signal <gt> created at line 30
    Found 8-bit comparator greater for signal <a[7]_b[7]_LessThan_2_o> created at line 36
    Summary:
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <COMP> synthesized.

Synthesizing Unit <MUX2x1>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUX2x1.v".
        DATAWIDTH = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2x1> synthesized.

Synthesizing Unit <MUL>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUL.v".
        DATAWIDTH = 8
    Found 8x8-bit multiplier for signal <n0003> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
Unit <MUL> synthesized.

Synthesizing Unit <SUB>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\SUB.v".
        DATAWIDTH = 8
    Found 8-bit subtractor for signal <diff> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUB> synthesized.

Synthesizing Unit <REG>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\REG.v".
        DATAWIDTH = 8
WARNING:Xst:647 - Input <Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <RegData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Circuit1>.
	Multiplier <first_mul/Mmult_n0003> in block <Circuit1> and adder/subtractor <first_sub/Msub_diff> in block <Circuit1> are combined into a MAC<first_mul/Maddsub_n0003>.
	The following registers are also absorbed by the MAC: <first_reg/RegData> in block <Circuit1>.
Unit <Circuit1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 8x8-to-8-bit MAC                                      : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Circuit1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Circuit1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Circuit1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      GND                         : 1
#      LUT2                        : 8
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 3
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 24
#      OBUF                        : 24
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   13  out of  63400     0%  
    Number used as Logic:                13  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     13
   Number with an unused Flip Flop:      13  out of     13   100%  
   Number with an unused LUT:             0  out of     13     0%  
   Number of fully used LUT-FF pairs:     0  out of     13     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  49  out of    210    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
Clk                                | BUFGP                      | 1     |
x_8_OBUF                           | NONE(first_adder/Madd_sum1)| 1     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 3.023ns
   Maximum output required time after clock: 2.124ns
   Maximum combinational path delay: 3.020ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 784 / 64
-------------------------------------------------------------------------
Offset:              3.023ns (Levels of Logic = 1)
  Source:            c<0> (PAD)
  Destination:       first_mul/Maddsub_n0003 (DSP)
  Destination Clock: Clk rising

  Data Path: c<0> to first_mul/Maddsub_n0003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  c_0_IBUF (c_0_IBUF)
     DSP48E1:A0                2.739          first_mul/Maddsub_n0003
    ----------------------------------------
    Total                      3.023ns (2.740ns logic, 0.283ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'x_8_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.124ns (Levels of Logic = 2)
  Source:            first_adder/Madd_sum1 (DSP)
  Destination:       z<7> (PAD)
  Source Clock:      x_8_OBUF rising

  Data Path: first_adder/Madd_sum1 to z<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P7       1   1.452   0.295  first_adder/Madd_sum1 (d<7>)
     LUT2:I1->O            1   0.097   0.279  first_mux/Mmux_d81 (z_7_OBUF)
     OBUF:I->O                 0.000          z_7_OBUF (z<7>)
    ----------------------------------------
    Total                      2.124ns (1.549ns logic, 0.575ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.608ns (Levels of Logic = 1)
  Source:            first_mul/Maddsub_n0003 (DSP)
  Destination:       x<7> (PAD)
  Source Clock:      Clk rising

  Data Path: first_mul/Maddsub_n0003 to x<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P7       1   0.329   0.279  first_mul/Maddsub_n0003 (x_7_OBUF)
     OBUF:I->O                 0.000          x_7_OBUF (x<7>)
    ----------------------------------------
    Total                      0.608ns (0.329ns logic, 0.279ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 171 / 8
-------------------------------------------------------------------------
Delay:               3.020ns (Levels of Logic = 7)
  Source:            a<2> (PAD)
  Destination:       z<0> (PAD)

  Data Path: a<2> to z<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  a_2_IBUF (a_2_IBUF)
     LUT6:I0->O            2   0.097   0.697  g<0>2 (g<0>1)
     LUT6:I0->O            1   0.097   0.000  g<0>1_F (N9)
     MUXF7:I0->O           1   0.277   0.295  g<0>1 (g<0>2)
     LUT3:I2->O            1   0.097   0.379  first_mux/Mmux_d1_SW0 (N7)
     LUT5:I3->O            1   0.097   0.279  first_mux/Mmux_d1 (z_0_OBUF)
     OBUF:I->O                 0.000          z_0_OBUF (z<0>)
    ----------------------------------------
    Total                      3.020ns (0.666ns logic, 2.354ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
x_8_OBUF       |    2.626|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.85 secs
 
--> 

Total memory usage is 410324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

