// Seed: 3714714869
module module_0 (
    output tri1 id_0
);
  assign id_0 = 1'b0;
  wire id_2;
  assign id_0 = 1;
  uwire id_4;
  always_comb $display(0, id_4);
  assign id_4 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5
);
  assign id_4 = 1 <-> 1;
  wire id_7;
  assign id_7 = ^id_5;
  module_0 modCall_1 (id_4);
  assign id_4 = id_3;
  always_latch id_8 = "";
endmodule
