

================================================================
== Vivado HLS Report for 'Block_Mat_exit22_pro'
================================================================
* Date:           Tue Aug 18 20:50:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 8.005 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    194|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|    338|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |plate_cols_V_out_din  |     +    |      0|  0|  48|          32|          32|
    |plate_rows_V_out_din  |     +    |      0|  0|  48|          32|          32|
    |sub_ln23_fu_356_p2    |     -    |      0|  0|  48|           1|          32|
    |sub_ln24_fu_369_p2    |     -    |      0|  0|  48|           1|          32|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 194|          67|         129|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |plate_cols_V_out_blk_n           |   9|          2|    1|          2|
    |plate_rows_V_out_blk_n           |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    |rgb_img_cols_V_out_blk_n         |   9|          2|    1|          2|
    |rgb_img_rows_V_out_blk_n         |   9|          2|    1|          2|
    |standard_plate_cols_V_out_blk_n  |   9|          2|    1|          2|
    |standard_plate_rows_V_out_blk_n  |   9|          2|    1|          2|
    |xleft_out1_blk_n                 |   9|          2|    1|          2|
    |xleft_out_blk_n                  |   9|          2|    1|          2|
    |xright_out2_blk_n                |   9|          2|    1|          2|
    |xright_out_blk_n                 |   9|          2|    1|          2|
    |ydown_out4_blk_n                 |   9|          2|    1|          2|
    |ydown_out_blk_n                  |   9|          2|    1|          2|
    |ytop_out3_blk_n                  |   9|          2|    1|          2|
    |ytop_out_blk_n                   |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 144|         32|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|start_out                         | out |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|start_write                       | out |    1| ap_ctrl_hs |    Block_Mat.exit22_pro   | return value |
|xleft_s                           |  in |   32|   ap_none  |          xleft_s          |    scalar    |
|xright_s                          |  in |   32|   ap_none  |          xright_s         |    scalar    |
|ytop_s                            |  in |   32|   ap_none  |           ytop_s          |    scalar    |
|ydown_s                           |  in |   32|   ap_none  |          ydown_s          |    scalar    |
|xleft_out_din                     | out |   32|   ap_fifo  |         xleft_out         |    pointer   |
|xleft_out_full_n                  |  in |    1|   ap_fifo  |         xleft_out         |    pointer   |
|xleft_out_write                   | out |    1|   ap_fifo  |         xleft_out         |    pointer   |
|xleft_out1_din                    | out |   32|   ap_fifo  |         xleft_out1        |    pointer   |
|xleft_out1_full_n                 |  in |    1|   ap_fifo  |         xleft_out1        |    pointer   |
|xleft_out1_write                  | out |    1|   ap_fifo  |         xleft_out1        |    pointer   |
|xright_out_din                    | out |   32|   ap_fifo  |         xright_out        |    pointer   |
|xright_out_full_n                 |  in |    1|   ap_fifo  |         xright_out        |    pointer   |
|xright_out_write                  | out |    1|   ap_fifo  |         xright_out        |    pointer   |
|xright_out2_din                   | out |   32|   ap_fifo  |        xright_out2        |    pointer   |
|xright_out2_full_n                |  in |    1|   ap_fifo  |        xright_out2        |    pointer   |
|xright_out2_write                 | out |    1|   ap_fifo  |        xright_out2        |    pointer   |
|ytop_out_din                      | out |   32|   ap_fifo  |          ytop_out         |    pointer   |
|ytop_out_full_n                   |  in |    1|   ap_fifo  |          ytop_out         |    pointer   |
|ytop_out_write                    | out |    1|   ap_fifo  |          ytop_out         |    pointer   |
|ytop_out3_din                     | out |   32|   ap_fifo  |         ytop_out3         |    pointer   |
|ytop_out3_full_n                  |  in |    1|   ap_fifo  |         ytop_out3         |    pointer   |
|ytop_out3_write                   | out |    1|   ap_fifo  |         ytop_out3         |    pointer   |
|ydown_out_din                     | out |   32|   ap_fifo  |         ydown_out         |    pointer   |
|ydown_out_full_n                  |  in |    1|   ap_fifo  |         ydown_out         |    pointer   |
|ydown_out_write                   | out |    1|   ap_fifo  |         ydown_out         |    pointer   |
|ydown_out4_din                    | out |   32|   ap_fifo  |         ydown_out4        |    pointer   |
|ydown_out4_full_n                 |  in |    1|   ap_fifo  |         ydown_out4        |    pointer   |
|ydown_out4_write                  | out |    1|   ap_fifo  |         ydown_out4        |    pointer   |
|rgb_img_rows_V_out_din            | out |   11|   ap_fifo  |     rgb_img_rows_V_out    |    pointer   |
|rgb_img_rows_V_out_full_n         |  in |    1|   ap_fifo  |     rgb_img_rows_V_out    |    pointer   |
|rgb_img_rows_V_out_write          | out |    1|   ap_fifo  |     rgb_img_rows_V_out    |    pointer   |
|rgb_img_cols_V_out_din            | out |   12|   ap_fifo  |     rgb_img_cols_V_out    |    pointer   |
|rgb_img_cols_V_out_full_n         |  in |    1|   ap_fifo  |     rgb_img_cols_V_out    |    pointer   |
|rgb_img_cols_V_out_write          | out |    1|   ap_fifo  |     rgb_img_cols_V_out    |    pointer   |
|plate_rows_V_out_din              | out |   32|   ap_fifo  |      plate_rows_V_out     |    pointer   |
|plate_rows_V_out_full_n           |  in |    1|   ap_fifo  |      plate_rows_V_out     |    pointer   |
|plate_rows_V_out_write            | out |    1|   ap_fifo  |      plate_rows_V_out     |    pointer   |
|plate_cols_V_out_din              | out |   32|   ap_fifo  |      plate_cols_V_out     |    pointer   |
|plate_cols_V_out_full_n           |  in |    1|   ap_fifo  |      plate_cols_V_out     |    pointer   |
|plate_cols_V_out_write            | out |    1|   ap_fifo  |      plate_cols_V_out     |    pointer   |
|standard_plate_rows_V_out_din     | out |    7|   ap_fifo  | standard_plate_rows_V_out |    pointer   |
|standard_plate_rows_V_out_full_n  |  in |    1|   ap_fifo  | standard_plate_rows_V_out |    pointer   |
|standard_plate_rows_V_out_write   | out |    1|   ap_fifo  | standard_plate_rows_V_out |    pointer   |
|standard_plate_cols_V_out_din     | out |    9|   ap_fifo  | standard_plate_cols_V_out |    pointer   |
|standard_plate_cols_V_out_full_n  |  in |    1|   ap_fifo  | standard_plate_cols_V_out |    pointer   |
|standard_plate_cols_V_out_write   | out |    1|   ap_fifo  | standard_plate_cols_V_out |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

