Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 14:28:12 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0073        --    0.0484    0.0412    0.0468    0.0028        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0073        --    0.0484    0.0412        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0412 r    0.0412 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0412 r    0.0412 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
                                                                        0.0412 r    0.0412 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
                                                                        0.0412 r    0.0412 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
                                                                        0.0412 r    0.0412 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0087    0.0059    0.0101    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0059    0.0047    0.0093    0.0334 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0047    0.0002    0.0335 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0260    0.0092    0.0064    0.0399 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0005    0.0404 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0096    0.0071    0.0475 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0098    0.0009    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0087    0.0059    0.0101    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0059    0.0047    0.0093    0.0334 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0047    0.0002    0.0335 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0260    0.0092    0.0064    0.0399 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0005    0.0404 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0096    0.0071    0.0475 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPD)     0.0099    0.0009    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0087    0.0059    0.0101    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0059    0.0047    0.0093    0.0334 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0047    0.0002    0.0335 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0260    0.0092    0.0064    0.0399 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0005    0.0404 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0096    0.0071    0.0475 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0099    0.0009    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0087    0.0059    0.0101    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0059    0.0047    0.0093    0.0334 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0047    0.0002    0.0335 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0260    0.0092    0.0064    0.0399 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0005    0.0404 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0096    0.0071    0.0475 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0099    0.0009    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0138 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0087    0.0059    0.0101    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0059    0.0047    0.0093    0.0334 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0047    0.0002    0.0335 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0260    0.0092    0.0064    0.0399 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0005    0.0404 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0096    0.0071    0.0475 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0098    0.0009    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0062    0.0002    0.0138 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0031    0.0045    0.0080    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0045    0.0001    0.0219 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0193    0.0412 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0172    0.0000    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0062    0.0002    0.0138 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0031    0.0045    0.0080    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0045    0.0001    0.0219 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0193    0.0412 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0172    0.0000    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0062    0.0002    0.0138 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0031    0.0045    0.0080    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0045    0.0001    0.0219 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0193    0.0412 r
  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)    0.0172    0.0000    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0062    0.0002    0.0138 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0031    0.0045    0.0080    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0045    0.0001    0.0219 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0193    0.0412 r
  i_img2_jtag_attn_stat_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0000    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
Latency             : 0.0412
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0061    0.0136    0.0136 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0062    0.0002    0.0138 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0031    0.0045    0.0080    0.0218 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0045    0.0001    0.0219 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0193    0.0412 r
  i_img2_jtag_attn_stat_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0000    0.0412 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0412


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0142        --    0.0803    0.0661    0.0780    0.0052        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0142        --    0.0803    0.0661        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0661 r    0.0661 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0663 r    0.0663 r        --          --
                                   S   i_img2_jtag_tap_tdi_i_reg/CP     0.0664 r    0.0664 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
                                                                        0.0664 r    0.0664 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0664 r    0.0664 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0084    0.0091    0.0162    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0094    0.0009    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0076    0.0151    0.0543 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0011    0.0554 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0235    0.0130    0.0082    0.0636 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0173    0.0031    0.0667 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0137    0.0096    0.0764 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0039    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0084    0.0091    0.0162    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0094    0.0009    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0076    0.0151    0.0543 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0011    0.0554 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0235    0.0130    0.0082    0.0636 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0173    0.0031    0.0667 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0137    0.0096    0.0764 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPD)     0.0176    0.0039    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0084    0.0091    0.0162    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0094    0.0009    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0076    0.0151    0.0543 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0011    0.0554 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0235    0.0130    0.0082    0.0636 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0173    0.0031    0.0667 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0137    0.0096    0.0764 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0175    0.0039    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0084    0.0091    0.0162    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0094    0.0009    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0076    0.0151    0.0543 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0011    0.0554 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0235    0.0130    0.0082    0.0636 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0173    0.0031    0.0667 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0137    0.0096    0.0764 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPD)     0.0176    0.0039    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0092    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0010    0.0221 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0084    0.0091    0.0162    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0094    0.0009    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0076    0.0151    0.0543 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0011    0.0554 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0235    0.0130    0.0082    0.0636 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0173    0.0031    0.0667 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0137    0.0096    0.0764 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0176    0.0039    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0661
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0195 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0001    0.0196 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0043    0.0100    0.0295 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0043    0.0001    0.0296 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0100    0.0396 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0081    0.0478 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0488 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0258    0.0145    0.0633 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0268    0.0028    0.0661 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0661


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0663
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0195 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0001    0.0196 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0043    0.0100    0.0295 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0043    0.0001    0.0296 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0100    0.0396 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0081    0.0478 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0488 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0258    0.0145    0.0633 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0267    0.0030    0.0663 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0663


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdi_i_reg/CP
Latency             : 0.0664
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0195 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0001    0.0196 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0043    0.0100    0.0295 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0043    0.0001    0.0296 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0100    0.0396 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0081    0.0478 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0488 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0258    0.0145    0.0633 r
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                  0.0268    0.0031    0.0664 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0664


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
Latency             : 0.0664
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0195 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0001    0.0196 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0043    0.0100    0.0295 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0043    0.0001    0.0296 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0100    0.0396 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0081    0.0478 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0488 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0258    0.0145    0.0633 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD4BWP16P90CPD)
                                                                     0.0268    0.0031    0.0664 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0664


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0664
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0059    0.0189    0.0195 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0059    0.0001    0.0196 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0043    0.0100    0.0295 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0043    0.0001    0.0296 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0049    0.0100    0.0396 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0081    0.0478 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0488 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0277    0.0258    0.0145    0.0633 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0268    0.0031    0.0664 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0664


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0094        --    0.0630    0.0536    0.0612    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0094        --    0.0630    0.0536        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0630 r    0.0630 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0630 r    0.0630 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0630 r    0.0630 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0630 r    0.0630 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
                                                                        0.0630 r    0.0630 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0536 r    0.0536 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0538 r    0.0538 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
                                                                        0.0538 r    0.0538 r        --          --
                                   S   i_img2_jtag_tap_tdi_i_reg/CP     0.0538 r    0.0538 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0538 r    0.0538 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0630
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0078    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0085    0.0074    0.0130    0.0309 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0062    0.0120    0.0434 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0063    0.0006    0.0440 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0232    0.0105    0.0072    0.0511 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0130    0.0016    0.0527 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0280    0.0114    0.0081    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0133    0.0022    0.0630 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0630


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0630
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0078    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0085    0.0074    0.0130    0.0309 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0062    0.0120    0.0434 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0063    0.0006    0.0440 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0232    0.0105    0.0072    0.0511 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0130    0.0016    0.0527 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0280    0.0114    0.0081    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPD)     0.0133    0.0022    0.0630 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0630


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0630
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0078    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0085    0.0074    0.0130    0.0309 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0062    0.0120    0.0434 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0063    0.0006    0.0440 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0232    0.0105    0.0072    0.0511 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0130    0.0016    0.0527 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0280    0.0114    0.0081    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0133    0.0022    0.0630 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0630


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0630
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0078    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0085    0.0074    0.0130    0.0309 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0062    0.0120    0.0434 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0063    0.0006    0.0440 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0232    0.0105    0.0072    0.0511 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0130    0.0016    0.0527 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0280    0.0114    0.0081    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0133    0.0022    0.0630 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0630


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
Latency             : 0.0630
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0078    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0085    0.0074    0.0130    0.0309 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0062    0.0120    0.0434 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0063    0.0006    0.0440 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0232    0.0105    0.0072    0.0511 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0130    0.0016    0.0527 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0280    0.0114    0.0081    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0133    0.0022    0.0630 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0630


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0536
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0164 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0051    0.0000    0.0165 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0081    0.0246 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0035    0.0000    0.0246 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0039    0.0080    0.0326 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0326 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0067    0.0393 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0398 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0124    0.0522 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0215    0.0014    0.0536 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0536


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0538
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0164 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0051    0.0000    0.0165 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0081    0.0246 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0035    0.0000    0.0246 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0039    0.0080    0.0326 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0326 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0067    0.0393 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0398 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0124    0.0522 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0214    0.0016    0.0538 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0538


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
Latency             : 0.0538
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0164 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0051    0.0000    0.0165 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0081    0.0246 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0035    0.0000    0.0246 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0039    0.0080    0.0326 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0326 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0067    0.0393 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0398 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0124    0.0522 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD4BWP16P90CPD)
                                                                     0.0214    0.0016    0.0538 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0538


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdi_i_reg/CP
Latency             : 0.0538
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0164 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0051    0.0000    0.0165 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0081    0.0246 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0035    0.0000    0.0246 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0039    0.0080    0.0326 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0326 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0067    0.0393 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0398 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0124    0.0522 r
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                  0.0215    0.0016    0.0538 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0538


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0538
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0164 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0051    0.0000    0.0165 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0081    0.0246 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0035    0.0000    0.0246 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0016    0.0039    0.0080    0.0326 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0000    0.0326 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0067    0.0393 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0398 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0124    0.0522 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)       0.0213    0.0016    0.0538 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0538


1
