Source Block: hdl/library/util_hbm/util_hbm.v@197:207@HdlStmAssign
wire [NUM_M-1:0] wr_response_valid_loc;
wire             wr_eot_pending_all;
wire             rd_eot_pending_all;

assign wr_request_ready = &wr_request_ready_loc;
assign rd_request_ready = &rd_request_ready_loc;

// Aggregate end of transfer from all masters
reg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};
reg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};


Diff Content:
- 202 assign rd_request_ready = &rd_request_ready_loc;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_hbm/util_hbm.v@189:199

genvar i;

wire [NUM_M-1:0] wr_request_ready_loc;
wire [NUM_M-1:0] rd_request_ready_loc;
wire [NUM_M-1:0] wr_request_eot_loc;
wire [NUM_M-1:0] rd_request_eot_loc;
wire [NUM_M-1:0] rd_response_valid_loc;
wire [NUM_M-1:0] wr_response_valid_loc;
wire             wr_eot_pending_all;
wire             rd_eot_pending_all;

Clone Blocks 2:
hdl/library/util_hbm/util_hbm.v@190:200
genvar i;

wire [NUM_M-1:0] wr_request_ready_loc;
wire [NUM_M-1:0] rd_request_ready_loc;
wire [NUM_M-1:0] wr_request_eot_loc;
wire [NUM_M-1:0] rd_request_eot_loc;
wire [NUM_M-1:0] rd_response_valid_loc;
wire [NUM_M-1:0] wr_response_valid_loc;
wire             wr_eot_pending_all;
wire             rd_eot_pending_all;


Clone Blocks 3:
hdl/library/util_hbm/util_hbm.v@201:211
assign wr_request_ready = &wr_request_ready_loc;
assign rd_request_ready = &rd_request_ready_loc;

// Aggregate end of transfer from all masters
reg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};
reg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};

assign wr_eot_pending_all = &wr_eot_pending;
assign rd_eot_pending_all = &rd_eot_pending;

wire [NUM_M-1:0] s_axis_ready_loc;

Clone Blocks 4:
hdl/library/util_hbm/util_hbm.v@200:210

assign wr_request_ready = &wr_request_ready_loc;
assign rd_request_ready = &rd_request_ready_loc;

// Aggregate end of transfer from all masters
reg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};
reg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};

assign wr_eot_pending_all = &wr_eot_pending;
assign rd_eot_pending_all = &rd_eot_pending;


Clone Blocks 5:
hdl/library/util_hbm/util_hbm.v@196:206
wire [NUM_M-1:0] rd_response_valid_loc;
wire [NUM_M-1:0] wr_response_valid_loc;
wire             wr_eot_pending_all;
wire             rd_eot_pending_all;

assign wr_request_ready = &wr_request_ready_loc;
assign rd_request_ready = &rd_request_ready_loc;

// Aggregate end of transfer from all masters
reg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};
reg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};

Clone Blocks 6:
hdl/library/util_hbm/util_hbm.v@194:204
wire [NUM_M-1:0] wr_request_eot_loc;
wire [NUM_M-1:0] rd_request_eot_loc;
wire [NUM_M-1:0] rd_response_valid_loc;
wire [NUM_M-1:0] wr_response_valid_loc;
wire             wr_eot_pending_all;
wire             rd_eot_pending_all;

assign wr_request_ready = &wr_request_ready_loc;
assign rd_request_ready = &rd_request_ready_loc;

// Aggregate end of transfer from all masters

