 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : gray_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:30:08 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  net1598 (net)                  5                   0.00       0.08 f
  U104/Z (BUF_X1)                          0.01      0.05       0.12 f
  net1605 (net)                  2                   0.00       0.12 f
  U62/ZN (NAND4_X1)                        0.01      0.03       0.16 r
  n67 (net)                      1                   0.00       0.16 r
  U118/ZN (OAI211_X1)                      0.02      0.04       0.20 f
  n68 (net)                      1                   0.00       0.20 f
  U119/ZN (AOI221_X1)                      0.04      0.09       0.28 r
  n72 (net)                      1                   0.00       0.28 r
  U124/ZN (NAND2_X1)                       0.01      0.03       0.31 f
  next_state[1] (net)            1                   0.00       0.31 f
  state_reg_1_/D (DFFR_X1)                 0.01      0.01       0.32 f
  data arrival time                                             0.32

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_1_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  net1598 (net)                  5                   0.00       0.08 f
  U129/ZN (NAND2_X1)                       0.02      0.05       0.13 r
  net1537 (net)                  4                   0.00       0.13 r
  U94/ZN (INV_X1)                          0.01      0.03       0.16 f
  net1637 (net)                  1                   0.00       0.16 f
  U99/ZN (AND2_X1)                         0.01      0.04       0.19 f
  n60 (net)                      1                   0.00       0.19 f
  U111/ZN (AOI221_X1)                      0.04      0.08       0.28 r
  n62 (net)                      1                   0.00       0.28 r
  U112/ZN (NAND3_X1)                       0.01      0.04       0.31 f
  next_state[3] (net)            1                   0.00       0.31 f
  state_reg_3_/D (DFFR_X1)                 0.01      0.01       0.32 f
  data arrival time                                             0.32

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_3_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  net1598 (net)                  5                   0.00       0.08 f
  U129/ZN (NAND2_X1)                       0.02      0.05       0.13 r
  net1537 (net)                  4                   0.00       0.13 r
  U74/ZN (INV_X1)                          0.01      0.03       0.16 f
  net1592 (net)                  2                   0.00       0.16 f
  U73/ZN (NAND2_X1)                        0.01      0.03       0.19 r
  n52 (net)                      1                   0.00       0.19 r
  U68/ZN (OAI221_X1)                       0.02      0.04       0.23 f
  n50 (net)                      1                   0.00       0.23 f
  U76/ZN (NOR2_X1)                         0.02      0.04       0.27 r
  net1548 (net)                  1                   0.00       0.27 r
  U78/ZN (NAND4_X1)                        0.01      0.04       0.31 f
  next_state[0] (net)            1                   0.00       0.31 f
  state_reg_0_/D (DFFR_X1)                 0.01      0.01       0.32 f
  data arrival time                                             0.32

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_0_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 f
  net1598 (net)                  5                   0.00       0.08 f
  U103/ZN (INV_X1)                         0.02      0.04       0.12 r
  net1612 (net)                  3                   0.00       0.12 r
  U109/ZN (NOR4_X1)                        0.01      0.03       0.15 f
  n61 (net)                      2                   0.00       0.15 f
  U97/ZN (AND2_X1)                         0.01      0.04       0.19 f
  n59 (net)                      1                   0.00       0.19 f
  U127/ZN (AOI211_X1)                      0.04      0.08       0.26 r
  n74 (net)                      1                   0.00       0.26 r
  U128/ZN (NAND3_X1)                       0.01      0.04       0.30 f
  next_state[2] (net)            1                   0.00       0.30 f
  state_reg_2_/D (DFFR_X1)                 0.01      0.01       0.31 f
  data arrival time                                             0.31

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_2_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 6                   0.00       0.12 r
  U61/Z (BUF_X1)                           0.02      0.05       0.17 r
  n48 (net)                      3                   0.00       0.17 r
  U131/ZN (NOR2_X1)                        0.01      0.02       0.19 f
  out[1] (net)                   1                   0.00       0.19 f
  out[1] (out)                             0.01      0.00       0.20 f
  data arrival time                                             0.20

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.10


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.02      0.08       0.08 r
  net1598 (net)                  5                   0.00       0.08 r
  U104/Z (BUF_X1)                          0.01      0.04       0.13 r
  net1605 (net)                  2                   0.00       0.13 r
  U120/ZN (NAND2_X1)                       0.01      0.04       0.16 f
  n76 (net)                      3                   0.00       0.16 f
  U133/ZN (NOR2_X1)                        0.01      0.03       0.19 r
  out[3] (net)                   1                   0.00       0.19 r
  out[3] (out)                             0.01      0.00       0.20 r
  data arrival time                                             0.20

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.10


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 6                   0.00       0.12 r
  U61/Z (BUF_X1)                           0.02      0.05       0.17 r
  n48 (net)                      3                   0.00       0.17 r
  U134/ZN (NOR2_X1)                        0.01      0.02       0.19 f
  out[4] (net)                   1                   0.00       0.19 f
  out[4] (out)                             0.01      0.00       0.19 f
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 6                   0.00       0.12 r
  U65/Z (BUF_X1)                           0.02      0.05       0.17 r
  net1624 (net)                  3                   0.00       0.17 r
  U64/ZN (NOR2_X1)                         0.01      0.02       0.19 f
  out[5] (net)                   1                   0.00       0.19 f
  out[5] (out)                             0.01      0.00       0.19 f
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 6                   0.00       0.12 r
  U65/Z (BUF_X1)                           0.02      0.05       0.17 r
  net1624 (net)                  3                   0.00       0.17 r
  U130/ZN (NOR2_X1)                        0.01      0.02       0.19 f
  out[0] (net)                   1                   0.00       0.19 f
  out[0] (out)                             0.01      0.00       0.19 f
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 3                   0.00       0.11 r
  U106/ZN (NAND2_X1)                       0.02      0.04       0.15 f
  net1535 (net)                  4                   0.00       0.15 f
  U135/ZN (NOR2_X1)                        0.01      0.04       0.19 r
  out[6] (net)                   1                   0.00       0.19 r
  out[6] (out)                             0.01      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFR_X1)                0.02      0.08       0.08 f
  net1601 (net)                  5                   0.00       0.08 f
  U66/ZN (OR2_X1)                          0.01      0.07       0.15 f
  net1533 (net)                  3                   0.00       0.15 f
  U136/ZN (NOR2_X1)                        0.01      0.03       0.18 r
  out[7] (net)                   1                   0.00       0.18 r
  out[7] (out)                             0.01      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray_gpt           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFR_X1)                0.03      0.08       0.08 r
  net1601 (net)                  5                   0.00       0.08 r
  U129/ZN (NAND2_X1)                       0.02      0.05       0.13 f
  net1537 (net)                  4                   0.00       0.13 f
  U132/ZN (NOR2_X1)                        0.01      0.04       0.18 r
  out[2] (net)                   1                   0.00       0.18 r
  out[2] (out)                             0.01      0.00       0.18 r
  data arrival time                                             0.18

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08


1
